
Science.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c45c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f0  0800c600  0800c600  0000d600  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c9f0  0800c9f0  0000e1e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800c9f0  0800c9f0  0000d9f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c9f8  0800c9f8  0000e1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c9f8  0800c9f8  0000d9f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c9fc  0800c9fc  0000d9fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800ca00  0000e000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e1e8  2**0
                  CONTENTS
 10 .bss          000004f8  200001e8  200001e8  0000e1e8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200006e0  200006e0  0000e1e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e1e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000160fb  00000000  00000000  0000e218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002e0e  00000000  00000000  00024313  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001230  00000000  00000000  00027128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e4a  00000000  00000000  00028358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000238e8  00000000  00000000  000291a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a5f4  00000000  00000000  0004ca8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d6d3b  00000000  00000000  0006707e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013ddb9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000061b4  00000000  00000000  0013ddfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000055  00000000  00000000  00143fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c5e4 	.word	0x0800c5e4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	0800c5e4 	.word	0x0800c5e4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <HAL_TIM_IC_CaptureCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//MHZ-19 Callback Function
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
	if(htim->Channel==HAL_TIM_ACTIVE_CHANNEL_1)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	7f1b      	ldrb	r3, [r3, #28]
 8000c64:	2b01      	cmp	r3, #1
 8000c66:	d10f      	bne.n	8000c88 <HAL_TIM_IC_CaptureCallback+0x30>
	{
		period_tick = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000c68:	2100      	movs	r1, #0
 8000c6a:	6878      	ldr	r0, [r7, #4]
 8000c6c:	f005 ff2c 	bl	8006ac8 <HAL_TIM_ReadCapturedValue>
 8000c70:	4603      	mov	r3, r0
 8000c72:	b29a      	uxth	r2, r3
 8000c74:	4b2a      	ldr	r3, [pc, #168]	@ (8000d20 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8000c76:	801a      	strh	r2, [r3, #0]
		high_tick = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8000c78:	2104      	movs	r1, #4
 8000c7a:	6878      	ldr	r0, [r7, #4]
 8000c7c:	f005 ff24 	bl	8006ac8 <HAL_TIM_ReadCapturedValue>
 8000c80:	4603      	mov	r3, r0
 8000c82:	b29a      	uxth	r2, r3
 8000c84:	4b27      	ldr	r3, [pc, #156]	@ (8000d24 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8000c86:	801a      	strh	r2, [r3, #0]
	}
	high_ms = high_tick * TICK_MS;
 8000c88:	4b26      	ldr	r3, [pc, #152]	@ (8000d24 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8000c8a:	881b      	ldrh	r3, [r3, #0]
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f7ff fc51 	bl	8000534 <__aeabi_i2d>
 8000c92:	a321      	add	r3, pc, #132	@ (adr r3, 8000d18 <HAL_TIM_IC_CaptureCallback+0xc0>)
 8000c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c98:	f7ff fcb6 	bl	8000608 <__aeabi_dmul>
 8000c9c:	4602      	mov	r2, r0
 8000c9e:	460b      	mov	r3, r1
 8000ca0:	4610      	mov	r0, r2
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	f7ff ff88 	bl	8000bb8 <__aeabi_d2f>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	4a1f      	ldr	r2, [pc, #124]	@ (8000d28 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8000cac:	6013      	str	r3, [r2, #0]
	period_ms = period_tick * TICK_MS;
 8000cae:	4b1c      	ldr	r3, [pc, #112]	@ (8000d20 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8000cb0:	881b      	ldrh	r3, [r3, #0]
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f7ff fc3e 	bl	8000534 <__aeabi_i2d>
 8000cb8:	a317      	add	r3, pc, #92	@ (adr r3, 8000d18 <HAL_TIM_IC_CaptureCallback+0xc0>)
 8000cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cbe:	f7ff fca3 	bl	8000608 <__aeabi_dmul>
 8000cc2:	4602      	mov	r2, r0
 8000cc4:	460b      	mov	r3, r1
 8000cc6:	4610      	mov	r0, r2
 8000cc8:	4619      	mov	r1, r3
 8000cca:	f7ff ff75 	bl	8000bb8 <__aeabi_d2f>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	4a16      	ldr	r2, [pc, #88]	@ (8000d2c <HAL_TIM_IC_CaptureCallback+0xd4>)
 8000cd2:	6013      	str	r3, [r2, #0]
	CO2 = 2000 * (high_ms - 2) / (period_ms - 4) + 240 ;
 8000cd4:	4b14      	ldr	r3, [pc, #80]	@ (8000d28 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8000cd6:	edd3 7a00 	vldr	s15, [r3]
 8000cda:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8000cde:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000ce2:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8000d30 <HAL_TIM_IC_CaptureCallback+0xd8>
 8000ce6:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000cea:	4b10      	ldr	r3, [pc, #64]	@ (8000d2c <HAL_TIM_IC_CaptureCallback+0xd4>)
 8000cec:	edd3 7a00 	vldr	s15, [r3]
 8000cf0:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8000cf4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000cf8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000cfc:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8000d34 <HAL_TIM_IC_CaptureCallback+0xdc>
 8000d00:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000d04:	4b0c      	ldr	r3, [pc, #48]	@ (8000d38 <HAL_TIM_IC_CaptureCallback+0xe0>)
 8000d06:	edc3 7a00 	vstr	s15, [r3]
}
 8000d0a:	bf00      	nop
 8000d0c:	3708      	adds	r7, #8
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	f3af 8000 	nop.w
 8000d18:	47ae147b 	.word	0x47ae147b
 8000d1c:	3f947ae1 	.word	0x3f947ae1
 8000d20:	200004b0 	.word	0x200004b0
 8000d24:	200004b2 	.word	0x200004b2
 8000d28:	200004b4 	.word	0x200004b4
 8000d2c:	200004b8 	.word	0x200004b8
 8000d30:	44fa0000 	.word	0x44fa0000
 8000d34:	43700000 	.word	0x43700000
 8000d38:	200004a8 	.word	0x200004a8

08000d3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000d40:	b08e      	sub	sp, #56	@ 0x38
 8000d42:	af0c      	add	r7, sp, #48	@ 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d44:	f000 ff52 	bl	8001bec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d48:	f000 f8fa 	bl	8000f40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d4c:	f000 fbd4 	bl	80014f8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000d50:	f000 fba2 	bl	8001498 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000d54:	f000 fa82 	bl	800125c <MX_TIM2_Init>
  MX_ADC3_Init();
 8000d58:	f000 f9d0 	bl	80010fc <MX_ADC3_Init>
  MX_I2C1_Init();
 8000d5c:	f000 fa3e 	bl	80011dc <MX_I2C1_Init>
  MX_TIM3_Init();
 8000d60:	f000 faca 	bl	80012f8 <MX_TIM3_Init>
  MX_ADC1_Init();
 8000d64:	f000 f95a 	bl	800101c <MX_ADC1_Init>
  MX_UART5_Init();
 8000d68:	f000 fb66 	bl	8001438 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */

  //PWM input in interrupt mode
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1); // Rising edge
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4861      	ldr	r0, [pc, #388]	@ (8000ef4 <main+0x1b8>)
 8000d70:	f005 fab6 	bl	80062e0 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2); // Falling edge
 8000d74:	2104      	movs	r1, #4
 8000d76:	485f      	ldr	r0, [pc, #380]	@ (8000ef4 <main+0x1b8>)
 8000d78:	f005 fab2 	bl	80062e0 <HAL_TIM_IC_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  DHT11_Start();
 8000d7c:	f007 f982 	bl	8008084 <DHT11_Start>
	  presence = DHT11_Check_Response();
 8000d80:	f007 f9a2 	bl	80080c8 <DHT11_Check_Response>
 8000d84:	4603      	mov	r3, r0
 8000d86:	461a      	mov	r2, r3
 8000d88:	4b5b      	ldr	r3, [pc, #364]	@ (8000ef8 <main+0x1bc>)
 8000d8a:	701a      	strb	r2, [r3, #0]

	  if (presence) {
 8000d8c:	4b5a      	ldr	r3, [pc, #360]	@ (8000ef8 <main+0x1bc>)
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d01d      	beq.n	8000dd0 <main+0x94>
		  RhByteInt   = DHT11_Read_Byte();			//Nem: tam kısım
 8000d94:	f007 f9c8 	bl	8008128 <DHT11_Read_Byte>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	461a      	mov	r2, r3
 8000d9c:	4b57      	ldr	r3, [pc, #348]	@ (8000efc <main+0x1c0>)
 8000d9e:	701a      	strb	r2, [r3, #0]
		  RhByteDec   = DHT11_Read_Byte();			//Nem: ondalıklı kısım (sıfır geliyo)
 8000da0:	f007 f9c2 	bl	8008128 <DHT11_Read_Byte>
 8000da4:	4603      	mov	r3, r0
 8000da6:	461a      	mov	r2, r3
 8000da8:	4b55      	ldr	r3, [pc, #340]	@ (8000f00 <main+0x1c4>)
 8000daa:	701a      	strb	r2, [r3, #0]
		  TempByteInt = DHT11_Read_Byte();			//Sıcaklık: tam kısım
 8000dac:	f007 f9bc 	bl	8008128 <DHT11_Read_Byte>
 8000db0:	4603      	mov	r3, r0
 8000db2:	461a      	mov	r2, r3
 8000db4:	4b53      	ldr	r3, [pc, #332]	@ (8000f04 <main+0x1c8>)
 8000db6:	701a      	strb	r2, [r3, #0]
		  TempByteDec = DHT11_Read_Byte();			//Sıcaklık: ondalıklı kısım
 8000db8:	f007 f9b6 	bl	8008128 <DHT11_Read_Byte>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	461a      	mov	r2, r3
 8000dc0:	4b51      	ldr	r3, [pc, #324]	@ (8000f08 <main+0x1cc>)
 8000dc2:	701a      	strb	r2, [r3, #0]
		  SumCheck    = DHT11_Read_Byte();			//Önemsiz
 8000dc4:	f007 f9b0 	bl	8008128 <DHT11_Read_Byte>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	461a      	mov	r2, r3
 8000dcc:	4b4f      	ldr	r3, [pc, #316]	@ (8000f0c <main+0x1d0>)
 8000dce:	701a      	strb	r2, [r3, #0]
	  }
	  DHT_temp 	   = TempByteInt +  TempByteDec / 10.0f;
 8000dd0:	4b4c      	ldr	r3, [pc, #304]	@ (8000f04 <main+0x1c8>)
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	ee07 3a90 	vmov	s15, r3
 8000dd8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ddc:	4b4a      	ldr	r3, [pc, #296]	@ (8000f08 <main+0x1cc>)
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	ee07 3a90 	vmov	s15, r3
 8000de4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000de8:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 8000dec:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8000df0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000df4:	4b46      	ldr	r3, [pc, #280]	@ (8000f10 <main+0x1d4>)
 8000df6:	edc3 7a00 	vstr	s15, [r3]

	  NH3 = Read_NH3();
 8000dfa:	f007 fa55 	bl	80082a8 <Read_NH3>
 8000dfe:	eef0 7a40 	vmov.f32	s15, s0
 8000e02:	4b44      	ldr	r3, [pc, #272]	@ (8000f14 <main+0x1d8>)
 8000e04:	edc3 7a00 	vstr	s15, [r3]
	  CH4 = Read_CH4();
 8000e08:	f007 fada 	bl	80083c0 <Read_CH4>
 8000e0c:	eef0 7a40 	vmov.f32	s15, s0
 8000e10:	4b41      	ldr	r3, [pc, #260]	@ (8000f18 <main+0x1dc>)
 8000e12:	edc3 7a00 	vstr	s15, [r3]
	  NO2 = Read_NO2();
 8000e16:	f007 f9d3 	bl	80081c0 <Read_NO2>
 8000e1a:	eef0 7a40 	vmov.f32	s15, s0
 8000e1e:	4b3f      	ldr	r3, [pc, #252]	@ (8000f1c <main+0x1e0>)
 8000e20:	edc3 7a00 	vstr	s15, [r3]

	  UT = get_ut();
 8000e24:	f006 ff50 	bl	8007cc8 <get_ut>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	461a      	mov	r2, r3
 8000e2c:	4b3c      	ldr	r3, [pc, #240]	@ (8000f20 <main+0x1e4>)
 8000e2e:	601a      	str	r2, [r3, #0]
	  UP = get_up();
 8000e30:	f006 ffca 	bl	8007dc8 <get_up>
 8000e34:	4603      	mov	r3, r0
 8000e36:	461a      	mov	r2, r3
 8000e38:	4b3a      	ldr	r3, [pc, #232]	@ (8000f24 <main+0x1e8>)
 8000e3a:	601a      	str	r2, [r3, #0]
	  temp = get_temp();
 8000e3c:	f006 ff78 	bl	8007d30 <get_temp>
 8000e40:	eef0 7a40 	vmov.f32	s15, s0
 8000e44:	4b38      	ldr	r3, [pc, #224]	@ (8000f28 <main+0x1ec>)
 8000e46:	edc3 7a00 	vstr	s15, [r3]
	  press= get_press() * 10;
 8000e4a:	f006 ffef 	bl	8007e2c <get_press>
 8000e4e:	4602      	mov	r2, r0
 8000e50:	4613      	mov	r3, r2
 8000e52:	009b      	lsls	r3, r3, #2
 8000e54:	4413      	add	r3, r2
 8000e56:	005b      	lsls	r3, r3, #1
 8000e58:	461a      	mov	r2, r3
 8000e5a:	4b34      	ldr	r3, [pc, #208]	@ (8000f2c <main+0x1f0>)
 8000e5c:	601a      	str	r2, [r3, #0]

	  snprintf(data_buff, sizeof(data_buff), "%f %f %f %f %f %u %ld",
 8000e5e:	4b34      	ldr	r3, [pc, #208]	@ (8000f30 <main+0x1f4>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	4618      	mov	r0, r3
 8000e64:	f7ff fb78 	bl	8000558 <__aeabi_f2d>
 8000e68:	4604      	mov	r4, r0
 8000e6a:	460d      	mov	r5, r1
 8000e6c:	4b29      	ldr	r3, [pc, #164]	@ (8000f14 <main+0x1d8>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4618      	mov	r0, r3
 8000e72:	f7ff fb71 	bl	8000558 <__aeabi_f2d>
 8000e76:	4680      	mov	r8, r0
 8000e78:	4689      	mov	r9, r1
 8000e7a:	4b27      	ldr	r3, [pc, #156]	@ (8000f18 <main+0x1dc>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f7ff fb6a 	bl	8000558 <__aeabi_f2d>
 8000e84:	4682      	mov	sl, r0
 8000e86:	468b      	mov	fp, r1
 8000e88:	4b24      	ldr	r3, [pc, #144]	@ (8000f1c <main+0x1e0>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f7ff fb63 	bl	8000558 <__aeabi_f2d>
 8000e92:	e9c7 0100 	strd	r0, r1, [r7]
 8000e96:	4b1e      	ldr	r3, [pc, #120]	@ (8000f10 <main+0x1d4>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f7ff fb5c 	bl	8000558 <__aeabi_f2d>
 8000ea0:	4602      	mov	r2, r0
 8000ea2:	460b      	mov	r3, r1
 8000ea4:	4915      	ldr	r1, [pc, #84]	@ (8000efc <main+0x1c0>)
 8000ea6:	7809      	ldrb	r1, [r1, #0]
 8000ea8:	4608      	mov	r0, r1
 8000eaa:	4920      	ldr	r1, [pc, #128]	@ (8000f2c <main+0x1f0>)
 8000eac:	6809      	ldr	r1, [r1, #0]
 8000eae:	910b      	str	r1, [sp, #44]	@ 0x2c
 8000eb0:	900a      	str	r0, [sp, #40]	@ 0x28
 8000eb2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8000eb6:	ed97 7b00 	vldr	d7, [r7]
 8000eba:	ed8d 7b06 	vstr	d7, [sp, #24]
 8000ebe:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8000ec2:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8000ec6:	e9cd 4500 	strd	r4, r5, [sp]
 8000eca:	4a1a      	ldr	r2, [pc, #104]	@ (8000f34 <main+0x1f8>)
 8000ecc:	2180      	movs	r1, #128	@ 0x80
 8000ece:	481a      	ldr	r0, [pc, #104]	@ (8000f38 <main+0x1fc>)
 8000ed0:	f008 f81e 	bl	8008f10 <sniprintf>
		CO2, NH3, CH4, NO2, DHT_temp, RhByteInt, press);

	  HAL_UART_Transmit(&huart5, (uint8_t*)data_buff, strlen(data_buff), HAL_MAX_DELAY);
 8000ed4:	4818      	ldr	r0, [pc, #96]	@ (8000f38 <main+0x1fc>)
 8000ed6:	f7ff f9d3 	bl	8000280 <strlen>
 8000eda:	4603      	mov	r3, r0
 8000edc:	b29a      	uxth	r2, r3
 8000ede:	f04f 33ff 	mov.w	r3, #4294967295
 8000ee2:	4915      	ldr	r1, [pc, #84]	@ (8000f38 <main+0x1fc>)
 8000ee4:	4815      	ldr	r0, [pc, #84]	@ (8000f3c <main+0x200>)
 8000ee6:	f006 fa75 	bl	80073d4 <HAL_UART_Transmit>

	  HAL_Delay(1500);
 8000eea:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000eee:	f000 fee3 	bl	8001cb8 <HAL_Delay>
	  DHT11_Start();
 8000ef2:	e743      	b.n	8000d7c <main+0x40>
 8000ef4:	20000344 	.word	0x20000344
 8000ef8:	200004bc 	.word	0x200004bc
 8000efc:	200004bd 	.word	0x200004bd
 8000f00:	200004be 	.word	0x200004be
 8000f04:	200004bf 	.word	0x200004bf
 8000f08:	200004c0 	.word	0x200004c0
 8000f0c:	200004c1 	.word	0x200004c1
 8000f10:	200004c4 	.word	0x200004c4
 8000f14:	200004a0 	.word	0x200004a0
 8000f18:	200004ac 	.word	0x200004ac
 8000f1c:	200004a4 	.word	0x200004a4
 8000f20:	2000056c 	.word	0x2000056c
 8000f24:	20000570 	.word	0x20000570
 8000f28:	200004cc 	.word	0x200004cc
 8000f2c:	200004c8 	.word	0x200004c8
 8000f30:	200004a8 	.word	0x200004a8
 8000f34:	0800c600 	.word	0x0800c600
 8000f38:	200004d0 	.word	0x200004d0
 8000f3c:	20000390 	.word	0x20000390

08000f40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b0a6      	sub	sp, #152	@ 0x98
 8000f44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f46:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000f4a:	2228      	movs	r2, #40	@ 0x28
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f008 f855 	bl	8008ffe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f54:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000f58:	2200      	movs	r2, #0
 8000f5a:	601a      	str	r2, [r3, #0]
 8000f5c:	605a      	str	r2, [r3, #4]
 8000f5e:	609a      	str	r2, [r3, #8]
 8000f60:	60da      	str	r2, [r3, #12]
 8000f62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f64:	1d3b      	adds	r3, r7, #4
 8000f66:	2258      	movs	r2, #88	@ 0x58
 8000f68:	2100      	movs	r1, #0
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f008 f847 	bl	8008ffe <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f70:	2302      	movs	r3, #2
 8000f72:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f74:	2301      	movs	r3, #1
 8000f76:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f78:	2310      	movs	r3, #16
 8000f7a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f7e:	2302      	movs	r3, #2
 8000f80:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f84:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f88:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000f8c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000f90:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000f94:	2300      	movs	r3, #0
 8000f96:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f9a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f003 fbea 	bl	8004778 <HAL_RCC_OscConfig>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d001      	beq.n	8000fae <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000faa:	f000 fb17 	bl	80015dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fae:	230f      	movs	r3, #15
 8000fb0:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fb2:	2302      	movs	r3, #2
 8000fb4:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000fbe:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000fc4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000fc8:	2102      	movs	r1, #2
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f004 fc28 	bl	8005820 <HAL_RCC_ClockConfig>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d001      	beq.n	8000fda <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000fd6:	f000 fb01 	bl	80015dc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_UART5
 8000fda:	4b0f      	ldr	r3, [pc, #60]	@ (8001018 <SystemClock_Config+0xd8>)
 8000fdc:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_ADC12
                              |RCC_PERIPHCLK_ADC34|RCC_PERIPHCLK_TIM2
                              |RCC_PERIPHCLK_TIM34;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8000fe6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000fea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 8000fec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ff0:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	623b      	str	r3, [r7, #32]
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ffe:	1d3b      	adds	r3, r7, #4
 8001000:	4618      	mov	r0, r3
 8001002:	f004 fe2d 	bl	8005c60 <HAL_RCCEx_PeriphCLKConfig>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 800100c:	f000 fae6 	bl	80015dc <Error_Handler>
  }
}
 8001010:	bf00      	nop
 8001012:	3798      	adds	r7, #152	@ 0x98
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	003001b2 	.word	0x003001b2

0800101c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b08a      	sub	sp, #40	@ 0x28
 8001020:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001022:	f107 031c 	add.w	r3, r7, #28
 8001026:	2200      	movs	r2, #0
 8001028:	601a      	str	r2, [r3, #0]
 800102a:	605a      	str	r2, [r3, #4]
 800102c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800102e:	1d3b      	adds	r3, r7, #4
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
 8001034:	605a      	str	r2, [r3, #4]
 8001036:	609a      	str	r2, [r3, #8]
 8001038:	60da      	str	r2, [r3, #12]
 800103a:	611a      	str	r2, [r3, #16]
 800103c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800103e:	4b2e      	ldr	r3, [pc, #184]	@ (80010f8 <MX_ADC1_Init+0xdc>)
 8001040:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001044:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001046:	4b2c      	ldr	r3, [pc, #176]	@ (80010f8 <MX_ADC1_Init+0xdc>)
 8001048:	2200      	movs	r2, #0
 800104a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800104c:	4b2a      	ldr	r3, [pc, #168]	@ (80010f8 <MX_ADC1_Init+0xdc>)
 800104e:	2200      	movs	r2, #0
 8001050:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001052:	4b29      	ldr	r3, [pc, #164]	@ (80010f8 <MX_ADC1_Init+0xdc>)
 8001054:	2200      	movs	r2, #0
 8001056:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001058:	4b27      	ldr	r3, [pc, #156]	@ (80010f8 <MX_ADC1_Init+0xdc>)
 800105a:	2200      	movs	r2, #0
 800105c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800105e:	4b26      	ldr	r3, [pc, #152]	@ (80010f8 <MX_ADC1_Init+0xdc>)
 8001060:	2200      	movs	r2, #0
 8001062:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001066:	4b24      	ldr	r3, [pc, #144]	@ (80010f8 <MX_ADC1_Init+0xdc>)
 8001068:	2200      	movs	r2, #0
 800106a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800106c:	4b22      	ldr	r3, [pc, #136]	@ (80010f8 <MX_ADC1_Init+0xdc>)
 800106e:	2201      	movs	r2, #1
 8001070:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001072:	4b21      	ldr	r3, [pc, #132]	@ (80010f8 <MX_ADC1_Init+0xdc>)
 8001074:	2200      	movs	r2, #0
 8001076:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001078:	4b1f      	ldr	r3, [pc, #124]	@ (80010f8 <MX_ADC1_Init+0xdc>)
 800107a:	2201      	movs	r2, #1
 800107c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800107e:	4b1e      	ldr	r3, [pc, #120]	@ (80010f8 <MX_ADC1_Init+0xdc>)
 8001080:	2200      	movs	r2, #0
 8001082:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001086:	4b1c      	ldr	r3, [pc, #112]	@ (80010f8 <MX_ADC1_Init+0xdc>)
 8001088:	2204      	movs	r2, #4
 800108a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800108c:	4b1a      	ldr	r3, [pc, #104]	@ (80010f8 <MX_ADC1_Init+0xdc>)
 800108e:	2200      	movs	r2, #0
 8001090:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001092:	4b19      	ldr	r3, [pc, #100]	@ (80010f8 <MX_ADC1_Init+0xdc>)
 8001094:	2200      	movs	r2, #0
 8001096:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001098:	4817      	ldr	r0, [pc, #92]	@ (80010f8 <MX_ADC1_Init+0xdc>)
 800109a:	f000 fe31 	bl	8001d00 <HAL_ADC_Init>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80010a4:	f000 fa9a 	bl	80015dc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010a8:	2300      	movs	r3, #0
 80010aa:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010ac:	f107 031c 	add.w	r3, r7, #28
 80010b0:	4619      	mov	r1, r3
 80010b2:	4811      	ldr	r0, [pc, #68]	@ (80010f8 <MX_ADC1_Init+0xdc>)
 80010b4:	f001 fd64 	bl	8002b80 <HAL_ADCEx_MultiModeConfigChannel>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80010be:	f000 fa8d 	bl	80015dc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80010c2:	2307      	movs	r3, #7
 80010c4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010c6:	2301      	movs	r3, #1
 80010c8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010ca:	2300      	movs	r3, #0
 80010cc:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80010ce:	2300      	movs	r3, #0
 80010d0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010d2:	2300      	movs	r3, #0
 80010d4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80010d6:	2300      	movs	r3, #0
 80010d8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010da:	1d3b      	adds	r3, r7, #4
 80010dc:	4619      	mov	r1, r3
 80010de:	4806      	ldr	r0, [pc, #24]	@ (80010f8 <MX_ADC1_Init+0xdc>)
 80010e0:	f001 fa64 	bl	80025ac <HAL_ADC_ConfigChannel>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 80010ea:	f000 fa77 	bl	80015dc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010ee:	bf00      	nop
 80010f0:	3728      	adds	r7, #40	@ 0x28
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20000204 	.word	0x20000204

080010fc <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b08a      	sub	sp, #40	@ 0x28
 8001100:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001102:	f107 031c 	add.w	r3, r7, #28
 8001106:	2200      	movs	r2, #0
 8001108:	601a      	str	r2, [r3, #0]
 800110a:	605a      	str	r2, [r3, #4]
 800110c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800110e:	1d3b      	adds	r3, r7, #4
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	605a      	str	r2, [r3, #4]
 8001116:	609a      	str	r2, [r3, #8]
 8001118:	60da      	str	r2, [r3, #12]
 800111a:	611a      	str	r2, [r3, #16]
 800111c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 800111e:	4b2d      	ldr	r3, [pc, #180]	@ (80011d4 <MX_ADC3_Init+0xd8>)
 8001120:	4a2d      	ldr	r2, [pc, #180]	@ (80011d8 <MX_ADC3_Init+0xdc>)
 8001122:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001124:	4b2b      	ldr	r3, [pc, #172]	@ (80011d4 <MX_ADC3_Init+0xd8>)
 8001126:	2200      	movs	r2, #0
 8001128:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800112a:	4b2a      	ldr	r3, [pc, #168]	@ (80011d4 <MX_ADC3_Init+0xd8>)
 800112c:	2200      	movs	r2, #0
 800112e:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001130:	4b28      	ldr	r3, [pc, #160]	@ (80011d4 <MX_ADC3_Init+0xd8>)
 8001132:	2200      	movs	r2, #0
 8001134:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001136:	4b27      	ldr	r3, [pc, #156]	@ (80011d4 <MX_ADC3_Init+0xd8>)
 8001138:	2200      	movs	r2, #0
 800113a:	765a      	strb	r2, [r3, #25]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800113c:	4b25      	ldr	r3, [pc, #148]	@ (80011d4 <MX_ADC3_Init+0xd8>)
 800113e:	2200      	movs	r2, #0
 8001140:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001144:	4b23      	ldr	r3, [pc, #140]	@ (80011d4 <MX_ADC3_Init+0xd8>)
 8001146:	2200      	movs	r2, #0
 8001148:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800114a:	4b22      	ldr	r3, [pc, #136]	@ (80011d4 <MX_ADC3_Init+0xd8>)
 800114c:	2201      	movs	r2, #1
 800114e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001150:	4b20      	ldr	r3, [pc, #128]	@ (80011d4 <MX_ADC3_Init+0xd8>)
 8001152:	2200      	movs	r2, #0
 8001154:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8001156:	4b1f      	ldr	r3, [pc, #124]	@ (80011d4 <MX_ADC3_Init+0xd8>)
 8001158:	2201      	movs	r2, #1
 800115a:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 800115c:	4b1d      	ldr	r3, [pc, #116]	@ (80011d4 <MX_ADC3_Init+0xd8>)
 800115e:	2200      	movs	r2, #0
 8001160:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001164:	4b1b      	ldr	r3, [pc, #108]	@ (80011d4 <MX_ADC3_Init+0xd8>)
 8001166:	2204      	movs	r2, #4
 8001168:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800116a:	4b1a      	ldr	r3, [pc, #104]	@ (80011d4 <MX_ADC3_Init+0xd8>)
 800116c:	2200      	movs	r2, #0
 800116e:	761a      	strb	r2, [r3, #24]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001170:	4b18      	ldr	r3, [pc, #96]	@ (80011d4 <MX_ADC3_Init+0xd8>)
 8001172:	2200      	movs	r2, #0
 8001174:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001176:	4817      	ldr	r0, [pc, #92]	@ (80011d4 <MX_ADC3_Init+0xd8>)
 8001178:	f000 fdc2 	bl	8001d00 <HAL_ADC_Init>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <MX_ADC3_Init+0x8a>
  {
    Error_Handler();
 8001182:	f000 fa2b 	bl	80015dc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001186:	2300      	movs	r3, #0
 8001188:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 800118a:	f107 031c 	add.w	r3, r7, #28
 800118e:	4619      	mov	r1, r3
 8001190:	4810      	ldr	r0, [pc, #64]	@ (80011d4 <MX_ADC3_Init+0xd8>)
 8001192:	f001 fcf5 	bl	8002b80 <HAL_ADCEx_MultiModeConfigChannel>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <MX_ADC3_Init+0xa4>
  {
    Error_Handler();
 800119c:	f000 fa1e 	bl	80015dc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80011a0:	2301      	movs	r3, #1
 80011a2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011a4:	2301      	movs	r3, #1
 80011a6:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80011a8:	2300      	movs	r3, #0
 80011aa:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80011ac:	2300      	movs	r3, #0
 80011ae:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80011b0:	2300      	movs	r3, #0
 80011b2:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80011b4:	2300      	movs	r3, #0
 80011b6:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80011b8:	1d3b      	adds	r3, r7, #4
 80011ba:	4619      	mov	r1, r3
 80011bc:	4805      	ldr	r0, [pc, #20]	@ (80011d4 <MX_ADC3_Init+0xd8>)
 80011be:	f001 f9f5 	bl	80025ac <HAL_ADC_ConfigChannel>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d001      	beq.n	80011cc <MX_ADC3_Init+0xd0>
  {
    Error_Handler();
 80011c8:	f000 fa08 	bl	80015dc <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80011cc:	bf00      	nop
 80011ce:	3728      	adds	r7, #40	@ 0x28
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	20000254 	.word	0x20000254
 80011d8:	50000400 	.word	0x50000400

080011dc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001250 <MX_I2C1_Init+0x74>)
 80011e2:	4a1c      	ldr	r2, [pc, #112]	@ (8001254 <MX_I2C1_Init+0x78>)
 80011e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 80011e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001250 <MX_I2C1_Init+0x74>)
 80011e8:	4a1b      	ldr	r2, [pc, #108]	@ (8001258 <MX_I2C1_Init+0x7c>)
 80011ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80011ec:	4b18      	ldr	r3, [pc, #96]	@ (8001250 <MX_I2C1_Init+0x74>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011f2:	4b17      	ldr	r3, [pc, #92]	@ (8001250 <MX_I2C1_Init+0x74>)
 80011f4:	2201      	movs	r2, #1
 80011f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011f8:	4b15      	ldr	r3, [pc, #84]	@ (8001250 <MX_I2C1_Init+0x74>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80011fe:	4b14      	ldr	r3, [pc, #80]	@ (8001250 <MX_I2C1_Init+0x74>)
 8001200:	2200      	movs	r2, #0
 8001202:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001204:	4b12      	ldr	r3, [pc, #72]	@ (8001250 <MX_I2C1_Init+0x74>)
 8001206:	2200      	movs	r2, #0
 8001208:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800120a:	4b11      	ldr	r3, [pc, #68]	@ (8001250 <MX_I2C1_Init+0x74>)
 800120c:	2200      	movs	r2, #0
 800120e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001210:	4b0f      	ldr	r3, [pc, #60]	@ (8001250 <MX_I2C1_Init+0x74>)
 8001212:	2200      	movs	r2, #0
 8001214:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001216:	480e      	ldr	r0, [pc, #56]	@ (8001250 <MX_I2C1_Init+0x74>)
 8001218:	f002 f9f0 	bl	80035fc <HAL_I2C_Init>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001222:	f000 f9db 	bl	80015dc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001226:	2100      	movs	r1, #0
 8001228:	4809      	ldr	r0, [pc, #36]	@ (8001250 <MX_I2C1_Init+0x74>)
 800122a:	f003 fa0d 	bl	8004648 <HAL_I2CEx_ConfigAnalogFilter>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001234:	f000 f9d2 	bl	80015dc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001238:	2100      	movs	r1, #0
 800123a:	4805      	ldr	r0, [pc, #20]	@ (8001250 <MX_I2C1_Init+0x74>)
 800123c:	f003 fa4f 	bl	80046de <HAL_I2CEx_ConfigDigitalFilter>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001246:	f000 f9c9 	bl	80015dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	200002a4 	.word	0x200002a4
 8001254:	40005400 	.word	0x40005400
 8001258:	00201d2b 	.word	0x00201d2b

0800125c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b088      	sub	sp, #32
 8001260:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001262:	f107 0310 	add.w	r3, r7, #16
 8001266:	2200      	movs	r2, #0
 8001268:	601a      	str	r2, [r3, #0]
 800126a:	605a      	str	r2, [r3, #4]
 800126c:	609a      	str	r2, [r3, #8]
 800126e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001270:	1d3b      	adds	r3, r7, #4
 8001272:	2200      	movs	r2, #0
 8001274:	601a      	str	r2, [r3, #0]
 8001276:	605a      	str	r2, [r3, #4]
 8001278:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800127a:	4b1e      	ldr	r3, [pc, #120]	@ (80012f4 <MX_TIM2_Init+0x98>)
 800127c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001280:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8001282:	4b1c      	ldr	r3, [pc, #112]	@ (80012f4 <MX_TIM2_Init+0x98>)
 8001284:	2247      	movs	r2, #71	@ 0x47
 8001286:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001288:	4b1a      	ldr	r3, [pc, #104]	@ (80012f4 <MX_TIM2_Init+0x98>)
 800128a:	2200      	movs	r2, #0
 800128c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800128e:	4b19      	ldr	r3, [pc, #100]	@ (80012f4 <MX_TIM2_Init+0x98>)
 8001290:	f04f 32ff 	mov.w	r2, #4294967295
 8001294:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001296:	4b17      	ldr	r3, [pc, #92]	@ (80012f4 <MX_TIM2_Init+0x98>)
 8001298:	2200      	movs	r2, #0
 800129a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800129c:	4b15      	ldr	r3, [pc, #84]	@ (80012f4 <MX_TIM2_Init+0x98>)
 800129e:	2200      	movs	r2, #0
 80012a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012a2:	4814      	ldr	r0, [pc, #80]	@ (80012f4 <MX_TIM2_Init+0x98>)
 80012a4:	f004 fefa 	bl	800609c <HAL_TIM_Base_Init>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80012ae:	f000 f995 	bl	80015dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012b6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012b8:	f107 0310 	add.w	r3, r7, #16
 80012bc:	4619      	mov	r1, r3
 80012be:	480d      	ldr	r0, [pc, #52]	@ (80012f4 <MX_TIM2_Init+0x98>)
 80012c0:	f005 faf6 	bl	80068b0 <HAL_TIM_ConfigClockSource>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80012ca:	f000 f987 	bl	80015dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012ce:	2300      	movs	r3, #0
 80012d0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012d2:	2300      	movs	r3, #0
 80012d4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012d6:	1d3b      	adds	r3, r7, #4
 80012d8:	4619      	mov	r1, r3
 80012da:	4806      	ldr	r0, [pc, #24]	@ (80012f4 <MX_TIM2_Init+0x98>)
 80012dc:	f005 ff82 	bl	80071e4 <HAL_TIMEx_MasterConfigSynchronization>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80012e6:	f000 f979 	bl	80015dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012ea:	bf00      	nop
 80012ec:	3720      	adds	r7, #32
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	200002f8 	.word	0x200002f8

080012f8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b090      	sub	sp, #64	@ 0x40
 80012fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012fe:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001302:	2200      	movs	r2, #0
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	605a      	str	r2, [r3, #4]
 8001308:	609a      	str	r2, [r3, #8]
 800130a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800130c:	f107 031c 	add.w	r3, r7, #28
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
 8001314:	605a      	str	r2, [r3, #4]
 8001316:	609a      	str	r2, [r3, #8]
 8001318:	60da      	str	r2, [r3, #12]
 800131a:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800131c:	f107 030c 	add.w	r3, r7, #12
 8001320:	2200      	movs	r2, #0
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	605a      	str	r2, [r3, #4]
 8001326:	609a      	str	r2, [r3, #8]
 8001328:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800132a:	463b      	mov	r3, r7
 800132c:	2200      	movs	r2, #0
 800132e:	601a      	str	r2, [r3, #0]
 8001330:	605a      	str	r2, [r3, #4]
 8001332:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001334:	4b3e      	ldr	r3, [pc, #248]	@ (8001430 <MX_TIM3_Init+0x138>)
 8001336:	4a3f      	ldr	r2, [pc, #252]	@ (8001434 <MX_TIM3_Init+0x13c>)
 8001338:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1440-1;
 800133a:	4b3d      	ldr	r3, [pc, #244]	@ (8001430 <MX_TIM3_Init+0x138>)
 800133c:	f240 529f 	movw	r2, #1439	@ 0x59f
 8001340:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001342:	4b3b      	ldr	r3, [pc, #236]	@ (8001430 <MX_TIM3_Init+0x138>)
 8001344:	2200      	movs	r2, #0
 8001346:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001348:	4b39      	ldr	r3, [pc, #228]	@ (8001430 <MX_TIM3_Init+0x138>)
 800134a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800134e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001350:	4b37      	ldr	r3, [pc, #220]	@ (8001430 <MX_TIM3_Init+0x138>)
 8001352:	2200      	movs	r2, #0
 8001354:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001356:	4b36      	ldr	r3, [pc, #216]	@ (8001430 <MX_TIM3_Init+0x138>)
 8001358:	2200      	movs	r2, #0
 800135a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800135c:	4834      	ldr	r0, [pc, #208]	@ (8001430 <MX_TIM3_Init+0x138>)
 800135e:	f004 fe9d 	bl	800609c <HAL_TIM_Base_Init>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8001368:	f000 f938 	bl	80015dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800136c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001370:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001372:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001376:	4619      	mov	r1, r3
 8001378:	482d      	ldr	r0, [pc, #180]	@ (8001430 <MX_TIM3_Init+0x138>)
 800137a:	f005 fa99 	bl	80068b0 <HAL_TIM_ConfigClockSource>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8001384:	f000 f92a 	bl	80015dc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001388:	4829      	ldr	r0, [pc, #164]	@ (8001430 <MX_TIM3_Init+0x138>)
 800138a:	f004 ff47 	bl	800621c <HAL_TIM_IC_Init>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 8001394:	f000 f922 	bl	80015dc <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001398:	2304      	movs	r3, #4
 800139a:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 800139c:	2350      	movs	r3, #80	@ 0x50
 800139e:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80013a0:	2300      	movs	r3, #0
 80013a2:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 80013a4:	2300      	movs	r3, #0
 80013a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sSlaveConfig.TriggerFilter = 0;
 80013a8:	2300      	movs	r3, #0
 80013aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 80013ac:	f107 031c 	add.w	r3, r7, #28
 80013b0:	4619      	mov	r1, r3
 80013b2:	481f      	ldr	r0, [pc, #124]	@ (8001430 <MX_TIM3_Init+0x138>)
 80013b4:	f005 fb45 	bl	8006a42 <HAL_TIM_SlaveConfigSynchro>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 80013be:	f000 f90d 	bl	80015dc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80013c2:	2300      	movs	r3, #0
 80013c4:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80013c6:	2301      	movs	r3, #1
 80013c8:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80013ca:	2300      	movs	r3, #0
 80013cc:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 80013ce:	2300      	movs	r3, #0
 80013d0:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80013d2:	f107 030c 	add.w	r3, r7, #12
 80013d6:	2200      	movs	r2, #0
 80013d8:	4619      	mov	r1, r3
 80013da:	4815      	ldr	r0, [pc, #84]	@ (8001430 <MX_TIM3_Init+0x138>)
 80013dc:	f005 f9cc 	bl	8006778 <HAL_TIM_IC_ConfigChannel>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <MX_TIM3_Init+0xf2>
  {
    Error_Handler();
 80013e6:	f000 f8f9 	bl	80015dc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80013ea:	2302      	movs	r3, #2
 80013ec:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80013ee:	2302      	movs	r3, #2
 80013f0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80013f2:	f107 030c 	add.w	r3, r7, #12
 80013f6:	2204      	movs	r2, #4
 80013f8:	4619      	mov	r1, r3
 80013fa:	480d      	ldr	r0, [pc, #52]	@ (8001430 <MX_TIM3_Init+0x138>)
 80013fc:	f005 f9bc 	bl	8006778 <HAL_TIM_IC_ConfigChannel>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <MX_TIM3_Init+0x112>
  {
    Error_Handler();
 8001406:	f000 f8e9 	bl	80015dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800140a:	2300      	movs	r3, #0
 800140c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800140e:	2300      	movs	r3, #0
 8001410:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001412:	463b      	mov	r3, r7
 8001414:	4619      	mov	r1, r3
 8001416:	4806      	ldr	r0, [pc, #24]	@ (8001430 <MX_TIM3_Init+0x138>)
 8001418:	f005 fee4 	bl	80071e4 <HAL_TIMEx_MasterConfigSynchronization>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <MX_TIM3_Init+0x12e>
  {
    Error_Handler();
 8001422:	f000 f8db 	bl	80015dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001426:	bf00      	nop
 8001428:	3740      	adds	r7, #64	@ 0x40
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	20000344 	.word	0x20000344
 8001434:	40000400 	.word	0x40000400

08001438 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 800143c:	4b14      	ldr	r3, [pc, #80]	@ (8001490 <MX_UART5_Init+0x58>)
 800143e:	4a15      	ldr	r2, [pc, #84]	@ (8001494 <MX_UART5_Init+0x5c>)
 8001440:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001442:	4b13      	ldr	r3, [pc, #76]	@ (8001490 <MX_UART5_Init+0x58>)
 8001444:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001448:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800144a:	4b11      	ldr	r3, [pc, #68]	@ (8001490 <MX_UART5_Init+0x58>)
 800144c:	2200      	movs	r2, #0
 800144e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001450:	4b0f      	ldr	r3, [pc, #60]	@ (8001490 <MX_UART5_Init+0x58>)
 8001452:	2200      	movs	r2, #0
 8001454:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001456:	4b0e      	ldr	r3, [pc, #56]	@ (8001490 <MX_UART5_Init+0x58>)
 8001458:	2200      	movs	r2, #0
 800145a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800145c:	4b0c      	ldr	r3, [pc, #48]	@ (8001490 <MX_UART5_Init+0x58>)
 800145e:	220c      	movs	r2, #12
 8001460:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001462:	4b0b      	ldr	r3, [pc, #44]	@ (8001490 <MX_UART5_Init+0x58>)
 8001464:	2200      	movs	r2, #0
 8001466:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001468:	4b09      	ldr	r3, [pc, #36]	@ (8001490 <MX_UART5_Init+0x58>)
 800146a:	2200      	movs	r2, #0
 800146c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800146e:	4b08      	ldr	r3, [pc, #32]	@ (8001490 <MX_UART5_Init+0x58>)
 8001470:	2200      	movs	r2, #0
 8001472:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001474:	4b06      	ldr	r3, [pc, #24]	@ (8001490 <MX_UART5_Init+0x58>)
 8001476:	2200      	movs	r2, #0
 8001478:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800147a:	4805      	ldr	r0, [pc, #20]	@ (8001490 <MX_UART5_Init+0x58>)
 800147c:	f005 ff5c 	bl	8007338 <HAL_UART_Init>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <MX_UART5_Init+0x52>
  {
    Error_Handler();
 8001486:	f000 f8a9 	bl	80015dc <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800148a:	bf00      	nop
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	20000390 	.word	0x20000390
 8001494:	40005000 	.word	0x40005000

08001498 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800149c:	4b14      	ldr	r3, [pc, #80]	@ (80014f0 <MX_USART2_UART_Init+0x58>)
 800149e:	4a15      	ldr	r2, [pc, #84]	@ (80014f4 <MX_USART2_UART_Init+0x5c>)
 80014a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80014a2:	4b13      	ldr	r3, [pc, #76]	@ (80014f0 <MX_USART2_UART_Init+0x58>)
 80014a4:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 80014a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014aa:	4b11      	ldr	r3, [pc, #68]	@ (80014f0 <MX_USART2_UART_Init+0x58>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014b0:	4b0f      	ldr	r3, [pc, #60]	@ (80014f0 <MX_USART2_UART_Init+0x58>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014b6:	4b0e      	ldr	r3, [pc, #56]	@ (80014f0 <MX_USART2_UART_Init+0x58>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014bc:	4b0c      	ldr	r3, [pc, #48]	@ (80014f0 <MX_USART2_UART_Init+0x58>)
 80014be:	220c      	movs	r2, #12
 80014c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014c2:	4b0b      	ldr	r3, [pc, #44]	@ (80014f0 <MX_USART2_UART_Init+0x58>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014c8:	4b09      	ldr	r3, [pc, #36]	@ (80014f0 <MX_USART2_UART_Init+0x58>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014ce:	4b08      	ldr	r3, [pc, #32]	@ (80014f0 <MX_USART2_UART_Init+0x58>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014d4:	4b06      	ldr	r3, [pc, #24]	@ (80014f0 <MX_USART2_UART_Init+0x58>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014da:	4805      	ldr	r0, [pc, #20]	@ (80014f0 <MX_USART2_UART_Init+0x58>)
 80014dc:	f005 ff2c 	bl	8007338 <HAL_UART_Init>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80014e6:	f000 f879 	bl	80015dc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014ea:	bf00      	nop
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	20000418 	.word	0x20000418
 80014f4:	40004400 	.word	0x40004400

080014f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b08a      	sub	sp, #40	@ 0x28
 80014fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014fe:	f107 0314 	add.w	r3, r7, #20
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	605a      	str	r2, [r3, #4]
 8001508:	609a      	str	r2, [r3, #8]
 800150a:	60da      	str	r2, [r3, #12]
 800150c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800150e:	4b31      	ldr	r3, [pc, #196]	@ (80015d4 <MX_GPIO_Init+0xdc>)
 8001510:	695b      	ldr	r3, [r3, #20]
 8001512:	4a30      	ldr	r2, [pc, #192]	@ (80015d4 <MX_GPIO_Init+0xdc>)
 8001514:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001518:	6153      	str	r3, [r2, #20]
 800151a:	4b2e      	ldr	r3, [pc, #184]	@ (80015d4 <MX_GPIO_Init+0xdc>)
 800151c:	695b      	ldr	r3, [r3, #20]
 800151e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001522:	613b      	str	r3, [r7, #16]
 8001524:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001526:	4b2b      	ldr	r3, [pc, #172]	@ (80015d4 <MX_GPIO_Init+0xdc>)
 8001528:	695b      	ldr	r3, [r3, #20]
 800152a:	4a2a      	ldr	r2, [pc, #168]	@ (80015d4 <MX_GPIO_Init+0xdc>)
 800152c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001530:	6153      	str	r3, [r2, #20]
 8001532:	4b28      	ldr	r3, [pc, #160]	@ (80015d4 <MX_GPIO_Init+0xdc>)
 8001534:	695b      	ldr	r3, [r3, #20]
 8001536:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800153a:	60fb      	str	r3, [r7, #12]
 800153c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800153e:	4b25      	ldr	r3, [pc, #148]	@ (80015d4 <MX_GPIO_Init+0xdc>)
 8001540:	695b      	ldr	r3, [r3, #20]
 8001542:	4a24      	ldr	r2, [pc, #144]	@ (80015d4 <MX_GPIO_Init+0xdc>)
 8001544:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001548:	6153      	str	r3, [r2, #20]
 800154a:	4b22      	ldr	r3, [pc, #136]	@ (80015d4 <MX_GPIO_Init+0xdc>)
 800154c:	695b      	ldr	r3, [r3, #20]
 800154e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001552:	60bb      	str	r3, [r7, #8]
 8001554:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001556:	4b1f      	ldr	r3, [pc, #124]	@ (80015d4 <MX_GPIO_Init+0xdc>)
 8001558:	695b      	ldr	r3, [r3, #20]
 800155a:	4a1e      	ldr	r2, [pc, #120]	@ (80015d4 <MX_GPIO_Init+0xdc>)
 800155c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001560:	6153      	str	r3, [r2, #20]
 8001562:	4b1c      	ldr	r3, [pc, #112]	@ (80015d4 <MX_GPIO_Init+0xdc>)
 8001564:	695b      	ldr	r3, [r3, #20]
 8001566:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800156a:	607b      	str	r3, [r7, #4]
 800156c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800156e:	4b19      	ldr	r3, [pc, #100]	@ (80015d4 <MX_GPIO_Init+0xdc>)
 8001570:	695b      	ldr	r3, [r3, #20]
 8001572:	4a18      	ldr	r2, [pc, #96]	@ (80015d4 <MX_GPIO_Init+0xdc>)
 8001574:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001578:	6153      	str	r3, [r2, #20]
 800157a:	4b16      	ldr	r3, [pc, #88]	@ (80015d4 <MX_GPIO_Init+0xdc>)
 800157c:	695b      	ldr	r3, [r3, #20]
 800157e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001582:	603b      	str	r3, [r7, #0]
 8001584:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001586:	2200      	movs	r2, #0
 8001588:	2120      	movs	r1, #32
 800158a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800158e:	f002 f81d 	bl	80035cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001592:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001596:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001598:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800159c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159e:	2300      	movs	r3, #0
 80015a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80015a2:	f107 0314 	add.w	r3, r7, #20
 80015a6:	4619      	mov	r1, r3
 80015a8:	480b      	ldr	r0, [pc, #44]	@ (80015d8 <MX_GPIO_Init+0xe0>)
 80015aa:	f001 fe6d 	bl	8003288 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80015ae:	2320      	movs	r3, #32
 80015b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b2:	2301      	movs	r3, #1
 80015b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b6:	2300      	movs	r3, #0
 80015b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ba:	2300      	movs	r3, #0
 80015bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80015be:	f107 0314 	add.w	r3, r7, #20
 80015c2:	4619      	mov	r1, r3
 80015c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015c8:	f001 fe5e 	bl	8003288 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80015cc:	bf00      	nop
 80015ce:	3728      	adds	r7, #40	@ 0x28
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	40021000 	.word	0x40021000
 80015d8:	48000800 	.word	0x48000800

080015dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015e0:	b672      	cpsid	i
}
 80015e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015e4:	bf00      	nop
 80015e6:	e7fd      	b.n	80015e4 <Error_Handler+0x8>

080015e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015ee:	4b0f      	ldr	r3, [pc, #60]	@ (800162c <HAL_MspInit+0x44>)
 80015f0:	699b      	ldr	r3, [r3, #24]
 80015f2:	4a0e      	ldr	r2, [pc, #56]	@ (800162c <HAL_MspInit+0x44>)
 80015f4:	f043 0301 	orr.w	r3, r3, #1
 80015f8:	6193      	str	r3, [r2, #24]
 80015fa:	4b0c      	ldr	r3, [pc, #48]	@ (800162c <HAL_MspInit+0x44>)
 80015fc:	699b      	ldr	r3, [r3, #24]
 80015fe:	f003 0301 	and.w	r3, r3, #1
 8001602:	607b      	str	r3, [r7, #4]
 8001604:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001606:	4b09      	ldr	r3, [pc, #36]	@ (800162c <HAL_MspInit+0x44>)
 8001608:	69db      	ldr	r3, [r3, #28]
 800160a:	4a08      	ldr	r2, [pc, #32]	@ (800162c <HAL_MspInit+0x44>)
 800160c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001610:	61d3      	str	r3, [r2, #28]
 8001612:	4b06      	ldr	r3, [pc, #24]	@ (800162c <HAL_MspInit+0x44>)
 8001614:	69db      	ldr	r3, [r3, #28]
 8001616:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800161a:	603b      	str	r3, [r7, #0]
 800161c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800161e:	2007      	movs	r0, #7
 8001620:	f001 fdf0 	bl	8003204 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001624:	bf00      	nop
 8001626:	3708      	adds	r7, #8
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	40021000 	.word	0x40021000

08001630 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b08c      	sub	sp, #48	@ 0x30
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001638:	f107 031c 	add.w	r3, r7, #28
 800163c:	2200      	movs	r2, #0
 800163e:	601a      	str	r2, [r3, #0]
 8001640:	605a      	str	r2, [r3, #4]
 8001642:	609a      	str	r2, [r3, #8]
 8001644:	60da      	str	r2, [r3, #12]
 8001646:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001650:	d124      	bne.n	800169c <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001652:	4b29      	ldr	r3, [pc, #164]	@ (80016f8 <HAL_ADC_MspInit+0xc8>)
 8001654:	695b      	ldr	r3, [r3, #20]
 8001656:	4a28      	ldr	r2, [pc, #160]	@ (80016f8 <HAL_ADC_MspInit+0xc8>)
 8001658:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800165c:	6153      	str	r3, [r2, #20]
 800165e:	4b26      	ldr	r3, [pc, #152]	@ (80016f8 <HAL_ADC_MspInit+0xc8>)
 8001660:	695b      	ldr	r3, [r3, #20]
 8001662:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001666:	61bb      	str	r3, [r7, #24]
 8001668:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800166a:	4b23      	ldr	r3, [pc, #140]	@ (80016f8 <HAL_ADC_MspInit+0xc8>)
 800166c:	695b      	ldr	r3, [r3, #20]
 800166e:	4a22      	ldr	r2, [pc, #136]	@ (80016f8 <HAL_ADC_MspInit+0xc8>)
 8001670:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001674:	6153      	str	r3, [r2, #20]
 8001676:	4b20      	ldr	r3, [pc, #128]	@ (80016f8 <HAL_ADC_MspInit+0xc8>)
 8001678:	695b      	ldr	r3, [r3, #20]
 800167a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800167e:	617b      	str	r3, [r7, #20]
 8001680:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001682:	2302      	movs	r3, #2
 8001684:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001686:	2303      	movs	r3, #3
 8001688:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168a:	2300      	movs	r3, #0
 800168c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800168e:	f107 031c 	add.w	r3, r7, #28
 8001692:	4619      	mov	r1, r3
 8001694:	4819      	ldr	r0, [pc, #100]	@ (80016fc <HAL_ADC_MspInit+0xcc>)
 8001696:	f001 fdf7 	bl	8003288 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800169a:	e028      	b.n	80016ee <HAL_ADC_MspInit+0xbe>
  else if(hadc->Instance==ADC3)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a17      	ldr	r2, [pc, #92]	@ (8001700 <HAL_ADC_MspInit+0xd0>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d123      	bne.n	80016ee <HAL_ADC_MspInit+0xbe>
    __HAL_RCC_ADC34_CLK_ENABLE();
 80016a6:	4b14      	ldr	r3, [pc, #80]	@ (80016f8 <HAL_ADC_MspInit+0xc8>)
 80016a8:	695b      	ldr	r3, [r3, #20]
 80016aa:	4a13      	ldr	r2, [pc, #76]	@ (80016f8 <HAL_ADC_MspInit+0xc8>)
 80016ac:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80016b0:	6153      	str	r3, [r2, #20]
 80016b2:	4b11      	ldr	r3, [pc, #68]	@ (80016f8 <HAL_ADC_MspInit+0xc8>)
 80016b4:	695b      	ldr	r3, [r3, #20]
 80016b6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80016ba:	613b      	str	r3, [r7, #16]
 80016bc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016be:	4b0e      	ldr	r3, [pc, #56]	@ (80016f8 <HAL_ADC_MspInit+0xc8>)
 80016c0:	695b      	ldr	r3, [r3, #20]
 80016c2:	4a0d      	ldr	r2, [pc, #52]	@ (80016f8 <HAL_ADC_MspInit+0xc8>)
 80016c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80016c8:	6153      	str	r3, [r2, #20]
 80016ca:	4b0b      	ldr	r3, [pc, #44]	@ (80016f8 <HAL_ADC_MspInit+0xc8>)
 80016cc:	695b      	ldr	r3, [r3, #20]
 80016ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80016d2:	60fb      	str	r3, [r7, #12]
 80016d4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80016d6:	2302      	movs	r3, #2
 80016d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016da:	2303      	movs	r3, #3
 80016dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016de:	2300      	movs	r3, #0
 80016e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016e2:	f107 031c 	add.w	r3, r7, #28
 80016e6:	4619      	mov	r1, r3
 80016e8:	4806      	ldr	r0, [pc, #24]	@ (8001704 <HAL_ADC_MspInit+0xd4>)
 80016ea:	f001 fdcd 	bl	8003288 <HAL_GPIO_Init>
}
 80016ee:	bf00      	nop
 80016f0:	3730      	adds	r7, #48	@ 0x30
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	40021000 	.word	0x40021000
 80016fc:	48000800 	.word	0x48000800
 8001700:	50000400 	.word	0x50000400
 8001704:	48000400 	.word	0x48000400

08001708 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b08a      	sub	sp, #40	@ 0x28
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001710:	f107 0314 	add.w	r3, r7, #20
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]
 8001718:	605a      	str	r2, [r3, #4]
 800171a:	609a      	str	r2, [r3, #8]
 800171c:	60da      	str	r2, [r3, #12]
 800171e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4a17      	ldr	r2, [pc, #92]	@ (8001784 <HAL_I2C_MspInit+0x7c>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d127      	bne.n	800177a <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800172a:	4b17      	ldr	r3, [pc, #92]	@ (8001788 <HAL_I2C_MspInit+0x80>)
 800172c:	695b      	ldr	r3, [r3, #20]
 800172e:	4a16      	ldr	r2, [pc, #88]	@ (8001788 <HAL_I2C_MspInit+0x80>)
 8001730:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001734:	6153      	str	r3, [r2, #20]
 8001736:	4b14      	ldr	r3, [pc, #80]	@ (8001788 <HAL_I2C_MspInit+0x80>)
 8001738:	695b      	ldr	r3, [r3, #20]
 800173a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800173e:	613b      	str	r3, [r7, #16]
 8001740:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001742:	23c0      	movs	r3, #192	@ 0xc0
 8001744:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001746:	2312      	movs	r3, #18
 8001748:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174a:	2300      	movs	r3, #0
 800174c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800174e:	2303      	movs	r3, #3
 8001750:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001752:	2304      	movs	r3, #4
 8001754:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001756:	f107 0314 	add.w	r3, r7, #20
 800175a:	4619      	mov	r1, r3
 800175c:	480b      	ldr	r0, [pc, #44]	@ (800178c <HAL_I2C_MspInit+0x84>)
 800175e:	f001 fd93 	bl	8003288 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001762:	4b09      	ldr	r3, [pc, #36]	@ (8001788 <HAL_I2C_MspInit+0x80>)
 8001764:	69db      	ldr	r3, [r3, #28]
 8001766:	4a08      	ldr	r2, [pc, #32]	@ (8001788 <HAL_I2C_MspInit+0x80>)
 8001768:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800176c:	61d3      	str	r3, [r2, #28]
 800176e:	4b06      	ldr	r3, [pc, #24]	@ (8001788 <HAL_I2C_MspInit+0x80>)
 8001770:	69db      	ldr	r3, [r3, #28]
 8001772:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001776:	60fb      	str	r3, [r7, #12]
 8001778:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800177a:	bf00      	nop
 800177c:	3728      	adds	r7, #40	@ 0x28
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	40005400 	.word	0x40005400
 8001788:	40021000 	.word	0x40021000
 800178c:	48000400 	.word	0x48000400

08001790 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b08a      	sub	sp, #40	@ 0x28
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001798:	f107 0314 	add.w	r3, r7, #20
 800179c:	2200      	movs	r2, #0
 800179e:	601a      	str	r2, [r3, #0]
 80017a0:	605a      	str	r2, [r3, #4]
 80017a2:	609a      	str	r2, [r3, #8]
 80017a4:	60da      	str	r2, [r3, #12]
 80017a6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017b0:	d10c      	bne.n	80017cc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017b2:	4b23      	ldr	r3, [pc, #140]	@ (8001840 <HAL_TIM_Base_MspInit+0xb0>)
 80017b4:	69db      	ldr	r3, [r3, #28]
 80017b6:	4a22      	ldr	r2, [pc, #136]	@ (8001840 <HAL_TIM_Base_MspInit+0xb0>)
 80017b8:	f043 0301 	orr.w	r3, r3, #1
 80017bc:	61d3      	str	r3, [r2, #28]
 80017be:	4b20      	ldr	r3, [pc, #128]	@ (8001840 <HAL_TIM_Base_MspInit+0xb0>)
 80017c0:	69db      	ldr	r3, [r3, #28]
 80017c2:	f003 0301 	and.w	r3, r3, #1
 80017c6:	613b      	str	r3, [r7, #16]
 80017c8:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80017ca:	e034      	b.n	8001836 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM3)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a1c      	ldr	r2, [pc, #112]	@ (8001844 <HAL_TIM_Base_MspInit+0xb4>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d12f      	bne.n	8001836 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80017d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001840 <HAL_TIM_Base_MspInit+0xb0>)
 80017d8:	69db      	ldr	r3, [r3, #28]
 80017da:	4a19      	ldr	r2, [pc, #100]	@ (8001840 <HAL_TIM_Base_MspInit+0xb0>)
 80017dc:	f043 0302 	orr.w	r3, r3, #2
 80017e0:	61d3      	str	r3, [r2, #28]
 80017e2:	4b17      	ldr	r3, [pc, #92]	@ (8001840 <HAL_TIM_Base_MspInit+0xb0>)
 80017e4:	69db      	ldr	r3, [r3, #28]
 80017e6:	f003 0302 	and.w	r3, r3, #2
 80017ea:	60fb      	str	r3, [r7, #12]
 80017ec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ee:	4b14      	ldr	r3, [pc, #80]	@ (8001840 <HAL_TIM_Base_MspInit+0xb0>)
 80017f0:	695b      	ldr	r3, [r3, #20]
 80017f2:	4a13      	ldr	r2, [pc, #76]	@ (8001840 <HAL_TIM_Base_MspInit+0xb0>)
 80017f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017f8:	6153      	str	r3, [r2, #20]
 80017fa:	4b11      	ldr	r3, [pc, #68]	@ (8001840 <HAL_TIM_Base_MspInit+0xb0>)
 80017fc:	695b      	ldr	r3, [r3, #20]
 80017fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001802:	60bb      	str	r3, [r7, #8]
 8001804:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001806:	2310      	movs	r3, #16
 8001808:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800180a:	2302      	movs	r3, #2
 800180c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180e:	2300      	movs	r3, #0
 8001810:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001812:	2300      	movs	r3, #0
 8001814:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001816:	2302      	movs	r3, #2
 8001818:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800181a:	f107 0314 	add.w	r3, r7, #20
 800181e:	4619      	mov	r1, r3
 8001820:	4809      	ldr	r0, [pc, #36]	@ (8001848 <HAL_TIM_Base_MspInit+0xb8>)
 8001822:	f001 fd31 	bl	8003288 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001826:	2200      	movs	r2, #0
 8001828:	2100      	movs	r1, #0
 800182a:	201d      	movs	r0, #29
 800182c:	f001 fcf5 	bl	800321a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001830:	201d      	movs	r0, #29
 8001832:	f001 fd0e 	bl	8003252 <HAL_NVIC_EnableIRQ>
}
 8001836:	bf00      	nop
 8001838:	3728      	adds	r7, #40	@ 0x28
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	40021000 	.word	0x40021000
 8001844:	40000400 	.word	0x40000400
 8001848:	48000400 	.word	0x48000400

0800184c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b08c      	sub	sp, #48	@ 0x30
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001854:	f107 031c 	add.w	r3, r7, #28
 8001858:	2200      	movs	r2, #0
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	605a      	str	r2, [r3, #4]
 800185e:	609a      	str	r2, [r3, #8]
 8001860:	60da      	str	r2, [r3, #12]
 8001862:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a3d      	ldr	r2, [pc, #244]	@ (8001960 <HAL_UART_MspInit+0x114>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d145      	bne.n	80018fa <HAL_UART_MspInit+0xae>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 800186e:	4b3d      	ldr	r3, [pc, #244]	@ (8001964 <HAL_UART_MspInit+0x118>)
 8001870:	69db      	ldr	r3, [r3, #28]
 8001872:	4a3c      	ldr	r2, [pc, #240]	@ (8001964 <HAL_UART_MspInit+0x118>)
 8001874:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001878:	61d3      	str	r3, [r2, #28]
 800187a:	4b3a      	ldr	r3, [pc, #232]	@ (8001964 <HAL_UART_MspInit+0x118>)
 800187c:	69db      	ldr	r3, [r3, #28]
 800187e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001882:	61bb      	str	r3, [r7, #24]
 8001884:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001886:	4b37      	ldr	r3, [pc, #220]	@ (8001964 <HAL_UART_MspInit+0x118>)
 8001888:	695b      	ldr	r3, [r3, #20]
 800188a:	4a36      	ldr	r2, [pc, #216]	@ (8001964 <HAL_UART_MspInit+0x118>)
 800188c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001890:	6153      	str	r3, [r2, #20]
 8001892:	4b34      	ldr	r3, [pc, #208]	@ (8001964 <HAL_UART_MspInit+0x118>)
 8001894:	695b      	ldr	r3, [r3, #20]
 8001896:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800189a:	617b      	str	r3, [r7, #20]
 800189c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800189e:	4b31      	ldr	r3, [pc, #196]	@ (8001964 <HAL_UART_MspInit+0x118>)
 80018a0:	695b      	ldr	r3, [r3, #20]
 80018a2:	4a30      	ldr	r2, [pc, #192]	@ (8001964 <HAL_UART_MspInit+0x118>)
 80018a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80018a8:	6153      	str	r3, [r2, #20]
 80018aa:	4b2e      	ldr	r3, [pc, #184]	@ (8001964 <HAL_UART_MspInit+0x118>)
 80018ac:	695b      	ldr	r3, [r3, #20]
 80018ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018b2:	613b      	str	r3, [r7, #16]
 80018b4:	693b      	ldr	r3, [r7, #16]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80018b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018bc:	2302      	movs	r3, #2
 80018be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c0:	2300      	movs	r3, #0
 80018c2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018c4:	2303      	movs	r3, #3
 80018c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 80018c8:	2305      	movs	r3, #5
 80018ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018cc:	f107 031c 	add.w	r3, r7, #28
 80018d0:	4619      	mov	r1, r3
 80018d2:	4825      	ldr	r0, [pc, #148]	@ (8001968 <HAL_UART_MspInit+0x11c>)
 80018d4:	f001 fcd8 	bl	8003288 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80018d8:	2304      	movs	r3, #4
 80018da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018dc:	2302      	movs	r3, #2
 80018de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e0:	2300      	movs	r3, #0
 80018e2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018e4:	2303      	movs	r3, #3
 80018e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 80018e8:	2305      	movs	r3, #5
 80018ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018ec:	f107 031c 	add.w	r3, r7, #28
 80018f0:	4619      	mov	r1, r3
 80018f2:	481e      	ldr	r0, [pc, #120]	@ (800196c <HAL_UART_MspInit+0x120>)
 80018f4:	f001 fcc8 	bl	8003288 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80018f8:	e02d      	b.n	8001956 <HAL_UART_MspInit+0x10a>
  else if(huart->Instance==USART2)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4a1c      	ldr	r2, [pc, #112]	@ (8001970 <HAL_UART_MspInit+0x124>)
 8001900:	4293      	cmp	r3, r2
 8001902:	d128      	bne.n	8001956 <HAL_UART_MspInit+0x10a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001904:	4b17      	ldr	r3, [pc, #92]	@ (8001964 <HAL_UART_MspInit+0x118>)
 8001906:	69db      	ldr	r3, [r3, #28]
 8001908:	4a16      	ldr	r2, [pc, #88]	@ (8001964 <HAL_UART_MspInit+0x118>)
 800190a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800190e:	61d3      	str	r3, [r2, #28]
 8001910:	4b14      	ldr	r3, [pc, #80]	@ (8001964 <HAL_UART_MspInit+0x118>)
 8001912:	69db      	ldr	r3, [r3, #28]
 8001914:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001918:	60fb      	str	r3, [r7, #12]
 800191a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800191c:	4b11      	ldr	r3, [pc, #68]	@ (8001964 <HAL_UART_MspInit+0x118>)
 800191e:	695b      	ldr	r3, [r3, #20]
 8001920:	4a10      	ldr	r2, [pc, #64]	@ (8001964 <HAL_UART_MspInit+0x118>)
 8001922:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001926:	6153      	str	r3, [r2, #20]
 8001928:	4b0e      	ldr	r3, [pc, #56]	@ (8001964 <HAL_UART_MspInit+0x118>)
 800192a:	695b      	ldr	r3, [r3, #20]
 800192c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001930:	60bb      	str	r3, [r7, #8]
 8001932:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001934:	230c      	movs	r3, #12
 8001936:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001938:	2302      	movs	r3, #2
 800193a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193c:	2300      	movs	r3, #0
 800193e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001940:	2300      	movs	r3, #0
 8001942:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001944:	2307      	movs	r3, #7
 8001946:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001948:	f107 031c 	add.w	r3, r7, #28
 800194c:	4619      	mov	r1, r3
 800194e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001952:	f001 fc99 	bl	8003288 <HAL_GPIO_Init>
}
 8001956:	bf00      	nop
 8001958:	3730      	adds	r7, #48	@ 0x30
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40005000 	.word	0x40005000
 8001964:	40021000 	.word	0x40021000
 8001968:	48000800 	.word	0x48000800
 800196c:	48000c00 	.word	0x48000c00
 8001970:	40004400 	.word	0x40004400

08001974 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001978:	bf00      	nop
 800197a:	e7fd      	b.n	8001978 <NMI_Handler+0x4>

0800197c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001980:	bf00      	nop
 8001982:	e7fd      	b.n	8001980 <HardFault_Handler+0x4>

08001984 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001988:	bf00      	nop
 800198a:	e7fd      	b.n	8001988 <MemManage_Handler+0x4>

0800198c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001990:	bf00      	nop
 8001992:	e7fd      	b.n	8001990 <BusFault_Handler+0x4>

08001994 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001998:	bf00      	nop
 800199a:	e7fd      	b.n	8001998 <UsageFault_Handler+0x4>

0800199c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019a0:	bf00      	nop
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr

080019aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019aa:	b480      	push	{r7}
 80019ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019ae:	bf00      	nop
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr

080019b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019bc:	bf00      	nop
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr

080019c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019c6:	b580      	push	{r7, lr}
 80019c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019ca:	f000 f955 	bl	8001c78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019ce:	bf00      	nop
 80019d0:	bd80      	pop	{r7, pc}
	...

080019d4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80019d8:	4802      	ldr	r0, [pc, #8]	@ (80019e4 <TIM3_IRQHandler+0x10>)
 80019da:	f004 fdcb 	bl	8006574 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80019de:	bf00      	nop
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	20000344 	.word	0x20000344

080019e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  return 1;
 80019ec:	2301      	movs	r3, #1
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr

080019f8 <_kill>:

int _kill(int pid, int sig)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
 8001a00:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a02:	f007 fb4f 	bl	80090a4 <__errno>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2216      	movs	r2, #22
 8001a0a:	601a      	str	r2, [r3, #0]
  return -1;
 8001a0c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3708      	adds	r7, #8
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <_exit>:

void _exit (int status)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a20:	f04f 31ff 	mov.w	r1, #4294967295
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f7ff ffe7 	bl	80019f8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a2a:	bf00      	nop
 8001a2c:	e7fd      	b.n	8001a2a <_exit+0x12>

08001a2e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a2e:	b580      	push	{r7, lr}
 8001a30:	b086      	sub	sp, #24
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	60f8      	str	r0, [r7, #12]
 8001a36:	60b9      	str	r1, [r7, #8]
 8001a38:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	617b      	str	r3, [r7, #20]
 8001a3e:	e00a      	b.n	8001a56 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a40:	f3af 8000 	nop.w
 8001a44:	4601      	mov	r1, r0
 8001a46:	68bb      	ldr	r3, [r7, #8]
 8001a48:	1c5a      	adds	r2, r3, #1
 8001a4a:	60ba      	str	r2, [r7, #8]
 8001a4c:	b2ca      	uxtb	r2, r1
 8001a4e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	3301      	adds	r3, #1
 8001a54:	617b      	str	r3, [r7, #20]
 8001a56:	697a      	ldr	r2, [r7, #20]
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	429a      	cmp	r2, r3
 8001a5c:	dbf0      	blt.n	8001a40 <_read+0x12>
  }

  return len;
 8001a5e:	687b      	ldr	r3, [r7, #4]
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	3718      	adds	r7, #24
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b086      	sub	sp, #24
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	60f8      	str	r0, [r7, #12]
 8001a70:	60b9      	str	r1, [r7, #8]
 8001a72:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a74:	2300      	movs	r3, #0
 8001a76:	617b      	str	r3, [r7, #20]
 8001a78:	e009      	b.n	8001a8e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	1c5a      	adds	r2, r3, #1
 8001a7e:	60ba      	str	r2, [r7, #8]
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	4618      	mov	r0, r3
 8001a84:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	3301      	adds	r3, #1
 8001a8c:	617b      	str	r3, [r7, #20]
 8001a8e:	697a      	ldr	r2, [r7, #20]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	429a      	cmp	r2, r3
 8001a94:	dbf1      	blt.n	8001a7a <_write+0x12>
  }
  return len;
 8001a96:	687b      	ldr	r3, [r7, #4]
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	3718      	adds	r7, #24
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}

08001aa0 <_close>:

int _close(int file)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001aa8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001aac:	4618      	mov	r0, r3
 8001aae:	370c      	adds	r7, #12
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr

08001ab8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
 8001ac0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ac8:	605a      	str	r2, [r3, #4]
  return 0;
 8001aca:	2300      	movs	r3, #0
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	370c      	adds	r7, #12
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <_isatty>:

int _isatty(int file)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ae0:	2301      	movs	r3, #1
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	370c      	adds	r7, #12
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr

08001aee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001aee:	b480      	push	{r7}
 8001af0:	b085      	sub	sp, #20
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	60f8      	str	r0, [r7, #12]
 8001af6:	60b9      	str	r1, [r7, #8]
 8001af8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001afa:	2300      	movs	r3, #0
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	3714      	adds	r7, #20
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr

08001b08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b086      	sub	sp, #24
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b10:	4a14      	ldr	r2, [pc, #80]	@ (8001b64 <_sbrk+0x5c>)
 8001b12:	4b15      	ldr	r3, [pc, #84]	@ (8001b68 <_sbrk+0x60>)
 8001b14:	1ad3      	subs	r3, r2, r3
 8001b16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b1c:	4b13      	ldr	r3, [pc, #76]	@ (8001b6c <_sbrk+0x64>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d102      	bne.n	8001b2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b24:	4b11      	ldr	r3, [pc, #68]	@ (8001b6c <_sbrk+0x64>)
 8001b26:	4a12      	ldr	r2, [pc, #72]	@ (8001b70 <_sbrk+0x68>)
 8001b28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b2a:	4b10      	ldr	r3, [pc, #64]	@ (8001b6c <_sbrk+0x64>)
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	4413      	add	r3, r2
 8001b32:	693a      	ldr	r2, [r7, #16]
 8001b34:	429a      	cmp	r2, r3
 8001b36:	d207      	bcs.n	8001b48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b38:	f007 fab4 	bl	80090a4 <__errno>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	220c      	movs	r2, #12
 8001b40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b42:	f04f 33ff 	mov.w	r3, #4294967295
 8001b46:	e009      	b.n	8001b5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b48:	4b08      	ldr	r3, [pc, #32]	@ (8001b6c <_sbrk+0x64>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b4e:	4b07      	ldr	r3, [pc, #28]	@ (8001b6c <_sbrk+0x64>)
 8001b50:	681a      	ldr	r2, [r3, #0]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	4413      	add	r3, r2
 8001b56:	4a05      	ldr	r2, [pc, #20]	@ (8001b6c <_sbrk+0x64>)
 8001b58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b5a:	68fb      	ldr	r3, [r7, #12]
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	3718      	adds	r7, #24
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	20010000 	.word	0x20010000
 8001b68:	00000400 	.word	0x00000400
 8001b6c:	20000550 	.word	0x20000550
 8001b70:	200006e0 	.word	0x200006e0

08001b74 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b78:	4b06      	ldr	r3, [pc, #24]	@ (8001b94 <SystemInit+0x20>)
 8001b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b7e:	4a05      	ldr	r2, [pc, #20]	@ (8001b94 <SystemInit+0x20>)
 8001b80:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b84:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b88:	bf00      	nop
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop
 8001b94:	e000ed00 	.word	0xe000ed00

08001b98 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001b98:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001bd0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b9c:	f7ff ffea 	bl	8001b74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ba0:	480c      	ldr	r0, [pc, #48]	@ (8001bd4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ba2:	490d      	ldr	r1, [pc, #52]	@ (8001bd8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ba4:	4a0d      	ldr	r2, [pc, #52]	@ (8001bdc <LoopForever+0xe>)
  movs r3, #0
 8001ba6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ba8:	e002      	b.n	8001bb0 <LoopCopyDataInit>

08001baa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001baa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bae:	3304      	adds	r3, #4

08001bb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bb0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bb2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bb4:	d3f9      	bcc.n	8001baa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bb6:	4a0a      	ldr	r2, [pc, #40]	@ (8001be0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001bb8:	4c0a      	ldr	r4, [pc, #40]	@ (8001be4 <LoopForever+0x16>)
  movs r3, #0
 8001bba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bbc:	e001      	b.n	8001bc2 <LoopFillZerobss>

08001bbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bc0:	3204      	adds	r2, #4

08001bc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bc4:	d3fb      	bcc.n	8001bbe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bc6:	f007 fa73 	bl	80090b0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001bca:	f7ff f8b7 	bl	8000d3c <main>

08001bce <LoopForever>:

LoopForever:
    b LoopForever
 8001bce:	e7fe      	b.n	8001bce <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001bd0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001bd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bd8:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8001bdc:	0800ca00 	.word	0x0800ca00
  ldr r2, =_sbss
 8001be0:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001be4:	200006e0 	.word	0x200006e0

08001be8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001be8:	e7fe      	b.n	8001be8 <ADC1_2_IRQHandler>
	...

08001bec <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bf0:	4b08      	ldr	r3, [pc, #32]	@ (8001c14 <HAL_Init+0x28>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a07      	ldr	r2, [pc, #28]	@ (8001c14 <HAL_Init+0x28>)
 8001bf6:	f043 0310 	orr.w	r3, r3, #16
 8001bfa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bfc:	2003      	movs	r0, #3
 8001bfe:	f001 fb01 	bl	8003204 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c02:	2000      	movs	r0, #0
 8001c04:	f000 f808 	bl	8001c18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c08:	f7ff fcee 	bl	80015e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c0c:	2300      	movs	r3, #0
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	40022000 	.word	0x40022000

08001c18 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c20:	4b12      	ldr	r3, [pc, #72]	@ (8001c6c <HAL_InitTick+0x54>)
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	4b12      	ldr	r3, [pc, #72]	@ (8001c70 <HAL_InitTick+0x58>)
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	4619      	mov	r1, r3
 8001c2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c32:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c36:	4618      	mov	r0, r3
 8001c38:	f001 fb19 	bl	800326e <HAL_SYSTICK_Config>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e00e      	b.n	8001c64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2b0f      	cmp	r3, #15
 8001c4a:	d80a      	bhi.n	8001c62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	6879      	ldr	r1, [r7, #4]
 8001c50:	f04f 30ff 	mov.w	r0, #4294967295
 8001c54:	f001 fae1 	bl	800321a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c58:	4a06      	ldr	r2, [pc, #24]	@ (8001c74 <HAL_InitTick+0x5c>)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	e000      	b.n	8001c64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3708      	adds	r7, #8
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	20000000 	.word	0x20000000
 8001c70:	20000008 	.word	0x20000008
 8001c74:	20000004 	.word	0x20000004

08001c78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c7c:	4b06      	ldr	r3, [pc, #24]	@ (8001c98 <HAL_IncTick+0x20>)
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	461a      	mov	r2, r3
 8001c82:	4b06      	ldr	r3, [pc, #24]	@ (8001c9c <HAL_IncTick+0x24>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4413      	add	r3, r2
 8001c88:	4a04      	ldr	r2, [pc, #16]	@ (8001c9c <HAL_IncTick+0x24>)
 8001c8a:	6013      	str	r3, [r2, #0]
}
 8001c8c:	bf00      	nop
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop
 8001c98:	20000008 	.word	0x20000008
 8001c9c:	20000554 	.word	0x20000554

08001ca0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0
  return uwTick;  
 8001ca4:	4b03      	ldr	r3, [pc, #12]	@ (8001cb4 <HAL_GetTick+0x14>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	20000554 	.word	0x20000554

08001cb8 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b084      	sub	sp, #16
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cc0:	f7ff ffee 	bl	8001ca0 <HAL_GetTick>
 8001cc4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cd0:	d005      	beq.n	8001cde <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cd2:	4b0a      	ldr	r3, [pc, #40]	@ (8001cfc <HAL_Delay+0x44>)
 8001cd4:	781b      	ldrb	r3, [r3, #0]
 8001cd6:	461a      	mov	r2, r3
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	4413      	add	r3, r2
 8001cdc:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001cde:	bf00      	nop
 8001ce0:	f7ff ffde 	bl	8001ca0 <HAL_GetTick>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	68fa      	ldr	r2, [r7, #12]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d8f7      	bhi.n	8001ce0 <HAL_Delay+0x28>
  {
  }
}
 8001cf0:	bf00      	nop
 8001cf2:	bf00      	nop
 8001cf4:	3710      	adds	r7, #16
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	20000008 	.word	0x20000008

08001d00 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b09a      	sub	sp, #104	@ 0x68
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001d12:	2300      	movs	r3, #0
 8001d14:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d101      	bne.n	8001d20 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e1e3      	b.n	80020e8 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	691b      	ldr	r3, [r3, #16]
 8001d24:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d2a:	f003 0310 	and.w	r3, r3, #16
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d176      	bne.n	8001e20 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d152      	bne.n	8001de0 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2200      	movs	r2, #0
 8001d44:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d54:	6878      	ldr	r0, [r7, #4]
 8001d56:	f7ff fc6b 	bl	8001630 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d13b      	bne.n	8001de0 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001d68:	6878      	ldr	r0, [r7, #4]
 8001d6a:	f001 f85f 	bl	8002e2c <ADC_Disable>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d78:	f003 0310 	and.w	r3, r3, #16
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d12f      	bne.n	8001de0 <HAL_ADC_Init+0xe0>
 8001d80:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d12b      	bne.n	8001de0 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d8c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001d90:	f023 0302 	bic.w	r3, r3, #2
 8001d94:	f043 0202 	orr.w	r2, r3, #2
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	689a      	ldr	r2, [r3, #8]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001daa:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	689a      	ldr	r2, [r3, #8]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001dba:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001dbc:	4b92      	ldr	r3, [pc, #584]	@ (8002008 <HAL_ADC_Init+0x308>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a92      	ldr	r2, [pc, #584]	@ (800200c <HAL_ADC_Init+0x30c>)
 8001dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8001dc6:	0c9a      	lsrs	r2, r3, #18
 8001dc8:	4613      	mov	r3, r2
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	4413      	add	r3, r2
 8001dce:	005b      	lsls	r3, r3, #1
 8001dd0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001dd2:	e002      	b.n	8001dda <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	3b01      	subs	r3, #1
 8001dd8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001dda:	68bb      	ldr	r3, [r7, #8]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d1f9      	bne.n	8001dd4 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	689b      	ldr	r3, [r3, #8]
 8001de6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d007      	beq.n	8001dfe <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001df8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001dfc:	d110      	bne.n	8001e20 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e02:	f023 0312 	bic.w	r3, r3, #18
 8001e06:	f043 0210 	orr.w	r2, r3, #16
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e12:	f043 0201 	orr.w	r2, r3, #1
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e24:	f003 0310 	and.w	r3, r3, #16
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	f040 8150 	bne.w	80020ce <HAL_ADC_Init+0x3ce>
 8001e2e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	f040 814b 	bne.w	80020ce <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	689b      	ldr	r3, [r3, #8]
 8001e3e:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	f040 8143 	bne.w	80020ce <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e4c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001e50:	f043 0202 	orr.w	r2, r3, #2
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001e60:	d004      	beq.n	8001e6c <HAL_ADC_Init+0x16c>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a6a      	ldr	r2, [pc, #424]	@ (8002010 <HAL_ADC_Init+0x310>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d101      	bne.n	8001e70 <HAL_ADC_Init+0x170>
 8001e6c:	4b69      	ldr	r3, [pc, #420]	@ (8002014 <HAL_ADC_Init+0x314>)
 8001e6e:	e000      	b.n	8001e72 <HAL_ADC_Init+0x172>
 8001e70:	4b69      	ldr	r3, [pc, #420]	@ (8002018 <HAL_ADC_Init+0x318>)
 8001e72:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001e7c:	d102      	bne.n	8001e84 <HAL_ADC_Init+0x184>
 8001e7e:	4b64      	ldr	r3, [pc, #400]	@ (8002010 <HAL_ADC_Init+0x310>)
 8001e80:	60fb      	str	r3, [r7, #12]
 8001e82:	e01a      	b.n	8001eba <HAL_ADC_Init+0x1ba>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a61      	ldr	r2, [pc, #388]	@ (8002010 <HAL_ADC_Init+0x310>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d103      	bne.n	8001e96 <HAL_ADC_Init+0x196>
 8001e8e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001e92:	60fb      	str	r3, [r7, #12]
 8001e94:	e011      	b.n	8001eba <HAL_ADC_Init+0x1ba>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a60      	ldr	r2, [pc, #384]	@ (800201c <HAL_ADC_Init+0x31c>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d102      	bne.n	8001ea6 <HAL_ADC_Init+0x1a6>
 8001ea0:	4b5f      	ldr	r3, [pc, #380]	@ (8002020 <HAL_ADC_Init+0x320>)
 8001ea2:	60fb      	str	r3, [r7, #12]
 8001ea4:	e009      	b.n	8001eba <HAL_ADC_Init+0x1ba>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4a5d      	ldr	r2, [pc, #372]	@ (8002020 <HAL_ADC_Init+0x320>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d102      	bne.n	8001eb6 <HAL_ADC_Init+0x1b6>
 8001eb0:	4b5a      	ldr	r3, [pc, #360]	@ (800201c <HAL_ADC_Init+0x31c>)
 8001eb2:	60fb      	str	r3, [r7, #12]
 8001eb4:	e001      	b.n	8001eba <HAL_ADC_Init+0x1ba>
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	f003 0303 	and.w	r3, r3, #3
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d108      	bne.n	8001eda <HAL_ADC_Init+0x1da>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f003 0301 	and.w	r3, r3, #1
 8001ed2:	2b01      	cmp	r3, #1
 8001ed4:	d101      	bne.n	8001eda <HAL_ADC_Init+0x1da>
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e000      	b.n	8001edc <HAL_ADC_Init+0x1dc>
 8001eda:	2300      	movs	r3, #0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d11c      	bne.n	8001f1a <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001ee0:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d010      	beq.n	8001f08 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	f003 0303 	and.w	r3, r3, #3
 8001eee:	2b01      	cmp	r3, #1
 8001ef0:	d107      	bne.n	8001f02 <HAL_ADC_Init+0x202>
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f003 0301 	and.w	r3, r3, #1
 8001efa:	2b01      	cmp	r3, #1
 8001efc:	d101      	bne.n	8001f02 <HAL_ADC_Init+0x202>
 8001efe:	2301      	movs	r3, #1
 8001f00:	e000      	b.n	8001f04 <HAL_ADC_Init+0x204>
 8001f02:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d108      	bne.n	8001f1a <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001f08:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	431a      	orrs	r2, r3
 8001f16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f18:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	7e5b      	ldrb	r3, [r3, #25]
 8001f1e:	035b      	lsls	r3, r3, #13
 8001f20:	687a      	ldr	r2, [r7, #4]
 8001f22:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001f24:	2a01      	cmp	r2, #1
 8001f26:	d002      	beq.n	8001f2e <HAL_ADC_Init+0x22e>
 8001f28:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001f2c:	e000      	b.n	8001f30 <HAL_ADC_Init+0x230>
 8001f2e:	2200      	movs	r2, #0
 8001f30:	431a      	orrs	r2, r3
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	68db      	ldr	r3, [r3, #12]
 8001f36:	431a      	orrs	r2, r3
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	689b      	ldr	r3, [r3, #8]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001f40:	4313      	orrs	r3, r2
 8001f42:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d11b      	bne.n	8001f86 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	7e5b      	ldrb	r3, [r3, #25]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d109      	bne.n	8001f6a <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f5a:	3b01      	subs	r3, #1
 8001f5c:	045a      	lsls	r2, r3, #17
 8001f5e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001f60:	4313      	orrs	r3, r2
 8001f62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f66:	663b      	str	r3, [r7, #96]	@ 0x60
 8001f68:	e00d      	b.n	8001f86 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f6e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8001f72:	f043 0220 	orr.w	r2, r3, #32
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f7e:	f043 0201 	orr.w	r2, r3, #1
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d054      	beq.n	8002038 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a22      	ldr	r2, [pc, #136]	@ (800201c <HAL_ADC_Init+0x31c>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d004      	beq.n	8001fa2 <HAL_ADC_Init+0x2a2>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a20      	ldr	r2, [pc, #128]	@ (8002020 <HAL_ADC_Init+0x320>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d140      	bne.n	8002024 <HAL_ADC_Init+0x324>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fa6:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 8001faa:	d02a      	beq.n	8002002 <HAL_ADC_Init+0x302>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001fb4:	d022      	beq.n	8001ffc <HAL_ADC_Init+0x2fc>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fba:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 8001fbe:	d01a      	beq.n	8001ff6 <HAL_ADC_Init+0x2f6>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fc4:	f5b3 5f8a 	cmp.w	r3, #4416	@ 0x1140
 8001fc8:	d012      	beq.n	8001ff0 <HAL_ADC_Init+0x2f0>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fce:	f5b3 5f84 	cmp.w	r3, #4224	@ 0x1080
 8001fd2:	d00a      	beq.n	8001fea <HAL_ADC_Init+0x2ea>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fd8:	f5b3 5f86 	cmp.w	r3, #4288	@ 0x10c0
 8001fdc:	d002      	beq.n	8001fe4 <HAL_ADC_Init+0x2e4>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fe2:	e023      	b.n	800202c <HAL_ADC_Init+0x32c>
 8001fe4:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001fe8:	e020      	b.n	800202c <HAL_ADC_Init+0x32c>
 8001fea:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001fee:	e01d      	b.n	800202c <HAL_ADC_Init+0x32c>
 8001ff0:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001ff4:	e01a      	b.n	800202c <HAL_ADC_Init+0x32c>
 8001ff6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ffa:	e017      	b.n	800202c <HAL_ADC_Init+0x32c>
 8001ffc:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 8002000:	e014      	b.n	800202c <HAL_ADC_Init+0x32c>
 8002002:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8002006:	e011      	b.n	800202c <HAL_ADC_Init+0x32c>
 8002008:	20000000 	.word	0x20000000
 800200c:	431bde83 	.word	0x431bde83
 8002010:	50000100 	.word	0x50000100
 8002014:	50000300 	.word	0x50000300
 8002018:	50000700 	.word	0x50000700
 800201c:	50000400 	.word	0x50000400
 8002020:	50000500 	.word	0x50000500
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002028:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800202c:	687a      	ldr	r2, [r7, #4]
 800202e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002030:	4313      	orrs	r3, r2
 8002032:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002034:	4313      	orrs	r3, r2
 8002036:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	f003 030c 	and.w	r3, r3, #12
 8002042:	2b00      	cmp	r3, #0
 8002044:	d114      	bne.n	8002070 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	68db      	ldr	r3, [r3, #12]
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	6812      	ldr	r2, [r2, #0]
 8002050:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002054:	f023 0302 	bic.w	r3, r3, #2
 8002058:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	7e1b      	ldrb	r3, [r3, #24]
 800205e:	039a      	lsls	r2, r3, #14
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002066:	005b      	lsls	r3, r3, #1
 8002068:	4313      	orrs	r3, r2
 800206a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800206c:	4313      	orrs	r3, r2
 800206e:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	68da      	ldr	r2, [r3, #12]
 8002076:	4b1e      	ldr	r3, [pc, #120]	@ (80020f0 <HAL_ADC_Init+0x3f0>)
 8002078:	4013      	ands	r3, r2
 800207a:	687a      	ldr	r2, [r7, #4]
 800207c:	6812      	ldr	r2, [r2, #0]
 800207e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8002080:	430b      	orrs	r3, r1
 8002082:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	691b      	ldr	r3, [r3, #16]
 8002088:	2b01      	cmp	r3, #1
 800208a:	d10c      	bne.n	80020a6 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002092:	f023 010f 	bic.w	r1, r3, #15
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	69db      	ldr	r3, [r3, #28]
 800209a:	1e5a      	subs	r2, r3, #1
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	430a      	orrs	r2, r1
 80020a2:	631a      	str	r2, [r3, #48]	@ 0x30
 80020a4:	e007      	b.n	80020b6 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f022 020f 	bic.w	r2, r2, #15
 80020b4:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2200      	movs	r2, #0
 80020ba:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c0:	f023 0303 	bic.w	r3, r3, #3
 80020c4:	f043 0201 	orr.w	r2, r3, #1
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	641a      	str	r2, [r3, #64]	@ 0x40
 80020cc:	e00a      	b.n	80020e4 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d2:	f023 0312 	bic.w	r3, r3, #18
 80020d6:	f043 0210 	orr.w	r2, r3, #16
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80020de:	2301      	movs	r3, #1
 80020e0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80020e4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	3768      	adds	r7, #104	@ 0x68
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	fff0c007 	.word	0xfff0c007

080020f4 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020fc:	2300      	movs	r3, #0
 80020fe:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	f003 0304 	and.w	r3, r3, #4
 800210a:	2b00      	cmp	r3, #0
 800210c:	f040 80f9 	bne.w	8002302 <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002116:	2b01      	cmp	r3, #1
 8002118:	d101      	bne.n	800211e <HAL_ADC_Start+0x2a>
 800211a:	2302      	movs	r3, #2
 800211c:	e0f4      	b.n	8002308 <HAL_ADC_Start+0x214>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2201      	movs	r2, #1
 8002122:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002126:	6878      	ldr	r0, [r7, #4]
 8002128:	f000 fe1c 	bl	8002d64 <ADC_Enable>
 800212c:	4603      	mov	r3, r0
 800212e:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002130:	7bfb      	ldrb	r3, [r7, #15]
 8002132:	2b00      	cmp	r3, #0
 8002134:	f040 80e0 	bne.w	80022f8 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002140:	f023 0301 	bic.w	r3, r3, #1
 8002144:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002154:	d004      	beq.n	8002160 <HAL_ADC_Start+0x6c>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a6d      	ldr	r2, [pc, #436]	@ (8002310 <HAL_ADC_Start+0x21c>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d106      	bne.n	800216e <HAL_ADC_Start+0x7a>
 8002160:	4b6c      	ldr	r3, [pc, #432]	@ (8002314 <HAL_ADC_Start+0x220>)
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	f003 031f 	and.w	r3, r3, #31
 8002168:	2b00      	cmp	r3, #0
 800216a:	d010      	beq.n	800218e <HAL_ADC_Start+0x9a>
 800216c:	e005      	b.n	800217a <HAL_ADC_Start+0x86>
 800216e:	4b6a      	ldr	r3, [pc, #424]	@ (8002318 <HAL_ADC_Start+0x224>)
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	f003 031f 	and.w	r3, r3, #31
 8002176:	2b00      	cmp	r3, #0
 8002178:	d009      	beq.n	800218e <HAL_ADC_Start+0x9a>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002182:	d004      	beq.n	800218e <HAL_ADC_Start+0x9a>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a64      	ldr	r2, [pc, #400]	@ (800231c <HAL_ADC_Start+0x228>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d115      	bne.n	80021ba <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002192:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	68db      	ldr	r3, [r3, #12]
 80021a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d036      	beq.n	8002216 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ac:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80021b0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	641a      	str	r2, [r3, #64]	@ 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80021b8:	e02d      	b.n	8002216 <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021be:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80021ce:	d004      	beq.n	80021da <HAL_ADC_Start+0xe6>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a4e      	ldr	r2, [pc, #312]	@ (8002310 <HAL_ADC_Start+0x21c>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d10a      	bne.n	80021f0 <HAL_ADC_Start+0xfc>
 80021da:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80021de:	68db      	ldr	r3, [r3, #12]
 80021e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	bf14      	ite	ne
 80021e8:	2301      	movne	r3, #1
 80021ea:	2300      	moveq	r3, #0
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	e008      	b.n	8002202 <HAL_ADC_Start+0x10e>
 80021f0:	4b4a      	ldr	r3, [pc, #296]	@ (800231c <HAL_ADC_Start+0x228>)
 80021f2:	68db      	ldr	r3, [r3, #12]
 80021f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	bf14      	ite	ne
 80021fc:	2301      	movne	r3, #1
 80021fe:	2300      	moveq	r3, #0
 8002200:	b2db      	uxtb	r3, r3
 8002202:	2b00      	cmp	r3, #0
 8002204:	d007      	beq.n	8002216 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800220e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	641a      	str	r2, [r3, #64]	@ 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800221e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002222:	d106      	bne.n	8002232 <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002228:	f023 0206 	bic.w	r2, r3, #6
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	645a      	str	r2, [r3, #68]	@ 0x44
 8002230:	e002      	b.n	8002238 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2200      	movs	r2, #0
 8002236:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2200      	movs	r2, #0
 800223c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	221c      	movs	r2, #28
 8002246:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002250:	d004      	beq.n	800225c <HAL_ADC_Start+0x168>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4a2e      	ldr	r2, [pc, #184]	@ (8002310 <HAL_ADC_Start+0x21c>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d106      	bne.n	800226a <HAL_ADC_Start+0x176>
 800225c:	4b2d      	ldr	r3, [pc, #180]	@ (8002314 <HAL_ADC_Start+0x220>)
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	f003 031f 	and.w	r3, r3, #31
 8002264:	2b00      	cmp	r3, #0
 8002266:	d03e      	beq.n	80022e6 <HAL_ADC_Start+0x1f2>
 8002268:	e005      	b.n	8002276 <HAL_ADC_Start+0x182>
 800226a:	4b2b      	ldr	r3, [pc, #172]	@ (8002318 <HAL_ADC_Start+0x224>)
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	f003 031f 	and.w	r3, r3, #31
 8002272:	2b00      	cmp	r3, #0
 8002274:	d037      	beq.n	80022e6 <HAL_ADC_Start+0x1f2>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800227e:	d004      	beq.n	800228a <HAL_ADC_Start+0x196>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a22      	ldr	r2, [pc, #136]	@ (8002310 <HAL_ADC_Start+0x21c>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d106      	bne.n	8002298 <HAL_ADC_Start+0x1a4>
 800228a:	4b22      	ldr	r3, [pc, #136]	@ (8002314 <HAL_ADC_Start+0x220>)
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	f003 031f 	and.w	r3, r3, #31
 8002292:	2b05      	cmp	r3, #5
 8002294:	d027      	beq.n	80022e6 <HAL_ADC_Start+0x1f2>
 8002296:	e005      	b.n	80022a4 <HAL_ADC_Start+0x1b0>
 8002298:	4b1f      	ldr	r3, [pc, #124]	@ (8002318 <HAL_ADC_Start+0x224>)
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f003 031f 	and.w	r3, r3, #31
 80022a0:	2b05      	cmp	r3, #5
 80022a2:	d020      	beq.n	80022e6 <HAL_ADC_Start+0x1f2>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80022ac:	d004      	beq.n	80022b8 <HAL_ADC_Start+0x1c4>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a17      	ldr	r2, [pc, #92]	@ (8002310 <HAL_ADC_Start+0x21c>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d106      	bne.n	80022c6 <HAL_ADC_Start+0x1d2>
 80022b8:	4b16      	ldr	r3, [pc, #88]	@ (8002314 <HAL_ADC_Start+0x220>)
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	f003 031f 	and.w	r3, r3, #31
 80022c0:	2b09      	cmp	r3, #9
 80022c2:	d010      	beq.n	80022e6 <HAL_ADC_Start+0x1f2>
 80022c4:	e005      	b.n	80022d2 <HAL_ADC_Start+0x1de>
 80022c6:	4b14      	ldr	r3, [pc, #80]	@ (8002318 <HAL_ADC_Start+0x224>)
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	f003 031f 	and.w	r3, r3, #31
 80022ce:	2b09      	cmp	r3, #9
 80022d0:	d009      	beq.n	80022e6 <HAL_ADC_Start+0x1f2>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80022da:	d004      	beq.n	80022e6 <HAL_ADC_Start+0x1f2>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a0e      	ldr	r2, [pc, #56]	@ (800231c <HAL_ADC_Start+0x228>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d10f      	bne.n	8002306 <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	689a      	ldr	r2, [r3, #8]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f042 0204 	orr.w	r2, r2, #4
 80022f4:	609a      	str	r2, [r3, #8]
 80022f6:	e006      	b.n	8002306 <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2200      	movs	r2, #0
 80022fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8002300:	e001      	b.n	8002306 <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002302:	2302      	movs	r3, #2
 8002304:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002306:	7bfb      	ldrb	r3, [r7, #15]
}
 8002308:	4618      	mov	r0, r3
 800230a:	3710      	adds	r7, #16
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	50000100 	.word	0x50000100
 8002314:	50000300 	.word	0x50000300
 8002318:	50000700 	.word	0x50000700
 800231c:	50000400 	.word	0x50000400

08002320 <HAL_ADC_Stop>:
  *         use function @ref HAL_ADCEx_RegularStop().
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b084      	sub	sp, #16
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002328:	2300      	movs	r3, #0
 800232a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002332:	2b01      	cmp	r3, #1
 8002334:	d101      	bne.n	800233a <HAL_ADC_Stop+0x1a>
 8002336:	2302      	movs	r3, #2
 8002338:	e023      	b.n	8002382 <HAL_ADC_Stop+0x62>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2201      	movs	r2, #1
 800233e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002342:	216c      	movs	r1, #108	@ 0x6c
 8002344:	6878      	ldr	r0, [r7, #4]
 8002346:	f000 fdd7 	bl	8002ef8 <ADC_ConversionStop>
 800234a:	4603      	mov	r3, r0
 800234c:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800234e:	7bfb      	ldrb	r3, [r7, #15]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d111      	bne.n	8002378 <HAL_ADC_Stop+0x58>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002354:	6878      	ldr	r0, [r7, #4]
 8002356:	f000 fd69 	bl	8002e2c <ADC_Disable>
 800235a:	4603      	mov	r3, r0
 800235c:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800235e:	7bfb      	ldrb	r3, [r7, #15]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d109      	bne.n	8002378 <HAL_ADC_Stop+0x58>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002368:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800236c:	f023 0301 	bic.w	r3, r3, #1
 8002370:	f043 0201 	orr.w	r2, r3, #1
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2200      	movs	r2, #0
 800237c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002380:	7bfb      	ldrb	r3, [r7, #15]
}
 8002382:	4618      	mov	r0, r3
 8002384:	3710      	adds	r7, #16
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
	...

0800238c <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b086      	sub	sp, #24
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
 8002394:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8002396:	2300      	movs	r3, #0
 8002398:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	695b      	ldr	r3, [r3, #20]
 800239e:	2b08      	cmp	r3, #8
 80023a0:	d102      	bne.n	80023a8 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80023a2:	2308      	movs	r3, #8
 80023a4:	617b      	str	r3, [r7, #20]
 80023a6:	e03a      	b.n	800241e <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80023b0:	d004      	beq.n	80023bc <HAL_ADC_PollForConversion+0x30>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a72      	ldr	r2, [pc, #456]	@ (8002580 <HAL_ADC_PollForConversion+0x1f4>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d101      	bne.n	80023c0 <HAL_ADC_PollForConversion+0x34>
 80023bc:	4b71      	ldr	r3, [pc, #452]	@ (8002584 <HAL_ADC_PollForConversion+0x1f8>)
 80023be:	e000      	b.n	80023c2 <HAL_ADC_PollForConversion+0x36>
 80023c0:	4b71      	ldr	r3, [pc, #452]	@ (8002588 <HAL_ADC_PollForConversion+0x1fc>)
 80023c2:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	f003 031f 	and.w	r3, r3, #31
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d112      	bne.n	80023f6 <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	68db      	ldr	r3, [r3, #12]
 80023d6:	f003 0301 	and.w	r3, r3, #1
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d11d      	bne.n	800241a <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023e2:	f043 0220 	orr.w	r2, r3, #32
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2200      	movs	r2, #0
 80023ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e0bf      	b.n	8002576 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d00b      	beq.n	800241a <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002406:	f043 0220 	orr.w	r2, r3, #32
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2200      	movs	r2, #0
 8002412:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e0ad      	b.n	8002576 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 800241a:	230c      	movs	r3, #12
 800241c:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002426:	d004      	beq.n	8002432 <HAL_ADC_PollForConversion+0xa6>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a54      	ldr	r2, [pc, #336]	@ (8002580 <HAL_ADC_PollForConversion+0x1f4>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d106      	bne.n	8002440 <HAL_ADC_PollForConversion+0xb4>
 8002432:	4b54      	ldr	r3, [pc, #336]	@ (8002584 <HAL_ADC_PollForConversion+0x1f8>)
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	f003 031f 	and.w	r3, r3, #31
 800243a:	2b00      	cmp	r3, #0
 800243c:	d010      	beq.n	8002460 <HAL_ADC_PollForConversion+0xd4>
 800243e:	e005      	b.n	800244c <HAL_ADC_PollForConversion+0xc0>
 8002440:	4b51      	ldr	r3, [pc, #324]	@ (8002588 <HAL_ADC_PollForConversion+0x1fc>)
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	f003 031f 	and.w	r3, r3, #31
 8002448:	2b00      	cmp	r3, #0
 800244a:	d009      	beq.n	8002460 <HAL_ADC_PollForConversion+0xd4>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002454:	d004      	beq.n	8002460 <HAL_ADC_PollForConversion+0xd4>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a4c      	ldr	r2, [pc, #304]	@ (800258c <HAL_ADC_PollForConversion+0x200>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d104      	bne.n	800246a <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	613b      	str	r3, [r7, #16]
 8002468:	e00f      	b.n	800248a <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002472:	d004      	beq.n	800247e <HAL_ADC_PollForConversion+0xf2>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a41      	ldr	r2, [pc, #260]	@ (8002580 <HAL_ADC_PollForConversion+0x1f4>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d102      	bne.n	8002484 <HAL_ADC_PollForConversion+0xf8>
 800247e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002482:	e000      	b.n	8002486 <HAL_ADC_PollForConversion+0xfa>
 8002484:	4b41      	ldr	r3, [pc, #260]	@ (800258c <HAL_ADC_PollForConversion+0x200>)
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 800248a:	f7ff fc09 	bl	8001ca0 <HAL_GetTick>
 800248e:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002490:	e021      	b.n	80024d6 <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002498:	d01d      	beq.n	80024d6 <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d007      	beq.n	80024b0 <HAL_ADC_PollForConversion+0x124>
 80024a0:	f7ff fbfe 	bl	8001ca0 <HAL_GetTick>
 80024a4:	4602      	mov	r2, r0
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	683a      	ldr	r2, [r7, #0]
 80024ac:	429a      	cmp	r2, r3
 80024ae:	d212      	bcs.n	80024d6 <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	4013      	ands	r3, r2
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d10b      	bne.n	80024d6 <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c2:	f043 0204 	orr.w	r2, r3, #4
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2200      	movs	r2, #0
 80024ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80024d2:	2303      	movs	r3, #3
 80024d4:	e04f      	b.n	8002576 <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	4013      	ands	r3, r2
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d0d6      	beq.n	8002492 <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	68db      	ldr	r3, [r3, #12]
 80024f6:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d131      	bne.n	8002562 <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8002504:	2b00      	cmp	r3, #0
 8002506:	d12c      	bne.n	8002562 <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f003 0308 	and.w	r3, r3, #8
 8002512:	2b08      	cmp	r3, #8
 8002514:	d125      	bne.n	8002562 <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	f003 0304 	and.w	r3, r3, #4
 8002520:	2b00      	cmp	r3, #0
 8002522:	d112      	bne.n	800254a <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002528:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	641a      	str	r2, [r3, #64]	@ 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002534:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002538:	2b00      	cmp	r3, #0
 800253a:	d112      	bne.n	8002562 <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002540:	f043 0201 	orr.w	r2, r3, #1
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	641a      	str	r2, [r3, #64]	@ 0x40
 8002548:	e00b      	b.n	8002562 <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254e:	f043 0220 	orr.w	r2, r3, #32
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800255a:	f043 0201 	orr.w	r2, r3, #1
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002568:	2b00      	cmp	r3, #0
 800256a:	d103      	bne.n	8002574 <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	697a      	ldr	r2, [r7, #20]
 8002572:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002574:	2300      	movs	r3, #0
}
 8002576:	4618      	mov	r0, r3
 8002578:	3718      	adds	r7, #24
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	50000100 	.word	0x50000100
 8002584:	50000300 	.word	0x50000300
 8002588:	50000700 	.word	0x50000700
 800258c:	50000400 	.word	0x50000400

08002590 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800259e:	4618      	mov	r0, r3
 80025a0:	370c      	adds	r7, #12
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr
	...

080025ac <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b09b      	sub	sp, #108	@ 0x6c
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
 80025b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025b6:	2300      	movs	r3, #0
 80025b8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80025bc:	2300      	movs	r3, #0
 80025be:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025c6:	2b01      	cmp	r3, #1
 80025c8:	d101      	bne.n	80025ce <HAL_ADC_ConfigChannel+0x22>
 80025ca:	2302      	movs	r3, #2
 80025cc:	e2c8      	b.n	8002b60 <HAL_ADC_ConfigChannel+0x5b4>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2201      	movs	r2, #1
 80025d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	f003 0304 	and.w	r3, r3, #4
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	f040 82ac 	bne.w	8002b3e <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	2b04      	cmp	r3, #4
 80025ec:	d81c      	bhi.n	8002628 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	685a      	ldr	r2, [r3, #4]
 80025f8:	4613      	mov	r3, r2
 80025fa:	005b      	lsls	r3, r3, #1
 80025fc:	4413      	add	r3, r2
 80025fe:	005b      	lsls	r3, r3, #1
 8002600:	461a      	mov	r2, r3
 8002602:	231f      	movs	r3, #31
 8002604:	4093      	lsls	r3, r2
 8002606:	43db      	mvns	r3, r3
 8002608:	4019      	ands	r1, r3
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	6818      	ldr	r0, [r3, #0]
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	685a      	ldr	r2, [r3, #4]
 8002612:	4613      	mov	r3, r2
 8002614:	005b      	lsls	r3, r3, #1
 8002616:	4413      	add	r3, r2
 8002618:	005b      	lsls	r3, r3, #1
 800261a:	fa00 f203 	lsl.w	r2, r0, r3
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	430a      	orrs	r2, r1
 8002624:	631a      	str	r2, [r3, #48]	@ 0x30
 8002626:	e063      	b.n	80026f0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	2b09      	cmp	r3, #9
 800262e:	d81e      	bhi.n	800266e <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	685a      	ldr	r2, [r3, #4]
 800263a:	4613      	mov	r3, r2
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	4413      	add	r3, r2
 8002640:	005b      	lsls	r3, r3, #1
 8002642:	3b1e      	subs	r3, #30
 8002644:	221f      	movs	r2, #31
 8002646:	fa02 f303 	lsl.w	r3, r2, r3
 800264a:	43db      	mvns	r3, r3
 800264c:	4019      	ands	r1, r3
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	6818      	ldr	r0, [r3, #0]
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	685a      	ldr	r2, [r3, #4]
 8002656:	4613      	mov	r3, r2
 8002658:	005b      	lsls	r3, r3, #1
 800265a:	4413      	add	r3, r2
 800265c:	005b      	lsls	r3, r3, #1
 800265e:	3b1e      	subs	r3, #30
 8002660:	fa00 f203 	lsl.w	r2, r0, r3
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	430a      	orrs	r2, r1
 800266a:	635a      	str	r2, [r3, #52]	@ 0x34
 800266c:	e040      	b.n	80026f0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	2b0e      	cmp	r3, #14
 8002674:	d81e      	bhi.n	80026b4 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685a      	ldr	r2, [r3, #4]
 8002680:	4613      	mov	r3, r2
 8002682:	005b      	lsls	r3, r3, #1
 8002684:	4413      	add	r3, r2
 8002686:	005b      	lsls	r3, r3, #1
 8002688:	3b3c      	subs	r3, #60	@ 0x3c
 800268a:	221f      	movs	r2, #31
 800268c:	fa02 f303 	lsl.w	r3, r2, r3
 8002690:	43db      	mvns	r3, r3
 8002692:	4019      	ands	r1, r3
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	6818      	ldr	r0, [r3, #0]
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	685a      	ldr	r2, [r3, #4]
 800269c:	4613      	mov	r3, r2
 800269e:	005b      	lsls	r3, r3, #1
 80026a0:	4413      	add	r3, r2
 80026a2:	005b      	lsls	r3, r3, #1
 80026a4:	3b3c      	subs	r3, #60	@ 0x3c
 80026a6:	fa00 f203 	lsl.w	r2, r0, r3
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	430a      	orrs	r2, r1
 80026b0:	639a      	str	r2, [r3, #56]	@ 0x38
 80026b2:	e01d      	b.n	80026f0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	685a      	ldr	r2, [r3, #4]
 80026be:	4613      	mov	r3, r2
 80026c0:	005b      	lsls	r3, r3, #1
 80026c2:	4413      	add	r3, r2
 80026c4:	005b      	lsls	r3, r3, #1
 80026c6:	3b5a      	subs	r3, #90	@ 0x5a
 80026c8:	221f      	movs	r2, #31
 80026ca:	fa02 f303 	lsl.w	r3, r2, r3
 80026ce:	43db      	mvns	r3, r3
 80026d0:	4019      	ands	r1, r3
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	6818      	ldr	r0, [r3, #0]
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	685a      	ldr	r2, [r3, #4]
 80026da:	4613      	mov	r3, r2
 80026dc:	005b      	lsls	r3, r3, #1
 80026de:	4413      	add	r3, r2
 80026e0:	005b      	lsls	r3, r3, #1
 80026e2:	3b5a      	subs	r3, #90	@ 0x5a
 80026e4:	fa00 f203 	lsl.w	r2, r0, r3
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	430a      	orrs	r2, r1
 80026ee:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	f003 030c 	and.w	r3, r3, #12
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	f040 80e5 	bne.w	80028ca <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	2b09      	cmp	r3, #9
 8002706:	d91c      	bls.n	8002742 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	6999      	ldr	r1, [r3, #24]
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	681a      	ldr	r2, [r3, #0]
 8002712:	4613      	mov	r3, r2
 8002714:	005b      	lsls	r3, r3, #1
 8002716:	4413      	add	r3, r2
 8002718:	3b1e      	subs	r3, #30
 800271a:	2207      	movs	r2, #7
 800271c:	fa02 f303 	lsl.w	r3, r2, r3
 8002720:	43db      	mvns	r3, r3
 8002722:	4019      	ands	r1, r3
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	6898      	ldr	r0, [r3, #8]
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	4613      	mov	r3, r2
 800272e:	005b      	lsls	r3, r3, #1
 8002730:	4413      	add	r3, r2
 8002732:	3b1e      	subs	r3, #30
 8002734:	fa00 f203 	lsl.w	r2, r0, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	430a      	orrs	r2, r1
 800273e:	619a      	str	r2, [r3, #24]
 8002740:	e019      	b.n	8002776 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	6959      	ldr	r1, [r3, #20]
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	4613      	mov	r3, r2
 800274e:	005b      	lsls	r3, r3, #1
 8002750:	4413      	add	r3, r2
 8002752:	2207      	movs	r2, #7
 8002754:	fa02 f303 	lsl.w	r3, r2, r3
 8002758:	43db      	mvns	r3, r3
 800275a:	4019      	ands	r1, r3
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	6898      	ldr	r0, [r3, #8]
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	4613      	mov	r3, r2
 8002766:	005b      	lsls	r3, r3, #1
 8002768:	4413      	add	r3, r2
 800276a:	fa00 f203 	lsl.w	r2, r0, r3
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	430a      	orrs	r2, r1
 8002774:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	695a      	ldr	r2, [r3, #20]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	08db      	lsrs	r3, r3, #3
 8002782:	f003 0303 	and.w	r3, r3, #3
 8002786:	005b      	lsls	r3, r3, #1
 8002788:	fa02 f303 	lsl.w	r3, r2, r3
 800278c:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	691b      	ldr	r3, [r3, #16]
 8002792:	3b01      	subs	r3, #1
 8002794:	2b03      	cmp	r3, #3
 8002796:	d84f      	bhi.n	8002838 <HAL_ADC_ConfigChannel+0x28c>
 8002798:	a201      	add	r2, pc, #4	@ (adr r2, 80027a0 <HAL_ADC_ConfigChannel+0x1f4>)
 800279a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800279e:	bf00      	nop
 80027a0:	080027b1 	.word	0x080027b1
 80027a4:	080027d3 	.word	0x080027d3
 80027a8:	080027f5 	.word	0x080027f5
 80027ac:	08002817 	.word	0x08002817
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80027b6:	4b99      	ldr	r3, [pc, #612]	@ (8002a1c <HAL_ADC_ConfigChannel+0x470>)
 80027b8:	4013      	ands	r3, r2
 80027ba:	683a      	ldr	r2, [r7, #0]
 80027bc:	6812      	ldr	r2, [r2, #0]
 80027be:	0691      	lsls	r1, r2, #26
 80027c0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80027c2:	430a      	orrs	r2, r1
 80027c4:	431a      	orrs	r2, r3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80027ce:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80027d0:	e07b      	b.n	80028ca <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80027d8:	4b90      	ldr	r3, [pc, #576]	@ (8002a1c <HAL_ADC_ConfigChannel+0x470>)
 80027da:	4013      	ands	r3, r2
 80027dc:	683a      	ldr	r2, [r7, #0]
 80027de:	6812      	ldr	r2, [r2, #0]
 80027e0:	0691      	lsls	r1, r2, #26
 80027e2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80027e4:	430a      	orrs	r2, r1
 80027e6:	431a      	orrs	r2, r3
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80027f0:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80027f2:	e06a      	b.n	80028ca <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80027fa:	4b88      	ldr	r3, [pc, #544]	@ (8002a1c <HAL_ADC_ConfigChannel+0x470>)
 80027fc:	4013      	ands	r3, r2
 80027fe:	683a      	ldr	r2, [r7, #0]
 8002800:	6812      	ldr	r2, [r2, #0]
 8002802:	0691      	lsls	r1, r2, #26
 8002804:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002806:	430a      	orrs	r2, r1
 8002808:	431a      	orrs	r2, r3
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002812:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002814:	e059      	b.n	80028ca <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800281c:	4b7f      	ldr	r3, [pc, #508]	@ (8002a1c <HAL_ADC_ConfigChannel+0x470>)
 800281e:	4013      	ands	r3, r2
 8002820:	683a      	ldr	r2, [r7, #0]
 8002822:	6812      	ldr	r2, [r2, #0]
 8002824:	0691      	lsls	r1, r2, #26
 8002826:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002828:	430a      	orrs	r2, r1
 800282a:	431a      	orrs	r2, r3
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002834:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002836:	e048      	b.n	80028ca <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800283e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	069b      	lsls	r3, r3, #26
 8002848:	429a      	cmp	r2, r3
 800284a:	d107      	bne.n	800285c <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800285a:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002862:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	069b      	lsls	r3, r3, #26
 800286c:	429a      	cmp	r2, r3
 800286e:	d107      	bne.n	8002880 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800287e:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002886:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	069b      	lsls	r3, r3, #26
 8002890:	429a      	cmp	r2, r3
 8002892:	d107      	bne.n	80028a4 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80028a2:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80028aa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	069b      	lsls	r3, r3, #26
 80028b4:	429a      	cmp	r2, r3
 80028b6:	d107      	bne.n	80028c8 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80028c6:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 80028c8:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	f003 0303 	and.w	r3, r3, #3
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d108      	bne.n	80028ea <HAL_ADC_ConfigChannel+0x33e>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 0301 	and.w	r3, r3, #1
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d101      	bne.n	80028ea <HAL_ADC_ConfigChannel+0x33e>
 80028e6:	2301      	movs	r3, #1
 80028e8:	e000      	b.n	80028ec <HAL_ADC_ConfigChannel+0x340>
 80028ea:	2300      	movs	r3, #0
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	f040 8131 	bne.w	8002b54 <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	68db      	ldr	r3, [r3, #12]
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	d00f      	beq.n	800291a <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	2201      	movs	r2, #1
 8002908:	fa02 f303 	lsl.w	r3, r2, r3
 800290c:	43da      	mvns	r2, r3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	400a      	ands	r2, r1
 8002914:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8002918:	e049      	b.n	80029ae <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	2201      	movs	r2, #1
 8002928:	409a      	lsls	r2, r3
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	430a      	orrs	r2, r1
 8002930:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2b09      	cmp	r3, #9
 800293a:	d91c      	bls.n	8002976 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	6999      	ldr	r1, [r3, #24]
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	4613      	mov	r3, r2
 8002948:	005b      	lsls	r3, r3, #1
 800294a:	4413      	add	r3, r2
 800294c:	3b1b      	subs	r3, #27
 800294e:	2207      	movs	r2, #7
 8002950:	fa02 f303 	lsl.w	r3, r2, r3
 8002954:	43db      	mvns	r3, r3
 8002956:	4019      	ands	r1, r3
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	6898      	ldr	r0, [r3, #8]
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	4613      	mov	r3, r2
 8002962:	005b      	lsls	r3, r3, #1
 8002964:	4413      	add	r3, r2
 8002966:	3b1b      	subs	r3, #27
 8002968:	fa00 f203 	lsl.w	r2, r0, r3
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	430a      	orrs	r2, r1
 8002972:	619a      	str	r2, [r3, #24]
 8002974:	e01b      	b.n	80029ae <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	6959      	ldr	r1, [r3, #20]
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	1c5a      	adds	r2, r3, #1
 8002982:	4613      	mov	r3, r2
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	4413      	add	r3, r2
 8002988:	2207      	movs	r2, #7
 800298a:	fa02 f303 	lsl.w	r3, r2, r3
 800298e:	43db      	mvns	r3, r3
 8002990:	4019      	ands	r1, r3
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	6898      	ldr	r0, [r3, #8]
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	1c5a      	adds	r2, r3, #1
 800299c:	4613      	mov	r3, r2
 800299e:	005b      	lsls	r3, r3, #1
 80029a0:	4413      	add	r3, r2
 80029a2:	fa00 f203 	lsl.w	r2, r0, r3
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	430a      	orrs	r2, r1
 80029ac:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80029b6:	d004      	beq.n	80029c2 <HAL_ADC_ConfigChannel+0x416>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a18      	ldr	r2, [pc, #96]	@ (8002a20 <HAL_ADC_ConfigChannel+0x474>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d101      	bne.n	80029c6 <HAL_ADC_ConfigChannel+0x41a>
 80029c2:	4b18      	ldr	r3, [pc, #96]	@ (8002a24 <HAL_ADC_ConfigChannel+0x478>)
 80029c4:	e000      	b.n	80029c8 <HAL_ADC_ConfigChannel+0x41c>
 80029c6:	4b18      	ldr	r3, [pc, #96]	@ (8002a28 <HAL_ADC_ConfigChannel+0x47c>)
 80029c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	2b10      	cmp	r3, #16
 80029d0:	d105      	bne.n	80029de <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80029d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d015      	beq.n	8002a0a <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80029e2:	2b11      	cmp	r3, #17
 80029e4:	d105      	bne.n	80029f2 <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80029e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d00b      	beq.n	8002a0a <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80029f6:	2b12      	cmp	r3, #18
 80029f8:	f040 80ac 	bne.w	8002b54 <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80029fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	f040 80a5 	bne.w	8002b54 <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002a12:	d10b      	bne.n	8002a2c <HAL_ADC_ConfigChannel+0x480>
 8002a14:	4b02      	ldr	r3, [pc, #8]	@ (8002a20 <HAL_ADC_ConfigChannel+0x474>)
 8002a16:	60fb      	str	r3, [r7, #12]
 8002a18:	e023      	b.n	8002a62 <HAL_ADC_ConfigChannel+0x4b6>
 8002a1a:	bf00      	nop
 8002a1c:	83fff000 	.word	0x83fff000
 8002a20:	50000100 	.word	0x50000100
 8002a24:	50000300 	.word	0x50000300
 8002a28:	50000700 	.word	0x50000700
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a4e      	ldr	r2, [pc, #312]	@ (8002b6c <HAL_ADC_ConfigChannel+0x5c0>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d103      	bne.n	8002a3e <HAL_ADC_ConfigChannel+0x492>
 8002a36:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002a3a:	60fb      	str	r3, [r7, #12]
 8002a3c:	e011      	b.n	8002a62 <HAL_ADC_ConfigChannel+0x4b6>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a4b      	ldr	r2, [pc, #300]	@ (8002b70 <HAL_ADC_ConfigChannel+0x5c4>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d102      	bne.n	8002a4e <HAL_ADC_ConfigChannel+0x4a2>
 8002a48:	4b4a      	ldr	r3, [pc, #296]	@ (8002b74 <HAL_ADC_ConfigChannel+0x5c8>)
 8002a4a:	60fb      	str	r3, [r7, #12]
 8002a4c:	e009      	b.n	8002a62 <HAL_ADC_ConfigChannel+0x4b6>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a48      	ldr	r2, [pc, #288]	@ (8002b74 <HAL_ADC_ConfigChannel+0x5c8>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d102      	bne.n	8002a5e <HAL_ADC_ConfigChannel+0x4b2>
 8002a58:	4b45      	ldr	r3, [pc, #276]	@ (8002b70 <HAL_ADC_ConfigChannel+0x5c4>)
 8002a5a:	60fb      	str	r3, [r7, #12]
 8002a5c:	e001      	b.n	8002a62 <HAL_ADC_ConfigChannel+0x4b6>
 8002a5e:	2300      	movs	r3, #0
 8002a60:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	f003 0303 	and.w	r3, r3, #3
 8002a6c:	2b01      	cmp	r3, #1
 8002a6e:	d108      	bne.n	8002a82 <HAL_ADC_ConfigChannel+0x4d6>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 0301 	and.w	r3, r3, #1
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d101      	bne.n	8002a82 <HAL_ADC_ConfigChannel+0x4d6>
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e000      	b.n	8002a84 <HAL_ADC_ConfigChannel+0x4d8>
 8002a82:	2300      	movs	r3, #0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d150      	bne.n	8002b2a <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002a88:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d010      	beq.n	8002ab0 <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	f003 0303 	and.w	r3, r3, #3
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d107      	bne.n	8002aaa <HAL_ADC_ConfigChannel+0x4fe>
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 0301 	and.w	r3, r3, #1
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d101      	bne.n	8002aaa <HAL_ADC_ConfigChannel+0x4fe>
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e000      	b.n	8002aac <HAL_ADC_ConfigChannel+0x500>
 8002aaa:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d13c      	bne.n	8002b2a <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	2b10      	cmp	r3, #16
 8002ab6:	d11d      	bne.n	8002af4 <HAL_ADC_ConfigChannel+0x548>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ac0:	d118      	bne.n	8002af4 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002ac2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002aca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002acc:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002ace:	4b2a      	ldr	r3, [pc, #168]	@ (8002b78 <HAL_ADC_ConfigChannel+0x5cc>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a2a      	ldr	r2, [pc, #168]	@ (8002b7c <HAL_ADC_ConfigChannel+0x5d0>)
 8002ad4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ad8:	0c9a      	lsrs	r2, r3, #18
 8002ada:	4613      	mov	r3, r2
 8002adc:	009b      	lsls	r3, r3, #2
 8002ade:	4413      	add	r3, r2
 8002ae0:	005b      	lsls	r3, r3, #1
 8002ae2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002ae4:	e002      	b.n	8002aec <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	3b01      	subs	r3, #1
 8002aea:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d1f9      	bne.n	8002ae6 <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002af2:	e02e      	b.n	8002b52 <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	2b11      	cmp	r3, #17
 8002afa:	d10b      	bne.n	8002b14 <HAL_ADC_ConfigChannel+0x568>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b04:	d106      	bne.n	8002b14 <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002b06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8002b0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b10:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002b12:	e01e      	b.n	8002b52 <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	2b12      	cmp	r3, #18
 8002b1a:	d11a      	bne.n	8002b52 <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002b1c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002b24:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b26:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002b28:	e013      	b.n	8002b52 <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b2e:	f043 0220 	orr.w	r2, r3, #32
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8002b3c:	e00a      	b.n	8002b54 <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b42:	f043 0220 	orr.w	r2, r3, #32
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8002b50:	e000      	b.n	8002b54 <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002b52:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2200      	movs	r2, #0
 8002b58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002b5c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	376c      	adds	r7, #108	@ 0x6c
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr
 8002b6c:	50000100 	.word	0x50000100
 8002b70:	50000400 	.word	0x50000400
 8002b74:	50000500 	.word	0x50000500
 8002b78:	20000000 	.word	0x20000000
 8002b7c:	431bde83 	.word	0x431bde83

08002b80 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b099      	sub	sp, #100	@ 0x64
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
 8002b88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b98:	d102      	bne.n	8002ba0 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8002b9a:	4b6d      	ldr	r3, [pc, #436]	@ (8002d50 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002b9c:	60bb      	str	r3, [r7, #8]
 8002b9e:	e01a      	b.n	8002bd6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a6a      	ldr	r2, [pc, #424]	@ (8002d50 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d103      	bne.n	8002bb2 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8002baa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002bae:	60bb      	str	r3, [r7, #8]
 8002bb0:	e011      	b.n	8002bd6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a67      	ldr	r2, [pc, #412]	@ (8002d54 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d102      	bne.n	8002bc2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002bbc:	4b66      	ldr	r3, [pc, #408]	@ (8002d58 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002bbe:	60bb      	str	r3, [r7, #8]
 8002bc0:	e009      	b.n	8002bd6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a64      	ldr	r2, [pc, #400]	@ (8002d58 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d102      	bne.n	8002bd2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002bcc:	4b61      	ldr	r3, [pc, #388]	@ (8002d54 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002bce:	60bb      	str	r3, [r7, #8]
 8002bd0:	e001      	b.n	8002bd6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d101      	bne.n	8002be0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e0b0      	b.n	8002d42 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d101      	bne.n	8002bee <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8002bea:	2302      	movs	r3, #2
 8002bec:	e0a9      	b.n	8002d42 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	f003 0304 	and.w	r3, r3, #4
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	f040 808d 	bne.w	8002d20 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	f003 0304 	and.w	r3, r3, #4
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	f040 8086 	bne.w	8002d20 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c1c:	d004      	beq.n	8002c28 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a4b      	ldr	r2, [pc, #300]	@ (8002d50 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d101      	bne.n	8002c2c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002c28:	4b4c      	ldr	r3, [pc, #304]	@ (8002d5c <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8002c2a:	e000      	b.n	8002c2e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002c2c:	4b4c      	ldr	r3, [pc, #304]	@ (8002d60 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8002c2e:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d040      	beq.n	8002cba <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002c38:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	6859      	ldr	r1, [r3, #4]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002c4a:	035b      	lsls	r3, r3, #13
 8002c4c:	430b      	orrs	r3, r1
 8002c4e:	431a      	orrs	r2, r3
 8002c50:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c52:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	f003 0303 	and.w	r3, r3, #3
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d108      	bne.n	8002c74 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0301 	and.w	r3, r3, #1
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d101      	bne.n	8002c74 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8002c70:	2301      	movs	r3, #1
 8002c72:	e000      	b.n	8002c76 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8002c74:	2300      	movs	r3, #0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d15c      	bne.n	8002d34 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	f003 0303 	and.w	r3, r3, #3
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d107      	bne.n	8002c96 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0301 	and.w	r3, r3, #1
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d101      	bne.n	8002c96 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8002c92:	2301      	movs	r3, #1
 8002c94:	e000      	b.n	8002c98 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8002c96:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d14b      	bne.n	8002d34 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002c9c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002ca4:	f023 030f 	bic.w	r3, r3, #15
 8002ca8:	683a      	ldr	r2, [r7, #0]
 8002caa:	6811      	ldr	r1, [r2, #0]
 8002cac:	683a      	ldr	r2, [r7, #0]
 8002cae:	6892      	ldr	r2, [r2, #8]
 8002cb0:	430a      	orrs	r2, r1
 8002cb2:	431a      	orrs	r2, r3
 8002cb4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002cb6:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002cb8:	e03c      	b.n	8002d34 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002cba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002cc2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002cc4:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	f003 0303 	and.w	r3, r3, #3
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d108      	bne.n	8002ce6 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0301 	and.w	r3, r3, #1
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d101      	bne.n	8002ce6 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e000      	b.n	8002ce8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d123      	bne.n	8002d34 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	f003 0303 	and.w	r3, r3, #3
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	d107      	bne.n	8002d08 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 0301 	and.w	r3, r3, #1
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d101      	bne.n	8002d08 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002d04:	2301      	movs	r3, #1
 8002d06:	e000      	b.n	8002d0a <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8002d08:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d112      	bne.n	8002d34 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002d0e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002d16:	f023 030f 	bic.w	r3, r3, #15
 8002d1a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002d1c:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002d1e:	e009      	b.n	8002d34 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d24:	f043 0220 	orr.w	r2, r3, #32
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8002d32:	e000      	b.n	8002d36 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002d34:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002d3e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 8002d42:	4618      	mov	r0, r3
 8002d44:	3764      	adds	r7, #100	@ 0x64
 8002d46:	46bd      	mov	sp, r7
 8002d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4c:	4770      	bx	lr
 8002d4e:	bf00      	nop
 8002d50:	50000100 	.word	0x50000100
 8002d54:	50000400 	.word	0x50000400
 8002d58:	50000500 	.word	0x50000500
 8002d5c:	50000300 	.word	0x50000300
 8002d60:	50000700 	.word	0x50000700

08002d64 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b084      	sub	sp, #16
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	f003 0303 	and.w	r3, r3, #3
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d108      	bne.n	8002d90 <ADC_Enable+0x2c>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 0301 	and.w	r3, r3, #1
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	d101      	bne.n	8002d90 <ADC_Enable+0x2c>
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e000      	b.n	8002d92 <ADC_Enable+0x2e>
 8002d90:	2300      	movs	r3, #0
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d143      	bne.n	8002e1e <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	689a      	ldr	r2, [r3, #8]
 8002d9c:	4b22      	ldr	r3, [pc, #136]	@ (8002e28 <ADC_Enable+0xc4>)
 8002d9e:	4013      	ands	r3, r2
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d00d      	beq.n	8002dc0 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da8:	f043 0210 	orr.w	r2, r3, #16
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002db4:	f043 0201 	orr.w	r2, r3, #1
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e02f      	b.n	8002e20 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	689a      	ldr	r2, [r3, #8]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f042 0201 	orr.w	r2, r2, #1
 8002dce:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002dd0:	f7fe ff66 	bl	8001ca0 <HAL_GetTick>
 8002dd4:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002dd6:	e01b      	b.n	8002e10 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002dd8:	f7fe ff62 	bl	8001ca0 <HAL_GetTick>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d914      	bls.n	8002e10 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 0301 	and.w	r3, r3, #1
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d00d      	beq.n	8002e10 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002df8:	f043 0210 	orr.w	r2, r3, #16
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e04:	f043 0201 	orr.w	r2, r3, #1
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e007      	b.n	8002e20 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0301 	and.w	r3, r3, #1
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	d1dc      	bne.n	8002dd8 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002e1e:	2300      	movs	r3, #0
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3710      	adds	r7, #16
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	8000003f 	.word	0x8000003f

08002e2c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b084      	sub	sp, #16
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e34:	2300      	movs	r3, #0
 8002e36:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	f003 0303 	and.w	r3, r3, #3
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d108      	bne.n	8002e58 <ADC_Disable+0x2c>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 0301 	and.w	r3, r3, #1
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d101      	bne.n	8002e58 <ADC_Disable+0x2c>
 8002e54:	2301      	movs	r3, #1
 8002e56:	e000      	b.n	8002e5a <ADC_Disable+0x2e>
 8002e58:	2300      	movs	r3, #0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d047      	beq.n	8002eee <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	f003 030d 	and.w	r3, r3, #13
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d10f      	bne.n	8002e8c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	689a      	ldr	r2, [r3, #8]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f042 0202 	orr.w	r2, r2, #2
 8002e7a:	609a      	str	r2, [r3, #8]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	2203      	movs	r2, #3
 8002e82:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002e84:	f7fe ff0c 	bl	8001ca0 <HAL_GetTick>
 8002e88:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002e8a:	e029      	b.n	8002ee0 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e90:	f043 0210 	orr.w	r2, r3, #16
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e9c:	f043 0201 	orr.w	r2, r3, #1
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e023      	b.n	8002ef0 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002ea8:	f7fe fefa 	bl	8001ca0 <HAL_GetTick>
 8002eac:	4602      	mov	r2, r0
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	1ad3      	subs	r3, r2, r3
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	d914      	bls.n	8002ee0 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	f003 0301 	and.w	r3, r3, #1
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	d10d      	bne.n	8002ee0 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec8:	f043 0210 	orr.w	r2, r3, #16
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ed4:	f043 0201 	orr.w	r2, r3, #1
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e007      	b.n	8002ef0 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	f003 0301 	and.w	r3, r3, #1
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d0dc      	beq.n	8002ea8 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002eee:	2300      	movs	r3, #0
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	3710      	adds	r7, #16
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}

08002ef8 <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b086      	sub	sp, #24
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
 8002f00:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 8002f02:	2300      	movs	r3, #0
 8002f04:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8002f06:	2300      	movs	r3, #0
 8002f08:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	f003 030c 	and.w	r3, r3, #12
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	f000 809b 	beq.w	8003054 <ADC_ConversionStop+0x15c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f28:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002f2c:	d12a      	bne.n	8002f84 <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8002f32:	2b01      	cmp	r3, #1
 8002f34:	d126      	bne.n	8002f84 <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8002f3a:	2b01      	cmp	r3, #1
 8002f3c:	d122      	bne.n	8002f84 <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 8002f3e:	230c      	movs	r3, #12
 8002f40:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8002f42:	e014      	b.n	8002f6e <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	4a46      	ldr	r2, [pc, #280]	@ (8003060 <ADC_ConversionStop+0x168>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d90d      	bls.n	8002f68 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f50:	f043 0210 	orr.w	r2, r3, #16
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f5c:	f043 0201 	orr.w	r2, r3, #1
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	645a      	str	r2, [r3, #68]	@ 0x44
          
          return HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	e076      	b.n	8003056 <ADC_ConversionStop+0x15e>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	3301      	adds	r3, #1
 8002f6c:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f78:	2b40      	cmp	r3, #64	@ 0x40
 8002f7a:	d1e3      	bne.n	8002f44 <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	2240      	movs	r2, #64	@ 0x40
 8002f82:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	2b60      	cmp	r3, #96	@ 0x60
 8002f88:	d015      	beq.n	8002fb6 <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	f003 0304 	and.w	r3, r3, #4
 8002f94:	2b04      	cmp	r3, #4
 8002f96:	d10e      	bne.n	8002fb6 <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d107      	bne.n	8002fb6 <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	689a      	ldr	r2, [r3, #8]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f042 0210 	orr.w	r2, r2, #16
 8002fb4:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	2b0c      	cmp	r3, #12
 8002fba:	d015      	beq.n	8002fe8 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	f003 0308 	and.w	r3, r3, #8
 8002fc6:	2b08      	cmp	r3, #8
 8002fc8:	d10e      	bne.n	8002fe8 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d107      	bne.n	8002fe8 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	689a      	ldr	r2, [r3, #8]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f042 0220 	orr.w	r2, r2, #32
 8002fe6:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	2b60      	cmp	r3, #96	@ 0x60
 8002fec:	d005      	beq.n	8002ffa <ADC_ConversionStop+0x102>
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	2b6c      	cmp	r3, #108	@ 0x6c
 8002ff2:	d105      	bne.n	8003000 <ADC_ConversionStop+0x108>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002ff4:	230c      	movs	r3, #12
 8002ff6:	617b      	str	r3, [r7, #20]
        break;
 8002ff8:	e005      	b.n	8003006 <ADC_ConversionStop+0x10e>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002ffa:	2308      	movs	r3, #8
 8002ffc:	617b      	str	r3, [r7, #20]
        break;
 8002ffe:	e002      	b.n	8003006 <ADC_ConversionStop+0x10e>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003000:	2304      	movs	r3, #4
 8003002:	617b      	str	r3, [r7, #20]
        break;
 8003004:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003006:	f7fe fe4b 	bl	8001ca0 <HAL_GetTick>
 800300a:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 800300c:	e01b      	b.n	8003046 <ADC_ConversionStop+0x14e>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800300e:	f7fe fe47 	bl	8001ca0 <HAL_GetTick>
 8003012:	4602      	mov	r2, r0
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	2b0b      	cmp	r3, #11
 800301a:	d914      	bls.n	8003046 <ADC_ConversionStop+0x14e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	689a      	ldr	r2, [r3, #8]
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	4013      	ands	r3, r2
 8003026:	2b00      	cmp	r3, #0
 8003028:	d00d      	beq.n	8003046 <ADC_ConversionStop+0x14e>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800302e:	f043 0210 	orr.w	r2, r3, #16
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800303a:	f043 0201 	orr.w	r2, r3, #1
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	645a      	str	r2, [r3, #68]	@ 0x44
        
        return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e007      	b.n	8003056 <ADC_ConversionStop+0x15e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	689a      	ldr	r2, [r3, #8]
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	4013      	ands	r3, r2
 8003050:	2b00      	cmp	r3, #0
 8003052:	d1dc      	bne.n	800300e <ADC_ConversionStop+0x116>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003054:	2300      	movs	r3, #0
}
 8003056:	4618      	mov	r0, r3
 8003058:	3718      	adds	r7, #24
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	000993ff 	.word	0x000993ff

08003064 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003064:	b480      	push	{r7}
 8003066:	b085      	sub	sp, #20
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	f003 0307 	and.w	r3, r3, #7
 8003072:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003074:	4b0c      	ldr	r3, [pc, #48]	@ (80030a8 <__NVIC_SetPriorityGrouping+0x44>)
 8003076:	68db      	ldr	r3, [r3, #12]
 8003078:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800307a:	68ba      	ldr	r2, [r7, #8]
 800307c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003080:	4013      	ands	r3, r2
 8003082:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800308c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003090:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003094:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003096:	4a04      	ldr	r2, [pc, #16]	@ (80030a8 <__NVIC_SetPriorityGrouping+0x44>)
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	60d3      	str	r3, [r2, #12]
}
 800309c:	bf00      	nop
 800309e:	3714      	adds	r7, #20
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr
 80030a8:	e000ed00 	.word	0xe000ed00

080030ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030b0:	4b04      	ldr	r3, [pc, #16]	@ (80030c4 <__NVIC_GetPriorityGrouping+0x18>)
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	0a1b      	lsrs	r3, r3, #8
 80030b6:	f003 0307 	and.w	r3, r3, #7
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr
 80030c4:	e000ed00 	.word	0xe000ed00

080030c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b083      	sub	sp, #12
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	4603      	mov	r3, r0
 80030d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	db0b      	blt.n	80030f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030da:	79fb      	ldrb	r3, [r7, #7]
 80030dc:	f003 021f 	and.w	r2, r3, #31
 80030e0:	4907      	ldr	r1, [pc, #28]	@ (8003100 <__NVIC_EnableIRQ+0x38>)
 80030e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030e6:	095b      	lsrs	r3, r3, #5
 80030e8:	2001      	movs	r0, #1
 80030ea:	fa00 f202 	lsl.w	r2, r0, r2
 80030ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80030f2:	bf00      	nop
 80030f4:	370c      	adds	r7, #12
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop
 8003100:	e000e100 	.word	0xe000e100

08003104 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	4603      	mov	r3, r0
 800310c:	6039      	str	r1, [r7, #0]
 800310e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003110:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003114:	2b00      	cmp	r3, #0
 8003116:	db0a      	blt.n	800312e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	b2da      	uxtb	r2, r3
 800311c:	490c      	ldr	r1, [pc, #48]	@ (8003150 <__NVIC_SetPriority+0x4c>)
 800311e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003122:	0112      	lsls	r2, r2, #4
 8003124:	b2d2      	uxtb	r2, r2
 8003126:	440b      	add	r3, r1
 8003128:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800312c:	e00a      	b.n	8003144 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	b2da      	uxtb	r2, r3
 8003132:	4908      	ldr	r1, [pc, #32]	@ (8003154 <__NVIC_SetPriority+0x50>)
 8003134:	79fb      	ldrb	r3, [r7, #7]
 8003136:	f003 030f 	and.w	r3, r3, #15
 800313a:	3b04      	subs	r3, #4
 800313c:	0112      	lsls	r2, r2, #4
 800313e:	b2d2      	uxtb	r2, r2
 8003140:	440b      	add	r3, r1
 8003142:	761a      	strb	r2, [r3, #24]
}
 8003144:	bf00      	nop
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr
 8003150:	e000e100 	.word	0xe000e100
 8003154:	e000ed00 	.word	0xe000ed00

08003158 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003158:	b480      	push	{r7}
 800315a:	b089      	sub	sp, #36	@ 0x24
 800315c:	af00      	add	r7, sp, #0
 800315e:	60f8      	str	r0, [r7, #12]
 8003160:	60b9      	str	r1, [r7, #8]
 8003162:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	f003 0307 	and.w	r3, r3, #7
 800316a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800316c:	69fb      	ldr	r3, [r7, #28]
 800316e:	f1c3 0307 	rsb	r3, r3, #7
 8003172:	2b04      	cmp	r3, #4
 8003174:	bf28      	it	cs
 8003176:	2304      	movcs	r3, #4
 8003178:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800317a:	69fb      	ldr	r3, [r7, #28]
 800317c:	3304      	adds	r3, #4
 800317e:	2b06      	cmp	r3, #6
 8003180:	d902      	bls.n	8003188 <NVIC_EncodePriority+0x30>
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	3b03      	subs	r3, #3
 8003186:	e000      	b.n	800318a <NVIC_EncodePriority+0x32>
 8003188:	2300      	movs	r3, #0
 800318a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800318c:	f04f 32ff 	mov.w	r2, #4294967295
 8003190:	69bb      	ldr	r3, [r7, #24]
 8003192:	fa02 f303 	lsl.w	r3, r2, r3
 8003196:	43da      	mvns	r2, r3
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	401a      	ands	r2, r3
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031a0:	f04f 31ff 	mov.w	r1, #4294967295
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	fa01 f303 	lsl.w	r3, r1, r3
 80031aa:	43d9      	mvns	r1, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031b0:	4313      	orrs	r3, r2
         );
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3724      	adds	r7, #36	@ 0x24
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr
	...

080031c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b082      	sub	sp, #8
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	3b01      	subs	r3, #1
 80031cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80031d0:	d301      	bcc.n	80031d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031d2:	2301      	movs	r3, #1
 80031d4:	e00f      	b.n	80031f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031d6:	4a0a      	ldr	r2, [pc, #40]	@ (8003200 <SysTick_Config+0x40>)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	3b01      	subs	r3, #1
 80031dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031de:	210f      	movs	r1, #15
 80031e0:	f04f 30ff 	mov.w	r0, #4294967295
 80031e4:	f7ff ff8e 	bl	8003104 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031e8:	4b05      	ldr	r3, [pc, #20]	@ (8003200 <SysTick_Config+0x40>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031ee:	4b04      	ldr	r3, [pc, #16]	@ (8003200 <SysTick_Config+0x40>)
 80031f0:	2207      	movs	r2, #7
 80031f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031f4:	2300      	movs	r3, #0
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3708      	adds	r7, #8
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	e000e010 	.word	0xe000e010

08003204 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b082      	sub	sp, #8
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800320c:	6878      	ldr	r0, [r7, #4]
 800320e:	f7ff ff29 	bl	8003064 <__NVIC_SetPriorityGrouping>
}
 8003212:	bf00      	nop
 8003214:	3708      	adds	r7, #8
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}

0800321a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800321a:	b580      	push	{r7, lr}
 800321c:	b086      	sub	sp, #24
 800321e:	af00      	add	r7, sp, #0
 8003220:	4603      	mov	r3, r0
 8003222:	60b9      	str	r1, [r7, #8]
 8003224:	607a      	str	r2, [r7, #4]
 8003226:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003228:	2300      	movs	r3, #0
 800322a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800322c:	f7ff ff3e 	bl	80030ac <__NVIC_GetPriorityGrouping>
 8003230:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	68b9      	ldr	r1, [r7, #8]
 8003236:	6978      	ldr	r0, [r7, #20]
 8003238:	f7ff ff8e 	bl	8003158 <NVIC_EncodePriority>
 800323c:	4602      	mov	r2, r0
 800323e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003242:	4611      	mov	r1, r2
 8003244:	4618      	mov	r0, r3
 8003246:	f7ff ff5d 	bl	8003104 <__NVIC_SetPriority>
}
 800324a:	bf00      	nop
 800324c:	3718      	adds	r7, #24
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}

08003252 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003252:	b580      	push	{r7, lr}
 8003254:	b082      	sub	sp, #8
 8003256:	af00      	add	r7, sp, #0
 8003258:	4603      	mov	r3, r0
 800325a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800325c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003260:	4618      	mov	r0, r3
 8003262:	f7ff ff31 	bl	80030c8 <__NVIC_EnableIRQ>
}
 8003266:	bf00      	nop
 8003268:	3708      	adds	r7, #8
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}

0800326e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800326e:	b580      	push	{r7, lr}
 8003270:	b082      	sub	sp, #8
 8003272:	af00      	add	r7, sp, #0
 8003274:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	f7ff ffa2 	bl	80031c0 <SysTick_Config>
 800327c:	4603      	mov	r3, r0
}
 800327e:	4618      	mov	r0, r3
 8003280:	3708      	adds	r7, #8
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
	...

08003288 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003288:	b480      	push	{r7}
 800328a:	b087      	sub	sp, #28
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003292:	2300      	movs	r3, #0
 8003294:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003296:	e160      	b.n	800355a <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	2101      	movs	r1, #1
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	fa01 f303 	lsl.w	r3, r1, r3
 80032a4:	4013      	ands	r3, r2
 80032a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	f000 8152 	beq.w	8003554 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f003 0303 	and.w	r3, r3, #3
 80032b8:	2b01      	cmp	r3, #1
 80032ba:	d005      	beq.n	80032c8 <HAL_GPIO_Init+0x40>
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	f003 0303 	and.w	r3, r3, #3
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	d130      	bne.n	800332a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	005b      	lsls	r3, r3, #1
 80032d2:	2203      	movs	r2, #3
 80032d4:	fa02 f303 	lsl.w	r3, r2, r3
 80032d8:	43db      	mvns	r3, r3
 80032da:	693a      	ldr	r2, [r7, #16]
 80032dc:	4013      	ands	r3, r2
 80032de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	68da      	ldr	r2, [r3, #12]
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	005b      	lsls	r3, r3, #1
 80032e8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ec:	693a      	ldr	r2, [r7, #16]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	693a      	ldr	r2, [r7, #16]
 80032f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032fe:	2201      	movs	r2, #1
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	fa02 f303 	lsl.w	r3, r2, r3
 8003306:	43db      	mvns	r3, r3
 8003308:	693a      	ldr	r2, [r7, #16]
 800330a:	4013      	ands	r3, r2
 800330c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	091b      	lsrs	r3, r3, #4
 8003314:	f003 0201 	and.w	r2, r3, #1
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	fa02 f303 	lsl.w	r3, r2, r3
 800331e:	693a      	ldr	r2, [r7, #16]
 8003320:	4313      	orrs	r3, r2
 8003322:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	693a      	ldr	r2, [r7, #16]
 8003328:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f003 0303 	and.w	r3, r3, #3
 8003332:	2b03      	cmp	r3, #3
 8003334:	d017      	beq.n	8003366 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	68db      	ldr	r3, [r3, #12]
 800333a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	005b      	lsls	r3, r3, #1
 8003340:	2203      	movs	r2, #3
 8003342:	fa02 f303 	lsl.w	r3, r2, r3
 8003346:	43db      	mvns	r3, r3
 8003348:	693a      	ldr	r2, [r7, #16]
 800334a:	4013      	ands	r3, r2
 800334c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	689a      	ldr	r2, [r3, #8]
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	005b      	lsls	r3, r3, #1
 8003356:	fa02 f303 	lsl.w	r3, r2, r3
 800335a:	693a      	ldr	r2, [r7, #16]
 800335c:	4313      	orrs	r3, r2
 800335e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	693a      	ldr	r2, [r7, #16]
 8003364:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	f003 0303 	and.w	r3, r3, #3
 800336e:	2b02      	cmp	r3, #2
 8003370:	d123      	bne.n	80033ba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	08da      	lsrs	r2, r3, #3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	3208      	adds	r2, #8
 800337a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800337e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	f003 0307 	and.w	r3, r3, #7
 8003386:	009b      	lsls	r3, r3, #2
 8003388:	220f      	movs	r2, #15
 800338a:	fa02 f303 	lsl.w	r3, r2, r3
 800338e:	43db      	mvns	r3, r3
 8003390:	693a      	ldr	r2, [r7, #16]
 8003392:	4013      	ands	r3, r2
 8003394:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	691a      	ldr	r2, [r3, #16]
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	f003 0307 	and.w	r3, r3, #7
 80033a0:	009b      	lsls	r3, r3, #2
 80033a2:	fa02 f303 	lsl.w	r3, r2, r3
 80033a6:	693a      	ldr	r2, [r7, #16]
 80033a8:	4313      	orrs	r3, r2
 80033aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	08da      	lsrs	r2, r3, #3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	3208      	adds	r2, #8
 80033b4:	6939      	ldr	r1, [r7, #16]
 80033b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	005b      	lsls	r3, r3, #1
 80033c4:	2203      	movs	r2, #3
 80033c6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ca:	43db      	mvns	r3, r3
 80033cc:	693a      	ldr	r2, [r7, #16]
 80033ce:	4013      	ands	r3, r2
 80033d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	f003 0203 	and.w	r2, r3, #3
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	005b      	lsls	r3, r3, #1
 80033de:	fa02 f303 	lsl.w	r3, r2, r3
 80033e2:	693a      	ldr	r2, [r7, #16]
 80033e4:	4313      	orrs	r3, r2
 80033e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	693a      	ldr	r2, [r7, #16]
 80033ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	f000 80ac 	beq.w	8003554 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033fc:	4b5e      	ldr	r3, [pc, #376]	@ (8003578 <HAL_GPIO_Init+0x2f0>)
 80033fe:	699b      	ldr	r3, [r3, #24]
 8003400:	4a5d      	ldr	r2, [pc, #372]	@ (8003578 <HAL_GPIO_Init+0x2f0>)
 8003402:	f043 0301 	orr.w	r3, r3, #1
 8003406:	6193      	str	r3, [r2, #24]
 8003408:	4b5b      	ldr	r3, [pc, #364]	@ (8003578 <HAL_GPIO_Init+0x2f0>)
 800340a:	699b      	ldr	r3, [r3, #24]
 800340c:	f003 0301 	and.w	r3, r3, #1
 8003410:	60bb      	str	r3, [r7, #8]
 8003412:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003414:	4a59      	ldr	r2, [pc, #356]	@ (800357c <HAL_GPIO_Init+0x2f4>)
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	089b      	lsrs	r3, r3, #2
 800341a:	3302      	adds	r3, #2
 800341c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003420:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	f003 0303 	and.w	r3, r3, #3
 8003428:	009b      	lsls	r3, r3, #2
 800342a:	220f      	movs	r2, #15
 800342c:	fa02 f303 	lsl.w	r3, r2, r3
 8003430:	43db      	mvns	r3, r3
 8003432:	693a      	ldr	r2, [r7, #16]
 8003434:	4013      	ands	r3, r2
 8003436:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800343e:	d025      	beq.n	800348c <HAL_GPIO_Init+0x204>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	4a4f      	ldr	r2, [pc, #316]	@ (8003580 <HAL_GPIO_Init+0x2f8>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d01f      	beq.n	8003488 <HAL_GPIO_Init+0x200>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	4a4e      	ldr	r2, [pc, #312]	@ (8003584 <HAL_GPIO_Init+0x2fc>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d019      	beq.n	8003484 <HAL_GPIO_Init+0x1fc>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	4a4d      	ldr	r2, [pc, #308]	@ (8003588 <HAL_GPIO_Init+0x300>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d013      	beq.n	8003480 <HAL_GPIO_Init+0x1f8>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	4a4c      	ldr	r2, [pc, #304]	@ (800358c <HAL_GPIO_Init+0x304>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d00d      	beq.n	800347c <HAL_GPIO_Init+0x1f4>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	4a4b      	ldr	r2, [pc, #300]	@ (8003590 <HAL_GPIO_Init+0x308>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d007      	beq.n	8003478 <HAL_GPIO_Init+0x1f0>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	4a4a      	ldr	r2, [pc, #296]	@ (8003594 <HAL_GPIO_Init+0x30c>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d101      	bne.n	8003474 <HAL_GPIO_Init+0x1ec>
 8003470:	2306      	movs	r3, #6
 8003472:	e00c      	b.n	800348e <HAL_GPIO_Init+0x206>
 8003474:	2307      	movs	r3, #7
 8003476:	e00a      	b.n	800348e <HAL_GPIO_Init+0x206>
 8003478:	2305      	movs	r3, #5
 800347a:	e008      	b.n	800348e <HAL_GPIO_Init+0x206>
 800347c:	2304      	movs	r3, #4
 800347e:	e006      	b.n	800348e <HAL_GPIO_Init+0x206>
 8003480:	2303      	movs	r3, #3
 8003482:	e004      	b.n	800348e <HAL_GPIO_Init+0x206>
 8003484:	2302      	movs	r3, #2
 8003486:	e002      	b.n	800348e <HAL_GPIO_Init+0x206>
 8003488:	2301      	movs	r3, #1
 800348a:	e000      	b.n	800348e <HAL_GPIO_Init+0x206>
 800348c:	2300      	movs	r3, #0
 800348e:	697a      	ldr	r2, [r7, #20]
 8003490:	f002 0203 	and.w	r2, r2, #3
 8003494:	0092      	lsls	r2, r2, #2
 8003496:	4093      	lsls	r3, r2
 8003498:	693a      	ldr	r2, [r7, #16]
 800349a:	4313      	orrs	r3, r2
 800349c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800349e:	4937      	ldr	r1, [pc, #220]	@ (800357c <HAL_GPIO_Init+0x2f4>)
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	089b      	lsrs	r3, r3, #2
 80034a4:	3302      	adds	r3, #2
 80034a6:	693a      	ldr	r2, [r7, #16]
 80034a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034ac:	4b3a      	ldr	r3, [pc, #232]	@ (8003598 <HAL_GPIO_Init+0x310>)
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	43db      	mvns	r3, r3
 80034b6:	693a      	ldr	r2, [r7, #16]
 80034b8:	4013      	ands	r3, r2
 80034ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d003      	beq.n	80034d0 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 80034c8:	693a      	ldr	r2, [r7, #16]
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	4313      	orrs	r3, r2
 80034ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80034d0:	4a31      	ldr	r2, [pc, #196]	@ (8003598 <HAL_GPIO_Init+0x310>)
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034d6:	4b30      	ldr	r3, [pc, #192]	@ (8003598 <HAL_GPIO_Init+0x310>)
 80034d8:	68db      	ldr	r3, [r3, #12]
 80034da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	43db      	mvns	r3, r3
 80034e0:	693a      	ldr	r2, [r7, #16]
 80034e2:	4013      	ands	r3, r2
 80034e4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d003      	beq.n	80034fa <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80034f2:	693a      	ldr	r2, [r7, #16]
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	4313      	orrs	r3, r2
 80034f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80034fa:	4a27      	ldr	r2, [pc, #156]	@ (8003598 <HAL_GPIO_Init+0x310>)
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003500:	4b25      	ldr	r3, [pc, #148]	@ (8003598 <HAL_GPIO_Init+0x310>)
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	43db      	mvns	r3, r3
 800350a:	693a      	ldr	r2, [r7, #16]
 800350c:	4013      	ands	r3, r2
 800350e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003518:	2b00      	cmp	r3, #0
 800351a:	d003      	beq.n	8003524 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800351c:	693a      	ldr	r2, [r7, #16]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	4313      	orrs	r3, r2
 8003522:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003524:	4a1c      	ldr	r2, [pc, #112]	@ (8003598 <HAL_GPIO_Init+0x310>)
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800352a:	4b1b      	ldr	r3, [pc, #108]	@ (8003598 <HAL_GPIO_Init+0x310>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	43db      	mvns	r3, r3
 8003534:	693a      	ldr	r2, [r7, #16]
 8003536:	4013      	ands	r3, r2
 8003538:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003542:	2b00      	cmp	r3, #0
 8003544:	d003      	beq.n	800354e <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8003546:	693a      	ldr	r2, [r7, #16]
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	4313      	orrs	r3, r2
 800354c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800354e:	4a12      	ldr	r2, [pc, #72]	@ (8003598 <HAL_GPIO_Init+0x310>)
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	3301      	adds	r3, #1
 8003558:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	fa22 f303 	lsr.w	r3, r2, r3
 8003564:	2b00      	cmp	r3, #0
 8003566:	f47f ae97 	bne.w	8003298 <HAL_GPIO_Init+0x10>
  }
}
 800356a:	bf00      	nop
 800356c:	bf00      	nop
 800356e:	371c      	adds	r7, #28
 8003570:	46bd      	mov	sp, r7
 8003572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003576:	4770      	bx	lr
 8003578:	40021000 	.word	0x40021000
 800357c:	40010000 	.word	0x40010000
 8003580:	48000400 	.word	0x48000400
 8003584:	48000800 	.word	0x48000800
 8003588:	48000c00 	.word	0x48000c00
 800358c:	48001000 	.word	0x48001000
 8003590:	48001400 	.word	0x48001400
 8003594:	48001800 	.word	0x48001800
 8003598:	40010400 	.word	0x40010400

0800359c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800359c:	b480      	push	{r7}
 800359e:	b085      	sub	sp, #20
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
 80035a4:	460b      	mov	r3, r1
 80035a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	691a      	ldr	r2, [r3, #16]
 80035ac:	887b      	ldrh	r3, [r7, #2]
 80035ae:	4013      	ands	r3, r2
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d002      	beq.n	80035ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80035b4:	2301      	movs	r3, #1
 80035b6:	73fb      	strb	r3, [r7, #15]
 80035b8:	e001      	b.n	80035be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80035ba:	2300      	movs	r3, #0
 80035bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80035be:	7bfb      	ldrb	r3, [r7, #15]
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3714      	adds	r7, #20
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr

080035cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b083      	sub	sp, #12
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
 80035d4:	460b      	mov	r3, r1
 80035d6:	807b      	strh	r3, [r7, #2]
 80035d8:	4613      	mov	r3, r2
 80035da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035dc:	787b      	ldrb	r3, [r7, #1]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d003      	beq.n	80035ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80035e2:	887a      	ldrh	r2, [r7, #2]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80035e8:	e002      	b.n	80035f0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80035ea:	887a      	ldrh	r2, [r7, #2]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80035f0:	bf00      	nop
 80035f2:	370c      	adds	r7, #12
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr

080035fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b082      	sub	sp, #8
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d101      	bne.n	800360e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e08d      	b.n	800372a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003614:	b2db      	uxtb	r3, r3
 8003616:	2b00      	cmp	r3, #0
 8003618:	d106      	bne.n	8003628 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2200      	movs	r2, #0
 800361e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	f7fe f870 	bl	8001708 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2224      	movs	r2, #36	@ 0x24
 800362c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	681a      	ldr	r2, [r3, #0]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f022 0201 	bic.w	r2, r2, #1
 800363e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	685a      	ldr	r2, [r3, #4]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800364c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	689a      	ldr	r2, [r3, #8]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800365c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	68db      	ldr	r3, [r3, #12]
 8003662:	2b01      	cmp	r3, #1
 8003664:	d107      	bne.n	8003676 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	689a      	ldr	r2, [r3, #8]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003672:	609a      	str	r2, [r3, #8]
 8003674:	e006      	b.n	8003684 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	689a      	ldr	r2, [r3, #8]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003682:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	68db      	ldr	r3, [r3, #12]
 8003688:	2b02      	cmp	r3, #2
 800368a:	d108      	bne.n	800369e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	685a      	ldr	r2, [r3, #4]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800369a:	605a      	str	r2, [r3, #4]
 800369c:	e007      	b.n	80036ae <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	685a      	ldr	r2, [r3, #4]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036ac:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	687a      	ldr	r2, [r7, #4]
 80036b6:	6812      	ldr	r2, [r2, #0]
 80036b8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80036bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80036c0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	68da      	ldr	r2, [r3, #12]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80036d0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	691a      	ldr	r2, [r3, #16]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	695b      	ldr	r3, [r3, #20]
 80036da:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	699b      	ldr	r3, [r3, #24]
 80036e2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	430a      	orrs	r2, r1
 80036ea:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	69d9      	ldr	r1, [r3, #28]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6a1a      	ldr	r2, [r3, #32]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	430a      	orrs	r2, r1
 80036fa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f042 0201 	orr.w	r2, r2, #1
 800370a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2220      	movs	r2, #32
 8003716:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003728:	2300      	movs	r3, #0
}
 800372a:	4618      	mov	r0, r3
 800372c:	3708      	adds	r7, #8
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
	...

08003734 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b088      	sub	sp, #32
 8003738:	af02      	add	r7, sp, #8
 800373a:	60f8      	str	r0, [r7, #12]
 800373c:	607a      	str	r2, [r7, #4]
 800373e:	461a      	mov	r2, r3
 8003740:	460b      	mov	r3, r1
 8003742:	817b      	strh	r3, [r7, #10]
 8003744:	4613      	mov	r3, r2
 8003746:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800374e:	b2db      	uxtb	r3, r3
 8003750:	2b20      	cmp	r3, #32
 8003752:	f040 80fd 	bne.w	8003950 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800375c:	2b01      	cmp	r3, #1
 800375e:	d101      	bne.n	8003764 <HAL_I2C_Master_Transmit+0x30>
 8003760:	2302      	movs	r3, #2
 8003762:	e0f6      	b.n	8003952 <HAL_I2C_Master_Transmit+0x21e>
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2201      	movs	r2, #1
 8003768:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800376c:	f7fe fa98 	bl	8001ca0 <HAL_GetTick>
 8003770:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	9300      	str	r3, [sp, #0]
 8003776:	2319      	movs	r3, #25
 8003778:	2201      	movs	r2, #1
 800377a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800377e:	68f8      	ldr	r0, [r7, #12]
 8003780:	f000 fce0 	bl	8004144 <I2C_WaitOnFlagUntilTimeout>
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d001      	beq.n	800378e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e0e1      	b.n	8003952 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2221      	movs	r2, #33	@ 0x21
 8003792:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2210      	movs	r2, #16
 800379a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2200      	movs	r2, #0
 80037a2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	893a      	ldrh	r2, [r7, #8]
 80037ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2200      	movs	r2, #0
 80037b4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037ba:	b29b      	uxth	r3, r3
 80037bc:	2bff      	cmp	r3, #255	@ 0xff
 80037be:	d906      	bls.n	80037ce <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	22ff      	movs	r2, #255	@ 0xff
 80037c4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80037c6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80037ca:	617b      	str	r3, [r7, #20]
 80037cc:	e007      	b.n	80037de <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037d2:	b29a      	uxth	r2, r3
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80037d8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80037dc:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d024      	beq.n	8003830 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ea:	781a      	ldrb	r2, [r3, #0]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037f6:	1c5a      	adds	r2, r3, #1
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003800:	b29b      	uxth	r3, r3
 8003802:	3b01      	subs	r3, #1
 8003804:	b29a      	uxth	r2, r3
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800380e:	3b01      	subs	r3, #1
 8003810:	b29a      	uxth	r2, r3
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800381a:	b2db      	uxtb	r3, r3
 800381c:	3301      	adds	r3, #1
 800381e:	b2da      	uxtb	r2, r3
 8003820:	8979      	ldrh	r1, [r7, #10]
 8003822:	4b4e      	ldr	r3, [pc, #312]	@ (800395c <HAL_I2C_Master_Transmit+0x228>)
 8003824:	9300      	str	r3, [sp, #0]
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	68f8      	ldr	r0, [r7, #12]
 800382a:	f000 fedb 	bl	80045e4 <I2C_TransferConfig>
 800382e:	e066      	b.n	80038fe <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003834:	b2da      	uxtb	r2, r3
 8003836:	8979      	ldrh	r1, [r7, #10]
 8003838:	4b48      	ldr	r3, [pc, #288]	@ (800395c <HAL_I2C_Master_Transmit+0x228>)
 800383a:	9300      	str	r3, [sp, #0]
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	68f8      	ldr	r0, [r7, #12]
 8003840:	f000 fed0 	bl	80045e4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003844:	e05b      	b.n	80038fe <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003846:	693a      	ldr	r2, [r7, #16]
 8003848:	6a39      	ldr	r1, [r7, #32]
 800384a:	68f8      	ldr	r0, [r7, #12]
 800384c:	f000 fcd3 	bl	80041f6 <I2C_WaitOnTXISFlagUntilTimeout>
 8003850:	4603      	mov	r3, r0
 8003852:	2b00      	cmp	r3, #0
 8003854:	d001      	beq.n	800385a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	e07b      	b.n	8003952 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800385e:	781a      	ldrb	r2, [r3, #0]
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800386a:	1c5a      	adds	r2, r3, #1
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003874:	b29b      	uxth	r3, r3
 8003876:	3b01      	subs	r3, #1
 8003878:	b29a      	uxth	r2, r3
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003882:	3b01      	subs	r3, #1
 8003884:	b29a      	uxth	r2, r3
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800388e:	b29b      	uxth	r3, r3
 8003890:	2b00      	cmp	r3, #0
 8003892:	d034      	beq.n	80038fe <HAL_I2C_Master_Transmit+0x1ca>
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003898:	2b00      	cmp	r3, #0
 800389a:	d130      	bne.n	80038fe <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	9300      	str	r3, [sp, #0]
 80038a0:	6a3b      	ldr	r3, [r7, #32]
 80038a2:	2200      	movs	r2, #0
 80038a4:	2180      	movs	r1, #128	@ 0x80
 80038a6:	68f8      	ldr	r0, [r7, #12]
 80038a8:	f000 fc4c 	bl	8004144 <I2C_WaitOnFlagUntilTimeout>
 80038ac:	4603      	mov	r3, r0
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d001      	beq.n	80038b6 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e04d      	b.n	8003952 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038ba:	b29b      	uxth	r3, r3
 80038bc:	2bff      	cmp	r3, #255	@ 0xff
 80038be:	d90e      	bls.n	80038de <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	22ff      	movs	r2, #255	@ 0xff
 80038c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038ca:	b2da      	uxtb	r2, r3
 80038cc:	8979      	ldrh	r1, [r7, #10]
 80038ce:	2300      	movs	r3, #0
 80038d0:	9300      	str	r3, [sp, #0]
 80038d2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80038d6:	68f8      	ldr	r0, [r7, #12]
 80038d8:	f000 fe84 	bl	80045e4 <I2C_TransferConfig>
 80038dc:	e00f      	b.n	80038fe <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038e2:	b29a      	uxth	r2, r3
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038ec:	b2da      	uxtb	r2, r3
 80038ee:	8979      	ldrh	r1, [r7, #10]
 80038f0:	2300      	movs	r3, #0
 80038f2:	9300      	str	r3, [sp, #0]
 80038f4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80038f8:	68f8      	ldr	r0, [r7, #12]
 80038fa:	f000 fe73 	bl	80045e4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003902:	b29b      	uxth	r3, r3
 8003904:	2b00      	cmp	r3, #0
 8003906:	d19e      	bne.n	8003846 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003908:	693a      	ldr	r2, [r7, #16]
 800390a:	6a39      	ldr	r1, [r7, #32]
 800390c:	68f8      	ldr	r0, [r7, #12]
 800390e:	f000 fcb9 	bl	8004284 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003912:	4603      	mov	r3, r0
 8003914:	2b00      	cmp	r3, #0
 8003916:	d001      	beq.n	800391c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	e01a      	b.n	8003952 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	2220      	movs	r2, #32
 8003922:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	6859      	ldr	r1, [r3, #4]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	4b0c      	ldr	r3, [pc, #48]	@ (8003960 <HAL_I2C_Master_Transmit+0x22c>)
 8003930:	400b      	ands	r3, r1
 8003932:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2220      	movs	r2, #32
 8003938:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2200      	movs	r2, #0
 8003940:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	2200      	movs	r2, #0
 8003948:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800394c:	2300      	movs	r3, #0
 800394e:	e000      	b.n	8003952 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8003950:	2302      	movs	r3, #2
  }
}
 8003952:	4618      	mov	r0, r3
 8003954:	3718      	adds	r7, #24
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}
 800395a:	bf00      	nop
 800395c:	80002000 	.word	0x80002000
 8003960:	fe00e800 	.word	0xfe00e800

08003964 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b088      	sub	sp, #32
 8003968:	af02      	add	r7, sp, #8
 800396a:	60f8      	str	r0, [r7, #12]
 800396c:	607a      	str	r2, [r7, #4]
 800396e:	461a      	mov	r2, r3
 8003970:	460b      	mov	r3, r1
 8003972:	817b      	strh	r3, [r7, #10]
 8003974:	4613      	mov	r3, r2
 8003976:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800397e:	b2db      	uxtb	r3, r3
 8003980:	2b20      	cmp	r3, #32
 8003982:	f040 80db 	bne.w	8003b3c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800398c:	2b01      	cmp	r3, #1
 800398e:	d101      	bne.n	8003994 <HAL_I2C_Master_Receive+0x30>
 8003990:	2302      	movs	r3, #2
 8003992:	e0d4      	b.n	8003b3e <HAL_I2C_Master_Receive+0x1da>
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2201      	movs	r2, #1
 8003998:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800399c:	f7fe f980 	bl	8001ca0 <HAL_GetTick>
 80039a0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	9300      	str	r3, [sp, #0]
 80039a6:	2319      	movs	r3, #25
 80039a8:	2201      	movs	r2, #1
 80039aa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80039ae:	68f8      	ldr	r0, [r7, #12]
 80039b0:	f000 fbc8 	bl	8004144 <I2C_WaitOnFlagUntilTimeout>
 80039b4:	4603      	mov	r3, r0
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d001      	beq.n	80039be <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	e0bf      	b.n	8003b3e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2222      	movs	r2, #34	@ 0x22
 80039c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2210      	movs	r2, #16
 80039ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2200      	movs	r2, #0
 80039d2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	893a      	ldrh	r2, [r7, #8]
 80039de:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2200      	movs	r2, #0
 80039e4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039ea:	b29b      	uxth	r3, r3
 80039ec:	2bff      	cmp	r3, #255	@ 0xff
 80039ee:	d90e      	bls.n	8003a0e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2201      	movs	r2, #1
 80039f4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039fa:	b2da      	uxtb	r2, r3
 80039fc:	8979      	ldrh	r1, [r7, #10]
 80039fe:	4b52      	ldr	r3, [pc, #328]	@ (8003b48 <HAL_I2C_Master_Receive+0x1e4>)
 8003a00:	9300      	str	r3, [sp, #0]
 8003a02:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003a06:	68f8      	ldr	r0, [r7, #12]
 8003a08:	f000 fdec 	bl	80045e4 <I2C_TransferConfig>
 8003a0c:	e06d      	b.n	8003aea <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a12:	b29a      	uxth	r2, r3
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a1c:	b2da      	uxtb	r2, r3
 8003a1e:	8979      	ldrh	r1, [r7, #10]
 8003a20:	4b49      	ldr	r3, [pc, #292]	@ (8003b48 <HAL_I2C_Master_Receive+0x1e4>)
 8003a22:	9300      	str	r3, [sp, #0]
 8003a24:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003a28:	68f8      	ldr	r0, [r7, #12]
 8003a2a:	f000 fddb 	bl	80045e4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003a2e:	e05c      	b.n	8003aea <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a30:	697a      	ldr	r2, [r7, #20]
 8003a32:	6a39      	ldr	r1, [r7, #32]
 8003a34:	68f8      	ldr	r0, [r7, #12]
 8003a36:	f000 fc69 	bl	800430c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d001      	beq.n	8003a44 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e07c      	b.n	8003b3e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a4e:	b2d2      	uxtb	r2, r2
 8003a50:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a56:	1c5a      	adds	r2, r3, #1
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a60:	3b01      	subs	r3, #1
 8003a62:	b29a      	uxth	r2, r3
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a6c:	b29b      	uxth	r3, r3
 8003a6e:	3b01      	subs	r3, #1
 8003a70:	b29a      	uxth	r2, r3
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a7a:	b29b      	uxth	r3, r3
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d034      	beq.n	8003aea <HAL_I2C_Master_Receive+0x186>
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d130      	bne.n	8003aea <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	9300      	str	r3, [sp, #0]
 8003a8c:	6a3b      	ldr	r3, [r7, #32]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	2180      	movs	r1, #128	@ 0x80
 8003a92:	68f8      	ldr	r0, [r7, #12]
 8003a94:	f000 fb56 	bl	8004144 <I2C_WaitOnFlagUntilTimeout>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d001      	beq.n	8003aa2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e04d      	b.n	8003b3e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003aa6:	b29b      	uxth	r3, r3
 8003aa8:	2bff      	cmp	r3, #255	@ 0xff
 8003aaa:	d90e      	bls.n	8003aca <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	22ff      	movs	r2, #255	@ 0xff
 8003ab0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ab6:	b2da      	uxtb	r2, r3
 8003ab8:	8979      	ldrh	r1, [r7, #10]
 8003aba:	2300      	movs	r3, #0
 8003abc:	9300      	str	r3, [sp, #0]
 8003abe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003ac2:	68f8      	ldr	r0, [r7, #12]
 8003ac4:	f000 fd8e 	bl	80045e4 <I2C_TransferConfig>
 8003ac8:	e00f      	b.n	8003aea <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ace:	b29a      	uxth	r2, r3
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ad8:	b2da      	uxtb	r2, r3
 8003ada:	8979      	ldrh	r1, [r7, #10]
 8003adc:	2300      	movs	r3, #0
 8003ade:	9300      	str	r3, [sp, #0]
 8003ae0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ae4:	68f8      	ldr	r0, [r7, #12]
 8003ae6:	f000 fd7d 	bl	80045e4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003aee:	b29b      	uxth	r3, r3
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d19d      	bne.n	8003a30 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003af4:	697a      	ldr	r2, [r7, #20]
 8003af6:	6a39      	ldr	r1, [r7, #32]
 8003af8:	68f8      	ldr	r0, [r7, #12]
 8003afa:	f000 fbc3 	bl	8004284 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d001      	beq.n	8003b08 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	e01a      	b.n	8003b3e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	2220      	movs	r2, #32
 8003b0e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	6859      	ldr	r1, [r3, #4]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	4b0c      	ldr	r3, [pc, #48]	@ (8003b4c <HAL_I2C_Master_Receive+0x1e8>)
 8003b1c:	400b      	ands	r3, r1
 8003b1e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2220      	movs	r2, #32
 8003b24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2200      	movs	r2, #0
 8003b34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	e000      	b.n	8003b3e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8003b3c:	2302      	movs	r3, #2
  }
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3718      	adds	r7, #24
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop
 8003b48:	80002400 	.word	0x80002400
 8003b4c:	fe00e800 	.word	0xfe00e800

08003b50 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b088      	sub	sp, #32
 8003b54:	af02      	add	r7, sp, #8
 8003b56:	60f8      	str	r0, [r7, #12]
 8003b58:	4608      	mov	r0, r1
 8003b5a:	4611      	mov	r1, r2
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	4603      	mov	r3, r0
 8003b60:	817b      	strh	r3, [r7, #10]
 8003b62:	460b      	mov	r3, r1
 8003b64:	813b      	strh	r3, [r7, #8]
 8003b66:	4613      	mov	r3, r2
 8003b68:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	2b20      	cmp	r3, #32
 8003b74:	f040 80f9 	bne.w	8003d6a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b78:	6a3b      	ldr	r3, [r7, #32]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d002      	beq.n	8003b84 <HAL_I2C_Mem_Write+0x34>
 8003b7e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d105      	bne.n	8003b90 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b8a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e0ed      	b.n	8003d6c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b96:	2b01      	cmp	r3, #1
 8003b98:	d101      	bne.n	8003b9e <HAL_I2C_Mem_Write+0x4e>
 8003b9a:	2302      	movs	r3, #2
 8003b9c:	e0e6      	b.n	8003d6c <HAL_I2C_Mem_Write+0x21c>
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003ba6:	f7fe f87b 	bl	8001ca0 <HAL_GetTick>
 8003baa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	9300      	str	r3, [sp, #0]
 8003bb0:	2319      	movs	r3, #25
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003bb8:	68f8      	ldr	r0, [r7, #12]
 8003bba:	f000 fac3 	bl	8004144 <I2C_WaitOnFlagUntilTimeout>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d001      	beq.n	8003bc8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e0d1      	b.n	8003d6c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2221      	movs	r2, #33	@ 0x21
 8003bcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2240      	movs	r2, #64	@ 0x40
 8003bd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6a3a      	ldr	r2, [r7, #32]
 8003be2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003be8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2200      	movs	r2, #0
 8003bee:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003bf0:	88f8      	ldrh	r0, [r7, #6]
 8003bf2:	893a      	ldrh	r2, [r7, #8]
 8003bf4:	8979      	ldrh	r1, [r7, #10]
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	9301      	str	r3, [sp, #4]
 8003bfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bfc:	9300      	str	r3, [sp, #0]
 8003bfe:	4603      	mov	r3, r0
 8003c00:	68f8      	ldr	r0, [r7, #12]
 8003c02:	f000 f9d3 	bl	8003fac <I2C_RequestMemoryWrite>
 8003c06:	4603      	mov	r3, r0
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d005      	beq.n	8003c18 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	e0a9      	b.n	8003d6c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c1c:	b29b      	uxth	r3, r3
 8003c1e:	2bff      	cmp	r3, #255	@ 0xff
 8003c20:	d90e      	bls.n	8003c40 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	22ff      	movs	r2, #255	@ 0xff
 8003c26:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c2c:	b2da      	uxtb	r2, r3
 8003c2e:	8979      	ldrh	r1, [r7, #10]
 8003c30:	2300      	movs	r3, #0
 8003c32:	9300      	str	r3, [sp, #0]
 8003c34:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003c38:	68f8      	ldr	r0, [r7, #12]
 8003c3a:	f000 fcd3 	bl	80045e4 <I2C_TransferConfig>
 8003c3e:	e00f      	b.n	8003c60 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c44:	b29a      	uxth	r2, r3
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c4e:	b2da      	uxtb	r2, r3
 8003c50:	8979      	ldrh	r1, [r7, #10]
 8003c52:	2300      	movs	r3, #0
 8003c54:	9300      	str	r3, [sp, #0]
 8003c56:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003c5a:	68f8      	ldr	r0, [r7, #12]
 8003c5c:	f000 fcc2 	bl	80045e4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c60:	697a      	ldr	r2, [r7, #20]
 8003c62:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c64:	68f8      	ldr	r0, [r7, #12]
 8003c66:	f000 fac6 	bl	80041f6 <I2C_WaitOnTXISFlagUntilTimeout>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d001      	beq.n	8003c74 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e07b      	b.n	8003d6c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c78:	781a      	ldrb	r2, [r3, #0]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c84:	1c5a      	adds	r2, r3, #1
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c8e:	b29b      	uxth	r3, r3
 8003c90:	3b01      	subs	r3, #1
 8003c92:	b29a      	uxth	r2, r3
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c9c:	3b01      	subs	r3, #1
 8003c9e:	b29a      	uxth	r2, r3
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ca8:	b29b      	uxth	r3, r3
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d034      	beq.n	8003d18 <HAL_I2C_Mem_Write+0x1c8>
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d130      	bne.n	8003d18 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	9300      	str	r3, [sp, #0]
 8003cba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	2180      	movs	r1, #128	@ 0x80
 8003cc0:	68f8      	ldr	r0, [r7, #12]
 8003cc2:	f000 fa3f 	bl	8004144 <I2C_WaitOnFlagUntilTimeout>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d001      	beq.n	8003cd0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	e04d      	b.n	8003d6c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cd4:	b29b      	uxth	r3, r3
 8003cd6:	2bff      	cmp	r3, #255	@ 0xff
 8003cd8:	d90e      	bls.n	8003cf8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	22ff      	movs	r2, #255	@ 0xff
 8003cde:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ce4:	b2da      	uxtb	r2, r3
 8003ce6:	8979      	ldrh	r1, [r7, #10]
 8003ce8:	2300      	movs	r3, #0
 8003cea:	9300      	str	r3, [sp, #0]
 8003cec:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003cf0:	68f8      	ldr	r0, [r7, #12]
 8003cf2:	f000 fc77 	bl	80045e4 <I2C_TransferConfig>
 8003cf6:	e00f      	b.n	8003d18 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cfc:	b29a      	uxth	r2, r3
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d06:	b2da      	uxtb	r2, r3
 8003d08:	8979      	ldrh	r1, [r7, #10]
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	9300      	str	r3, [sp, #0]
 8003d0e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003d12:	68f8      	ldr	r0, [r7, #12]
 8003d14:	f000 fc66 	bl	80045e4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d1c:	b29b      	uxth	r3, r3
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d19e      	bne.n	8003c60 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d22:	697a      	ldr	r2, [r7, #20]
 8003d24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d26:	68f8      	ldr	r0, [r7, #12]
 8003d28:	f000 faac 	bl	8004284 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d001      	beq.n	8003d36 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e01a      	b.n	8003d6c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	2220      	movs	r2, #32
 8003d3c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	6859      	ldr	r1, [r3, #4]
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681a      	ldr	r2, [r3, #0]
 8003d48:	4b0a      	ldr	r3, [pc, #40]	@ (8003d74 <HAL_I2C_Mem_Write+0x224>)
 8003d4a:	400b      	ands	r3, r1
 8003d4c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2220      	movs	r2, #32
 8003d52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2200      	movs	r2, #0
 8003d62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003d66:	2300      	movs	r3, #0
 8003d68:	e000      	b.n	8003d6c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003d6a:	2302      	movs	r3, #2
  }
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3718      	adds	r7, #24
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}
 8003d74:	fe00e800 	.word	0xfe00e800

08003d78 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b088      	sub	sp, #32
 8003d7c:	af02      	add	r7, sp, #8
 8003d7e:	60f8      	str	r0, [r7, #12]
 8003d80:	4608      	mov	r0, r1
 8003d82:	4611      	mov	r1, r2
 8003d84:	461a      	mov	r2, r3
 8003d86:	4603      	mov	r3, r0
 8003d88:	817b      	strh	r3, [r7, #10]
 8003d8a:	460b      	mov	r3, r1
 8003d8c:	813b      	strh	r3, [r7, #8]
 8003d8e:	4613      	mov	r3, r2
 8003d90:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	2b20      	cmp	r3, #32
 8003d9c:	f040 80fd 	bne.w	8003f9a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003da0:	6a3b      	ldr	r3, [r7, #32]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d002      	beq.n	8003dac <HAL_I2C_Mem_Read+0x34>
 8003da6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d105      	bne.n	8003db8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003db2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e0f1      	b.n	8003f9c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003dbe:	2b01      	cmp	r3, #1
 8003dc0:	d101      	bne.n	8003dc6 <HAL_I2C_Mem_Read+0x4e>
 8003dc2:	2302      	movs	r3, #2
 8003dc4:	e0ea      	b.n	8003f9c <HAL_I2C_Mem_Read+0x224>
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	2201      	movs	r2, #1
 8003dca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003dce:	f7fd ff67 	bl	8001ca0 <HAL_GetTick>
 8003dd2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	9300      	str	r3, [sp, #0]
 8003dd8:	2319      	movs	r3, #25
 8003dda:	2201      	movs	r2, #1
 8003ddc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003de0:	68f8      	ldr	r0, [r7, #12]
 8003de2:	f000 f9af 	bl	8004144 <I2C_WaitOnFlagUntilTimeout>
 8003de6:	4603      	mov	r3, r0
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d001      	beq.n	8003df0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	e0d5      	b.n	8003f9c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2222      	movs	r2, #34	@ 0x22
 8003df4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2240      	movs	r2, #64	@ 0x40
 8003dfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	2200      	movs	r2, #0
 8003e04:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	6a3a      	ldr	r2, [r7, #32]
 8003e0a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003e10:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2200      	movs	r2, #0
 8003e16:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003e18:	88f8      	ldrh	r0, [r7, #6]
 8003e1a:	893a      	ldrh	r2, [r7, #8]
 8003e1c:	8979      	ldrh	r1, [r7, #10]
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	9301      	str	r3, [sp, #4]
 8003e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e24:	9300      	str	r3, [sp, #0]
 8003e26:	4603      	mov	r3, r0
 8003e28:	68f8      	ldr	r0, [r7, #12]
 8003e2a:	f000 f913 	bl	8004054 <I2C_RequestMemoryRead>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d005      	beq.n	8003e40 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2200      	movs	r2, #0
 8003e38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e0ad      	b.n	8003f9c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e44:	b29b      	uxth	r3, r3
 8003e46:	2bff      	cmp	r3, #255	@ 0xff
 8003e48:	d90e      	bls.n	8003e68 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e54:	b2da      	uxtb	r2, r3
 8003e56:	8979      	ldrh	r1, [r7, #10]
 8003e58:	4b52      	ldr	r3, [pc, #328]	@ (8003fa4 <HAL_I2C_Mem_Read+0x22c>)
 8003e5a:	9300      	str	r3, [sp, #0]
 8003e5c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003e60:	68f8      	ldr	r0, [r7, #12]
 8003e62:	f000 fbbf 	bl	80045e4 <I2C_TransferConfig>
 8003e66:	e00f      	b.n	8003e88 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e6c:	b29a      	uxth	r2, r3
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e76:	b2da      	uxtb	r2, r3
 8003e78:	8979      	ldrh	r1, [r7, #10]
 8003e7a:	4b4a      	ldr	r3, [pc, #296]	@ (8003fa4 <HAL_I2C_Mem_Read+0x22c>)
 8003e7c:	9300      	str	r3, [sp, #0]
 8003e7e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e82:	68f8      	ldr	r0, [r7, #12]
 8003e84:	f000 fbae 	bl	80045e4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	9300      	str	r3, [sp, #0]
 8003e8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e8e:	2200      	movs	r2, #0
 8003e90:	2104      	movs	r1, #4
 8003e92:	68f8      	ldr	r0, [r7, #12]
 8003e94:	f000 f956 	bl	8004144 <I2C_WaitOnFlagUntilTimeout>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d001      	beq.n	8003ea2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e07c      	b.n	8003f9c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eac:	b2d2      	uxtb	r2, r2
 8003eae:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb4:	1c5a      	adds	r2, r3, #1
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ebe:	3b01      	subs	r3, #1
 8003ec0:	b29a      	uxth	r2, r3
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eca:	b29b      	uxth	r3, r3
 8003ecc:	3b01      	subs	r3, #1
 8003ece:	b29a      	uxth	r2, r3
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d034      	beq.n	8003f48 <HAL_I2C_Mem_Read+0x1d0>
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d130      	bne.n	8003f48 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	9300      	str	r3, [sp, #0]
 8003eea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eec:	2200      	movs	r2, #0
 8003eee:	2180      	movs	r1, #128	@ 0x80
 8003ef0:	68f8      	ldr	r0, [r7, #12]
 8003ef2:	f000 f927 	bl	8004144 <I2C_WaitOnFlagUntilTimeout>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d001      	beq.n	8003f00 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e04d      	b.n	8003f9c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f04:	b29b      	uxth	r3, r3
 8003f06:	2bff      	cmp	r3, #255	@ 0xff
 8003f08:	d90e      	bls.n	8003f28 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f14:	b2da      	uxtb	r2, r3
 8003f16:	8979      	ldrh	r1, [r7, #10]
 8003f18:	2300      	movs	r3, #0
 8003f1a:	9300      	str	r3, [sp, #0]
 8003f1c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003f20:	68f8      	ldr	r0, [r7, #12]
 8003f22:	f000 fb5f 	bl	80045e4 <I2C_TransferConfig>
 8003f26:	e00f      	b.n	8003f48 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f2c:	b29a      	uxth	r2, r3
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f36:	b2da      	uxtb	r2, r3
 8003f38:	8979      	ldrh	r1, [r7, #10]
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	9300      	str	r3, [sp, #0]
 8003f3e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003f42:	68f8      	ldr	r0, [r7, #12]
 8003f44:	f000 fb4e 	bl	80045e4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f4c:	b29b      	uxth	r3, r3
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d19a      	bne.n	8003e88 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f52:	697a      	ldr	r2, [r7, #20]
 8003f54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f56:	68f8      	ldr	r0, [r7, #12]
 8003f58:	f000 f994 	bl	8004284 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d001      	beq.n	8003f66 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e01a      	b.n	8003f9c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	2220      	movs	r2, #32
 8003f6c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	6859      	ldr	r1, [r3, #4]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	4b0b      	ldr	r3, [pc, #44]	@ (8003fa8 <HAL_I2C_Mem_Read+0x230>)
 8003f7a:	400b      	ands	r3, r1
 8003f7c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2220      	movs	r2, #32
 8003f82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2200      	movs	r2, #0
 8003f92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003f96:	2300      	movs	r3, #0
 8003f98:	e000      	b.n	8003f9c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003f9a:	2302      	movs	r3, #2
  }
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	3718      	adds	r7, #24
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bd80      	pop	{r7, pc}
 8003fa4:	80002400 	.word	0x80002400
 8003fa8:	fe00e800 	.word	0xfe00e800

08003fac <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b086      	sub	sp, #24
 8003fb0:	af02      	add	r7, sp, #8
 8003fb2:	60f8      	str	r0, [r7, #12]
 8003fb4:	4608      	mov	r0, r1
 8003fb6:	4611      	mov	r1, r2
 8003fb8:	461a      	mov	r2, r3
 8003fba:	4603      	mov	r3, r0
 8003fbc:	817b      	strh	r3, [r7, #10]
 8003fbe:	460b      	mov	r3, r1
 8003fc0:	813b      	strh	r3, [r7, #8]
 8003fc2:	4613      	mov	r3, r2
 8003fc4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003fc6:	88fb      	ldrh	r3, [r7, #6]
 8003fc8:	b2da      	uxtb	r2, r3
 8003fca:	8979      	ldrh	r1, [r7, #10]
 8003fcc:	4b20      	ldr	r3, [pc, #128]	@ (8004050 <I2C_RequestMemoryWrite+0xa4>)
 8003fce:	9300      	str	r3, [sp, #0]
 8003fd0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003fd4:	68f8      	ldr	r0, [r7, #12]
 8003fd6:	f000 fb05 	bl	80045e4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fda:	69fa      	ldr	r2, [r7, #28]
 8003fdc:	69b9      	ldr	r1, [r7, #24]
 8003fde:	68f8      	ldr	r0, [r7, #12]
 8003fe0:	f000 f909 	bl	80041f6 <I2C_WaitOnTXISFlagUntilTimeout>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d001      	beq.n	8003fee <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e02c      	b.n	8004048 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003fee:	88fb      	ldrh	r3, [r7, #6]
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d105      	bne.n	8004000 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003ff4:	893b      	ldrh	r3, [r7, #8]
 8003ff6:	b2da      	uxtb	r2, r3
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	629a      	str	r2, [r3, #40]	@ 0x28
 8003ffe:	e015      	b.n	800402c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004000:	893b      	ldrh	r3, [r7, #8]
 8004002:	0a1b      	lsrs	r3, r3, #8
 8004004:	b29b      	uxth	r3, r3
 8004006:	b2da      	uxtb	r2, r3
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800400e:	69fa      	ldr	r2, [r7, #28]
 8004010:	69b9      	ldr	r1, [r7, #24]
 8004012:	68f8      	ldr	r0, [r7, #12]
 8004014:	f000 f8ef 	bl	80041f6 <I2C_WaitOnTXISFlagUntilTimeout>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d001      	beq.n	8004022 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	e012      	b.n	8004048 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004022:	893b      	ldrh	r3, [r7, #8]
 8004024:	b2da      	uxtb	r2, r3
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800402c:	69fb      	ldr	r3, [r7, #28]
 800402e:	9300      	str	r3, [sp, #0]
 8004030:	69bb      	ldr	r3, [r7, #24]
 8004032:	2200      	movs	r2, #0
 8004034:	2180      	movs	r1, #128	@ 0x80
 8004036:	68f8      	ldr	r0, [r7, #12]
 8004038:	f000 f884 	bl	8004144 <I2C_WaitOnFlagUntilTimeout>
 800403c:	4603      	mov	r3, r0
 800403e:	2b00      	cmp	r3, #0
 8004040:	d001      	beq.n	8004046 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e000      	b.n	8004048 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004046:	2300      	movs	r3, #0
}
 8004048:	4618      	mov	r0, r3
 800404a:	3710      	adds	r7, #16
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}
 8004050:	80002000 	.word	0x80002000

08004054 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b086      	sub	sp, #24
 8004058:	af02      	add	r7, sp, #8
 800405a:	60f8      	str	r0, [r7, #12]
 800405c:	4608      	mov	r0, r1
 800405e:	4611      	mov	r1, r2
 8004060:	461a      	mov	r2, r3
 8004062:	4603      	mov	r3, r0
 8004064:	817b      	strh	r3, [r7, #10]
 8004066:	460b      	mov	r3, r1
 8004068:	813b      	strh	r3, [r7, #8]
 800406a:	4613      	mov	r3, r2
 800406c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800406e:	88fb      	ldrh	r3, [r7, #6]
 8004070:	b2da      	uxtb	r2, r3
 8004072:	8979      	ldrh	r1, [r7, #10]
 8004074:	4b20      	ldr	r3, [pc, #128]	@ (80040f8 <I2C_RequestMemoryRead+0xa4>)
 8004076:	9300      	str	r3, [sp, #0]
 8004078:	2300      	movs	r3, #0
 800407a:	68f8      	ldr	r0, [r7, #12]
 800407c:	f000 fab2 	bl	80045e4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004080:	69fa      	ldr	r2, [r7, #28]
 8004082:	69b9      	ldr	r1, [r7, #24]
 8004084:	68f8      	ldr	r0, [r7, #12]
 8004086:	f000 f8b6 	bl	80041f6 <I2C_WaitOnTXISFlagUntilTimeout>
 800408a:	4603      	mov	r3, r0
 800408c:	2b00      	cmp	r3, #0
 800408e:	d001      	beq.n	8004094 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	e02c      	b.n	80040ee <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004094:	88fb      	ldrh	r3, [r7, #6]
 8004096:	2b01      	cmp	r3, #1
 8004098:	d105      	bne.n	80040a6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800409a:	893b      	ldrh	r3, [r7, #8]
 800409c:	b2da      	uxtb	r2, r3
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	629a      	str	r2, [r3, #40]	@ 0x28
 80040a4:	e015      	b.n	80040d2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80040a6:	893b      	ldrh	r3, [r7, #8]
 80040a8:	0a1b      	lsrs	r3, r3, #8
 80040aa:	b29b      	uxth	r3, r3
 80040ac:	b2da      	uxtb	r2, r3
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040b4:	69fa      	ldr	r2, [r7, #28]
 80040b6:	69b9      	ldr	r1, [r7, #24]
 80040b8:	68f8      	ldr	r0, [r7, #12]
 80040ba:	f000 f89c 	bl	80041f6 <I2C_WaitOnTXISFlagUntilTimeout>
 80040be:	4603      	mov	r3, r0
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d001      	beq.n	80040c8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	e012      	b.n	80040ee <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80040c8:	893b      	ldrh	r3, [r7, #8]
 80040ca:	b2da      	uxtb	r2, r3
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	9300      	str	r3, [sp, #0]
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	2200      	movs	r2, #0
 80040da:	2140      	movs	r1, #64	@ 0x40
 80040dc:	68f8      	ldr	r0, [r7, #12]
 80040de:	f000 f831 	bl	8004144 <I2C_WaitOnFlagUntilTimeout>
 80040e2:	4603      	mov	r3, r0
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d001      	beq.n	80040ec <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80040e8:	2301      	movs	r3, #1
 80040ea:	e000      	b.n	80040ee <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80040ec:	2300      	movs	r3, #0
}
 80040ee:	4618      	mov	r0, r3
 80040f0:	3710      	adds	r7, #16
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
 80040f6:	bf00      	nop
 80040f8:	80002000 	.word	0x80002000

080040fc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b083      	sub	sp, #12
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	699b      	ldr	r3, [r3, #24]
 800410a:	f003 0302 	and.w	r3, r3, #2
 800410e:	2b02      	cmp	r3, #2
 8004110:	d103      	bne.n	800411a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	2200      	movs	r2, #0
 8004118:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	699b      	ldr	r3, [r3, #24]
 8004120:	f003 0301 	and.w	r3, r3, #1
 8004124:	2b01      	cmp	r3, #1
 8004126:	d007      	beq.n	8004138 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	699a      	ldr	r2, [r3, #24]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f042 0201 	orr.w	r2, r2, #1
 8004136:	619a      	str	r2, [r3, #24]
  }
}
 8004138:	bf00      	nop
 800413a:	370c      	adds	r7, #12
 800413c:	46bd      	mov	sp, r7
 800413e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004142:	4770      	bx	lr

08004144 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b084      	sub	sp, #16
 8004148:	af00      	add	r7, sp, #0
 800414a:	60f8      	str	r0, [r7, #12]
 800414c:	60b9      	str	r1, [r7, #8]
 800414e:	603b      	str	r3, [r7, #0]
 8004150:	4613      	mov	r3, r2
 8004152:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004154:	e03b      	b.n	80041ce <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004156:	69ba      	ldr	r2, [r7, #24]
 8004158:	6839      	ldr	r1, [r7, #0]
 800415a:	68f8      	ldr	r0, [r7, #12]
 800415c:	f000 f962 	bl	8004424 <I2C_IsErrorOccurred>
 8004160:	4603      	mov	r3, r0
 8004162:	2b00      	cmp	r3, #0
 8004164:	d001      	beq.n	800416a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e041      	b.n	80041ee <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004170:	d02d      	beq.n	80041ce <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004172:	f7fd fd95 	bl	8001ca0 <HAL_GetTick>
 8004176:	4602      	mov	r2, r0
 8004178:	69bb      	ldr	r3, [r7, #24]
 800417a:	1ad3      	subs	r3, r2, r3
 800417c:	683a      	ldr	r2, [r7, #0]
 800417e:	429a      	cmp	r2, r3
 8004180:	d302      	bcc.n	8004188 <I2C_WaitOnFlagUntilTimeout+0x44>
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d122      	bne.n	80041ce <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	699a      	ldr	r2, [r3, #24]
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	4013      	ands	r3, r2
 8004192:	68ba      	ldr	r2, [r7, #8]
 8004194:	429a      	cmp	r2, r3
 8004196:	bf0c      	ite	eq
 8004198:	2301      	moveq	r3, #1
 800419a:	2300      	movne	r3, #0
 800419c:	b2db      	uxtb	r3, r3
 800419e:	461a      	mov	r2, r3
 80041a0:	79fb      	ldrb	r3, [r7, #7]
 80041a2:	429a      	cmp	r2, r3
 80041a4:	d113      	bne.n	80041ce <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041aa:	f043 0220 	orr.w	r2, r3, #32
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	2220      	movs	r2, #32
 80041b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2200      	movs	r2, #0
 80041be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2200      	movs	r2, #0
 80041c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	e00f      	b.n	80041ee <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	699a      	ldr	r2, [r3, #24]
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	4013      	ands	r3, r2
 80041d8:	68ba      	ldr	r2, [r7, #8]
 80041da:	429a      	cmp	r2, r3
 80041dc:	bf0c      	ite	eq
 80041de:	2301      	moveq	r3, #1
 80041e0:	2300      	movne	r3, #0
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	461a      	mov	r2, r3
 80041e6:	79fb      	ldrb	r3, [r7, #7]
 80041e8:	429a      	cmp	r2, r3
 80041ea:	d0b4      	beq.n	8004156 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80041ec:	2300      	movs	r3, #0
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3710      	adds	r7, #16
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}

080041f6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80041f6:	b580      	push	{r7, lr}
 80041f8:	b084      	sub	sp, #16
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	60f8      	str	r0, [r7, #12]
 80041fe:	60b9      	str	r1, [r7, #8]
 8004200:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004202:	e033      	b.n	800426c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	68b9      	ldr	r1, [r7, #8]
 8004208:	68f8      	ldr	r0, [r7, #12]
 800420a:	f000 f90b 	bl	8004424 <I2C_IsErrorOccurred>
 800420e:	4603      	mov	r3, r0
 8004210:	2b00      	cmp	r3, #0
 8004212:	d001      	beq.n	8004218 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004214:	2301      	movs	r3, #1
 8004216:	e031      	b.n	800427c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800421e:	d025      	beq.n	800426c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004220:	f7fd fd3e 	bl	8001ca0 <HAL_GetTick>
 8004224:	4602      	mov	r2, r0
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	68ba      	ldr	r2, [r7, #8]
 800422c:	429a      	cmp	r2, r3
 800422e:	d302      	bcc.n	8004236 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d11a      	bne.n	800426c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	699b      	ldr	r3, [r3, #24]
 800423c:	f003 0302 	and.w	r3, r3, #2
 8004240:	2b02      	cmp	r3, #2
 8004242:	d013      	beq.n	800426c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004248:	f043 0220 	orr.w	r2, r3, #32
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2220      	movs	r2, #32
 8004254:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2200      	movs	r2, #0
 800425c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	e007      	b.n	800427c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	699b      	ldr	r3, [r3, #24]
 8004272:	f003 0302 	and.w	r3, r3, #2
 8004276:	2b02      	cmp	r3, #2
 8004278:	d1c4      	bne.n	8004204 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800427a:	2300      	movs	r3, #0
}
 800427c:	4618      	mov	r0, r3
 800427e:	3710      	adds	r7, #16
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}

08004284 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b084      	sub	sp, #16
 8004288:	af00      	add	r7, sp, #0
 800428a:	60f8      	str	r0, [r7, #12]
 800428c:	60b9      	str	r1, [r7, #8]
 800428e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004290:	e02f      	b.n	80042f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	68b9      	ldr	r1, [r7, #8]
 8004296:	68f8      	ldr	r0, [r7, #12]
 8004298:	f000 f8c4 	bl	8004424 <I2C_IsErrorOccurred>
 800429c:	4603      	mov	r3, r0
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d001      	beq.n	80042a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e02d      	b.n	8004302 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042a6:	f7fd fcfb 	bl	8001ca0 <HAL_GetTick>
 80042aa:	4602      	mov	r2, r0
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	1ad3      	subs	r3, r2, r3
 80042b0:	68ba      	ldr	r2, [r7, #8]
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d302      	bcc.n	80042bc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d11a      	bne.n	80042f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	699b      	ldr	r3, [r3, #24]
 80042c2:	f003 0320 	and.w	r3, r3, #32
 80042c6:	2b20      	cmp	r3, #32
 80042c8:	d013      	beq.n	80042f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ce:	f043 0220 	orr.w	r2, r3, #32
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2220      	movs	r2, #32
 80042da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2200      	movs	r2, #0
 80042e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2200      	movs	r2, #0
 80042ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	e007      	b.n	8004302 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	699b      	ldr	r3, [r3, #24]
 80042f8:	f003 0320 	and.w	r3, r3, #32
 80042fc:	2b20      	cmp	r3, #32
 80042fe:	d1c8      	bne.n	8004292 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004300:	2300      	movs	r3, #0
}
 8004302:	4618      	mov	r0, r3
 8004304:	3710      	adds	r7, #16
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}
	...

0800430c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b086      	sub	sp, #24
 8004310:	af00      	add	r7, sp, #0
 8004312:	60f8      	str	r0, [r7, #12]
 8004314:	60b9      	str	r1, [r7, #8]
 8004316:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004318:	2300      	movs	r3, #0
 800431a:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800431c:	e071      	b.n	8004402 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800431e:	687a      	ldr	r2, [r7, #4]
 8004320:	68b9      	ldr	r1, [r7, #8]
 8004322:	68f8      	ldr	r0, [r7, #12]
 8004324:	f000 f87e 	bl	8004424 <I2C_IsErrorOccurred>
 8004328:	4603      	mov	r3, r0
 800432a:	2b00      	cmp	r3, #0
 800432c:	d001      	beq.n	8004332 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	699b      	ldr	r3, [r3, #24]
 8004338:	f003 0320 	and.w	r3, r3, #32
 800433c:	2b20      	cmp	r3, #32
 800433e:	d13b      	bne.n	80043b8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8004340:	7dfb      	ldrb	r3, [r7, #23]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d138      	bne.n	80043b8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	699b      	ldr	r3, [r3, #24]
 800434c:	f003 0304 	and.w	r3, r3, #4
 8004350:	2b04      	cmp	r3, #4
 8004352:	d105      	bne.n	8004360 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004358:	2b00      	cmp	r3, #0
 800435a:	d001      	beq.n	8004360 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800435c:	2300      	movs	r3, #0
 800435e:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	699b      	ldr	r3, [r3, #24]
 8004366:	f003 0310 	and.w	r3, r3, #16
 800436a:	2b10      	cmp	r3, #16
 800436c:	d121      	bne.n	80043b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	2210      	movs	r2, #16
 8004374:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2204      	movs	r2, #4
 800437a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	2220      	movs	r2, #32
 8004382:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	6859      	ldr	r1, [r3, #4]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	4b24      	ldr	r3, [pc, #144]	@ (8004420 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8004390:	400b      	ands	r3, r1
 8004392:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2220      	movs	r2, #32
 8004398:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2200      	movs	r2, #0
 80043a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2200      	movs	r2, #0
 80043a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	75fb      	strb	r3, [r7, #23]
 80043b0:	e002      	b.n	80043b8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2200      	movs	r2, #0
 80043b6:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80043b8:	f7fd fc72 	bl	8001ca0 <HAL_GetTick>
 80043bc:	4602      	mov	r2, r0
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	68ba      	ldr	r2, [r7, #8]
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d302      	bcc.n	80043ce <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d119      	bne.n	8004402 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80043ce:	7dfb      	ldrb	r3, [r7, #23]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d116      	bne.n	8004402 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	699b      	ldr	r3, [r3, #24]
 80043da:	f003 0304 	and.w	r3, r3, #4
 80043de:	2b04      	cmp	r3, #4
 80043e0:	d00f      	beq.n	8004402 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043e6:	f043 0220 	orr.w	r2, r3, #32
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2220      	movs	r2, #32
 80043f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2200      	movs	r2, #0
 80043fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	699b      	ldr	r3, [r3, #24]
 8004408:	f003 0304 	and.w	r3, r3, #4
 800440c:	2b04      	cmp	r3, #4
 800440e:	d002      	beq.n	8004416 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8004410:	7dfb      	ldrb	r3, [r7, #23]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d083      	beq.n	800431e <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8004416:	7dfb      	ldrb	r3, [r7, #23]
}
 8004418:	4618      	mov	r0, r3
 800441a:	3718      	adds	r7, #24
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}
 8004420:	fe00e800 	.word	0xfe00e800

08004424 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b08a      	sub	sp, #40	@ 0x28
 8004428:	af00      	add	r7, sp, #0
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004430:	2300      	movs	r3, #0
 8004432:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	699b      	ldr	r3, [r3, #24]
 800443c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800443e:	2300      	movs	r3, #0
 8004440:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004446:	69bb      	ldr	r3, [r7, #24]
 8004448:	f003 0310 	and.w	r3, r3, #16
 800444c:	2b00      	cmp	r3, #0
 800444e:	d068      	beq.n	8004522 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	2210      	movs	r2, #16
 8004456:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004458:	e049      	b.n	80044ee <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004460:	d045      	beq.n	80044ee <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004462:	f7fd fc1d 	bl	8001ca0 <HAL_GetTick>
 8004466:	4602      	mov	r2, r0
 8004468:	69fb      	ldr	r3, [r7, #28]
 800446a:	1ad3      	subs	r3, r2, r3
 800446c:	68ba      	ldr	r2, [r7, #8]
 800446e:	429a      	cmp	r2, r3
 8004470:	d302      	bcc.n	8004478 <I2C_IsErrorOccurred+0x54>
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d13a      	bne.n	80044ee <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004482:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800448a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	699b      	ldr	r3, [r3, #24]
 8004492:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004496:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800449a:	d121      	bne.n	80044e0 <I2C_IsErrorOccurred+0xbc>
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80044a2:	d01d      	beq.n	80044e0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80044a4:	7cfb      	ldrb	r3, [r7, #19]
 80044a6:	2b20      	cmp	r3, #32
 80044a8:	d01a      	beq.n	80044e0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	685a      	ldr	r2, [r3, #4]
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80044b8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80044ba:	f7fd fbf1 	bl	8001ca0 <HAL_GetTick>
 80044be:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80044c0:	e00e      	b.n	80044e0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80044c2:	f7fd fbed 	bl	8001ca0 <HAL_GetTick>
 80044c6:	4602      	mov	r2, r0
 80044c8:	69fb      	ldr	r3, [r7, #28]
 80044ca:	1ad3      	subs	r3, r2, r3
 80044cc:	2b19      	cmp	r3, #25
 80044ce:	d907      	bls.n	80044e0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80044d0:	6a3b      	ldr	r3, [r7, #32]
 80044d2:	f043 0320 	orr.w	r3, r3, #32
 80044d6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80044d8:	2301      	movs	r3, #1
 80044da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80044de:	e006      	b.n	80044ee <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	699b      	ldr	r3, [r3, #24]
 80044e6:	f003 0320 	and.w	r3, r3, #32
 80044ea:	2b20      	cmp	r3, #32
 80044ec:	d1e9      	bne.n	80044c2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	699b      	ldr	r3, [r3, #24]
 80044f4:	f003 0320 	and.w	r3, r3, #32
 80044f8:	2b20      	cmp	r3, #32
 80044fa:	d003      	beq.n	8004504 <I2C_IsErrorOccurred+0xe0>
 80044fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004500:	2b00      	cmp	r3, #0
 8004502:	d0aa      	beq.n	800445a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004504:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004508:	2b00      	cmp	r3, #0
 800450a:	d103      	bne.n	8004514 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2220      	movs	r2, #32
 8004512:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004514:	6a3b      	ldr	r3, [r7, #32]
 8004516:	f043 0304 	orr.w	r3, r3, #4
 800451a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800451c:	2301      	movs	r3, #1
 800451e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	699b      	ldr	r3, [r3, #24]
 8004528:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800452a:	69bb      	ldr	r3, [r7, #24]
 800452c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004530:	2b00      	cmp	r3, #0
 8004532:	d00b      	beq.n	800454c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004534:	6a3b      	ldr	r3, [r7, #32]
 8004536:	f043 0301 	orr.w	r3, r3, #1
 800453a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004544:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800454c:	69bb      	ldr	r3, [r7, #24]
 800454e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004552:	2b00      	cmp	r3, #0
 8004554:	d00b      	beq.n	800456e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004556:	6a3b      	ldr	r3, [r7, #32]
 8004558:	f043 0308 	orr.w	r3, r3, #8
 800455c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004566:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800456e:	69bb      	ldr	r3, [r7, #24]
 8004570:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004574:	2b00      	cmp	r3, #0
 8004576:	d00b      	beq.n	8004590 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004578:	6a3b      	ldr	r3, [r7, #32]
 800457a:	f043 0302 	orr.w	r3, r3, #2
 800457e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004588:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004590:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004594:	2b00      	cmp	r3, #0
 8004596:	d01c      	beq.n	80045d2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004598:	68f8      	ldr	r0, [r7, #12]
 800459a:	f7ff fdaf 	bl	80040fc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	6859      	ldr	r1, [r3, #4]
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681a      	ldr	r2, [r3, #0]
 80045a8:	4b0d      	ldr	r3, [pc, #52]	@ (80045e0 <I2C_IsErrorOccurred+0x1bc>)
 80045aa:	400b      	ands	r3, r1
 80045ac:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80045b2:	6a3b      	ldr	r3, [r7, #32]
 80045b4:	431a      	orrs	r2, r3
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2220      	movs	r2, #32
 80045be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2200      	movs	r2, #0
 80045c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2200      	movs	r2, #0
 80045ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80045d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	3728      	adds	r7, #40	@ 0x28
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}
 80045de:	bf00      	nop
 80045e0:	fe00e800 	.word	0xfe00e800

080045e4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b087      	sub	sp, #28
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	60f8      	str	r0, [r7, #12]
 80045ec:	607b      	str	r3, [r7, #4]
 80045ee:	460b      	mov	r3, r1
 80045f0:	817b      	strh	r3, [r7, #10]
 80045f2:	4613      	mov	r3, r2
 80045f4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80045f6:	897b      	ldrh	r3, [r7, #10]
 80045f8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80045fc:	7a7b      	ldrb	r3, [r7, #9]
 80045fe:	041b      	lsls	r3, r3, #16
 8004600:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004604:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800460a:	6a3b      	ldr	r3, [r7, #32]
 800460c:	4313      	orrs	r3, r2
 800460e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004612:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	685a      	ldr	r2, [r3, #4]
 800461a:	6a3b      	ldr	r3, [r7, #32]
 800461c:	0d5b      	lsrs	r3, r3, #21
 800461e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004622:	4b08      	ldr	r3, [pc, #32]	@ (8004644 <I2C_TransferConfig+0x60>)
 8004624:	430b      	orrs	r3, r1
 8004626:	43db      	mvns	r3, r3
 8004628:	ea02 0103 	and.w	r1, r2, r3
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	697a      	ldr	r2, [r7, #20]
 8004632:	430a      	orrs	r2, r1
 8004634:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004636:	bf00      	nop
 8004638:	371c      	adds	r7, #28
 800463a:	46bd      	mov	sp, r7
 800463c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004640:	4770      	bx	lr
 8004642:	bf00      	nop
 8004644:	03ff63ff 	.word	0x03ff63ff

08004648 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004648:	b480      	push	{r7}
 800464a:	b083      	sub	sp, #12
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
 8004650:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004658:	b2db      	uxtb	r3, r3
 800465a:	2b20      	cmp	r3, #32
 800465c:	d138      	bne.n	80046d0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004664:	2b01      	cmp	r3, #1
 8004666:	d101      	bne.n	800466c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004668:	2302      	movs	r3, #2
 800466a:	e032      	b.n	80046d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2201      	movs	r2, #1
 8004670:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2224      	movs	r2, #36	@ 0x24
 8004678:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f022 0201 	bic.w	r2, r2, #1
 800468a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	681a      	ldr	r2, [r3, #0]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800469a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	6819      	ldr	r1, [r3, #0]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	683a      	ldr	r2, [r7, #0]
 80046a8:	430a      	orrs	r2, r1
 80046aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f042 0201 	orr.w	r2, r2, #1
 80046ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2220      	movs	r2, #32
 80046c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2200      	movs	r2, #0
 80046c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80046cc:	2300      	movs	r3, #0
 80046ce:	e000      	b.n	80046d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80046d0:	2302      	movs	r3, #2
  }
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	370c      	adds	r7, #12
 80046d6:	46bd      	mov	sp, r7
 80046d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046dc:	4770      	bx	lr

080046de <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80046de:	b480      	push	{r7}
 80046e0:	b085      	sub	sp, #20
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	6078      	str	r0, [r7, #4]
 80046e6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046ee:	b2db      	uxtb	r3, r3
 80046f0:	2b20      	cmp	r3, #32
 80046f2:	d139      	bne.n	8004768 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d101      	bne.n	8004702 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80046fe:	2302      	movs	r3, #2
 8004700:	e033      	b.n	800476a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2201      	movs	r2, #1
 8004706:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2224      	movs	r2, #36	@ 0x24
 800470e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f022 0201 	bic.w	r2, r2, #1
 8004720:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004730:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	021b      	lsls	r3, r3, #8
 8004736:	68fa      	ldr	r2, [r7, #12]
 8004738:	4313      	orrs	r3, r2
 800473a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	68fa      	ldr	r2, [r7, #12]
 8004742:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	681a      	ldr	r2, [r3, #0]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f042 0201 	orr.w	r2, r2, #1
 8004752:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2220      	movs	r2, #32
 8004758:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2200      	movs	r2, #0
 8004760:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004764:	2300      	movs	r3, #0
 8004766:	e000      	b.n	800476a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004768:	2302      	movs	r3, #2
  }
}
 800476a:	4618      	mov	r0, r3
 800476c:	3714      	adds	r7, #20
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
	...

08004778 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 800477e:	af00      	add	r7, sp, #0
 8004780:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004784:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004788:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800478a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800478e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d102      	bne.n	800479e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	f001 b83a 	b.w	8005812 <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800479e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80047a2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f003 0301 	and.w	r3, r3, #1
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	f000 816f 	beq.w	8004a92 <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80047b4:	4bb5      	ldr	r3, [pc, #724]	@ (8004a8c <HAL_RCC_OscConfig+0x314>)
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	f003 030c 	and.w	r3, r3, #12
 80047bc:	2b04      	cmp	r3, #4
 80047be:	d00c      	beq.n	80047da <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80047c0:	4bb2      	ldr	r3, [pc, #712]	@ (8004a8c <HAL_RCC_OscConfig+0x314>)
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	f003 030c 	and.w	r3, r3, #12
 80047c8:	2b08      	cmp	r3, #8
 80047ca:	d15c      	bne.n	8004886 <HAL_RCC_OscConfig+0x10e>
 80047cc:	4baf      	ldr	r3, [pc, #700]	@ (8004a8c <HAL_RCC_OscConfig+0x314>)
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 80047d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047d8:	d155      	bne.n	8004886 <HAL_RCC_OscConfig+0x10e>
 80047da:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80047de:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047e2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80047e6:	fa93 f3a3 	rbit	r3, r3
 80047ea:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80047ee:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047f2:	fab3 f383 	clz	r3, r3
 80047f6:	b2db      	uxtb	r3, r3
 80047f8:	095b      	lsrs	r3, r3, #5
 80047fa:	b2db      	uxtb	r3, r3
 80047fc:	f043 0301 	orr.w	r3, r3, #1
 8004800:	b2db      	uxtb	r3, r3
 8004802:	2b01      	cmp	r3, #1
 8004804:	d102      	bne.n	800480c <HAL_RCC_OscConfig+0x94>
 8004806:	4ba1      	ldr	r3, [pc, #644]	@ (8004a8c <HAL_RCC_OscConfig+0x314>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	e015      	b.n	8004838 <HAL_RCC_OscConfig+0xc0>
 800480c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004810:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004814:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8004818:	fa93 f3a3 	rbit	r3, r3
 800481c:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8004820:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004824:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8004828:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 800482c:	fa93 f3a3 	rbit	r3, r3
 8004830:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8004834:	4b95      	ldr	r3, [pc, #596]	@ (8004a8c <HAL_RCC_OscConfig+0x314>)
 8004836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004838:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800483c:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8004840:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8004844:	fa92 f2a2 	rbit	r2, r2
 8004848:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 800484c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8004850:	fab2 f282 	clz	r2, r2
 8004854:	b2d2      	uxtb	r2, r2
 8004856:	f042 0220 	orr.w	r2, r2, #32
 800485a:	b2d2      	uxtb	r2, r2
 800485c:	f002 021f 	and.w	r2, r2, #31
 8004860:	2101      	movs	r1, #1
 8004862:	fa01 f202 	lsl.w	r2, r1, r2
 8004866:	4013      	ands	r3, r2
 8004868:	2b00      	cmp	r3, #0
 800486a:	f000 8111 	beq.w	8004a90 <HAL_RCC_OscConfig+0x318>
 800486e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004872:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	2b00      	cmp	r3, #0
 800487c:	f040 8108 	bne.w	8004a90 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8004880:	2301      	movs	r3, #1
 8004882:	f000 bfc6 	b.w	8005812 <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004886:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800488a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004896:	d106      	bne.n	80048a6 <HAL_RCC_OscConfig+0x12e>
 8004898:	4b7c      	ldr	r3, [pc, #496]	@ (8004a8c <HAL_RCC_OscConfig+0x314>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a7b      	ldr	r2, [pc, #492]	@ (8004a8c <HAL_RCC_OscConfig+0x314>)
 800489e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048a2:	6013      	str	r3, [r2, #0]
 80048a4:	e036      	b.n	8004914 <HAL_RCC_OscConfig+0x19c>
 80048a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80048aa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d10c      	bne.n	80048d0 <HAL_RCC_OscConfig+0x158>
 80048b6:	4b75      	ldr	r3, [pc, #468]	@ (8004a8c <HAL_RCC_OscConfig+0x314>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a74      	ldr	r2, [pc, #464]	@ (8004a8c <HAL_RCC_OscConfig+0x314>)
 80048bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048c0:	6013      	str	r3, [r2, #0]
 80048c2:	4b72      	ldr	r3, [pc, #456]	@ (8004a8c <HAL_RCC_OscConfig+0x314>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a71      	ldr	r2, [pc, #452]	@ (8004a8c <HAL_RCC_OscConfig+0x314>)
 80048c8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80048cc:	6013      	str	r3, [r2, #0]
 80048ce:	e021      	b.n	8004914 <HAL_RCC_OscConfig+0x19c>
 80048d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80048d4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80048e0:	d10c      	bne.n	80048fc <HAL_RCC_OscConfig+0x184>
 80048e2:	4b6a      	ldr	r3, [pc, #424]	@ (8004a8c <HAL_RCC_OscConfig+0x314>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a69      	ldr	r2, [pc, #420]	@ (8004a8c <HAL_RCC_OscConfig+0x314>)
 80048e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80048ec:	6013      	str	r3, [r2, #0]
 80048ee:	4b67      	ldr	r3, [pc, #412]	@ (8004a8c <HAL_RCC_OscConfig+0x314>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a66      	ldr	r2, [pc, #408]	@ (8004a8c <HAL_RCC_OscConfig+0x314>)
 80048f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048f8:	6013      	str	r3, [r2, #0]
 80048fa:	e00b      	b.n	8004914 <HAL_RCC_OscConfig+0x19c>
 80048fc:	4b63      	ldr	r3, [pc, #396]	@ (8004a8c <HAL_RCC_OscConfig+0x314>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a62      	ldr	r2, [pc, #392]	@ (8004a8c <HAL_RCC_OscConfig+0x314>)
 8004902:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004906:	6013      	str	r3, [r2, #0]
 8004908:	4b60      	ldr	r3, [pc, #384]	@ (8004a8c <HAL_RCC_OscConfig+0x314>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a5f      	ldr	r2, [pc, #380]	@ (8004a8c <HAL_RCC_OscConfig+0x314>)
 800490e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004912:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004914:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004918:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d059      	beq.n	80049d8 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004924:	f7fd f9bc 	bl	8001ca0 <HAL_GetTick>
 8004928:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800492c:	e00a      	b.n	8004944 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800492e:	f7fd f9b7 	bl	8001ca0 <HAL_GetTick>
 8004932:	4602      	mov	r2, r0
 8004934:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004938:	1ad3      	subs	r3, r2, r3
 800493a:	2b64      	cmp	r3, #100	@ 0x64
 800493c:	d902      	bls.n	8004944 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800493e:	2303      	movs	r3, #3
 8004940:	f000 bf67 	b.w	8005812 <HAL_RCC_OscConfig+0x109a>
 8004944:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004948:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800494c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8004950:	fa93 f3a3 	rbit	r3, r3
 8004954:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8004958:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800495c:	fab3 f383 	clz	r3, r3
 8004960:	b2db      	uxtb	r3, r3
 8004962:	095b      	lsrs	r3, r3, #5
 8004964:	b2db      	uxtb	r3, r3
 8004966:	f043 0301 	orr.w	r3, r3, #1
 800496a:	b2db      	uxtb	r3, r3
 800496c:	2b01      	cmp	r3, #1
 800496e:	d102      	bne.n	8004976 <HAL_RCC_OscConfig+0x1fe>
 8004970:	4b46      	ldr	r3, [pc, #280]	@ (8004a8c <HAL_RCC_OscConfig+0x314>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	e015      	b.n	80049a2 <HAL_RCC_OscConfig+0x22a>
 8004976:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800497a:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800497e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8004982:	fa93 f3a3 	rbit	r3, r3
 8004986:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 800498a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800498e:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8004992:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8004996:	fa93 f3a3 	rbit	r3, r3
 800499a:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 800499e:	4b3b      	ldr	r3, [pc, #236]	@ (8004a8c <HAL_RCC_OscConfig+0x314>)
 80049a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80049a6:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 80049aa:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 80049ae:	fa92 f2a2 	rbit	r2, r2
 80049b2:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 80049b6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80049ba:	fab2 f282 	clz	r2, r2
 80049be:	b2d2      	uxtb	r2, r2
 80049c0:	f042 0220 	orr.w	r2, r2, #32
 80049c4:	b2d2      	uxtb	r2, r2
 80049c6:	f002 021f 	and.w	r2, r2, #31
 80049ca:	2101      	movs	r1, #1
 80049cc:	fa01 f202 	lsl.w	r2, r1, r2
 80049d0:	4013      	ands	r3, r2
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d0ab      	beq.n	800492e <HAL_RCC_OscConfig+0x1b6>
 80049d6:	e05c      	b.n	8004a92 <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049d8:	f7fd f962 	bl	8001ca0 <HAL_GetTick>
 80049dc:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049e0:	e00a      	b.n	80049f8 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80049e2:	f7fd f95d 	bl	8001ca0 <HAL_GetTick>
 80049e6:	4602      	mov	r2, r0
 80049e8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80049ec:	1ad3      	subs	r3, r2, r3
 80049ee:	2b64      	cmp	r3, #100	@ 0x64
 80049f0:	d902      	bls.n	80049f8 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 80049f2:	2303      	movs	r3, #3
 80049f4:	f000 bf0d 	b.w	8005812 <HAL_RCC_OscConfig+0x109a>
 80049f8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80049fc:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a00:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8004a04:	fa93 f3a3 	rbit	r3, r3
 8004a08:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8004a0c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a10:	fab3 f383 	clz	r3, r3
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	095b      	lsrs	r3, r3, #5
 8004a18:	b2db      	uxtb	r3, r3
 8004a1a:	f043 0301 	orr.w	r3, r3, #1
 8004a1e:	b2db      	uxtb	r3, r3
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d102      	bne.n	8004a2a <HAL_RCC_OscConfig+0x2b2>
 8004a24:	4b19      	ldr	r3, [pc, #100]	@ (8004a8c <HAL_RCC_OscConfig+0x314>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	e015      	b.n	8004a56 <HAL_RCC_OscConfig+0x2de>
 8004a2a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004a2e:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a32:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8004a36:	fa93 f3a3 	rbit	r3, r3
 8004a3a:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8004a3e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004a42:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8004a46:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8004a4a:	fa93 f3a3 	rbit	r3, r3
 8004a4e:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8004a52:	4b0e      	ldr	r3, [pc, #56]	@ (8004a8c <HAL_RCC_OscConfig+0x314>)
 8004a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a56:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004a5a:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8004a5e:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8004a62:	fa92 f2a2 	rbit	r2, r2
 8004a66:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8004a6a:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8004a6e:	fab2 f282 	clz	r2, r2
 8004a72:	b2d2      	uxtb	r2, r2
 8004a74:	f042 0220 	orr.w	r2, r2, #32
 8004a78:	b2d2      	uxtb	r2, r2
 8004a7a:	f002 021f 	and.w	r2, r2, #31
 8004a7e:	2101      	movs	r1, #1
 8004a80:	fa01 f202 	lsl.w	r2, r1, r2
 8004a84:	4013      	ands	r3, r2
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d1ab      	bne.n	80049e2 <HAL_RCC_OscConfig+0x26a>
 8004a8a:	e002      	b.n	8004a92 <HAL_RCC_OscConfig+0x31a>
 8004a8c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a92:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a96:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f003 0302 	and.w	r3, r3, #2
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	f000 817f 	beq.w	8004da6 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004aa8:	4ba7      	ldr	r3, [pc, #668]	@ (8004d48 <HAL_RCC_OscConfig+0x5d0>)
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	f003 030c 	and.w	r3, r3, #12
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d00c      	beq.n	8004ace <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004ab4:	4ba4      	ldr	r3, [pc, #656]	@ (8004d48 <HAL_RCC_OscConfig+0x5d0>)
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	f003 030c 	and.w	r3, r3, #12
 8004abc:	2b08      	cmp	r3, #8
 8004abe:	d173      	bne.n	8004ba8 <HAL_RCC_OscConfig+0x430>
 8004ac0:	4ba1      	ldr	r3, [pc, #644]	@ (8004d48 <HAL_RCC_OscConfig+0x5d0>)
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8004ac8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004acc:	d16c      	bne.n	8004ba8 <HAL_RCC_OscConfig+0x430>
 8004ace:	2302      	movs	r3, #2
 8004ad0:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ad4:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8004ad8:	fa93 f3a3 	rbit	r3, r3
 8004adc:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8004ae0:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ae4:	fab3 f383 	clz	r3, r3
 8004ae8:	b2db      	uxtb	r3, r3
 8004aea:	095b      	lsrs	r3, r3, #5
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	f043 0301 	orr.w	r3, r3, #1
 8004af2:	b2db      	uxtb	r3, r3
 8004af4:	2b01      	cmp	r3, #1
 8004af6:	d102      	bne.n	8004afe <HAL_RCC_OscConfig+0x386>
 8004af8:	4b93      	ldr	r3, [pc, #588]	@ (8004d48 <HAL_RCC_OscConfig+0x5d0>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	e013      	b.n	8004b26 <HAL_RCC_OscConfig+0x3ae>
 8004afe:	2302      	movs	r3, #2
 8004b00:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b04:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8004b08:	fa93 f3a3 	rbit	r3, r3
 8004b0c:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8004b10:	2302      	movs	r3, #2
 8004b12:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8004b16:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8004b1a:	fa93 f3a3 	rbit	r3, r3
 8004b1e:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8004b22:	4b89      	ldr	r3, [pc, #548]	@ (8004d48 <HAL_RCC_OscConfig+0x5d0>)
 8004b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b26:	2202      	movs	r2, #2
 8004b28:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8004b2c:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8004b30:	fa92 f2a2 	rbit	r2, r2
 8004b34:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8004b38:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8004b3c:	fab2 f282 	clz	r2, r2
 8004b40:	b2d2      	uxtb	r2, r2
 8004b42:	f042 0220 	orr.w	r2, r2, #32
 8004b46:	b2d2      	uxtb	r2, r2
 8004b48:	f002 021f 	and.w	r2, r2, #31
 8004b4c:	2101      	movs	r1, #1
 8004b4e:	fa01 f202 	lsl.w	r2, r1, r2
 8004b52:	4013      	ands	r3, r2
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d00a      	beq.n	8004b6e <HAL_RCC_OscConfig+0x3f6>
 8004b58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b5c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	68db      	ldr	r3, [r3, #12]
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d002      	beq.n	8004b6e <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	f000 be52 	b.w	8005812 <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b6e:	4b76      	ldr	r3, [pc, #472]	@ (8004d48 <HAL_RCC_OscConfig+0x5d0>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b76:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b7a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	691b      	ldr	r3, [r3, #16]
 8004b82:	21f8      	movs	r1, #248	@ 0xf8
 8004b84:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b88:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8004b8c:	fa91 f1a1 	rbit	r1, r1
 8004b90:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 8004b94:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8004b98:	fab1 f181 	clz	r1, r1
 8004b9c:	b2c9      	uxtb	r1, r1
 8004b9e:	408b      	lsls	r3, r1
 8004ba0:	4969      	ldr	r1, [pc, #420]	@ (8004d48 <HAL_RCC_OscConfig+0x5d0>)
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ba6:	e0fe      	b.n	8004da6 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ba8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004bac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	f000 8088 	beq.w	8004cca <HAL_RCC_OscConfig+0x552>
 8004bba:	2301      	movs	r3, #1
 8004bbc:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bc0:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8004bc4:	fa93 f3a3 	rbit	r3, r3
 8004bc8:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8004bcc:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004bd0:	fab3 f383 	clz	r3, r3
 8004bd4:	b2db      	uxtb	r3, r3
 8004bd6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004bda:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004bde:	009b      	lsls	r3, r3, #2
 8004be0:	461a      	mov	r2, r3
 8004be2:	2301      	movs	r3, #1
 8004be4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004be6:	f7fd f85b 	bl	8001ca0 <HAL_GetTick>
 8004bea:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bee:	e00a      	b.n	8004c06 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004bf0:	f7fd f856 	bl	8001ca0 <HAL_GetTick>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	2b02      	cmp	r3, #2
 8004bfe:	d902      	bls.n	8004c06 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004c00:	2303      	movs	r3, #3
 8004c02:	f000 be06 	b.w	8005812 <HAL_RCC_OscConfig+0x109a>
 8004c06:	2302      	movs	r3, #2
 8004c08:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c0c:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8004c10:	fa93 f3a3 	rbit	r3, r3
 8004c14:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8004c18:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c1c:	fab3 f383 	clz	r3, r3
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	095b      	lsrs	r3, r3, #5
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	f043 0301 	orr.w	r3, r3, #1
 8004c2a:	b2db      	uxtb	r3, r3
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d102      	bne.n	8004c36 <HAL_RCC_OscConfig+0x4be>
 8004c30:	4b45      	ldr	r3, [pc, #276]	@ (8004d48 <HAL_RCC_OscConfig+0x5d0>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	e013      	b.n	8004c5e <HAL_RCC_OscConfig+0x4e6>
 8004c36:	2302      	movs	r3, #2
 8004c38:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c3c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8004c40:	fa93 f3a3 	rbit	r3, r3
 8004c44:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8004c48:	2302      	movs	r3, #2
 8004c4a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8004c4e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8004c52:	fa93 f3a3 	rbit	r3, r3
 8004c56:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8004c5a:	4b3b      	ldr	r3, [pc, #236]	@ (8004d48 <HAL_RCC_OscConfig+0x5d0>)
 8004c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c5e:	2202      	movs	r2, #2
 8004c60:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8004c64:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8004c68:	fa92 f2a2 	rbit	r2, r2
 8004c6c:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8004c70:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8004c74:	fab2 f282 	clz	r2, r2
 8004c78:	b2d2      	uxtb	r2, r2
 8004c7a:	f042 0220 	orr.w	r2, r2, #32
 8004c7e:	b2d2      	uxtb	r2, r2
 8004c80:	f002 021f 	and.w	r2, r2, #31
 8004c84:	2101      	movs	r1, #1
 8004c86:	fa01 f202 	lsl.w	r2, r1, r2
 8004c8a:	4013      	ands	r3, r2
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d0af      	beq.n	8004bf0 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c90:	4b2d      	ldr	r3, [pc, #180]	@ (8004d48 <HAL_RCC_OscConfig+0x5d0>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004c98:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c9c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	691b      	ldr	r3, [r3, #16]
 8004ca4:	21f8      	movs	r1, #248	@ 0xf8
 8004ca6:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004caa:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8004cae:	fa91 f1a1 	rbit	r1, r1
 8004cb2:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8004cb6:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8004cba:	fab1 f181 	clz	r1, r1
 8004cbe:	b2c9      	uxtb	r1, r1
 8004cc0:	408b      	lsls	r3, r1
 8004cc2:	4921      	ldr	r1, [pc, #132]	@ (8004d48 <HAL_RCC_OscConfig+0x5d0>)
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	600b      	str	r3, [r1, #0]
 8004cc8:	e06d      	b.n	8004da6 <HAL_RCC_OscConfig+0x62e>
 8004cca:	2301      	movs	r3, #1
 8004ccc:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cd0:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8004cd4:	fa93 f3a3 	rbit	r3, r3
 8004cd8:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8004cdc:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ce0:	fab3 f383 	clz	r3, r3
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004cea:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004cee:	009b      	lsls	r3, r3, #2
 8004cf0:	461a      	mov	r2, r3
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cf6:	f7fc ffd3 	bl	8001ca0 <HAL_GetTick>
 8004cfa:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cfe:	e00a      	b.n	8004d16 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d00:	f7fc ffce 	bl	8001ca0 <HAL_GetTick>
 8004d04:	4602      	mov	r2, r0
 8004d06:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004d0a:	1ad3      	subs	r3, r2, r3
 8004d0c:	2b02      	cmp	r3, #2
 8004d0e:	d902      	bls.n	8004d16 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8004d10:	2303      	movs	r3, #3
 8004d12:	f000 bd7e 	b.w	8005812 <HAL_RCC_OscConfig+0x109a>
 8004d16:	2302      	movs	r3, #2
 8004d18:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d1c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004d20:	fa93 f3a3 	rbit	r3, r3
 8004d24:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8004d28:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d2c:	fab3 f383 	clz	r3, r3
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	095b      	lsrs	r3, r3, #5
 8004d34:	b2db      	uxtb	r3, r3
 8004d36:	f043 0301 	orr.w	r3, r3, #1
 8004d3a:	b2db      	uxtb	r3, r3
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d105      	bne.n	8004d4c <HAL_RCC_OscConfig+0x5d4>
 8004d40:	4b01      	ldr	r3, [pc, #4]	@ (8004d48 <HAL_RCC_OscConfig+0x5d0>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	e016      	b.n	8004d74 <HAL_RCC_OscConfig+0x5fc>
 8004d46:	bf00      	nop
 8004d48:	40021000 	.word	0x40021000
 8004d4c:	2302      	movs	r3, #2
 8004d4e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d52:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004d56:	fa93 f3a3 	rbit	r3, r3
 8004d5a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8004d5e:	2302      	movs	r3, #2
 8004d60:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8004d64:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8004d68:	fa93 f3a3 	rbit	r3, r3
 8004d6c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8004d70:	4bbf      	ldr	r3, [pc, #764]	@ (8005070 <HAL_RCC_OscConfig+0x8f8>)
 8004d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d74:	2202      	movs	r2, #2
 8004d76:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8004d7a:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8004d7e:	fa92 f2a2 	rbit	r2, r2
 8004d82:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 8004d86:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8004d8a:	fab2 f282 	clz	r2, r2
 8004d8e:	b2d2      	uxtb	r2, r2
 8004d90:	f042 0220 	orr.w	r2, r2, #32
 8004d94:	b2d2      	uxtb	r2, r2
 8004d96:	f002 021f 	and.w	r2, r2, #31
 8004d9a:	2101      	movs	r1, #1
 8004d9c:	fa01 f202 	lsl.w	r2, r1, r2
 8004da0:	4013      	ands	r3, r2
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d1ac      	bne.n	8004d00 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004da6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004daa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f003 0308 	and.w	r3, r3, #8
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	f000 8113 	beq.w	8004fe2 <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004dbc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004dc0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	695b      	ldr	r3, [r3, #20]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d07c      	beq.n	8004ec6 <HAL_RCC_OscConfig+0x74e>
 8004dcc:	2301      	movs	r3, #1
 8004dce:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dd6:	fa93 f3a3 	rbit	r3, r3
 8004dda:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8004dde:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004de2:	fab3 f383 	clz	r3, r3
 8004de6:	b2db      	uxtb	r3, r3
 8004de8:	461a      	mov	r2, r3
 8004dea:	4ba2      	ldr	r3, [pc, #648]	@ (8005074 <HAL_RCC_OscConfig+0x8fc>)
 8004dec:	4413      	add	r3, r2
 8004dee:	009b      	lsls	r3, r3, #2
 8004df0:	461a      	mov	r2, r3
 8004df2:	2301      	movs	r3, #1
 8004df4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004df6:	f7fc ff53 	bl	8001ca0 <HAL_GetTick>
 8004dfa:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004dfe:	e00a      	b.n	8004e16 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e00:	f7fc ff4e 	bl	8001ca0 <HAL_GetTick>
 8004e04:	4602      	mov	r2, r0
 8004e06:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004e0a:	1ad3      	subs	r3, r2, r3
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	d902      	bls.n	8004e16 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8004e10:	2303      	movs	r3, #3
 8004e12:	f000 bcfe 	b.w	8005812 <HAL_RCC_OscConfig+0x109a>
 8004e16:	2302      	movs	r3, #2
 8004e18:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e1c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e20:	fa93 f2a3 	rbit	r2, r3
 8004e24:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e28:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8004e2c:	601a      	str	r2, [r3, #0]
 8004e2e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e32:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004e36:	2202      	movs	r2, #2
 8004e38:	601a      	str	r2, [r3, #0]
 8004e3a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e3e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	fa93 f2a3 	rbit	r2, r3
 8004e48:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004e50:	601a      	str	r2, [r3, #0]
 8004e52:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e56:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004e5a:	2202      	movs	r2, #2
 8004e5c:	601a      	str	r2, [r3, #0]
 8004e5e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e62:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	fa93 f2a3 	rbit	r2, r3
 8004e6c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e70:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004e74:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e76:	4b7e      	ldr	r3, [pc, #504]	@ (8005070 <HAL_RCC_OscConfig+0x8f8>)
 8004e78:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004e7a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e7e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8004e82:	2102      	movs	r1, #2
 8004e84:	6019      	str	r1, [r3, #0]
 8004e86:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e8a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	fa93 f1a3 	rbit	r1, r3
 8004e94:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e98:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004e9c:	6019      	str	r1, [r3, #0]
  return result;
 8004e9e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ea2:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	fab3 f383 	clz	r3, r3
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004eb2:	b2db      	uxtb	r3, r3
 8004eb4:	f003 031f 	and.w	r3, r3, #31
 8004eb8:	2101      	movs	r1, #1
 8004eba:	fa01 f303 	lsl.w	r3, r1, r3
 8004ebe:	4013      	ands	r3, r2
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d09d      	beq.n	8004e00 <HAL_RCC_OscConfig+0x688>
 8004ec4:	e08d      	b.n	8004fe2 <HAL_RCC_OscConfig+0x86a>
 8004ec6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004eca:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004ece:	2201      	movs	r2, #1
 8004ed0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ed2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ed6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	fa93 f2a3 	rbit	r2, r3
 8004ee0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ee4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8004ee8:	601a      	str	r2, [r3, #0]
  return result;
 8004eea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004eee:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8004ef2:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ef4:	fab3 f383 	clz	r3, r3
 8004ef8:	b2db      	uxtb	r3, r3
 8004efa:	461a      	mov	r2, r3
 8004efc:	4b5d      	ldr	r3, [pc, #372]	@ (8005074 <HAL_RCC_OscConfig+0x8fc>)
 8004efe:	4413      	add	r3, r2
 8004f00:	009b      	lsls	r3, r3, #2
 8004f02:	461a      	mov	r2, r3
 8004f04:	2300      	movs	r3, #0
 8004f06:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f08:	f7fc feca 	bl	8001ca0 <HAL_GetTick>
 8004f0c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f10:	e00a      	b.n	8004f28 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004f12:	f7fc fec5 	bl	8001ca0 <HAL_GetTick>
 8004f16:	4602      	mov	r2, r0
 8004f18:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004f1c:	1ad3      	subs	r3, r2, r3
 8004f1e:	2b02      	cmp	r3, #2
 8004f20:	d902      	bls.n	8004f28 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8004f22:	2303      	movs	r3, #3
 8004f24:	f000 bc75 	b.w	8005812 <HAL_RCC_OscConfig+0x109a>
 8004f28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f2c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8004f30:	2202      	movs	r2, #2
 8004f32:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f34:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f38:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	fa93 f2a3 	rbit	r2, r3
 8004f42:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f46:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004f4a:	601a      	str	r2, [r3, #0]
 8004f4c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f50:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004f54:	2202      	movs	r2, #2
 8004f56:	601a      	str	r2, [r3, #0]
 8004f58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f5c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	fa93 f2a3 	rbit	r2, r3
 8004f66:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f6a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004f6e:	601a      	str	r2, [r3, #0]
 8004f70:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f74:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004f78:	2202      	movs	r2, #2
 8004f7a:	601a      	str	r2, [r3, #0]
 8004f7c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f80:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	fa93 f2a3 	rbit	r2, r3
 8004f8a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f8e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8004f92:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f94:	4b36      	ldr	r3, [pc, #216]	@ (8005070 <HAL_RCC_OscConfig+0x8f8>)
 8004f96:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004f98:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f9c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004fa0:	2102      	movs	r1, #2
 8004fa2:	6019      	str	r1, [r3, #0]
 8004fa4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004fa8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	fa93 f1a3 	rbit	r1, r3
 8004fb2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004fb6:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8004fba:	6019      	str	r1, [r3, #0]
  return result;
 8004fbc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004fc0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	fab3 f383 	clz	r3, r3
 8004fca:	b2db      	uxtb	r3, r3
 8004fcc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004fd0:	b2db      	uxtb	r3, r3
 8004fd2:	f003 031f 	and.w	r3, r3, #31
 8004fd6:	2101      	movs	r1, #1
 8004fd8:	fa01 f303 	lsl.w	r3, r1, r3
 8004fdc:	4013      	ands	r3, r2
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d197      	bne.n	8004f12 <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fe2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004fe6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f003 0304 	and.w	r3, r3, #4
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	f000 81a5 	beq.w	8005342 <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ffe:	4b1c      	ldr	r3, [pc, #112]	@ (8005070 <HAL_RCC_OscConfig+0x8f8>)
 8005000:	69db      	ldr	r3, [r3, #28]
 8005002:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005006:	2b00      	cmp	r3, #0
 8005008:	d116      	bne.n	8005038 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800500a:	4b19      	ldr	r3, [pc, #100]	@ (8005070 <HAL_RCC_OscConfig+0x8f8>)
 800500c:	69db      	ldr	r3, [r3, #28]
 800500e:	4a18      	ldr	r2, [pc, #96]	@ (8005070 <HAL_RCC_OscConfig+0x8f8>)
 8005010:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005014:	61d3      	str	r3, [r2, #28]
 8005016:	4b16      	ldr	r3, [pc, #88]	@ (8005070 <HAL_RCC_OscConfig+0x8f8>)
 8005018:	69db      	ldr	r3, [r3, #28]
 800501a:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800501e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005022:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005026:	601a      	str	r2, [r3, #0]
 8005028:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800502c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005030:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8005032:	2301      	movs	r3, #1
 8005034:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005038:	4b0f      	ldr	r3, [pc, #60]	@ (8005078 <HAL_RCC_OscConfig+0x900>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005040:	2b00      	cmp	r3, #0
 8005042:	d121      	bne.n	8005088 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005044:	4b0c      	ldr	r3, [pc, #48]	@ (8005078 <HAL_RCC_OscConfig+0x900>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a0b      	ldr	r2, [pc, #44]	@ (8005078 <HAL_RCC_OscConfig+0x900>)
 800504a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800504e:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005050:	f7fc fe26 	bl	8001ca0 <HAL_GetTick>
 8005054:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005058:	e010      	b.n	800507c <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800505a:	f7fc fe21 	bl	8001ca0 <HAL_GetTick>
 800505e:	4602      	mov	r2, r0
 8005060:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005064:	1ad3      	subs	r3, r2, r3
 8005066:	2b64      	cmp	r3, #100	@ 0x64
 8005068:	d908      	bls.n	800507c <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 800506a:	2303      	movs	r3, #3
 800506c:	e3d1      	b.n	8005812 <HAL_RCC_OscConfig+0x109a>
 800506e:	bf00      	nop
 8005070:	40021000 	.word	0x40021000
 8005074:	10908120 	.word	0x10908120
 8005078:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800507c:	4b8d      	ldr	r3, [pc, #564]	@ (80052b4 <HAL_RCC_OscConfig+0xb3c>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005084:	2b00      	cmp	r3, #0
 8005086:	d0e8      	beq.n	800505a <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005088:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800508c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	689b      	ldr	r3, [r3, #8]
 8005094:	2b01      	cmp	r3, #1
 8005096:	d106      	bne.n	80050a6 <HAL_RCC_OscConfig+0x92e>
 8005098:	4b87      	ldr	r3, [pc, #540]	@ (80052b8 <HAL_RCC_OscConfig+0xb40>)
 800509a:	6a1b      	ldr	r3, [r3, #32]
 800509c:	4a86      	ldr	r2, [pc, #536]	@ (80052b8 <HAL_RCC_OscConfig+0xb40>)
 800509e:	f043 0301 	orr.w	r3, r3, #1
 80050a2:	6213      	str	r3, [r2, #32]
 80050a4:	e035      	b.n	8005112 <HAL_RCC_OscConfig+0x99a>
 80050a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80050aa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d10c      	bne.n	80050d0 <HAL_RCC_OscConfig+0x958>
 80050b6:	4b80      	ldr	r3, [pc, #512]	@ (80052b8 <HAL_RCC_OscConfig+0xb40>)
 80050b8:	6a1b      	ldr	r3, [r3, #32]
 80050ba:	4a7f      	ldr	r2, [pc, #508]	@ (80052b8 <HAL_RCC_OscConfig+0xb40>)
 80050bc:	f023 0301 	bic.w	r3, r3, #1
 80050c0:	6213      	str	r3, [r2, #32]
 80050c2:	4b7d      	ldr	r3, [pc, #500]	@ (80052b8 <HAL_RCC_OscConfig+0xb40>)
 80050c4:	6a1b      	ldr	r3, [r3, #32]
 80050c6:	4a7c      	ldr	r2, [pc, #496]	@ (80052b8 <HAL_RCC_OscConfig+0xb40>)
 80050c8:	f023 0304 	bic.w	r3, r3, #4
 80050cc:	6213      	str	r3, [r2, #32]
 80050ce:	e020      	b.n	8005112 <HAL_RCC_OscConfig+0x99a>
 80050d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80050d4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	2b05      	cmp	r3, #5
 80050de:	d10c      	bne.n	80050fa <HAL_RCC_OscConfig+0x982>
 80050e0:	4b75      	ldr	r3, [pc, #468]	@ (80052b8 <HAL_RCC_OscConfig+0xb40>)
 80050e2:	6a1b      	ldr	r3, [r3, #32]
 80050e4:	4a74      	ldr	r2, [pc, #464]	@ (80052b8 <HAL_RCC_OscConfig+0xb40>)
 80050e6:	f043 0304 	orr.w	r3, r3, #4
 80050ea:	6213      	str	r3, [r2, #32]
 80050ec:	4b72      	ldr	r3, [pc, #456]	@ (80052b8 <HAL_RCC_OscConfig+0xb40>)
 80050ee:	6a1b      	ldr	r3, [r3, #32]
 80050f0:	4a71      	ldr	r2, [pc, #452]	@ (80052b8 <HAL_RCC_OscConfig+0xb40>)
 80050f2:	f043 0301 	orr.w	r3, r3, #1
 80050f6:	6213      	str	r3, [r2, #32]
 80050f8:	e00b      	b.n	8005112 <HAL_RCC_OscConfig+0x99a>
 80050fa:	4b6f      	ldr	r3, [pc, #444]	@ (80052b8 <HAL_RCC_OscConfig+0xb40>)
 80050fc:	6a1b      	ldr	r3, [r3, #32]
 80050fe:	4a6e      	ldr	r2, [pc, #440]	@ (80052b8 <HAL_RCC_OscConfig+0xb40>)
 8005100:	f023 0301 	bic.w	r3, r3, #1
 8005104:	6213      	str	r3, [r2, #32]
 8005106:	4b6c      	ldr	r3, [pc, #432]	@ (80052b8 <HAL_RCC_OscConfig+0xb40>)
 8005108:	6a1b      	ldr	r3, [r3, #32]
 800510a:	4a6b      	ldr	r2, [pc, #428]	@ (80052b8 <HAL_RCC_OscConfig+0xb40>)
 800510c:	f023 0304 	bic.w	r3, r3, #4
 8005110:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005112:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005116:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	2b00      	cmp	r3, #0
 8005120:	f000 8081 	beq.w	8005226 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005124:	f7fc fdbc 	bl	8001ca0 <HAL_GetTick>
 8005128:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800512c:	e00b      	b.n	8005146 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800512e:	f7fc fdb7 	bl	8001ca0 <HAL_GetTick>
 8005132:	4602      	mov	r2, r0
 8005134:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005138:	1ad3      	subs	r3, r2, r3
 800513a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800513e:	4293      	cmp	r3, r2
 8005140:	d901      	bls.n	8005146 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8005142:	2303      	movs	r3, #3
 8005144:	e365      	b.n	8005812 <HAL_RCC_OscConfig+0x109a>
 8005146:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800514a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800514e:	2202      	movs	r2, #2
 8005150:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005152:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005156:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	fa93 f2a3 	rbit	r2, r3
 8005160:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005164:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8005168:	601a      	str	r2, [r3, #0]
 800516a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800516e:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8005172:	2202      	movs	r2, #2
 8005174:	601a      	str	r2, [r3, #0]
 8005176:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800517a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	fa93 f2a3 	rbit	r2, r3
 8005184:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005188:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800518c:	601a      	str	r2, [r3, #0]
  return result;
 800518e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005192:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8005196:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005198:	fab3 f383 	clz	r3, r3
 800519c:	b2db      	uxtb	r3, r3
 800519e:	095b      	lsrs	r3, r3, #5
 80051a0:	b2db      	uxtb	r3, r3
 80051a2:	f043 0302 	orr.w	r3, r3, #2
 80051a6:	b2db      	uxtb	r3, r3
 80051a8:	2b02      	cmp	r3, #2
 80051aa:	d102      	bne.n	80051b2 <HAL_RCC_OscConfig+0xa3a>
 80051ac:	4b42      	ldr	r3, [pc, #264]	@ (80052b8 <HAL_RCC_OscConfig+0xb40>)
 80051ae:	6a1b      	ldr	r3, [r3, #32]
 80051b0:	e013      	b.n	80051da <HAL_RCC_OscConfig+0xa62>
 80051b2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80051b6:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80051ba:	2202      	movs	r2, #2
 80051bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80051c2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	fa93 f2a3 	rbit	r2, r3
 80051cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80051d0:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 80051d4:	601a      	str	r2, [r3, #0]
 80051d6:	4b38      	ldr	r3, [pc, #224]	@ (80052b8 <HAL_RCC_OscConfig+0xb40>)
 80051d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051da:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80051de:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80051e2:	2102      	movs	r1, #2
 80051e4:	6011      	str	r1, [r2, #0]
 80051e6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80051ea:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80051ee:	6812      	ldr	r2, [r2, #0]
 80051f0:	fa92 f1a2 	rbit	r1, r2
 80051f4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80051f8:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 80051fc:	6011      	str	r1, [r2, #0]
  return result;
 80051fe:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005202:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8005206:	6812      	ldr	r2, [r2, #0]
 8005208:	fab2 f282 	clz	r2, r2
 800520c:	b2d2      	uxtb	r2, r2
 800520e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005212:	b2d2      	uxtb	r2, r2
 8005214:	f002 021f 	and.w	r2, r2, #31
 8005218:	2101      	movs	r1, #1
 800521a:	fa01 f202 	lsl.w	r2, r1, r2
 800521e:	4013      	ands	r3, r2
 8005220:	2b00      	cmp	r3, #0
 8005222:	d084      	beq.n	800512e <HAL_RCC_OscConfig+0x9b6>
 8005224:	e083      	b.n	800532e <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005226:	f7fc fd3b 	bl	8001ca0 <HAL_GetTick>
 800522a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800522e:	e00b      	b.n	8005248 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005230:	f7fc fd36 	bl	8001ca0 <HAL_GetTick>
 8005234:	4602      	mov	r2, r0
 8005236:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800523a:	1ad3      	subs	r3, r2, r3
 800523c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005240:	4293      	cmp	r3, r2
 8005242:	d901      	bls.n	8005248 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8005244:	2303      	movs	r3, #3
 8005246:	e2e4      	b.n	8005812 <HAL_RCC_OscConfig+0x109a>
 8005248:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800524c:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8005250:	2202      	movs	r2, #2
 8005252:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005254:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005258:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	fa93 f2a3 	rbit	r2, r3
 8005262:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005266:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800526a:	601a      	str	r2, [r3, #0]
 800526c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005270:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8005274:	2202      	movs	r2, #2
 8005276:	601a      	str	r2, [r3, #0]
 8005278:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800527c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	fa93 f2a3 	rbit	r2, r3
 8005286:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800528a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800528e:	601a      	str	r2, [r3, #0]
  return result;
 8005290:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005294:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8005298:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800529a:	fab3 f383 	clz	r3, r3
 800529e:	b2db      	uxtb	r3, r3
 80052a0:	095b      	lsrs	r3, r3, #5
 80052a2:	b2db      	uxtb	r3, r3
 80052a4:	f043 0302 	orr.w	r3, r3, #2
 80052a8:	b2db      	uxtb	r3, r3
 80052aa:	2b02      	cmp	r3, #2
 80052ac:	d106      	bne.n	80052bc <HAL_RCC_OscConfig+0xb44>
 80052ae:	4b02      	ldr	r3, [pc, #8]	@ (80052b8 <HAL_RCC_OscConfig+0xb40>)
 80052b0:	6a1b      	ldr	r3, [r3, #32]
 80052b2:	e017      	b.n	80052e4 <HAL_RCC_OscConfig+0xb6c>
 80052b4:	40007000 	.word	0x40007000
 80052b8:	40021000 	.word	0x40021000
 80052bc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80052c0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80052c4:	2202      	movs	r2, #2
 80052c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80052cc:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	fa93 f2a3 	rbit	r2, r3
 80052d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80052da:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 80052de:	601a      	str	r2, [r3, #0]
 80052e0:	4bb3      	ldr	r3, [pc, #716]	@ (80055b0 <HAL_RCC_OscConfig+0xe38>)
 80052e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80052e8:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80052ec:	2102      	movs	r1, #2
 80052ee:	6011      	str	r1, [r2, #0]
 80052f0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80052f4:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80052f8:	6812      	ldr	r2, [r2, #0]
 80052fa:	fa92 f1a2 	rbit	r1, r2
 80052fe:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005302:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8005306:	6011      	str	r1, [r2, #0]
  return result;
 8005308:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800530c:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8005310:	6812      	ldr	r2, [r2, #0]
 8005312:	fab2 f282 	clz	r2, r2
 8005316:	b2d2      	uxtb	r2, r2
 8005318:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800531c:	b2d2      	uxtb	r2, r2
 800531e:	f002 021f 	and.w	r2, r2, #31
 8005322:	2101      	movs	r1, #1
 8005324:	fa01 f202 	lsl.w	r2, r1, r2
 8005328:	4013      	ands	r3, r2
 800532a:	2b00      	cmp	r3, #0
 800532c:	d180      	bne.n	8005230 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800532e:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8005332:	2b01      	cmp	r3, #1
 8005334:	d105      	bne.n	8005342 <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005336:	4b9e      	ldr	r3, [pc, #632]	@ (80055b0 <HAL_RCC_OscConfig+0xe38>)
 8005338:	69db      	ldr	r3, [r3, #28]
 800533a:	4a9d      	ldr	r2, [pc, #628]	@ (80055b0 <HAL_RCC_OscConfig+0xe38>)
 800533c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005340:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005342:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005346:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	699b      	ldr	r3, [r3, #24]
 800534e:	2b00      	cmp	r3, #0
 8005350:	f000 825e 	beq.w	8005810 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005354:	4b96      	ldr	r3, [pc, #600]	@ (80055b0 <HAL_RCC_OscConfig+0xe38>)
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	f003 030c 	and.w	r3, r3, #12
 800535c:	2b08      	cmp	r3, #8
 800535e:	f000 821f 	beq.w	80057a0 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005362:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005366:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	699b      	ldr	r3, [r3, #24]
 800536e:	2b02      	cmp	r3, #2
 8005370:	f040 8170 	bne.w	8005654 <HAL_RCC_OscConfig+0xedc>
 8005374:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005378:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800537c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005380:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005382:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005386:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	fa93 f2a3 	rbit	r2, r3
 8005390:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005394:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8005398:	601a      	str	r2, [r3, #0]
  return result;
 800539a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800539e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80053a2:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053a4:	fab3 f383 	clz	r3, r3
 80053a8:	b2db      	uxtb	r3, r3
 80053aa:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80053ae:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80053b2:	009b      	lsls	r3, r3, #2
 80053b4:	461a      	mov	r2, r3
 80053b6:	2300      	movs	r3, #0
 80053b8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053ba:	f7fc fc71 	bl	8001ca0 <HAL_GetTick>
 80053be:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053c2:	e009      	b.n	80053d8 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80053c4:	f7fc fc6c 	bl	8001ca0 <HAL_GetTick>
 80053c8:	4602      	mov	r2, r0
 80053ca:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80053ce:	1ad3      	subs	r3, r2, r3
 80053d0:	2b02      	cmp	r3, #2
 80053d2:	d901      	bls.n	80053d8 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 80053d4:	2303      	movs	r3, #3
 80053d6:	e21c      	b.n	8005812 <HAL_RCC_OscConfig+0x109a>
 80053d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80053dc:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80053e0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80053e4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80053ea:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	fa93 f2a3 	rbit	r2, r3
 80053f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80053f8:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80053fc:	601a      	str	r2, [r3, #0]
  return result;
 80053fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005402:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8005406:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005408:	fab3 f383 	clz	r3, r3
 800540c:	b2db      	uxtb	r3, r3
 800540e:	095b      	lsrs	r3, r3, #5
 8005410:	b2db      	uxtb	r3, r3
 8005412:	f043 0301 	orr.w	r3, r3, #1
 8005416:	b2db      	uxtb	r3, r3
 8005418:	2b01      	cmp	r3, #1
 800541a:	d102      	bne.n	8005422 <HAL_RCC_OscConfig+0xcaa>
 800541c:	4b64      	ldr	r3, [pc, #400]	@ (80055b0 <HAL_RCC_OscConfig+0xe38>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	e027      	b.n	8005472 <HAL_RCC_OscConfig+0xcfa>
 8005422:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005426:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800542a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800542e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005430:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005434:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	fa93 f2a3 	rbit	r2, r3
 800543e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005442:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8005446:	601a      	str	r2, [r3, #0]
 8005448:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800544c:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8005450:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005454:	601a      	str	r2, [r3, #0]
 8005456:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800545a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	fa93 f2a3 	rbit	r2, r3
 8005464:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005468:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800546c:	601a      	str	r2, [r3, #0]
 800546e:	4b50      	ldr	r3, [pc, #320]	@ (80055b0 <HAL_RCC_OscConfig+0xe38>)
 8005470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005472:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005476:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800547a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800547e:	6011      	str	r1, [r2, #0]
 8005480:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005484:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8005488:	6812      	ldr	r2, [r2, #0]
 800548a:	fa92 f1a2 	rbit	r1, r2
 800548e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005492:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8005496:	6011      	str	r1, [r2, #0]
  return result;
 8005498:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800549c:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 80054a0:	6812      	ldr	r2, [r2, #0]
 80054a2:	fab2 f282 	clz	r2, r2
 80054a6:	b2d2      	uxtb	r2, r2
 80054a8:	f042 0220 	orr.w	r2, r2, #32
 80054ac:	b2d2      	uxtb	r2, r2
 80054ae:	f002 021f 	and.w	r2, r2, #31
 80054b2:	2101      	movs	r1, #1
 80054b4:	fa01 f202 	lsl.w	r2, r1, r2
 80054b8:	4013      	ands	r3, r2
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d182      	bne.n	80053c4 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80054be:	4b3c      	ldr	r3, [pc, #240]	@ (80055b0 <HAL_RCC_OscConfig+0xe38>)
 80054c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054c2:	f023 020f 	bic.w	r2, r3, #15
 80054c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80054ca:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054d2:	4937      	ldr	r1, [pc, #220]	@ (80055b0 <HAL_RCC_OscConfig+0xe38>)
 80054d4:	4313      	orrs	r3, r2
 80054d6:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80054d8:	4b35      	ldr	r3, [pc, #212]	@ (80055b0 <HAL_RCC_OscConfig+0xe38>)
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 80054e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80054e4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	6a19      	ldr	r1, [r3, #32]
 80054ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80054f0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	69db      	ldr	r3, [r3, #28]
 80054f8:	430b      	orrs	r3, r1
 80054fa:	492d      	ldr	r1, [pc, #180]	@ (80055b0 <HAL_RCC_OscConfig+0xe38>)
 80054fc:	4313      	orrs	r3, r2
 80054fe:	604b      	str	r3, [r1, #4]
 8005500:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005504:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005508:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800550c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800550e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005512:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	fa93 f2a3 	rbit	r2, r3
 800551c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005520:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8005524:	601a      	str	r2, [r3, #0]
  return result;
 8005526:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800552a:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800552e:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005530:	fab3 f383 	clz	r3, r3
 8005534:	b2db      	uxtb	r3, r3
 8005536:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800553a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800553e:	009b      	lsls	r3, r3, #2
 8005540:	461a      	mov	r2, r3
 8005542:	2301      	movs	r3, #1
 8005544:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005546:	f7fc fbab 	bl	8001ca0 <HAL_GetTick>
 800554a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800554e:	e009      	b.n	8005564 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005550:	f7fc fba6 	bl	8001ca0 <HAL_GetTick>
 8005554:	4602      	mov	r2, r0
 8005556:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800555a:	1ad3      	subs	r3, r2, r3
 800555c:	2b02      	cmp	r3, #2
 800555e:	d901      	bls.n	8005564 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8005560:	2303      	movs	r3, #3
 8005562:	e156      	b.n	8005812 <HAL_RCC_OscConfig+0x109a>
 8005564:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005568:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800556c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005570:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005572:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005576:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	fa93 f2a3 	rbit	r2, r3
 8005580:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005584:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8005588:	601a      	str	r2, [r3, #0]
  return result;
 800558a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800558e:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8005592:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005594:	fab3 f383 	clz	r3, r3
 8005598:	b2db      	uxtb	r3, r3
 800559a:	095b      	lsrs	r3, r3, #5
 800559c:	b2db      	uxtb	r3, r3
 800559e:	f043 0301 	orr.w	r3, r3, #1
 80055a2:	b2db      	uxtb	r3, r3
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	d105      	bne.n	80055b4 <HAL_RCC_OscConfig+0xe3c>
 80055a8:	4b01      	ldr	r3, [pc, #4]	@ (80055b0 <HAL_RCC_OscConfig+0xe38>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	e02a      	b.n	8005604 <HAL_RCC_OscConfig+0xe8c>
 80055ae:	bf00      	nop
 80055b0:	40021000 	.word	0x40021000
 80055b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80055b8:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80055bc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80055c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80055c6:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	fa93 f2a3 	rbit	r2, r3
 80055d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80055d4:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80055d8:	601a      	str	r2, [r3, #0]
 80055da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80055de:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80055e2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80055e6:	601a      	str	r2, [r3, #0]
 80055e8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80055ec:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	fa93 f2a3 	rbit	r2, r3
 80055f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80055fa:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 80055fe:	601a      	str	r2, [r3, #0]
 8005600:	4b86      	ldr	r3, [pc, #536]	@ (800581c <HAL_RCC_OscConfig+0x10a4>)
 8005602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005604:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005608:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800560c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8005610:	6011      	str	r1, [r2, #0]
 8005612:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005616:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800561a:	6812      	ldr	r2, [r2, #0]
 800561c:	fa92 f1a2 	rbit	r1, r2
 8005620:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005624:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8005628:	6011      	str	r1, [r2, #0]
  return result;
 800562a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800562e:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8005632:	6812      	ldr	r2, [r2, #0]
 8005634:	fab2 f282 	clz	r2, r2
 8005638:	b2d2      	uxtb	r2, r2
 800563a:	f042 0220 	orr.w	r2, r2, #32
 800563e:	b2d2      	uxtb	r2, r2
 8005640:	f002 021f 	and.w	r2, r2, #31
 8005644:	2101      	movs	r1, #1
 8005646:	fa01 f202 	lsl.w	r2, r1, r2
 800564a:	4013      	ands	r3, r2
 800564c:	2b00      	cmp	r3, #0
 800564e:	f43f af7f 	beq.w	8005550 <HAL_RCC_OscConfig+0xdd8>
 8005652:	e0dd      	b.n	8005810 <HAL_RCC_OscConfig+0x1098>
 8005654:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005658:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800565c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005660:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005662:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005666:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	fa93 f2a3 	rbit	r2, r3
 8005670:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005674:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8005678:	601a      	str	r2, [r3, #0]
  return result;
 800567a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800567e:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8005682:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005684:	fab3 f383 	clz	r3, r3
 8005688:	b2db      	uxtb	r3, r3
 800568a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800568e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005692:	009b      	lsls	r3, r3, #2
 8005694:	461a      	mov	r2, r3
 8005696:	2300      	movs	r3, #0
 8005698:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800569a:	f7fc fb01 	bl	8001ca0 <HAL_GetTick>
 800569e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80056a2:	e009      	b.n	80056b8 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056a4:	f7fc fafc 	bl	8001ca0 <HAL_GetTick>
 80056a8:	4602      	mov	r2, r0
 80056aa:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80056ae:	1ad3      	subs	r3, r2, r3
 80056b0:	2b02      	cmp	r3, #2
 80056b2:	d901      	bls.n	80056b8 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 80056b4:	2303      	movs	r3, #3
 80056b6:	e0ac      	b.n	8005812 <HAL_RCC_OscConfig+0x109a>
 80056b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80056bc:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80056c0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80056c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80056ca:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	fa93 f2a3 	rbit	r2, r3
 80056d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80056d8:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80056dc:	601a      	str	r2, [r3, #0]
  return result;
 80056de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80056e2:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80056e6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80056e8:	fab3 f383 	clz	r3, r3
 80056ec:	b2db      	uxtb	r3, r3
 80056ee:	095b      	lsrs	r3, r3, #5
 80056f0:	b2db      	uxtb	r3, r3
 80056f2:	f043 0301 	orr.w	r3, r3, #1
 80056f6:	b2db      	uxtb	r3, r3
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d102      	bne.n	8005702 <HAL_RCC_OscConfig+0xf8a>
 80056fc:	4b47      	ldr	r3, [pc, #284]	@ (800581c <HAL_RCC_OscConfig+0x10a4>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	e027      	b.n	8005752 <HAL_RCC_OscConfig+0xfda>
 8005702:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005706:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800570a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800570e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005710:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005714:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	fa93 f2a3 	rbit	r2, r3
 800571e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005722:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8005726:	601a      	str	r2, [r3, #0]
 8005728:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800572c:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8005730:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005734:	601a      	str	r2, [r3, #0]
 8005736:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800573a:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	fa93 f2a3 	rbit	r2, r3
 8005744:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005748:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 800574c:	601a      	str	r2, [r3, #0]
 800574e:	4b33      	ldr	r3, [pc, #204]	@ (800581c <HAL_RCC_OscConfig+0x10a4>)
 8005750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005752:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005756:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800575a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800575e:	6011      	str	r1, [r2, #0]
 8005760:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005764:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8005768:	6812      	ldr	r2, [r2, #0]
 800576a:	fa92 f1a2 	rbit	r1, r2
 800576e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005772:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8005776:	6011      	str	r1, [r2, #0]
  return result;
 8005778:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800577c:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8005780:	6812      	ldr	r2, [r2, #0]
 8005782:	fab2 f282 	clz	r2, r2
 8005786:	b2d2      	uxtb	r2, r2
 8005788:	f042 0220 	orr.w	r2, r2, #32
 800578c:	b2d2      	uxtb	r2, r2
 800578e:	f002 021f 	and.w	r2, r2, #31
 8005792:	2101      	movs	r1, #1
 8005794:	fa01 f202 	lsl.w	r2, r1, r2
 8005798:	4013      	ands	r3, r2
 800579a:	2b00      	cmp	r3, #0
 800579c:	d182      	bne.n	80056a4 <HAL_RCC_OscConfig+0xf2c>
 800579e:	e037      	b.n	8005810 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80057a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80057a4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	699b      	ldr	r3, [r3, #24]
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d101      	bne.n	80057b4 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 80057b0:	2301      	movs	r3, #1
 80057b2:	e02e      	b.n	8005812 <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80057b4:	4b19      	ldr	r3, [pc, #100]	@ (800581c <HAL_RCC_OscConfig+0x10a4>)
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80057bc:	4b17      	ldr	r3, [pc, #92]	@ (800581c <HAL_RCC_OscConfig+0x10a4>)
 80057be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057c0:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80057c4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80057c8:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 80057cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80057d0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	69db      	ldr	r3, [r3, #28]
 80057d8:	429a      	cmp	r2, r3
 80057da:	d117      	bne.n	800580c <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80057dc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80057e0:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80057e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80057e8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80057f0:	429a      	cmp	r2, r3
 80057f2:	d10b      	bne.n	800580c <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80057f4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80057f8:	f003 020f 	and.w	r2, r3, #15
 80057fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005800:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8005808:	429a      	cmp	r2, r3
 800580a:	d001      	beq.n	8005810 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	e000      	b.n	8005812 <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8005810:	2300      	movs	r3, #0
}
 8005812:	4618      	mov	r0, r3
 8005814:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}
 800581c:	40021000 	.word	0x40021000

08005820 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b09e      	sub	sp, #120	@ 0x78
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
 8005828:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800582a:	2300      	movs	r3, #0
 800582c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d101      	bne.n	8005838 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005834:	2301      	movs	r3, #1
 8005836:	e162      	b.n	8005afe <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005838:	4b90      	ldr	r3, [pc, #576]	@ (8005a7c <HAL_RCC_ClockConfig+0x25c>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f003 0307 	and.w	r3, r3, #7
 8005840:	683a      	ldr	r2, [r7, #0]
 8005842:	429a      	cmp	r2, r3
 8005844:	d910      	bls.n	8005868 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005846:	4b8d      	ldr	r3, [pc, #564]	@ (8005a7c <HAL_RCC_ClockConfig+0x25c>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f023 0207 	bic.w	r2, r3, #7
 800584e:	498b      	ldr	r1, [pc, #556]	@ (8005a7c <HAL_RCC_ClockConfig+0x25c>)
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	4313      	orrs	r3, r2
 8005854:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005856:	4b89      	ldr	r3, [pc, #548]	@ (8005a7c <HAL_RCC_ClockConfig+0x25c>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f003 0307 	and.w	r3, r3, #7
 800585e:	683a      	ldr	r2, [r7, #0]
 8005860:	429a      	cmp	r2, r3
 8005862:	d001      	beq.n	8005868 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005864:	2301      	movs	r3, #1
 8005866:	e14a      	b.n	8005afe <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f003 0302 	and.w	r3, r3, #2
 8005870:	2b00      	cmp	r3, #0
 8005872:	d008      	beq.n	8005886 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005874:	4b82      	ldr	r3, [pc, #520]	@ (8005a80 <HAL_RCC_ClockConfig+0x260>)
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	689b      	ldr	r3, [r3, #8]
 8005880:	497f      	ldr	r1, [pc, #508]	@ (8005a80 <HAL_RCC_ClockConfig+0x260>)
 8005882:	4313      	orrs	r3, r2
 8005884:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f003 0301 	and.w	r3, r3, #1
 800588e:	2b00      	cmp	r3, #0
 8005890:	f000 80dc 	beq.w	8005a4c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	2b01      	cmp	r3, #1
 800589a:	d13c      	bne.n	8005916 <HAL_RCC_ClockConfig+0xf6>
 800589c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80058a0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80058a4:	fa93 f3a3 	rbit	r3, r3
 80058a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80058aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058ac:	fab3 f383 	clz	r3, r3
 80058b0:	b2db      	uxtb	r3, r3
 80058b2:	095b      	lsrs	r3, r3, #5
 80058b4:	b2db      	uxtb	r3, r3
 80058b6:	f043 0301 	orr.w	r3, r3, #1
 80058ba:	b2db      	uxtb	r3, r3
 80058bc:	2b01      	cmp	r3, #1
 80058be:	d102      	bne.n	80058c6 <HAL_RCC_ClockConfig+0xa6>
 80058c0:	4b6f      	ldr	r3, [pc, #444]	@ (8005a80 <HAL_RCC_ClockConfig+0x260>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	e00f      	b.n	80058e6 <HAL_RCC_ClockConfig+0xc6>
 80058c6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80058ca:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80058ce:	fa93 f3a3 	rbit	r3, r3
 80058d2:	667b      	str	r3, [r7, #100]	@ 0x64
 80058d4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80058d8:	663b      	str	r3, [r7, #96]	@ 0x60
 80058da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80058dc:	fa93 f3a3 	rbit	r3, r3
 80058e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80058e2:	4b67      	ldr	r3, [pc, #412]	@ (8005a80 <HAL_RCC_ClockConfig+0x260>)
 80058e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058e6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80058ea:	65ba      	str	r2, [r7, #88]	@ 0x58
 80058ec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80058ee:	fa92 f2a2 	rbit	r2, r2
 80058f2:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80058f4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80058f6:	fab2 f282 	clz	r2, r2
 80058fa:	b2d2      	uxtb	r2, r2
 80058fc:	f042 0220 	orr.w	r2, r2, #32
 8005900:	b2d2      	uxtb	r2, r2
 8005902:	f002 021f 	and.w	r2, r2, #31
 8005906:	2101      	movs	r1, #1
 8005908:	fa01 f202 	lsl.w	r2, r1, r2
 800590c:	4013      	ands	r3, r2
 800590e:	2b00      	cmp	r3, #0
 8005910:	d17b      	bne.n	8005a0a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005912:	2301      	movs	r3, #1
 8005914:	e0f3      	b.n	8005afe <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	2b02      	cmp	r3, #2
 800591c:	d13c      	bne.n	8005998 <HAL_RCC_ClockConfig+0x178>
 800591e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005922:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005924:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005926:	fa93 f3a3 	rbit	r3, r3
 800592a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800592c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800592e:	fab3 f383 	clz	r3, r3
 8005932:	b2db      	uxtb	r3, r3
 8005934:	095b      	lsrs	r3, r3, #5
 8005936:	b2db      	uxtb	r3, r3
 8005938:	f043 0301 	orr.w	r3, r3, #1
 800593c:	b2db      	uxtb	r3, r3
 800593e:	2b01      	cmp	r3, #1
 8005940:	d102      	bne.n	8005948 <HAL_RCC_ClockConfig+0x128>
 8005942:	4b4f      	ldr	r3, [pc, #316]	@ (8005a80 <HAL_RCC_ClockConfig+0x260>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	e00f      	b.n	8005968 <HAL_RCC_ClockConfig+0x148>
 8005948:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800594c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800594e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005950:	fa93 f3a3 	rbit	r3, r3
 8005954:	647b      	str	r3, [r7, #68]	@ 0x44
 8005956:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800595a:	643b      	str	r3, [r7, #64]	@ 0x40
 800595c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800595e:	fa93 f3a3 	rbit	r3, r3
 8005962:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005964:	4b46      	ldr	r3, [pc, #280]	@ (8005a80 <HAL_RCC_ClockConfig+0x260>)
 8005966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005968:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800596c:	63ba      	str	r2, [r7, #56]	@ 0x38
 800596e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005970:	fa92 f2a2 	rbit	r2, r2
 8005974:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8005976:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005978:	fab2 f282 	clz	r2, r2
 800597c:	b2d2      	uxtb	r2, r2
 800597e:	f042 0220 	orr.w	r2, r2, #32
 8005982:	b2d2      	uxtb	r2, r2
 8005984:	f002 021f 	and.w	r2, r2, #31
 8005988:	2101      	movs	r1, #1
 800598a:	fa01 f202 	lsl.w	r2, r1, r2
 800598e:	4013      	ands	r3, r2
 8005990:	2b00      	cmp	r3, #0
 8005992:	d13a      	bne.n	8005a0a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005994:	2301      	movs	r3, #1
 8005996:	e0b2      	b.n	8005afe <HAL_RCC_ClockConfig+0x2de>
 8005998:	2302      	movs	r3, #2
 800599a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800599c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800599e:	fa93 f3a3 	rbit	r3, r3
 80059a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80059a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059a6:	fab3 f383 	clz	r3, r3
 80059aa:	b2db      	uxtb	r3, r3
 80059ac:	095b      	lsrs	r3, r3, #5
 80059ae:	b2db      	uxtb	r3, r3
 80059b0:	f043 0301 	orr.w	r3, r3, #1
 80059b4:	b2db      	uxtb	r3, r3
 80059b6:	2b01      	cmp	r3, #1
 80059b8:	d102      	bne.n	80059c0 <HAL_RCC_ClockConfig+0x1a0>
 80059ba:	4b31      	ldr	r3, [pc, #196]	@ (8005a80 <HAL_RCC_ClockConfig+0x260>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	e00d      	b.n	80059dc <HAL_RCC_ClockConfig+0x1bc>
 80059c0:	2302      	movs	r3, #2
 80059c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059c6:	fa93 f3a3 	rbit	r3, r3
 80059ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80059cc:	2302      	movs	r3, #2
 80059ce:	623b      	str	r3, [r7, #32]
 80059d0:	6a3b      	ldr	r3, [r7, #32]
 80059d2:	fa93 f3a3 	rbit	r3, r3
 80059d6:	61fb      	str	r3, [r7, #28]
 80059d8:	4b29      	ldr	r3, [pc, #164]	@ (8005a80 <HAL_RCC_ClockConfig+0x260>)
 80059da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059dc:	2202      	movs	r2, #2
 80059de:	61ba      	str	r2, [r7, #24]
 80059e0:	69ba      	ldr	r2, [r7, #24]
 80059e2:	fa92 f2a2 	rbit	r2, r2
 80059e6:	617a      	str	r2, [r7, #20]
  return result;
 80059e8:	697a      	ldr	r2, [r7, #20]
 80059ea:	fab2 f282 	clz	r2, r2
 80059ee:	b2d2      	uxtb	r2, r2
 80059f0:	f042 0220 	orr.w	r2, r2, #32
 80059f4:	b2d2      	uxtb	r2, r2
 80059f6:	f002 021f 	and.w	r2, r2, #31
 80059fa:	2101      	movs	r1, #1
 80059fc:	fa01 f202 	lsl.w	r2, r1, r2
 8005a00:	4013      	ands	r3, r2
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d101      	bne.n	8005a0a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005a06:	2301      	movs	r3, #1
 8005a08:	e079      	b.n	8005afe <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005a0a:	4b1d      	ldr	r3, [pc, #116]	@ (8005a80 <HAL_RCC_ClockConfig+0x260>)
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	f023 0203 	bic.w	r2, r3, #3
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	491a      	ldr	r1, [pc, #104]	@ (8005a80 <HAL_RCC_ClockConfig+0x260>)
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005a1c:	f7fc f940 	bl	8001ca0 <HAL_GetTick>
 8005a20:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a22:	e00a      	b.n	8005a3a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a24:	f7fc f93c 	bl	8001ca0 <HAL_GetTick>
 8005a28:	4602      	mov	r2, r0
 8005a2a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005a2c:	1ad3      	subs	r3, r2, r3
 8005a2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d901      	bls.n	8005a3a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8005a36:	2303      	movs	r3, #3
 8005a38:	e061      	b.n	8005afe <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a3a:	4b11      	ldr	r3, [pc, #68]	@ (8005a80 <HAL_RCC_ClockConfig+0x260>)
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	f003 020c 	and.w	r2, r3, #12
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	685b      	ldr	r3, [r3, #4]
 8005a46:	009b      	lsls	r3, r3, #2
 8005a48:	429a      	cmp	r2, r3
 8005a4a:	d1eb      	bne.n	8005a24 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005a4c:	4b0b      	ldr	r3, [pc, #44]	@ (8005a7c <HAL_RCC_ClockConfig+0x25c>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f003 0307 	and.w	r3, r3, #7
 8005a54:	683a      	ldr	r2, [r7, #0]
 8005a56:	429a      	cmp	r2, r3
 8005a58:	d214      	bcs.n	8005a84 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a5a:	4b08      	ldr	r3, [pc, #32]	@ (8005a7c <HAL_RCC_ClockConfig+0x25c>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f023 0207 	bic.w	r2, r3, #7
 8005a62:	4906      	ldr	r1, [pc, #24]	@ (8005a7c <HAL_RCC_ClockConfig+0x25c>)
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	4313      	orrs	r3, r2
 8005a68:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a6a:	4b04      	ldr	r3, [pc, #16]	@ (8005a7c <HAL_RCC_ClockConfig+0x25c>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f003 0307 	and.w	r3, r3, #7
 8005a72:	683a      	ldr	r2, [r7, #0]
 8005a74:	429a      	cmp	r2, r3
 8005a76:	d005      	beq.n	8005a84 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005a78:	2301      	movs	r3, #1
 8005a7a:	e040      	b.n	8005afe <HAL_RCC_ClockConfig+0x2de>
 8005a7c:	40022000 	.word	0x40022000
 8005a80:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f003 0304 	and.w	r3, r3, #4
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d008      	beq.n	8005aa2 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a90:	4b1d      	ldr	r3, [pc, #116]	@ (8005b08 <HAL_RCC_ClockConfig+0x2e8>)
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	68db      	ldr	r3, [r3, #12]
 8005a9c:	491a      	ldr	r1, [pc, #104]	@ (8005b08 <HAL_RCC_ClockConfig+0x2e8>)
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f003 0308 	and.w	r3, r3, #8
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d009      	beq.n	8005ac2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005aae:	4b16      	ldr	r3, [pc, #88]	@ (8005b08 <HAL_RCC_ClockConfig+0x2e8>)
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	691b      	ldr	r3, [r3, #16]
 8005aba:	00db      	lsls	r3, r3, #3
 8005abc:	4912      	ldr	r1, [pc, #72]	@ (8005b08 <HAL_RCC_ClockConfig+0x2e8>)
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005ac2:	f000 f829 	bl	8005b18 <HAL_RCC_GetSysClockFreq>
 8005ac6:	4601      	mov	r1, r0
 8005ac8:	4b0f      	ldr	r3, [pc, #60]	@ (8005b08 <HAL_RCC_ClockConfig+0x2e8>)
 8005aca:	685b      	ldr	r3, [r3, #4]
 8005acc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005ad0:	22f0      	movs	r2, #240	@ 0xf0
 8005ad2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ad4:	693a      	ldr	r2, [r7, #16]
 8005ad6:	fa92 f2a2 	rbit	r2, r2
 8005ada:	60fa      	str	r2, [r7, #12]
  return result;
 8005adc:	68fa      	ldr	r2, [r7, #12]
 8005ade:	fab2 f282 	clz	r2, r2
 8005ae2:	b2d2      	uxtb	r2, r2
 8005ae4:	40d3      	lsrs	r3, r2
 8005ae6:	4a09      	ldr	r2, [pc, #36]	@ (8005b0c <HAL_RCC_ClockConfig+0x2ec>)
 8005ae8:	5cd3      	ldrb	r3, [r2, r3]
 8005aea:	fa21 f303 	lsr.w	r3, r1, r3
 8005aee:	4a08      	ldr	r2, [pc, #32]	@ (8005b10 <HAL_RCC_ClockConfig+0x2f0>)
 8005af0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005af2:	4b08      	ldr	r3, [pc, #32]	@ (8005b14 <HAL_RCC_ClockConfig+0x2f4>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4618      	mov	r0, r3
 8005af8:	f7fc f88e 	bl	8001c18 <HAL_InitTick>
  
  return HAL_OK;
 8005afc:	2300      	movs	r3, #0
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3778      	adds	r7, #120	@ 0x78
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}
 8005b06:	bf00      	nop
 8005b08:	40021000 	.word	0x40021000
 8005b0c:	0800c618 	.word	0x0800c618
 8005b10:	20000000 	.word	0x20000000
 8005b14:	20000004 	.word	0x20000004

08005b18 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	b087      	sub	sp, #28
 8005b1c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005b1e:	2300      	movs	r3, #0
 8005b20:	60fb      	str	r3, [r7, #12]
 8005b22:	2300      	movs	r3, #0
 8005b24:	60bb      	str	r3, [r7, #8]
 8005b26:	2300      	movs	r3, #0
 8005b28:	617b      	str	r3, [r7, #20]
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005b2e:	2300      	movs	r3, #0
 8005b30:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8005b32:	4b1f      	ldr	r3, [pc, #124]	@ (8005bb0 <HAL_RCC_GetSysClockFreq+0x98>)
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f003 030c 	and.w	r3, r3, #12
 8005b3e:	2b04      	cmp	r3, #4
 8005b40:	d002      	beq.n	8005b48 <HAL_RCC_GetSysClockFreq+0x30>
 8005b42:	2b08      	cmp	r3, #8
 8005b44:	d003      	beq.n	8005b4e <HAL_RCC_GetSysClockFreq+0x36>
 8005b46:	e029      	b.n	8005b9c <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005b48:	4b1a      	ldr	r3, [pc, #104]	@ (8005bb4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005b4a:	613b      	str	r3, [r7, #16]
      break;
 8005b4c:	e029      	b.n	8005ba2 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	0c9b      	lsrs	r3, r3, #18
 8005b52:	f003 030f 	and.w	r3, r3, #15
 8005b56:	4a18      	ldr	r2, [pc, #96]	@ (8005bb8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005b58:	5cd3      	ldrb	r3, [r2, r3]
 8005b5a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8005b5c:	4b14      	ldr	r3, [pc, #80]	@ (8005bb0 <HAL_RCC_GetSysClockFreq+0x98>)
 8005b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b60:	f003 030f 	and.w	r3, r3, #15
 8005b64:	4a15      	ldr	r2, [pc, #84]	@ (8005bbc <HAL_RCC_GetSysClockFreq+0xa4>)
 8005b66:	5cd3      	ldrb	r3, [r2, r3]
 8005b68:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d008      	beq.n	8005b86 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005b74:	4a0f      	ldr	r2, [pc, #60]	@ (8005bb4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	fb02 f303 	mul.w	r3, r2, r3
 8005b82:	617b      	str	r3, [r7, #20]
 8005b84:	e007      	b.n	8005b96 <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005b86:	4a0b      	ldr	r2, [pc, #44]	@ (8005bb4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	fb02 f303 	mul.w	r3, r2, r3
 8005b94:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005b96:	697b      	ldr	r3, [r7, #20]
 8005b98:	613b      	str	r3, [r7, #16]
      break;
 8005b9a:	e002      	b.n	8005ba2 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005b9c:	4b05      	ldr	r3, [pc, #20]	@ (8005bb4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005b9e:	613b      	str	r3, [r7, #16]
      break;
 8005ba0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005ba2:	693b      	ldr	r3, [r7, #16]
}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	371c      	adds	r7, #28
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bae:	4770      	bx	lr
 8005bb0:	40021000 	.word	0x40021000
 8005bb4:	007a1200 	.word	0x007a1200
 8005bb8:	0800c630 	.word	0x0800c630
 8005bbc:	0800c640 	.word	0x0800c640

08005bc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005bc4:	4b03      	ldr	r3, [pc, #12]	@ (8005bd4 <HAL_RCC_GetHCLKFreq+0x14>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd0:	4770      	bx	lr
 8005bd2:	bf00      	nop
 8005bd4:	20000000 	.word	0x20000000

08005bd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b082      	sub	sp, #8
 8005bdc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005bde:	f7ff ffef 	bl	8005bc0 <HAL_RCC_GetHCLKFreq>
 8005be2:	4601      	mov	r1, r0
 8005be4:	4b0b      	ldr	r3, [pc, #44]	@ (8005c14 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005bec:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8005bf0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bf2:	687a      	ldr	r2, [r7, #4]
 8005bf4:	fa92 f2a2 	rbit	r2, r2
 8005bf8:	603a      	str	r2, [r7, #0]
  return result;
 8005bfa:	683a      	ldr	r2, [r7, #0]
 8005bfc:	fab2 f282 	clz	r2, r2
 8005c00:	b2d2      	uxtb	r2, r2
 8005c02:	40d3      	lsrs	r3, r2
 8005c04:	4a04      	ldr	r2, [pc, #16]	@ (8005c18 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005c06:	5cd3      	ldrb	r3, [r2, r3]
 8005c08:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3708      	adds	r7, #8
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}
 8005c14:	40021000 	.word	0x40021000
 8005c18:	0800c628 	.word	0x0800c628

08005c1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b082      	sub	sp, #8
 8005c20:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005c22:	f7ff ffcd 	bl	8005bc0 <HAL_RCC_GetHCLKFreq>
 8005c26:	4601      	mov	r1, r0
 8005c28:	4b0b      	ldr	r3, [pc, #44]	@ (8005c58 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8005c30:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8005c34:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c36:	687a      	ldr	r2, [r7, #4]
 8005c38:	fa92 f2a2 	rbit	r2, r2
 8005c3c:	603a      	str	r2, [r7, #0]
  return result;
 8005c3e:	683a      	ldr	r2, [r7, #0]
 8005c40:	fab2 f282 	clz	r2, r2
 8005c44:	b2d2      	uxtb	r2, r2
 8005c46:	40d3      	lsrs	r3, r2
 8005c48:	4a04      	ldr	r2, [pc, #16]	@ (8005c5c <HAL_RCC_GetPCLK2Freq+0x40>)
 8005c4a:	5cd3      	ldrb	r3, [r2, r3]
 8005c4c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005c50:	4618      	mov	r0, r3
 8005c52:	3708      	adds	r7, #8
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bd80      	pop	{r7, pc}
 8005c58:	40021000 	.word	0x40021000
 8005c5c:	0800c628 	.word	0x0800c628

08005c60 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b092      	sub	sp, #72	@ 0x48
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005c68:	2300      	movs	r3, #0
 8005c6a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005c70:	2300      	movs	r3, #0
 8005c72:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	f000 80d4 	beq.w	8005e2c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c84:	4b4e      	ldr	r3, [pc, #312]	@ (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c86:	69db      	ldr	r3, [r3, #28]
 8005c88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d10e      	bne.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c90:	4b4b      	ldr	r3, [pc, #300]	@ (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c92:	69db      	ldr	r3, [r3, #28]
 8005c94:	4a4a      	ldr	r2, [pc, #296]	@ (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c9a:	61d3      	str	r3, [r2, #28]
 8005c9c:	4b48      	ldr	r3, [pc, #288]	@ (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c9e:	69db      	ldr	r3, [r3, #28]
 8005ca0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ca4:	60bb      	str	r3, [r7, #8]
 8005ca6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cae:	4b45      	ldr	r3, [pc, #276]	@ (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d118      	bne.n	8005cec <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005cba:	4b42      	ldr	r3, [pc, #264]	@ (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a41      	ldr	r2, [pc, #260]	@ (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005cc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005cc4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005cc6:	f7fb ffeb 	bl	8001ca0 <HAL_GetTick>
 8005cca:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ccc:	e008      	b.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cce:	f7fb ffe7 	bl	8001ca0 <HAL_GetTick>
 8005cd2:	4602      	mov	r2, r0
 8005cd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005cd6:	1ad3      	subs	r3, r2, r3
 8005cd8:	2b64      	cmp	r3, #100	@ 0x64
 8005cda:	d901      	bls.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005cdc:	2303      	movs	r3, #3
 8005cde:	e1d6      	b.n	800608e <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ce0:	4b38      	ldr	r3, [pc, #224]	@ (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d0f0      	beq.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005cec:	4b34      	ldr	r3, [pc, #208]	@ (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005cee:	6a1b      	ldr	r3, [r3, #32]
 8005cf0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005cf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005cf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	f000 8084 	beq.w	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d06:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005d08:	429a      	cmp	r2, r3
 8005d0a:	d07c      	beq.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005d0c:	4b2c      	ldr	r3, [pc, #176]	@ (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d0e:	6a1b      	ldr	r3, [r3, #32]
 8005d10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d14:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d16:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005d1a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d1e:	fa93 f3a3 	rbit	r3, r3
 8005d22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8005d24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005d26:	fab3 f383 	clz	r3, r3
 8005d2a:	b2db      	uxtb	r3, r3
 8005d2c:	461a      	mov	r2, r3
 8005d2e:	4b26      	ldr	r3, [pc, #152]	@ (8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005d30:	4413      	add	r3, r2
 8005d32:	009b      	lsls	r3, r3, #2
 8005d34:	461a      	mov	r2, r3
 8005d36:	2301      	movs	r3, #1
 8005d38:	6013      	str	r3, [r2, #0]
 8005d3a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005d3e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d42:	fa93 f3a3 	rbit	r3, r3
 8005d46:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005d48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005d4a:	fab3 f383 	clz	r3, r3
 8005d4e:	b2db      	uxtb	r3, r3
 8005d50:	461a      	mov	r2, r3
 8005d52:	4b1d      	ldr	r3, [pc, #116]	@ (8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005d54:	4413      	add	r3, r2
 8005d56:	009b      	lsls	r3, r3, #2
 8005d58:	461a      	mov	r2, r3
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005d5e:	4a18      	ldr	r2, [pc, #96]	@ (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d62:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005d64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d66:	f003 0301 	and.w	r3, r3, #1
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d04b      	beq.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d6e:	f7fb ff97 	bl	8001ca0 <HAL_GetTick>
 8005d72:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d74:	e00a      	b.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d76:	f7fb ff93 	bl	8001ca0 <HAL_GetTick>
 8005d7a:	4602      	mov	r2, r0
 8005d7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d7e:	1ad3      	subs	r3, r2, r3
 8005d80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d901      	bls.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005d88:	2303      	movs	r3, #3
 8005d8a:	e180      	b.n	800608e <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8005d8c:	2302      	movs	r3, #2
 8005d8e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d92:	fa93 f3a3 	rbit	r3, r3
 8005d96:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d98:	2302      	movs	r3, #2
 8005d9a:	623b      	str	r3, [r7, #32]
 8005d9c:	6a3b      	ldr	r3, [r7, #32]
 8005d9e:	fa93 f3a3 	rbit	r3, r3
 8005da2:	61fb      	str	r3, [r7, #28]
  return result;
 8005da4:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005da6:	fab3 f383 	clz	r3, r3
 8005daa:	b2db      	uxtb	r3, r3
 8005dac:	095b      	lsrs	r3, r3, #5
 8005dae:	b2db      	uxtb	r3, r3
 8005db0:	f043 0302 	orr.w	r3, r3, #2
 8005db4:	b2db      	uxtb	r3, r3
 8005db6:	2b02      	cmp	r3, #2
 8005db8:	d108      	bne.n	8005dcc <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005dba:	4b01      	ldr	r3, [pc, #4]	@ (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005dbc:	6a1b      	ldr	r3, [r3, #32]
 8005dbe:	e00d      	b.n	8005ddc <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8005dc0:	40021000 	.word	0x40021000
 8005dc4:	40007000 	.word	0x40007000
 8005dc8:	10908100 	.word	0x10908100
 8005dcc:	2302      	movs	r3, #2
 8005dce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dd0:	69bb      	ldr	r3, [r7, #24]
 8005dd2:	fa93 f3a3 	rbit	r3, r3
 8005dd6:	617b      	str	r3, [r7, #20]
 8005dd8:	4b9a      	ldr	r3, [pc, #616]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ddc:	2202      	movs	r2, #2
 8005dde:	613a      	str	r2, [r7, #16]
 8005de0:	693a      	ldr	r2, [r7, #16]
 8005de2:	fa92 f2a2 	rbit	r2, r2
 8005de6:	60fa      	str	r2, [r7, #12]
  return result;
 8005de8:	68fa      	ldr	r2, [r7, #12]
 8005dea:	fab2 f282 	clz	r2, r2
 8005dee:	b2d2      	uxtb	r2, r2
 8005df0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005df4:	b2d2      	uxtb	r2, r2
 8005df6:	f002 021f 	and.w	r2, r2, #31
 8005dfa:	2101      	movs	r1, #1
 8005dfc:	fa01 f202 	lsl.w	r2, r1, r2
 8005e00:	4013      	ands	r3, r2
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d0b7      	beq.n	8005d76 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005e06:	4b8f      	ldr	r3, [pc, #572]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e08:	6a1b      	ldr	r3, [r3, #32]
 8005e0a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	498c      	ldr	r1, [pc, #560]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e14:	4313      	orrs	r3, r2
 8005e16:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005e18:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005e1c:	2b01      	cmp	r3, #1
 8005e1e:	d105      	bne.n	8005e2c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e20:	4b88      	ldr	r3, [pc, #544]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e22:	69db      	ldr	r3, [r3, #28]
 8005e24:	4a87      	ldr	r2, [pc, #540]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e26:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e2a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f003 0301 	and.w	r3, r3, #1
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d008      	beq.n	8005e4a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005e38:	4b82      	ldr	r3, [pc, #520]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e3c:	f023 0203 	bic.w	r2, r3, #3
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	689b      	ldr	r3, [r3, #8]
 8005e44:	497f      	ldr	r1, [pc, #508]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e46:	4313      	orrs	r3, r2
 8005e48:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f003 0302 	and.w	r3, r3, #2
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d008      	beq.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005e56:	4b7b      	ldr	r3, [pc, #492]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e5a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	68db      	ldr	r3, [r3, #12]
 8005e62:	4978      	ldr	r1, [pc, #480]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e64:	4313      	orrs	r3, r2
 8005e66:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f003 0304 	and.w	r3, r3, #4
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d008      	beq.n	8005e86 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005e74:	4b73      	ldr	r3, [pc, #460]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e78:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	691b      	ldr	r3, [r3, #16]
 8005e80:	4970      	ldr	r1, [pc, #448]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e82:	4313      	orrs	r3, r2
 8005e84:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f003 0320 	and.w	r3, r3, #32
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d008      	beq.n	8005ea4 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005e92:	4b6c      	ldr	r3, [pc, #432]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e96:	f023 0210 	bic.w	r2, r3, #16
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	69db      	ldr	r3, [r3, #28]
 8005e9e:	4969      	ldr	r1, [pc, #420]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d008      	beq.n	8005ec2 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8005eb0:	4b64      	ldr	r3, [pc, #400]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005eb2:	685b      	ldr	r3, [r3, #4]
 8005eb4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ebc:	4961      	ldr	r1, [pc, #388]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d008      	beq.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005ece:	4b5d      	ldr	r3, [pc, #372]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ed2:	f023 0220 	bic.w	r2, r3, #32
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6a1b      	ldr	r3, [r3, #32]
 8005eda:	495a      	ldr	r1, [pc, #360]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005edc:	4313      	orrs	r3, r2
 8005ede:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d008      	beq.n	8005efe <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005eec:	4b55      	ldr	r3, [pc, #340]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005eee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ef0:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ef8:	4952      	ldr	r1, [pc, #328]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005efa:	4313      	orrs	r3, r2
 8005efc:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f003 0308 	and.w	r3, r3, #8
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d008      	beq.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005f0a:	4b4e      	ldr	r3, [pc, #312]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f0e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	695b      	ldr	r3, [r3, #20]
 8005f16:	494b      	ldr	r1, [pc, #300]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005f18:	4313      	orrs	r3, r2
 8005f1a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f003 0310 	and.w	r3, r3, #16
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d008      	beq.n	8005f3a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005f28:	4b46      	ldr	r3, [pc, #280]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005f2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f2c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	699b      	ldr	r3, [r3, #24]
 8005f34:	4943      	ldr	r1, [pc, #268]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005f36:	4313      	orrs	r3, r2
 8005f38:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d008      	beq.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005f46:	4b3f      	ldr	r3, [pc, #252]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f52:	493c      	ldr	r1, [pc, #240]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005f54:	4313      	orrs	r3, r2
 8005f56:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d008      	beq.n	8005f76 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005f64:	4b37      	ldr	r3, [pc, #220]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f68:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f70:	4934      	ldr	r1, [pc, #208]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005f72:	4313      	orrs	r3, r2
 8005f74:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d008      	beq.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8005f82:	4b30      	ldr	r3, [pc, #192]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005f84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f86:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f8e:	492d      	ldr	r1, [pc, #180]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005f90:	4313      	orrs	r3, r2
 8005f92:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d008      	beq.n	8005fb2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005fa0:	4b28      	ldr	r3, [pc, #160]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005fa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fa4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fac:	4925      	ldr	r1, [pc, #148]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d008      	beq.n	8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8005fbe:	4b21      	ldr	r3, [pc, #132]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fc2:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fca:	491e      	ldr	r1, [pc, #120]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d008      	beq.n	8005fee <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8005fdc:	4b19      	ldr	r3, [pc, #100]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005fde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fe0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fe8:	4916      	ldr	r1, [pc, #88]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005fea:	4313      	orrs	r3, r2
 8005fec:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d008      	beq.n	800600c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8005ffa:	4b12      	ldr	r3, [pc, #72]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ffe:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006006:	490f      	ldr	r1, [pc, #60]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006008:	4313      	orrs	r3, r2
 800600a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006014:	2b00      	cmp	r3, #0
 8006016:	d008      	beq.n	800602a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8006018:	4b0a      	ldr	r3, [pc, #40]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800601a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800601c:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006024:	4907      	ldr	r1, [pc, #28]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006026:	4313      	orrs	r3, r2
 8006028:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006032:	2b00      	cmp	r3, #0
 8006034:	d00c      	beq.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8006036:	4b03      	ldr	r3, [pc, #12]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800603a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	e002      	b.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8006042:	bf00      	nop
 8006044:	40021000 	.word	0x40021000
 8006048:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800604a:	4913      	ldr	r1, [pc, #76]	@ (8006098 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800604c:	4313      	orrs	r3, r2
 800604e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006058:	2b00      	cmp	r3, #0
 800605a:	d008      	beq.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800605c:	4b0e      	ldr	r3, [pc, #56]	@ (8006098 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800605e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006060:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006068:	490b      	ldr	r1, [pc, #44]	@ (8006098 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800606a:	4313      	orrs	r3, r2
 800606c:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006076:	2b00      	cmp	r3, #0
 8006078:	d008      	beq.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800607a:	4b07      	ldr	r3, [pc, #28]	@ (8006098 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800607c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800607e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006086:	4904      	ldr	r1, [pc, #16]	@ (8006098 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8006088:	4313      	orrs	r3, r2
 800608a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800608c:	2300      	movs	r3, #0
}
 800608e:	4618      	mov	r0, r3
 8006090:	3748      	adds	r7, #72	@ 0x48
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}
 8006096:	bf00      	nop
 8006098:	40021000 	.word	0x40021000

0800609c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b082      	sub	sp, #8
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d101      	bne.n	80060ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80060aa:	2301      	movs	r3, #1
 80060ac:	e049      	b.n	8006142 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060b4:	b2db      	uxtb	r3, r3
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d106      	bne.n	80060c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2200      	movs	r2, #0
 80060be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f7fb fb64 	bl	8001790 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2202      	movs	r2, #2
 80060cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681a      	ldr	r2, [r3, #0]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	3304      	adds	r3, #4
 80060d8:	4619      	mov	r1, r3
 80060da:	4610      	mov	r0, r2
 80060dc:	f000 fd60 	bl	8006ba0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2201      	movs	r2, #1
 80060e4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2201      	movs	r2, #1
 80060ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2201      	movs	r2, #1
 80060f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2201      	movs	r2, #1
 80060fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2201      	movs	r2, #1
 8006104:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2201      	movs	r2, #1
 800610c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2201      	movs	r2, #1
 8006114:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2201      	movs	r2, #1
 800611c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2201      	movs	r2, #1
 8006124:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2201      	movs	r2, #1
 800612c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2201      	movs	r2, #1
 8006134:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2201      	movs	r2, #1
 800613c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006140:	2300      	movs	r3, #0
}
 8006142:	4618      	mov	r0, r3
 8006144:	3708      	adds	r7, #8
 8006146:	46bd      	mov	sp, r7
 8006148:	bd80      	pop	{r7, pc}
	...

0800614c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800614c:	b480      	push	{r7}
 800614e:	b085      	sub	sp, #20
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800615a:	b2db      	uxtb	r3, r3
 800615c:	2b01      	cmp	r3, #1
 800615e:	d001      	beq.n	8006164 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006160:	2301      	movs	r3, #1
 8006162:	e047      	b.n	80061f4 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2202      	movs	r2, #2
 8006168:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a23      	ldr	r2, [pc, #140]	@ (8006200 <HAL_TIM_Base_Start+0xb4>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d01d      	beq.n	80061b2 <HAL_TIM_Base_Start+0x66>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800617e:	d018      	beq.n	80061b2 <HAL_TIM_Base_Start+0x66>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a1f      	ldr	r2, [pc, #124]	@ (8006204 <HAL_TIM_Base_Start+0xb8>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d013      	beq.n	80061b2 <HAL_TIM_Base_Start+0x66>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a1e      	ldr	r2, [pc, #120]	@ (8006208 <HAL_TIM_Base_Start+0xbc>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d00e      	beq.n	80061b2 <HAL_TIM_Base_Start+0x66>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a1c      	ldr	r2, [pc, #112]	@ (800620c <HAL_TIM_Base_Start+0xc0>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d009      	beq.n	80061b2 <HAL_TIM_Base_Start+0x66>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4a1b      	ldr	r2, [pc, #108]	@ (8006210 <HAL_TIM_Base_Start+0xc4>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d004      	beq.n	80061b2 <HAL_TIM_Base_Start+0x66>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4a19      	ldr	r2, [pc, #100]	@ (8006214 <HAL_TIM_Base_Start+0xc8>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d115      	bne.n	80061de <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	689a      	ldr	r2, [r3, #8]
 80061b8:	4b17      	ldr	r3, [pc, #92]	@ (8006218 <HAL_TIM_Base_Start+0xcc>)
 80061ba:	4013      	ands	r3, r2
 80061bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	2b06      	cmp	r3, #6
 80061c2:	d015      	beq.n	80061f0 <HAL_TIM_Base_Start+0xa4>
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061ca:	d011      	beq.n	80061f0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	681a      	ldr	r2, [r3, #0]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f042 0201 	orr.w	r2, r2, #1
 80061da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061dc:	e008      	b.n	80061f0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	681a      	ldr	r2, [r3, #0]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f042 0201 	orr.w	r2, r2, #1
 80061ec:	601a      	str	r2, [r3, #0]
 80061ee:	e000      	b.n	80061f2 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061f0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80061f2:	2300      	movs	r3, #0
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3714      	adds	r7, #20
 80061f8:	46bd      	mov	sp, r7
 80061fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fe:	4770      	bx	lr
 8006200:	40012c00 	.word	0x40012c00
 8006204:	40000400 	.word	0x40000400
 8006208:	40000800 	.word	0x40000800
 800620c:	40013400 	.word	0x40013400
 8006210:	40014000 	.word	0x40014000
 8006214:	40015000 	.word	0x40015000
 8006218:	00010007 	.word	0x00010007

0800621c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b082      	sub	sp, #8
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d101      	bne.n	800622e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800622a:	2301      	movs	r3, #1
 800622c:	e049      	b.n	80062c2 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006234:	b2db      	uxtb	r3, r3
 8006236:	2b00      	cmp	r3, #0
 8006238:	d106      	bne.n	8006248 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2200      	movs	r2, #0
 800623e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006242:	6878      	ldr	r0, [r7, #4]
 8006244:	f000 f841 	bl	80062ca <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2202      	movs	r2, #2
 800624c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681a      	ldr	r2, [r3, #0]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	3304      	adds	r3, #4
 8006258:	4619      	mov	r1, r3
 800625a:	4610      	mov	r0, r2
 800625c:	f000 fca0 	bl	8006ba0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2201      	movs	r2, #1
 8006264:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2201      	movs	r2, #1
 800626c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2201      	movs	r2, #1
 8006274:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2201      	movs	r2, #1
 800627c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2201      	movs	r2, #1
 800629c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2201      	movs	r2, #1
 80062a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2201      	movs	r2, #1
 80062ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2201      	movs	r2, #1
 80062bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80062c0:	2300      	movs	r3, #0
}
 80062c2:	4618      	mov	r0, r3
 80062c4:	3708      	adds	r7, #8
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd80      	pop	{r7, pc}

080062ca <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80062ca:	b480      	push	{r7}
 80062cc:	b083      	sub	sp, #12
 80062ce:	af00      	add	r7, sp, #0
 80062d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80062d2:	bf00      	nop
 80062d4:	370c      	adds	r7, #12
 80062d6:	46bd      	mov	sp, r7
 80062d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062dc:	4770      	bx	lr
	...

080062e0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b084      	sub	sp, #16
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
 80062e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062ea:	2300      	movs	r3, #0
 80062ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d104      	bne.n	80062fe <HAL_TIM_IC_Start_IT+0x1e>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80062fa:	b2db      	uxtb	r3, r3
 80062fc:	e023      	b.n	8006346 <HAL_TIM_IC_Start_IT+0x66>
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	2b04      	cmp	r3, #4
 8006302:	d104      	bne.n	800630e <HAL_TIM_IC_Start_IT+0x2e>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800630a:	b2db      	uxtb	r3, r3
 800630c:	e01b      	b.n	8006346 <HAL_TIM_IC_Start_IT+0x66>
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	2b08      	cmp	r3, #8
 8006312:	d104      	bne.n	800631e <HAL_TIM_IC_Start_IT+0x3e>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800631a:	b2db      	uxtb	r3, r3
 800631c:	e013      	b.n	8006346 <HAL_TIM_IC_Start_IT+0x66>
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	2b0c      	cmp	r3, #12
 8006322:	d104      	bne.n	800632e <HAL_TIM_IC_Start_IT+0x4e>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800632a:	b2db      	uxtb	r3, r3
 800632c:	e00b      	b.n	8006346 <HAL_TIM_IC_Start_IT+0x66>
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	2b10      	cmp	r3, #16
 8006332:	d104      	bne.n	800633e <HAL_TIM_IC_Start_IT+0x5e>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800633a:	b2db      	uxtb	r3, r3
 800633c:	e003      	b.n	8006346 <HAL_TIM_IC_Start_IT+0x66>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006344:	b2db      	uxtb	r3, r3
 8006346:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d104      	bne.n	8006358 <HAL_TIM_IC_Start_IT+0x78>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006354:	b2db      	uxtb	r3, r3
 8006356:	e013      	b.n	8006380 <HAL_TIM_IC_Start_IT+0xa0>
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	2b04      	cmp	r3, #4
 800635c:	d104      	bne.n	8006368 <HAL_TIM_IC_Start_IT+0x88>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006364:	b2db      	uxtb	r3, r3
 8006366:	e00b      	b.n	8006380 <HAL_TIM_IC_Start_IT+0xa0>
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	2b08      	cmp	r3, #8
 800636c:	d104      	bne.n	8006378 <HAL_TIM_IC_Start_IT+0x98>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8006374:	b2db      	uxtb	r3, r3
 8006376:	e003      	b.n	8006380 <HAL_TIM_IC_Start_IT+0xa0>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800637e:	b2db      	uxtb	r3, r3
 8006380:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006382:	7bbb      	ldrb	r3, [r7, #14]
 8006384:	2b01      	cmp	r3, #1
 8006386:	d102      	bne.n	800638e <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006388:	7b7b      	ldrb	r3, [r7, #13]
 800638a:	2b01      	cmp	r3, #1
 800638c:	d001      	beq.n	8006392 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800638e:	2301      	movs	r3, #1
 8006390:	e0dd      	b.n	800654e <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d104      	bne.n	80063a2 <HAL_TIM_IC_Start_IT+0xc2>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2202      	movs	r2, #2
 800639c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80063a0:	e023      	b.n	80063ea <HAL_TIM_IC_Start_IT+0x10a>
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	2b04      	cmp	r3, #4
 80063a6:	d104      	bne.n	80063b2 <HAL_TIM_IC_Start_IT+0xd2>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2202      	movs	r2, #2
 80063ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80063b0:	e01b      	b.n	80063ea <HAL_TIM_IC_Start_IT+0x10a>
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	2b08      	cmp	r3, #8
 80063b6:	d104      	bne.n	80063c2 <HAL_TIM_IC_Start_IT+0xe2>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2202      	movs	r2, #2
 80063bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80063c0:	e013      	b.n	80063ea <HAL_TIM_IC_Start_IT+0x10a>
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	2b0c      	cmp	r3, #12
 80063c6:	d104      	bne.n	80063d2 <HAL_TIM_IC_Start_IT+0xf2>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2202      	movs	r2, #2
 80063cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80063d0:	e00b      	b.n	80063ea <HAL_TIM_IC_Start_IT+0x10a>
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	2b10      	cmp	r3, #16
 80063d6:	d104      	bne.n	80063e2 <HAL_TIM_IC_Start_IT+0x102>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2202      	movs	r2, #2
 80063dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80063e0:	e003      	b.n	80063ea <HAL_TIM_IC_Start_IT+0x10a>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2202      	movs	r2, #2
 80063e6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d104      	bne.n	80063fa <HAL_TIM_IC_Start_IT+0x11a>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2202      	movs	r2, #2
 80063f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80063f8:	e013      	b.n	8006422 <HAL_TIM_IC_Start_IT+0x142>
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	2b04      	cmp	r3, #4
 80063fe:	d104      	bne.n	800640a <HAL_TIM_IC_Start_IT+0x12a>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2202      	movs	r2, #2
 8006404:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006408:	e00b      	b.n	8006422 <HAL_TIM_IC_Start_IT+0x142>
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	2b08      	cmp	r3, #8
 800640e:	d104      	bne.n	800641a <HAL_TIM_IC_Start_IT+0x13a>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2202      	movs	r2, #2
 8006414:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006418:	e003      	b.n	8006422 <HAL_TIM_IC_Start_IT+0x142>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2202      	movs	r2, #2
 800641e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	2b0c      	cmp	r3, #12
 8006426:	d841      	bhi.n	80064ac <HAL_TIM_IC_Start_IT+0x1cc>
 8006428:	a201      	add	r2, pc, #4	@ (adr r2, 8006430 <HAL_TIM_IC_Start_IT+0x150>)
 800642a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800642e:	bf00      	nop
 8006430:	08006465 	.word	0x08006465
 8006434:	080064ad 	.word	0x080064ad
 8006438:	080064ad 	.word	0x080064ad
 800643c:	080064ad 	.word	0x080064ad
 8006440:	08006477 	.word	0x08006477
 8006444:	080064ad 	.word	0x080064ad
 8006448:	080064ad 	.word	0x080064ad
 800644c:	080064ad 	.word	0x080064ad
 8006450:	08006489 	.word	0x08006489
 8006454:	080064ad 	.word	0x080064ad
 8006458:	080064ad 	.word	0x080064ad
 800645c:	080064ad 	.word	0x080064ad
 8006460:	0800649b 	.word	0x0800649b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	68da      	ldr	r2, [r3, #12]
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f042 0202 	orr.w	r2, r2, #2
 8006472:	60da      	str	r2, [r3, #12]
      break;
 8006474:	e01d      	b.n	80064b2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	68da      	ldr	r2, [r3, #12]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f042 0204 	orr.w	r2, r2, #4
 8006484:	60da      	str	r2, [r3, #12]
      break;
 8006486:	e014      	b.n	80064b2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	68da      	ldr	r2, [r3, #12]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f042 0208 	orr.w	r2, r2, #8
 8006496:	60da      	str	r2, [r3, #12]
      break;
 8006498:	e00b      	b.n	80064b2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	68da      	ldr	r2, [r3, #12]
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f042 0210 	orr.w	r2, r2, #16
 80064a8:	60da      	str	r2, [r3, #12]
      break;
 80064aa:	e002      	b.n	80064b2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 80064ac:	2301      	movs	r3, #1
 80064ae:	73fb      	strb	r3, [r7, #15]
      break;
 80064b0:	bf00      	nop
  }

  if (status == HAL_OK)
 80064b2:	7bfb      	ldrb	r3, [r7, #15]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d149      	bne.n	800654c <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	2201      	movs	r2, #1
 80064be:	6839      	ldr	r1, [r7, #0]
 80064c0:	4618      	mov	r0, r3
 80064c2:	f000 fe69 	bl	8007198 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4a23      	ldr	r2, [pc, #140]	@ (8006558 <HAL_TIM_IC_Start_IT+0x278>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d01d      	beq.n	800650c <HAL_TIM_IC_Start_IT+0x22c>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064d8:	d018      	beq.n	800650c <HAL_TIM_IC_Start_IT+0x22c>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4a1f      	ldr	r2, [pc, #124]	@ (800655c <HAL_TIM_IC_Start_IT+0x27c>)
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d013      	beq.n	800650c <HAL_TIM_IC_Start_IT+0x22c>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	4a1d      	ldr	r2, [pc, #116]	@ (8006560 <HAL_TIM_IC_Start_IT+0x280>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d00e      	beq.n	800650c <HAL_TIM_IC_Start_IT+0x22c>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4a1c      	ldr	r2, [pc, #112]	@ (8006564 <HAL_TIM_IC_Start_IT+0x284>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d009      	beq.n	800650c <HAL_TIM_IC_Start_IT+0x22c>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4a1a      	ldr	r2, [pc, #104]	@ (8006568 <HAL_TIM_IC_Start_IT+0x288>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d004      	beq.n	800650c <HAL_TIM_IC_Start_IT+0x22c>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4a19      	ldr	r2, [pc, #100]	@ (800656c <HAL_TIM_IC_Start_IT+0x28c>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d115      	bne.n	8006538 <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	689a      	ldr	r2, [r3, #8]
 8006512:	4b17      	ldr	r3, [pc, #92]	@ (8006570 <HAL_TIM_IC_Start_IT+0x290>)
 8006514:	4013      	ands	r3, r2
 8006516:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	2b06      	cmp	r3, #6
 800651c:	d015      	beq.n	800654a <HAL_TIM_IC_Start_IT+0x26a>
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006524:	d011      	beq.n	800654a <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	681a      	ldr	r2, [r3, #0]
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f042 0201 	orr.w	r2, r2, #1
 8006534:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006536:	e008      	b.n	800654a <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f042 0201 	orr.w	r2, r2, #1
 8006546:	601a      	str	r2, [r3, #0]
 8006548:	e000      	b.n	800654c <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800654a:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800654c:	7bfb      	ldrb	r3, [r7, #15]
}
 800654e:	4618      	mov	r0, r3
 8006550:	3710      	adds	r7, #16
 8006552:	46bd      	mov	sp, r7
 8006554:	bd80      	pop	{r7, pc}
 8006556:	bf00      	nop
 8006558:	40012c00 	.word	0x40012c00
 800655c:	40000400 	.word	0x40000400
 8006560:	40000800 	.word	0x40000800
 8006564:	40013400 	.word	0x40013400
 8006568:	40014000 	.word	0x40014000
 800656c:	40015000 	.word	0x40015000
 8006570:	00010007 	.word	0x00010007

08006574 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b084      	sub	sp, #16
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	68db      	ldr	r3, [r3, #12]
 8006582:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	691b      	ldr	r3, [r3, #16]
 800658a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	f003 0302 	and.w	r3, r3, #2
 8006592:	2b00      	cmp	r3, #0
 8006594:	d020      	beq.n	80065d8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	f003 0302 	and.w	r3, r3, #2
 800659c:	2b00      	cmp	r3, #0
 800659e:	d01b      	beq.n	80065d8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f06f 0202 	mvn.w	r2, #2
 80065a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2201      	movs	r2, #1
 80065ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	699b      	ldr	r3, [r3, #24]
 80065b6:	f003 0303 	and.w	r3, r3, #3
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d003      	beq.n	80065c6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80065be:	6878      	ldr	r0, [r7, #4]
 80065c0:	f7fa fb4a 	bl	8000c58 <HAL_TIM_IC_CaptureCallback>
 80065c4:	e005      	b.n	80065d2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	f000 facc 	bl	8006b64 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065cc:	6878      	ldr	r0, [r7, #4]
 80065ce:	f000 fad3 	bl	8006b78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2200      	movs	r2, #0
 80065d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	f003 0304 	and.w	r3, r3, #4
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d020      	beq.n	8006624 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	f003 0304 	and.w	r3, r3, #4
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d01b      	beq.n	8006624 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f06f 0204 	mvn.w	r2, #4
 80065f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2202      	movs	r2, #2
 80065fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	699b      	ldr	r3, [r3, #24]
 8006602:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006606:	2b00      	cmp	r3, #0
 8006608:	d003      	beq.n	8006612 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f7fa fb24 	bl	8000c58 <HAL_TIM_IC_CaptureCallback>
 8006610:	e005      	b.n	800661e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f000 faa6 	bl	8006b64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	f000 faad 	bl	8006b78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2200      	movs	r2, #0
 8006622:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	f003 0308 	and.w	r3, r3, #8
 800662a:	2b00      	cmp	r3, #0
 800662c:	d020      	beq.n	8006670 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	f003 0308 	and.w	r3, r3, #8
 8006634:	2b00      	cmp	r3, #0
 8006636:	d01b      	beq.n	8006670 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f06f 0208 	mvn.w	r2, #8
 8006640:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2204      	movs	r2, #4
 8006646:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	69db      	ldr	r3, [r3, #28]
 800664e:	f003 0303 	and.w	r3, r3, #3
 8006652:	2b00      	cmp	r3, #0
 8006654:	d003      	beq.n	800665e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006656:	6878      	ldr	r0, [r7, #4]
 8006658:	f7fa fafe 	bl	8000c58 <HAL_TIM_IC_CaptureCallback>
 800665c:	e005      	b.n	800666a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	f000 fa80 	bl	8006b64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006664:	6878      	ldr	r0, [r7, #4]
 8006666:	f000 fa87 	bl	8006b78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2200      	movs	r2, #0
 800666e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	f003 0310 	and.w	r3, r3, #16
 8006676:	2b00      	cmp	r3, #0
 8006678:	d020      	beq.n	80066bc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	f003 0310 	and.w	r3, r3, #16
 8006680:	2b00      	cmp	r3, #0
 8006682:	d01b      	beq.n	80066bc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f06f 0210 	mvn.w	r2, #16
 800668c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2208      	movs	r2, #8
 8006692:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	69db      	ldr	r3, [r3, #28]
 800669a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d003      	beq.n	80066aa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	f7fa fad8 	bl	8000c58 <HAL_TIM_IC_CaptureCallback>
 80066a8:	e005      	b.n	80066b6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f000 fa5a 	bl	8006b64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066b0:	6878      	ldr	r0, [r7, #4]
 80066b2:	f000 fa61 	bl	8006b78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2200      	movs	r2, #0
 80066ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	f003 0301 	and.w	r3, r3, #1
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d00c      	beq.n	80066e0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	f003 0301 	and.w	r3, r3, #1
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d007      	beq.n	80066e0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f06f 0201 	mvn.w	r2, #1
 80066d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f000 fa38 	bl	8006b50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d00c      	beq.n	8006704 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d007      	beq.n	8006704 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80066fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f000 fe06 	bl	8007310 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800670a:	2b00      	cmp	r3, #0
 800670c:	d00c      	beq.n	8006728 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006714:	2b00      	cmp	r3, #0
 8006716:	d007      	beq.n	8006728 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006720:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	f000 fdfe 	bl	8007324 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800672e:	2b00      	cmp	r3, #0
 8006730:	d00c      	beq.n	800674c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006738:	2b00      	cmp	r3, #0
 800673a:	d007      	beq.n	800674c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006744:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	f000 fa20 	bl	8006b8c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800674c:	68bb      	ldr	r3, [r7, #8]
 800674e:	f003 0320 	and.w	r3, r3, #32
 8006752:	2b00      	cmp	r3, #0
 8006754:	d00c      	beq.n	8006770 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	f003 0320 	and.w	r3, r3, #32
 800675c:	2b00      	cmp	r3, #0
 800675e:	d007      	beq.n	8006770 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f06f 0220 	mvn.w	r2, #32
 8006768:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f000 fdc6 	bl	80072fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006770:	bf00      	nop
 8006772:	3710      	adds	r7, #16
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}

08006778 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b086      	sub	sp, #24
 800677c:	af00      	add	r7, sp, #0
 800677e:	60f8      	str	r0, [r7, #12]
 8006780:	60b9      	str	r1, [r7, #8]
 8006782:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006784:	2300      	movs	r3, #0
 8006786:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800678e:	2b01      	cmp	r3, #1
 8006790:	d101      	bne.n	8006796 <HAL_TIM_IC_ConfigChannel+0x1e>
 8006792:	2302      	movs	r3, #2
 8006794:	e088      	b.n	80068a8 <HAL_TIM_IC_ConfigChannel+0x130>
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	2201      	movs	r2, #1
 800679a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d11b      	bne.n	80067dc <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80067b4:	f000 fb32 	bl	8006e1c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	699a      	ldr	r2, [r3, #24]
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f022 020c 	bic.w	r2, r2, #12
 80067c6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	6999      	ldr	r1, [r3, #24]
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	689a      	ldr	r2, [r3, #8]
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	430a      	orrs	r2, r1
 80067d8:	619a      	str	r2, [r3, #24]
 80067da:	e060      	b.n	800689e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2b04      	cmp	r3, #4
 80067e0:	d11c      	bne.n	800681c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80067ee:	68bb      	ldr	r3, [r7, #8]
 80067f0:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80067f2:	f000 fbb0 	bl	8006f56 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	699a      	ldr	r2, [r3, #24]
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006804:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	6999      	ldr	r1, [r3, #24]
 800680c:	68bb      	ldr	r3, [r7, #8]
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	021a      	lsls	r2, r3, #8
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	430a      	orrs	r2, r1
 8006818:	619a      	str	r2, [r3, #24]
 800681a:	e040      	b.n	800689e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2b08      	cmp	r3, #8
 8006820:	d11b      	bne.n	800685a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800682a:	68bb      	ldr	r3, [r7, #8]
 800682c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8006832:	f000 fbfd 	bl	8007030 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	69da      	ldr	r2, [r3, #28]
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f022 020c 	bic.w	r2, r2, #12
 8006844:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	69d9      	ldr	r1, [r3, #28]
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	689a      	ldr	r2, [r3, #8]
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	430a      	orrs	r2, r1
 8006856:	61da      	str	r2, [r3, #28]
 8006858:	e021      	b.n	800689e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2b0c      	cmp	r3, #12
 800685e:	d11c      	bne.n	800689a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006864:	68bb      	ldr	r3, [r7, #8]
 8006866:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8006870:	f000 fc1a 	bl	80070a8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	69da      	ldr	r2, [r3, #28]
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006882:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	69d9      	ldr	r1, [r3, #28]
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	689b      	ldr	r3, [r3, #8]
 800688e:	021a      	lsls	r2, r3, #8
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	430a      	orrs	r2, r1
 8006896:	61da      	str	r2, [r3, #28]
 8006898:	e001      	b.n	800689e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800689a:	2301      	movs	r3, #1
 800689c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2200      	movs	r2, #0
 80068a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80068a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3718      	adds	r7, #24
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}

080068b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b084      	sub	sp, #16
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
 80068b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80068ba:	2300      	movs	r3, #0
 80068bc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068c4:	2b01      	cmp	r3, #1
 80068c6:	d101      	bne.n	80068cc <HAL_TIM_ConfigClockSource+0x1c>
 80068c8:	2302      	movs	r3, #2
 80068ca:	e0b6      	b.n	8006a3a <HAL_TIM_ConfigClockSource+0x18a>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2201      	movs	r2, #1
 80068d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2202      	movs	r2, #2
 80068d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	689b      	ldr	r3, [r3, #8]
 80068e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80068ea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80068ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80068f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	68ba      	ldr	r2, [r7, #8]
 80068fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006908:	d03e      	beq.n	8006988 <HAL_TIM_ConfigClockSource+0xd8>
 800690a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800690e:	f200 8087 	bhi.w	8006a20 <HAL_TIM_ConfigClockSource+0x170>
 8006912:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006916:	f000 8086 	beq.w	8006a26 <HAL_TIM_ConfigClockSource+0x176>
 800691a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800691e:	d87f      	bhi.n	8006a20 <HAL_TIM_ConfigClockSource+0x170>
 8006920:	2b70      	cmp	r3, #112	@ 0x70
 8006922:	d01a      	beq.n	800695a <HAL_TIM_ConfigClockSource+0xaa>
 8006924:	2b70      	cmp	r3, #112	@ 0x70
 8006926:	d87b      	bhi.n	8006a20 <HAL_TIM_ConfigClockSource+0x170>
 8006928:	2b60      	cmp	r3, #96	@ 0x60
 800692a:	d050      	beq.n	80069ce <HAL_TIM_ConfigClockSource+0x11e>
 800692c:	2b60      	cmp	r3, #96	@ 0x60
 800692e:	d877      	bhi.n	8006a20 <HAL_TIM_ConfigClockSource+0x170>
 8006930:	2b50      	cmp	r3, #80	@ 0x50
 8006932:	d03c      	beq.n	80069ae <HAL_TIM_ConfigClockSource+0xfe>
 8006934:	2b50      	cmp	r3, #80	@ 0x50
 8006936:	d873      	bhi.n	8006a20 <HAL_TIM_ConfigClockSource+0x170>
 8006938:	2b40      	cmp	r3, #64	@ 0x40
 800693a:	d058      	beq.n	80069ee <HAL_TIM_ConfigClockSource+0x13e>
 800693c:	2b40      	cmp	r3, #64	@ 0x40
 800693e:	d86f      	bhi.n	8006a20 <HAL_TIM_ConfigClockSource+0x170>
 8006940:	2b30      	cmp	r3, #48	@ 0x30
 8006942:	d064      	beq.n	8006a0e <HAL_TIM_ConfigClockSource+0x15e>
 8006944:	2b30      	cmp	r3, #48	@ 0x30
 8006946:	d86b      	bhi.n	8006a20 <HAL_TIM_ConfigClockSource+0x170>
 8006948:	2b20      	cmp	r3, #32
 800694a:	d060      	beq.n	8006a0e <HAL_TIM_ConfigClockSource+0x15e>
 800694c:	2b20      	cmp	r3, #32
 800694e:	d867      	bhi.n	8006a20 <HAL_TIM_ConfigClockSource+0x170>
 8006950:	2b00      	cmp	r3, #0
 8006952:	d05c      	beq.n	8006a0e <HAL_TIM_ConfigClockSource+0x15e>
 8006954:	2b10      	cmp	r3, #16
 8006956:	d05a      	beq.n	8006a0e <HAL_TIM_ConfigClockSource+0x15e>
 8006958:	e062      	b.n	8006a20 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800696a:	f000 fbf5 	bl	8007158 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	689b      	ldr	r3, [r3, #8]
 8006974:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800697c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	68ba      	ldr	r2, [r7, #8]
 8006984:	609a      	str	r2, [r3, #8]
      break;
 8006986:	e04f      	b.n	8006a28 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006998:	f000 fbde 	bl	8007158 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	689a      	ldr	r2, [r3, #8]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80069aa:	609a      	str	r2, [r3, #8]
      break;
 80069ac:	e03c      	b.n	8006a28 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80069ba:	461a      	mov	r2, r3
 80069bc:	f000 fa9c 	bl	8006ef8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	2150      	movs	r1, #80	@ 0x50
 80069c6:	4618      	mov	r0, r3
 80069c8:	f000 fbab 	bl	8007122 <TIM_ITRx_SetConfig>
      break;
 80069cc:	e02c      	b.n	8006a28 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80069da:	461a      	mov	r2, r3
 80069dc:	f000 faf8 	bl	8006fd0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	2160      	movs	r1, #96	@ 0x60
 80069e6:	4618      	mov	r0, r3
 80069e8:	f000 fb9b 	bl	8007122 <TIM_ITRx_SetConfig>
      break;
 80069ec:	e01c      	b.n	8006a28 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80069fa:	461a      	mov	r2, r3
 80069fc:	f000 fa7c 	bl	8006ef8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	2140      	movs	r1, #64	@ 0x40
 8006a06:	4618      	mov	r0, r3
 8006a08:	f000 fb8b 	bl	8007122 <TIM_ITRx_SetConfig>
      break;
 8006a0c:	e00c      	b.n	8006a28 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681a      	ldr	r2, [r3, #0]
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4619      	mov	r1, r3
 8006a18:	4610      	mov	r0, r2
 8006a1a:	f000 fb82 	bl	8007122 <TIM_ITRx_SetConfig>
      break;
 8006a1e:	e003      	b.n	8006a28 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006a20:	2301      	movs	r3, #1
 8006a22:	73fb      	strb	r3, [r7, #15]
      break;
 8006a24:	e000      	b.n	8006a28 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006a26:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2200      	movs	r2, #0
 8006a34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006a38:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	3710      	adds	r7, #16
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}

08006a42 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006a42:	b580      	push	{r7, lr}
 8006a44:	b082      	sub	sp, #8
 8006a46:	af00      	add	r7, sp, #0
 8006a48:	6078      	str	r0, [r7, #4]
 8006a4a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a52:	2b01      	cmp	r3, #1
 8006a54:	d101      	bne.n	8006a5a <HAL_TIM_SlaveConfigSynchro+0x18>
 8006a56:	2302      	movs	r3, #2
 8006a58:	e031      	b.n	8006abe <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2201      	movs	r2, #1
 8006a5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2202      	movs	r2, #2
 8006a66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006a6a:	6839      	ldr	r1, [r7, #0]
 8006a6c:	6878      	ldr	r0, [r7, #4]
 8006a6e:	f000 f941 	bl	8006cf4 <TIM_SlaveTimer_SetConfig>
 8006a72:	4603      	mov	r3, r0
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d009      	beq.n	8006a8c <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2201      	movs	r2, #1
 8006a7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2200      	movs	r2, #0
 8006a84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	e018      	b.n	8006abe <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	68da      	ldr	r2, [r3, #12]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a9a:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	68da      	ldr	r2, [r3, #12]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006aaa:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2201      	movs	r2, #1
 8006ab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006abc:	2300      	movs	r3, #0
}
 8006abe:	4618      	mov	r0, r3
 8006ac0:	3708      	adds	r7, #8
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	bd80      	pop	{r7, pc}
	...

08006ac8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ac8:	b480      	push	{r7}
 8006aca:	b085      	sub	sp, #20
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
 8006ad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	2b0c      	cmp	r3, #12
 8006ada:	d831      	bhi.n	8006b40 <HAL_TIM_ReadCapturedValue+0x78>
 8006adc:	a201      	add	r2, pc, #4	@ (adr r2, 8006ae4 <HAL_TIM_ReadCapturedValue+0x1c>)
 8006ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ae2:	bf00      	nop
 8006ae4:	08006b19 	.word	0x08006b19
 8006ae8:	08006b41 	.word	0x08006b41
 8006aec:	08006b41 	.word	0x08006b41
 8006af0:	08006b41 	.word	0x08006b41
 8006af4:	08006b23 	.word	0x08006b23
 8006af8:	08006b41 	.word	0x08006b41
 8006afc:	08006b41 	.word	0x08006b41
 8006b00:	08006b41 	.word	0x08006b41
 8006b04:	08006b2d 	.word	0x08006b2d
 8006b08:	08006b41 	.word	0x08006b41
 8006b0c:	08006b41 	.word	0x08006b41
 8006b10:	08006b41 	.word	0x08006b41
 8006b14:	08006b37 	.word	0x08006b37
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b1e:	60fb      	str	r3, [r7, #12]

      break;
 8006b20:	e00f      	b.n	8006b42 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b28:	60fb      	str	r3, [r7, #12]

      break;
 8006b2a:	e00a      	b.n	8006b42 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b32:	60fb      	str	r3, [r7, #12]

      break;
 8006b34:	e005      	b.n	8006b42 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b3c:	60fb      	str	r3, [r7, #12]

      break;
 8006b3e:	e000      	b.n	8006b42 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006b40:	bf00      	nop
  }

  return tmpreg;
 8006b42:	68fb      	ldr	r3, [r7, #12]
}
 8006b44:	4618      	mov	r0, r3
 8006b46:	3714      	adds	r7, #20
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr

08006b50 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b083      	sub	sp, #12
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006b58:	bf00      	nop
 8006b5a:	370c      	adds	r7, #12
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b62:	4770      	bx	lr

08006b64 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b64:	b480      	push	{r7}
 8006b66:	b083      	sub	sp, #12
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006b6c:	bf00      	nop
 8006b6e:	370c      	adds	r7, #12
 8006b70:	46bd      	mov	sp, r7
 8006b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b76:	4770      	bx	lr

08006b78 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b083      	sub	sp, #12
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006b80:	bf00      	nop
 8006b82:	370c      	adds	r7, #12
 8006b84:	46bd      	mov	sp, r7
 8006b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8a:	4770      	bx	lr

08006b8c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b083      	sub	sp, #12
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b94:	bf00      	nop
 8006b96:	370c      	adds	r7, #12
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9e:	4770      	bx	lr

08006ba0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	b085      	sub	sp, #20
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
 8006ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	4a48      	ldr	r2, [pc, #288]	@ (8006cd4 <TIM_Base_SetConfig+0x134>)
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d013      	beq.n	8006be0 <TIM_Base_SetConfig+0x40>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bbe:	d00f      	beq.n	8006be0 <TIM_Base_SetConfig+0x40>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	4a45      	ldr	r2, [pc, #276]	@ (8006cd8 <TIM_Base_SetConfig+0x138>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d00b      	beq.n	8006be0 <TIM_Base_SetConfig+0x40>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	4a44      	ldr	r2, [pc, #272]	@ (8006cdc <TIM_Base_SetConfig+0x13c>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d007      	beq.n	8006be0 <TIM_Base_SetConfig+0x40>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	4a43      	ldr	r2, [pc, #268]	@ (8006ce0 <TIM_Base_SetConfig+0x140>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d003      	beq.n	8006be0 <TIM_Base_SetConfig+0x40>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	4a42      	ldr	r2, [pc, #264]	@ (8006ce4 <TIM_Base_SetConfig+0x144>)
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	d108      	bne.n	8006bf2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006be6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	68fa      	ldr	r2, [r7, #12]
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	4a37      	ldr	r2, [pc, #220]	@ (8006cd4 <TIM_Base_SetConfig+0x134>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d01f      	beq.n	8006c3a <TIM_Base_SetConfig+0x9a>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c00:	d01b      	beq.n	8006c3a <TIM_Base_SetConfig+0x9a>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	4a34      	ldr	r2, [pc, #208]	@ (8006cd8 <TIM_Base_SetConfig+0x138>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d017      	beq.n	8006c3a <TIM_Base_SetConfig+0x9a>
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	4a33      	ldr	r2, [pc, #204]	@ (8006cdc <TIM_Base_SetConfig+0x13c>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d013      	beq.n	8006c3a <TIM_Base_SetConfig+0x9a>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	4a32      	ldr	r2, [pc, #200]	@ (8006ce0 <TIM_Base_SetConfig+0x140>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d00f      	beq.n	8006c3a <TIM_Base_SetConfig+0x9a>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	4a32      	ldr	r2, [pc, #200]	@ (8006ce8 <TIM_Base_SetConfig+0x148>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d00b      	beq.n	8006c3a <TIM_Base_SetConfig+0x9a>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	4a31      	ldr	r2, [pc, #196]	@ (8006cec <TIM_Base_SetConfig+0x14c>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d007      	beq.n	8006c3a <TIM_Base_SetConfig+0x9a>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	4a30      	ldr	r2, [pc, #192]	@ (8006cf0 <TIM_Base_SetConfig+0x150>)
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d003      	beq.n	8006c3a <TIM_Base_SetConfig+0x9a>
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	4a2b      	ldr	r2, [pc, #172]	@ (8006ce4 <TIM_Base_SetConfig+0x144>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d108      	bne.n	8006c4c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	68db      	ldr	r3, [r3, #12]
 8006c46:	68fa      	ldr	r2, [r7, #12]
 8006c48:	4313      	orrs	r3, r2
 8006c4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	695b      	ldr	r3, [r3, #20]
 8006c56:	4313      	orrs	r3, r2
 8006c58:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	68fa      	ldr	r2, [r7, #12]
 8006c5e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	689a      	ldr	r2, [r3, #8]
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	681a      	ldr	r2, [r3, #0]
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	4a18      	ldr	r2, [pc, #96]	@ (8006cd4 <TIM_Base_SetConfig+0x134>)
 8006c74:	4293      	cmp	r3, r2
 8006c76:	d013      	beq.n	8006ca0 <TIM_Base_SetConfig+0x100>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	4a19      	ldr	r2, [pc, #100]	@ (8006ce0 <TIM_Base_SetConfig+0x140>)
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d00f      	beq.n	8006ca0 <TIM_Base_SetConfig+0x100>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	4a19      	ldr	r2, [pc, #100]	@ (8006ce8 <TIM_Base_SetConfig+0x148>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d00b      	beq.n	8006ca0 <TIM_Base_SetConfig+0x100>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	4a18      	ldr	r2, [pc, #96]	@ (8006cec <TIM_Base_SetConfig+0x14c>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d007      	beq.n	8006ca0 <TIM_Base_SetConfig+0x100>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	4a17      	ldr	r2, [pc, #92]	@ (8006cf0 <TIM_Base_SetConfig+0x150>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d003      	beq.n	8006ca0 <TIM_Base_SetConfig+0x100>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	4a12      	ldr	r2, [pc, #72]	@ (8006ce4 <TIM_Base_SetConfig+0x144>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d103      	bne.n	8006ca8 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	691a      	ldr	r2, [r3, #16]
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2201      	movs	r2, #1
 8006cac:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	691b      	ldr	r3, [r3, #16]
 8006cb2:	f003 0301 	and.w	r3, r3, #1
 8006cb6:	2b01      	cmp	r3, #1
 8006cb8:	d105      	bne.n	8006cc6 <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	691b      	ldr	r3, [r3, #16]
 8006cbe:	f023 0201 	bic.w	r2, r3, #1
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	611a      	str	r2, [r3, #16]
  }
}
 8006cc6:	bf00      	nop
 8006cc8:	3714      	adds	r7, #20
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd0:	4770      	bx	lr
 8006cd2:	bf00      	nop
 8006cd4:	40012c00 	.word	0x40012c00
 8006cd8:	40000400 	.word	0x40000400
 8006cdc:	40000800 	.word	0x40000800
 8006ce0:	40013400 	.word	0x40013400
 8006ce4:	40015000 	.word	0x40015000
 8006ce8:	40014000 	.word	0x40014000
 8006cec:	40014400 	.word	0x40014400
 8006cf0:	40014800 	.word	0x40014800

08006cf4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b086      	sub	sp, #24
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
 8006cfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	689b      	ldr	r3, [r3, #8]
 8006d08:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d0a:	693b      	ldr	r3, [r7, #16]
 8006d0c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d10:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	685b      	ldr	r3, [r3, #4]
 8006d16:	693a      	ldr	r2, [r7, #16]
 8006d18:	4313      	orrs	r3, r2
 8006d1a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006d1c:	693b      	ldr	r3, [r7, #16]
 8006d1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d22:	f023 0307 	bic.w	r3, r3, #7
 8006d26:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	693a      	ldr	r2, [r7, #16]
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	693a      	ldr	r2, [r7, #16]
 8006d38:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	685b      	ldr	r3, [r3, #4]
 8006d3e:	2b70      	cmp	r3, #112	@ 0x70
 8006d40:	d01a      	beq.n	8006d78 <TIM_SlaveTimer_SetConfig+0x84>
 8006d42:	2b70      	cmp	r3, #112	@ 0x70
 8006d44:	d860      	bhi.n	8006e08 <TIM_SlaveTimer_SetConfig+0x114>
 8006d46:	2b60      	cmp	r3, #96	@ 0x60
 8006d48:	d054      	beq.n	8006df4 <TIM_SlaveTimer_SetConfig+0x100>
 8006d4a:	2b60      	cmp	r3, #96	@ 0x60
 8006d4c:	d85c      	bhi.n	8006e08 <TIM_SlaveTimer_SetConfig+0x114>
 8006d4e:	2b50      	cmp	r3, #80	@ 0x50
 8006d50:	d046      	beq.n	8006de0 <TIM_SlaveTimer_SetConfig+0xec>
 8006d52:	2b50      	cmp	r3, #80	@ 0x50
 8006d54:	d858      	bhi.n	8006e08 <TIM_SlaveTimer_SetConfig+0x114>
 8006d56:	2b40      	cmp	r3, #64	@ 0x40
 8006d58:	d019      	beq.n	8006d8e <TIM_SlaveTimer_SetConfig+0x9a>
 8006d5a:	2b40      	cmp	r3, #64	@ 0x40
 8006d5c:	d854      	bhi.n	8006e08 <TIM_SlaveTimer_SetConfig+0x114>
 8006d5e:	2b30      	cmp	r3, #48	@ 0x30
 8006d60:	d055      	beq.n	8006e0e <TIM_SlaveTimer_SetConfig+0x11a>
 8006d62:	2b30      	cmp	r3, #48	@ 0x30
 8006d64:	d850      	bhi.n	8006e08 <TIM_SlaveTimer_SetConfig+0x114>
 8006d66:	2b20      	cmp	r3, #32
 8006d68:	d051      	beq.n	8006e0e <TIM_SlaveTimer_SetConfig+0x11a>
 8006d6a:	2b20      	cmp	r3, #32
 8006d6c:	d84c      	bhi.n	8006e08 <TIM_SlaveTimer_SetConfig+0x114>
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d04d      	beq.n	8006e0e <TIM_SlaveTimer_SetConfig+0x11a>
 8006d72:	2b10      	cmp	r3, #16
 8006d74:	d04b      	beq.n	8006e0e <TIM_SlaveTimer_SetConfig+0x11a>
 8006d76:	e047      	b.n	8006e08 <TIM_SlaveTimer_SetConfig+0x114>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8006d88:	f000 f9e6 	bl	8007158 <TIM_ETR_SetConfig>
      break;
 8006d8c:	e040      	b.n	8006e10 <TIM_SlaveTimer_SetConfig+0x11c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	2b05      	cmp	r3, #5
 8006d94:	d101      	bne.n	8006d9a <TIM_SlaveTimer_SetConfig+0xa6>
      {
        return HAL_ERROR;
 8006d96:	2301      	movs	r3, #1
 8006d98:	e03b      	b.n	8006e12 <TIM_SlaveTimer_SetConfig+0x11e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	6a1b      	ldr	r3, [r3, #32]
 8006da0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	6a1a      	ldr	r2, [r3, #32]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f022 0201 	bic.w	r2, r2, #1
 8006db0:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	699b      	ldr	r3, [r3, #24]
 8006db8:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006dc0:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	691b      	ldr	r3, [r3, #16]
 8006dc6:	011b      	lsls	r3, r3, #4
 8006dc8:	68ba      	ldr	r2, [r7, #8]
 8006dca:	4313      	orrs	r3, r2
 8006dcc:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	68ba      	ldr	r2, [r7, #8]
 8006dd4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	68fa      	ldr	r2, [r7, #12]
 8006ddc:	621a      	str	r2, [r3, #32]
      break;
 8006dde:	e017      	b.n	8006e10 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006dec:	461a      	mov	r2, r3
 8006dee:	f000 f883 	bl	8006ef8 <TIM_TI1_ConfigInputStage>
      break;
 8006df2:	e00d      	b.n	8006e10 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e00:	461a      	mov	r2, r3
 8006e02:	f000 f8e5 	bl	8006fd0 <TIM_TI2_ConfigInputStage>
      break;
 8006e06:	e003      	b.n	8006e10 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8006e08:	2301      	movs	r3, #1
 8006e0a:	75fb      	strb	r3, [r7, #23]
      break;
 8006e0c:	e000      	b.n	8006e10 <TIM_SlaveTimer_SetConfig+0x11c>
      break;
 8006e0e:	bf00      	nop
  }

  return status;
 8006e10:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e12:	4618      	mov	r0, r3
 8006e14:	3718      	adds	r7, #24
 8006e16:	46bd      	mov	sp, r7
 8006e18:	bd80      	pop	{r7, pc}
	...

08006e1c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b087      	sub	sp, #28
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	60f8      	str	r0, [r7, #12]
 8006e24:	60b9      	str	r1, [r7, #8]
 8006e26:	607a      	str	r2, [r7, #4]
 8006e28:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	6a1b      	ldr	r3, [r3, #32]
 8006e2e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	6a1b      	ldr	r3, [r3, #32]
 8006e34:	f023 0201 	bic.w	r2, r3, #1
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	699b      	ldr	r3, [r3, #24]
 8006e40:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	4a26      	ldr	r2, [pc, #152]	@ (8006ee0 <TIM_TI1_SetConfig+0xc4>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d017      	beq.n	8006e7a <TIM_TI1_SetConfig+0x5e>
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e50:	d013      	beq.n	8006e7a <TIM_TI1_SetConfig+0x5e>
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	4a23      	ldr	r2, [pc, #140]	@ (8006ee4 <TIM_TI1_SetConfig+0xc8>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d00f      	beq.n	8006e7a <TIM_TI1_SetConfig+0x5e>
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	4a22      	ldr	r2, [pc, #136]	@ (8006ee8 <TIM_TI1_SetConfig+0xcc>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d00b      	beq.n	8006e7a <TIM_TI1_SetConfig+0x5e>
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	4a21      	ldr	r2, [pc, #132]	@ (8006eec <TIM_TI1_SetConfig+0xd0>)
 8006e66:	4293      	cmp	r3, r2
 8006e68:	d007      	beq.n	8006e7a <TIM_TI1_SetConfig+0x5e>
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	4a20      	ldr	r2, [pc, #128]	@ (8006ef0 <TIM_TI1_SetConfig+0xd4>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d003      	beq.n	8006e7a <TIM_TI1_SetConfig+0x5e>
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	4a1f      	ldr	r2, [pc, #124]	@ (8006ef4 <TIM_TI1_SetConfig+0xd8>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d101      	bne.n	8006e7e <TIM_TI1_SetConfig+0x62>
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	e000      	b.n	8006e80 <TIM_TI1_SetConfig+0x64>
 8006e7e:	2300      	movs	r3, #0
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d008      	beq.n	8006e96 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	f023 0303 	bic.w	r3, r3, #3
 8006e8a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006e8c:	697a      	ldr	r2, [r7, #20]
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	4313      	orrs	r3, r2
 8006e92:	617b      	str	r3, [r7, #20]
 8006e94:	e003      	b.n	8006e9e <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006e96:	697b      	ldr	r3, [r7, #20]
 8006e98:	f043 0301 	orr.w	r3, r3, #1
 8006e9c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006e9e:	697b      	ldr	r3, [r7, #20]
 8006ea0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ea4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	011b      	lsls	r3, r3, #4
 8006eaa:	b2db      	uxtb	r3, r3
 8006eac:	697a      	ldr	r2, [r7, #20]
 8006eae:	4313      	orrs	r3, r2
 8006eb0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006eb2:	693b      	ldr	r3, [r7, #16]
 8006eb4:	f023 030a 	bic.w	r3, r3, #10
 8006eb8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006eba:	68bb      	ldr	r3, [r7, #8]
 8006ebc:	f003 030a 	and.w	r3, r3, #10
 8006ec0:	693a      	ldr	r2, [r7, #16]
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	697a      	ldr	r2, [r7, #20]
 8006eca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	693a      	ldr	r2, [r7, #16]
 8006ed0:	621a      	str	r2, [r3, #32]
}
 8006ed2:	bf00      	nop
 8006ed4:	371c      	adds	r7, #28
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006edc:	4770      	bx	lr
 8006ede:	bf00      	nop
 8006ee0:	40012c00 	.word	0x40012c00
 8006ee4:	40000400 	.word	0x40000400
 8006ee8:	40000800 	.word	0x40000800
 8006eec:	40013400 	.word	0x40013400
 8006ef0:	40014000 	.word	0x40014000
 8006ef4:	40015000 	.word	0x40015000

08006ef8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ef8:	b480      	push	{r7}
 8006efa:	b087      	sub	sp, #28
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	60f8      	str	r0, [r7, #12]
 8006f00:	60b9      	str	r1, [r7, #8]
 8006f02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	6a1b      	ldr	r3, [r3, #32]
 8006f08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	6a1b      	ldr	r3, [r3, #32]
 8006f0e:	f023 0201 	bic.w	r2, r3, #1
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	699b      	ldr	r3, [r3, #24]
 8006f1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f1c:	693b      	ldr	r3, [r7, #16]
 8006f1e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006f22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	011b      	lsls	r3, r3, #4
 8006f28:	693a      	ldr	r2, [r7, #16]
 8006f2a:	4313      	orrs	r3, r2
 8006f2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	f023 030a 	bic.w	r3, r3, #10
 8006f34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006f36:	697a      	ldr	r2, [r7, #20]
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	4313      	orrs	r3, r2
 8006f3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	693a      	ldr	r2, [r7, #16]
 8006f42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	697a      	ldr	r2, [r7, #20]
 8006f48:	621a      	str	r2, [r3, #32]
}
 8006f4a:	bf00      	nop
 8006f4c:	371c      	adds	r7, #28
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f54:	4770      	bx	lr

08006f56 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006f56:	b480      	push	{r7}
 8006f58:	b087      	sub	sp, #28
 8006f5a:	af00      	add	r7, sp, #0
 8006f5c:	60f8      	str	r0, [r7, #12]
 8006f5e:	60b9      	str	r1, [r7, #8]
 8006f60:	607a      	str	r2, [r7, #4]
 8006f62:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	6a1b      	ldr	r3, [r3, #32]
 8006f68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	6a1b      	ldr	r3, [r3, #32]
 8006f6e:	f023 0210 	bic.w	r2, r3, #16
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	699b      	ldr	r3, [r3, #24]
 8006f7a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006f7c:	693b      	ldr	r3, [r7, #16]
 8006f7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	021b      	lsls	r3, r3, #8
 8006f88:	693a      	ldr	r2, [r7, #16]
 8006f8a:	4313      	orrs	r3, r2
 8006f8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006f8e:	693b      	ldr	r3, [r7, #16]
 8006f90:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006f94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	031b      	lsls	r3, r3, #12
 8006f9a:	b29b      	uxth	r3, r3
 8006f9c:	693a      	ldr	r2, [r7, #16]
 8006f9e:	4313      	orrs	r3, r2
 8006fa0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006fa2:	697b      	ldr	r3, [r7, #20]
 8006fa4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006fa8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	011b      	lsls	r3, r3, #4
 8006fae:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006fb2:	697a      	ldr	r2, [r7, #20]
 8006fb4:	4313      	orrs	r3, r2
 8006fb6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	693a      	ldr	r2, [r7, #16]
 8006fbc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	697a      	ldr	r2, [r7, #20]
 8006fc2:	621a      	str	r2, [r3, #32]
}
 8006fc4:	bf00      	nop
 8006fc6:	371c      	adds	r7, #28
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fce:	4770      	bx	lr

08006fd0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b087      	sub	sp, #28
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	60f8      	str	r0, [r7, #12]
 8006fd8:	60b9      	str	r1, [r7, #8]
 8006fda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	6a1b      	ldr	r3, [r3, #32]
 8006fe0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	6a1b      	ldr	r3, [r3, #32]
 8006fe6:	f023 0210 	bic.w	r2, r3, #16
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	699b      	ldr	r3, [r3, #24]
 8006ff2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ff4:	693b      	ldr	r3, [r7, #16]
 8006ff6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006ffa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	031b      	lsls	r3, r3, #12
 8007000:	693a      	ldr	r2, [r7, #16]
 8007002:	4313      	orrs	r3, r2
 8007004:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007006:	697b      	ldr	r3, [r7, #20]
 8007008:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800700c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	011b      	lsls	r3, r3, #4
 8007012:	697a      	ldr	r2, [r7, #20]
 8007014:	4313      	orrs	r3, r2
 8007016:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	693a      	ldr	r2, [r7, #16]
 800701c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	697a      	ldr	r2, [r7, #20]
 8007022:	621a      	str	r2, [r3, #32]
}
 8007024:	bf00      	nop
 8007026:	371c      	adds	r7, #28
 8007028:	46bd      	mov	sp, r7
 800702a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702e:	4770      	bx	lr

08007030 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007030:	b480      	push	{r7}
 8007032:	b087      	sub	sp, #28
 8007034:	af00      	add	r7, sp, #0
 8007036:	60f8      	str	r0, [r7, #12]
 8007038:	60b9      	str	r1, [r7, #8]
 800703a:	607a      	str	r2, [r7, #4]
 800703c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	6a1b      	ldr	r3, [r3, #32]
 8007042:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	6a1b      	ldr	r3, [r3, #32]
 8007048:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	69db      	ldr	r3, [r3, #28]
 8007054:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	f023 0303 	bic.w	r3, r3, #3
 800705c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800705e:	693a      	ldr	r2, [r7, #16]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	4313      	orrs	r3, r2
 8007064:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007066:	693b      	ldr	r3, [r7, #16]
 8007068:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800706c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	011b      	lsls	r3, r3, #4
 8007072:	b2db      	uxtb	r3, r3
 8007074:	693a      	ldr	r2, [r7, #16]
 8007076:	4313      	orrs	r3, r2
 8007078:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800707a:	697b      	ldr	r3, [r7, #20]
 800707c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007080:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	021b      	lsls	r3, r3, #8
 8007086:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800708a:	697a      	ldr	r2, [r7, #20]
 800708c:	4313      	orrs	r3, r2
 800708e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	693a      	ldr	r2, [r7, #16]
 8007094:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	697a      	ldr	r2, [r7, #20]
 800709a:	621a      	str	r2, [r3, #32]
}
 800709c:	bf00      	nop
 800709e:	371c      	adds	r7, #28
 80070a0:	46bd      	mov	sp, r7
 80070a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a6:	4770      	bx	lr

080070a8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80070a8:	b480      	push	{r7}
 80070aa:	b087      	sub	sp, #28
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	60f8      	str	r0, [r7, #12]
 80070b0:	60b9      	str	r1, [r7, #8]
 80070b2:	607a      	str	r2, [r7, #4]
 80070b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	6a1b      	ldr	r3, [r3, #32]
 80070ba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	6a1b      	ldr	r3, [r3, #32]
 80070c0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	69db      	ldr	r3, [r3, #28]
 80070cc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070d4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	021b      	lsls	r3, r3, #8
 80070da:	693a      	ldr	r2, [r7, #16]
 80070dc:	4313      	orrs	r3, r2
 80070de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80070e0:	693b      	ldr	r3, [r7, #16]
 80070e2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80070e6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	031b      	lsls	r3, r3, #12
 80070ec:	b29b      	uxth	r3, r3
 80070ee:	693a      	ldr	r2, [r7, #16]
 80070f0:	4313      	orrs	r3, r2
 80070f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80070f4:	697b      	ldr	r3, [r7, #20]
 80070f6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80070fa:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	031b      	lsls	r3, r3, #12
 8007100:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8007104:	697a      	ldr	r2, [r7, #20]
 8007106:	4313      	orrs	r3, r2
 8007108:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	693a      	ldr	r2, [r7, #16]
 800710e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	697a      	ldr	r2, [r7, #20]
 8007114:	621a      	str	r2, [r3, #32]
}
 8007116:	bf00      	nop
 8007118:	371c      	adds	r7, #28
 800711a:	46bd      	mov	sp, r7
 800711c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007120:	4770      	bx	lr

08007122 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007122:	b480      	push	{r7}
 8007124:	b085      	sub	sp, #20
 8007126:	af00      	add	r7, sp, #0
 8007128:	6078      	str	r0, [r7, #4]
 800712a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	689b      	ldr	r3, [r3, #8]
 8007130:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007138:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800713a:	683a      	ldr	r2, [r7, #0]
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	4313      	orrs	r3, r2
 8007140:	f043 0307 	orr.w	r3, r3, #7
 8007144:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	68fa      	ldr	r2, [r7, #12]
 800714a:	609a      	str	r2, [r3, #8]
}
 800714c:	bf00      	nop
 800714e:	3714      	adds	r7, #20
 8007150:	46bd      	mov	sp, r7
 8007152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007156:	4770      	bx	lr

08007158 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007158:	b480      	push	{r7}
 800715a:	b087      	sub	sp, #28
 800715c:	af00      	add	r7, sp, #0
 800715e:	60f8      	str	r0, [r7, #12]
 8007160:	60b9      	str	r1, [r7, #8]
 8007162:	607a      	str	r2, [r7, #4]
 8007164:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	689b      	ldr	r3, [r3, #8]
 800716a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007172:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	021a      	lsls	r2, r3, #8
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	431a      	orrs	r2, r3
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	4313      	orrs	r3, r2
 8007180:	697a      	ldr	r2, [r7, #20]
 8007182:	4313      	orrs	r3, r2
 8007184:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	697a      	ldr	r2, [r7, #20]
 800718a:	609a      	str	r2, [r3, #8]
}
 800718c:	bf00      	nop
 800718e:	371c      	adds	r7, #28
 8007190:	46bd      	mov	sp, r7
 8007192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007196:	4770      	bx	lr

08007198 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007198:	b480      	push	{r7}
 800719a:	b087      	sub	sp, #28
 800719c:	af00      	add	r7, sp, #0
 800719e:	60f8      	str	r0, [r7, #12]
 80071a0:	60b9      	str	r1, [r7, #8]
 80071a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	f003 031f 	and.w	r3, r3, #31
 80071aa:	2201      	movs	r2, #1
 80071ac:	fa02 f303 	lsl.w	r3, r2, r3
 80071b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	6a1a      	ldr	r2, [r3, #32]
 80071b6:	697b      	ldr	r3, [r7, #20]
 80071b8:	43db      	mvns	r3, r3
 80071ba:	401a      	ands	r2, r3
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	6a1a      	ldr	r2, [r3, #32]
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	f003 031f 	and.w	r3, r3, #31
 80071ca:	6879      	ldr	r1, [r7, #4]
 80071cc:	fa01 f303 	lsl.w	r3, r1, r3
 80071d0:	431a      	orrs	r2, r3
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	621a      	str	r2, [r3, #32]
}
 80071d6:	bf00      	nop
 80071d8:	371c      	adds	r7, #28
 80071da:	46bd      	mov	sp, r7
 80071dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e0:	4770      	bx	lr
	...

080071e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80071e4:	b480      	push	{r7}
 80071e6:	b085      	sub	sp, #20
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
 80071ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d101      	bne.n	80071fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80071f8:	2302      	movs	r3, #2
 80071fa:	e06d      	b.n	80072d8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2201      	movs	r2, #1
 8007200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2202      	movs	r2, #2
 8007208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	685b      	ldr	r3, [r3, #4]
 8007212:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	689b      	ldr	r3, [r3, #8]
 800721a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	4a30      	ldr	r2, [pc, #192]	@ (80072e4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d009      	beq.n	800723a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4a2f      	ldr	r2, [pc, #188]	@ (80072e8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d004      	beq.n	800723a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	4a2d      	ldr	r2, [pc, #180]	@ (80072ec <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007236:	4293      	cmp	r3, r2
 8007238:	d108      	bne.n	800724c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007240:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	68fa      	ldr	r2, [r7, #12]
 8007248:	4313      	orrs	r3, r2
 800724a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007252:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	68fa      	ldr	r2, [r7, #12]
 800725a:	4313      	orrs	r3, r2
 800725c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	68fa      	ldr	r2, [r7, #12]
 8007264:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4a1e      	ldr	r2, [pc, #120]	@ (80072e4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d01d      	beq.n	80072ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007278:	d018      	beq.n	80072ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	4a1c      	ldr	r2, [pc, #112]	@ (80072f0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d013      	beq.n	80072ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	4a1a      	ldr	r2, [pc, #104]	@ (80072f4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d00e      	beq.n	80072ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	4a15      	ldr	r2, [pc, #84]	@ (80072e8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007294:	4293      	cmp	r3, r2
 8007296:	d009      	beq.n	80072ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	4a16      	ldr	r2, [pc, #88]	@ (80072f8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800729e:	4293      	cmp	r3, r2
 80072a0:	d004      	beq.n	80072ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	4a11      	ldr	r2, [pc, #68]	@ (80072ec <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80072a8:	4293      	cmp	r3, r2
 80072aa:	d10c      	bne.n	80072c6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072b2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	689b      	ldr	r3, [r3, #8]
 80072b8:	68ba      	ldr	r2, [r7, #8]
 80072ba:	4313      	orrs	r3, r2
 80072bc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	68ba      	ldr	r2, [r7, #8]
 80072c4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2201      	movs	r2, #1
 80072ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2200      	movs	r2, #0
 80072d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80072d6:	2300      	movs	r3, #0
}
 80072d8:	4618      	mov	r0, r3
 80072da:	3714      	adds	r7, #20
 80072dc:	46bd      	mov	sp, r7
 80072de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e2:	4770      	bx	lr
 80072e4:	40012c00 	.word	0x40012c00
 80072e8:	40013400 	.word	0x40013400
 80072ec:	40015000 	.word	0x40015000
 80072f0:	40000400 	.word	0x40000400
 80072f4:	40000800 	.word	0x40000800
 80072f8:	40014000 	.word	0x40014000

080072fc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80072fc:	b480      	push	{r7}
 80072fe:	b083      	sub	sp, #12
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007304:	bf00      	nop
 8007306:	370c      	adds	r7, #12
 8007308:	46bd      	mov	sp, r7
 800730a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730e:	4770      	bx	lr

08007310 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007310:	b480      	push	{r7}
 8007312:	b083      	sub	sp, #12
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007318:	bf00      	nop
 800731a:	370c      	adds	r7, #12
 800731c:	46bd      	mov	sp, r7
 800731e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007322:	4770      	bx	lr

08007324 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007324:	b480      	push	{r7}
 8007326:	b083      	sub	sp, #12
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800732c:	bf00      	nop
 800732e:	370c      	adds	r7, #12
 8007330:	46bd      	mov	sp, r7
 8007332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007336:	4770      	bx	lr

08007338 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b082      	sub	sp, #8
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2b00      	cmp	r3, #0
 8007344:	d101      	bne.n	800734a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007346:	2301      	movs	r3, #1
 8007348:	e040      	b.n	80073cc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800734e:	2b00      	cmp	r3, #0
 8007350:	d106      	bne.n	8007360 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2200      	movs	r2, #0
 8007356:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f7fa fa76 	bl	800184c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2224      	movs	r2, #36	@ 0x24
 8007364:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	681a      	ldr	r2, [r3, #0]
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f022 0201 	bic.w	r2, r2, #1
 8007374:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800737a:	2b00      	cmp	r3, #0
 800737c:	d002      	beq.n	8007384 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800737e:	6878      	ldr	r0, [r7, #4]
 8007380:	f000 fa86 	bl	8007890 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007384:	6878      	ldr	r0, [r7, #4]
 8007386:	f000 f8af 	bl	80074e8 <UART_SetConfig>
 800738a:	4603      	mov	r3, r0
 800738c:	2b01      	cmp	r3, #1
 800738e:	d101      	bne.n	8007394 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007390:	2301      	movs	r3, #1
 8007392:	e01b      	b.n	80073cc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	685a      	ldr	r2, [r3, #4]
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80073a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	689a      	ldr	r2, [r3, #8]
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80073b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	681a      	ldr	r2, [r3, #0]
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f042 0201 	orr.w	r2, r2, #1
 80073c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80073c4:	6878      	ldr	r0, [r7, #4]
 80073c6:	f000 fb05 	bl	80079d4 <UART_CheckIdleState>
 80073ca:	4603      	mov	r3, r0
}
 80073cc:	4618      	mov	r0, r3
 80073ce:	3708      	adds	r7, #8
 80073d0:	46bd      	mov	sp, r7
 80073d2:	bd80      	pop	{r7, pc}

080073d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b08a      	sub	sp, #40	@ 0x28
 80073d8:	af02      	add	r7, sp, #8
 80073da:	60f8      	str	r0, [r7, #12]
 80073dc:	60b9      	str	r1, [r7, #8]
 80073de:	603b      	str	r3, [r7, #0]
 80073e0:	4613      	mov	r3, r2
 80073e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80073e8:	2b20      	cmp	r3, #32
 80073ea:	d177      	bne.n	80074dc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d002      	beq.n	80073f8 <HAL_UART_Transmit+0x24>
 80073f2:	88fb      	ldrh	r3, [r7, #6]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d101      	bne.n	80073fc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80073f8:	2301      	movs	r3, #1
 80073fa:	e070      	b.n	80074de <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	2200      	movs	r2, #0
 8007400:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	2221      	movs	r2, #33	@ 0x21
 8007408:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800740a:	f7fa fc49 	bl	8001ca0 <HAL_GetTick>
 800740e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	88fa      	ldrh	r2, [r7, #6]
 8007414:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	88fa      	ldrh	r2, [r7, #6]
 800741c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	689b      	ldr	r3, [r3, #8]
 8007424:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007428:	d108      	bne.n	800743c <HAL_UART_Transmit+0x68>
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	691b      	ldr	r3, [r3, #16]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d104      	bne.n	800743c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8007432:	2300      	movs	r3, #0
 8007434:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	61bb      	str	r3, [r7, #24]
 800743a:	e003      	b.n	8007444 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007440:	2300      	movs	r3, #0
 8007442:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007444:	e02f      	b.n	80074a6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	9300      	str	r3, [sp, #0]
 800744a:	697b      	ldr	r3, [r7, #20]
 800744c:	2200      	movs	r2, #0
 800744e:	2180      	movs	r1, #128	@ 0x80
 8007450:	68f8      	ldr	r0, [r7, #12]
 8007452:	f000 fb67 	bl	8007b24 <UART_WaitOnFlagUntilTimeout>
 8007456:	4603      	mov	r3, r0
 8007458:	2b00      	cmp	r3, #0
 800745a:	d004      	beq.n	8007466 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	2220      	movs	r2, #32
 8007460:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8007462:	2303      	movs	r3, #3
 8007464:	e03b      	b.n	80074de <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8007466:	69fb      	ldr	r3, [r7, #28]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d10b      	bne.n	8007484 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800746c:	69bb      	ldr	r3, [r7, #24]
 800746e:	881a      	ldrh	r2, [r3, #0]
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007478:	b292      	uxth	r2, r2
 800747a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800747c:	69bb      	ldr	r3, [r7, #24]
 800747e:	3302      	adds	r3, #2
 8007480:	61bb      	str	r3, [r7, #24]
 8007482:	e007      	b.n	8007494 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007484:	69fb      	ldr	r3, [r7, #28]
 8007486:	781a      	ldrb	r2, [r3, #0]
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800748e:	69fb      	ldr	r3, [r7, #28]
 8007490:	3301      	adds	r3, #1
 8007492:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800749a:	b29b      	uxth	r3, r3
 800749c:	3b01      	subs	r3, #1
 800749e:	b29a      	uxth	r2, r3
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80074ac:	b29b      	uxth	r3, r3
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d1c9      	bne.n	8007446 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	9300      	str	r3, [sp, #0]
 80074b6:	697b      	ldr	r3, [r7, #20]
 80074b8:	2200      	movs	r2, #0
 80074ba:	2140      	movs	r1, #64	@ 0x40
 80074bc:	68f8      	ldr	r0, [r7, #12]
 80074be:	f000 fb31 	bl	8007b24 <UART_WaitOnFlagUntilTimeout>
 80074c2:	4603      	mov	r3, r0
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d004      	beq.n	80074d2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	2220      	movs	r2, #32
 80074cc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80074ce:	2303      	movs	r3, #3
 80074d0:	e005      	b.n	80074de <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	2220      	movs	r2, #32
 80074d6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80074d8:	2300      	movs	r3, #0
 80074da:	e000      	b.n	80074de <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80074dc:	2302      	movs	r3, #2
  }
}
 80074de:	4618      	mov	r0, r3
 80074e0:	3720      	adds	r7, #32
 80074e2:	46bd      	mov	sp, r7
 80074e4:	bd80      	pop	{r7, pc}
	...

080074e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b088      	sub	sp, #32
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80074f0:	2300      	movs	r3, #0
 80074f2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	689a      	ldr	r2, [r3, #8]
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	691b      	ldr	r3, [r3, #16]
 80074fc:	431a      	orrs	r2, r3
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	695b      	ldr	r3, [r3, #20]
 8007502:	431a      	orrs	r2, r3
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	69db      	ldr	r3, [r3, #28]
 8007508:	4313      	orrs	r3, r2
 800750a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	4b92      	ldr	r3, [pc, #584]	@ (800775c <UART_SetConfig+0x274>)
 8007514:	4013      	ands	r3, r2
 8007516:	687a      	ldr	r2, [r7, #4]
 8007518:	6812      	ldr	r2, [r2, #0]
 800751a:	6979      	ldr	r1, [r7, #20]
 800751c:	430b      	orrs	r3, r1
 800751e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	685b      	ldr	r3, [r3, #4]
 8007526:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	68da      	ldr	r2, [r3, #12]
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	430a      	orrs	r2, r1
 8007534:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	699b      	ldr	r3, [r3, #24]
 800753a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6a1b      	ldr	r3, [r3, #32]
 8007540:	697a      	ldr	r2, [r7, #20]
 8007542:	4313      	orrs	r3, r2
 8007544:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	689b      	ldr	r3, [r3, #8]
 800754c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	697a      	ldr	r2, [r7, #20]
 8007556:	430a      	orrs	r2, r1
 8007558:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	4a80      	ldr	r2, [pc, #512]	@ (8007760 <UART_SetConfig+0x278>)
 8007560:	4293      	cmp	r3, r2
 8007562:	d120      	bne.n	80075a6 <UART_SetConfig+0xbe>
 8007564:	4b7f      	ldr	r3, [pc, #508]	@ (8007764 <UART_SetConfig+0x27c>)
 8007566:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007568:	f003 0303 	and.w	r3, r3, #3
 800756c:	2b03      	cmp	r3, #3
 800756e:	d817      	bhi.n	80075a0 <UART_SetConfig+0xb8>
 8007570:	a201      	add	r2, pc, #4	@ (adr r2, 8007578 <UART_SetConfig+0x90>)
 8007572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007576:	bf00      	nop
 8007578:	08007589 	.word	0x08007589
 800757c:	08007595 	.word	0x08007595
 8007580:	0800759b 	.word	0x0800759b
 8007584:	0800758f 	.word	0x0800758f
 8007588:	2301      	movs	r3, #1
 800758a:	77fb      	strb	r3, [r7, #31]
 800758c:	e0b5      	b.n	80076fa <UART_SetConfig+0x212>
 800758e:	2302      	movs	r3, #2
 8007590:	77fb      	strb	r3, [r7, #31]
 8007592:	e0b2      	b.n	80076fa <UART_SetConfig+0x212>
 8007594:	2304      	movs	r3, #4
 8007596:	77fb      	strb	r3, [r7, #31]
 8007598:	e0af      	b.n	80076fa <UART_SetConfig+0x212>
 800759a:	2308      	movs	r3, #8
 800759c:	77fb      	strb	r3, [r7, #31]
 800759e:	e0ac      	b.n	80076fa <UART_SetConfig+0x212>
 80075a0:	2310      	movs	r3, #16
 80075a2:	77fb      	strb	r3, [r7, #31]
 80075a4:	e0a9      	b.n	80076fa <UART_SetConfig+0x212>
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	4a6f      	ldr	r2, [pc, #444]	@ (8007768 <UART_SetConfig+0x280>)
 80075ac:	4293      	cmp	r3, r2
 80075ae:	d124      	bne.n	80075fa <UART_SetConfig+0x112>
 80075b0:	4b6c      	ldr	r3, [pc, #432]	@ (8007764 <UART_SetConfig+0x27c>)
 80075b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80075b8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80075bc:	d011      	beq.n	80075e2 <UART_SetConfig+0xfa>
 80075be:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80075c2:	d817      	bhi.n	80075f4 <UART_SetConfig+0x10c>
 80075c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80075c8:	d011      	beq.n	80075ee <UART_SetConfig+0x106>
 80075ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80075ce:	d811      	bhi.n	80075f4 <UART_SetConfig+0x10c>
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d003      	beq.n	80075dc <UART_SetConfig+0xf4>
 80075d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075d8:	d006      	beq.n	80075e8 <UART_SetConfig+0x100>
 80075da:	e00b      	b.n	80075f4 <UART_SetConfig+0x10c>
 80075dc:	2300      	movs	r3, #0
 80075de:	77fb      	strb	r3, [r7, #31]
 80075e0:	e08b      	b.n	80076fa <UART_SetConfig+0x212>
 80075e2:	2302      	movs	r3, #2
 80075e4:	77fb      	strb	r3, [r7, #31]
 80075e6:	e088      	b.n	80076fa <UART_SetConfig+0x212>
 80075e8:	2304      	movs	r3, #4
 80075ea:	77fb      	strb	r3, [r7, #31]
 80075ec:	e085      	b.n	80076fa <UART_SetConfig+0x212>
 80075ee:	2308      	movs	r3, #8
 80075f0:	77fb      	strb	r3, [r7, #31]
 80075f2:	e082      	b.n	80076fa <UART_SetConfig+0x212>
 80075f4:	2310      	movs	r3, #16
 80075f6:	77fb      	strb	r3, [r7, #31]
 80075f8:	e07f      	b.n	80076fa <UART_SetConfig+0x212>
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	4a5b      	ldr	r2, [pc, #364]	@ (800776c <UART_SetConfig+0x284>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d124      	bne.n	800764e <UART_SetConfig+0x166>
 8007604:	4b57      	ldr	r3, [pc, #348]	@ (8007764 <UART_SetConfig+0x27c>)
 8007606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007608:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800760c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007610:	d011      	beq.n	8007636 <UART_SetConfig+0x14e>
 8007612:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007616:	d817      	bhi.n	8007648 <UART_SetConfig+0x160>
 8007618:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800761c:	d011      	beq.n	8007642 <UART_SetConfig+0x15a>
 800761e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007622:	d811      	bhi.n	8007648 <UART_SetConfig+0x160>
 8007624:	2b00      	cmp	r3, #0
 8007626:	d003      	beq.n	8007630 <UART_SetConfig+0x148>
 8007628:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800762c:	d006      	beq.n	800763c <UART_SetConfig+0x154>
 800762e:	e00b      	b.n	8007648 <UART_SetConfig+0x160>
 8007630:	2300      	movs	r3, #0
 8007632:	77fb      	strb	r3, [r7, #31]
 8007634:	e061      	b.n	80076fa <UART_SetConfig+0x212>
 8007636:	2302      	movs	r3, #2
 8007638:	77fb      	strb	r3, [r7, #31]
 800763a:	e05e      	b.n	80076fa <UART_SetConfig+0x212>
 800763c:	2304      	movs	r3, #4
 800763e:	77fb      	strb	r3, [r7, #31]
 8007640:	e05b      	b.n	80076fa <UART_SetConfig+0x212>
 8007642:	2308      	movs	r3, #8
 8007644:	77fb      	strb	r3, [r7, #31]
 8007646:	e058      	b.n	80076fa <UART_SetConfig+0x212>
 8007648:	2310      	movs	r3, #16
 800764a:	77fb      	strb	r3, [r7, #31]
 800764c:	e055      	b.n	80076fa <UART_SetConfig+0x212>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	4a47      	ldr	r2, [pc, #284]	@ (8007770 <UART_SetConfig+0x288>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d124      	bne.n	80076a2 <UART_SetConfig+0x1ba>
 8007658:	4b42      	ldr	r3, [pc, #264]	@ (8007764 <UART_SetConfig+0x27c>)
 800765a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800765c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8007660:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007664:	d011      	beq.n	800768a <UART_SetConfig+0x1a2>
 8007666:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800766a:	d817      	bhi.n	800769c <UART_SetConfig+0x1b4>
 800766c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007670:	d011      	beq.n	8007696 <UART_SetConfig+0x1ae>
 8007672:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007676:	d811      	bhi.n	800769c <UART_SetConfig+0x1b4>
 8007678:	2b00      	cmp	r3, #0
 800767a:	d003      	beq.n	8007684 <UART_SetConfig+0x19c>
 800767c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007680:	d006      	beq.n	8007690 <UART_SetConfig+0x1a8>
 8007682:	e00b      	b.n	800769c <UART_SetConfig+0x1b4>
 8007684:	2300      	movs	r3, #0
 8007686:	77fb      	strb	r3, [r7, #31]
 8007688:	e037      	b.n	80076fa <UART_SetConfig+0x212>
 800768a:	2302      	movs	r3, #2
 800768c:	77fb      	strb	r3, [r7, #31]
 800768e:	e034      	b.n	80076fa <UART_SetConfig+0x212>
 8007690:	2304      	movs	r3, #4
 8007692:	77fb      	strb	r3, [r7, #31]
 8007694:	e031      	b.n	80076fa <UART_SetConfig+0x212>
 8007696:	2308      	movs	r3, #8
 8007698:	77fb      	strb	r3, [r7, #31]
 800769a:	e02e      	b.n	80076fa <UART_SetConfig+0x212>
 800769c:	2310      	movs	r3, #16
 800769e:	77fb      	strb	r3, [r7, #31]
 80076a0:	e02b      	b.n	80076fa <UART_SetConfig+0x212>
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	4a33      	ldr	r2, [pc, #204]	@ (8007774 <UART_SetConfig+0x28c>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d124      	bne.n	80076f6 <UART_SetConfig+0x20e>
 80076ac:	4b2d      	ldr	r3, [pc, #180]	@ (8007764 <UART_SetConfig+0x27c>)
 80076ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076b0:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80076b4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80076b8:	d011      	beq.n	80076de <UART_SetConfig+0x1f6>
 80076ba:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80076be:	d817      	bhi.n	80076f0 <UART_SetConfig+0x208>
 80076c0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80076c4:	d011      	beq.n	80076ea <UART_SetConfig+0x202>
 80076c6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80076ca:	d811      	bhi.n	80076f0 <UART_SetConfig+0x208>
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d003      	beq.n	80076d8 <UART_SetConfig+0x1f0>
 80076d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80076d4:	d006      	beq.n	80076e4 <UART_SetConfig+0x1fc>
 80076d6:	e00b      	b.n	80076f0 <UART_SetConfig+0x208>
 80076d8:	2300      	movs	r3, #0
 80076da:	77fb      	strb	r3, [r7, #31]
 80076dc:	e00d      	b.n	80076fa <UART_SetConfig+0x212>
 80076de:	2302      	movs	r3, #2
 80076e0:	77fb      	strb	r3, [r7, #31]
 80076e2:	e00a      	b.n	80076fa <UART_SetConfig+0x212>
 80076e4:	2304      	movs	r3, #4
 80076e6:	77fb      	strb	r3, [r7, #31]
 80076e8:	e007      	b.n	80076fa <UART_SetConfig+0x212>
 80076ea:	2308      	movs	r3, #8
 80076ec:	77fb      	strb	r3, [r7, #31]
 80076ee:	e004      	b.n	80076fa <UART_SetConfig+0x212>
 80076f0:	2310      	movs	r3, #16
 80076f2:	77fb      	strb	r3, [r7, #31]
 80076f4:	e001      	b.n	80076fa <UART_SetConfig+0x212>
 80076f6:	2310      	movs	r3, #16
 80076f8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	69db      	ldr	r3, [r3, #28]
 80076fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007702:	d16b      	bne.n	80077dc <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8007704:	7ffb      	ldrb	r3, [r7, #31]
 8007706:	2b08      	cmp	r3, #8
 8007708:	d838      	bhi.n	800777c <UART_SetConfig+0x294>
 800770a:	a201      	add	r2, pc, #4	@ (adr r2, 8007710 <UART_SetConfig+0x228>)
 800770c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007710:	08007735 	.word	0x08007735
 8007714:	0800773d 	.word	0x0800773d
 8007718:	08007745 	.word	0x08007745
 800771c:	0800777d 	.word	0x0800777d
 8007720:	0800774b 	.word	0x0800774b
 8007724:	0800777d 	.word	0x0800777d
 8007728:	0800777d 	.word	0x0800777d
 800772c:	0800777d 	.word	0x0800777d
 8007730:	08007753 	.word	0x08007753
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007734:	f7fe fa50 	bl	8005bd8 <HAL_RCC_GetPCLK1Freq>
 8007738:	61b8      	str	r0, [r7, #24]
        break;
 800773a:	e024      	b.n	8007786 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800773c:	f7fe fa6e 	bl	8005c1c <HAL_RCC_GetPCLK2Freq>
 8007740:	61b8      	str	r0, [r7, #24]
        break;
 8007742:	e020      	b.n	8007786 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007744:	4b0c      	ldr	r3, [pc, #48]	@ (8007778 <UART_SetConfig+0x290>)
 8007746:	61bb      	str	r3, [r7, #24]
        break;
 8007748:	e01d      	b.n	8007786 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800774a:	f7fe f9e5 	bl	8005b18 <HAL_RCC_GetSysClockFreq>
 800774e:	61b8      	str	r0, [r7, #24]
        break;
 8007750:	e019      	b.n	8007786 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007752:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007756:	61bb      	str	r3, [r7, #24]
        break;
 8007758:	e015      	b.n	8007786 <UART_SetConfig+0x29e>
 800775a:	bf00      	nop
 800775c:	efff69f3 	.word	0xefff69f3
 8007760:	40013800 	.word	0x40013800
 8007764:	40021000 	.word	0x40021000
 8007768:	40004400 	.word	0x40004400
 800776c:	40004800 	.word	0x40004800
 8007770:	40004c00 	.word	0x40004c00
 8007774:	40005000 	.word	0x40005000
 8007778:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 800777c:	2300      	movs	r3, #0
 800777e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007780:	2301      	movs	r3, #1
 8007782:	77bb      	strb	r3, [r7, #30]
        break;
 8007784:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007786:	69bb      	ldr	r3, [r7, #24]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d073      	beq.n	8007874 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800778c:	69bb      	ldr	r3, [r7, #24]
 800778e:	005a      	lsls	r2, r3, #1
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	685b      	ldr	r3, [r3, #4]
 8007794:	085b      	lsrs	r3, r3, #1
 8007796:	441a      	add	r2, r3
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	685b      	ldr	r3, [r3, #4]
 800779c:	fbb2 f3f3 	udiv	r3, r2, r3
 80077a0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80077a2:	693b      	ldr	r3, [r7, #16]
 80077a4:	2b0f      	cmp	r3, #15
 80077a6:	d916      	bls.n	80077d6 <UART_SetConfig+0x2ee>
 80077a8:	693b      	ldr	r3, [r7, #16]
 80077aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80077ae:	d212      	bcs.n	80077d6 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80077b0:	693b      	ldr	r3, [r7, #16]
 80077b2:	b29b      	uxth	r3, r3
 80077b4:	f023 030f 	bic.w	r3, r3, #15
 80077b8:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80077ba:	693b      	ldr	r3, [r7, #16]
 80077bc:	085b      	lsrs	r3, r3, #1
 80077be:	b29b      	uxth	r3, r3
 80077c0:	f003 0307 	and.w	r3, r3, #7
 80077c4:	b29a      	uxth	r2, r3
 80077c6:	89fb      	ldrh	r3, [r7, #14]
 80077c8:	4313      	orrs	r3, r2
 80077ca:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	89fa      	ldrh	r2, [r7, #14]
 80077d2:	60da      	str	r2, [r3, #12]
 80077d4:	e04e      	b.n	8007874 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80077d6:	2301      	movs	r3, #1
 80077d8:	77bb      	strb	r3, [r7, #30]
 80077da:	e04b      	b.n	8007874 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80077dc:	7ffb      	ldrb	r3, [r7, #31]
 80077de:	2b08      	cmp	r3, #8
 80077e0:	d827      	bhi.n	8007832 <UART_SetConfig+0x34a>
 80077e2:	a201      	add	r2, pc, #4	@ (adr r2, 80077e8 <UART_SetConfig+0x300>)
 80077e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077e8:	0800780d 	.word	0x0800780d
 80077ec:	08007815 	.word	0x08007815
 80077f0:	0800781d 	.word	0x0800781d
 80077f4:	08007833 	.word	0x08007833
 80077f8:	08007823 	.word	0x08007823
 80077fc:	08007833 	.word	0x08007833
 8007800:	08007833 	.word	0x08007833
 8007804:	08007833 	.word	0x08007833
 8007808:	0800782b 	.word	0x0800782b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800780c:	f7fe f9e4 	bl	8005bd8 <HAL_RCC_GetPCLK1Freq>
 8007810:	61b8      	str	r0, [r7, #24]
        break;
 8007812:	e013      	b.n	800783c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007814:	f7fe fa02 	bl	8005c1c <HAL_RCC_GetPCLK2Freq>
 8007818:	61b8      	str	r0, [r7, #24]
        break;
 800781a:	e00f      	b.n	800783c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800781c:	4b1b      	ldr	r3, [pc, #108]	@ (800788c <UART_SetConfig+0x3a4>)
 800781e:	61bb      	str	r3, [r7, #24]
        break;
 8007820:	e00c      	b.n	800783c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007822:	f7fe f979 	bl	8005b18 <HAL_RCC_GetSysClockFreq>
 8007826:	61b8      	str	r0, [r7, #24]
        break;
 8007828:	e008      	b.n	800783c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800782a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800782e:	61bb      	str	r3, [r7, #24]
        break;
 8007830:	e004      	b.n	800783c <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8007832:	2300      	movs	r3, #0
 8007834:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007836:	2301      	movs	r3, #1
 8007838:	77bb      	strb	r3, [r7, #30]
        break;
 800783a:	bf00      	nop
    }

    if (pclk != 0U)
 800783c:	69bb      	ldr	r3, [r7, #24]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d018      	beq.n	8007874 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	685b      	ldr	r3, [r3, #4]
 8007846:	085a      	lsrs	r2, r3, #1
 8007848:	69bb      	ldr	r3, [r7, #24]
 800784a:	441a      	add	r2, r3
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	685b      	ldr	r3, [r3, #4]
 8007850:	fbb2 f3f3 	udiv	r3, r2, r3
 8007854:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007856:	693b      	ldr	r3, [r7, #16]
 8007858:	2b0f      	cmp	r3, #15
 800785a:	d909      	bls.n	8007870 <UART_SetConfig+0x388>
 800785c:	693b      	ldr	r3, [r7, #16]
 800785e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007862:	d205      	bcs.n	8007870 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007864:	693b      	ldr	r3, [r7, #16]
 8007866:	b29a      	uxth	r2, r3
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	60da      	str	r2, [r3, #12]
 800786e:	e001      	b.n	8007874 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8007870:	2301      	movs	r3, #1
 8007872:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2200      	movs	r2, #0
 8007878:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	2200      	movs	r2, #0
 800787e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007880:	7fbb      	ldrb	r3, [r7, #30]
}
 8007882:	4618      	mov	r0, r3
 8007884:	3720      	adds	r7, #32
 8007886:	46bd      	mov	sp, r7
 8007888:	bd80      	pop	{r7, pc}
 800788a:	bf00      	nop
 800788c:	007a1200 	.word	0x007a1200

08007890 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007890:	b480      	push	{r7}
 8007892:	b083      	sub	sp, #12
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800789c:	f003 0308 	and.w	r3, r3, #8
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d00a      	beq.n	80078ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	685b      	ldr	r3, [r3, #4]
 80078aa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	430a      	orrs	r2, r1
 80078b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078be:	f003 0301 	and.w	r3, r3, #1
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d00a      	beq.n	80078dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	685b      	ldr	r3, [r3, #4]
 80078cc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	430a      	orrs	r2, r1
 80078da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078e0:	f003 0302 	and.w	r3, r3, #2
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d00a      	beq.n	80078fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	430a      	orrs	r2, r1
 80078fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007902:	f003 0304 	and.w	r3, r3, #4
 8007906:	2b00      	cmp	r3, #0
 8007908:	d00a      	beq.n	8007920 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	685b      	ldr	r3, [r3, #4]
 8007910:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	430a      	orrs	r2, r1
 800791e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007924:	f003 0310 	and.w	r3, r3, #16
 8007928:	2b00      	cmp	r3, #0
 800792a:	d00a      	beq.n	8007942 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	689b      	ldr	r3, [r3, #8]
 8007932:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	430a      	orrs	r2, r1
 8007940:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007946:	f003 0320 	and.w	r3, r3, #32
 800794a:	2b00      	cmp	r3, #0
 800794c:	d00a      	beq.n	8007964 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	689b      	ldr	r3, [r3, #8]
 8007954:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	430a      	orrs	r2, r1
 8007962:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007968:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800796c:	2b00      	cmp	r3, #0
 800796e:	d01a      	beq.n	80079a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	685b      	ldr	r3, [r3, #4]
 8007976:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	430a      	orrs	r2, r1
 8007984:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800798a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800798e:	d10a      	bne.n	80079a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	685b      	ldr	r3, [r3, #4]
 8007996:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	430a      	orrs	r2, r1
 80079a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d00a      	beq.n	80079c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	685b      	ldr	r3, [r3, #4]
 80079b8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	430a      	orrs	r2, r1
 80079c6:	605a      	str	r2, [r3, #4]
  }
}
 80079c8:	bf00      	nop
 80079ca:	370c      	adds	r7, #12
 80079cc:	46bd      	mov	sp, r7
 80079ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d2:	4770      	bx	lr

080079d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b098      	sub	sp, #96	@ 0x60
 80079d8:	af02      	add	r7, sp, #8
 80079da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2200      	movs	r2, #0
 80079e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80079e4:	f7fa f95c 	bl	8001ca0 <HAL_GetTick>
 80079e8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f003 0308 	and.w	r3, r3, #8
 80079f4:	2b08      	cmp	r3, #8
 80079f6:	d12e      	bne.n	8007a56 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80079f8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80079fc:	9300      	str	r3, [sp, #0]
 80079fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a00:	2200      	movs	r2, #0
 8007a02:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007a06:	6878      	ldr	r0, [r7, #4]
 8007a08:	f000 f88c 	bl	8007b24 <UART_WaitOnFlagUntilTimeout>
 8007a0c:	4603      	mov	r3, r0
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d021      	beq.n	8007a56 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a1a:	e853 3f00 	ldrex	r3, [r3]
 8007a1e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007a20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007a26:	653b      	str	r3, [r7, #80]	@ 0x50
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	461a      	mov	r2, r3
 8007a2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a30:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a32:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a34:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007a36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007a38:	e841 2300 	strex	r3, r2, [r1]
 8007a3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007a3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d1e6      	bne.n	8007a12 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2220      	movs	r2, #32
 8007a48:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a52:	2303      	movs	r3, #3
 8007a54:	e062      	b.n	8007b1c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f003 0304 	and.w	r3, r3, #4
 8007a60:	2b04      	cmp	r3, #4
 8007a62:	d149      	bne.n	8007af8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a64:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007a68:	9300      	str	r3, [sp, #0]
 8007a6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007a72:	6878      	ldr	r0, [r7, #4]
 8007a74:	f000 f856 	bl	8007b24 <UART_WaitOnFlagUntilTimeout>
 8007a78:	4603      	mov	r3, r0
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d03c      	beq.n	8007af8 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a86:	e853 3f00 	ldrex	r3, [r3]
 8007a8a:	623b      	str	r3, [r7, #32]
   return(result);
 8007a8c:	6a3b      	ldr	r3, [r7, #32]
 8007a8e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007a92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	461a      	mov	r2, r3
 8007a9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a9c:	633b      	str	r3, [r7, #48]	@ 0x30
 8007a9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aa0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007aa2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007aa4:	e841 2300 	strex	r3, r2, [r1]
 8007aa8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d1e6      	bne.n	8007a7e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	3308      	adds	r3, #8
 8007ab6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ab8:	693b      	ldr	r3, [r7, #16]
 8007aba:	e853 3f00 	ldrex	r3, [r3]
 8007abe:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	f023 0301 	bic.w	r3, r3, #1
 8007ac6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	3308      	adds	r3, #8
 8007ace:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ad0:	61fa      	str	r2, [r7, #28]
 8007ad2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ad4:	69b9      	ldr	r1, [r7, #24]
 8007ad6:	69fa      	ldr	r2, [r7, #28]
 8007ad8:	e841 2300 	strex	r3, r2, [r1]
 8007adc:	617b      	str	r3, [r7, #20]
   return(result);
 8007ade:	697b      	ldr	r3, [r7, #20]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d1e5      	bne.n	8007ab0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2220      	movs	r2, #32
 8007ae8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2200      	movs	r2, #0
 8007af0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007af4:	2303      	movs	r3, #3
 8007af6:	e011      	b.n	8007b1c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2220      	movs	r2, #32
 8007afc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2220      	movs	r2, #32
 8007b02:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2200      	movs	r2, #0
 8007b16:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007b1a:	2300      	movs	r3, #0
}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	3758      	adds	r7, #88	@ 0x58
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}

08007b24 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b084      	sub	sp, #16
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	60f8      	str	r0, [r7, #12]
 8007b2c:	60b9      	str	r1, [r7, #8]
 8007b2e:	603b      	str	r3, [r7, #0]
 8007b30:	4613      	mov	r3, r2
 8007b32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b34:	e04f      	b.n	8007bd6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b36:	69bb      	ldr	r3, [r7, #24]
 8007b38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b3c:	d04b      	beq.n	8007bd6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b3e:	f7fa f8af 	bl	8001ca0 <HAL_GetTick>
 8007b42:	4602      	mov	r2, r0
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	1ad3      	subs	r3, r2, r3
 8007b48:	69ba      	ldr	r2, [r7, #24]
 8007b4a:	429a      	cmp	r2, r3
 8007b4c:	d302      	bcc.n	8007b54 <UART_WaitOnFlagUntilTimeout+0x30>
 8007b4e:	69bb      	ldr	r3, [r7, #24]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d101      	bne.n	8007b58 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007b54:	2303      	movs	r3, #3
 8007b56:	e04e      	b.n	8007bf6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f003 0304 	and.w	r3, r3, #4
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d037      	beq.n	8007bd6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007b66:	68bb      	ldr	r3, [r7, #8]
 8007b68:	2b80      	cmp	r3, #128	@ 0x80
 8007b6a:	d034      	beq.n	8007bd6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	2b40      	cmp	r3, #64	@ 0x40
 8007b70:	d031      	beq.n	8007bd6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	69db      	ldr	r3, [r3, #28]
 8007b78:	f003 0308 	and.w	r3, r3, #8
 8007b7c:	2b08      	cmp	r3, #8
 8007b7e:	d110      	bne.n	8007ba2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	2208      	movs	r2, #8
 8007b86:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007b88:	68f8      	ldr	r0, [r7, #12]
 8007b8a:	f000 f838 	bl	8007bfe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	2208      	movs	r2, #8
 8007b92:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	2200      	movs	r2, #0
 8007b9a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	e029      	b.n	8007bf6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	69db      	ldr	r3, [r3, #28]
 8007ba8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007bac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007bb0:	d111      	bne.n	8007bd6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007bba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007bbc:	68f8      	ldr	r0, [r7, #12]
 8007bbe:	f000 f81e 	bl	8007bfe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	2220      	movs	r2, #32
 8007bc6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007bd2:	2303      	movs	r3, #3
 8007bd4:	e00f      	b.n	8007bf6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	69da      	ldr	r2, [r3, #28]
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	4013      	ands	r3, r2
 8007be0:	68ba      	ldr	r2, [r7, #8]
 8007be2:	429a      	cmp	r2, r3
 8007be4:	bf0c      	ite	eq
 8007be6:	2301      	moveq	r3, #1
 8007be8:	2300      	movne	r3, #0
 8007bea:	b2db      	uxtb	r3, r3
 8007bec:	461a      	mov	r2, r3
 8007bee:	79fb      	ldrb	r3, [r7, #7]
 8007bf0:	429a      	cmp	r2, r3
 8007bf2:	d0a0      	beq.n	8007b36 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007bf4:	2300      	movs	r3, #0
}
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	3710      	adds	r7, #16
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	bd80      	pop	{r7, pc}

08007bfe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007bfe:	b480      	push	{r7}
 8007c00:	b095      	sub	sp, #84	@ 0x54
 8007c02:	af00      	add	r7, sp, #0
 8007c04:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c0e:	e853 3f00 	ldrex	r3, [r3]
 8007c12:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c16:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	461a      	mov	r2, r3
 8007c22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c24:	643b      	str	r3, [r7, #64]	@ 0x40
 8007c26:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c28:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007c2a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007c2c:	e841 2300 	strex	r3, r2, [r1]
 8007c30:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007c32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d1e6      	bne.n	8007c06 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	3308      	adds	r3, #8
 8007c3e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c40:	6a3b      	ldr	r3, [r7, #32]
 8007c42:	e853 3f00 	ldrex	r3, [r3]
 8007c46:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c48:	69fb      	ldr	r3, [r7, #28]
 8007c4a:	f023 0301 	bic.w	r3, r3, #1
 8007c4e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	3308      	adds	r3, #8
 8007c56:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007c58:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007c5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c60:	e841 2300 	strex	r3, r2, [r1]
 8007c64:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d1e5      	bne.n	8007c38 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c70:	2b01      	cmp	r3, #1
 8007c72:	d118      	bne.n	8007ca6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	e853 3f00 	ldrex	r3, [r3]
 8007c80:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c82:	68bb      	ldr	r3, [r7, #8]
 8007c84:	f023 0310 	bic.w	r3, r3, #16
 8007c88:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	461a      	mov	r2, r3
 8007c90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c92:	61bb      	str	r3, [r7, #24]
 8007c94:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c96:	6979      	ldr	r1, [r7, #20]
 8007c98:	69ba      	ldr	r2, [r7, #24]
 8007c9a:	e841 2300 	strex	r3, r2, [r1]
 8007c9e:	613b      	str	r3, [r7, #16]
   return(result);
 8007ca0:	693b      	ldr	r3, [r7, #16]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d1e6      	bne.n	8007c74 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2220      	movs	r2, #32
 8007caa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007cba:	bf00      	nop
 8007cbc:	3754      	adds	r7, #84	@ 0x54
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc4:	4770      	bx	lr
	...

08007cc8 <get_ut>:
	MC  = ((uint16_t)calib_data[18]<<8) | calib_data[19];
	MD  = ((uint16_t)calib_data[20]<<8) | calib_data[21];
}


uint16_t get_ut (void) {
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b086      	sub	sp, #24
 8007ccc:	af04      	add	r7, sp, #16
	uint8_t data = 0x2E;
 8007cce:	232e      	movs	r3, #46	@ 0x2e
 8007cd0:	717b      	strb	r3, [r7, #5]
	uint8_t ut_data[2] = {0};
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	803b      	strh	r3, [r7, #0]
	uint16_t temp;

	HAL_I2C_Mem_Write(&hi2c1, BMP180_ADDRESS, CTRL_MEAS, 1, &data, 1, HAL_MAX_DELAY);
 8007cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8007cda:	9302      	str	r3, [sp, #8]
 8007cdc:	2301      	movs	r3, #1
 8007cde:	9301      	str	r3, [sp, #4]
 8007ce0:	1d7b      	adds	r3, r7, #5
 8007ce2:	9300      	str	r3, [sp, #0]
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	22f4      	movs	r2, #244	@ 0xf4
 8007ce8:	21ee      	movs	r1, #238	@ 0xee
 8007cea:	4810      	ldr	r0, [pc, #64]	@ (8007d2c <get_ut+0x64>)
 8007cec:	f7fb ff30 	bl	8003b50 <HAL_I2C_Mem_Write>
	HAL_Delay(5);
 8007cf0:	2005      	movs	r0, #5
 8007cf2:	f7f9 ffe1 	bl	8001cb8 <HAL_Delay>
	HAL_I2C_Mem_Read(&hi2c1, BMP180_ADDRESS, OUT_MSB, 1, ut_data, 2, HAL_MAX_DELAY);
 8007cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8007cfa:	9302      	str	r3, [sp, #8]
 8007cfc:	2302      	movs	r3, #2
 8007cfe:	9301      	str	r3, [sp, #4]
 8007d00:	463b      	mov	r3, r7
 8007d02:	9300      	str	r3, [sp, #0]
 8007d04:	2301      	movs	r3, #1
 8007d06:	22f6      	movs	r2, #246	@ 0xf6
 8007d08:	21ee      	movs	r1, #238	@ 0xee
 8007d0a:	4808      	ldr	r0, [pc, #32]	@ (8007d2c <get_ut+0x64>)
 8007d0c:	f7fc f834 	bl	8003d78 <HAL_I2C_Mem_Read>

	temp = ((uint16_t)ut_data[0]<<8) | ut_data[1];
 8007d10:	783b      	ldrb	r3, [r7, #0]
 8007d12:	021b      	lsls	r3, r3, #8
 8007d14:	b21a      	sxth	r2, r3
 8007d16:	787b      	ldrb	r3, [r7, #1]
 8007d18:	b21b      	sxth	r3, r3
 8007d1a:	4313      	orrs	r3, r2
 8007d1c:	b21b      	sxth	r3, r3
 8007d1e:	80fb      	strh	r3, [r7, #6]

	return temp;
 8007d20:	88fb      	ldrh	r3, [r7, #6]
}
 8007d22:	4618      	mov	r0, r3
 8007d24:	3708      	adds	r7, #8
 8007d26:	46bd      	mov	sp, r7
 8007d28:	bd80      	pop	{r7, pc}
 8007d2a:	bf00      	nop
 8007d2c:	200002a4 	.word	0x200002a4

08007d30 <get_temp>:



float get_temp(void) {
 8007d30:	b480      	push	{r7}
 8007d32:	b083      	sub	sp, #12
 8007d34:	af00      	add	r7, sp, #0
    long temp;

//    UT = get_ut();

    X1 = ((UT - (long)AC6) * (long)AC5) >> 15;
 8007d36:	4b1c      	ldr	r3, [pc, #112]	@ (8007da8 <get_temp+0x78>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	4a1c      	ldr	r2, [pc, #112]	@ (8007dac <get_temp+0x7c>)
 8007d3c:	8812      	ldrh	r2, [r2, #0]
 8007d3e:	1a9b      	subs	r3, r3, r2
 8007d40:	4a1b      	ldr	r2, [pc, #108]	@ (8007db0 <get_temp+0x80>)
 8007d42:	8812      	ldrh	r2, [r2, #0]
 8007d44:	fb02 f303 	mul.w	r3, r2, r3
 8007d48:	13db      	asrs	r3, r3, #15
 8007d4a:	4a1a      	ldr	r2, [pc, #104]	@ (8007db4 <get_temp+0x84>)
 8007d4c:	6013      	str	r3, [r2, #0]
    X2 = ((long)MC << 11) / (X1 + (long)MD);
 8007d4e:	4b1a      	ldr	r3, [pc, #104]	@ (8007db8 <get_temp+0x88>)
 8007d50:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007d54:	02da      	lsls	r2, r3, #11
 8007d56:	4b19      	ldr	r3, [pc, #100]	@ (8007dbc <get_temp+0x8c>)
 8007d58:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007d5c:	4619      	mov	r1, r3
 8007d5e:	4b15      	ldr	r3, [pc, #84]	@ (8007db4 <get_temp+0x84>)
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	440b      	add	r3, r1
 8007d64:	fb92 f3f3 	sdiv	r3, r2, r3
 8007d68:	4a15      	ldr	r2, [pc, #84]	@ (8007dc0 <get_temp+0x90>)
 8007d6a:	6013      	str	r3, [r2, #0]
    B5 = X1 + X2;
 8007d6c:	4b11      	ldr	r3, [pc, #68]	@ (8007db4 <get_temp+0x84>)
 8007d6e:	681a      	ldr	r2, [r3, #0]
 8007d70:	4b13      	ldr	r3, [pc, #76]	@ (8007dc0 <get_temp+0x90>)
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	4413      	add	r3, r2
 8007d76:	4a13      	ldr	r2, [pc, #76]	@ (8007dc4 <get_temp+0x94>)
 8007d78:	6013      	str	r3, [r2, #0]
    temp = (B5 + 8) >> 4;
 8007d7a:	4b12      	ldr	r3, [pc, #72]	@ (8007dc4 <get_temp+0x94>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	3308      	adds	r3, #8
 8007d80:	111b      	asrs	r3, r3, #4
 8007d82:	607b      	str	r3, [r7, #4]

    return temp / 10.0f;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	ee07 3a90 	vmov	s15, r3
 8007d8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007d8e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8007d92:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8007d96:	eef0 7a66 	vmov.f32	s15, s13
}
 8007d9a:	eeb0 0a67 	vmov.f32	s0, s15
 8007d9e:	370c      	adds	r7, #12
 8007da0:	46bd      	mov	sp, r7
 8007da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da6:	4770      	bx	lr
 8007da8:	2000056c 	.word	0x2000056c
 8007dac:	20000562 	.word	0x20000562
 8007db0:	20000560 	.word	0x20000560
 8007db4:	20000574 	.word	0x20000574
 8007db8:	20000568 	.word	0x20000568
 8007dbc:	2000056a 	.word	0x2000056a
 8007dc0:	20000578 	.word	0x20000578
 8007dc4:	20000584 	.word	0x20000584

08007dc8 <get_up>:



uint32_t get_up(void) {
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b086      	sub	sp, #24
 8007dcc:	af04      	add	r7, sp, #16
	uint8_t data = 0x34 + (OSS<<6);
 8007dce:	2374      	movs	r3, #116	@ 0x74
 8007dd0:	70fb      	strb	r3, [r7, #3]
	uint8_t up_data[3];
	uint32_t up;

	HAL_I2C_Mem_Write(&hi2c1, BMP180_ADDRESS, CTRL_MEAS, 1, &data, 1, HAL_MAX_DELAY);
 8007dd2:	f04f 33ff 	mov.w	r3, #4294967295
 8007dd6:	9302      	str	r3, [sp, #8]
 8007dd8:	2301      	movs	r3, #1
 8007dda:	9301      	str	r3, [sp, #4]
 8007ddc:	1cfb      	adds	r3, r7, #3
 8007dde:	9300      	str	r3, [sp, #0]
 8007de0:	2301      	movs	r3, #1
 8007de2:	22f4      	movs	r2, #244	@ 0xf4
 8007de4:	21ee      	movs	r1, #238	@ 0xee
 8007de6:	4810      	ldr	r0, [pc, #64]	@ (8007e28 <get_up+0x60>)
 8007de8:	f7fb feb2 	bl	8003b50 <HAL_I2C_Mem_Write>
	HAL_Delay(5);
 8007dec:	2005      	movs	r0, #5
 8007dee:	f7f9 ff63 	bl	8001cb8 <HAL_Delay>

	HAL_I2C_Mem_Read(&hi2c1, BMP180_ADDRESS, OUT_MSB, 1, up_data, 3, HAL_MAX_DELAY);
 8007df2:	f04f 33ff 	mov.w	r3, #4294967295
 8007df6:	9302      	str	r3, [sp, #8]
 8007df8:	2303      	movs	r3, #3
 8007dfa:	9301      	str	r3, [sp, #4]
 8007dfc:	463b      	mov	r3, r7
 8007dfe:	9300      	str	r3, [sp, #0]
 8007e00:	2301      	movs	r3, #1
 8007e02:	22f6      	movs	r2, #246	@ 0xf6
 8007e04:	21ee      	movs	r1, #238	@ 0xee
 8007e06:	4808      	ldr	r0, [pc, #32]	@ (8007e28 <get_up+0x60>)
 8007e08:	f7fb ffb6 	bl	8003d78 <HAL_I2C_Mem_Read>

	up = ((uint32_t)(up_data[0]<<16) + (uint32_t)(up_data[1]<<8) + up_data[2]) >> (8-OSS);
 8007e0c:	783b      	ldrb	r3, [r7, #0]
 8007e0e:	041a      	lsls	r2, r3, #16
 8007e10:	787b      	ldrb	r3, [r7, #1]
 8007e12:	021b      	lsls	r3, r3, #8
 8007e14:	4413      	add	r3, r2
 8007e16:	78ba      	ldrb	r2, [r7, #2]
 8007e18:	4413      	add	r3, r2
 8007e1a:	09db      	lsrs	r3, r3, #7
 8007e1c:	607b      	str	r3, [r7, #4]
	return up;
 8007e1e:	687b      	ldr	r3, [r7, #4]
}
 8007e20:	4618      	mov	r0, r3
 8007e22:	3708      	adds	r7, #8
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bd80      	pop	{r7, pc}
 8007e28:	200002a4 	.word	0x200002a4

08007e2c <get_press>:



long get_press(void) {
 8007e2c:	b480      	push	{r7}
 8007e2e:	b083      	sub	sp, #12
 8007e30:	af00      	add	r7, sp, #0
    long p;
    B6 = B5 - 4000;
 8007e32:	4b57      	ldr	r3, [pc, #348]	@ (8007f90 <get_press+0x164>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f5a3 637a 	sub.w	r3, r3, #4000	@ 0xfa0
 8007e3a:	4a56      	ldr	r2, [pc, #344]	@ (8007f94 <get_press+0x168>)
 8007e3c:	6013      	str	r3, [r2, #0]

    X1 = (B2 * ((B6 * B6) >> 12)) >> 11;
 8007e3e:	4b56      	ldr	r3, [pc, #344]	@ (8007f98 <get_press+0x16c>)
 8007e40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007e44:	4619      	mov	r1, r3
 8007e46:	4b53      	ldr	r3, [pc, #332]	@ (8007f94 <get_press+0x168>)
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	4a52      	ldr	r2, [pc, #328]	@ (8007f94 <get_press+0x168>)
 8007e4c:	6812      	ldr	r2, [r2, #0]
 8007e4e:	fb02 f303 	mul.w	r3, r2, r3
 8007e52:	131b      	asrs	r3, r3, #12
 8007e54:	fb01 f303 	mul.w	r3, r1, r3
 8007e58:	12db      	asrs	r3, r3, #11
 8007e5a:	4a50      	ldr	r2, [pc, #320]	@ (8007f9c <get_press+0x170>)
 8007e5c:	6013      	str	r3, [r2, #0]
    X2 = (AC2 * B6) >> 11;
 8007e5e:	4b50      	ldr	r3, [pc, #320]	@ (8007fa0 <get_press+0x174>)
 8007e60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007e64:	461a      	mov	r2, r3
 8007e66:	4b4b      	ldr	r3, [pc, #300]	@ (8007f94 <get_press+0x168>)
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	fb02 f303 	mul.w	r3, r2, r3
 8007e6e:	12db      	asrs	r3, r3, #11
 8007e70:	4a4c      	ldr	r2, [pc, #304]	@ (8007fa4 <get_press+0x178>)
 8007e72:	6013      	str	r3, [r2, #0]
    X3 = X1 + X2;
 8007e74:	4b49      	ldr	r3, [pc, #292]	@ (8007f9c <get_press+0x170>)
 8007e76:	681a      	ldr	r2, [r3, #0]
 8007e78:	4b4a      	ldr	r3, [pc, #296]	@ (8007fa4 <get_press+0x178>)
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	4413      	add	r3, r2
 8007e7e:	4a4a      	ldr	r2, [pc, #296]	@ (8007fa8 <get_press+0x17c>)
 8007e80:	6013      	str	r3, [r2, #0]
    B3 = ((((int32_t)AC1 * 4 + X3) << OSS) + 2) >> 2;
 8007e82:	4b4a      	ldr	r3, [pc, #296]	@ (8007fac <get_press+0x180>)
 8007e84:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007e88:	009a      	lsls	r2, r3, #2
 8007e8a:	4b47      	ldr	r3, [pc, #284]	@ (8007fa8 <get_press+0x17c>)
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	4413      	add	r3, r2
 8007e90:	005b      	lsls	r3, r3, #1
 8007e92:	3302      	adds	r3, #2
 8007e94:	109b      	asrs	r3, r3, #2
 8007e96:	4a46      	ldr	r2, [pc, #280]	@ (8007fb0 <get_press+0x184>)
 8007e98:	6013      	str	r3, [r2, #0]

    X1 = (AC3 * B6) >> 13;
 8007e9a:	4b46      	ldr	r3, [pc, #280]	@ (8007fb4 <get_press+0x188>)
 8007e9c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007ea0:	461a      	mov	r2, r3
 8007ea2:	4b3c      	ldr	r3, [pc, #240]	@ (8007f94 <get_press+0x168>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	fb02 f303 	mul.w	r3, r2, r3
 8007eaa:	135b      	asrs	r3, r3, #13
 8007eac:	4a3b      	ldr	r2, [pc, #236]	@ (8007f9c <get_press+0x170>)
 8007eae:	6013      	str	r3, [r2, #0]
    X2 = (B1 * ((B6 * B6) >> 12)) >> 16;
 8007eb0:	4b41      	ldr	r3, [pc, #260]	@ (8007fb8 <get_press+0x18c>)
 8007eb2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007eb6:	4619      	mov	r1, r3
 8007eb8:	4b36      	ldr	r3, [pc, #216]	@ (8007f94 <get_press+0x168>)
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4a35      	ldr	r2, [pc, #212]	@ (8007f94 <get_press+0x168>)
 8007ebe:	6812      	ldr	r2, [r2, #0]
 8007ec0:	fb02 f303 	mul.w	r3, r2, r3
 8007ec4:	131b      	asrs	r3, r3, #12
 8007ec6:	fb01 f303 	mul.w	r3, r1, r3
 8007eca:	141b      	asrs	r3, r3, #16
 8007ecc:	4a35      	ldr	r2, [pc, #212]	@ (8007fa4 <get_press+0x178>)
 8007ece:	6013      	str	r3, [r2, #0]
    X3 = ((X1 + X2) + 2) >> 2;
 8007ed0:	4b32      	ldr	r3, [pc, #200]	@ (8007f9c <get_press+0x170>)
 8007ed2:	681a      	ldr	r2, [r3, #0]
 8007ed4:	4b33      	ldr	r3, [pc, #204]	@ (8007fa4 <get_press+0x178>)
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	4413      	add	r3, r2
 8007eda:	3302      	adds	r3, #2
 8007edc:	109b      	asrs	r3, r3, #2
 8007ede:	4a32      	ldr	r2, [pc, #200]	@ (8007fa8 <get_press+0x17c>)
 8007ee0:	6013      	str	r3, [r2, #0]

    B4 = (AC4 * (uint32_t)(X3 + 32768)) >> 15;
 8007ee2:	4b36      	ldr	r3, [pc, #216]	@ (8007fbc <get_press+0x190>)
 8007ee4:	881b      	ldrh	r3, [r3, #0]
 8007ee6:	461a      	mov	r2, r3
 8007ee8:	4b2f      	ldr	r3, [pc, #188]	@ (8007fa8 <get_press+0x17c>)
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8007ef0:	fb02 f303 	mul.w	r3, r2, r3
 8007ef4:	0bdb      	lsrs	r3, r3, #15
 8007ef6:	4a32      	ldr	r2, [pc, #200]	@ (8007fc0 <get_press+0x194>)
 8007ef8:	6013      	str	r3, [r2, #0]
    B7 = ((uint32_t)UP - B3) * (5000 >> OSS);
 8007efa:	4b32      	ldr	r3, [pc, #200]	@ (8007fc4 <get_press+0x198>)
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	461a      	mov	r2, r3
 8007f00:	4b2b      	ldr	r3, [pc, #172]	@ (8007fb0 <get_press+0x184>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	1ad3      	subs	r3, r2, r3
 8007f06:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8007f0a:	fb02 f303 	mul.w	r3, r2, r3
 8007f0e:	4a2e      	ldr	r2, [pc, #184]	@ (8007fc8 <get_press+0x19c>)
 8007f10:	6013      	str	r3, [r2, #0]

    if (B7 < 0x80000000)
 8007f12:	4b2d      	ldr	r3, [pc, #180]	@ (8007fc8 <get_press+0x19c>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	db08      	blt.n	8007f2c <get_press+0x100>
        p = (B7 << 1) / B4;
 8007f1a:	4b2b      	ldr	r3, [pc, #172]	@ (8007fc8 <get_press+0x19c>)
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	005a      	lsls	r2, r3, #1
 8007f20:	4b27      	ldr	r3, [pc, #156]	@ (8007fc0 <get_press+0x194>)
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f28:	607b      	str	r3, [r7, #4]
 8007f2a:	e007      	b.n	8007f3c <get_press+0x110>
    else
        p = (B7 / B4) << 1;
 8007f2c:	4b26      	ldr	r3, [pc, #152]	@ (8007fc8 <get_press+0x19c>)
 8007f2e:	681a      	ldr	r2, [r3, #0]
 8007f30:	4b23      	ldr	r3, [pc, #140]	@ (8007fc0 <get_press+0x194>)
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f38:	005b      	lsls	r3, r3, #1
 8007f3a:	607b      	str	r3, [r7, #4]

    X1 = (p >> 8) * (p >> 8);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	121b      	asrs	r3, r3, #8
 8007f40:	687a      	ldr	r2, [r7, #4]
 8007f42:	1212      	asrs	r2, r2, #8
 8007f44:	fb02 f303 	mul.w	r3, r2, r3
 8007f48:	4a14      	ldr	r2, [pc, #80]	@ (8007f9c <get_press+0x170>)
 8007f4a:	6013      	str	r3, [r2, #0]
    X1 = (X1 * 3038) >> 16;
 8007f4c:	4b13      	ldr	r3, [pc, #76]	@ (8007f9c <get_press+0x170>)
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f640 32de 	movw	r2, #3038	@ 0xbde
 8007f54:	fb02 f303 	mul.w	r3, r2, r3
 8007f58:	141b      	asrs	r3, r3, #16
 8007f5a:	4a10      	ldr	r2, [pc, #64]	@ (8007f9c <get_press+0x170>)
 8007f5c:	6013      	str	r3, [r2, #0]
    X2 = (-7357 * p) >> 16;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	4a1a      	ldr	r2, [pc, #104]	@ (8007fcc <get_press+0x1a0>)
 8007f62:	fb02 f303 	mul.w	r3, r2, r3
 8007f66:	141b      	asrs	r3, r3, #16
 8007f68:	4a0e      	ldr	r2, [pc, #56]	@ (8007fa4 <get_press+0x178>)
 8007f6a:	6013      	str	r3, [r2, #0]
    p = p + ((X1 + X2 + 3791) >> 4);
 8007f6c:	4b0b      	ldr	r3, [pc, #44]	@ (8007f9c <get_press+0x170>)
 8007f6e:	681a      	ldr	r2, [r3, #0]
 8007f70:	4b0c      	ldr	r3, [pc, #48]	@ (8007fa4 <get_press+0x178>)
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	4413      	add	r3, r2
 8007f76:	f603 63cf 	addw	r3, r3, #3791	@ 0xecf
 8007f7a:	111b      	asrs	r3, r3, #4
 8007f7c:	687a      	ldr	r2, [r7, #4]
 8007f7e:	4413      	add	r3, r2
 8007f80:	607b      	str	r3, [r7, #4]

    return p;  // pascal
 8007f82:	687b      	ldr	r3, [r7, #4]
}
 8007f84:	4618      	mov	r0, r3
 8007f86:	370c      	adds	r7, #12
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8e:	4770      	bx	lr
 8007f90:	20000584 	.word	0x20000584
 8007f94:	2000058c 	.word	0x2000058c
 8007f98:	20000566 	.word	0x20000566
 8007f9c:	20000574 	.word	0x20000574
 8007fa0:	2000055a 	.word	0x2000055a
 8007fa4:	20000578 	.word	0x20000578
 8007fa8:	2000057c 	.word	0x2000057c
 8007fac:	20000558 	.word	0x20000558
 8007fb0:	20000580 	.word	0x20000580
 8007fb4:	2000055c 	.word	0x2000055c
 8007fb8:	20000564 	.word	0x20000564
 8007fbc:	2000055e 	.word	0x2000055e
 8007fc0:	20000588 	.word	0x20000588
 8007fc4:	20000570 	.word	0x20000570
 8007fc8:	20000590 	.word	0x20000590
 8007fcc:	ffffe343 	.word	0xffffe343

08007fd0 <Delay_us>:

#include "DTH11.h"

extern TIM_HandleTypeDef htim2;

void Delay_us(uint32_t us) {
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b084      	sub	sp, #16
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start(&htim2);
 8007fd8:	480a      	ldr	r0, [pc, #40]	@ (8008004 <Delay_us+0x34>)
 8007fda:	f7fe f8b7 	bl	800614c <HAL_TIM_Base_Start>
    uint32_t start = __HAL_TIM_GET_COUNTER(&htim2);  // Get current counter value
 8007fde:	4b09      	ldr	r3, [pc, #36]	@ (8008004 <Delay_us+0x34>)
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fe4:	60fb      	str	r3, [r7, #12]

    while ((__HAL_TIM_GET_COUNTER(&htim2) - start) < us);  // Wait for required delay
 8007fe6:	bf00      	nop
 8007fe8:	4b06      	ldr	r3, [pc, #24]	@ (8008004 <Delay_us+0x34>)
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	1ad3      	subs	r3, r2, r3
 8007ff2:	687a      	ldr	r2, [r7, #4]
 8007ff4:	429a      	cmp	r2, r3
 8007ff6:	d8f7      	bhi.n	8007fe8 <Delay_us+0x18>
}
 8007ff8:	bf00      	nop
 8007ffa:	bf00      	nop
 8007ffc:	3710      	adds	r7, #16
 8007ffe:	46bd      	mov	sp, r7
 8008000:	bd80      	pop	{r7, pc}
 8008002:	bf00      	nop
 8008004:	200002f8 	.word	0x200002f8

08008008 <Set_Pin_Output>:



// Function to set pin as output
void Set_Pin_Output(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 8008008:	b580      	push	{r7, lr}
 800800a:	b088      	sub	sp, #32
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
 8008010:	460b      	mov	r3, r1
 8008012:	807b      	strh	r3, [r7, #2]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008014:	f107 030c 	add.w	r3, r7, #12
 8008018:	2200      	movs	r2, #0
 800801a:	601a      	str	r2, [r3, #0]
 800801c:	605a      	str	r2, [r3, #4]
 800801e:	609a      	str	r2, [r3, #8]
 8008020:	60da      	str	r2, [r3, #12]
 8008022:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = GPIO_Pin;
 8008024:	887b      	ldrh	r3, [r7, #2]
 8008026:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008028:	2301      	movs	r3, #1
 800802a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800802c:	2300      	movs	r3, #0
 800802e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008030:	2300      	movs	r3, #0
 8008032:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8008034:	f107 030c 	add.w	r3, r7, #12
 8008038:	4619      	mov	r1, r3
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f7fb f924 	bl	8003288 <HAL_GPIO_Init>
}
 8008040:	bf00      	nop
 8008042:	3720      	adds	r7, #32
 8008044:	46bd      	mov	sp, r7
 8008046:	bd80      	pop	{r7, pc}

08008048 <Set_Pin_Input>:

// Function to set pin as input
void Set_Pin_Input(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 8008048:	b580      	push	{r7, lr}
 800804a:	b088      	sub	sp, #32
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
 8008050:	460b      	mov	r3, r1
 8008052:	807b      	strh	r3, [r7, #2]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008054:	f107 030c 	add.w	r3, r7, #12
 8008058:	2200      	movs	r2, #0
 800805a:	601a      	str	r2, [r3, #0]
 800805c:	605a      	str	r2, [r3, #4]
 800805e:	609a      	str	r2, [r3, #8]
 8008060:	60da      	str	r2, [r3, #12]
 8008062:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = GPIO_Pin;
 8008064:	887b      	ldrh	r3, [r7, #2]
 8008066:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008068:	2300      	movs	r3, #0
 800806a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800806c:	2300      	movs	r3, #0
 800806e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8008070:	f107 030c 	add.w	r3, r7, #12
 8008074:	4619      	mov	r1, r3
 8008076:	6878      	ldr	r0, [r7, #4]
 8008078:	f7fb f906 	bl	8003288 <HAL_GPIO_Init>
}
 800807c:	bf00      	nop
 800807e:	3720      	adds	r7, #32
 8008080:	46bd      	mov	sp, r7
 8008082:	bd80      	pop	{r7, pc}

08008084 <DHT11_Start>:

void DHT11_Start() {
 8008084:	b580      	push	{r7, lr}
 8008086:	af00      	add	r7, sp, #0
    Set_Pin_Output(DHT11_GPIO_PORT, DHT11_GPIO_PIN);
 8008088:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800808c:	480d      	ldr	r0, [pc, #52]	@ (80080c4 <DHT11_Start+0x40>)
 800808e:	f7ff ffbb 	bl	8008008 <Set_Pin_Output>
    HAL_GPIO_WritePin(DHT11_GPIO_PORT, DHT11_GPIO_PIN, GPIO_PIN_RESET);
 8008092:	2200      	movs	r2, #0
 8008094:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008098:	480a      	ldr	r0, [pc, #40]	@ (80080c4 <DHT11_Start+0x40>)
 800809a:	f7fb fa97 	bl	80035cc <HAL_GPIO_WritePin>
    HAL_Delay(18);
 800809e:	2012      	movs	r0, #18
 80080a0:	f7f9 fe0a 	bl	8001cb8 <HAL_Delay>
    HAL_GPIO_WritePin(DHT11_GPIO_PORT, DHT11_GPIO_PIN, GPIO_PIN_SET);
 80080a4:	2201      	movs	r2, #1
 80080a6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80080aa:	4806      	ldr	r0, [pc, #24]	@ (80080c4 <DHT11_Start+0x40>)
 80080ac:	f7fb fa8e 	bl	80035cc <HAL_GPIO_WritePin>
    Delay_us(40);
 80080b0:	2028      	movs	r0, #40	@ 0x28
 80080b2:	f7ff ff8d 	bl	8007fd0 <Delay_us>
    Set_Pin_Input(DHT11_GPIO_PORT, DHT11_GPIO_PIN);
 80080b6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80080ba:	4802      	ldr	r0, [pc, #8]	@ (80080c4 <DHT11_Start+0x40>)
 80080bc:	f7ff ffc4 	bl	8008048 <Set_Pin_Input>
}
 80080c0:	bf00      	nop
 80080c2:	bd80      	pop	{r7, pc}
 80080c4:	48000800 	.word	0x48000800

080080c8 <DHT11_Check_Response>:

// Function to check DHT11 response
uint8_t DHT11_Check_Response() {
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b082      	sub	sp, #8
 80080cc:	af00      	add	r7, sp, #0
    uint8_t Response = 0;
 80080ce:	2300      	movs	r3, #0
 80080d0:	71fb      	strb	r3, [r7, #7]
    Delay_us(40);			//we are in the middle of 80 us low
 80080d2:	2028      	movs	r0, #40	@ 0x28
 80080d4:	f7ff ff7c 	bl	8007fd0 <Delay_us>

    if (HAL_GPIO_ReadPin(DHT11_GPIO_PORT, DHT11_GPIO_PIN) == 0) {
 80080d8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80080dc:	4811      	ldr	r0, [pc, #68]	@ (8008124 <DHT11_Check_Response+0x5c>)
 80080de:	f7fb fa5d 	bl	800359c <HAL_GPIO_ReadPin>
 80080e2:	4603      	mov	r3, r0
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d10f      	bne.n	8008108 <DHT11_Check_Response+0x40>
        Delay_us(80);       //we are in the middle of 80 us high
 80080e8:	2050      	movs	r0, #80	@ 0x50
 80080ea:	f7ff ff71 	bl	8007fd0 <Delay_us>
        if (HAL_GPIO_ReadPin(DHT11_GPIO_PORT, DHT11_GPIO_PIN) == 1) Response = 1;
 80080ee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80080f2:	480c      	ldr	r0, [pc, #48]	@ (8008124 <DHT11_Check_Response+0x5c>)
 80080f4:	f7fb fa52 	bl	800359c <HAL_GPIO_ReadPin>
 80080f8:	4603      	mov	r3, r0
 80080fa:	2b01      	cmp	r3, #1
 80080fc:	d102      	bne.n	8008104 <DHT11_Check_Response+0x3c>
 80080fe:	2301      	movs	r3, #1
 8008100:	71fb      	strb	r3, [r7, #7]
 8008102:	e001      	b.n	8008108 <DHT11_Check_Response+0x40>
        else Response = 0;
 8008104:	2300      	movs	r3, #0
 8008106:	71fb      	strb	r3, [r7, #7]
    }

    while ((HAL_GPIO_ReadPin(DHT11_GPIO_PORT, DHT11_GPIO_PIN)));	//wait for low
 8008108:	bf00      	nop
 800810a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800810e:	4805      	ldr	r0, [pc, #20]	@ (8008124 <DHT11_Check_Response+0x5c>)
 8008110:	f7fb fa44 	bl	800359c <HAL_GPIO_ReadPin>
 8008114:	4603      	mov	r3, r0
 8008116:	2b00      	cmp	r3, #0
 8008118:	d1f7      	bne.n	800810a <DHT11_Check_Response+0x42>
    return Response;
 800811a:	79fb      	ldrb	r3, [r7, #7]
}
 800811c:	4618      	mov	r0, r3
 800811e:	3708      	adds	r7, #8
 8008120:	46bd      	mov	sp, r7
 8008122:	bd80      	pop	{r7, pc}
 8008124:	48000800 	.word	0x48000800

08008128 <DHT11_Read_Byte>:

// Function to read a single byte
uint8_t DHT11_Read_Byte() {
 8008128:	b580      	push	{r7, lr}
 800812a:	b082      	sub	sp, #8
 800812c:	af00      	add	r7, sp, #0
    uint8_t data, i;
    for (i = 0; i < 8; i++) {
 800812e:	2300      	movs	r3, #0
 8008130:	71bb      	strb	r3, [r7, #6]
 8008132:	e03a      	b.n	80081aa <DHT11_Read_Byte+0x82>

        while (HAL_GPIO_ReadPin(DHT11_GPIO_PORT, DHT11_GPIO_PIN) == 0);	//wait for high (50 us low at the start of transmisson)
 8008134:	bf00      	nop
 8008136:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800813a:	4820      	ldr	r0, [pc, #128]	@ (80081bc <DHT11_Read_Byte+0x94>)
 800813c:	f7fb fa2e 	bl	800359c <HAL_GPIO_ReadPin>
 8008140:	4603      	mov	r3, r0
 8008142:	2b00      	cmp	r3, #0
 8008144:	d0f7      	beq.n	8008136 <DHT11_Read_Byte+0xe>
        Delay_us(40);
 8008146:	2028      	movs	r0, #40	@ 0x28
 8008148:	f7ff ff42 	bl	8007fd0 <Delay_us>

        if (HAL_GPIO_ReadPin(DHT11_GPIO_PORT, DHT11_GPIO_PIN) == 0) {
 800814c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008150:	481a      	ldr	r0, [pc, #104]	@ (80081bc <DHT11_Read_Byte+0x94>)
 8008152:	f7fb fa23 	bl	800359c <HAL_GPIO_ReadPin>
 8008156:	4603      	mov	r3, r0
 8008158:	2b00      	cmp	r3, #0
 800815a:	d10e      	bne.n	800817a <DHT11_Read_Byte+0x52>
            data &= ~(1 << (7 - i));
 800815c:	79bb      	ldrb	r3, [r7, #6]
 800815e:	f1c3 0307 	rsb	r3, r3, #7
 8008162:	2201      	movs	r2, #1
 8008164:	fa02 f303 	lsl.w	r3, r2, r3
 8008168:	b25b      	sxtb	r3, r3
 800816a:	43db      	mvns	r3, r3
 800816c:	b25a      	sxtb	r2, r3
 800816e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008172:	4013      	ands	r3, r2
 8008174:	b25b      	sxtb	r3, r3
 8008176:	71fb      	strb	r3, [r7, #7]
 8008178:	e00b      	b.n	8008192 <DHT11_Read_Byte+0x6a>
        }
        else {
            data |= (1 << (7 - i));
 800817a:	79bb      	ldrb	r3, [r7, #6]
 800817c:	f1c3 0307 	rsb	r3, r3, #7
 8008180:	2201      	movs	r2, #1
 8008182:	fa02 f303 	lsl.w	r3, r2, r3
 8008186:	b25a      	sxtb	r2, r3
 8008188:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800818c:	4313      	orrs	r3, r2
 800818e:	b25b      	sxtb	r3, r3
 8008190:	71fb      	strb	r3, [r7, #7]
        }
        while (HAL_GPIO_ReadPin(DHT11_GPIO_PORT, DHT11_GPIO_PIN) == 1);	//wait for low
 8008192:	bf00      	nop
 8008194:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008198:	4808      	ldr	r0, [pc, #32]	@ (80081bc <DHT11_Read_Byte+0x94>)
 800819a:	f7fb f9ff 	bl	800359c <HAL_GPIO_ReadPin>
 800819e:	4603      	mov	r3, r0
 80081a0:	2b01      	cmp	r3, #1
 80081a2:	d0f7      	beq.n	8008194 <DHT11_Read_Byte+0x6c>
    for (i = 0; i < 8; i++) {
 80081a4:	79bb      	ldrb	r3, [r7, #6]
 80081a6:	3301      	adds	r3, #1
 80081a8:	71bb      	strb	r3, [r7, #6]
 80081aa:	79bb      	ldrb	r3, [r7, #6]
 80081ac:	2b07      	cmp	r3, #7
 80081ae:	d9c1      	bls.n	8008134 <DHT11_Read_Byte+0xc>
    }
    return data;
 80081b0:	79fb      	ldrb	r3, [r7, #7]
}
 80081b2:	4618      	mov	r0, r3
 80081b4:	3708      	adds	r7, #8
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bd80      	pop	{r7, pc}
 80081ba:	bf00      	nop
 80081bc:	48000800 	.word	0x48000800

080081c0 <Read_NO2>:

#include "MICS-4514.h"

extern I2C_HandleTypeDef hi2c1;

float Read_NO2 () {
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b088      	sub	sp, #32
 80081c4:	af02      	add	r7, sp, #8

	uint8_t ox_data[6], reg;
	uint8_t tx_buf[2] = {POWER_MODE_REGISTER, WAKE_UP_MODE};
 80081c6:	f44f 7385 	mov.w	r3, #266	@ 0x10a
 80081ca:	803b      	strh	r3, [r7, #0]
	uint16_t oxADC, powerADC, Rs;
	float ppm;

	reg = OX_REGISTER_HIGH;
 80081cc:	2304      	movs	r3, #4
 80081ce:	70fb      	strb	r3, [r7, #3]
	HAL_I2C_Master_Transmit(&hi2c1, MICS_4514_ADDRESS, tx_buf, 2, HAL_MAX_DELAY);
 80081d0:	463a      	mov	r2, r7
 80081d2:	f04f 33ff 	mov.w	r3, #4294967295
 80081d6:	9300      	str	r3, [sp, #0]
 80081d8:	2302      	movs	r3, #2
 80081da:	21ea      	movs	r1, #234	@ 0xea
 80081dc:	4830      	ldr	r0, [pc, #192]	@ (80082a0 <Read_NO2+0xe0>)
 80081de:	f7fb faa9 	bl	8003734 <HAL_I2C_Master_Transmit>

    HAL_I2C_Master_Transmit(&hi2c1, MICS_4514_ADDRESS, &reg, 1, HAL_MAX_DELAY);
 80081e2:	1cfa      	adds	r2, r7, #3
 80081e4:	f04f 33ff 	mov.w	r3, #4294967295
 80081e8:	9300      	str	r3, [sp, #0]
 80081ea:	2301      	movs	r3, #1
 80081ec:	21ea      	movs	r1, #234	@ 0xea
 80081ee:	482c      	ldr	r0, [pc, #176]	@ (80082a0 <Read_NO2+0xe0>)
 80081f0:	f7fb faa0 	bl	8003734 <HAL_I2C_Master_Transmit>
    HAL_Delay(200);
 80081f4:	20c8      	movs	r0, #200	@ 0xc8
 80081f6:	f7f9 fd5f 	bl	8001cb8 <HAL_Delay>
	HAL_I2C_Master_Receive(&hi2c1, MICS_4514_ADDRESS, ox_data, 6, HAL_MAX_DELAY);
 80081fa:	1d3a      	adds	r2, r7, #4
 80081fc:	f04f 33ff 	mov.w	r3, #4294967295
 8008200:	9300      	str	r3, [sp, #0]
 8008202:	2306      	movs	r3, #6
 8008204:	21ea      	movs	r1, #234	@ 0xea
 8008206:	4826      	ldr	r0, [pc, #152]	@ (80082a0 <Read_NO2+0xe0>)
 8008208:	f7fb fbac 	bl	8003964 <HAL_I2C_Master_Receive>

	oxADC = ((uint16_t)ox_data[0]<<8) | (uint16_t)ox_data[1];
 800820c:	793b      	ldrb	r3, [r7, #4]
 800820e:	021b      	lsls	r3, r3, #8
 8008210:	b21a      	sxth	r2, r3
 8008212:	797b      	ldrb	r3, [r7, #5]
 8008214:	b21b      	sxth	r3, r3
 8008216:	4313      	orrs	r3, r2
 8008218:	b21b      	sxth	r3, r3
 800821a:	82fb      	strh	r3, [r7, #22]
	powerADC = ((uint16_t)ox_data[4]<<8) | (uint16_t)ox_data[5];
 800821c:	7a3b      	ldrb	r3, [r7, #8]
 800821e:	021b      	lsls	r3, r3, #8
 8008220:	b21a      	sxth	r2, r3
 8008222:	7a7b      	ldrb	r3, [r7, #9]
 8008224:	b21b      	sxth	r3, r3
 8008226:	4313      	orrs	r3, r2
 8008228:	b21b      	sxth	r3, r3
 800822a:	82bb      	strh	r3, [r7, #20]

    Rs = powerADC - oxADC;
 800822c:	8aba      	ldrh	r2, [r7, #20]
 800822e:	8afb      	ldrh	r3, [r7, #22]
 8008230:	1ad3      	subs	r3, r2, r3
 8008232:	827b      	strh	r3, [r7, #18]
    ppm = ((float)Rs / (float)NO2_R0 - 0.045) / 6.13;
 8008234:	8a7b      	ldrh	r3, [r7, #18]
 8008236:	ee07 3a90 	vmov	s15, r3
 800823a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800823e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80082a4 <Read_NO2+0xe4>
 8008242:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8008246:	ee16 0a90 	vmov	r0, s13
 800824a:	f7f8 f985 	bl	8000558 <__aeabi_f2d>
 800824e:	a310      	add	r3, pc, #64	@ (adr r3, 8008290 <Read_NO2+0xd0>)
 8008250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008254:	f7f8 f820 	bl	8000298 <__aeabi_dsub>
 8008258:	4602      	mov	r2, r0
 800825a:	460b      	mov	r3, r1
 800825c:	4610      	mov	r0, r2
 800825e:	4619      	mov	r1, r3
 8008260:	a30d      	add	r3, pc, #52	@ (adr r3, 8008298 <Read_NO2+0xd8>)
 8008262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008266:	f7f8 faf9 	bl	800085c <__aeabi_ddiv>
 800826a:	4602      	mov	r2, r0
 800826c:	460b      	mov	r3, r1
 800826e:	4610      	mov	r0, r2
 8008270:	4619      	mov	r1, r3
 8008272:	f7f8 fca1 	bl	8000bb8 <__aeabi_d2f>
 8008276:	4603      	mov	r3, r0
 8008278:	60fb      	str	r3, [r7, #12]

    return ppm;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	ee07 3a90 	vmov	s15, r3
}
 8008280:	eeb0 0a67 	vmov.f32	s0, s15
 8008284:	3718      	adds	r7, #24
 8008286:	46bd      	mov	sp, r7
 8008288:	bd80      	pop	{r7, pc}
 800828a:	bf00      	nop
 800828c:	f3af 8000 	nop.w
 8008290:	70a3d70a 	.word	0x70a3d70a
 8008294:	3fa70a3d 	.word	0x3fa70a3d
 8008298:	b851eb85 	.word	0xb851eb85
 800829c:	4018851e 	.word	0x4018851e
 80082a0:	200002a4 	.word	0x200002a4
 80082a4:	4437c000 	.word	0x4437c000

080082a8 <Read_NH3>:
#include "MQ135.h"
#include <math.h>

extern ADC_HandleTypeDef hadc3;

float Read_NH3 (){
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b086      	sub	sp, #24
 80082ac:	af00      	add	r7, sp, #0

	uint16_t ADC_Val;
	float  p, Vout, ppm, RS;

	HAL_ADC_Start(&hadc3);
 80082ae:	4842      	ldr	r0, [pc, #264]	@ (80083b8 <Read_NH3+0x110>)
 80082b0:	f7f9 ff20 	bl	80020f4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc3, 200);
 80082b4:	21c8      	movs	r1, #200	@ 0xc8
 80082b6:	4840      	ldr	r0, [pc, #256]	@ (80083b8 <Read_NH3+0x110>)
 80082b8:	f7fa f868 	bl	800238c <HAL_ADC_PollForConversion>
	ADC_Val = HAL_ADC_GetValue(&hadc3);
 80082bc:	483e      	ldr	r0, [pc, #248]	@ (80083b8 <Read_NH3+0x110>)
 80082be:	f7fa f967 	bl	8002590 <HAL_ADC_GetValue>
 80082c2:	4603      	mov	r3, r0
 80082c4:	82fb      	strh	r3, [r7, #22]
	HAL_ADC_Stop(&hadc3);
 80082c6:	483c      	ldr	r0, [pc, #240]	@ (80083b8 <Read_NH3+0x110>)
 80082c8:	f7fa f82a 	bl	8002320 <HAL_ADC_Stop>

	Vout = ADC_Val * MQ135_ADC_VREF / MQ135_ADC_MAX_VALUE;
 80082cc:	8afa      	ldrh	r2, [r7, #22]
 80082ce:	4613      	mov	r3, r2
 80082d0:	009b      	lsls	r3, r3, #2
 80082d2:	4413      	add	r3, r2
 80082d4:	4618      	mov	r0, r3
 80082d6:	f7f8 f92d 	bl	8000534 <__aeabi_i2d>
 80082da:	a32f      	add	r3, pc, #188	@ (adr r3, 8008398 <Read_NH3+0xf0>)
 80082dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082e0:	f7f8 fabc 	bl	800085c <__aeabi_ddiv>
 80082e4:	4602      	mov	r2, r0
 80082e6:	460b      	mov	r3, r1
 80082e8:	4610      	mov	r0, r2
 80082ea:	4619      	mov	r1, r3
 80082ec:	f7f8 fc64 	bl	8000bb8 <__aeabi_d2f>
 80082f0:	4603      	mov	r3, r0
 80082f2:	613b      	str	r3, [r7, #16]
	RS = ((float)MQ135_ADC_VREF / Vout - 1) * MQ135_RL;
 80082f4:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80082f8:	ed97 7a04 	vldr	s14, [r7, #16]
 80082fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008300:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008304:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008308:	edc7 7a03 	vstr	s15, [r7, #12]

	p = ((log10(RS/MQ135_R0) - 0.2) / -0.415);
 800830c:	68f8      	ldr	r0, [r7, #12]
 800830e:	f7f8 f923 	bl	8000558 <__aeabi_f2d>
 8008312:	f04f 0200 	mov.w	r2, #0
 8008316:	4b29      	ldr	r3, [pc, #164]	@ (80083bc <Read_NH3+0x114>)
 8008318:	f7f8 faa0 	bl	800085c <__aeabi_ddiv>
 800831c:	4602      	mov	r2, r0
 800831e:	460b      	mov	r3, r1
 8008320:	ec43 2b17 	vmov	d7, r2, r3
 8008324:	eeb0 0a47 	vmov.f32	s0, s14
 8008328:	eef0 0a67 	vmov.f32	s1, s15
 800832c:	f002 ff70 	bl	800b210 <log10>
 8008330:	ec51 0b10 	vmov	r0, r1, d0
 8008334:	a31a      	add	r3, pc, #104	@ (adr r3, 80083a0 <Read_NH3+0xf8>)
 8008336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800833a:	f7f7 ffad 	bl	8000298 <__aeabi_dsub>
 800833e:	4602      	mov	r2, r0
 8008340:	460b      	mov	r3, r1
 8008342:	4610      	mov	r0, r2
 8008344:	4619      	mov	r1, r3
 8008346:	a318      	add	r3, pc, #96	@ (adr r3, 80083a8 <Read_NH3+0x100>)
 8008348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800834c:	f7f8 fa86 	bl	800085c <__aeabi_ddiv>
 8008350:	4602      	mov	r2, r0
 8008352:	460b      	mov	r3, r1
 8008354:	4610      	mov	r0, r2
 8008356:	4619      	mov	r1, r3
 8008358:	f7f8 fc2e 	bl	8000bb8 <__aeabi_d2f>
 800835c:	4603      	mov	r3, r0
 800835e:	60bb      	str	r3, [r7, #8]
	ppm = pow(10.0,p);
 8008360:	68b8      	ldr	r0, [r7, #8]
 8008362:	f7f8 f8f9 	bl	8000558 <__aeabi_f2d>
 8008366:	4602      	mov	r2, r0
 8008368:	460b      	mov	r3, r1
 800836a:	ec43 2b11 	vmov	d1, r2, r3
 800836e:	ed9f 0b10 	vldr	d0, [pc, #64]	@ 80083b0 <Read_NH3+0x108>
 8008372:	f002 ff8b 	bl	800b28c <pow>
 8008376:	ec53 2b10 	vmov	r2, r3, d0
 800837a:	4610      	mov	r0, r2
 800837c:	4619      	mov	r1, r3
 800837e:	f7f8 fc1b 	bl	8000bb8 <__aeabi_d2f>
 8008382:	4603      	mov	r3, r0
 8008384:	607b      	str	r3, [r7, #4]

	return ppm;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	ee07 3a90 	vmov	s15, r3
}
 800838c:	eeb0 0a67 	vmov.f32	s0, s15
 8008390:	3718      	adds	r7, #24
 8008392:	46bd      	mov	sp, r7
 8008394:	bd80      	pop	{r7, pc}
 8008396:	bf00      	nop
 8008398:	00000000 	.word	0x00000000
 800839c:	40affe00 	.word	0x40affe00
 80083a0:	9999999a 	.word	0x9999999a
 80083a4:	3fc99999 	.word	0x3fc99999
 80083a8:	28f5c28f 	.word	0x28f5c28f
 80083ac:	bfda8f5c 	.word	0xbfda8f5c
 80083b0:	00000000 	.word	0x00000000
 80083b4:	40240000 	.word	0x40240000
 80083b8:	20000254 	.word	0x20000254
 80083bc:	40120000 	.word	0x40120000

080083c0 <Read_CH4>:
 *  log(ppm) = (log(RS/R0) - 0.8316) / -0.5991 = (0.8316 - log(RS/R0)) / 0.5991
 *  ppm = pow(10,  (0.8316 - log(RS/R0)) / 0.5991)
 *
 */

float Read_CH4() {
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b084      	sub	sp, #16
 80083c4:	af00      	add	r7, sp, #0

	uint16_t ADC_Val;
	float  Vout, ppm, RS;

	HAL_ADC_Start(&hadc1);
 80083c6:	4842      	ldr	r0, [pc, #264]	@ (80084d0 <Read_CH4+0x110>)
 80083c8:	f7f9 fe94 	bl	80020f4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 200);
 80083cc:	21c8      	movs	r1, #200	@ 0xc8
 80083ce:	4840      	ldr	r0, [pc, #256]	@ (80084d0 <Read_CH4+0x110>)
 80083d0:	f7f9 ffdc 	bl	800238c <HAL_ADC_PollForConversion>
	ADC_Val = HAL_ADC_GetValue(&hadc1);
 80083d4:	483e      	ldr	r0, [pc, #248]	@ (80084d0 <Read_CH4+0x110>)
 80083d6:	f7fa f8db 	bl	8002590 <HAL_ADC_GetValue>
 80083da:	4603      	mov	r3, r0
 80083dc:	81fb      	strh	r3, [r7, #14]
	HAL_ADC_Stop(&hadc1);
 80083de:	483c      	ldr	r0, [pc, #240]	@ (80084d0 <Read_CH4+0x110>)
 80083e0:	f7f9 ff9e 	bl	8002320 <HAL_ADC_Stop>

	Vout = ADC_Val * MQ4_ADC_VREF / (float)MQ4_ADC_MAX_VALUE;
 80083e4:	89fa      	ldrh	r2, [r7, #14]
 80083e6:	4613      	mov	r3, r2
 80083e8:	009b      	lsls	r3, r3, #2
 80083ea:	4413      	add	r3, r2
 80083ec:	ee07 3a90 	vmov	s15, r3
 80083f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80083f4:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80084d4 <Read_CH4+0x114>
 80083f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80083fc:	edc7 7a02 	vstr	s15, [r7, #8]
	RS = ((float) MQ4_ADC_VREF / Vout - 1) * MQ4_RL;
 8008400:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8008404:	ed97 7a02 	vldr	s14, [r7, #8]
 8008408:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800840c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008410:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008414:	ee17 0a90 	vmov	r0, s15
 8008418:	f7f8 f89e 	bl	8000558 <__aeabi_f2d>
 800841c:	a324      	add	r3, pc, #144	@ (adr r3, 80084b0 <Read_CH4+0xf0>)
 800841e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008422:	f7f8 f8f1 	bl	8000608 <__aeabi_dmul>
 8008426:	4602      	mov	r2, r0
 8008428:	460b      	mov	r3, r1
 800842a:	4610      	mov	r0, r2
 800842c:	4619      	mov	r1, r3
 800842e:	f7f8 fbc3 	bl	8000bb8 <__aeabi_d2f>
 8008432:	4603      	mov	r3, r0
 8008434:	607b      	str	r3, [r7, #4]

	ppm = pow(10,  (0.8316f - log(RS/(float)MQ4_R0)) / 0.5991f);
 8008436:	edd7 7a01 	vldr	s15, [r7, #4]
 800843a:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 80084d8 <Read_CH4+0x118>
 800843e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8008442:	ee16 0a90 	vmov	r0, s13
 8008446:	f7f8 f887 	bl	8000558 <__aeabi_f2d>
 800844a:	4602      	mov	r2, r0
 800844c:	460b      	mov	r3, r1
 800844e:	ec43 2b10 	vmov	d0, r2, r3
 8008452:	f002 fe9d 	bl	800b190 <log>
 8008456:	ec53 2b10 	vmov	r2, r3, d0
 800845a:	a117      	add	r1, pc, #92	@ (adr r1, 80084b8 <Read_CH4+0xf8>)
 800845c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008460:	f7f7 ff1a 	bl	8000298 <__aeabi_dsub>
 8008464:	4602      	mov	r2, r0
 8008466:	460b      	mov	r3, r1
 8008468:	4610      	mov	r0, r2
 800846a:	4619      	mov	r1, r3
 800846c:	a314      	add	r3, pc, #80	@ (adr r3, 80084c0 <Read_CH4+0x100>)
 800846e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008472:	f7f8 f9f3 	bl	800085c <__aeabi_ddiv>
 8008476:	4602      	mov	r2, r0
 8008478:	460b      	mov	r3, r1
 800847a:	ec43 2b17 	vmov	d7, r2, r3
 800847e:	eeb0 1a47 	vmov.f32	s2, s14
 8008482:	eef0 1a67 	vmov.f32	s3, s15
 8008486:	ed9f 0b10 	vldr	d0, [pc, #64]	@ 80084c8 <Read_CH4+0x108>
 800848a:	f002 feff 	bl	800b28c <pow>
 800848e:	ec53 2b10 	vmov	r2, r3, d0
 8008492:	4610      	mov	r0, r2
 8008494:	4619      	mov	r1, r3
 8008496:	f7f8 fb8f 	bl	8000bb8 <__aeabi_d2f>
 800849a:	4603      	mov	r3, r0
 800849c:	603b      	str	r3, [r7, #0]

	return ppm;
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	ee07 3a90 	vmov	s15, r3
}
 80084a4:	eeb0 0a67 	vmov.f32	s0, s15
 80084a8:	3710      	adds	r7, #16
 80084aa:	46bd      	mov	sp, r7
 80084ac:	bd80      	pop	{r7, pc}
 80084ae:	bf00      	nop
 80084b0:	cccccccd 	.word	0xcccccccd
 80084b4:	4012cccc 	.word	0x4012cccc
 80084b8:	a0000000 	.word	0xa0000000
 80084bc:	3fea9c77 	.word	0x3fea9c77
 80084c0:	c0000000 	.word	0xc0000000
 80084c4:	3fe32bd3 	.word	0x3fe32bd3
 80084c8:	00000000 	.word	0x00000000
 80084cc:	40240000 	.word	0x40240000
 80084d0:	20000204 	.word	0x20000204
 80084d4:	457ff000 	.word	0x457ff000
 80084d8:	42000000 	.word	0x42000000

080084dc <__cvt>:
 80084dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80084e0:	ec57 6b10 	vmov	r6, r7, d0
 80084e4:	2f00      	cmp	r7, #0
 80084e6:	460c      	mov	r4, r1
 80084e8:	4619      	mov	r1, r3
 80084ea:	463b      	mov	r3, r7
 80084ec:	bfbb      	ittet	lt
 80084ee:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80084f2:	461f      	movlt	r7, r3
 80084f4:	2300      	movge	r3, #0
 80084f6:	232d      	movlt	r3, #45	@ 0x2d
 80084f8:	700b      	strb	r3, [r1, #0]
 80084fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80084fc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008500:	4691      	mov	r9, r2
 8008502:	f023 0820 	bic.w	r8, r3, #32
 8008506:	bfbc      	itt	lt
 8008508:	4632      	movlt	r2, r6
 800850a:	4616      	movlt	r6, r2
 800850c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008510:	d005      	beq.n	800851e <__cvt+0x42>
 8008512:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008516:	d100      	bne.n	800851a <__cvt+0x3e>
 8008518:	3401      	adds	r4, #1
 800851a:	2102      	movs	r1, #2
 800851c:	e000      	b.n	8008520 <__cvt+0x44>
 800851e:	2103      	movs	r1, #3
 8008520:	ab03      	add	r3, sp, #12
 8008522:	9301      	str	r3, [sp, #4]
 8008524:	ab02      	add	r3, sp, #8
 8008526:	9300      	str	r3, [sp, #0]
 8008528:	ec47 6b10 	vmov	d0, r6, r7
 800852c:	4653      	mov	r3, sl
 800852e:	4622      	mov	r2, r4
 8008530:	f000 fe6e 	bl	8009210 <_dtoa_r>
 8008534:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008538:	4605      	mov	r5, r0
 800853a:	d119      	bne.n	8008570 <__cvt+0x94>
 800853c:	f019 0f01 	tst.w	r9, #1
 8008540:	d00e      	beq.n	8008560 <__cvt+0x84>
 8008542:	eb00 0904 	add.w	r9, r0, r4
 8008546:	2200      	movs	r2, #0
 8008548:	2300      	movs	r3, #0
 800854a:	4630      	mov	r0, r6
 800854c:	4639      	mov	r1, r7
 800854e:	f7f8 fac3 	bl	8000ad8 <__aeabi_dcmpeq>
 8008552:	b108      	cbz	r0, 8008558 <__cvt+0x7c>
 8008554:	f8cd 900c 	str.w	r9, [sp, #12]
 8008558:	2230      	movs	r2, #48	@ 0x30
 800855a:	9b03      	ldr	r3, [sp, #12]
 800855c:	454b      	cmp	r3, r9
 800855e:	d31e      	bcc.n	800859e <__cvt+0xc2>
 8008560:	9b03      	ldr	r3, [sp, #12]
 8008562:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008564:	1b5b      	subs	r3, r3, r5
 8008566:	4628      	mov	r0, r5
 8008568:	6013      	str	r3, [r2, #0]
 800856a:	b004      	add	sp, #16
 800856c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008570:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008574:	eb00 0904 	add.w	r9, r0, r4
 8008578:	d1e5      	bne.n	8008546 <__cvt+0x6a>
 800857a:	7803      	ldrb	r3, [r0, #0]
 800857c:	2b30      	cmp	r3, #48	@ 0x30
 800857e:	d10a      	bne.n	8008596 <__cvt+0xba>
 8008580:	2200      	movs	r2, #0
 8008582:	2300      	movs	r3, #0
 8008584:	4630      	mov	r0, r6
 8008586:	4639      	mov	r1, r7
 8008588:	f7f8 faa6 	bl	8000ad8 <__aeabi_dcmpeq>
 800858c:	b918      	cbnz	r0, 8008596 <__cvt+0xba>
 800858e:	f1c4 0401 	rsb	r4, r4, #1
 8008592:	f8ca 4000 	str.w	r4, [sl]
 8008596:	f8da 3000 	ldr.w	r3, [sl]
 800859a:	4499      	add	r9, r3
 800859c:	e7d3      	b.n	8008546 <__cvt+0x6a>
 800859e:	1c59      	adds	r1, r3, #1
 80085a0:	9103      	str	r1, [sp, #12]
 80085a2:	701a      	strb	r2, [r3, #0]
 80085a4:	e7d9      	b.n	800855a <__cvt+0x7e>

080085a6 <__exponent>:
 80085a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80085a8:	2900      	cmp	r1, #0
 80085aa:	bfba      	itte	lt
 80085ac:	4249      	neglt	r1, r1
 80085ae:	232d      	movlt	r3, #45	@ 0x2d
 80085b0:	232b      	movge	r3, #43	@ 0x2b
 80085b2:	2909      	cmp	r1, #9
 80085b4:	7002      	strb	r2, [r0, #0]
 80085b6:	7043      	strb	r3, [r0, #1]
 80085b8:	dd29      	ble.n	800860e <__exponent+0x68>
 80085ba:	f10d 0307 	add.w	r3, sp, #7
 80085be:	461d      	mov	r5, r3
 80085c0:	270a      	movs	r7, #10
 80085c2:	461a      	mov	r2, r3
 80085c4:	fbb1 f6f7 	udiv	r6, r1, r7
 80085c8:	fb07 1416 	mls	r4, r7, r6, r1
 80085cc:	3430      	adds	r4, #48	@ 0x30
 80085ce:	f802 4c01 	strb.w	r4, [r2, #-1]
 80085d2:	460c      	mov	r4, r1
 80085d4:	2c63      	cmp	r4, #99	@ 0x63
 80085d6:	f103 33ff 	add.w	r3, r3, #4294967295
 80085da:	4631      	mov	r1, r6
 80085dc:	dcf1      	bgt.n	80085c2 <__exponent+0x1c>
 80085de:	3130      	adds	r1, #48	@ 0x30
 80085e0:	1e94      	subs	r4, r2, #2
 80085e2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80085e6:	1c41      	adds	r1, r0, #1
 80085e8:	4623      	mov	r3, r4
 80085ea:	42ab      	cmp	r3, r5
 80085ec:	d30a      	bcc.n	8008604 <__exponent+0x5e>
 80085ee:	f10d 0309 	add.w	r3, sp, #9
 80085f2:	1a9b      	subs	r3, r3, r2
 80085f4:	42ac      	cmp	r4, r5
 80085f6:	bf88      	it	hi
 80085f8:	2300      	movhi	r3, #0
 80085fa:	3302      	adds	r3, #2
 80085fc:	4403      	add	r3, r0
 80085fe:	1a18      	subs	r0, r3, r0
 8008600:	b003      	add	sp, #12
 8008602:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008604:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008608:	f801 6f01 	strb.w	r6, [r1, #1]!
 800860c:	e7ed      	b.n	80085ea <__exponent+0x44>
 800860e:	2330      	movs	r3, #48	@ 0x30
 8008610:	3130      	adds	r1, #48	@ 0x30
 8008612:	7083      	strb	r3, [r0, #2]
 8008614:	70c1      	strb	r1, [r0, #3]
 8008616:	1d03      	adds	r3, r0, #4
 8008618:	e7f1      	b.n	80085fe <__exponent+0x58>
	...

0800861c <_printf_float>:
 800861c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008620:	b08d      	sub	sp, #52	@ 0x34
 8008622:	460c      	mov	r4, r1
 8008624:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008628:	4616      	mov	r6, r2
 800862a:	461f      	mov	r7, r3
 800862c:	4605      	mov	r5, r0
 800862e:	f000 fcef 	bl	8009010 <_localeconv_r>
 8008632:	6803      	ldr	r3, [r0, #0]
 8008634:	9304      	str	r3, [sp, #16]
 8008636:	4618      	mov	r0, r3
 8008638:	f7f7 fe22 	bl	8000280 <strlen>
 800863c:	2300      	movs	r3, #0
 800863e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008640:	f8d8 3000 	ldr.w	r3, [r8]
 8008644:	9005      	str	r0, [sp, #20]
 8008646:	3307      	adds	r3, #7
 8008648:	f023 0307 	bic.w	r3, r3, #7
 800864c:	f103 0208 	add.w	r2, r3, #8
 8008650:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008654:	f8d4 b000 	ldr.w	fp, [r4]
 8008658:	f8c8 2000 	str.w	r2, [r8]
 800865c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008660:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008664:	9307      	str	r3, [sp, #28]
 8008666:	f8cd 8018 	str.w	r8, [sp, #24]
 800866a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800866e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008672:	4b9c      	ldr	r3, [pc, #624]	@ (80088e4 <_printf_float+0x2c8>)
 8008674:	f04f 32ff 	mov.w	r2, #4294967295
 8008678:	f7f8 fa60 	bl	8000b3c <__aeabi_dcmpun>
 800867c:	bb70      	cbnz	r0, 80086dc <_printf_float+0xc0>
 800867e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008682:	4b98      	ldr	r3, [pc, #608]	@ (80088e4 <_printf_float+0x2c8>)
 8008684:	f04f 32ff 	mov.w	r2, #4294967295
 8008688:	f7f8 fa3a 	bl	8000b00 <__aeabi_dcmple>
 800868c:	bb30      	cbnz	r0, 80086dc <_printf_float+0xc0>
 800868e:	2200      	movs	r2, #0
 8008690:	2300      	movs	r3, #0
 8008692:	4640      	mov	r0, r8
 8008694:	4649      	mov	r1, r9
 8008696:	f7f8 fa29 	bl	8000aec <__aeabi_dcmplt>
 800869a:	b110      	cbz	r0, 80086a2 <_printf_float+0x86>
 800869c:	232d      	movs	r3, #45	@ 0x2d
 800869e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80086a2:	4a91      	ldr	r2, [pc, #580]	@ (80088e8 <_printf_float+0x2cc>)
 80086a4:	4b91      	ldr	r3, [pc, #580]	@ (80088ec <_printf_float+0x2d0>)
 80086a6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80086aa:	bf94      	ite	ls
 80086ac:	4690      	movls	r8, r2
 80086ae:	4698      	movhi	r8, r3
 80086b0:	2303      	movs	r3, #3
 80086b2:	6123      	str	r3, [r4, #16]
 80086b4:	f02b 0304 	bic.w	r3, fp, #4
 80086b8:	6023      	str	r3, [r4, #0]
 80086ba:	f04f 0900 	mov.w	r9, #0
 80086be:	9700      	str	r7, [sp, #0]
 80086c0:	4633      	mov	r3, r6
 80086c2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80086c4:	4621      	mov	r1, r4
 80086c6:	4628      	mov	r0, r5
 80086c8:	f000 f9d2 	bl	8008a70 <_printf_common>
 80086cc:	3001      	adds	r0, #1
 80086ce:	f040 808d 	bne.w	80087ec <_printf_float+0x1d0>
 80086d2:	f04f 30ff 	mov.w	r0, #4294967295
 80086d6:	b00d      	add	sp, #52	@ 0x34
 80086d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086dc:	4642      	mov	r2, r8
 80086de:	464b      	mov	r3, r9
 80086e0:	4640      	mov	r0, r8
 80086e2:	4649      	mov	r1, r9
 80086e4:	f7f8 fa2a 	bl	8000b3c <__aeabi_dcmpun>
 80086e8:	b140      	cbz	r0, 80086fc <_printf_float+0xe0>
 80086ea:	464b      	mov	r3, r9
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	bfbc      	itt	lt
 80086f0:	232d      	movlt	r3, #45	@ 0x2d
 80086f2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80086f6:	4a7e      	ldr	r2, [pc, #504]	@ (80088f0 <_printf_float+0x2d4>)
 80086f8:	4b7e      	ldr	r3, [pc, #504]	@ (80088f4 <_printf_float+0x2d8>)
 80086fa:	e7d4      	b.n	80086a6 <_printf_float+0x8a>
 80086fc:	6863      	ldr	r3, [r4, #4]
 80086fe:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008702:	9206      	str	r2, [sp, #24]
 8008704:	1c5a      	adds	r2, r3, #1
 8008706:	d13b      	bne.n	8008780 <_printf_float+0x164>
 8008708:	2306      	movs	r3, #6
 800870a:	6063      	str	r3, [r4, #4]
 800870c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008710:	2300      	movs	r3, #0
 8008712:	6022      	str	r2, [r4, #0]
 8008714:	9303      	str	r3, [sp, #12]
 8008716:	ab0a      	add	r3, sp, #40	@ 0x28
 8008718:	e9cd a301 	strd	sl, r3, [sp, #4]
 800871c:	ab09      	add	r3, sp, #36	@ 0x24
 800871e:	9300      	str	r3, [sp, #0]
 8008720:	6861      	ldr	r1, [r4, #4]
 8008722:	ec49 8b10 	vmov	d0, r8, r9
 8008726:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800872a:	4628      	mov	r0, r5
 800872c:	f7ff fed6 	bl	80084dc <__cvt>
 8008730:	9b06      	ldr	r3, [sp, #24]
 8008732:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008734:	2b47      	cmp	r3, #71	@ 0x47
 8008736:	4680      	mov	r8, r0
 8008738:	d129      	bne.n	800878e <_printf_float+0x172>
 800873a:	1cc8      	adds	r0, r1, #3
 800873c:	db02      	blt.n	8008744 <_printf_float+0x128>
 800873e:	6863      	ldr	r3, [r4, #4]
 8008740:	4299      	cmp	r1, r3
 8008742:	dd41      	ble.n	80087c8 <_printf_float+0x1ac>
 8008744:	f1aa 0a02 	sub.w	sl, sl, #2
 8008748:	fa5f fa8a 	uxtb.w	sl, sl
 800874c:	3901      	subs	r1, #1
 800874e:	4652      	mov	r2, sl
 8008750:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008754:	9109      	str	r1, [sp, #36]	@ 0x24
 8008756:	f7ff ff26 	bl	80085a6 <__exponent>
 800875a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800875c:	1813      	adds	r3, r2, r0
 800875e:	2a01      	cmp	r2, #1
 8008760:	4681      	mov	r9, r0
 8008762:	6123      	str	r3, [r4, #16]
 8008764:	dc02      	bgt.n	800876c <_printf_float+0x150>
 8008766:	6822      	ldr	r2, [r4, #0]
 8008768:	07d2      	lsls	r2, r2, #31
 800876a:	d501      	bpl.n	8008770 <_printf_float+0x154>
 800876c:	3301      	adds	r3, #1
 800876e:	6123      	str	r3, [r4, #16]
 8008770:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008774:	2b00      	cmp	r3, #0
 8008776:	d0a2      	beq.n	80086be <_printf_float+0xa2>
 8008778:	232d      	movs	r3, #45	@ 0x2d
 800877a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800877e:	e79e      	b.n	80086be <_printf_float+0xa2>
 8008780:	9a06      	ldr	r2, [sp, #24]
 8008782:	2a47      	cmp	r2, #71	@ 0x47
 8008784:	d1c2      	bne.n	800870c <_printf_float+0xf0>
 8008786:	2b00      	cmp	r3, #0
 8008788:	d1c0      	bne.n	800870c <_printf_float+0xf0>
 800878a:	2301      	movs	r3, #1
 800878c:	e7bd      	b.n	800870a <_printf_float+0xee>
 800878e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008792:	d9db      	bls.n	800874c <_printf_float+0x130>
 8008794:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008798:	d118      	bne.n	80087cc <_printf_float+0x1b0>
 800879a:	2900      	cmp	r1, #0
 800879c:	6863      	ldr	r3, [r4, #4]
 800879e:	dd0b      	ble.n	80087b8 <_printf_float+0x19c>
 80087a0:	6121      	str	r1, [r4, #16]
 80087a2:	b913      	cbnz	r3, 80087aa <_printf_float+0x18e>
 80087a4:	6822      	ldr	r2, [r4, #0]
 80087a6:	07d0      	lsls	r0, r2, #31
 80087a8:	d502      	bpl.n	80087b0 <_printf_float+0x194>
 80087aa:	3301      	adds	r3, #1
 80087ac:	440b      	add	r3, r1
 80087ae:	6123      	str	r3, [r4, #16]
 80087b0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80087b2:	f04f 0900 	mov.w	r9, #0
 80087b6:	e7db      	b.n	8008770 <_printf_float+0x154>
 80087b8:	b913      	cbnz	r3, 80087c0 <_printf_float+0x1a4>
 80087ba:	6822      	ldr	r2, [r4, #0]
 80087bc:	07d2      	lsls	r2, r2, #31
 80087be:	d501      	bpl.n	80087c4 <_printf_float+0x1a8>
 80087c0:	3302      	adds	r3, #2
 80087c2:	e7f4      	b.n	80087ae <_printf_float+0x192>
 80087c4:	2301      	movs	r3, #1
 80087c6:	e7f2      	b.n	80087ae <_printf_float+0x192>
 80087c8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80087cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80087ce:	4299      	cmp	r1, r3
 80087d0:	db05      	blt.n	80087de <_printf_float+0x1c2>
 80087d2:	6823      	ldr	r3, [r4, #0]
 80087d4:	6121      	str	r1, [r4, #16]
 80087d6:	07d8      	lsls	r0, r3, #31
 80087d8:	d5ea      	bpl.n	80087b0 <_printf_float+0x194>
 80087da:	1c4b      	adds	r3, r1, #1
 80087dc:	e7e7      	b.n	80087ae <_printf_float+0x192>
 80087de:	2900      	cmp	r1, #0
 80087e0:	bfd4      	ite	le
 80087e2:	f1c1 0202 	rsble	r2, r1, #2
 80087e6:	2201      	movgt	r2, #1
 80087e8:	4413      	add	r3, r2
 80087ea:	e7e0      	b.n	80087ae <_printf_float+0x192>
 80087ec:	6823      	ldr	r3, [r4, #0]
 80087ee:	055a      	lsls	r2, r3, #21
 80087f0:	d407      	bmi.n	8008802 <_printf_float+0x1e6>
 80087f2:	6923      	ldr	r3, [r4, #16]
 80087f4:	4642      	mov	r2, r8
 80087f6:	4631      	mov	r1, r6
 80087f8:	4628      	mov	r0, r5
 80087fa:	47b8      	blx	r7
 80087fc:	3001      	adds	r0, #1
 80087fe:	d12b      	bne.n	8008858 <_printf_float+0x23c>
 8008800:	e767      	b.n	80086d2 <_printf_float+0xb6>
 8008802:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008806:	f240 80dd 	bls.w	80089c4 <_printf_float+0x3a8>
 800880a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800880e:	2200      	movs	r2, #0
 8008810:	2300      	movs	r3, #0
 8008812:	f7f8 f961 	bl	8000ad8 <__aeabi_dcmpeq>
 8008816:	2800      	cmp	r0, #0
 8008818:	d033      	beq.n	8008882 <_printf_float+0x266>
 800881a:	4a37      	ldr	r2, [pc, #220]	@ (80088f8 <_printf_float+0x2dc>)
 800881c:	2301      	movs	r3, #1
 800881e:	4631      	mov	r1, r6
 8008820:	4628      	mov	r0, r5
 8008822:	47b8      	blx	r7
 8008824:	3001      	adds	r0, #1
 8008826:	f43f af54 	beq.w	80086d2 <_printf_float+0xb6>
 800882a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800882e:	4543      	cmp	r3, r8
 8008830:	db02      	blt.n	8008838 <_printf_float+0x21c>
 8008832:	6823      	ldr	r3, [r4, #0]
 8008834:	07d8      	lsls	r0, r3, #31
 8008836:	d50f      	bpl.n	8008858 <_printf_float+0x23c>
 8008838:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800883c:	4631      	mov	r1, r6
 800883e:	4628      	mov	r0, r5
 8008840:	47b8      	blx	r7
 8008842:	3001      	adds	r0, #1
 8008844:	f43f af45 	beq.w	80086d2 <_printf_float+0xb6>
 8008848:	f04f 0900 	mov.w	r9, #0
 800884c:	f108 38ff 	add.w	r8, r8, #4294967295
 8008850:	f104 0a1a 	add.w	sl, r4, #26
 8008854:	45c8      	cmp	r8, r9
 8008856:	dc09      	bgt.n	800886c <_printf_float+0x250>
 8008858:	6823      	ldr	r3, [r4, #0]
 800885a:	079b      	lsls	r3, r3, #30
 800885c:	f100 8103 	bmi.w	8008a66 <_printf_float+0x44a>
 8008860:	68e0      	ldr	r0, [r4, #12]
 8008862:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008864:	4298      	cmp	r0, r3
 8008866:	bfb8      	it	lt
 8008868:	4618      	movlt	r0, r3
 800886a:	e734      	b.n	80086d6 <_printf_float+0xba>
 800886c:	2301      	movs	r3, #1
 800886e:	4652      	mov	r2, sl
 8008870:	4631      	mov	r1, r6
 8008872:	4628      	mov	r0, r5
 8008874:	47b8      	blx	r7
 8008876:	3001      	adds	r0, #1
 8008878:	f43f af2b 	beq.w	80086d2 <_printf_float+0xb6>
 800887c:	f109 0901 	add.w	r9, r9, #1
 8008880:	e7e8      	b.n	8008854 <_printf_float+0x238>
 8008882:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008884:	2b00      	cmp	r3, #0
 8008886:	dc39      	bgt.n	80088fc <_printf_float+0x2e0>
 8008888:	4a1b      	ldr	r2, [pc, #108]	@ (80088f8 <_printf_float+0x2dc>)
 800888a:	2301      	movs	r3, #1
 800888c:	4631      	mov	r1, r6
 800888e:	4628      	mov	r0, r5
 8008890:	47b8      	blx	r7
 8008892:	3001      	adds	r0, #1
 8008894:	f43f af1d 	beq.w	80086d2 <_printf_float+0xb6>
 8008898:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800889c:	ea59 0303 	orrs.w	r3, r9, r3
 80088a0:	d102      	bne.n	80088a8 <_printf_float+0x28c>
 80088a2:	6823      	ldr	r3, [r4, #0]
 80088a4:	07d9      	lsls	r1, r3, #31
 80088a6:	d5d7      	bpl.n	8008858 <_printf_float+0x23c>
 80088a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80088ac:	4631      	mov	r1, r6
 80088ae:	4628      	mov	r0, r5
 80088b0:	47b8      	blx	r7
 80088b2:	3001      	adds	r0, #1
 80088b4:	f43f af0d 	beq.w	80086d2 <_printf_float+0xb6>
 80088b8:	f04f 0a00 	mov.w	sl, #0
 80088bc:	f104 0b1a 	add.w	fp, r4, #26
 80088c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088c2:	425b      	negs	r3, r3
 80088c4:	4553      	cmp	r3, sl
 80088c6:	dc01      	bgt.n	80088cc <_printf_float+0x2b0>
 80088c8:	464b      	mov	r3, r9
 80088ca:	e793      	b.n	80087f4 <_printf_float+0x1d8>
 80088cc:	2301      	movs	r3, #1
 80088ce:	465a      	mov	r2, fp
 80088d0:	4631      	mov	r1, r6
 80088d2:	4628      	mov	r0, r5
 80088d4:	47b8      	blx	r7
 80088d6:	3001      	adds	r0, #1
 80088d8:	f43f aefb 	beq.w	80086d2 <_printf_float+0xb6>
 80088dc:	f10a 0a01 	add.w	sl, sl, #1
 80088e0:	e7ee      	b.n	80088c0 <_printf_float+0x2a4>
 80088e2:	bf00      	nop
 80088e4:	7fefffff 	.word	0x7fefffff
 80088e8:	0800c650 	.word	0x0800c650
 80088ec:	0800c654 	.word	0x0800c654
 80088f0:	0800c658 	.word	0x0800c658
 80088f4:	0800c65c 	.word	0x0800c65c
 80088f8:	0800c660 	.word	0x0800c660
 80088fc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80088fe:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008902:	4553      	cmp	r3, sl
 8008904:	bfa8      	it	ge
 8008906:	4653      	movge	r3, sl
 8008908:	2b00      	cmp	r3, #0
 800890a:	4699      	mov	r9, r3
 800890c:	dc36      	bgt.n	800897c <_printf_float+0x360>
 800890e:	f04f 0b00 	mov.w	fp, #0
 8008912:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008916:	f104 021a 	add.w	r2, r4, #26
 800891a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800891c:	9306      	str	r3, [sp, #24]
 800891e:	eba3 0309 	sub.w	r3, r3, r9
 8008922:	455b      	cmp	r3, fp
 8008924:	dc31      	bgt.n	800898a <_printf_float+0x36e>
 8008926:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008928:	459a      	cmp	sl, r3
 800892a:	dc3a      	bgt.n	80089a2 <_printf_float+0x386>
 800892c:	6823      	ldr	r3, [r4, #0]
 800892e:	07da      	lsls	r2, r3, #31
 8008930:	d437      	bmi.n	80089a2 <_printf_float+0x386>
 8008932:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008934:	ebaa 0903 	sub.w	r9, sl, r3
 8008938:	9b06      	ldr	r3, [sp, #24]
 800893a:	ebaa 0303 	sub.w	r3, sl, r3
 800893e:	4599      	cmp	r9, r3
 8008940:	bfa8      	it	ge
 8008942:	4699      	movge	r9, r3
 8008944:	f1b9 0f00 	cmp.w	r9, #0
 8008948:	dc33      	bgt.n	80089b2 <_printf_float+0x396>
 800894a:	f04f 0800 	mov.w	r8, #0
 800894e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008952:	f104 0b1a 	add.w	fp, r4, #26
 8008956:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008958:	ebaa 0303 	sub.w	r3, sl, r3
 800895c:	eba3 0309 	sub.w	r3, r3, r9
 8008960:	4543      	cmp	r3, r8
 8008962:	f77f af79 	ble.w	8008858 <_printf_float+0x23c>
 8008966:	2301      	movs	r3, #1
 8008968:	465a      	mov	r2, fp
 800896a:	4631      	mov	r1, r6
 800896c:	4628      	mov	r0, r5
 800896e:	47b8      	blx	r7
 8008970:	3001      	adds	r0, #1
 8008972:	f43f aeae 	beq.w	80086d2 <_printf_float+0xb6>
 8008976:	f108 0801 	add.w	r8, r8, #1
 800897a:	e7ec      	b.n	8008956 <_printf_float+0x33a>
 800897c:	4642      	mov	r2, r8
 800897e:	4631      	mov	r1, r6
 8008980:	4628      	mov	r0, r5
 8008982:	47b8      	blx	r7
 8008984:	3001      	adds	r0, #1
 8008986:	d1c2      	bne.n	800890e <_printf_float+0x2f2>
 8008988:	e6a3      	b.n	80086d2 <_printf_float+0xb6>
 800898a:	2301      	movs	r3, #1
 800898c:	4631      	mov	r1, r6
 800898e:	4628      	mov	r0, r5
 8008990:	9206      	str	r2, [sp, #24]
 8008992:	47b8      	blx	r7
 8008994:	3001      	adds	r0, #1
 8008996:	f43f ae9c 	beq.w	80086d2 <_printf_float+0xb6>
 800899a:	9a06      	ldr	r2, [sp, #24]
 800899c:	f10b 0b01 	add.w	fp, fp, #1
 80089a0:	e7bb      	b.n	800891a <_printf_float+0x2fe>
 80089a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80089a6:	4631      	mov	r1, r6
 80089a8:	4628      	mov	r0, r5
 80089aa:	47b8      	blx	r7
 80089ac:	3001      	adds	r0, #1
 80089ae:	d1c0      	bne.n	8008932 <_printf_float+0x316>
 80089b0:	e68f      	b.n	80086d2 <_printf_float+0xb6>
 80089b2:	9a06      	ldr	r2, [sp, #24]
 80089b4:	464b      	mov	r3, r9
 80089b6:	4442      	add	r2, r8
 80089b8:	4631      	mov	r1, r6
 80089ba:	4628      	mov	r0, r5
 80089bc:	47b8      	blx	r7
 80089be:	3001      	adds	r0, #1
 80089c0:	d1c3      	bne.n	800894a <_printf_float+0x32e>
 80089c2:	e686      	b.n	80086d2 <_printf_float+0xb6>
 80089c4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80089c8:	f1ba 0f01 	cmp.w	sl, #1
 80089cc:	dc01      	bgt.n	80089d2 <_printf_float+0x3b6>
 80089ce:	07db      	lsls	r3, r3, #31
 80089d0:	d536      	bpl.n	8008a40 <_printf_float+0x424>
 80089d2:	2301      	movs	r3, #1
 80089d4:	4642      	mov	r2, r8
 80089d6:	4631      	mov	r1, r6
 80089d8:	4628      	mov	r0, r5
 80089da:	47b8      	blx	r7
 80089dc:	3001      	adds	r0, #1
 80089de:	f43f ae78 	beq.w	80086d2 <_printf_float+0xb6>
 80089e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80089e6:	4631      	mov	r1, r6
 80089e8:	4628      	mov	r0, r5
 80089ea:	47b8      	blx	r7
 80089ec:	3001      	adds	r0, #1
 80089ee:	f43f ae70 	beq.w	80086d2 <_printf_float+0xb6>
 80089f2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80089f6:	2200      	movs	r2, #0
 80089f8:	2300      	movs	r3, #0
 80089fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80089fe:	f7f8 f86b 	bl	8000ad8 <__aeabi_dcmpeq>
 8008a02:	b9c0      	cbnz	r0, 8008a36 <_printf_float+0x41a>
 8008a04:	4653      	mov	r3, sl
 8008a06:	f108 0201 	add.w	r2, r8, #1
 8008a0a:	4631      	mov	r1, r6
 8008a0c:	4628      	mov	r0, r5
 8008a0e:	47b8      	blx	r7
 8008a10:	3001      	adds	r0, #1
 8008a12:	d10c      	bne.n	8008a2e <_printf_float+0x412>
 8008a14:	e65d      	b.n	80086d2 <_printf_float+0xb6>
 8008a16:	2301      	movs	r3, #1
 8008a18:	465a      	mov	r2, fp
 8008a1a:	4631      	mov	r1, r6
 8008a1c:	4628      	mov	r0, r5
 8008a1e:	47b8      	blx	r7
 8008a20:	3001      	adds	r0, #1
 8008a22:	f43f ae56 	beq.w	80086d2 <_printf_float+0xb6>
 8008a26:	f108 0801 	add.w	r8, r8, #1
 8008a2a:	45d0      	cmp	r8, sl
 8008a2c:	dbf3      	blt.n	8008a16 <_printf_float+0x3fa>
 8008a2e:	464b      	mov	r3, r9
 8008a30:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008a34:	e6df      	b.n	80087f6 <_printf_float+0x1da>
 8008a36:	f04f 0800 	mov.w	r8, #0
 8008a3a:	f104 0b1a 	add.w	fp, r4, #26
 8008a3e:	e7f4      	b.n	8008a2a <_printf_float+0x40e>
 8008a40:	2301      	movs	r3, #1
 8008a42:	4642      	mov	r2, r8
 8008a44:	e7e1      	b.n	8008a0a <_printf_float+0x3ee>
 8008a46:	2301      	movs	r3, #1
 8008a48:	464a      	mov	r2, r9
 8008a4a:	4631      	mov	r1, r6
 8008a4c:	4628      	mov	r0, r5
 8008a4e:	47b8      	blx	r7
 8008a50:	3001      	adds	r0, #1
 8008a52:	f43f ae3e 	beq.w	80086d2 <_printf_float+0xb6>
 8008a56:	f108 0801 	add.w	r8, r8, #1
 8008a5a:	68e3      	ldr	r3, [r4, #12]
 8008a5c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008a5e:	1a5b      	subs	r3, r3, r1
 8008a60:	4543      	cmp	r3, r8
 8008a62:	dcf0      	bgt.n	8008a46 <_printf_float+0x42a>
 8008a64:	e6fc      	b.n	8008860 <_printf_float+0x244>
 8008a66:	f04f 0800 	mov.w	r8, #0
 8008a6a:	f104 0919 	add.w	r9, r4, #25
 8008a6e:	e7f4      	b.n	8008a5a <_printf_float+0x43e>

08008a70 <_printf_common>:
 8008a70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a74:	4616      	mov	r6, r2
 8008a76:	4698      	mov	r8, r3
 8008a78:	688a      	ldr	r2, [r1, #8]
 8008a7a:	690b      	ldr	r3, [r1, #16]
 8008a7c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008a80:	4293      	cmp	r3, r2
 8008a82:	bfb8      	it	lt
 8008a84:	4613      	movlt	r3, r2
 8008a86:	6033      	str	r3, [r6, #0]
 8008a88:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008a8c:	4607      	mov	r7, r0
 8008a8e:	460c      	mov	r4, r1
 8008a90:	b10a      	cbz	r2, 8008a96 <_printf_common+0x26>
 8008a92:	3301      	adds	r3, #1
 8008a94:	6033      	str	r3, [r6, #0]
 8008a96:	6823      	ldr	r3, [r4, #0]
 8008a98:	0699      	lsls	r1, r3, #26
 8008a9a:	bf42      	ittt	mi
 8008a9c:	6833      	ldrmi	r3, [r6, #0]
 8008a9e:	3302      	addmi	r3, #2
 8008aa0:	6033      	strmi	r3, [r6, #0]
 8008aa2:	6825      	ldr	r5, [r4, #0]
 8008aa4:	f015 0506 	ands.w	r5, r5, #6
 8008aa8:	d106      	bne.n	8008ab8 <_printf_common+0x48>
 8008aaa:	f104 0a19 	add.w	sl, r4, #25
 8008aae:	68e3      	ldr	r3, [r4, #12]
 8008ab0:	6832      	ldr	r2, [r6, #0]
 8008ab2:	1a9b      	subs	r3, r3, r2
 8008ab4:	42ab      	cmp	r3, r5
 8008ab6:	dc26      	bgt.n	8008b06 <_printf_common+0x96>
 8008ab8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008abc:	6822      	ldr	r2, [r4, #0]
 8008abe:	3b00      	subs	r3, #0
 8008ac0:	bf18      	it	ne
 8008ac2:	2301      	movne	r3, #1
 8008ac4:	0692      	lsls	r2, r2, #26
 8008ac6:	d42b      	bmi.n	8008b20 <_printf_common+0xb0>
 8008ac8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008acc:	4641      	mov	r1, r8
 8008ace:	4638      	mov	r0, r7
 8008ad0:	47c8      	blx	r9
 8008ad2:	3001      	adds	r0, #1
 8008ad4:	d01e      	beq.n	8008b14 <_printf_common+0xa4>
 8008ad6:	6823      	ldr	r3, [r4, #0]
 8008ad8:	6922      	ldr	r2, [r4, #16]
 8008ada:	f003 0306 	and.w	r3, r3, #6
 8008ade:	2b04      	cmp	r3, #4
 8008ae0:	bf02      	ittt	eq
 8008ae2:	68e5      	ldreq	r5, [r4, #12]
 8008ae4:	6833      	ldreq	r3, [r6, #0]
 8008ae6:	1aed      	subeq	r5, r5, r3
 8008ae8:	68a3      	ldr	r3, [r4, #8]
 8008aea:	bf0c      	ite	eq
 8008aec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008af0:	2500      	movne	r5, #0
 8008af2:	4293      	cmp	r3, r2
 8008af4:	bfc4      	itt	gt
 8008af6:	1a9b      	subgt	r3, r3, r2
 8008af8:	18ed      	addgt	r5, r5, r3
 8008afa:	2600      	movs	r6, #0
 8008afc:	341a      	adds	r4, #26
 8008afe:	42b5      	cmp	r5, r6
 8008b00:	d11a      	bne.n	8008b38 <_printf_common+0xc8>
 8008b02:	2000      	movs	r0, #0
 8008b04:	e008      	b.n	8008b18 <_printf_common+0xa8>
 8008b06:	2301      	movs	r3, #1
 8008b08:	4652      	mov	r2, sl
 8008b0a:	4641      	mov	r1, r8
 8008b0c:	4638      	mov	r0, r7
 8008b0e:	47c8      	blx	r9
 8008b10:	3001      	adds	r0, #1
 8008b12:	d103      	bne.n	8008b1c <_printf_common+0xac>
 8008b14:	f04f 30ff 	mov.w	r0, #4294967295
 8008b18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b1c:	3501      	adds	r5, #1
 8008b1e:	e7c6      	b.n	8008aae <_printf_common+0x3e>
 8008b20:	18e1      	adds	r1, r4, r3
 8008b22:	1c5a      	adds	r2, r3, #1
 8008b24:	2030      	movs	r0, #48	@ 0x30
 8008b26:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008b2a:	4422      	add	r2, r4
 8008b2c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008b30:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008b34:	3302      	adds	r3, #2
 8008b36:	e7c7      	b.n	8008ac8 <_printf_common+0x58>
 8008b38:	2301      	movs	r3, #1
 8008b3a:	4622      	mov	r2, r4
 8008b3c:	4641      	mov	r1, r8
 8008b3e:	4638      	mov	r0, r7
 8008b40:	47c8      	blx	r9
 8008b42:	3001      	adds	r0, #1
 8008b44:	d0e6      	beq.n	8008b14 <_printf_common+0xa4>
 8008b46:	3601      	adds	r6, #1
 8008b48:	e7d9      	b.n	8008afe <_printf_common+0x8e>
	...

08008b4c <_printf_i>:
 8008b4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b50:	7e0f      	ldrb	r7, [r1, #24]
 8008b52:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008b54:	2f78      	cmp	r7, #120	@ 0x78
 8008b56:	4691      	mov	r9, r2
 8008b58:	4680      	mov	r8, r0
 8008b5a:	460c      	mov	r4, r1
 8008b5c:	469a      	mov	sl, r3
 8008b5e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008b62:	d807      	bhi.n	8008b74 <_printf_i+0x28>
 8008b64:	2f62      	cmp	r7, #98	@ 0x62
 8008b66:	d80a      	bhi.n	8008b7e <_printf_i+0x32>
 8008b68:	2f00      	cmp	r7, #0
 8008b6a:	f000 80d2 	beq.w	8008d12 <_printf_i+0x1c6>
 8008b6e:	2f58      	cmp	r7, #88	@ 0x58
 8008b70:	f000 80b9 	beq.w	8008ce6 <_printf_i+0x19a>
 8008b74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008b78:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008b7c:	e03a      	b.n	8008bf4 <_printf_i+0xa8>
 8008b7e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008b82:	2b15      	cmp	r3, #21
 8008b84:	d8f6      	bhi.n	8008b74 <_printf_i+0x28>
 8008b86:	a101      	add	r1, pc, #4	@ (adr r1, 8008b8c <_printf_i+0x40>)
 8008b88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008b8c:	08008be5 	.word	0x08008be5
 8008b90:	08008bf9 	.word	0x08008bf9
 8008b94:	08008b75 	.word	0x08008b75
 8008b98:	08008b75 	.word	0x08008b75
 8008b9c:	08008b75 	.word	0x08008b75
 8008ba0:	08008b75 	.word	0x08008b75
 8008ba4:	08008bf9 	.word	0x08008bf9
 8008ba8:	08008b75 	.word	0x08008b75
 8008bac:	08008b75 	.word	0x08008b75
 8008bb0:	08008b75 	.word	0x08008b75
 8008bb4:	08008b75 	.word	0x08008b75
 8008bb8:	08008cf9 	.word	0x08008cf9
 8008bbc:	08008c23 	.word	0x08008c23
 8008bc0:	08008cb3 	.word	0x08008cb3
 8008bc4:	08008b75 	.word	0x08008b75
 8008bc8:	08008b75 	.word	0x08008b75
 8008bcc:	08008d1b 	.word	0x08008d1b
 8008bd0:	08008b75 	.word	0x08008b75
 8008bd4:	08008c23 	.word	0x08008c23
 8008bd8:	08008b75 	.word	0x08008b75
 8008bdc:	08008b75 	.word	0x08008b75
 8008be0:	08008cbb 	.word	0x08008cbb
 8008be4:	6833      	ldr	r3, [r6, #0]
 8008be6:	1d1a      	adds	r2, r3, #4
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	6032      	str	r2, [r6, #0]
 8008bec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008bf0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008bf4:	2301      	movs	r3, #1
 8008bf6:	e09d      	b.n	8008d34 <_printf_i+0x1e8>
 8008bf8:	6833      	ldr	r3, [r6, #0]
 8008bfa:	6820      	ldr	r0, [r4, #0]
 8008bfc:	1d19      	adds	r1, r3, #4
 8008bfe:	6031      	str	r1, [r6, #0]
 8008c00:	0606      	lsls	r6, r0, #24
 8008c02:	d501      	bpl.n	8008c08 <_printf_i+0xbc>
 8008c04:	681d      	ldr	r5, [r3, #0]
 8008c06:	e003      	b.n	8008c10 <_printf_i+0xc4>
 8008c08:	0645      	lsls	r5, r0, #25
 8008c0a:	d5fb      	bpl.n	8008c04 <_printf_i+0xb8>
 8008c0c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008c10:	2d00      	cmp	r5, #0
 8008c12:	da03      	bge.n	8008c1c <_printf_i+0xd0>
 8008c14:	232d      	movs	r3, #45	@ 0x2d
 8008c16:	426d      	negs	r5, r5
 8008c18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c1c:	4859      	ldr	r0, [pc, #356]	@ (8008d84 <_printf_i+0x238>)
 8008c1e:	230a      	movs	r3, #10
 8008c20:	e011      	b.n	8008c46 <_printf_i+0xfa>
 8008c22:	6821      	ldr	r1, [r4, #0]
 8008c24:	6833      	ldr	r3, [r6, #0]
 8008c26:	0608      	lsls	r0, r1, #24
 8008c28:	f853 5b04 	ldr.w	r5, [r3], #4
 8008c2c:	d402      	bmi.n	8008c34 <_printf_i+0xe8>
 8008c2e:	0649      	lsls	r1, r1, #25
 8008c30:	bf48      	it	mi
 8008c32:	b2ad      	uxthmi	r5, r5
 8008c34:	2f6f      	cmp	r7, #111	@ 0x6f
 8008c36:	4853      	ldr	r0, [pc, #332]	@ (8008d84 <_printf_i+0x238>)
 8008c38:	6033      	str	r3, [r6, #0]
 8008c3a:	bf14      	ite	ne
 8008c3c:	230a      	movne	r3, #10
 8008c3e:	2308      	moveq	r3, #8
 8008c40:	2100      	movs	r1, #0
 8008c42:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008c46:	6866      	ldr	r6, [r4, #4]
 8008c48:	60a6      	str	r6, [r4, #8]
 8008c4a:	2e00      	cmp	r6, #0
 8008c4c:	bfa2      	ittt	ge
 8008c4e:	6821      	ldrge	r1, [r4, #0]
 8008c50:	f021 0104 	bicge.w	r1, r1, #4
 8008c54:	6021      	strge	r1, [r4, #0]
 8008c56:	b90d      	cbnz	r5, 8008c5c <_printf_i+0x110>
 8008c58:	2e00      	cmp	r6, #0
 8008c5a:	d04b      	beq.n	8008cf4 <_printf_i+0x1a8>
 8008c5c:	4616      	mov	r6, r2
 8008c5e:	fbb5 f1f3 	udiv	r1, r5, r3
 8008c62:	fb03 5711 	mls	r7, r3, r1, r5
 8008c66:	5dc7      	ldrb	r7, [r0, r7]
 8008c68:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008c6c:	462f      	mov	r7, r5
 8008c6e:	42bb      	cmp	r3, r7
 8008c70:	460d      	mov	r5, r1
 8008c72:	d9f4      	bls.n	8008c5e <_printf_i+0x112>
 8008c74:	2b08      	cmp	r3, #8
 8008c76:	d10b      	bne.n	8008c90 <_printf_i+0x144>
 8008c78:	6823      	ldr	r3, [r4, #0]
 8008c7a:	07df      	lsls	r7, r3, #31
 8008c7c:	d508      	bpl.n	8008c90 <_printf_i+0x144>
 8008c7e:	6923      	ldr	r3, [r4, #16]
 8008c80:	6861      	ldr	r1, [r4, #4]
 8008c82:	4299      	cmp	r1, r3
 8008c84:	bfde      	ittt	le
 8008c86:	2330      	movle	r3, #48	@ 0x30
 8008c88:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008c8c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008c90:	1b92      	subs	r2, r2, r6
 8008c92:	6122      	str	r2, [r4, #16]
 8008c94:	f8cd a000 	str.w	sl, [sp]
 8008c98:	464b      	mov	r3, r9
 8008c9a:	aa03      	add	r2, sp, #12
 8008c9c:	4621      	mov	r1, r4
 8008c9e:	4640      	mov	r0, r8
 8008ca0:	f7ff fee6 	bl	8008a70 <_printf_common>
 8008ca4:	3001      	adds	r0, #1
 8008ca6:	d14a      	bne.n	8008d3e <_printf_i+0x1f2>
 8008ca8:	f04f 30ff 	mov.w	r0, #4294967295
 8008cac:	b004      	add	sp, #16
 8008cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cb2:	6823      	ldr	r3, [r4, #0]
 8008cb4:	f043 0320 	orr.w	r3, r3, #32
 8008cb8:	6023      	str	r3, [r4, #0]
 8008cba:	4833      	ldr	r0, [pc, #204]	@ (8008d88 <_printf_i+0x23c>)
 8008cbc:	2778      	movs	r7, #120	@ 0x78
 8008cbe:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008cc2:	6823      	ldr	r3, [r4, #0]
 8008cc4:	6831      	ldr	r1, [r6, #0]
 8008cc6:	061f      	lsls	r7, r3, #24
 8008cc8:	f851 5b04 	ldr.w	r5, [r1], #4
 8008ccc:	d402      	bmi.n	8008cd4 <_printf_i+0x188>
 8008cce:	065f      	lsls	r7, r3, #25
 8008cd0:	bf48      	it	mi
 8008cd2:	b2ad      	uxthmi	r5, r5
 8008cd4:	6031      	str	r1, [r6, #0]
 8008cd6:	07d9      	lsls	r1, r3, #31
 8008cd8:	bf44      	itt	mi
 8008cda:	f043 0320 	orrmi.w	r3, r3, #32
 8008cde:	6023      	strmi	r3, [r4, #0]
 8008ce0:	b11d      	cbz	r5, 8008cea <_printf_i+0x19e>
 8008ce2:	2310      	movs	r3, #16
 8008ce4:	e7ac      	b.n	8008c40 <_printf_i+0xf4>
 8008ce6:	4827      	ldr	r0, [pc, #156]	@ (8008d84 <_printf_i+0x238>)
 8008ce8:	e7e9      	b.n	8008cbe <_printf_i+0x172>
 8008cea:	6823      	ldr	r3, [r4, #0]
 8008cec:	f023 0320 	bic.w	r3, r3, #32
 8008cf0:	6023      	str	r3, [r4, #0]
 8008cf2:	e7f6      	b.n	8008ce2 <_printf_i+0x196>
 8008cf4:	4616      	mov	r6, r2
 8008cf6:	e7bd      	b.n	8008c74 <_printf_i+0x128>
 8008cf8:	6833      	ldr	r3, [r6, #0]
 8008cfa:	6825      	ldr	r5, [r4, #0]
 8008cfc:	6961      	ldr	r1, [r4, #20]
 8008cfe:	1d18      	adds	r0, r3, #4
 8008d00:	6030      	str	r0, [r6, #0]
 8008d02:	062e      	lsls	r6, r5, #24
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	d501      	bpl.n	8008d0c <_printf_i+0x1c0>
 8008d08:	6019      	str	r1, [r3, #0]
 8008d0a:	e002      	b.n	8008d12 <_printf_i+0x1c6>
 8008d0c:	0668      	lsls	r0, r5, #25
 8008d0e:	d5fb      	bpl.n	8008d08 <_printf_i+0x1bc>
 8008d10:	8019      	strh	r1, [r3, #0]
 8008d12:	2300      	movs	r3, #0
 8008d14:	6123      	str	r3, [r4, #16]
 8008d16:	4616      	mov	r6, r2
 8008d18:	e7bc      	b.n	8008c94 <_printf_i+0x148>
 8008d1a:	6833      	ldr	r3, [r6, #0]
 8008d1c:	1d1a      	adds	r2, r3, #4
 8008d1e:	6032      	str	r2, [r6, #0]
 8008d20:	681e      	ldr	r6, [r3, #0]
 8008d22:	6862      	ldr	r2, [r4, #4]
 8008d24:	2100      	movs	r1, #0
 8008d26:	4630      	mov	r0, r6
 8008d28:	f7f7 fa5a 	bl	80001e0 <memchr>
 8008d2c:	b108      	cbz	r0, 8008d32 <_printf_i+0x1e6>
 8008d2e:	1b80      	subs	r0, r0, r6
 8008d30:	6060      	str	r0, [r4, #4]
 8008d32:	6863      	ldr	r3, [r4, #4]
 8008d34:	6123      	str	r3, [r4, #16]
 8008d36:	2300      	movs	r3, #0
 8008d38:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d3c:	e7aa      	b.n	8008c94 <_printf_i+0x148>
 8008d3e:	6923      	ldr	r3, [r4, #16]
 8008d40:	4632      	mov	r2, r6
 8008d42:	4649      	mov	r1, r9
 8008d44:	4640      	mov	r0, r8
 8008d46:	47d0      	blx	sl
 8008d48:	3001      	adds	r0, #1
 8008d4a:	d0ad      	beq.n	8008ca8 <_printf_i+0x15c>
 8008d4c:	6823      	ldr	r3, [r4, #0]
 8008d4e:	079b      	lsls	r3, r3, #30
 8008d50:	d413      	bmi.n	8008d7a <_printf_i+0x22e>
 8008d52:	68e0      	ldr	r0, [r4, #12]
 8008d54:	9b03      	ldr	r3, [sp, #12]
 8008d56:	4298      	cmp	r0, r3
 8008d58:	bfb8      	it	lt
 8008d5a:	4618      	movlt	r0, r3
 8008d5c:	e7a6      	b.n	8008cac <_printf_i+0x160>
 8008d5e:	2301      	movs	r3, #1
 8008d60:	4632      	mov	r2, r6
 8008d62:	4649      	mov	r1, r9
 8008d64:	4640      	mov	r0, r8
 8008d66:	47d0      	blx	sl
 8008d68:	3001      	adds	r0, #1
 8008d6a:	d09d      	beq.n	8008ca8 <_printf_i+0x15c>
 8008d6c:	3501      	adds	r5, #1
 8008d6e:	68e3      	ldr	r3, [r4, #12]
 8008d70:	9903      	ldr	r1, [sp, #12]
 8008d72:	1a5b      	subs	r3, r3, r1
 8008d74:	42ab      	cmp	r3, r5
 8008d76:	dcf2      	bgt.n	8008d5e <_printf_i+0x212>
 8008d78:	e7eb      	b.n	8008d52 <_printf_i+0x206>
 8008d7a:	2500      	movs	r5, #0
 8008d7c:	f104 0619 	add.w	r6, r4, #25
 8008d80:	e7f5      	b.n	8008d6e <_printf_i+0x222>
 8008d82:	bf00      	nop
 8008d84:	0800c662 	.word	0x0800c662
 8008d88:	0800c673 	.word	0x0800c673

08008d8c <std>:
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	b510      	push	{r4, lr}
 8008d90:	4604      	mov	r4, r0
 8008d92:	e9c0 3300 	strd	r3, r3, [r0]
 8008d96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008d9a:	6083      	str	r3, [r0, #8]
 8008d9c:	8181      	strh	r1, [r0, #12]
 8008d9e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008da0:	81c2      	strh	r2, [r0, #14]
 8008da2:	6183      	str	r3, [r0, #24]
 8008da4:	4619      	mov	r1, r3
 8008da6:	2208      	movs	r2, #8
 8008da8:	305c      	adds	r0, #92	@ 0x5c
 8008daa:	f000 f928 	bl	8008ffe <memset>
 8008dae:	4b0d      	ldr	r3, [pc, #52]	@ (8008de4 <std+0x58>)
 8008db0:	6263      	str	r3, [r4, #36]	@ 0x24
 8008db2:	4b0d      	ldr	r3, [pc, #52]	@ (8008de8 <std+0x5c>)
 8008db4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008db6:	4b0d      	ldr	r3, [pc, #52]	@ (8008dec <std+0x60>)
 8008db8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008dba:	4b0d      	ldr	r3, [pc, #52]	@ (8008df0 <std+0x64>)
 8008dbc:	6323      	str	r3, [r4, #48]	@ 0x30
 8008dbe:	4b0d      	ldr	r3, [pc, #52]	@ (8008df4 <std+0x68>)
 8008dc0:	6224      	str	r4, [r4, #32]
 8008dc2:	429c      	cmp	r4, r3
 8008dc4:	d006      	beq.n	8008dd4 <std+0x48>
 8008dc6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008dca:	4294      	cmp	r4, r2
 8008dcc:	d002      	beq.n	8008dd4 <std+0x48>
 8008dce:	33d0      	adds	r3, #208	@ 0xd0
 8008dd0:	429c      	cmp	r4, r3
 8008dd2:	d105      	bne.n	8008de0 <std+0x54>
 8008dd4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008dd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ddc:	f000 b98c 	b.w	80090f8 <__retarget_lock_init_recursive>
 8008de0:	bd10      	pop	{r4, pc}
 8008de2:	bf00      	nop
 8008de4:	08008f79 	.word	0x08008f79
 8008de8:	08008f9b 	.word	0x08008f9b
 8008dec:	08008fd3 	.word	0x08008fd3
 8008df0:	08008ff7 	.word	0x08008ff7
 8008df4:	20000594 	.word	0x20000594

08008df8 <stdio_exit_handler>:
 8008df8:	4a02      	ldr	r2, [pc, #8]	@ (8008e04 <stdio_exit_handler+0xc>)
 8008dfa:	4903      	ldr	r1, [pc, #12]	@ (8008e08 <stdio_exit_handler+0x10>)
 8008dfc:	4803      	ldr	r0, [pc, #12]	@ (8008e0c <stdio_exit_handler+0x14>)
 8008dfe:	f000 b869 	b.w	8008ed4 <_fwalk_sglue>
 8008e02:	bf00      	nop
 8008e04:	2000000c 	.word	0x2000000c
 8008e08:	0800aa55 	.word	0x0800aa55
 8008e0c:	2000001c 	.word	0x2000001c

08008e10 <cleanup_stdio>:
 8008e10:	6841      	ldr	r1, [r0, #4]
 8008e12:	4b0c      	ldr	r3, [pc, #48]	@ (8008e44 <cleanup_stdio+0x34>)
 8008e14:	4299      	cmp	r1, r3
 8008e16:	b510      	push	{r4, lr}
 8008e18:	4604      	mov	r4, r0
 8008e1a:	d001      	beq.n	8008e20 <cleanup_stdio+0x10>
 8008e1c:	f001 fe1a 	bl	800aa54 <_fflush_r>
 8008e20:	68a1      	ldr	r1, [r4, #8]
 8008e22:	4b09      	ldr	r3, [pc, #36]	@ (8008e48 <cleanup_stdio+0x38>)
 8008e24:	4299      	cmp	r1, r3
 8008e26:	d002      	beq.n	8008e2e <cleanup_stdio+0x1e>
 8008e28:	4620      	mov	r0, r4
 8008e2a:	f001 fe13 	bl	800aa54 <_fflush_r>
 8008e2e:	68e1      	ldr	r1, [r4, #12]
 8008e30:	4b06      	ldr	r3, [pc, #24]	@ (8008e4c <cleanup_stdio+0x3c>)
 8008e32:	4299      	cmp	r1, r3
 8008e34:	d004      	beq.n	8008e40 <cleanup_stdio+0x30>
 8008e36:	4620      	mov	r0, r4
 8008e38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e3c:	f001 be0a 	b.w	800aa54 <_fflush_r>
 8008e40:	bd10      	pop	{r4, pc}
 8008e42:	bf00      	nop
 8008e44:	20000594 	.word	0x20000594
 8008e48:	200005fc 	.word	0x200005fc
 8008e4c:	20000664 	.word	0x20000664

08008e50 <global_stdio_init.part.0>:
 8008e50:	b510      	push	{r4, lr}
 8008e52:	4b0b      	ldr	r3, [pc, #44]	@ (8008e80 <global_stdio_init.part.0+0x30>)
 8008e54:	4c0b      	ldr	r4, [pc, #44]	@ (8008e84 <global_stdio_init.part.0+0x34>)
 8008e56:	4a0c      	ldr	r2, [pc, #48]	@ (8008e88 <global_stdio_init.part.0+0x38>)
 8008e58:	601a      	str	r2, [r3, #0]
 8008e5a:	4620      	mov	r0, r4
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	2104      	movs	r1, #4
 8008e60:	f7ff ff94 	bl	8008d8c <std>
 8008e64:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008e68:	2201      	movs	r2, #1
 8008e6a:	2109      	movs	r1, #9
 8008e6c:	f7ff ff8e 	bl	8008d8c <std>
 8008e70:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008e74:	2202      	movs	r2, #2
 8008e76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e7a:	2112      	movs	r1, #18
 8008e7c:	f7ff bf86 	b.w	8008d8c <std>
 8008e80:	200006cc 	.word	0x200006cc
 8008e84:	20000594 	.word	0x20000594
 8008e88:	08008df9 	.word	0x08008df9

08008e8c <__sfp_lock_acquire>:
 8008e8c:	4801      	ldr	r0, [pc, #4]	@ (8008e94 <__sfp_lock_acquire+0x8>)
 8008e8e:	f000 b934 	b.w	80090fa <__retarget_lock_acquire_recursive>
 8008e92:	bf00      	nop
 8008e94:	200006d5 	.word	0x200006d5

08008e98 <__sfp_lock_release>:
 8008e98:	4801      	ldr	r0, [pc, #4]	@ (8008ea0 <__sfp_lock_release+0x8>)
 8008e9a:	f000 b92f 	b.w	80090fc <__retarget_lock_release_recursive>
 8008e9e:	bf00      	nop
 8008ea0:	200006d5 	.word	0x200006d5

08008ea4 <__sinit>:
 8008ea4:	b510      	push	{r4, lr}
 8008ea6:	4604      	mov	r4, r0
 8008ea8:	f7ff fff0 	bl	8008e8c <__sfp_lock_acquire>
 8008eac:	6a23      	ldr	r3, [r4, #32]
 8008eae:	b11b      	cbz	r3, 8008eb8 <__sinit+0x14>
 8008eb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008eb4:	f7ff bff0 	b.w	8008e98 <__sfp_lock_release>
 8008eb8:	4b04      	ldr	r3, [pc, #16]	@ (8008ecc <__sinit+0x28>)
 8008eba:	6223      	str	r3, [r4, #32]
 8008ebc:	4b04      	ldr	r3, [pc, #16]	@ (8008ed0 <__sinit+0x2c>)
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d1f5      	bne.n	8008eb0 <__sinit+0xc>
 8008ec4:	f7ff ffc4 	bl	8008e50 <global_stdio_init.part.0>
 8008ec8:	e7f2      	b.n	8008eb0 <__sinit+0xc>
 8008eca:	bf00      	nop
 8008ecc:	08008e11 	.word	0x08008e11
 8008ed0:	200006cc 	.word	0x200006cc

08008ed4 <_fwalk_sglue>:
 8008ed4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ed8:	4607      	mov	r7, r0
 8008eda:	4688      	mov	r8, r1
 8008edc:	4614      	mov	r4, r2
 8008ede:	2600      	movs	r6, #0
 8008ee0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008ee4:	f1b9 0901 	subs.w	r9, r9, #1
 8008ee8:	d505      	bpl.n	8008ef6 <_fwalk_sglue+0x22>
 8008eea:	6824      	ldr	r4, [r4, #0]
 8008eec:	2c00      	cmp	r4, #0
 8008eee:	d1f7      	bne.n	8008ee0 <_fwalk_sglue+0xc>
 8008ef0:	4630      	mov	r0, r6
 8008ef2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ef6:	89ab      	ldrh	r3, [r5, #12]
 8008ef8:	2b01      	cmp	r3, #1
 8008efa:	d907      	bls.n	8008f0c <_fwalk_sglue+0x38>
 8008efc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008f00:	3301      	adds	r3, #1
 8008f02:	d003      	beq.n	8008f0c <_fwalk_sglue+0x38>
 8008f04:	4629      	mov	r1, r5
 8008f06:	4638      	mov	r0, r7
 8008f08:	47c0      	blx	r8
 8008f0a:	4306      	orrs	r6, r0
 8008f0c:	3568      	adds	r5, #104	@ 0x68
 8008f0e:	e7e9      	b.n	8008ee4 <_fwalk_sglue+0x10>

08008f10 <sniprintf>:
 8008f10:	b40c      	push	{r2, r3}
 8008f12:	b530      	push	{r4, r5, lr}
 8008f14:	4b17      	ldr	r3, [pc, #92]	@ (8008f74 <sniprintf+0x64>)
 8008f16:	1e0c      	subs	r4, r1, #0
 8008f18:	681d      	ldr	r5, [r3, #0]
 8008f1a:	b09d      	sub	sp, #116	@ 0x74
 8008f1c:	da08      	bge.n	8008f30 <sniprintf+0x20>
 8008f1e:	238b      	movs	r3, #139	@ 0x8b
 8008f20:	602b      	str	r3, [r5, #0]
 8008f22:	f04f 30ff 	mov.w	r0, #4294967295
 8008f26:	b01d      	add	sp, #116	@ 0x74
 8008f28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008f2c:	b002      	add	sp, #8
 8008f2e:	4770      	bx	lr
 8008f30:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008f34:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008f38:	bf14      	ite	ne
 8008f3a:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008f3e:	4623      	moveq	r3, r4
 8008f40:	9304      	str	r3, [sp, #16]
 8008f42:	9307      	str	r3, [sp, #28]
 8008f44:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008f48:	9002      	str	r0, [sp, #8]
 8008f4a:	9006      	str	r0, [sp, #24]
 8008f4c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008f50:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008f52:	ab21      	add	r3, sp, #132	@ 0x84
 8008f54:	a902      	add	r1, sp, #8
 8008f56:	4628      	mov	r0, r5
 8008f58:	9301      	str	r3, [sp, #4]
 8008f5a:	f001 fbfb 	bl	800a754 <_svfiprintf_r>
 8008f5e:	1c43      	adds	r3, r0, #1
 8008f60:	bfbc      	itt	lt
 8008f62:	238b      	movlt	r3, #139	@ 0x8b
 8008f64:	602b      	strlt	r3, [r5, #0]
 8008f66:	2c00      	cmp	r4, #0
 8008f68:	d0dd      	beq.n	8008f26 <sniprintf+0x16>
 8008f6a:	9b02      	ldr	r3, [sp, #8]
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	701a      	strb	r2, [r3, #0]
 8008f70:	e7d9      	b.n	8008f26 <sniprintf+0x16>
 8008f72:	bf00      	nop
 8008f74:	20000018 	.word	0x20000018

08008f78 <__sread>:
 8008f78:	b510      	push	{r4, lr}
 8008f7a:	460c      	mov	r4, r1
 8008f7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f80:	f000 f86c 	bl	800905c <_read_r>
 8008f84:	2800      	cmp	r0, #0
 8008f86:	bfab      	itete	ge
 8008f88:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008f8a:	89a3      	ldrhlt	r3, [r4, #12]
 8008f8c:	181b      	addge	r3, r3, r0
 8008f8e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008f92:	bfac      	ite	ge
 8008f94:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008f96:	81a3      	strhlt	r3, [r4, #12]
 8008f98:	bd10      	pop	{r4, pc}

08008f9a <__swrite>:
 8008f9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f9e:	461f      	mov	r7, r3
 8008fa0:	898b      	ldrh	r3, [r1, #12]
 8008fa2:	05db      	lsls	r3, r3, #23
 8008fa4:	4605      	mov	r5, r0
 8008fa6:	460c      	mov	r4, r1
 8008fa8:	4616      	mov	r6, r2
 8008faa:	d505      	bpl.n	8008fb8 <__swrite+0x1e>
 8008fac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fb0:	2302      	movs	r3, #2
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	f000 f840 	bl	8009038 <_lseek_r>
 8008fb8:	89a3      	ldrh	r3, [r4, #12]
 8008fba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008fbe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008fc2:	81a3      	strh	r3, [r4, #12]
 8008fc4:	4632      	mov	r2, r6
 8008fc6:	463b      	mov	r3, r7
 8008fc8:	4628      	mov	r0, r5
 8008fca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008fce:	f000 b857 	b.w	8009080 <_write_r>

08008fd2 <__sseek>:
 8008fd2:	b510      	push	{r4, lr}
 8008fd4:	460c      	mov	r4, r1
 8008fd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fda:	f000 f82d 	bl	8009038 <_lseek_r>
 8008fde:	1c43      	adds	r3, r0, #1
 8008fe0:	89a3      	ldrh	r3, [r4, #12]
 8008fe2:	bf15      	itete	ne
 8008fe4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008fe6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008fea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008fee:	81a3      	strheq	r3, [r4, #12]
 8008ff0:	bf18      	it	ne
 8008ff2:	81a3      	strhne	r3, [r4, #12]
 8008ff4:	bd10      	pop	{r4, pc}

08008ff6 <__sclose>:
 8008ff6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ffa:	f000 b80d 	b.w	8009018 <_close_r>

08008ffe <memset>:
 8008ffe:	4402      	add	r2, r0
 8009000:	4603      	mov	r3, r0
 8009002:	4293      	cmp	r3, r2
 8009004:	d100      	bne.n	8009008 <memset+0xa>
 8009006:	4770      	bx	lr
 8009008:	f803 1b01 	strb.w	r1, [r3], #1
 800900c:	e7f9      	b.n	8009002 <memset+0x4>
	...

08009010 <_localeconv_r>:
 8009010:	4800      	ldr	r0, [pc, #0]	@ (8009014 <_localeconv_r+0x4>)
 8009012:	4770      	bx	lr
 8009014:	20000158 	.word	0x20000158

08009018 <_close_r>:
 8009018:	b538      	push	{r3, r4, r5, lr}
 800901a:	4d06      	ldr	r5, [pc, #24]	@ (8009034 <_close_r+0x1c>)
 800901c:	2300      	movs	r3, #0
 800901e:	4604      	mov	r4, r0
 8009020:	4608      	mov	r0, r1
 8009022:	602b      	str	r3, [r5, #0]
 8009024:	f7f8 fd3c 	bl	8001aa0 <_close>
 8009028:	1c43      	adds	r3, r0, #1
 800902a:	d102      	bne.n	8009032 <_close_r+0x1a>
 800902c:	682b      	ldr	r3, [r5, #0]
 800902e:	b103      	cbz	r3, 8009032 <_close_r+0x1a>
 8009030:	6023      	str	r3, [r4, #0]
 8009032:	bd38      	pop	{r3, r4, r5, pc}
 8009034:	200006d0 	.word	0x200006d0

08009038 <_lseek_r>:
 8009038:	b538      	push	{r3, r4, r5, lr}
 800903a:	4d07      	ldr	r5, [pc, #28]	@ (8009058 <_lseek_r+0x20>)
 800903c:	4604      	mov	r4, r0
 800903e:	4608      	mov	r0, r1
 8009040:	4611      	mov	r1, r2
 8009042:	2200      	movs	r2, #0
 8009044:	602a      	str	r2, [r5, #0]
 8009046:	461a      	mov	r2, r3
 8009048:	f7f8 fd51 	bl	8001aee <_lseek>
 800904c:	1c43      	adds	r3, r0, #1
 800904e:	d102      	bne.n	8009056 <_lseek_r+0x1e>
 8009050:	682b      	ldr	r3, [r5, #0]
 8009052:	b103      	cbz	r3, 8009056 <_lseek_r+0x1e>
 8009054:	6023      	str	r3, [r4, #0]
 8009056:	bd38      	pop	{r3, r4, r5, pc}
 8009058:	200006d0 	.word	0x200006d0

0800905c <_read_r>:
 800905c:	b538      	push	{r3, r4, r5, lr}
 800905e:	4d07      	ldr	r5, [pc, #28]	@ (800907c <_read_r+0x20>)
 8009060:	4604      	mov	r4, r0
 8009062:	4608      	mov	r0, r1
 8009064:	4611      	mov	r1, r2
 8009066:	2200      	movs	r2, #0
 8009068:	602a      	str	r2, [r5, #0]
 800906a:	461a      	mov	r2, r3
 800906c:	f7f8 fcdf 	bl	8001a2e <_read>
 8009070:	1c43      	adds	r3, r0, #1
 8009072:	d102      	bne.n	800907a <_read_r+0x1e>
 8009074:	682b      	ldr	r3, [r5, #0]
 8009076:	b103      	cbz	r3, 800907a <_read_r+0x1e>
 8009078:	6023      	str	r3, [r4, #0]
 800907a:	bd38      	pop	{r3, r4, r5, pc}
 800907c:	200006d0 	.word	0x200006d0

08009080 <_write_r>:
 8009080:	b538      	push	{r3, r4, r5, lr}
 8009082:	4d07      	ldr	r5, [pc, #28]	@ (80090a0 <_write_r+0x20>)
 8009084:	4604      	mov	r4, r0
 8009086:	4608      	mov	r0, r1
 8009088:	4611      	mov	r1, r2
 800908a:	2200      	movs	r2, #0
 800908c:	602a      	str	r2, [r5, #0]
 800908e:	461a      	mov	r2, r3
 8009090:	f7f8 fcea 	bl	8001a68 <_write>
 8009094:	1c43      	adds	r3, r0, #1
 8009096:	d102      	bne.n	800909e <_write_r+0x1e>
 8009098:	682b      	ldr	r3, [r5, #0]
 800909a:	b103      	cbz	r3, 800909e <_write_r+0x1e>
 800909c:	6023      	str	r3, [r4, #0]
 800909e:	bd38      	pop	{r3, r4, r5, pc}
 80090a0:	200006d0 	.word	0x200006d0

080090a4 <__errno>:
 80090a4:	4b01      	ldr	r3, [pc, #4]	@ (80090ac <__errno+0x8>)
 80090a6:	6818      	ldr	r0, [r3, #0]
 80090a8:	4770      	bx	lr
 80090aa:	bf00      	nop
 80090ac:	20000018 	.word	0x20000018

080090b0 <__libc_init_array>:
 80090b0:	b570      	push	{r4, r5, r6, lr}
 80090b2:	4d0d      	ldr	r5, [pc, #52]	@ (80090e8 <__libc_init_array+0x38>)
 80090b4:	4c0d      	ldr	r4, [pc, #52]	@ (80090ec <__libc_init_array+0x3c>)
 80090b6:	1b64      	subs	r4, r4, r5
 80090b8:	10a4      	asrs	r4, r4, #2
 80090ba:	2600      	movs	r6, #0
 80090bc:	42a6      	cmp	r6, r4
 80090be:	d109      	bne.n	80090d4 <__libc_init_array+0x24>
 80090c0:	4d0b      	ldr	r5, [pc, #44]	@ (80090f0 <__libc_init_array+0x40>)
 80090c2:	4c0c      	ldr	r4, [pc, #48]	@ (80090f4 <__libc_init_array+0x44>)
 80090c4:	f003 fa8e 	bl	800c5e4 <_init>
 80090c8:	1b64      	subs	r4, r4, r5
 80090ca:	10a4      	asrs	r4, r4, #2
 80090cc:	2600      	movs	r6, #0
 80090ce:	42a6      	cmp	r6, r4
 80090d0:	d105      	bne.n	80090de <__libc_init_array+0x2e>
 80090d2:	bd70      	pop	{r4, r5, r6, pc}
 80090d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80090d8:	4798      	blx	r3
 80090da:	3601      	adds	r6, #1
 80090dc:	e7ee      	b.n	80090bc <__libc_init_array+0xc>
 80090de:	f855 3b04 	ldr.w	r3, [r5], #4
 80090e2:	4798      	blx	r3
 80090e4:	3601      	adds	r6, #1
 80090e6:	e7f2      	b.n	80090ce <__libc_init_array+0x1e>
 80090e8:	0800c9f8 	.word	0x0800c9f8
 80090ec:	0800c9f8 	.word	0x0800c9f8
 80090f0:	0800c9f8 	.word	0x0800c9f8
 80090f4:	0800c9fc 	.word	0x0800c9fc

080090f8 <__retarget_lock_init_recursive>:
 80090f8:	4770      	bx	lr

080090fa <__retarget_lock_acquire_recursive>:
 80090fa:	4770      	bx	lr

080090fc <__retarget_lock_release_recursive>:
 80090fc:	4770      	bx	lr

080090fe <quorem>:
 80090fe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009102:	6903      	ldr	r3, [r0, #16]
 8009104:	690c      	ldr	r4, [r1, #16]
 8009106:	42a3      	cmp	r3, r4
 8009108:	4607      	mov	r7, r0
 800910a:	db7e      	blt.n	800920a <quorem+0x10c>
 800910c:	3c01      	subs	r4, #1
 800910e:	f101 0814 	add.w	r8, r1, #20
 8009112:	00a3      	lsls	r3, r4, #2
 8009114:	f100 0514 	add.w	r5, r0, #20
 8009118:	9300      	str	r3, [sp, #0]
 800911a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800911e:	9301      	str	r3, [sp, #4]
 8009120:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009124:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009128:	3301      	adds	r3, #1
 800912a:	429a      	cmp	r2, r3
 800912c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009130:	fbb2 f6f3 	udiv	r6, r2, r3
 8009134:	d32e      	bcc.n	8009194 <quorem+0x96>
 8009136:	f04f 0a00 	mov.w	sl, #0
 800913a:	46c4      	mov	ip, r8
 800913c:	46ae      	mov	lr, r5
 800913e:	46d3      	mov	fp, sl
 8009140:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009144:	b298      	uxth	r0, r3
 8009146:	fb06 a000 	mla	r0, r6, r0, sl
 800914a:	0c02      	lsrs	r2, r0, #16
 800914c:	0c1b      	lsrs	r3, r3, #16
 800914e:	fb06 2303 	mla	r3, r6, r3, r2
 8009152:	f8de 2000 	ldr.w	r2, [lr]
 8009156:	b280      	uxth	r0, r0
 8009158:	b292      	uxth	r2, r2
 800915a:	1a12      	subs	r2, r2, r0
 800915c:	445a      	add	r2, fp
 800915e:	f8de 0000 	ldr.w	r0, [lr]
 8009162:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009166:	b29b      	uxth	r3, r3
 8009168:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800916c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009170:	b292      	uxth	r2, r2
 8009172:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009176:	45e1      	cmp	r9, ip
 8009178:	f84e 2b04 	str.w	r2, [lr], #4
 800917c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009180:	d2de      	bcs.n	8009140 <quorem+0x42>
 8009182:	9b00      	ldr	r3, [sp, #0]
 8009184:	58eb      	ldr	r3, [r5, r3]
 8009186:	b92b      	cbnz	r3, 8009194 <quorem+0x96>
 8009188:	9b01      	ldr	r3, [sp, #4]
 800918a:	3b04      	subs	r3, #4
 800918c:	429d      	cmp	r5, r3
 800918e:	461a      	mov	r2, r3
 8009190:	d32f      	bcc.n	80091f2 <quorem+0xf4>
 8009192:	613c      	str	r4, [r7, #16]
 8009194:	4638      	mov	r0, r7
 8009196:	f001 f979 	bl	800a48c <__mcmp>
 800919a:	2800      	cmp	r0, #0
 800919c:	db25      	blt.n	80091ea <quorem+0xec>
 800919e:	4629      	mov	r1, r5
 80091a0:	2000      	movs	r0, #0
 80091a2:	f858 2b04 	ldr.w	r2, [r8], #4
 80091a6:	f8d1 c000 	ldr.w	ip, [r1]
 80091aa:	fa1f fe82 	uxth.w	lr, r2
 80091ae:	fa1f f38c 	uxth.w	r3, ip
 80091b2:	eba3 030e 	sub.w	r3, r3, lr
 80091b6:	4403      	add	r3, r0
 80091b8:	0c12      	lsrs	r2, r2, #16
 80091ba:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80091be:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80091c2:	b29b      	uxth	r3, r3
 80091c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80091c8:	45c1      	cmp	r9, r8
 80091ca:	f841 3b04 	str.w	r3, [r1], #4
 80091ce:	ea4f 4022 	mov.w	r0, r2, asr #16
 80091d2:	d2e6      	bcs.n	80091a2 <quorem+0xa4>
 80091d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80091d8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80091dc:	b922      	cbnz	r2, 80091e8 <quorem+0xea>
 80091de:	3b04      	subs	r3, #4
 80091e0:	429d      	cmp	r5, r3
 80091e2:	461a      	mov	r2, r3
 80091e4:	d30b      	bcc.n	80091fe <quorem+0x100>
 80091e6:	613c      	str	r4, [r7, #16]
 80091e8:	3601      	adds	r6, #1
 80091ea:	4630      	mov	r0, r6
 80091ec:	b003      	add	sp, #12
 80091ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091f2:	6812      	ldr	r2, [r2, #0]
 80091f4:	3b04      	subs	r3, #4
 80091f6:	2a00      	cmp	r2, #0
 80091f8:	d1cb      	bne.n	8009192 <quorem+0x94>
 80091fa:	3c01      	subs	r4, #1
 80091fc:	e7c6      	b.n	800918c <quorem+0x8e>
 80091fe:	6812      	ldr	r2, [r2, #0]
 8009200:	3b04      	subs	r3, #4
 8009202:	2a00      	cmp	r2, #0
 8009204:	d1ef      	bne.n	80091e6 <quorem+0xe8>
 8009206:	3c01      	subs	r4, #1
 8009208:	e7ea      	b.n	80091e0 <quorem+0xe2>
 800920a:	2000      	movs	r0, #0
 800920c:	e7ee      	b.n	80091ec <quorem+0xee>
	...

08009210 <_dtoa_r>:
 8009210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009214:	69c7      	ldr	r7, [r0, #28]
 8009216:	b099      	sub	sp, #100	@ 0x64
 8009218:	ed8d 0b02 	vstr	d0, [sp, #8]
 800921c:	ec55 4b10 	vmov	r4, r5, d0
 8009220:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8009222:	9109      	str	r1, [sp, #36]	@ 0x24
 8009224:	4683      	mov	fp, r0
 8009226:	920e      	str	r2, [sp, #56]	@ 0x38
 8009228:	9313      	str	r3, [sp, #76]	@ 0x4c
 800922a:	b97f      	cbnz	r7, 800924c <_dtoa_r+0x3c>
 800922c:	2010      	movs	r0, #16
 800922e:	f000 fdfd 	bl	8009e2c <malloc>
 8009232:	4602      	mov	r2, r0
 8009234:	f8cb 001c 	str.w	r0, [fp, #28]
 8009238:	b920      	cbnz	r0, 8009244 <_dtoa_r+0x34>
 800923a:	4ba7      	ldr	r3, [pc, #668]	@ (80094d8 <_dtoa_r+0x2c8>)
 800923c:	21ef      	movs	r1, #239	@ 0xef
 800923e:	48a7      	ldr	r0, [pc, #668]	@ (80094dc <_dtoa_r+0x2cc>)
 8009240:	f001 fc68 	bl	800ab14 <__assert_func>
 8009244:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009248:	6007      	str	r7, [r0, #0]
 800924a:	60c7      	str	r7, [r0, #12]
 800924c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009250:	6819      	ldr	r1, [r3, #0]
 8009252:	b159      	cbz	r1, 800926c <_dtoa_r+0x5c>
 8009254:	685a      	ldr	r2, [r3, #4]
 8009256:	604a      	str	r2, [r1, #4]
 8009258:	2301      	movs	r3, #1
 800925a:	4093      	lsls	r3, r2
 800925c:	608b      	str	r3, [r1, #8]
 800925e:	4658      	mov	r0, fp
 8009260:	f000 feda 	bl	800a018 <_Bfree>
 8009264:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009268:	2200      	movs	r2, #0
 800926a:	601a      	str	r2, [r3, #0]
 800926c:	1e2b      	subs	r3, r5, #0
 800926e:	bfb9      	ittee	lt
 8009270:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009274:	9303      	strlt	r3, [sp, #12]
 8009276:	2300      	movge	r3, #0
 8009278:	6033      	strge	r3, [r6, #0]
 800927a:	9f03      	ldr	r7, [sp, #12]
 800927c:	4b98      	ldr	r3, [pc, #608]	@ (80094e0 <_dtoa_r+0x2d0>)
 800927e:	bfbc      	itt	lt
 8009280:	2201      	movlt	r2, #1
 8009282:	6032      	strlt	r2, [r6, #0]
 8009284:	43bb      	bics	r3, r7
 8009286:	d112      	bne.n	80092ae <_dtoa_r+0x9e>
 8009288:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800928a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800928e:	6013      	str	r3, [r2, #0]
 8009290:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009294:	4323      	orrs	r3, r4
 8009296:	f000 854d 	beq.w	8009d34 <_dtoa_r+0xb24>
 800929a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800929c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80094f4 <_dtoa_r+0x2e4>
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	f000 854f 	beq.w	8009d44 <_dtoa_r+0xb34>
 80092a6:	f10a 0303 	add.w	r3, sl, #3
 80092aa:	f000 bd49 	b.w	8009d40 <_dtoa_r+0xb30>
 80092ae:	ed9d 7b02 	vldr	d7, [sp, #8]
 80092b2:	2200      	movs	r2, #0
 80092b4:	ec51 0b17 	vmov	r0, r1, d7
 80092b8:	2300      	movs	r3, #0
 80092ba:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80092be:	f7f7 fc0b 	bl	8000ad8 <__aeabi_dcmpeq>
 80092c2:	4680      	mov	r8, r0
 80092c4:	b158      	cbz	r0, 80092de <_dtoa_r+0xce>
 80092c6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80092c8:	2301      	movs	r3, #1
 80092ca:	6013      	str	r3, [r2, #0]
 80092cc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80092ce:	b113      	cbz	r3, 80092d6 <_dtoa_r+0xc6>
 80092d0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80092d2:	4b84      	ldr	r3, [pc, #528]	@ (80094e4 <_dtoa_r+0x2d4>)
 80092d4:	6013      	str	r3, [r2, #0]
 80092d6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80094f8 <_dtoa_r+0x2e8>
 80092da:	f000 bd33 	b.w	8009d44 <_dtoa_r+0xb34>
 80092de:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80092e2:	aa16      	add	r2, sp, #88	@ 0x58
 80092e4:	a917      	add	r1, sp, #92	@ 0x5c
 80092e6:	4658      	mov	r0, fp
 80092e8:	f001 f980 	bl	800a5ec <__d2b>
 80092ec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80092f0:	4681      	mov	r9, r0
 80092f2:	2e00      	cmp	r6, #0
 80092f4:	d077      	beq.n	80093e6 <_dtoa_r+0x1d6>
 80092f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80092f8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80092fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009300:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009304:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009308:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800930c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009310:	4619      	mov	r1, r3
 8009312:	2200      	movs	r2, #0
 8009314:	4b74      	ldr	r3, [pc, #464]	@ (80094e8 <_dtoa_r+0x2d8>)
 8009316:	f7f6 ffbf 	bl	8000298 <__aeabi_dsub>
 800931a:	a369      	add	r3, pc, #420	@ (adr r3, 80094c0 <_dtoa_r+0x2b0>)
 800931c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009320:	f7f7 f972 	bl	8000608 <__aeabi_dmul>
 8009324:	a368      	add	r3, pc, #416	@ (adr r3, 80094c8 <_dtoa_r+0x2b8>)
 8009326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800932a:	f7f6 ffb7 	bl	800029c <__adddf3>
 800932e:	4604      	mov	r4, r0
 8009330:	4630      	mov	r0, r6
 8009332:	460d      	mov	r5, r1
 8009334:	f7f7 f8fe 	bl	8000534 <__aeabi_i2d>
 8009338:	a365      	add	r3, pc, #404	@ (adr r3, 80094d0 <_dtoa_r+0x2c0>)
 800933a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800933e:	f7f7 f963 	bl	8000608 <__aeabi_dmul>
 8009342:	4602      	mov	r2, r0
 8009344:	460b      	mov	r3, r1
 8009346:	4620      	mov	r0, r4
 8009348:	4629      	mov	r1, r5
 800934a:	f7f6 ffa7 	bl	800029c <__adddf3>
 800934e:	4604      	mov	r4, r0
 8009350:	460d      	mov	r5, r1
 8009352:	f7f7 fc09 	bl	8000b68 <__aeabi_d2iz>
 8009356:	2200      	movs	r2, #0
 8009358:	4607      	mov	r7, r0
 800935a:	2300      	movs	r3, #0
 800935c:	4620      	mov	r0, r4
 800935e:	4629      	mov	r1, r5
 8009360:	f7f7 fbc4 	bl	8000aec <__aeabi_dcmplt>
 8009364:	b140      	cbz	r0, 8009378 <_dtoa_r+0x168>
 8009366:	4638      	mov	r0, r7
 8009368:	f7f7 f8e4 	bl	8000534 <__aeabi_i2d>
 800936c:	4622      	mov	r2, r4
 800936e:	462b      	mov	r3, r5
 8009370:	f7f7 fbb2 	bl	8000ad8 <__aeabi_dcmpeq>
 8009374:	b900      	cbnz	r0, 8009378 <_dtoa_r+0x168>
 8009376:	3f01      	subs	r7, #1
 8009378:	2f16      	cmp	r7, #22
 800937a:	d851      	bhi.n	8009420 <_dtoa_r+0x210>
 800937c:	4b5b      	ldr	r3, [pc, #364]	@ (80094ec <_dtoa_r+0x2dc>)
 800937e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009386:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800938a:	f7f7 fbaf 	bl	8000aec <__aeabi_dcmplt>
 800938e:	2800      	cmp	r0, #0
 8009390:	d048      	beq.n	8009424 <_dtoa_r+0x214>
 8009392:	3f01      	subs	r7, #1
 8009394:	2300      	movs	r3, #0
 8009396:	9312      	str	r3, [sp, #72]	@ 0x48
 8009398:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800939a:	1b9b      	subs	r3, r3, r6
 800939c:	1e5a      	subs	r2, r3, #1
 800939e:	bf44      	itt	mi
 80093a0:	f1c3 0801 	rsbmi	r8, r3, #1
 80093a4:	2300      	movmi	r3, #0
 80093a6:	9208      	str	r2, [sp, #32]
 80093a8:	bf54      	ite	pl
 80093aa:	f04f 0800 	movpl.w	r8, #0
 80093ae:	9308      	strmi	r3, [sp, #32]
 80093b0:	2f00      	cmp	r7, #0
 80093b2:	db39      	blt.n	8009428 <_dtoa_r+0x218>
 80093b4:	9b08      	ldr	r3, [sp, #32]
 80093b6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80093b8:	443b      	add	r3, r7
 80093ba:	9308      	str	r3, [sp, #32]
 80093bc:	2300      	movs	r3, #0
 80093be:	930a      	str	r3, [sp, #40]	@ 0x28
 80093c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093c2:	2b09      	cmp	r3, #9
 80093c4:	d864      	bhi.n	8009490 <_dtoa_r+0x280>
 80093c6:	2b05      	cmp	r3, #5
 80093c8:	bfc4      	itt	gt
 80093ca:	3b04      	subgt	r3, #4
 80093cc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80093ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093d0:	f1a3 0302 	sub.w	r3, r3, #2
 80093d4:	bfcc      	ite	gt
 80093d6:	2400      	movgt	r4, #0
 80093d8:	2401      	movle	r4, #1
 80093da:	2b03      	cmp	r3, #3
 80093dc:	d863      	bhi.n	80094a6 <_dtoa_r+0x296>
 80093de:	e8df f003 	tbb	[pc, r3]
 80093e2:	372a      	.short	0x372a
 80093e4:	5535      	.short	0x5535
 80093e6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80093ea:	441e      	add	r6, r3
 80093ec:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80093f0:	2b20      	cmp	r3, #32
 80093f2:	bfc1      	itttt	gt
 80093f4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80093f8:	409f      	lslgt	r7, r3
 80093fa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80093fe:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009402:	bfd6      	itet	le
 8009404:	f1c3 0320 	rsble	r3, r3, #32
 8009408:	ea47 0003 	orrgt.w	r0, r7, r3
 800940c:	fa04 f003 	lslle.w	r0, r4, r3
 8009410:	f7f7 f880 	bl	8000514 <__aeabi_ui2d>
 8009414:	2201      	movs	r2, #1
 8009416:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800941a:	3e01      	subs	r6, #1
 800941c:	9214      	str	r2, [sp, #80]	@ 0x50
 800941e:	e777      	b.n	8009310 <_dtoa_r+0x100>
 8009420:	2301      	movs	r3, #1
 8009422:	e7b8      	b.n	8009396 <_dtoa_r+0x186>
 8009424:	9012      	str	r0, [sp, #72]	@ 0x48
 8009426:	e7b7      	b.n	8009398 <_dtoa_r+0x188>
 8009428:	427b      	negs	r3, r7
 800942a:	930a      	str	r3, [sp, #40]	@ 0x28
 800942c:	2300      	movs	r3, #0
 800942e:	eba8 0807 	sub.w	r8, r8, r7
 8009432:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009434:	e7c4      	b.n	80093c0 <_dtoa_r+0x1b0>
 8009436:	2300      	movs	r3, #0
 8009438:	930b      	str	r3, [sp, #44]	@ 0x2c
 800943a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800943c:	2b00      	cmp	r3, #0
 800943e:	dc35      	bgt.n	80094ac <_dtoa_r+0x29c>
 8009440:	2301      	movs	r3, #1
 8009442:	9300      	str	r3, [sp, #0]
 8009444:	9307      	str	r3, [sp, #28]
 8009446:	461a      	mov	r2, r3
 8009448:	920e      	str	r2, [sp, #56]	@ 0x38
 800944a:	e00b      	b.n	8009464 <_dtoa_r+0x254>
 800944c:	2301      	movs	r3, #1
 800944e:	e7f3      	b.n	8009438 <_dtoa_r+0x228>
 8009450:	2300      	movs	r3, #0
 8009452:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009454:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009456:	18fb      	adds	r3, r7, r3
 8009458:	9300      	str	r3, [sp, #0]
 800945a:	3301      	adds	r3, #1
 800945c:	2b01      	cmp	r3, #1
 800945e:	9307      	str	r3, [sp, #28]
 8009460:	bfb8      	it	lt
 8009462:	2301      	movlt	r3, #1
 8009464:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009468:	2100      	movs	r1, #0
 800946a:	2204      	movs	r2, #4
 800946c:	f102 0514 	add.w	r5, r2, #20
 8009470:	429d      	cmp	r5, r3
 8009472:	d91f      	bls.n	80094b4 <_dtoa_r+0x2a4>
 8009474:	6041      	str	r1, [r0, #4]
 8009476:	4658      	mov	r0, fp
 8009478:	f000 fd8e 	bl	8009f98 <_Balloc>
 800947c:	4682      	mov	sl, r0
 800947e:	2800      	cmp	r0, #0
 8009480:	d13c      	bne.n	80094fc <_dtoa_r+0x2ec>
 8009482:	4b1b      	ldr	r3, [pc, #108]	@ (80094f0 <_dtoa_r+0x2e0>)
 8009484:	4602      	mov	r2, r0
 8009486:	f240 11af 	movw	r1, #431	@ 0x1af
 800948a:	e6d8      	b.n	800923e <_dtoa_r+0x2e>
 800948c:	2301      	movs	r3, #1
 800948e:	e7e0      	b.n	8009452 <_dtoa_r+0x242>
 8009490:	2401      	movs	r4, #1
 8009492:	2300      	movs	r3, #0
 8009494:	9309      	str	r3, [sp, #36]	@ 0x24
 8009496:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009498:	f04f 33ff 	mov.w	r3, #4294967295
 800949c:	9300      	str	r3, [sp, #0]
 800949e:	9307      	str	r3, [sp, #28]
 80094a0:	2200      	movs	r2, #0
 80094a2:	2312      	movs	r3, #18
 80094a4:	e7d0      	b.n	8009448 <_dtoa_r+0x238>
 80094a6:	2301      	movs	r3, #1
 80094a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80094aa:	e7f5      	b.n	8009498 <_dtoa_r+0x288>
 80094ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80094ae:	9300      	str	r3, [sp, #0]
 80094b0:	9307      	str	r3, [sp, #28]
 80094b2:	e7d7      	b.n	8009464 <_dtoa_r+0x254>
 80094b4:	3101      	adds	r1, #1
 80094b6:	0052      	lsls	r2, r2, #1
 80094b8:	e7d8      	b.n	800946c <_dtoa_r+0x25c>
 80094ba:	bf00      	nop
 80094bc:	f3af 8000 	nop.w
 80094c0:	636f4361 	.word	0x636f4361
 80094c4:	3fd287a7 	.word	0x3fd287a7
 80094c8:	8b60c8b3 	.word	0x8b60c8b3
 80094cc:	3fc68a28 	.word	0x3fc68a28
 80094d0:	509f79fb 	.word	0x509f79fb
 80094d4:	3fd34413 	.word	0x3fd34413
 80094d8:	0800c691 	.word	0x0800c691
 80094dc:	0800c6a8 	.word	0x0800c6a8
 80094e0:	7ff00000 	.word	0x7ff00000
 80094e4:	0800c661 	.word	0x0800c661
 80094e8:	3ff80000 	.word	0x3ff80000
 80094ec:	0800c7a0 	.word	0x0800c7a0
 80094f0:	0800c700 	.word	0x0800c700
 80094f4:	0800c68d 	.word	0x0800c68d
 80094f8:	0800c660 	.word	0x0800c660
 80094fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009500:	6018      	str	r0, [r3, #0]
 8009502:	9b07      	ldr	r3, [sp, #28]
 8009504:	2b0e      	cmp	r3, #14
 8009506:	f200 80a4 	bhi.w	8009652 <_dtoa_r+0x442>
 800950a:	2c00      	cmp	r4, #0
 800950c:	f000 80a1 	beq.w	8009652 <_dtoa_r+0x442>
 8009510:	2f00      	cmp	r7, #0
 8009512:	dd33      	ble.n	800957c <_dtoa_r+0x36c>
 8009514:	4bad      	ldr	r3, [pc, #692]	@ (80097cc <_dtoa_r+0x5bc>)
 8009516:	f007 020f 	and.w	r2, r7, #15
 800951a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800951e:	ed93 7b00 	vldr	d7, [r3]
 8009522:	05f8      	lsls	r0, r7, #23
 8009524:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009528:	ea4f 1427 	mov.w	r4, r7, asr #4
 800952c:	d516      	bpl.n	800955c <_dtoa_r+0x34c>
 800952e:	4ba8      	ldr	r3, [pc, #672]	@ (80097d0 <_dtoa_r+0x5c0>)
 8009530:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009534:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009538:	f7f7 f990 	bl	800085c <__aeabi_ddiv>
 800953c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009540:	f004 040f 	and.w	r4, r4, #15
 8009544:	2603      	movs	r6, #3
 8009546:	4da2      	ldr	r5, [pc, #648]	@ (80097d0 <_dtoa_r+0x5c0>)
 8009548:	b954      	cbnz	r4, 8009560 <_dtoa_r+0x350>
 800954a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800954e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009552:	f7f7 f983 	bl	800085c <__aeabi_ddiv>
 8009556:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800955a:	e028      	b.n	80095ae <_dtoa_r+0x39e>
 800955c:	2602      	movs	r6, #2
 800955e:	e7f2      	b.n	8009546 <_dtoa_r+0x336>
 8009560:	07e1      	lsls	r1, r4, #31
 8009562:	d508      	bpl.n	8009576 <_dtoa_r+0x366>
 8009564:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009568:	e9d5 2300 	ldrd	r2, r3, [r5]
 800956c:	f7f7 f84c 	bl	8000608 <__aeabi_dmul>
 8009570:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009574:	3601      	adds	r6, #1
 8009576:	1064      	asrs	r4, r4, #1
 8009578:	3508      	adds	r5, #8
 800957a:	e7e5      	b.n	8009548 <_dtoa_r+0x338>
 800957c:	f000 80d2 	beq.w	8009724 <_dtoa_r+0x514>
 8009580:	427c      	negs	r4, r7
 8009582:	4b92      	ldr	r3, [pc, #584]	@ (80097cc <_dtoa_r+0x5bc>)
 8009584:	4d92      	ldr	r5, [pc, #584]	@ (80097d0 <_dtoa_r+0x5c0>)
 8009586:	f004 020f 	and.w	r2, r4, #15
 800958a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800958e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009592:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009596:	f7f7 f837 	bl	8000608 <__aeabi_dmul>
 800959a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800959e:	1124      	asrs	r4, r4, #4
 80095a0:	2300      	movs	r3, #0
 80095a2:	2602      	movs	r6, #2
 80095a4:	2c00      	cmp	r4, #0
 80095a6:	f040 80b2 	bne.w	800970e <_dtoa_r+0x4fe>
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d1d3      	bne.n	8009556 <_dtoa_r+0x346>
 80095ae:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80095b0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	f000 80b7 	beq.w	8009728 <_dtoa_r+0x518>
 80095ba:	4b86      	ldr	r3, [pc, #536]	@ (80097d4 <_dtoa_r+0x5c4>)
 80095bc:	2200      	movs	r2, #0
 80095be:	4620      	mov	r0, r4
 80095c0:	4629      	mov	r1, r5
 80095c2:	f7f7 fa93 	bl	8000aec <__aeabi_dcmplt>
 80095c6:	2800      	cmp	r0, #0
 80095c8:	f000 80ae 	beq.w	8009728 <_dtoa_r+0x518>
 80095cc:	9b07      	ldr	r3, [sp, #28]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	f000 80aa 	beq.w	8009728 <_dtoa_r+0x518>
 80095d4:	9b00      	ldr	r3, [sp, #0]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	dd37      	ble.n	800964a <_dtoa_r+0x43a>
 80095da:	1e7b      	subs	r3, r7, #1
 80095dc:	9304      	str	r3, [sp, #16]
 80095de:	4620      	mov	r0, r4
 80095e0:	4b7d      	ldr	r3, [pc, #500]	@ (80097d8 <_dtoa_r+0x5c8>)
 80095e2:	2200      	movs	r2, #0
 80095e4:	4629      	mov	r1, r5
 80095e6:	f7f7 f80f 	bl	8000608 <__aeabi_dmul>
 80095ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80095ee:	9c00      	ldr	r4, [sp, #0]
 80095f0:	3601      	adds	r6, #1
 80095f2:	4630      	mov	r0, r6
 80095f4:	f7f6 ff9e 	bl	8000534 <__aeabi_i2d>
 80095f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80095fc:	f7f7 f804 	bl	8000608 <__aeabi_dmul>
 8009600:	4b76      	ldr	r3, [pc, #472]	@ (80097dc <_dtoa_r+0x5cc>)
 8009602:	2200      	movs	r2, #0
 8009604:	f7f6 fe4a 	bl	800029c <__adddf3>
 8009608:	4605      	mov	r5, r0
 800960a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800960e:	2c00      	cmp	r4, #0
 8009610:	f040 808d 	bne.w	800972e <_dtoa_r+0x51e>
 8009614:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009618:	4b71      	ldr	r3, [pc, #452]	@ (80097e0 <_dtoa_r+0x5d0>)
 800961a:	2200      	movs	r2, #0
 800961c:	f7f6 fe3c 	bl	8000298 <__aeabi_dsub>
 8009620:	4602      	mov	r2, r0
 8009622:	460b      	mov	r3, r1
 8009624:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009628:	462a      	mov	r2, r5
 800962a:	4633      	mov	r3, r6
 800962c:	f7f7 fa7c 	bl	8000b28 <__aeabi_dcmpgt>
 8009630:	2800      	cmp	r0, #0
 8009632:	f040 828b 	bne.w	8009b4c <_dtoa_r+0x93c>
 8009636:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800963a:	462a      	mov	r2, r5
 800963c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009640:	f7f7 fa54 	bl	8000aec <__aeabi_dcmplt>
 8009644:	2800      	cmp	r0, #0
 8009646:	f040 8128 	bne.w	800989a <_dtoa_r+0x68a>
 800964a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800964e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009652:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009654:	2b00      	cmp	r3, #0
 8009656:	f2c0 815a 	blt.w	800990e <_dtoa_r+0x6fe>
 800965a:	2f0e      	cmp	r7, #14
 800965c:	f300 8157 	bgt.w	800990e <_dtoa_r+0x6fe>
 8009660:	4b5a      	ldr	r3, [pc, #360]	@ (80097cc <_dtoa_r+0x5bc>)
 8009662:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009666:	ed93 7b00 	vldr	d7, [r3]
 800966a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800966c:	2b00      	cmp	r3, #0
 800966e:	ed8d 7b00 	vstr	d7, [sp]
 8009672:	da03      	bge.n	800967c <_dtoa_r+0x46c>
 8009674:	9b07      	ldr	r3, [sp, #28]
 8009676:	2b00      	cmp	r3, #0
 8009678:	f340 8101 	ble.w	800987e <_dtoa_r+0x66e>
 800967c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009680:	4656      	mov	r6, sl
 8009682:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009686:	4620      	mov	r0, r4
 8009688:	4629      	mov	r1, r5
 800968a:	f7f7 f8e7 	bl	800085c <__aeabi_ddiv>
 800968e:	f7f7 fa6b 	bl	8000b68 <__aeabi_d2iz>
 8009692:	4680      	mov	r8, r0
 8009694:	f7f6 ff4e 	bl	8000534 <__aeabi_i2d>
 8009698:	e9dd 2300 	ldrd	r2, r3, [sp]
 800969c:	f7f6 ffb4 	bl	8000608 <__aeabi_dmul>
 80096a0:	4602      	mov	r2, r0
 80096a2:	460b      	mov	r3, r1
 80096a4:	4620      	mov	r0, r4
 80096a6:	4629      	mov	r1, r5
 80096a8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80096ac:	f7f6 fdf4 	bl	8000298 <__aeabi_dsub>
 80096b0:	f806 4b01 	strb.w	r4, [r6], #1
 80096b4:	9d07      	ldr	r5, [sp, #28]
 80096b6:	eba6 040a 	sub.w	r4, r6, sl
 80096ba:	42a5      	cmp	r5, r4
 80096bc:	4602      	mov	r2, r0
 80096be:	460b      	mov	r3, r1
 80096c0:	f040 8117 	bne.w	80098f2 <_dtoa_r+0x6e2>
 80096c4:	f7f6 fdea 	bl	800029c <__adddf3>
 80096c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80096cc:	4604      	mov	r4, r0
 80096ce:	460d      	mov	r5, r1
 80096d0:	f7f7 fa2a 	bl	8000b28 <__aeabi_dcmpgt>
 80096d4:	2800      	cmp	r0, #0
 80096d6:	f040 80f9 	bne.w	80098cc <_dtoa_r+0x6bc>
 80096da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80096de:	4620      	mov	r0, r4
 80096e0:	4629      	mov	r1, r5
 80096e2:	f7f7 f9f9 	bl	8000ad8 <__aeabi_dcmpeq>
 80096e6:	b118      	cbz	r0, 80096f0 <_dtoa_r+0x4e0>
 80096e8:	f018 0f01 	tst.w	r8, #1
 80096ec:	f040 80ee 	bne.w	80098cc <_dtoa_r+0x6bc>
 80096f0:	4649      	mov	r1, r9
 80096f2:	4658      	mov	r0, fp
 80096f4:	f000 fc90 	bl	800a018 <_Bfree>
 80096f8:	2300      	movs	r3, #0
 80096fa:	7033      	strb	r3, [r6, #0]
 80096fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80096fe:	3701      	adds	r7, #1
 8009700:	601f      	str	r7, [r3, #0]
 8009702:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009704:	2b00      	cmp	r3, #0
 8009706:	f000 831d 	beq.w	8009d44 <_dtoa_r+0xb34>
 800970a:	601e      	str	r6, [r3, #0]
 800970c:	e31a      	b.n	8009d44 <_dtoa_r+0xb34>
 800970e:	07e2      	lsls	r2, r4, #31
 8009710:	d505      	bpl.n	800971e <_dtoa_r+0x50e>
 8009712:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009716:	f7f6 ff77 	bl	8000608 <__aeabi_dmul>
 800971a:	3601      	adds	r6, #1
 800971c:	2301      	movs	r3, #1
 800971e:	1064      	asrs	r4, r4, #1
 8009720:	3508      	adds	r5, #8
 8009722:	e73f      	b.n	80095a4 <_dtoa_r+0x394>
 8009724:	2602      	movs	r6, #2
 8009726:	e742      	b.n	80095ae <_dtoa_r+0x39e>
 8009728:	9c07      	ldr	r4, [sp, #28]
 800972a:	9704      	str	r7, [sp, #16]
 800972c:	e761      	b.n	80095f2 <_dtoa_r+0x3e2>
 800972e:	4b27      	ldr	r3, [pc, #156]	@ (80097cc <_dtoa_r+0x5bc>)
 8009730:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009732:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009736:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800973a:	4454      	add	r4, sl
 800973c:	2900      	cmp	r1, #0
 800973e:	d053      	beq.n	80097e8 <_dtoa_r+0x5d8>
 8009740:	4928      	ldr	r1, [pc, #160]	@ (80097e4 <_dtoa_r+0x5d4>)
 8009742:	2000      	movs	r0, #0
 8009744:	f7f7 f88a 	bl	800085c <__aeabi_ddiv>
 8009748:	4633      	mov	r3, r6
 800974a:	462a      	mov	r2, r5
 800974c:	f7f6 fda4 	bl	8000298 <__aeabi_dsub>
 8009750:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009754:	4656      	mov	r6, sl
 8009756:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800975a:	f7f7 fa05 	bl	8000b68 <__aeabi_d2iz>
 800975e:	4605      	mov	r5, r0
 8009760:	f7f6 fee8 	bl	8000534 <__aeabi_i2d>
 8009764:	4602      	mov	r2, r0
 8009766:	460b      	mov	r3, r1
 8009768:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800976c:	f7f6 fd94 	bl	8000298 <__aeabi_dsub>
 8009770:	3530      	adds	r5, #48	@ 0x30
 8009772:	4602      	mov	r2, r0
 8009774:	460b      	mov	r3, r1
 8009776:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800977a:	f806 5b01 	strb.w	r5, [r6], #1
 800977e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009782:	f7f7 f9b3 	bl	8000aec <__aeabi_dcmplt>
 8009786:	2800      	cmp	r0, #0
 8009788:	d171      	bne.n	800986e <_dtoa_r+0x65e>
 800978a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800978e:	4911      	ldr	r1, [pc, #68]	@ (80097d4 <_dtoa_r+0x5c4>)
 8009790:	2000      	movs	r0, #0
 8009792:	f7f6 fd81 	bl	8000298 <__aeabi_dsub>
 8009796:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800979a:	f7f7 f9a7 	bl	8000aec <__aeabi_dcmplt>
 800979e:	2800      	cmp	r0, #0
 80097a0:	f040 8095 	bne.w	80098ce <_dtoa_r+0x6be>
 80097a4:	42a6      	cmp	r6, r4
 80097a6:	f43f af50 	beq.w	800964a <_dtoa_r+0x43a>
 80097aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80097ae:	4b0a      	ldr	r3, [pc, #40]	@ (80097d8 <_dtoa_r+0x5c8>)
 80097b0:	2200      	movs	r2, #0
 80097b2:	f7f6 ff29 	bl	8000608 <__aeabi_dmul>
 80097b6:	4b08      	ldr	r3, [pc, #32]	@ (80097d8 <_dtoa_r+0x5c8>)
 80097b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80097bc:	2200      	movs	r2, #0
 80097be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80097c2:	f7f6 ff21 	bl	8000608 <__aeabi_dmul>
 80097c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80097ca:	e7c4      	b.n	8009756 <_dtoa_r+0x546>
 80097cc:	0800c7a0 	.word	0x0800c7a0
 80097d0:	0800c778 	.word	0x0800c778
 80097d4:	3ff00000 	.word	0x3ff00000
 80097d8:	40240000 	.word	0x40240000
 80097dc:	401c0000 	.word	0x401c0000
 80097e0:	40140000 	.word	0x40140000
 80097e4:	3fe00000 	.word	0x3fe00000
 80097e8:	4631      	mov	r1, r6
 80097ea:	4628      	mov	r0, r5
 80097ec:	f7f6 ff0c 	bl	8000608 <__aeabi_dmul>
 80097f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80097f4:	9415      	str	r4, [sp, #84]	@ 0x54
 80097f6:	4656      	mov	r6, sl
 80097f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80097fc:	f7f7 f9b4 	bl	8000b68 <__aeabi_d2iz>
 8009800:	4605      	mov	r5, r0
 8009802:	f7f6 fe97 	bl	8000534 <__aeabi_i2d>
 8009806:	4602      	mov	r2, r0
 8009808:	460b      	mov	r3, r1
 800980a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800980e:	f7f6 fd43 	bl	8000298 <__aeabi_dsub>
 8009812:	3530      	adds	r5, #48	@ 0x30
 8009814:	f806 5b01 	strb.w	r5, [r6], #1
 8009818:	4602      	mov	r2, r0
 800981a:	460b      	mov	r3, r1
 800981c:	42a6      	cmp	r6, r4
 800981e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009822:	f04f 0200 	mov.w	r2, #0
 8009826:	d124      	bne.n	8009872 <_dtoa_r+0x662>
 8009828:	4bac      	ldr	r3, [pc, #688]	@ (8009adc <_dtoa_r+0x8cc>)
 800982a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800982e:	f7f6 fd35 	bl	800029c <__adddf3>
 8009832:	4602      	mov	r2, r0
 8009834:	460b      	mov	r3, r1
 8009836:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800983a:	f7f7 f975 	bl	8000b28 <__aeabi_dcmpgt>
 800983e:	2800      	cmp	r0, #0
 8009840:	d145      	bne.n	80098ce <_dtoa_r+0x6be>
 8009842:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009846:	49a5      	ldr	r1, [pc, #660]	@ (8009adc <_dtoa_r+0x8cc>)
 8009848:	2000      	movs	r0, #0
 800984a:	f7f6 fd25 	bl	8000298 <__aeabi_dsub>
 800984e:	4602      	mov	r2, r0
 8009850:	460b      	mov	r3, r1
 8009852:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009856:	f7f7 f949 	bl	8000aec <__aeabi_dcmplt>
 800985a:	2800      	cmp	r0, #0
 800985c:	f43f aef5 	beq.w	800964a <_dtoa_r+0x43a>
 8009860:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8009862:	1e73      	subs	r3, r6, #1
 8009864:	9315      	str	r3, [sp, #84]	@ 0x54
 8009866:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800986a:	2b30      	cmp	r3, #48	@ 0x30
 800986c:	d0f8      	beq.n	8009860 <_dtoa_r+0x650>
 800986e:	9f04      	ldr	r7, [sp, #16]
 8009870:	e73e      	b.n	80096f0 <_dtoa_r+0x4e0>
 8009872:	4b9b      	ldr	r3, [pc, #620]	@ (8009ae0 <_dtoa_r+0x8d0>)
 8009874:	f7f6 fec8 	bl	8000608 <__aeabi_dmul>
 8009878:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800987c:	e7bc      	b.n	80097f8 <_dtoa_r+0x5e8>
 800987e:	d10c      	bne.n	800989a <_dtoa_r+0x68a>
 8009880:	4b98      	ldr	r3, [pc, #608]	@ (8009ae4 <_dtoa_r+0x8d4>)
 8009882:	2200      	movs	r2, #0
 8009884:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009888:	f7f6 febe 	bl	8000608 <__aeabi_dmul>
 800988c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009890:	f7f7 f940 	bl	8000b14 <__aeabi_dcmpge>
 8009894:	2800      	cmp	r0, #0
 8009896:	f000 8157 	beq.w	8009b48 <_dtoa_r+0x938>
 800989a:	2400      	movs	r4, #0
 800989c:	4625      	mov	r5, r4
 800989e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80098a0:	43db      	mvns	r3, r3
 80098a2:	9304      	str	r3, [sp, #16]
 80098a4:	4656      	mov	r6, sl
 80098a6:	2700      	movs	r7, #0
 80098a8:	4621      	mov	r1, r4
 80098aa:	4658      	mov	r0, fp
 80098ac:	f000 fbb4 	bl	800a018 <_Bfree>
 80098b0:	2d00      	cmp	r5, #0
 80098b2:	d0dc      	beq.n	800986e <_dtoa_r+0x65e>
 80098b4:	b12f      	cbz	r7, 80098c2 <_dtoa_r+0x6b2>
 80098b6:	42af      	cmp	r7, r5
 80098b8:	d003      	beq.n	80098c2 <_dtoa_r+0x6b2>
 80098ba:	4639      	mov	r1, r7
 80098bc:	4658      	mov	r0, fp
 80098be:	f000 fbab 	bl	800a018 <_Bfree>
 80098c2:	4629      	mov	r1, r5
 80098c4:	4658      	mov	r0, fp
 80098c6:	f000 fba7 	bl	800a018 <_Bfree>
 80098ca:	e7d0      	b.n	800986e <_dtoa_r+0x65e>
 80098cc:	9704      	str	r7, [sp, #16]
 80098ce:	4633      	mov	r3, r6
 80098d0:	461e      	mov	r6, r3
 80098d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80098d6:	2a39      	cmp	r2, #57	@ 0x39
 80098d8:	d107      	bne.n	80098ea <_dtoa_r+0x6da>
 80098da:	459a      	cmp	sl, r3
 80098dc:	d1f8      	bne.n	80098d0 <_dtoa_r+0x6c0>
 80098de:	9a04      	ldr	r2, [sp, #16]
 80098e0:	3201      	adds	r2, #1
 80098e2:	9204      	str	r2, [sp, #16]
 80098e4:	2230      	movs	r2, #48	@ 0x30
 80098e6:	f88a 2000 	strb.w	r2, [sl]
 80098ea:	781a      	ldrb	r2, [r3, #0]
 80098ec:	3201      	adds	r2, #1
 80098ee:	701a      	strb	r2, [r3, #0]
 80098f0:	e7bd      	b.n	800986e <_dtoa_r+0x65e>
 80098f2:	4b7b      	ldr	r3, [pc, #492]	@ (8009ae0 <_dtoa_r+0x8d0>)
 80098f4:	2200      	movs	r2, #0
 80098f6:	f7f6 fe87 	bl	8000608 <__aeabi_dmul>
 80098fa:	2200      	movs	r2, #0
 80098fc:	2300      	movs	r3, #0
 80098fe:	4604      	mov	r4, r0
 8009900:	460d      	mov	r5, r1
 8009902:	f7f7 f8e9 	bl	8000ad8 <__aeabi_dcmpeq>
 8009906:	2800      	cmp	r0, #0
 8009908:	f43f aebb 	beq.w	8009682 <_dtoa_r+0x472>
 800990c:	e6f0      	b.n	80096f0 <_dtoa_r+0x4e0>
 800990e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009910:	2a00      	cmp	r2, #0
 8009912:	f000 80db 	beq.w	8009acc <_dtoa_r+0x8bc>
 8009916:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009918:	2a01      	cmp	r2, #1
 800991a:	f300 80bf 	bgt.w	8009a9c <_dtoa_r+0x88c>
 800991e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009920:	2a00      	cmp	r2, #0
 8009922:	f000 80b7 	beq.w	8009a94 <_dtoa_r+0x884>
 8009926:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800992a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800992c:	4646      	mov	r6, r8
 800992e:	9a08      	ldr	r2, [sp, #32]
 8009930:	2101      	movs	r1, #1
 8009932:	441a      	add	r2, r3
 8009934:	4658      	mov	r0, fp
 8009936:	4498      	add	r8, r3
 8009938:	9208      	str	r2, [sp, #32]
 800993a:	f000 fc21 	bl	800a180 <__i2b>
 800993e:	4605      	mov	r5, r0
 8009940:	b15e      	cbz	r6, 800995a <_dtoa_r+0x74a>
 8009942:	9b08      	ldr	r3, [sp, #32]
 8009944:	2b00      	cmp	r3, #0
 8009946:	dd08      	ble.n	800995a <_dtoa_r+0x74a>
 8009948:	42b3      	cmp	r3, r6
 800994a:	9a08      	ldr	r2, [sp, #32]
 800994c:	bfa8      	it	ge
 800994e:	4633      	movge	r3, r6
 8009950:	eba8 0803 	sub.w	r8, r8, r3
 8009954:	1af6      	subs	r6, r6, r3
 8009956:	1ad3      	subs	r3, r2, r3
 8009958:	9308      	str	r3, [sp, #32]
 800995a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800995c:	b1f3      	cbz	r3, 800999c <_dtoa_r+0x78c>
 800995e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009960:	2b00      	cmp	r3, #0
 8009962:	f000 80b7 	beq.w	8009ad4 <_dtoa_r+0x8c4>
 8009966:	b18c      	cbz	r4, 800998c <_dtoa_r+0x77c>
 8009968:	4629      	mov	r1, r5
 800996a:	4622      	mov	r2, r4
 800996c:	4658      	mov	r0, fp
 800996e:	f000 fcc7 	bl	800a300 <__pow5mult>
 8009972:	464a      	mov	r2, r9
 8009974:	4601      	mov	r1, r0
 8009976:	4605      	mov	r5, r0
 8009978:	4658      	mov	r0, fp
 800997a:	f000 fc17 	bl	800a1ac <__multiply>
 800997e:	4649      	mov	r1, r9
 8009980:	9004      	str	r0, [sp, #16]
 8009982:	4658      	mov	r0, fp
 8009984:	f000 fb48 	bl	800a018 <_Bfree>
 8009988:	9b04      	ldr	r3, [sp, #16]
 800998a:	4699      	mov	r9, r3
 800998c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800998e:	1b1a      	subs	r2, r3, r4
 8009990:	d004      	beq.n	800999c <_dtoa_r+0x78c>
 8009992:	4649      	mov	r1, r9
 8009994:	4658      	mov	r0, fp
 8009996:	f000 fcb3 	bl	800a300 <__pow5mult>
 800999a:	4681      	mov	r9, r0
 800999c:	2101      	movs	r1, #1
 800999e:	4658      	mov	r0, fp
 80099a0:	f000 fbee 	bl	800a180 <__i2b>
 80099a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80099a6:	4604      	mov	r4, r0
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	f000 81cf 	beq.w	8009d4c <_dtoa_r+0xb3c>
 80099ae:	461a      	mov	r2, r3
 80099b0:	4601      	mov	r1, r0
 80099b2:	4658      	mov	r0, fp
 80099b4:	f000 fca4 	bl	800a300 <__pow5mult>
 80099b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099ba:	2b01      	cmp	r3, #1
 80099bc:	4604      	mov	r4, r0
 80099be:	f300 8095 	bgt.w	8009aec <_dtoa_r+0x8dc>
 80099c2:	9b02      	ldr	r3, [sp, #8]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	f040 8087 	bne.w	8009ad8 <_dtoa_r+0x8c8>
 80099ca:	9b03      	ldr	r3, [sp, #12]
 80099cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	f040 8089 	bne.w	8009ae8 <_dtoa_r+0x8d8>
 80099d6:	9b03      	ldr	r3, [sp, #12]
 80099d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80099dc:	0d1b      	lsrs	r3, r3, #20
 80099de:	051b      	lsls	r3, r3, #20
 80099e0:	b12b      	cbz	r3, 80099ee <_dtoa_r+0x7de>
 80099e2:	9b08      	ldr	r3, [sp, #32]
 80099e4:	3301      	adds	r3, #1
 80099e6:	9308      	str	r3, [sp, #32]
 80099e8:	f108 0801 	add.w	r8, r8, #1
 80099ec:	2301      	movs	r3, #1
 80099ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80099f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	f000 81b0 	beq.w	8009d58 <_dtoa_r+0xb48>
 80099f8:	6923      	ldr	r3, [r4, #16]
 80099fa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80099fe:	6918      	ldr	r0, [r3, #16]
 8009a00:	f000 fb72 	bl	800a0e8 <__hi0bits>
 8009a04:	f1c0 0020 	rsb	r0, r0, #32
 8009a08:	9b08      	ldr	r3, [sp, #32]
 8009a0a:	4418      	add	r0, r3
 8009a0c:	f010 001f 	ands.w	r0, r0, #31
 8009a10:	d077      	beq.n	8009b02 <_dtoa_r+0x8f2>
 8009a12:	f1c0 0320 	rsb	r3, r0, #32
 8009a16:	2b04      	cmp	r3, #4
 8009a18:	dd6b      	ble.n	8009af2 <_dtoa_r+0x8e2>
 8009a1a:	9b08      	ldr	r3, [sp, #32]
 8009a1c:	f1c0 001c 	rsb	r0, r0, #28
 8009a20:	4403      	add	r3, r0
 8009a22:	4480      	add	r8, r0
 8009a24:	4406      	add	r6, r0
 8009a26:	9308      	str	r3, [sp, #32]
 8009a28:	f1b8 0f00 	cmp.w	r8, #0
 8009a2c:	dd05      	ble.n	8009a3a <_dtoa_r+0x82a>
 8009a2e:	4649      	mov	r1, r9
 8009a30:	4642      	mov	r2, r8
 8009a32:	4658      	mov	r0, fp
 8009a34:	f000 fcbe 	bl	800a3b4 <__lshift>
 8009a38:	4681      	mov	r9, r0
 8009a3a:	9b08      	ldr	r3, [sp, #32]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	dd05      	ble.n	8009a4c <_dtoa_r+0x83c>
 8009a40:	4621      	mov	r1, r4
 8009a42:	461a      	mov	r2, r3
 8009a44:	4658      	mov	r0, fp
 8009a46:	f000 fcb5 	bl	800a3b4 <__lshift>
 8009a4a:	4604      	mov	r4, r0
 8009a4c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d059      	beq.n	8009b06 <_dtoa_r+0x8f6>
 8009a52:	4621      	mov	r1, r4
 8009a54:	4648      	mov	r0, r9
 8009a56:	f000 fd19 	bl	800a48c <__mcmp>
 8009a5a:	2800      	cmp	r0, #0
 8009a5c:	da53      	bge.n	8009b06 <_dtoa_r+0x8f6>
 8009a5e:	1e7b      	subs	r3, r7, #1
 8009a60:	9304      	str	r3, [sp, #16]
 8009a62:	4649      	mov	r1, r9
 8009a64:	2300      	movs	r3, #0
 8009a66:	220a      	movs	r2, #10
 8009a68:	4658      	mov	r0, fp
 8009a6a:	f000 faf7 	bl	800a05c <__multadd>
 8009a6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a70:	4681      	mov	r9, r0
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	f000 8172 	beq.w	8009d5c <_dtoa_r+0xb4c>
 8009a78:	2300      	movs	r3, #0
 8009a7a:	4629      	mov	r1, r5
 8009a7c:	220a      	movs	r2, #10
 8009a7e:	4658      	mov	r0, fp
 8009a80:	f000 faec 	bl	800a05c <__multadd>
 8009a84:	9b00      	ldr	r3, [sp, #0]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	4605      	mov	r5, r0
 8009a8a:	dc67      	bgt.n	8009b5c <_dtoa_r+0x94c>
 8009a8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a8e:	2b02      	cmp	r3, #2
 8009a90:	dc41      	bgt.n	8009b16 <_dtoa_r+0x906>
 8009a92:	e063      	b.n	8009b5c <_dtoa_r+0x94c>
 8009a94:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009a96:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009a9a:	e746      	b.n	800992a <_dtoa_r+0x71a>
 8009a9c:	9b07      	ldr	r3, [sp, #28]
 8009a9e:	1e5c      	subs	r4, r3, #1
 8009aa0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009aa2:	42a3      	cmp	r3, r4
 8009aa4:	bfbf      	itttt	lt
 8009aa6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009aa8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8009aaa:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009aac:	1ae3      	sublt	r3, r4, r3
 8009aae:	bfb4      	ite	lt
 8009ab0:	18d2      	addlt	r2, r2, r3
 8009ab2:	1b1c      	subge	r4, r3, r4
 8009ab4:	9b07      	ldr	r3, [sp, #28]
 8009ab6:	bfbc      	itt	lt
 8009ab8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8009aba:	2400      	movlt	r4, #0
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	bfb5      	itete	lt
 8009ac0:	eba8 0603 	sublt.w	r6, r8, r3
 8009ac4:	9b07      	ldrge	r3, [sp, #28]
 8009ac6:	2300      	movlt	r3, #0
 8009ac8:	4646      	movge	r6, r8
 8009aca:	e730      	b.n	800992e <_dtoa_r+0x71e>
 8009acc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009ace:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009ad0:	4646      	mov	r6, r8
 8009ad2:	e735      	b.n	8009940 <_dtoa_r+0x730>
 8009ad4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009ad6:	e75c      	b.n	8009992 <_dtoa_r+0x782>
 8009ad8:	2300      	movs	r3, #0
 8009ada:	e788      	b.n	80099ee <_dtoa_r+0x7de>
 8009adc:	3fe00000 	.word	0x3fe00000
 8009ae0:	40240000 	.word	0x40240000
 8009ae4:	40140000 	.word	0x40140000
 8009ae8:	9b02      	ldr	r3, [sp, #8]
 8009aea:	e780      	b.n	80099ee <_dtoa_r+0x7de>
 8009aec:	2300      	movs	r3, #0
 8009aee:	930a      	str	r3, [sp, #40]	@ 0x28
 8009af0:	e782      	b.n	80099f8 <_dtoa_r+0x7e8>
 8009af2:	d099      	beq.n	8009a28 <_dtoa_r+0x818>
 8009af4:	9a08      	ldr	r2, [sp, #32]
 8009af6:	331c      	adds	r3, #28
 8009af8:	441a      	add	r2, r3
 8009afa:	4498      	add	r8, r3
 8009afc:	441e      	add	r6, r3
 8009afe:	9208      	str	r2, [sp, #32]
 8009b00:	e792      	b.n	8009a28 <_dtoa_r+0x818>
 8009b02:	4603      	mov	r3, r0
 8009b04:	e7f6      	b.n	8009af4 <_dtoa_r+0x8e4>
 8009b06:	9b07      	ldr	r3, [sp, #28]
 8009b08:	9704      	str	r7, [sp, #16]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	dc20      	bgt.n	8009b50 <_dtoa_r+0x940>
 8009b0e:	9300      	str	r3, [sp, #0]
 8009b10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b12:	2b02      	cmp	r3, #2
 8009b14:	dd1e      	ble.n	8009b54 <_dtoa_r+0x944>
 8009b16:	9b00      	ldr	r3, [sp, #0]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	f47f aec0 	bne.w	800989e <_dtoa_r+0x68e>
 8009b1e:	4621      	mov	r1, r4
 8009b20:	2205      	movs	r2, #5
 8009b22:	4658      	mov	r0, fp
 8009b24:	f000 fa9a 	bl	800a05c <__multadd>
 8009b28:	4601      	mov	r1, r0
 8009b2a:	4604      	mov	r4, r0
 8009b2c:	4648      	mov	r0, r9
 8009b2e:	f000 fcad 	bl	800a48c <__mcmp>
 8009b32:	2800      	cmp	r0, #0
 8009b34:	f77f aeb3 	ble.w	800989e <_dtoa_r+0x68e>
 8009b38:	4656      	mov	r6, sl
 8009b3a:	2331      	movs	r3, #49	@ 0x31
 8009b3c:	f806 3b01 	strb.w	r3, [r6], #1
 8009b40:	9b04      	ldr	r3, [sp, #16]
 8009b42:	3301      	adds	r3, #1
 8009b44:	9304      	str	r3, [sp, #16]
 8009b46:	e6ae      	b.n	80098a6 <_dtoa_r+0x696>
 8009b48:	9c07      	ldr	r4, [sp, #28]
 8009b4a:	9704      	str	r7, [sp, #16]
 8009b4c:	4625      	mov	r5, r4
 8009b4e:	e7f3      	b.n	8009b38 <_dtoa_r+0x928>
 8009b50:	9b07      	ldr	r3, [sp, #28]
 8009b52:	9300      	str	r3, [sp, #0]
 8009b54:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	f000 8104 	beq.w	8009d64 <_dtoa_r+0xb54>
 8009b5c:	2e00      	cmp	r6, #0
 8009b5e:	dd05      	ble.n	8009b6c <_dtoa_r+0x95c>
 8009b60:	4629      	mov	r1, r5
 8009b62:	4632      	mov	r2, r6
 8009b64:	4658      	mov	r0, fp
 8009b66:	f000 fc25 	bl	800a3b4 <__lshift>
 8009b6a:	4605      	mov	r5, r0
 8009b6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d05a      	beq.n	8009c28 <_dtoa_r+0xa18>
 8009b72:	6869      	ldr	r1, [r5, #4]
 8009b74:	4658      	mov	r0, fp
 8009b76:	f000 fa0f 	bl	8009f98 <_Balloc>
 8009b7a:	4606      	mov	r6, r0
 8009b7c:	b928      	cbnz	r0, 8009b8a <_dtoa_r+0x97a>
 8009b7e:	4b84      	ldr	r3, [pc, #528]	@ (8009d90 <_dtoa_r+0xb80>)
 8009b80:	4602      	mov	r2, r0
 8009b82:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009b86:	f7ff bb5a 	b.w	800923e <_dtoa_r+0x2e>
 8009b8a:	692a      	ldr	r2, [r5, #16]
 8009b8c:	3202      	adds	r2, #2
 8009b8e:	0092      	lsls	r2, r2, #2
 8009b90:	f105 010c 	add.w	r1, r5, #12
 8009b94:	300c      	adds	r0, #12
 8009b96:	f000 ffaf 	bl	800aaf8 <memcpy>
 8009b9a:	2201      	movs	r2, #1
 8009b9c:	4631      	mov	r1, r6
 8009b9e:	4658      	mov	r0, fp
 8009ba0:	f000 fc08 	bl	800a3b4 <__lshift>
 8009ba4:	f10a 0301 	add.w	r3, sl, #1
 8009ba8:	9307      	str	r3, [sp, #28]
 8009baa:	9b00      	ldr	r3, [sp, #0]
 8009bac:	4453      	add	r3, sl
 8009bae:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009bb0:	9b02      	ldr	r3, [sp, #8]
 8009bb2:	f003 0301 	and.w	r3, r3, #1
 8009bb6:	462f      	mov	r7, r5
 8009bb8:	930a      	str	r3, [sp, #40]	@ 0x28
 8009bba:	4605      	mov	r5, r0
 8009bbc:	9b07      	ldr	r3, [sp, #28]
 8009bbe:	4621      	mov	r1, r4
 8009bc0:	3b01      	subs	r3, #1
 8009bc2:	4648      	mov	r0, r9
 8009bc4:	9300      	str	r3, [sp, #0]
 8009bc6:	f7ff fa9a 	bl	80090fe <quorem>
 8009bca:	4639      	mov	r1, r7
 8009bcc:	9002      	str	r0, [sp, #8]
 8009bce:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009bd2:	4648      	mov	r0, r9
 8009bd4:	f000 fc5a 	bl	800a48c <__mcmp>
 8009bd8:	462a      	mov	r2, r5
 8009bda:	9008      	str	r0, [sp, #32]
 8009bdc:	4621      	mov	r1, r4
 8009bde:	4658      	mov	r0, fp
 8009be0:	f000 fc70 	bl	800a4c4 <__mdiff>
 8009be4:	68c2      	ldr	r2, [r0, #12]
 8009be6:	4606      	mov	r6, r0
 8009be8:	bb02      	cbnz	r2, 8009c2c <_dtoa_r+0xa1c>
 8009bea:	4601      	mov	r1, r0
 8009bec:	4648      	mov	r0, r9
 8009bee:	f000 fc4d 	bl	800a48c <__mcmp>
 8009bf2:	4602      	mov	r2, r0
 8009bf4:	4631      	mov	r1, r6
 8009bf6:	4658      	mov	r0, fp
 8009bf8:	920e      	str	r2, [sp, #56]	@ 0x38
 8009bfa:	f000 fa0d 	bl	800a018 <_Bfree>
 8009bfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c00:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009c02:	9e07      	ldr	r6, [sp, #28]
 8009c04:	ea43 0102 	orr.w	r1, r3, r2
 8009c08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009c0a:	4319      	orrs	r1, r3
 8009c0c:	d110      	bne.n	8009c30 <_dtoa_r+0xa20>
 8009c0e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009c12:	d029      	beq.n	8009c68 <_dtoa_r+0xa58>
 8009c14:	9b08      	ldr	r3, [sp, #32]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	dd02      	ble.n	8009c20 <_dtoa_r+0xa10>
 8009c1a:	9b02      	ldr	r3, [sp, #8]
 8009c1c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8009c20:	9b00      	ldr	r3, [sp, #0]
 8009c22:	f883 8000 	strb.w	r8, [r3]
 8009c26:	e63f      	b.n	80098a8 <_dtoa_r+0x698>
 8009c28:	4628      	mov	r0, r5
 8009c2a:	e7bb      	b.n	8009ba4 <_dtoa_r+0x994>
 8009c2c:	2201      	movs	r2, #1
 8009c2e:	e7e1      	b.n	8009bf4 <_dtoa_r+0x9e4>
 8009c30:	9b08      	ldr	r3, [sp, #32]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	db04      	blt.n	8009c40 <_dtoa_r+0xa30>
 8009c36:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009c38:	430b      	orrs	r3, r1
 8009c3a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009c3c:	430b      	orrs	r3, r1
 8009c3e:	d120      	bne.n	8009c82 <_dtoa_r+0xa72>
 8009c40:	2a00      	cmp	r2, #0
 8009c42:	dded      	ble.n	8009c20 <_dtoa_r+0xa10>
 8009c44:	4649      	mov	r1, r9
 8009c46:	2201      	movs	r2, #1
 8009c48:	4658      	mov	r0, fp
 8009c4a:	f000 fbb3 	bl	800a3b4 <__lshift>
 8009c4e:	4621      	mov	r1, r4
 8009c50:	4681      	mov	r9, r0
 8009c52:	f000 fc1b 	bl	800a48c <__mcmp>
 8009c56:	2800      	cmp	r0, #0
 8009c58:	dc03      	bgt.n	8009c62 <_dtoa_r+0xa52>
 8009c5a:	d1e1      	bne.n	8009c20 <_dtoa_r+0xa10>
 8009c5c:	f018 0f01 	tst.w	r8, #1
 8009c60:	d0de      	beq.n	8009c20 <_dtoa_r+0xa10>
 8009c62:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009c66:	d1d8      	bne.n	8009c1a <_dtoa_r+0xa0a>
 8009c68:	9a00      	ldr	r2, [sp, #0]
 8009c6a:	2339      	movs	r3, #57	@ 0x39
 8009c6c:	7013      	strb	r3, [r2, #0]
 8009c6e:	4633      	mov	r3, r6
 8009c70:	461e      	mov	r6, r3
 8009c72:	3b01      	subs	r3, #1
 8009c74:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009c78:	2a39      	cmp	r2, #57	@ 0x39
 8009c7a:	d052      	beq.n	8009d22 <_dtoa_r+0xb12>
 8009c7c:	3201      	adds	r2, #1
 8009c7e:	701a      	strb	r2, [r3, #0]
 8009c80:	e612      	b.n	80098a8 <_dtoa_r+0x698>
 8009c82:	2a00      	cmp	r2, #0
 8009c84:	dd07      	ble.n	8009c96 <_dtoa_r+0xa86>
 8009c86:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009c8a:	d0ed      	beq.n	8009c68 <_dtoa_r+0xa58>
 8009c8c:	9a00      	ldr	r2, [sp, #0]
 8009c8e:	f108 0301 	add.w	r3, r8, #1
 8009c92:	7013      	strb	r3, [r2, #0]
 8009c94:	e608      	b.n	80098a8 <_dtoa_r+0x698>
 8009c96:	9b07      	ldr	r3, [sp, #28]
 8009c98:	9a07      	ldr	r2, [sp, #28]
 8009c9a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8009c9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ca0:	4293      	cmp	r3, r2
 8009ca2:	d028      	beq.n	8009cf6 <_dtoa_r+0xae6>
 8009ca4:	4649      	mov	r1, r9
 8009ca6:	2300      	movs	r3, #0
 8009ca8:	220a      	movs	r2, #10
 8009caa:	4658      	mov	r0, fp
 8009cac:	f000 f9d6 	bl	800a05c <__multadd>
 8009cb0:	42af      	cmp	r7, r5
 8009cb2:	4681      	mov	r9, r0
 8009cb4:	f04f 0300 	mov.w	r3, #0
 8009cb8:	f04f 020a 	mov.w	r2, #10
 8009cbc:	4639      	mov	r1, r7
 8009cbe:	4658      	mov	r0, fp
 8009cc0:	d107      	bne.n	8009cd2 <_dtoa_r+0xac2>
 8009cc2:	f000 f9cb 	bl	800a05c <__multadd>
 8009cc6:	4607      	mov	r7, r0
 8009cc8:	4605      	mov	r5, r0
 8009cca:	9b07      	ldr	r3, [sp, #28]
 8009ccc:	3301      	adds	r3, #1
 8009cce:	9307      	str	r3, [sp, #28]
 8009cd0:	e774      	b.n	8009bbc <_dtoa_r+0x9ac>
 8009cd2:	f000 f9c3 	bl	800a05c <__multadd>
 8009cd6:	4629      	mov	r1, r5
 8009cd8:	4607      	mov	r7, r0
 8009cda:	2300      	movs	r3, #0
 8009cdc:	220a      	movs	r2, #10
 8009cde:	4658      	mov	r0, fp
 8009ce0:	f000 f9bc 	bl	800a05c <__multadd>
 8009ce4:	4605      	mov	r5, r0
 8009ce6:	e7f0      	b.n	8009cca <_dtoa_r+0xaba>
 8009ce8:	9b00      	ldr	r3, [sp, #0]
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	bfcc      	ite	gt
 8009cee:	461e      	movgt	r6, r3
 8009cf0:	2601      	movle	r6, #1
 8009cf2:	4456      	add	r6, sl
 8009cf4:	2700      	movs	r7, #0
 8009cf6:	4649      	mov	r1, r9
 8009cf8:	2201      	movs	r2, #1
 8009cfa:	4658      	mov	r0, fp
 8009cfc:	f000 fb5a 	bl	800a3b4 <__lshift>
 8009d00:	4621      	mov	r1, r4
 8009d02:	4681      	mov	r9, r0
 8009d04:	f000 fbc2 	bl	800a48c <__mcmp>
 8009d08:	2800      	cmp	r0, #0
 8009d0a:	dcb0      	bgt.n	8009c6e <_dtoa_r+0xa5e>
 8009d0c:	d102      	bne.n	8009d14 <_dtoa_r+0xb04>
 8009d0e:	f018 0f01 	tst.w	r8, #1
 8009d12:	d1ac      	bne.n	8009c6e <_dtoa_r+0xa5e>
 8009d14:	4633      	mov	r3, r6
 8009d16:	461e      	mov	r6, r3
 8009d18:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009d1c:	2a30      	cmp	r2, #48	@ 0x30
 8009d1e:	d0fa      	beq.n	8009d16 <_dtoa_r+0xb06>
 8009d20:	e5c2      	b.n	80098a8 <_dtoa_r+0x698>
 8009d22:	459a      	cmp	sl, r3
 8009d24:	d1a4      	bne.n	8009c70 <_dtoa_r+0xa60>
 8009d26:	9b04      	ldr	r3, [sp, #16]
 8009d28:	3301      	adds	r3, #1
 8009d2a:	9304      	str	r3, [sp, #16]
 8009d2c:	2331      	movs	r3, #49	@ 0x31
 8009d2e:	f88a 3000 	strb.w	r3, [sl]
 8009d32:	e5b9      	b.n	80098a8 <_dtoa_r+0x698>
 8009d34:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009d36:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009d94 <_dtoa_r+0xb84>
 8009d3a:	b11b      	cbz	r3, 8009d44 <_dtoa_r+0xb34>
 8009d3c:	f10a 0308 	add.w	r3, sl, #8
 8009d40:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009d42:	6013      	str	r3, [r2, #0]
 8009d44:	4650      	mov	r0, sl
 8009d46:	b019      	add	sp, #100	@ 0x64
 8009d48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d4e:	2b01      	cmp	r3, #1
 8009d50:	f77f ae37 	ble.w	80099c2 <_dtoa_r+0x7b2>
 8009d54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d56:	930a      	str	r3, [sp, #40]	@ 0x28
 8009d58:	2001      	movs	r0, #1
 8009d5a:	e655      	b.n	8009a08 <_dtoa_r+0x7f8>
 8009d5c:	9b00      	ldr	r3, [sp, #0]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	f77f aed6 	ble.w	8009b10 <_dtoa_r+0x900>
 8009d64:	4656      	mov	r6, sl
 8009d66:	4621      	mov	r1, r4
 8009d68:	4648      	mov	r0, r9
 8009d6a:	f7ff f9c8 	bl	80090fe <quorem>
 8009d6e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009d72:	f806 8b01 	strb.w	r8, [r6], #1
 8009d76:	9b00      	ldr	r3, [sp, #0]
 8009d78:	eba6 020a 	sub.w	r2, r6, sl
 8009d7c:	4293      	cmp	r3, r2
 8009d7e:	ddb3      	ble.n	8009ce8 <_dtoa_r+0xad8>
 8009d80:	4649      	mov	r1, r9
 8009d82:	2300      	movs	r3, #0
 8009d84:	220a      	movs	r2, #10
 8009d86:	4658      	mov	r0, fp
 8009d88:	f000 f968 	bl	800a05c <__multadd>
 8009d8c:	4681      	mov	r9, r0
 8009d8e:	e7ea      	b.n	8009d66 <_dtoa_r+0xb56>
 8009d90:	0800c700 	.word	0x0800c700
 8009d94:	0800c684 	.word	0x0800c684

08009d98 <_free_r>:
 8009d98:	b538      	push	{r3, r4, r5, lr}
 8009d9a:	4605      	mov	r5, r0
 8009d9c:	2900      	cmp	r1, #0
 8009d9e:	d041      	beq.n	8009e24 <_free_r+0x8c>
 8009da0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009da4:	1f0c      	subs	r4, r1, #4
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	bfb8      	it	lt
 8009daa:	18e4      	addlt	r4, r4, r3
 8009dac:	f000 f8e8 	bl	8009f80 <__malloc_lock>
 8009db0:	4a1d      	ldr	r2, [pc, #116]	@ (8009e28 <_free_r+0x90>)
 8009db2:	6813      	ldr	r3, [r2, #0]
 8009db4:	b933      	cbnz	r3, 8009dc4 <_free_r+0x2c>
 8009db6:	6063      	str	r3, [r4, #4]
 8009db8:	6014      	str	r4, [r2, #0]
 8009dba:	4628      	mov	r0, r5
 8009dbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009dc0:	f000 b8e4 	b.w	8009f8c <__malloc_unlock>
 8009dc4:	42a3      	cmp	r3, r4
 8009dc6:	d908      	bls.n	8009dda <_free_r+0x42>
 8009dc8:	6820      	ldr	r0, [r4, #0]
 8009dca:	1821      	adds	r1, r4, r0
 8009dcc:	428b      	cmp	r3, r1
 8009dce:	bf01      	itttt	eq
 8009dd0:	6819      	ldreq	r1, [r3, #0]
 8009dd2:	685b      	ldreq	r3, [r3, #4]
 8009dd4:	1809      	addeq	r1, r1, r0
 8009dd6:	6021      	streq	r1, [r4, #0]
 8009dd8:	e7ed      	b.n	8009db6 <_free_r+0x1e>
 8009dda:	461a      	mov	r2, r3
 8009ddc:	685b      	ldr	r3, [r3, #4]
 8009dde:	b10b      	cbz	r3, 8009de4 <_free_r+0x4c>
 8009de0:	42a3      	cmp	r3, r4
 8009de2:	d9fa      	bls.n	8009dda <_free_r+0x42>
 8009de4:	6811      	ldr	r1, [r2, #0]
 8009de6:	1850      	adds	r0, r2, r1
 8009de8:	42a0      	cmp	r0, r4
 8009dea:	d10b      	bne.n	8009e04 <_free_r+0x6c>
 8009dec:	6820      	ldr	r0, [r4, #0]
 8009dee:	4401      	add	r1, r0
 8009df0:	1850      	adds	r0, r2, r1
 8009df2:	4283      	cmp	r3, r0
 8009df4:	6011      	str	r1, [r2, #0]
 8009df6:	d1e0      	bne.n	8009dba <_free_r+0x22>
 8009df8:	6818      	ldr	r0, [r3, #0]
 8009dfa:	685b      	ldr	r3, [r3, #4]
 8009dfc:	6053      	str	r3, [r2, #4]
 8009dfe:	4408      	add	r0, r1
 8009e00:	6010      	str	r0, [r2, #0]
 8009e02:	e7da      	b.n	8009dba <_free_r+0x22>
 8009e04:	d902      	bls.n	8009e0c <_free_r+0x74>
 8009e06:	230c      	movs	r3, #12
 8009e08:	602b      	str	r3, [r5, #0]
 8009e0a:	e7d6      	b.n	8009dba <_free_r+0x22>
 8009e0c:	6820      	ldr	r0, [r4, #0]
 8009e0e:	1821      	adds	r1, r4, r0
 8009e10:	428b      	cmp	r3, r1
 8009e12:	bf04      	itt	eq
 8009e14:	6819      	ldreq	r1, [r3, #0]
 8009e16:	685b      	ldreq	r3, [r3, #4]
 8009e18:	6063      	str	r3, [r4, #4]
 8009e1a:	bf04      	itt	eq
 8009e1c:	1809      	addeq	r1, r1, r0
 8009e1e:	6021      	streq	r1, [r4, #0]
 8009e20:	6054      	str	r4, [r2, #4]
 8009e22:	e7ca      	b.n	8009dba <_free_r+0x22>
 8009e24:	bd38      	pop	{r3, r4, r5, pc}
 8009e26:	bf00      	nop
 8009e28:	200006dc 	.word	0x200006dc

08009e2c <malloc>:
 8009e2c:	4b02      	ldr	r3, [pc, #8]	@ (8009e38 <malloc+0xc>)
 8009e2e:	4601      	mov	r1, r0
 8009e30:	6818      	ldr	r0, [r3, #0]
 8009e32:	f000 b825 	b.w	8009e80 <_malloc_r>
 8009e36:	bf00      	nop
 8009e38:	20000018 	.word	0x20000018

08009e3c <sbrk_aligned>:
 8009e3c:	b570      	push	{r4, r5, r6, lr}
 8009e3e:	4e0f      	ldr	r6, [pc, #60]	@ (8009e7c <sbrk_aligned+0x40>)
 8009e40:	460c      	mov	r4, r1
 8009e42:	6831      	ldr	r1, [r6, #0]
 8009e44:	4605      	mov	r5, r0
 8009e46:	b911      	cbnz	r1, 8009e4e <sbrk_aligned+0x12>
 8009e48:	f000 fe46 	bl	800aad8 <_sbrk_r>
 8009e4c:	6030      	str	r0, [r6, #0]
 8009e4e:	4621      	mov	r1, r4
 8009e50:	4628      	mov	r0, r5
 8009e52:	f000 fe41 	bl	800aad8 <_sbrk_r>
 8009e56:	1c43      	adds	r3, r0, #1
 8009e58:	d103      	bne.n	8009e62 <sbrk_aligned+0x26>
 8009e5a:	f04f 34ff 	mov.w	r4, #4294967295
 8009e5e:	4620      	mov	r0, r4
 8009e60:	bd70      	pop	{r4, r5, r6, pc}
 8009e62:	1cc4      	adds	r4, r0, #3
 8009e64:	f024 0403 	bic.w	r4, r4, #3
 8009e68:	42a0      	cmp	r0, r4
 8009e6a:	d0f8      	beq.n	8009e5e <sbrk_aligned+0x22>
 8009e6c:	1a21      	subs	r1, r4, r0
 8009e6e:	4628      	mov	r0, r5
 8009e70:	f000 fe32 	bl	800aad8 <_sbrk_r>
 8009e74:	3001      	adds	r0, #1
 8009e76:	d1f2      	bne.n	8009e5e <sbrk_aligned+0x22>
 8009e78:	e7ef      	b.n	8009e5a <sbrk_aligned+0x1e>
 8009e7a:	bf00      	nop
 8009e7c:	200006d8 	.word	0x200006d8

08009e80 <_malloc_r>:
 8009e80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e84:	1ccd      	adds	r5, r1, #3
 8009e86:	f025 0503 	bic.w	r5, r5, #3
 8009e8a:	3508      	adds	r5, #8
 8009e8c:	2d0c      	cmp	r5, #12
 8009e8e:	bf38      	it	cc
 8009e90:	250c      	movcc	r5, #12
 8009e92:	2d00      	cmp	r5, #0
 8009e94:	4606      	mov	r6, r0
 8009e96:	db01      	blt.n	8009e9c <_malloc_r+0x1c>
 8009e98:	42a9      	cmp	r1, r5
 8009e9a:	d904      	bls.n	8009ea6 <_malloc_r+0x26>
 8009e9c:	230c      	movs	r3, #12
 8009e9e:	6033      	str	r3, [r6, #0]
 8009ea0:	2000      	movs	r0, #0
 8009ea2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ea6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009f7c <_malloc_r+0xfc>
 8009eaa:	f000 f869 	bl	8009f80 <__malloc_lock>
 8009eae:	f8d8 3000 	ldr.w	r3, [r8]
 8009eb2:	461c      	mov	r4, r3
 8009eb4:	bb44      	cbnz	r4, 8009f08 <_malloc_r+0x88>
 8009eb6:	4629      	mov	r1, r5
 8009eb8:	4630      	mov	r0, r6
 8009eba:	f7ff ffbf 	bl	8009e3c <sbrk_aligned>
 8009ebe:	1c43      	adds	r3, r0, #1
 8009ec0:	4604      	mov	r4, r0
 8009ec2:	d158      	bne.n	8009f76 <_malloc_r+0xf6>
 8009ec4:	f8d8 4000 	ldr.w	r4, [r8]
 8009ec8:	4627      	mov	r7, r4
 8009eca:	2f00      	cmp	r7, #0
 8009ecc:	d143      	bne.n	8009f56 <_malloc_r+0xd6>
 8009ece:	2c00      	cmp	r4, #0
 8009ed0:	d04b      	beq.n	8009f6a <_malloc_r+0xea>
 8009ed2:	6823      	ldr	r3, [r4, #0]
 8009ed4:	4639      	mov	r1, r7
 8009ed6:	4630      	mov	r0, r6
 8009ed8:	eb04 0903 	add.w	r9, r4, r3
 8009edc:	f000 fdfc 	bl	800aad8 <_sbrk_r>
 8009ee0:	4581      	cmp	r9, r0
 8009ee2:	d142      	bne.n	8009f6a <_malloc_r+0xea>
 8009ee4:	6821      	ldr	r1, [r4, #0]
 8009ee6:	1a6d      	subs	r5, r5, r1
 8009ee8:	4629      	mov	r1, r5
 8009eea:	4630      	mov	r0, r6
 8009eec:	f7ff ffa6 	bl	8009e3c <sbrk_aligned>
 8009ef0:	3001      	adds	r0, #1
 8009ef2:	d03a      	beq.n	8009f6a <_malloc_r+0xea>
 8009ef4:	6823      	ldr	r3, [r4, #0]
 8009ef6:	442b      	add	r3, r5
 8009ef8:	6023      	str	r3, [r4, #0]
 8009efa:	f8d8 3000 	ldr.w	r3, [r8]
 8009efe:	685a      	ldr	r2, [r3, #4]
 8009f00:	bb62      	cbnz	r2, 8009f5c <_malloc_r+0xdc>
 8009f02:	f8c8 7000 	str.w	r7, [r8]
 8009f06:	e00f      	b.n	8009f28 <_malloc_r+0xa8>
 8009f08:	6822      	ldr	r2, [r4, #0]
 8009f0a:	1b52      	subs	r2, r2, r5
 8009f0c:	d420      	bmi.n	8009f50 <_malloc_r+0xd0>
 8009f0e:	2a0b      	cmp	r2, #11
 8009f10:	d917      	bls.n	8009f42 <_malloc_r+0xc2>
 8009f12:	1961      	adds	r1, r4, r5
 8009f14:	42a3      	cmp	r3, r4
 8009f16:	6025      	str	r5, [r4, #0]
 8009f18:	bf18      	it	ne
 8009f1a:	6059      	strne	r1, [r3, #4]
 8009f1c:	6863      	ldr	r3, [r4, #4]
 8009f1e:	bf08      	it	eq
 8009f20:	f8c8 1000 	streq.w	r1, [r8]
 8009f24:	5162      	str	r2, [r4, r5]
 8009f26:	604b      	str	r3, [r1, #4]
 8009f28:	4630      	mov	r0, r6
 8009f2a:	f000 f82f 	bl	8009f8c <__malloc_unlock>
 8009f2e:	f104 000b 	add.w	r0, r4, #11
 8009f32:	1d23      	adds	r3, r4, #4
 8009f34:	f020 0007 	bic.w	r0, r0, #7
 8009f38:	1ac2      	subs	r2, r0, r3
 8009f3a:	bf1c      	itt	ne
 8009f3c:	1a1b      	subne	r3, r3, r0
 8009f3e:	50a3      	strne	r3, [r4, r2]
 8009f40:	e7af      	b.n	8009ea2 <_malloc_r+0x22>
 8009f42:	6862      	ldr	r2, [r4, #4]
 8009f44:	42a3      	cmp	r3, r4
 8009f46:	bf0c      	ite	eq
 8009f48:	f8c8 2000 	streq.w	r2, [r8]
 8009f4c:	605a      	strne	r2, [r3, #4]
 8009f4e:	e7eb      	b.n	8009f28 <_malloc_r+0xa8>
 8009f50:	4623      	mov	r3, r4
 8009f52:	6864      	ldr	r4, [r4, #4]
 8009f54:	e7ae      	b.n	8009eb4 <_malloc_r+0x34>
 8009f56:	463c      	mov	r4, r7
 8009f58:	687f      	ldr	r7, [r7, #4]
 8009f5a:	e7b6      	b.n	8009eca <_malloc_r+0x4a>
 8009f5c:	461a      	mov	r2, r3
 8009f5e:	685b      	ldr	r3, [r3, #4]
 8009f60:	42a3      	cmp	r3, r4
 8009f62:	d1fb      	bne.n	8009f5c <_malloc_r+0xdc>
 8009f64:	2300      	movs	r3, #0
 8009f66:	6053      	str	r3, [r2, #4]
 8009f68:	e7de      	b.n	8009f28 <_malloc_r+0xa8>
 8009f6a:	230c      	movs	r3, #12
 8009f6c:	6033      	str	r3, [r6, #0]
 8009f6e:	4630      	mov	r0, r6
 8009f70:	f000 f80c 	bl	8009f8c <__malloc_unlock>
 8009f74:	e794      	b.n	8009ea0 <_malloc_r+0x20>
 8009f76:	6005      	str	r5, [r0, #0]
 8009f78:	e7d6      	b.n	8009f28 <_malloc_r+0xa8>
 8009f7a:	bf00      	nop
 8009f7c:	200006dc 	.word	0x200006dc

08009f80 <__malloc_lock>:
 8009f80:	4801      	ldr	r0, [pc, #4]	@ (8009f88 <__malloc_lock+0x8>)
 8009f82:	f7ff b8ba 	b.w	80090fa <__retarget_lock_acquire_recursive>
 8009f86:	bf00      	nop
 8009f88:	200006d4 	.word	0x200006d4

08009f8c <__malloc_unlock>:
 8009f8c:	4801      	ldr	r0, [pc, #4]	@ (8009f94 <__malloc_unlock+0x8>)
 8009f8e:	f7ff b8b5 	b.w	80090fc <__retarget_lock_release_recursive>
 8009f92:	bf00      	nop
 8009f94:	200006d4 	.word	0x200006d4

08009f98 <_Balloc>:
 8009f98:	b570      	push	{r4, r5, r6, lr}
 8009f9a:	69c6      	ldr	r6, [r0, #28]
 8009f9c:	4604      	mov	r4, r0
 8009f9e:	460d      	mov	r5, r1
 8009fa0:	b976      	cbnz	r6, 8009fc0 <_Balloc+0x28>
 8009fa2:	2010      	movs	r0, #16
 8009fa4:	f7ff ff42 	bl	8009e2c <malloc>
 8009fa8:	4602      	mov	r2, r0
 8009faa:	61e0      	str	r0, [r4, #28]
 8009fac:	b920      	cbnz	r0, 8009fb8 <_Balloc+0x20>
 8009fae:	4b18      	ldr	r3, [pc, #96]	@ (800a010 <_Balloc+0x78>)
 8009fb0:	4818      	ldr	r0, [pc, #96]	@ (800a014 <_Balloc+0x7c>)
 8009fb2:	216b      	movs	r1, #107	@ 0x6b
 8009fb4:	f000 fdae 	bl	800ab14 <__assert_func>
 8009fb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009fbc:	6006      	str	r6, [r0, #0]
 8009fbe:	60c6      	str	r6, [r0, #12]
 8009fc0:	69e6      	ldr	r6, [r4, #28]
 8009fc2:	68f3      	ldr	r3, [r6, #12]
 8009fc4:	b183      	cbz	r3, 8009fe8 <_Balloc+0x50>
 8009fc6:	69e3      	ldr	r3, [r4, #28]
 8009fc8:	68db      	ldr	r3, [r3, #12]
 8009fca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009fce:	b9b8      	cbnz	r0, 800a000 <_Balloc+0x68>
 8009fd0:	2101      	movs	r1, #1
 8009fd2:	fa01 f605 	lsl.w	r6, r1, r5
 8009fd6:	1d72      	adds	r2, r6, #5
 8009fd8:	0092      	lsls	r2, r2, #2
 8009fda:	4620      	mov	r0, r4
 8009fdc:	f000 fdb8 	bl	800ab50 <_calloc_r>
 8009fe0:	b160      	cbz	r0, 8009ffc <_Balloc+0x64>
 8009fe2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009fe6:	e00e      	b.n	800a006 <_Balloc+0x6e>
 8009fe8:	2221      	movs	r2, #33	@ 0x21
 8009fea:	2104      	movs	r1, #4
 8009fec:	4620      	mov	r0, r4
 8009fee:	f000 fdaf 	bl	800ab50 <_calloc_r>
 8009ff2:	69e3      	ldr	r3, [r4, #28]
 8009ff4:	60f0      	str	r0, [r6, #12]
 8009ff6:	68db      	ldr	r3, [r3, #12]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d1e4      	bne.n	8009fc6 <_Balloc+0x2e>
 8009ffc:	2000      	movs	r0, #0
 8009ffe:	bd70      	pop	{r4, r5, r6, pc}
 800a000:	6802      	ldr	r2, [r0, #0]
 800a002:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a006:	2300      	movs	r3, #0
 800a008:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a00c:	e7f7      	b.n	8009ffe <_Balloc+0x66>
 800a00e:	bf00      	nop
 800a010:	0800c691 	.word	0x0800c691
 800a014:	0800c711 	.word	0x0800c711

0800a018 <_Bfree>:
 800a018:	b570      	push	{r4, r5, r6, lr}
 800a01a:	69c6      	ldr	r6, [r0, #28]
 800a01c:	4605      	mov	r5, r0
 800a01e:	460c      	mov	r4, r1
 800a020:	b976      	cbnz	r6, 800a040 <_Bfree+0x28>
 800a022:	2010      	movs	r0, #16
 800a024:	f7ff ff02 	bl	8009e2c <malloc>
 800a028:	4602      	mov	r2, r0
 800a02a:	61e8      	str	r0, [r5, #28]
 800a02c:	b920      	cbnz	r0, 800a038 <_Bfree+0x20>
 800a02e:	4b09      	ldr	r3, [pc, #36]	@ (800a054 <_Bfree+0x3c>)
 800a030:	4809      	ldr	r0, [pc, #36]	@ (800a058 <_Bfree+0x40>)
 800a032:	218f      	movs	r1, #143	@ 0x8f
 800a034:	f000 fd6e 	bl	800ab14 <__assert_func>
 800a038:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a03c:	6006      	str	r6, [r0, #0]
 800a03e:	60c6      	str	r6, [r0, #12]
 800a040:	b13c      	cbz	r4, 800a052 <_Bfree+0x3a>
 800a042:	69eb      	ldr	r3, [r5, #28]
 800a044:	6862      	ldr	r2, [r4, #4]
 800a046:	68db      	ldr	r3, [r3, #12]
 800a048:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a04c:	6021      	str	r1, [r4, #0]
 800a04e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a052:	bd70      	pop	{r4, r5, r6, pc}
 800a054:	0800c691 	.word	0x0800c691
 800a058:	0800c711 	.word	0x0800c711

0800a05c <__multadd>:
 800a05c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a060:	690d      	ldr	r5, [r1, #16]
 800a062:	4607      	mov	r7, r0
 800a064:	460c      	mov	r4, r1
 800a066:	461e      	mov	r6, r3
 800a068:	f101 0c14 	add.w	ip, r1, #20
 800a06c:	2000      	movs	r0, #0
 800a06e:	f8dc 3000 	ldr.w	r3, [ip]
 800a072:	b299      	uxth	r1, r3
 800a074:	fb02 6101 	mla	r1, r2, r1, r6
 800a078:	0c1e      	lsrs	r6, r3, #16
 800a07a:	0c0b      	lsrs	r3, r1, #16
 800a07c:	fb02 3306 	mla	r3, r2, r6, r3
 800a080:	b289      	uxth	r1, r1
 800a082:	3001      	adds	r0, #1
 800a084:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a088:	4285      	cmp	r5, r0
 800a08a:	f84c 1b04 	str.w	r1, [ip], #4
 800a08e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a092:	dcec      	bgt.n	800a06e <__multadd+0x12>
 800a094:	b30e      	cbz	r6, 800a0da <__multadd+0x7e>
 800a096:	68a3      	ldr	r3, [r4, #8]
 800a098:	42ab      	cmp	r3, r5
 800a09a:	dc19      	bgt.n	800a0d0 <__multadd+0x74>
 800a09c:	6861      	ldr	r1, [r4, #4]
 800a09e:	4638      	mov	r0, r7
 800a0a0:	3101      	adds	r1, #1
 800a0a2:	f7ff ff79 	bl	8009f98 <_Balloc>
 800a0a6:	4680      	mov	r8, r0
 800a0a8:	b928      	cbnz	r0, 800a0b6 <__multadd+0x5a>
 800a0aa:	4602      	mov	r2, r0
 800a0ac:	4b0c      	ldr	r3, [pc, #48]	@ (800a0e0 <__multadd+0x84>)
 800a0ae:	480d      	ldr	r0, [pc, #52]	@ (800a0e4 <__multadd+0x88>)
 800a0b0:	21ba      	movs	r1, #186	@ 0xba
 800a0b2:	f000 fd2f 	bl	800ab14 <__assert_func>
 800a0b6:	6922      	ldr	r2, [r4, #16]
 800a0b8:	3202      	adds	r2, #2
 800a0ba:	f104 010c 	add.w	r1, r4, #12
 800a0be:	0092      	lsls	r2, r2, #2
 800a0c0:	300c      	adds	r0, #12
 800a0c2:	f000 fd19 	bl	800aaf8 <memcpy>
 800a0c6:	4621      	mov	r1, r4
 800a0c8:	4638      	mov	r0, r7
 800a0ca:	f7ff ffa5 	bl	800a018 <_Bfree>
 800a0ce:	4644      	mov	r4, r8
 800a0d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a0d4:	3501      	adds	r5, #1
 800a0d6:	615e      	str	r6, [r3, #20]
 800a0d8:	6125      	str	r5, [r4, #16]
 800a0da:	4620      	mov	r0, r4
 800a0dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0e0:	0800c700 	.word	0x0800c700
 800a0e4:	0800c711 	.word	0x0800c711

0800a0e8 <__hi0bits>:
 800a0e8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a0ec:	4603      	mov	r3, r0
 800a0ee:	bf36      	itet	cc
 800a0f0:	0403      	lslcc	r3, r0, #16
 800a0f2:	2000      	movcs	r0, #0
 800a0f4:	2010      	movcc	r0, #16
 800a0f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a0fa:	bf3c      	itt	cc
 800a0fc:	021b      	lslcc	r3, r3, #8
 800a0fe:	3008      	addcc	r0, #8
 800a100:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a104:	bf3c      	itt	cc
 800a106:	011b      	lslcc	r3, r3, #4
 800a108:	3004      	addcc	r0, #4
 800a10a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a10e:	bf3c      	itt	cc
 800a110:	009b      	lslcc	r3, r3, #2
 800a112:	3002      	addcc	r0, #2
 800a114:	2b00      	cmp	r3, #0
 800a116:	db05      	blt.n	800a124 <__hi0bits+0x3c>
 800a118:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a11c:	f100 0001 	add.w	r0, r0, #1
 800a120:	bf08      	it	eq
 800a122:	2020      	moveq	r0, #32
 800a124:	4770      	bx	lr

0800a126 <__lo0bits>:
 800a126:	6803      	ldr	r3, [r0, #0]
 800a128:	4602      	mov	r2, r0
 800a12a:	f013 0007 	ands.w	r0, r3, #7
 800a12e:	d00b      	beq.n	800a148 <__lo0bits+0x22>
 800a130:	07d9      	lsls	r1, r3, #31
 800a132:	d421      	bmi.n	800a178 <__lo0bits+0x52>
 800a134:	0798      	lsls	r0, r3, #30
 800a136:	bf49      	itett	mi
 800a138:	085b      	lsrmi	r3, r3, #1
 800a13a:	089b      	lsrpl	r3, r3, #2
 800a13c:	2001      	movmi	r0, #1
 800a13e:	6013      	strmi	r3, [r2, #0]
 800a140:	bf5c      	itt	pl
 800a142:	6013      	strpl	r3, [r2, #0]
 800a144:	2002      	movpl	r0, #2
 800a146:	4770      	bx	lr
 800a148:	b299      	uxth	r1, r3
 800a14a:	b909      	cbnz	r1, 800a150 <__lo0bits+0x2a>
 800a14c:	0c1b      	lsrs	r3, r3, #16
 800a14e:	2010      	movs	r0, #16
 800a150:	b2d9      	uxtb	r1, r3
 800a152:	b909      	cbnz	r1, 800a158 <__lo0bits+0x32>
 800a154:	3008      	adds	r0, #8
 800a156:	0a1b      	lsrs	r3, r3, #8
 800a158:	0719      	lsls	r1, r3, #28
 800a15a:	bf04      	itt	eq
 800a15c:	091b      	lsreq	r3, r3, #4
 800a15e:	3004      	addeq	r0, #4
 800a160:	0799      	lsls	r1, r3, #30
 800a162:	bf04      	itt	eq
 800a164:	089b      	lsreq	r3, r3, #2
 800a166:	3002      	addeq	r0, #2
 800a168:	07d9      	lsls	r1, r3, #31
 800a16a:	d403      	bmi.n	800a174 <__lo0bits+0x4e>
 800a16c:	085b      	lsrs	r3, r3, #1
 800a16e:	f100 0001 	add.w	r0, r0, #1
 800a172:	d003      	beq.n	800a17c <__lo0bits+0x56>
 800a174:	6013      	str	r3, [r2, #0]
 800a176:	4770      	bx	lr
 800a178:	2000      	movs	r0, #0
 800a17a:	4770      	bx	lr
 800a17c:	2020      	movs	r0, #32
 800a17e:	4770      	bx	lr

0800a180 <__i2b>:
 800a180:	b510      	push	{r4, lr}
 800a182:	460c      	mov	r4, r1
 800a184:	2101      	movs	r1, #1
 800a186:	f7ff ff07 	bl	8009f98 <_Balloc>
 800a18a:	4602      	mov	r2, r0
 800a18c:	b928      	cbnz	r0, 800a19a <__i2b+0x1a>
 800a18e:	4b05      	ldr	r3, [pc, #20]	@ (800a1a4 <__i2b+0x24>)
 800a190:	4805      	ldr	r0, [pc, #20]	@ (800a1a8 <__i2b+0x28>)
 800a192:	f240 1145 	movw	r1, #325	@ 0x145
 800a196:	f000 fcbd 	bl	800ab14 <__assert_func>
 800a19a:	2301      	movs	r3, #1
 800a19c:	6144      	str	r4, [r0, #20]
 800a19e:	6103      	str	r3, [r0, #16]
 800a1a0:	bd10      	pop	{r4, pc}
 800a1a2:	bf00      	nop
 800a1a4:	0800c700 	.word	0x0800c700
 800a1a8:	0800c711 	.word	0x0800c711

0800a1ac <__multiply>:
 800a1ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1b0:	4614      	mov	r4, r2
 800a1b2:	690a      	ldr	r2, [r1, #16]
 800a1b4:	6923      	ldr	r3, [r4, #16]
 800a1b6:	429a      	cmp	r2, r3
 800a1b8:	bfa8      	it	ge
 800a1ba:	4623      	movge	r3, r4
 800a1bc:	460f      	mov	r7, r1
 800a1be:	bfa4      	itt	ge
 800a1c0:	460c      	movge	r4, r1
 800a1c2:	461f      	movge	r7, r3
 800a1c4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a1c8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a1cc:	68a3      	ldr	r3, [r4, #8]
 800a1ce:	6861      	ldr	r1, [r4, #4]
 800a1d0:	eb0a 0609 	add.w	r6, sl, r9
 800a1d4:	42b3      	cmp	r3, r6
 800a1d6:	b085      	sub	sp, #20
 800a1d8:	bfb8      	it	lt
 800a1da:	3101      	addlt	r1, #1
 800a1dc:	f7ff fedc 	bl	8009f98 <_Balloc>
 800a1e0:	b930      	cbnz	r0, 800a1f0 <__multiply+0x44>
 800a1e2:	4602      	mov	r2, r0
 800a1e4:	4b44      	ldr	r3, [pc, #272]	@ (800a2f8 <__multiply+0x14c>)
 800a1e6:	4845      	ldr	r0, [pc, #276]	@ (800a2fc <__multiply+0x150>)
 800a1e8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a1ec:	f000 fc92 	bl	800ab14 <__assert_func>
 800a1f0:	f100 0514 	add.w	r5, r0, #20
 800a1f4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a1f8:	462b      	mov	r3, r5
 800a1fa:	2200      	movs	r2, #0
 800a1fc:	4543      	cmp	r3, r8
 800a1fe:	d321      	bcc.n	800a244 <__multiply+0x98>
 800a200:	f107 0114 	add.w	r1, r7, #20
 800a204:	f104 0214 	add.w	r2, r4, #20
 800a208:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a20c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a210:	9302      	str	r3, [sp, #8]
 800a212:	1b13      	subs	r3, r2, r4
 800a214:	3b15      	subs	r3, #21
 800a216:	f023 0303 	bic.w	r3, r3, #3
 800a21a:	3304      	adds	r3, #4
 800a21c:	f104 0715 	add.w	r7, r4, #21
 800a220:	42ba      	cmp	r2, r7
 800a222:	bf38      	it	cc
 800a224:	2304      	movcc	r3, #4
 800a226:	9301      	str	r3, [sp, #4]
 800a228:	9b02      	ldr	r3, [sp, #8]
 800a22a:	9103      	str	r1, [sp, #12]
 800a22c:	428b      	cmp	r3, r1
 800a22e:	d80c      	bhi.n	800a24a <__multiply+0x9e>
 800a230:	2e00      	cmp	r6, #0
 800a232:	dd03      	ble.n	800a23c <__multiply+0x90>
 800a234:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d05b      	beq.n	800a2f4 <__multiply+0x148>
 800a23c:	6106      	str	r6, [r0, #16]
 800a23e:	b005      	add	sp, #20
 800a240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a244:	f843 2b04 	str.w	r2, [r3], #4
 800a248:	e7d8      	b.n	800a1fc <__multiply+0x50>
 800a24a:	f8b1 a000 	ldrh.w	sl, [r1]
 800a24e:	f1ba 0f00 	cmp.w	sl, #0
 800a252:	d024      	beq.n	800a29e <__multiply+0xf2>
 800a254:	f104 0e14 	add.w	lr, r4, #20
 800a258:	46a9      	mov	r9, r5
 800a25a:	f04f 0c00 	mov.w	ip, #0
 800a25e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a262:	f8d9 3000 	ldr.w	r3, [r9]
 800a266:	fa1f fb87 	uxth.w	fp, r7
 800a26a:	b29b      	uxth	r3, r3
 800a26c:	fb0a 330b 	mla	r3, sl, fp, r3
 800a270:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800a274:	f8d9 7000 	ldr.w	r7, [r9]
 800a278:	4463      	add	r3, ip
 800a27a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a27e:	fb0a c70b 	mla	r7, sl, fp, ip
 800a282:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a286:	b29b      	uxth	r3, r3
 800a288:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a28c:	4572      	cmp	r2, lr
 800a28e:	f849 3b04 	str.w	r3, [r9], #4
 800a292:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a296:	d8e2      	bhi.n	800a25e <__multiply+0xb2>
 800a298:	9b01      	ldr	r3, [sp, #4]
 800a29a:	f845 c003 	str.w	ip, [r5, r3]
 800a29e:	9b03      	ldr	r3, [sp, #12]
 800a2a0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a2a4:	3104      	adds	r1, #4
 800a2a6:	f1b9 0f00 	cmp.w	r9, #0
 800a2aa:	d021      	beq.n	800a2f0 <__multiply+0x144>
 800a2ac:	682b      	ldr	r3, [r5, #0]
 800a2ae:	f104 0c14 	add.w	ip, r4, #20
 800a2b2:	46ae      	mov	lr, r5
 800a2b4:	f04f 0a00 	mov.w	sl, #0
 800a2b8:	f8bc b000 	ldrh.w	fp, [ip]
 800a2bc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a2c0:	fb09 770b 	mla	r7, r9, fp, r7
 800a2c4:	4457      	add	r7, sl
 800a2c6:	b29b      	uxth	r3, r3
 800a2c8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a2cc:	f84e 3b04 	str.w	r3, [lr], #4
 800a2d0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a2d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a2d8:	f8be 3000 	ldrh.w	r3, [lr]
 800a2dc:	fb09 330a 	mla	r3, r9, sl, r3
 800a2e0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a2e4:	4562      	cmp	r2, ip
 800a2e6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a2ea:	d8e5      	bhi.n	800a2b8 <__multiply+0x10c>
 800a2ec:	9f01      	ldr	r7, [sp, #4]
 800a2ee:	51eb      	str	r3, [r5, r7]
 800a2f0:	3504      	adds	r5, #4
 800a2f2:	e799      	b.n	800a228 <__multiply+0x7c>
 800a2f4:	3e01      	subs	r6, #1
 800a2f6:	e79b      	b.n	800a230 <__multiply+0x84>
 800a2f8:	0800c700 	.word	0x0800c700
 800a2fc:	0800c711 	.word	0x0800c711

0800a300 <__pow5mult>:
 800a300:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a304:	4615      	mov	r5, r2
 800a306:	f012 0203 	ands.w	r2, r2, #3
 800a30a:	4607      	mov	r7, r0
 800a30c:	460e      	mov	r6, r1
 800a30e:	d007      	beq.n	800a320 <__pow5mult+0x20>
 800a310:	4c25      	ldr	r4, [pc, #148]	@ (800a3a8 <__pow5mult+0xa8>)
 800a312:	3a01      	subs	r2, #1
 800a314:	2300      	movs	r3, #0
 800a316:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a31a:	f7ff fe9f 	bl	800a05c <__multadd>
 800a31e:	4606      	mov	r6, r0
 800a320:	10ad      	asrs	r5, r5, #2
 800a322:	d03d      	beq.n	800a3a0 <__pow5mult+0xa0>
 800a324:	69fc      	ldr	r4, [r7, #28]
 800a326:	b97c      	cbnz	r4, 800a348 <__pow5mult+0x48>
 800a328:	2010      	movs	r0, #16
 800a32a:	f7ff fd7f 	bl	8009e2c <malloc>
 800a32e:	4602      	mov	r2, r0
 800a330:	61f8      	str	r0, [r7, #28]
 800a332:	b928      	cbnz	r0, 800a340 <__pow5mult+0x40>
 800a334:	4b1d      	ldr	r3, [pc, #116]	@ (800a3ac <__pow5mult+0xac>)
 800a336:	481e      	ldr	r0, [pc, #120]	@ (800a3b0 <__pow5mult+0xb0>)
 800a338:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a33c:	f000 fbea 	bl	800ab14 <__assert_func>
 800a340:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a344:	6004      	str	r4, [r0, #0]
 800a346:	60c4      	str	r4, [r0, #12]
 800a348:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a34c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a350:	b94c      	cbnz	r4, 800a366 <__pow5mult+0x66>
 800a352:	f240 2171 	movw	r1, #625	@ 0x271
 800a356:	4638      	mov	r0, r7
 800a358:	f7ff ff12 	bl	800a180 <__i2b>
 800a35c:	2300      	movs	r3, #0
 800a35e:	f8c8 0008 	str.w	r0, [r8, #8]
 800a362:	4604      	mov	r4, r0
 800a364:	6003      	str	r3, [r0, #0]
 800a366:	f04f 0900 	mov.w	r9, #0
 800a36a:	07eb      	lsls	r3, r5, #31
 800a36c:	d50a      	bpl.n	800a384 <__pow5mult+0x84>
 800a36e:	4631      	mov	r1, r6
 800a370:	4622      	mov	r2, r4
 800a372:	4638      	mov	r0, r7
 800a374:	f7ff ff1a 	bl	800a1ac <__multiply>
 800a378:	4631      	mov	r1, r6
 800a37a:	4680      	mov	r8, r0
 800a37c:	4638      	mov	r0, r7
 800a37e:	f7ff fe4b 	bl	800a018 <_Bfree>
 800a382:	4646      	mov	r6, r8
 800a384:	106d      	asrs	r5, r5, #1
 800a386:	d00b      	beq.n	800a3a0 <__pow5mult+0xa0>
 800a388:	6820      	ldr	r0, [r4, #0]
 800a38a:	b938      	cbnz	r0, 800a39c <__pow5mult+0x9c>
 800a38c:	4622      	mov	r2, r4
 800a38e:	4621      	mov	r1, r4
 800a390:	4638      	mov	r0, r7
 800a392:	f7ff ff0b 	bl	800a1ac <__multiply>
 800a396:	6020      	str	r0, [r4, #0]
 800a398:	f8c0 9000 	str.w	r9, [r0]
 800a39c:	4604      	mov	r4, r0
 800a39e:	e7e4      	b.n	800a36a <__pow5mult+0x6a>
 800a3a0:	4630      	mov	r0, r6
 800a3a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3a6:	bf00      	nop
 800a3a8:	0800c76c 	.word	0x0800c76c
 800a3ac:	0800c691 	.word	0x0800c691
 800a3b0:	0800c711 	.word	0x0800c711

0800a3b4 <__lshift>:
 800a3b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3b8:	460c      	mov	r4, r1
 800a3ba:	6849      	ldr	r1, [r1, #4]
 800a3bc:	6923      	ldr	r3, [r4, #16]
 800a3be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a3c2:	68a3      	ldr	r3, [r4, #8]
 800a3c4:	4607      	mov	r7, r0
 800a3c6:	4691      	mov	r9, r2
 800a3c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a3cc:	f108 0601 	add.w	r6, r8, #1
 800a3d0:	42b3      	cmp	r3, r6
 800a3d2:	db0b      	blt.n	800a3ec <__lshift+0x38>
 800a3d4:	4638      	mov	r0, r7
 800a3d6:	f7ff fddf 	bl	8009f98 <_Balloc>
 800a3da:	4605      	mov	r5, r0
 800a3dc:	b948      	cbnz	r0, 800a3f2 <__lshift+0x3e>
 800a3de:	4602      	mov	r2, r0
 800a3e0:	4b28      	ldr	r3, [pc, #160]	@ (800a484 <__lshift+0xd0>)
 800a3e2:	4829      	ldr	r0, [pc, #164]	@ (800a488 <__lshift+0xd4>)
 800a3e4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a3e8:	f000 fb94 	bl	800ab14 <__assert_func>
 800a3ec:	3101      	adds	r1, #1
 800a3ee:	005b      	lsls	r3, r3, #1
 800a3f0:	e7ee      	b.n	800a3d0 <__lshift+0x1c>
 800a3f2:	2300      	movs	r3, #0
 800a3f4:	f100 0114 	add.w	r1, r0, #20
 800a3f8:	f100 0210 	add.w	r2, r0, #16
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	4553      	cmp	r3, sl
 800a400:	db33      	blt.n	800a46a <__lshift+0xb6>
 800a402:	6920      	ldr	r0, [r4, #16]
 800a404:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a408:	f104 0314 	add.w	r3, r4, #20
 800a40c:	f019 091f 	ands.w	r9, r9, #31
 800a410:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a414:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a418:	d02b      	beq.n	800a472 <__lshift+0xbe>
 800a41a:	f1c9 0e20 	rsb	lr, r9, #32
 800a41e:	468a      	mov	sl, r1
 800a420:	2200      	movs	r2, #0
 800a422:	6818      	ldr	r0, [r3, #0]
 800a424:	fa00 f009 	lsl.w	r0, r0, r9
 800a428:	4310      	orrs	r0, r2
 800a42a:	f84a 0b04 	str.w	r0, [sl], #4
 800a42e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a432:	459c      	cmp	ip, r3
 800a434:	fa22 f20e 	lsr.w	r2, r2, lr
 800a438:	d8f3      	bhi.n	800a422 <__lshift+0x6e>
 800a43a:	ebac 0304 	sub.w	r3, ip, r4
 800a43e:	3b15      	subs	r3, #21
 800a440:	f023 0303 	bic.w	r3, r3, #3
 800a444:	3304      	adds	r3, #4
 800a446:	f104 0015 	add.w	r0, r4, #21
 800a44a:	4584      	cmp	ip, r0
 800a44c:	bf38      	it	cc
 800a44e:	2304      	movcc	r3, #4
 800a450:	50ca      	str	r2, [r1, r3]
 800a452:	b10a      	cbz	r2, 800a458 <__lshift+0xa4>
 800a454:	f108 0602 	add.w	r6, r8, #2
 800a458:	3e01      	subs	r6, #1
 800a45a:	4638      	mov	r0, r7
 800a45c:	612e      	str	r6, [r5, #16]
 800a45e:	4621      	mov	r1, r4
 800a460:	f7ff fdda 	bl	800a018 <_Bfree>
 800a464:	4628      	mov	r0, r5
 800a466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a46a:	f842 0f04 	str.w	r0, [r2, #4]!
 800a46e:	3301      	adds	r3, #1
 800a470:	e7c5      	b.n	800a3fe <__lshift+0x4a>
 800a472:	3904      	subs	r1, #4
 800a474:	f853 2b04 	ldr.w	r2, [r3], #4
 800a478:	f841 2f04 	str.w	r2, [r1, #4]!
 800a47c:	459c      	cmp	ip, r3
 800a47e:	d8f9      	bhi.n	800a474 <__lshift+0xc0>
 800a480:	e7ea      	b.n	800a458 <__lshift+0xa4>
 800a482:	bf00      	nop
 800a484:	0800c700 	.word	0x0800c700
 800a488:	0800c711 	.word	0x0800c711

0800a48c <__mcmp>:
 800a48c:	690a      	ldr	r2, [r1, #16]
 800a48e:	4603      	mov	r3, r0
 800a490:	6900      	ldr	r0, [r0, #16]
 800a492:	1a80      	subs	r0, r0, r2
 800a494:	b530      	push	{r4, r5, lr}
 800a496:	d10e      	bne.n	800a4b6 <__mcmp+0x2a>
 800a498:	3314      	adds	r3, #20
 800a49a:	3114      	adds	r1, #20
 800a49c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a4a0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a4a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a4a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a4ac:	4295      	cmp	r5, r2
 800a4ae:	d003      	beq.n	800a4b8 <__mcmp+0x2c>
 800a4b0:	d205      	bcs.n	800a4be <__mcmp+0x32>
 800a4b2:	f04f 30ff 	mov.w	r0, #4294967295
 800a4b6:	bd30      	pop	{r4, r5, pc}
 800a4b8:	42a3      	cmp	r3, r4
 800a4ba:	d3f3      	bcc.n	800a4a4 <__mcmp+0x18>
 800a4bc:	e7fb      	b.n	800a4b6 <__mcmp+0x2a>
 800a4be:	2001      	movs	r0, #1
 800a4c0:	e7f9      	b.n	800a4b6 <__mcmp+0x2a>
	...

0800a4c4 <__mdiff>:
 800a4c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4c8:	4689      	mov	r9, r1
 800a4ca:	4606      	mov	r6, r0
 800a4cc:	4611      	mov	r1, r2
 800a4ce:	4648      	mov	r0, r9
 800a4d0:	4614      	mov	r4, r2
 800a4d2:	f7ff ffdb 	bl	800a48c <__mcmp>
 800a4d6:	1e05      	subs	r5, r0, #0
 800a4d8:	d112      	bne.n	800a500 <__mdiff+0x3c>
 800a4da:	4629      	mov	r1, r5
 800a4dc:	4630      	mov	r0, r6
 800a4de:	f7ff fd5b 	bl	8009f98 <_Balloc>
 800a4e2:	4602      	mov	r2, r0
 800a4e4:	b928      	cbnz	r0, 800a4f2 <__mdiff+0x2e>
 800a4e6:	4b3f      	ldr	r3, [pc, #252]	@ (800a5e4 <__mdiff+0x120>)
 800a4e8:	f240 2137 	movw	r1, #567	@ 0x237
 800a4ec:	483e      	ldr	r0, [pc, #248]	@ (800a5e8 <__mdiff+0x124>)
 800a4ee:	f000 fb11 	bl	800ab14 <__assert_func>
 800a4f2:	2301      	movs	r3, #1
 800a4f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a4f8:	4610      	mov	r0, r2
 800a4fa:	b003      	add	sp, #12
 800a4fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a500:	bfbc      	itt	lt
 800a502:	464b      	movlt	r3, r9
 800a504:	46a1      	movlt	r9, r4
 800a506:	4630      	mov	r0, r6
 800a508:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a50c:	bfba      	itte	lt
 800a50e:	461c      	movlt	r4, r3
 800a510:	2501      	movlt	r5, #1
 800a512:	2500      	movge	r5, #0
 800a514:	f7ff fd40 	bl	8009f98 <_Balloc>
 800a518:	4602      	mov	r2, r0
 800a51a:	b918      	cbnz	r0, 800a524 <__mdiff+0x60>
 800a51c:	4b31      	ldr	r3, [pc, #196]	@ (800a5e4 <__mdiff+0x120>)
 800a51e:	f240 2145 	movw	r1, #581	@ 0x245
 800a522:	e7e3      	b.n	800a4ec <__mdiff+0x28>
 800a524:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a528:	6926      	ldr	r6, [r4, #16]
 800a52a:	60c5      	str	r5, [r0, #12]
 800a52c:	f109 0310 	add.w	r3, r9, #16
 800a530:	f109 0514 	add.w	r5, r9, #20
 800a534:	f104 0e14 	add.w	lr, r4, #20
 800a538:	f100 0b14 	add.w	fp, r0, #20
 800a53c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a540:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a544:	9301      	str	r3, [sp, #4]
 800a546:	46d9      	mov	r9, fp
 800a548:	f04f 0c00 	mov.w	ip, #0
 800a54c:	9b01      	ldr	r3, [sp, #4]
 800a54e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a552:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a556:	9301      	str	r3, [sp, #4]
 800a558:	fa1f f38a 	uxth.w	r3, sl
 800a55c:	4619      	mov	r1, r3
 800a55e:	b283      	uxth	r3, r0
 800a560:	1acb      	subs	r3, r1, r3
 800a562:	0c00      	lsrs	r0, r0, #16
 800a564:	4463      	add	r3, ip
 800a566:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a56a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a56e:	b29b      	uxth	r3, r3
 800a570:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a574:	4576      	cmp	r6, lr
 800a576:	f849 3b04 	str.w	r3, [r9], #4
 800a57a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a57e:	d8e5      	bhi.n	800a54c <__mdiff+0x88>
 800a580:	1b33      	subs	r3, r6, r4
 800a582:	3b15      	subs	r3, #21
 800a584:	f023 0303 	bic.w	r3, r3, #3
 800a588:	3415      	adds	r4, #21
 800a58a:	3304      	adds	r3, #4
 800a58c:	42a6      	cmp	r6, r4
 800a58e:	bf38      	it	cc
 800a590:	2304      	movcc	r3, #4
 800a592:	441d      	add	r5, r3
 800a594:	445b      	add	r3, fp
 800a596:	461e      	mov	r6, r3
 800a598:	462c      	mov	r4, r5
 800a59a:	4544      	cmp	r4, r8
 800a59c:	d30e      	bcc.n	800a5bc <__mdiff+0xf8>
 800a59e:	f108 0103 	add.w	r1, r8, #3
 800a5a2:	1b49      	subs	r1, r1, r5
 800a5a4:	f021 0103 	bic.w	r1, r1, #3
 800a5a8:	3d03      	subs	r5, #3
 800a5aa:	45a8      	cmp	r8, r5
 800a5ac:	bf38      	it	cc
 800a5ae:	2100      	movcc	r1, #0
 800a5b0:	440b      	add	r3, r1
 800a5b2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a5b6:	b191      	cbz	r1, 800a5de <__mdiff+0x11a>
 800a5b8:	6117      	str	r7, [r2, #16]
 800a5ba:	e79d      	b.n	800a4f8 <__mdiff+0x34>
 800a5bc:	f854 1b04 	ldr.w	r1, [r4], #4
 800a5c0:	46e6      	mov	lr, ip
 800a5c2:	0c08      	lsrs	r0, r1, #16
 800a5c4:	fa1c fc81 	uxtah	ip, ip, r1
 800a5c8:	4471      	add	r1, lr
 800a5ca:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a5ce:	b289      	uxth	r1, r1
 800a5d0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a5d4:	f846 1b04 	str.w	r1, [r6], #4
 800a5d8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a5dc:	e7dd      	b.n	800a59a <__mdiff+0xd6>
 800a5de:	3f01      	subs	r7, #1
 800a5e0:	e7e7      	b.n	800a5b2 <__mdiff+0xee>
 800a5e2:	bf00      	nop
 800a5e4:	0800c700 	.word	0x0800c700
 800a5e8:	0800c711 	.word	0x0800c711

0800a5ec <__d2b>:
 800a5ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a5f0:	460f      	mov	r7, r1
 800a5f2:	2101      	movs	r1, #1
 800a5f4:	ec59 8b10 	vmov	r8, r9, d0
 800a5f8:	4616      	mov	r6, r2
 800a5fa:	f7ff fccd 	bl	8009f98 <_Balloc>
 800a5fe:	4604      	mov	r4, r0
 800a600:	b930      	cbnz	r0, 800a610 <__d2b+0x24>
 800a602:	4602      	mov	r2, r0
 800a604:	4b23      	ldr	r3, [pc, #140]	@ (800a694 <__d2b+0xa8>)
 800a606:	4824      	ldr	r0, [pc, #144]	@ (800a698 <__d2b+0xac>)
 800a608:	f240 310f 	movw	r1, #783	@ 0x30f
 800a60c:	f000 fa82 	bl	800ab14 <__assert_func>
 800a610:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a614:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a618:	b10d      	cbz	r5, 800a61e <__d2b+0x32>
 800a61a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a61e:	9301      	str	r3, [sp, #4]
 800a620:	f1b8 0300 	subs.w	r3, r8, #0
 800a624:	d023      	beq.n	800a66e <__d2b+0x82>
 800a626:	4668      	mov	r0, sp
 800a628:	9300      	str	r3, [sp, #0]
 800a62a:	f7ff fd7c 	bl	800a126 <__lo0bits>
 800a62e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a632:	b1d0      	cbz	r0, 800a66a <__d2b+0x7e>
 800a634:	f1c0 0320 	rsb	r3, r0, #32
 800a638:	fa02 f303 	lsl.w	r3, r2, r3
 800a63c:	430b      	orrs	r3, r1
 800a63e:	40c2      	lsrs	r2, r0
 800a640:	6163      	str	r3, [r4, #20]
 800a642:	9201      	str	r2, [sp, #4]
 800a644:	9b01      	ldr	r3, [sp, #4]
 800a646:	61a3      	str	r3, [r4, #24]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	bf0c      	ite	eq
 800a64c:	2201      	moveq	r2, #1
 800a64e:	2202      	movne	r2, #2
 800a650:	6122      	str	r2, [r4, #16]
 800a652:	b1a5      	cbz	r5, 800a67e <__d2b+0x92>
 800a654:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a658:	4405      	add	r5, r0
 800a65a:	603d      	str	r5, [r7, #0]
 800a65c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a660:	6030      	str	r0, [r6, #0]
 800a662:	4620      	mov	r0, r4
 800a664:	b003      	add	sp, #12
 800a666:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a66a:	6161      	str	r1, [r4, #20]
 800a66c:	e7ea      	b.n	800a644 <__d2b+0x58>
 800a66e:	a801      	add	r0, sp, #4
 800a670:	f7ff fd59 	bl	800a126 <__lo0bits>
 800a674:	9b01      	ldr	r3, [sp, #4]
 800a676:	6163      	str	r3, [r4, #20]
 800a678:	3020      	adds	r0, #32
 800a67a:	2201      	movs	r2, #1
 800a67c:	e7e8      	b.n	800a650 <__d2b+0x64>
 800a67e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a682:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a686:	6038      	str	r0, [r7, #0]
 800a688:	6918      	ldr	r0, [r3, #16]
 800a68a:	f7ff fd2d 	bl	800a0e8 <__hi0bits>
 800a68e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a692:	e7e5      	b.n	800a660 <__d2b+0x74>
 800a694:	0800c700 	.word	0x0800c700
 800a698:	0800c711 	.word	0x0800c711

0800a69c <__ssputs_r>:
 800a69c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6a0:	688e      	ldr	r6, [r1, #8]
 800a6a2:	461f      	mov	r7, r3
 800a6a4:	42be      	cmp	r6, r7
 800a6a6:	680b      	ldr	r3, [r1, #0]
 800a6a8:	4682      	mov	sl, r0
 800a6aa:	460c      	mov	r4, r1
 800a6ac:	4690      	mov	r8, r2
 800a6ae:	d82d      	bhi.n	800a70c <__ssputs_r+0x70>
 800a6b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a6b4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a6b8:	d026      	beq.n	800a708 <__ssputs_r+0x6c>
 800a6ba:	6965      	ldr	r5, [r4, #20]
 800a6bc:	6909      	ldr	r1, [r1, #16]
 800a6be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a6c2:	eba3 0901 	sub.w	r9, r3, r1
 800a6c6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a6ca:	1c7b      	adds	r3, r7, #1
 800a6cc:	444b      	add	r3, r9
 800a6ce:	106d      	asrs	r5, r5, #1
 800a6d0:	429d      	cmp	r5, r3
 800a6d2:	bf38      	it	cc
 800a6d4:	461d      	movcc	r5, r3
 800a6d6:	0553      	lsls	r3, r2, #21
 800a6d8:	d527      	bpl.n	800a72a <__ssputs_r+0x8e>
 800a6da:	4629      	mov	r1, r5
 800a6dc:	f7ff fbd0 	bl	8009e80 <_malloc_r>
 800a6e0:	4606      	mov	r6, r0
 800a6e2:	b360      	cbz	r0, 800a73e <__ssputs_r+0xa2>
 800a6e4:	6921      	ldr	r1, [r4, #16]
 800a6e6:	464a      	mov	r2, r9
 800a6e8:	f000 fa06 	bl	800aaf8 <memcpy>
 800a6ec:	89a3      	ldrh	r3, [r4, #12]
 800a6ee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a6f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a6f6:	81a3      	strh	r3, [r4, #12]
 800a6f8:	6126      	str	r6, [r4, #16]
 800a6fa:	6165      	str	r5, [r4, #20]
 800a6fc:	444e      	add	r6, r9
 800a6fe:	eba5 0509 	sub.w	r5, r5, r9
 800a702:	6026      	str	r6, [r4, #0]
 800a704:	60a5      	str	r5, [r4, #8]
 800a706:	463e      	mov	r6, r7
 800a708:	42be      	cmp	r6, r7
 800a70a:	d900      	bls.n	800a70e <__ssputs_r+0x72>
 800a70c:	463e      	mov	r6, r7
 800a70e:	6820      	ldr	r0, [r4, #0]
 800a710:	4632      	mov	r2, r6
 800a712:	4641      	mov	r1, r8
 800a714:	f000 f9c6 	bl	800aaa4 <memmove>
 800a718:	68a3      	ldr	r3, [r4, #8]
 800a71a:	1b9b      	subs	r3, r3, r6
 800a71c:	60a3      	str	r3, [r4, #8]
 800a71e:	6823      	ldr	r3, [r4, #0]
 800a720:	4433      	add	r3, r6
 800a722:	6023      	str	r3, [r4, #0]
 800a724:	2000      	movs	r0, #0
 800a726:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a72a:	462a      	mov	r2, r5
 800a72c:	f000 fa36 	bl	800ab9c <_realloc_r>
 800a730:	4606      	mov	r6, r0
 800a732:	2800      	cmp	r0, #0
 800a734:	d1e0      	bne.n	800a6f8 <__ssputs_r+0x5c>
 800a736:	6921      	ldr	r1, [r4, #16]
 800a738:	4650      	mov	r0, sl
 800a73a:	f7ff fb2d 	bl	8009d98 <_free_r>
 800a73e:	230c      	movs	r3, #12
 800a740:	f8ca 3000 	str.w	r3, [sl]
 800a744:	89a3      	ldrh	r3, [r4, #12]
 800a746:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a74a:	81a3      	strh	r3, [r4, #12]
 800a74c:	f04f 30ff 	mov.w	r0, #4294967295
 800a750:	e7e9      	b.n	800a726 <__ssputs_r+0x8a>
	...

0800a754 <_svfiprintf_r>:
 800a754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a758:	4698      	mov	r8, r3
 800a75a:	898b      	ldrh	r3, [r1, #12]
 800a75c:	061b      	lsls	r3, r3, #24
 800a75e:	b09d      	sub	sp, #116	@ 0x74
 800a760:	4607      	mov	r7, r0
 800a762:	460d      	mov	r5, r1
 800a764:	4614      	mov	r4, r2
 800a766:	d510      	bpl.n	800a78a <_svfiprintf_r+0x36>
 800a768:	690b      	ldr	r3, [r1, #16]
 800a76a:	b973      	cbnz	r3, 800a78a <_svfiprintf_r+0x36>
 800a76c:	2140      	movs	r1, #64	@ 0x40
 800a76e:	f7ff fb87 	bl	8009e80 <_malloc_r>
 800a772:	6028      	str	r0, [r5, #0]
 800a774:	6128      	str	r0, [r5, #16]
 800a776:	b930      	cbnz	r0, 800a786 <_svfiprintf_r+0x32>
 800a778:	230c      	movs	r3, #12
 800a77a:	603b      	str	r3, [r7, #0]
 800a77c:	f04f 30ff 	mov.w	r0, #4294967295
 800a780:	b01d      	add	sp, #116	@ 0x74
 800a782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a786:	2340      	movs	r3, #64	@ 0x40
 800a788:	616b      	str	r3, [r5, #20]
 800a78a:	2300      	movs	r3, #0
 800a78c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a78e:	2320      	movs	r3, #32
 800a790:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a794:	f8cd 800c 	str.w	r8, [sp, #12]
 800a798:	2330      	movs	r3, #48	@ 0x30
 800a79a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a938 <_svfiprintf_r+0x1e4>
 800a79e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a7a2:	f04f 0901 	mov.w	r9, #1
 800a7a6:	4623      	mov	r3, r4
 800a7a8:	469a      	mov	sl, r3
 800a7aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a7ae:	b10a      	cbz	r2, 800a7b4 <_svfiprintf_r+0x60>
 800a7b0:	2a25      	cmp	r2, #37	@ 0x25
 800a7b2:	d1f9      	bne.n	800a7a8 <_svfiprintf_r+0x54>
 800a7b4:	ebba 0b04 	subs.w	fp, sl, r4
 800a7b8:	d00b      	beq.n	800a7d2 <_svfiprintf_r+0x7e>
 800a7ba:	465b      	mov	r3, fp
 800a7bc:	4622      	mov	r2, r4
 800a7be:	4629      	mov	r1, r5
 800a7c0:	4638      	mov	r0, r7
 800a7c2:	f7ff ff6b 	bl	800a69c <__ssputs_r>
 800a7c6:	3001      	adds	r0, #1
 800a7c8:	f000 80a7 	beq.w	800a91a <_svfiprintf_r+0x1c6>
 800a7cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a7ce:	445a      	add	r2, fp
 800a7d0:	9209      	str	r2, [sp, #36]	@ 0x24
 800a7d2:	f89a 3000 	ldrb.w	r3, [sl]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	f000 809f 	beq.w	800a91a <_svfiprintf_r+0x1c6>
 800a7dc:	2300      	movs	r3, #0
 800a7de:	f04f 32ff 	mov.w	r2, #4294967295
 800a7e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a7e6:	f10a 0a01 	add.w	sl, sl, #1
 800a7ea:	9304      	str	r3, [sp, #16]
 800a7ec:	9307      	str	r3, [sp, #28]
 800a7ee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a7f2:	931a      	str	r3, [sp, #104]	@ 0x68
 800a7f4:	4654      	mov	r4, sl
 800a7f6:	2205      	movs	r2, #5
 800a7f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7fc:	484e      	ldr	r0, [pc, #312]	@ (800a938 <_svfiprintf_r+0x1e4>)
 800a7fe:	f7f5 fcef 	bl	80001e0 <memchr>
 800a802:	9a04      	ldr	r2, [sp, #16]
 800a804:	b9d8      	cbnz	r0, 800a83e <_svfiprintf_r+0xea>
 800a806:	06d0      	lsls	r0, r2, #27
 800a808:	bf44      	itt	mi
 800a80a:	2320      	movmi	r3, #32
 800a80c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a810:	0711      	lsls	r1, r2, #28
 800a812:	bf44      	itt	mi
 800a814:	232b      	movmi	r3, #43	@ 0x2b
 800a816:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a81a:	f89a 3000 	ldrb.w	r3, [sl]
 800a81e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a820:	d015      	beq.n	800a84e <_svfiprintf_r+0xfa>
 800a822:	9a07      	ldr	r2, [sp, #28]
 800a824:	4654      	mov	r4, sl
 800a826:	2000      	movs	r0, #0
 800a828:	f04f 0c0a 	mov.w	ip, #10
 800a82c:	4621      	mov	r1, r4
 800a82e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a832:	3b30      	subs	r3, #48	@ 0x30
 800a834:	2b09      	cmp	r3, #9
 800a836:	d94b      	bls.n	800a8d0 <_svfiprintf_r+0x17c>
 800a838:	b1b0      	cbz	r0, 800a868 <_svfiprintf_r+0x114>
 800a83a:	9207      	str	r2, [sp, #28]
 800a83c:	e014      	b.n	800a868 <_svfiprintf_r+0x114>
 800a83e:	eba0 0308 	sub.w	r3, r0, r8
 800a842:	fa09 f303 	lsl.w	r3, r9, r3
 800a846:	4313      	orrs	r3, r2
 800a848:	9304      	str	r3, [sp, #16]
 800a84a:	46a2      	mov	sl, r4
 800a84c:	e7d2      	b.n	800a7f4 <_svfiprintf_r+0xa0>
 800a84e:	9b03      	ldr	r3, [sp, #12]
 800a850:	1d19      	adds	r1, r3, #4
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	9103      	str	r1, [sp, #12]
 800a856:	2b00      	cmp	r3, #0
 800a858:	bfbb      	ittet	lt
 800a85a:	425b      	neglt	r3, r3
 800a85c:	f042 0202 	orrlt.w	r2, r2, #2
 800a860:	9307      	strge	r3, [sp, #28]
 800a862:	9307      	strlt	r3, [sp, #28]
 800a864:	bfb8      	it	lt
 800a866:	9204      	strlt	r2, [sp, #16]
 800a868:	7823      	ldrb	r3, [r4, #0]
 800a86a:	2b2e      	cmp	r3, #46	@ 0x2e
 800a86c:	d10a      	bne.n	800a884 <_svfiprintf_r+0x130>
 800a86e:	7863      	ldrb	r3, [r4, #1]
 800a870:	2b2a      	cmp	r3, #42	@ 0x2a
 800a872:	d132      	bne.n	800a8da <_svfiprintf_r+0x186>
 800a874:	9b03      	ldr	r3, [sp, #12]
 800a876:	1d1a      	adds	r2, r3, #4
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	9203      	str	r2, [sp, #12]
 800a87c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a880:	3402      	adds	r4, #2
 800a882:	9305      	str	r3, [sp, #20]
 800a884:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a948 <_svfiprintf_r+0x1f4>
 800a888:	7821      	ldrb	r1, [r4, #0]
 800a88a:	2203      	movs	r2, #3
 800a88c:	4650      	mov	r0, sl
 800a88e:	f7f5 fca7 	bl	80001e0 <memchr>
 800a892:	b138      	cbz	r0, 800a8a4 <_svfiprintf_r+0x150>
 800a894:	9b04      	ldr	r3, [sp, #16]
 800a896:	eba0 000a 	sub.w	r0, r0, sl
 800a89a:	2240      	movs	r2, #64	@ 0x40
 800a89c:	4082      	lsls	r2, r0
 800a89e:	4313      	orrs	r3, r2
 800a8a0:	3401      	adds	r4, #1
 800a8a2:	9304      	str	r3, [sp, #16]
 800a8a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8a8:	4824      	ldr	r0, [pc, #144]	@ (800a93c <_svfiprintf_r+0x1e8>)
 800a8aa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a8ae:	2206      	movs	r2, #6
 800a8b0:	f7f5 fc96 	bl	80001e0 <memchr>
 800a8b4:	2800      	cmp	r0, #0
 800a8b6:	d036      	beq.n	800a926 <_svfiprintf_r+0x1d2>
 800a8b8:	4b21      	ldr	r3, [pc, #132]	@ (800a940 <_svfiprintf_r+0x1ec>)
 800a8ba:	bb1b      	cbnz	r3, 800a904 <_svfiprintf_r+0x1b0>
 800a8bc:	9b03      	ldr	r3, [sp, #12]
 800a8be:	3307      	adds	r3, #7
 800a8c0:	f023 0307 	bic.w	r3, r3, #7
 800a8c4:	3308      	adds	r3, #8
 800a8c6:	9303      	str	r3, [sp, #12]
 800a8c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8ca:	4433      	add	r3, r6
 800a8cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8ce:	e76a      	b.n	800a7a6 <_svfiprintf_r+0x52>
 800a8d0:	fb0c 3202 	mla	r2, ip, r2, r3
 800a8d4:	460c      	mov	r4, r1
 800a8d6:	2001      	movs	r0, #1
 800a8d8:	e7a8      	b.n	800a82c <_svfiprintf_r+0xd8>
 800a8da:	2300      	movs	r3, #0
 800a8dc:	3401      	adds	r4, #1
 800a8de:	9305      	str	r3, [sp, #20]
 800a8e0:	4619      	mov	r1, r3
 800a8e2:	f04f 0c0a 	mov.w	ip, #10
 800a8e6:	4620      	mov	r0, r4
 800a8e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a8ec:	3a30      	subs	r2, #48	@ 0x30
 800a8ee:	2a09      	cmp	r2, #9
 800a8f0:	d903      	bls.n	800a8fa <_svfiprintf_r+0x1a6>
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d0c6      	beq.n	800a884 <_svfiprintf_r+0x130>
 800a8f6:	9105      	str	r1, [sp, #20]
 800a8f8:	e7c4      	b.n	800a884 <_svfiprintf_r+0x130>
 800a8fa:	fb0c 2101 	mla	r1, ip, r1, r2
 800a8fe:	4604      	mov	r4, r0
 800a900:	2301      	movs	r3, #1
 800a902:	e7f0      	b.n	800a8e6 <_svfiprintf_r+0x192>
 800a904:	ab03      	add	r3, sp, #12
 800a906:	9300      	str	r3, [sp, #0]
 800a908:	462a      	mov	r2, r5
 800a90a:	4b0e      	ldr	r3, [pc, #56]	@ (800a944 <_svfiprintf_r+0x1f0>)
 800a90c:	a904      	add	r1, sp, #16
 800a90e:	4638      	mov	r0, r7
 800a910:	f7fd fe84 	bl	800861c <_printf_float>
 800a914:	1c42      	adds	r2, r0, #1
 800a916:	4606      	mov	r6, r0
 800a918:	d1d6      	bne.n	800a8c8 <_svfiprintf_r+0x174>
 800a91a:	89ab      	ldrh	r3, [r5, #12]
 800a91c:	065b      	lsls	r3, r3, #25
 800a91e:	f53f af2d 	bmi.w	800a77c <_svfiprintf_r+0x28>
 800a922:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a924:	e72c      	b.n	800a780 <_svfiprintf_r+0x2c>
 800a926:	ab03      	add	r3, sp, #12
 800a928:	9300      	str	r3, [sp, #0]
 800a92a:	462a      	mov	r2, r5
 800a92c:	4b05      	ldr	r3, [pc, #20]	@ (800a944 <_svfiprintf_r+0x1f0>)
 800a92e:	a904      	add	r1, sp, #16
 800a930:	4638      	mov	r0, r7
 800a932:	f7fe f90b 	bl	8008b4c <_printf_i>
 800a936:	e7ed      	b.n	800a914 <_svfiprintf_r+0x1c0>
 800a938:	0800c868 	.word	0x0800c868
 800a93c:	0800c872 	.word	0x0800c872
 800a940:	0800861d 	.word	0x0800861d
 800a944:	0800a69d 	.word	0x0800a69d
 800a948:	0800c86e 	.word	0x0800c86e

0800a94c <__sflush_r>:
 800a94c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a950:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a954:	0716      	lsls	r6, r2, #28
 800a956:	4605      	mov	r5, r0
 800a958:	460c      	mov	r4, r1
 800a95a:	d454      	bmi.n	800aa06 <__sflush_r+0xba>
 800a95c:	684b      	ldr	r3, [r1, #4]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	dc02      	bgt.n	800a968 <__sflush_r+0x1c>
 800a962:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a964:	2b00      	cmp	r3, #0
 800a966:	dd48      	ble.n	800a9fa <__sflush_r+0xae>
 800a968:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a96a:	2e00      	cmp	r6, #0
 800a96c:	d045      	beq.n	800a9fa <__sflush_r+0xae>
 800a96e:	2300      	movs	r3, #0
 800a970:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a974:	682f      	ldr	r7, [r5, #0]
 800a976:	6a21      	ldr	r1, [r4, #32]
 800a978:	602b      	str	r3, [r5, #0]
 800a97a:	d030      	beq.n	800a9de <__sflush_r+0x92>
 800a97c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a97e:	89a3      	ldrh	r3, [r4, #12]
 800a980:	0759      	lsls	r1, r3, #29
 800a982:	d505      	bpl.n	800a990 <__sflush_r+0x44>
 800a984:	6863      	ldr	r3, [r4, #4]
 800a986:	1ad2      	subs	r2, r2, r3
 800a988:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a98a:	b10b      	cbz	r3, 800a990 <__sflush_r+0x44>
 800a98c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a98e:	1ad2      	subs	r2, r2, r3
 800a990:	2300      	movs	r3, #0
 800a992:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a994:	6a21      	ldr	r1, [r4, #32]
 800a996:	4628      	mov	r0, r5
 800a998:	47b0      	blx	r6
 800a99a:	1c43      	adds	r3, r0, #1
 800a99c:	89a3      	ldrh	r3, [r4, #12]
 800a99e:	d106      	bne.n	800a9ae <__sflush_r+0x62>
 800a9a0:	6829      	ldr	r1, [r5, #0]
 800a9a2:	291d      	cmp	r1, #29
 800a9a4:	d82b      	bhi.n	800a9fe <__sflush_r+0xb2>
 800a9a6:	4a2a      	ldr	r2, [pc, #168]	@ (800aa50 <__sflush_r+0x104>)
 800a9a8:	410a      	asrs	r2, r1
 800a9aa:	07d6      	lsls	r6, r2, #31
 800a9ac:	d427      	bmi.n	800a9fe <__sflush_r+0xb2>
 800a9ae:	2200      	movs	r2, #0
 800a9b0:	6062      	str	r2, [r4, #4]
 800a9b2:	04d9      	lsls	r1, r3, #19
 800a9b4:	6922      	ldr	r2, [r4, #16]
 800a9b6:	6022      	str	r2, [r4, #0]
 800a9b8:	d504      	bpl.n	800a9c4 <__sflush_r+0x78>
 800a9ba:	1c42      	adds	r2, r0, #1
 800a9bc:	d101      	bne.n	800a9c2 <__sflush_r+0x76>
 800a9be:	682b      	ldr	r3, [r5, #0]
 800a9c0:	b903      	cbnz	r3, 800a9c4 <__sflush_r+0x78>
 800a9c2:	6560      	str	r0, [r4, #84]	@ 0x54
 800a9c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a9c6:	602f      	str	r7, [r5, #0]
 800a9c8:	b1b9      	cbz	r1, 800a9fa <__sflush_r+0xae>
 800a9ca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a9ce:	4299      	cmp	r1, r3
 800a9d0:	d002      	beq.n	800a9d8 <__sflush_r+0x8c>
 800a9d2:	4628      	mov	r0, r5
 800a9d4:	f7ff f9e0 	bl	8009d98 <_free_r>
 800a9d8:	2300      	movs	r3, #0
 800a9da:	6363      	str	r3, [r4, #52]	@ 0x34
 800a9dc:	e00d      	b.n	800a9fa <__sflush_r+0xae>
 800a9de:	2301      	movs	r3, #1
 800a9e0:	4628      	mov	r0, r5
 800a9e2:	47b0      	blx	r6
 800a9e4:	4602      	mov	r2, r0
 800a9e6:	1c50      	adds	r0, r2, #1
 800a9e8:	d1c9      	bne.n	800a97e <__sflush_r+0x32>
 800a9ea:	682b      	ldr	r3, [r5, #0]
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d0c6      	beq.n	800a97e <__sflush_r+0x32>
 800a9f0:	2b1d      	cmp	r3, #29
 800a9f2:	d001      	beq.n	800a9f8 <__sflush_r+0xac>
 800a9f4:	2b16      	cmp	r3, #22
 800a9f6:	d11e      	bne.n	800aa36 <__sflush_r+0xea>
 800a9f8:	602f      	str	r7, [r5, #0]
 800a9fa:	2000      	movs	r0, #0
 800a9fc:	e022      	b.n	800aa44 <__sflush_r+0xf8>
 800a9fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aa02:	b21b      	sxth	r3, r3
 800aa04:	e01b      	b.n	800aa3e <__sflush_r+0xf2>
 800aa06:	690f      	ldr	r7, [r1, #16]
 800aa08:	2f00      	cmp	r7, #0
 800aa0a:	d0f6      	beq.n	800a9fa <__sflush_r+0xae>
 800aa0c:	0793      	lsls	r3, r2, #30
 800aa0e:	680e      	ldr	r6, [r1, #0]
 800aa10:	bf08      	it	eq
 800aa12:	694b      	ldreq	r3, [r1, #20]
 800aa14:	600f      	str	r7, [r1, #0]
 800aa16:	bf18      	it	ne
 800aa18:	2300      	movne	r3, #0
 800aa1a:	eba6 0807 	sub.w	r8, r6, r7
 800aa1e:	608b      	str	r3, [r1, #8]
 800aa20:	f1b8 0f00 	cmp.w	r8, #0
 800aa24:	dde9      	ble.n	800a9fa <__sflush_r+0xae>
 800aa26:	6a21      	ldr	r1, [r4, #32]
 800aa28:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800aa2a:	4643      	mov	r3, r8
 800aa2c:	463a      	mov	r2, r7
 800aa2e:	4628      	mov	r0, r5
 800aa30:	47b0      	blx	r6
 800aa32:	2800      	cmp	r0, #0
 800aa34:	dc08      	bgt.n	800aa48 <__sflush_r+0xfc>
 800aa36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aa3e:	81a3      	strh	r3, [r4, #12]
 800aa40:	f04f 30ff 	mov.w	r0, #4294967295
 800aa44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa48:	4407      	add	r7, r0
 800aa4a:	eba8 0800 	sub.w	r8, r8, r0
 800aa4e:	e7e7      	b.n	800aa20 <__sflush_r+0xd4>
 800aa50:	dfbffffe 	.word	0xdfbffffe

0800aa54 <_fflush_r>:
 800aa54:	b538      	push	{r3, r4, r5, lr}
 800aa56:	690b      	ldr	r3, [r1, #16]
 800aa58:	4605      	mov	r5, r0
 800aa5a:	460c      	mov	r4, r1
 800aa5c:	b913      	cbnz	r3, 800aa64 <_fflush_r+0x10>
 800aa5e:	2500      	movs	r5, #0
 800aa60:	4628      	mov	r0, r5
 800aa62:	bd38      	pop	{r3, r4, r5, pc}
 800aa64:	b118      	cbz	r0, 800aa6e <_fflush_r+0x1a>
 800aa66:	6a03      	ldr	r3, [r0, #32]
 800aa68:	b90b      	cbnz	r3, 800aa6e <_fflush_r+0x1a>
 800aa6a:	f7fe fa1b 	bl	8008ea4 <__sinit>
 800aa6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d0f3      	beq.n	800aa5e <_fflush_r+0xa>
 800aa76:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800aa78:	07d0      	lsls	r0, r2, #31
 800aa7a:	d404      	bmi.n	800aa86 <_fflush_r+0x32>
 800aa7c:	0599      	lsls	r1, r3, #22
 800aa7e:	d402      	bmi.n	800aa86 <_fflush_r+0x32>
 800aa80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aa82:	f7fe fb3a 	bl	80090fa <__retarget_lock_acquire_recursive>
 800aa86:	4628      	mov	r0, r5
 800aa88:	4621      	mov	r1, r4
 800aa8a:	f7ff ff5f 	bl	800a94c <__sflush_r>
 800aa8e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aa90:	07da      	lsls	r2, r3, #31
 800aa92:	4605      	mov	r5, r0
 800aa94:	d4e4      	bmi.n	800aa60 <_fflush_r+0xc>
 800aa96:	89a3      	ldrh	r3, [r4, #12]
 800aa98:	059b      	lsls	r3, r3, #22
 800aa9a:	d4e1      	bmi.n	800aa60 <_fflush_r+0xc>
 800aa9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aa9e:	f7fe fb2d 	bl	80090fc <__retarget_lock_release_recursive>
 800aaa2:	e7dd      	b.n	800aa60 <_fflush_r+0xc>

0800aaa4 <memmove>:
 800aaa4:	4288      	cmp	r0, r1
 800aaa6:	b510      	push	{r4, lr}
 800aaa8:	eb01 0402 	add.w	r4, r1, r2
 800aaac:	d902      	bls.n	800aab4 <memmove+0x10>
 800aaae:	4284      	cmp	r4, r0
 800aab0:	4623      	mov	r3, r4
 800aab2:	d807      	bhi.n	800aac4 <memmove+0x20>
 800aab4:	1e43      	subs	r3, r0, #1
 800aab6:	42a1      	cmp	r1, r4
 800aab8:	d008      	beq.n	800aacc <memmove+0x28>
 800aaba:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aabe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aac2:	e7f8      	b.n	800aab6 <memmove+0x12>
 800aac4:	4402      	add	r2, r0
 800aac6:	4601      	mov	r1, r0
 800aac8:	428a      	cmp	r2, r1
 800aaca:	d100      	bne.n	800aace <memmove+0x2a>
 800aacc:	bd10      	pop	{r4, pc}
 800aace:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aad2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aad6:	e7f7      	b.n	800aac8 <memmove+0x24>

0800aad8 <_sbrk_r>:
 800aad8:	b538      	push	{r3, r4, r5, lr}
 800aada:	4d06      	ldr	r5, [pc, #24]	@ (800aaf4 <_sbrk_r+0x1c>)
 800aadc:	2300      	movs	r3, #0
 800aade:	4604      	mov	r4, r0
 800aae0:	4608      	mov	r0, r1
 800aae2:	602b      	str	r3, [r5, #0]
 800aae4:	f7f7 f810 	bl	8001b08 <_sbrk>
 800aae8:	1c43      	adds	r3, r0, #1
 800aaea:	d102      	bne.n	800aaf2 <_sbrk_r+0x1a>
 800aaec:	682b      	ldr	r3, [r5, #0]
 800aaee:	b103      	cbz	r3, 800aaf2 <_sbrk_r+0x1a>
 800aaf0:	6023      	str	r3, [r4, #0]
 800aaf2:	bd38      	pop	{r3, r4, r5, pc}
 800aaf4:	200006d0 	.word	0x200006d0

0800aaf8 <memcpy>:
 800aaf8:	440a      	add	r2, r1
 800aafa:	4291      	cmp	r1, r2
 800aafc:	f100 33ff 	add.w	r3, r0, #4294967295
 800ab00:	d100      	bne.n	800ab04 <memcpy+0xc>
 800ab02:	4770      	bx	lr
 800ab04:	b510      	push	{r4, lr}
 800ab06:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ab0a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ab0e:	4291      	cmp	r1, r2
 800ab10:	d1f9      	bne.n	800ab06 <memcpy+0xe>
 800ab12:	bd10      	pop	{r4, pc}

0800ab14 <__assert_func>:
 800ab14:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ab16:	4614      	mov	r4, r2
 800ab18:	461a      	mov	r2, r3
 800ab1a:	4b09      	ldr	r3, [pc, #36]	@ (800ab40 <__assert_func+0x2c>)
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	4605      	mov	r5, r0
 800ab20:	68d8      	ldr	r0, [r3, #12]
 800ab22:	b954      	cbnz	r4, 800ab3a <__assert_func+0x26>
 800ab24:	4b07      	ldr	r3, [pc, #28]	@ (800ab44 <__assert_func+0x30>)
 800ab26:	461c      	mov	r4, r3
 800ab28:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ab2c:	9100      	str	r1, [sp, #0]
 800ab2e:	462b      	mov	r3, r5
 800ab30:	4905      	ldr	r1, [pc, #20]	@ (800ab48 <__assert_func+0x34>)
 800ab32:	f000 f86f 	bl	800ac14 <fiprintf>
 800ab36:	f000 f87f 	bl	800ac38 <abort>
 800ab3a:	4b04      	ldr	r3, [pc, #16]	@ (800ab4c <__assert_func+0x38>)
 800ab3c:	e7f4      	b.n	800ab28 <__assert_func+0x14>
 800ab3e:	bf00      	nop
 800ab40:	20000018 	.word	0x20000018
 800ab44:	0800c8be 	.word	0x0800c8be
 800ab48:	0800c890 	.word	0x0800c890
 800ab4c:	0800c883 	.word	0x0800c883

0800ab50 <_calloc_r>:
 800ab50:	b570      	push	{r4, r5, r6, lr}
 800ab52:	fba1 5402 	umull	r5, r4, r1, r2
 800ab56:	b93c      	cbnz	r4, 800ab68 <_calloc_r+0x18>
 800ab58:	4629      	mov	r1, r5
 800ab5a:	f7ff f991 	bl	8009e80 <_malloc_r>
 800ab5e:	4606      	mov	r6, r0
 800ab60:	b928      	cbnz	r0, 800ab6e <_calloc_r+0x1e>
 800ab62:	2600      	movs	r6, #0
 800ab64:	4630      	mov	r0, r6
 800ab66:	bd70      	pop	{r4, r5, r6, pc}
 800ab68:	220c      	movs	r2, #12
 800ab6a:	6002      	str	r2, [r0, #0]
 800ab6c:	e7f9      	b.n	800ab62 <_calloc_r+0x12>
 800ab6e:	462a      	mov	r2, r5
 800ab70:	4621      	mov	r1, r4
 800ab72:	f7fe fa44 	bl	8008ffe <memset>
 800ab76:	e7f5      	b.n	800ab64 <_calloc_r+0x14>

0800ab78 <__ascii_mbtowc>:
 800ab78:	b082      	sub	sp, #8
 800ab7a:	b901      	cbnz	r1, 800ab7e <__ascii_mbtowc+0x6>
 800ab7c:	a901      	add	r1, sp, #4
 800ab7e:	b142      	cbz	r2, 800ab92 <__ascii_mbtowc+0x1a>
 800ab80:	b14b      	cbz	r3, 800ab96 <__ascii_mbtowc+0x1e>
 800ab82:	7813      	ldrb	r3, [r2, #0]
 800ab84:	600b      	str	r3, [r1, #0]
 800ab86:	7812      	ldrb	r2, [r2, #0]
 800ab88:	1e10      	subs	r0, r2, #0
 800ab8a:	bf18      	it	ne
 800ab8c:	2001      	movne	r0, #1
 800ab8e:	b002      	add	sp, #8
 800ab90:	4770      	bx	lr
 800ab92:	4610      	mov	r0, r2
 800ab94:	e7fb      	b.n	800ab8e <__ascii_mbtowc+0x16>
 800ab96:	f06f 0001 	mvn.w	r0, #1
 800ab9a:	e7f8      	b.n	800ab8e <__ascii_mbtowc+0x16>

0800ab9c <_realloc_r>:
 800ab9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aba0:	4680      	mov	r8, r0
 800aba2:	4615      	mov	r5, r2
 800aba4:	460c      	mov	r4, r1
 800aba6:	b921      	cbnz	r1, 800abb2 <_realloc_r+0x16>
 800aba8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800abac:	4611      	mov	r1, r2
 800abae:	f7ff b967 	b.w	8009e80 <_malloc_r>
 800abb2:	b92a      	cbnz	r2, 800abc0 <_realloc_r+0x24>
 800abb4:	f7ff f8f0 	bl	8009d98 <_free_r>
 800abb8:	2400      	movs	r4, #0
 800abba:	4620      	mov	r0, r4
 800abbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800abc0:	f000 f841 	bl	800ac46 <_malloc_usable_size_r>
 800abc4:	4285      	cmp	r5, r0
 800abc6:	4606      	mov	r6, r0
 800abc8:	d802      	bhi.n	800abd0 <_realloc_r+0x34>
 800abca:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800abce:	d8f4      	bhi.n	800abba <_realloc_r+0x1e>
 800abd0:	4629      	mov	r1, r5
 800abd2:	4640      	mov	r0, r8
 800abd4:	f7ff f954 	bl	8009e80 <_malloc_r>
 800abd8:	4607      	mov	r7, r0
 800abda:	2800      	cmp	r0, #0
 800abdc:	d0ec      	beq.n	800abb8 <_realloc_r+0x1c>
 800abde:	42b5      	cmp	r5, r6
 800abe0:	462a      	mov	r2, r5
 800abe2:	4621      	mov	r1, r4
 800abe4:	bf28      	it	cs
 800abe6:	4632      	movcs	r2, r6
 800abe8:	f7ff ff86 	bl	800aaf8 <memcpy>
 800abec:	4621      	mov	r1, r4
 800abee:	4640      	mov	r0, r8
 800abf0:	f7ff f8d2 	bl	8009d98 <_free_r>
 800abf4:	463c      	mov	r4, r7
 800abf6:	e7e0      	b.n	800abba <_realloc_r+0x1e>

0800abf8 <__ascii_wctomb>:
 800abf8:	4603      	mov	r3, r0
 800abfa:	4608      	mov	r0, r1
 800abfc:	b141      	cbz	r1, 800ac10 <__ascii_wctomb+0x18>
 800abfe:	2aff      	cmp	r2, #255	@ 0xff
 800ac00:	d904      	bls.n	800ac0c <__ascii_wctomb+0x14>
 800ac02:	228a      	movs	r2, #138	@ 0x8a
 800ac04:	601a      	str	r2, [r3, #0]
 800ac06:	f04f 30ff 	mov.w	r0, #4294967295
 800ac0a:	4770      	bx	lr
 800ac0c:	700a      	strb	r2, [r1, #0]
 800ac0e:	2001      	movs	r0, #1
 800ac10:	4770      	bx	lr
	...

0800ac14 <fiprintf>:
 800ac14:	b40e      	push	{r1, r2, r3}
 800ac16:	b503      	push	{r0, r1, lr}
 800ac18:	4601      	mov	r1, r0
 800ac1a:	ab03      	add	r3, sp, #12
 800ac1c:	4805      	ldr	r0, [pc, #20]	@ (800ac34 <fiprintf+0x20>)
 800ac1e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac22:	6800      	ldr	r0, [r0, #0]
 800ac24:	9301      	str	r3, [sp, #4]
 800ac26:	f000 f83f 	bl	800aca8 <_vfiprintf_r>
 800ac2a:	b002      	add	sp, #8
 800ac2c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ac30:	b003      	add	sp, #12
 800ac32:	4770      	bx	lr
 800ac34:	20000018 	.word	0x20000018

0800ac38 <abort>:
 800ac38:	b508      	push	{r3, lr}
 800ac3a:	2006      	movs	r0, #6
 800ac3c:	f000 fa08 	bl	800b050 <raise>
 800ac40:	2001      	movs	r0, #1
 800ac42:	f7f6 fee9 	bl	8001a18 <_exit>

0800ac46 <_malloc_usable_size_r>:
 800ac46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac4a:	1f18      	subs	r0, r3, #4
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	bfbc      	itt	lt
 800ac50:	580b      	ldrlt	r3, [r1, r0]
 800ac52:	18c0      	addlt	r0, r0, r3
 800ac54:	4770      	bx	lr

0800ac56 <__sfputc_r>:
 800ac56:	6893      	ldr	r3, [r2, #8]
 800ac58:	3b01      	subs	r3, #1
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	b410      	push	{r4}
 800ac5e:	6093      	str	r3, [r2, #8]
 800ac60:	da08      	bge.n	800ac74 <__sfputc_r+0x1e>
 800ac62:	6994      	ldr	r4, [r2, #24]
 800ac64:	42a3      	cmp	r3, r4
 800ac66:	db01      	blt.n	800ac6c <__sfputc_r+0x16>
 800ac68:	290a      	cmp	r1, #10
 800ac6a:	d103      	bne.n	800ac74 <__sfputc_r+0x1e>
 800ac6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac70:	f000 b932 	b.w	800aed8 <__swbuf_r>
 800ac74:	6813      	ldr	r3, [r2, #0]
 800ac76:	1c58      	adds	r0, r3, #1
 800ac78:	6010      	str	r0, [r2, #0]
 800ac7a:	7019      	strb	r1, [r3, #0]
 800ac7c:	4608      	mov	r0, r1
 800ac7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac82:	4770      	bx	lr

0800ac84 <__sfputs_r>:
 800ac84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac86:	4606      	mov	r6, r0
 800ac88:	460f      	mov	r7, r1
 800ac8a:	4614      	mov	r4, r2
 800ac8c:	18d5      	adds	r5, r2, r3
 800ac8e:	42ac      	cmp	r4, r5
 800ac90:	d101      	bne.n	800ac96 <__sfputs_r+0x12>
 800ac92:	2000      	movs	r0, #0
 800ac94:	e007      	b.n	800aca6 <__sfputs_r+0x22>
 800ac96:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac9a:	463a      	mov	r2, r7
 800ac9c:	4630      	mov	r0, r6
 800ac9e:	f7ff ffda 	bl	800ac56 <__sfputc_r>
 800aca2:	1c43      	adds	r3, r0, #1
 800aca4:	d1f3      	bne.n	800ac8e <__sfputs_r+0xa>
 800aca6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800aca8 <_vfiprintf_r>:
 800aca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acac:	460d      	mov	r5, r1
 800acae:	b09d      	sub	sp, #116	@ 0x74
 800acb0:	4614      	mov	r4, r2
 800acb2:	4698      	mov	r8, r3
 800acb4:	4606      	mov	r6, r0
 800acb6:	b118      	cbz	r0, 800acc0 <_vfiprintf_r+0x18>
 800acb8:	6a03      	ldr	r3, [r0, #32]
 800acba:	b90b      	cbnz	r3, 800acc0 <_vfiprintf_r+0x18>
 800acbc:	f7fe f8f2 	bl	8008ea4 <__sinit>
 800acc0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800acc2:	07d9      	lsls	r1, r3, #31
 800acc4:	d405      	bmi.n	800acd2 <_vfiprintf_r+0x2a>
 800acc6:	89ab      	ldrh	r3, [r5, #12]
 800acc8:	059a      	lsls	r2, r3, #22
 800acca:	d402      	bmi.n	800acd2 <_vfiprintf_r+0x2a>
 800accc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800acce:	f7fe fa14 	bl	80090fa <__retarget_lock_acquire_recursive>
 800acd2:	89ab      	ldrh	r3, [r5, #12]
 800acd4:	071b      	lsls	r3, r3, #28
 800acd6:	d501      	bpl.n	800acdc <_vfiprintf_r+0x34>
 800acd8:	692b      	ldr	r3, [r5, #16]
 800acda:	b99b      	cbnz	r3, 800ad04 <_vfiprintf_r+0x5c>
 800acdc:	4629      	mov	r1, r5
 800acde:	4630      	mov	r0, r6
 800ace0:	f000 f938 	bl	800af54 <__swsetup_r>
 800ace4:	b170      	cbz	r0, 800ad04 <_vfiprintf_r+0x5c>
 800ace6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ace8:	07dc      	lsls	r4, r3, #31
 800acea:	d504      	bpl.n	800acf6 <_vfiprintf_r+0x4e>
 800acec:	f04f 30ff 	mov.w	r0, #4294967295
 800acf0:	b01d      	add	sp, #116	@ 0x74
 800acf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acf6:	89ab      	ldrh	r3, [r5, #12]
 800acf8:	0598      	lsls	r0, r3, #22
 800acfa:	d4f7      	bmi.n	800acec <_vfiprintf_r+0x44>
 800acfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800acfe:	f7fe f9fd 	bl	80090fc <__retarget_lock_release_recursive>
 800ad02:	e7f3      	b.n	800acec <_vfiprintf_r+0x44>
 800ad04:	2300      	movs	r3, #0
 800ad06:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad08:	2320      	movs	r3, #32
 800ad0a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ad0e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ad12:	2330      	movs	r3, #48	@ 0x30
 800ad14:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800aec4 <_vfiprintf_r+0x21c>
 800ad18:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ad1c:	f04f 0901 	mov.w	r9, #1
 800ad20:	4623      	mov	r3, r4
 800ad22:	469a      	mov	sl, r3
 800ad24:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad28:	b10a      	cbz	r2, 800ad2e <_vfiprintf_r+0x86>
 800ad2a:	2a25      	cmp	r2, #37	@ 0x25
 800ad2c:	d1f9      	bne.n	800ad22 <_vfiprintf_r+0x7a>
 800ad2e:	ebba 0b04 	subs.w	fp, sl, r4
 800ad32:	d00b      	beq.n	800ad4c <_vfiprintf_r+0xa4>
 800ad34:	465b      	mov	r3, fp
 800ad36:	4622      	mov	r2, r4
 800ad38:	4629      	mov	r1, r5
 800ad3a:	4630      	mov	r0, r6
 800ad3c:	f7ff ffa2 	bl	800ac84 <__sfputs_r>
 800ad40:	3001      	adds	r0, #1
 800ad42:	f000 80a7 	beq.w	800ae94 <_vfiprintf_r+0x1ec>
 800ad46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ad48:	445a      	add	r2, fp
 800ad4a:	9209      	str	r2, [sp, #36]	@ 0x24
 800ad4c:	f89a 3000 	ldrb.w	r3, [sl]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	f000 809f 	beq.w	800ae94 <_vfiprintf_r+0x1ec>
 800ad56:	2300      	movs	r3, #0
 800ad58:	f04f 32ff 	mov.w	r2, #4294967295
 800ad5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ad60:	f10a 0a01 	add.w	sl, sl, #1
 800ad64:	9304      	str	r3, [sp, #16]
 800ad66:	9307      	str	r3, [sp, #28]
 800ad68:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ad6c:	931a      	str	r3, [sp, #104]	@ 0x68
 800ad6e:	4654      	mov	r4, sl
 800ad70:	2205      	movs	r2, #5
 800ad72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad76:	4853      	ldr	r0, [pc, #332]	@ (800aec4 <_vfiprintf_r+0x21c>)
 800ad78:	f7f5 fa32 	bl	80001e0 <memchr>
 800ad7c:	9a04      	ldr	r2, [sp, #16]
 800ad7e:	b9d8      	cbnz	r0, 800adb8 <_vfiprintf_r+0x110>
 800ad80:	06d1      	lsls	r1, r2, #27
 800ad82:	bf44      	itt	mi
 800ad84:	2320      	movmi	r3, #32
 800ad86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ad8a:	0713      	lsls	r3, r2, #28
 800ad8c:	bf44      	itt	mi
 800ad8e:	232b      	movmi	r3, #43	@ 0x2b
 800ad90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ad94:	f89a 3000 	ldrb.w	r3, [sl]
 800ad98:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad9a:	d015      	beq.n	800adc8 <_vfiprintf_r+0x120>
 800ad9c:	9a07      	ldr	r2, [sp, #28]
 800ad9e:	4654      	mov	r4, sl
 800ada0:	2000      	movs	r0, #0
 800ada2:	f04f 0c0a 	mov.w	ip, #10
 800ada6:	4621      	mov	r1, r4
 800ada8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800adac:	3b30      	subs	r3, #48	@ 0x30
 800adae:	2b09      	cmp	r3, #9
 800adb0:	d94b      	bls.n	800ae4a <_vfiprintf_r+0x1a2>
 800adb2:	b1b0      	cbz	r0, 800ade2 <_vfiprintf_r+0x13a>
 800adb4:	9207      	str	r2, [sp, #28]
 800adb6:	e014      	b.n	800ade2 <_vfiprintf_r+0x13a>
 800adb8:	eba0 0308 	sub.w	r3, r0, r8
 800adbc:	fa09 f303 	lsl.w	r3, r9, r3
 800adc0:	4313      	orrs	r3, r2
 800adc2:	9304      	str	r3, [sp, #16]
 800adc4:	46a2      	mov	sl, r4
 800adc6:	e7d2      	b.n	800ad6e <_vfiprintf_r+0xc6>
 800adc8:	9b03      	ldr	r3, [sp, #12]
 800adca:	1d19      	adds	r1, r3, #4
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	9103      	str	r1, [sp, #12]
 800add0:	2b00      	cmp	r3, #0
 800add2:	bfbb      	ittet	lt
 800add4:	425b      	neglt	r3, r3
 800add6:	f042 0202 	orrlt.w	r2, r2, #2
 800adda:	9307      	strge	r3, [sp, #28]
 800addc:	9307      	strlt	r3, [sp, #28]
 800adde:	bfb8      	it	lt
 800ade0:	9204      	strlt	r2, [sp, #16]
 800ade2:	7823      	ldrb	r3, [r4, #0]
 800ade4:	2b2e      	cmp	r3, #46	@ 0x2e
 800ade6:	d10a      	bne.n	800adfe <_vfiprintf_r+0x156>
 800ade8:	7863      	ldrb	r3, [r4, #1]
 800adea:	2b2a      	cmp	r3, #42	@ 0x2a
 800adec:	d132      	bne.n	800ae54 <_vfiprintf_r+0x1ac>
 800adee:	9b03      	ldr	r3, [sp, #12]
 800adf0:	1d1a      	adds	r2, r3, #4
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	9203      	str	r2, [sp, #12]
 800adf6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800adfa:	3402      	adds	r4, #2
 800adfc:	9305      	str	r3, [sp, #20]
 800adfe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800aed4 <_vfiprintf_r+0x22c>
 800ae02:	7821      	ldrb	r1, [r4, #0]
 800ae04:	2203      	movs	r2, #3
 800ae06:	4650      	mov	r0, sl
 800ae08:	f7f5 f9ea 	bl	80001e0 <memchr>
 800ae0c:	b138      	cbz	r0, 800ae1e <_vfiprintf_r+0x176>
 800ae0e:	9b04      	ldr	r3, [sp, #16]
 800ae10:	eba0 000a 	sub.w	r0, r0, sl
 800ae14:	2240      	movs	r2, #64	@ 0x40
 800ae16:	4082      	lsls	r2, r0
 800ae18:	4313      	orrs	r3, r2
 800ae1a:	3401      	adds	r4, #1
 800ae1c:	9304      	str	r3, [sp, #16]
 800ae1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae22:	4829      	ldr	r0, [pc, #164]	@ (800aec8 <_vfiprintf_r+0x220>)
 800ae24:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ae28:	2206      	movs	r2, #6
 800ae2a:	f7f5 f9d9 	bl	80001e0 <memchr>
 800ae2e:	2800      	cmp	r0, #0
 800ae30:	d03f      	beq.n	800aeb2 <_vfiprintf_r+0x20a>
 800ae32:	4b26      	ldr	r3, [pc, #152]	@ (800aecc <_vfiprintf_r+0x224>)
 800ae34:	bb1b      	cbnz	r3, 800ae7e <_vfiprintf_r+0x1d6>
 800ae36:	9b03      	ldr	r3, [sp, #12]
 800ae38:	3307      	adds	r3, #7
 800ae3a:	f023 0307 	bic.w	r3, r3, #7
 800ae3e:	3308      	adds	r3, #8
 800ae40:	9303      	str	r3, [sp, #12]
 800ae42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae44:	443b      	add	r3, r7
 800ae46:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae48:	e76a      	b.n	800ad20 <_vfiprintf_r+0x78>
 800ae4a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ae4e:	460c      	mov	r4, r1
 800ae50:	2001      	movs	r0, #1
 800ae52:	e7a8      	b.n	800ada6 <_vfiprintf_r+0xfe>
 800ae54:	2300      	movs	r3, #0
 800ae56:	3401      	adds	r4, #1
 800ae58:	9305      	str	r3, [sp, #20]
 800ae5a:	4619      	mov	r1, r3
 800ae5c:	f04f 0c0a 	mov.w	ip, #10
 800ae60:	4620      	mov	r0, r4
 800ae62:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae66:	3a30      	subs	r2, #48	@ 0x30
 800ae68:	2a09      	cmp	r2, #9
 800ae6a:	d903      	bls.n	800ae74 <_vfiprintf_r+0x1cc>
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d0c6      	beq.n	800adfe <_vfiprintf_r+0x156>
 800ae70:	9105      	str	r1, [sp, #20]
 800ae72:	e7c4      	b.n	800adfe <_vfiprintf_r+0x156>
 800ae74:	fb0c 2101 	mla	r1, ip, r1, r2
 800ae78:	4604      	mov	r4, r0
 800ae7a:	2301      	movs	r3, #1
 800ae7c:	e7f0      	b.n	800ae60 <_vfiprintf_r+0x1b8>
 800ae7e:	ab03      	add	r3, sp, #12
 800ae80:	9300      	str	r3, [sp, #0]
 800ae82:	462a      	mov	r2, r5
 800ae84:	4b12      	ldr	r3, [pc, #72]	@ (800aed0 <_vfiprintf_r+0x228>)
 800ae86:	a904      	add	r1, sp, #16
 800ae88:	4630      	mov	r0, r6
 800ae8a:	f7fd fbc7 	bl	800861c <_printf_float>
 800ae8e:	4607      	mov	r7, r0
 800ae90:	1c78      	adds	r0, r7, #1
 800ae92:	d1d6      	bne.n	800ae42 <_vfiprintf_r+0x19a>
 800ae94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ae96:	07d9      	lsls	r1, r3, #31
 800ae98:	d405      	bmi.n	800aea6 <_vfiprintf_r+0x1fe>
 800ae9a:	89ab      	ldrh	r3, [r5, #12]
 800ae9c:	059a      	lsls	r2, r3, #22
 800ae9e:	d402      	bmi.n	800aea6 <_vfiprintf_r+0x1fe>
 800aea0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aea2:	f7fe f92b 	bl	80090fc <__retarget_lock_release_recursive>
 800aea6:	89ab      	ldrh	r3, [r5, #12]
 800aea8:	065b      	lsls	r3, r3, #25
 800aeaa:	f53f af1f 	bmi.w	800acec <_vfiprintf_r+0x44>
 800aeae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aeb0:	e71e      	b.n	800acf0 <_vfiprintf_r+0x48>
 800aeb2:	ab03      	add	r3, sp, #12
 800aeb4:	9300      	str	r3, [sp, #0]
 800aeb6:	462a      	mov	r2, r5
 800aeb8:	4b05      	ldr	r3, [pc, #20]	@ (800aed0 <_vfiprintf_r+0x228>)
 800aeba:	a904      	add	r1, sp, #16
 800aebc:	4630      	mov	r0, r6
 800aebe:	f7fd fe45 	bl	8008b4c <_printf_i>
 800aec2:	e7e4      	b.n	800ae8e <_vfiprintf_r+0x1e6>
 800aec4:	0800c868 	.word	0x0800c868
 800aec8:	0800c872 	.word	0x0800c872
 800aecc:	0800861d 	.word	0x0800861d
 800aed0:	0800ac85 	.word	0x0800ac85
 800aed4:	0800c86e 	.word	0x0800c86e

0800aed8 <__swbuf_r>:
 800aed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aeda:	460e      	mov	r6, r1
 800aedc:	4614      	mov	r4, r2
 800aede:	4605      	mov	r5, r0
 800aee0:	b118      	cbz	r0, 800aeea <__swbuf_r+0x12>
 800aee2:	6a03      	ldr	r3, [r0, #32]
 800aee4:	b90b      	cbnz	r3, 800aeea <__swbuf_r+0x12>
 800aee6:	f7fd ffdd 	bl	8008ea4 <__sinit>
 800aeea:	69a3      	ldr	r3, [r4, #24]
 800aeec:	60a3      	str	r3, [r4, #8]
 800aeee:	89a3      	ldrh	r3, [r4, #12]
 800aef0:	071a      	lsls	r2, r3, #28
 800aef2:	d501      	bpl.n	800aef8 <__swbuf_r+0x20>
 800aef4:	6923      	ldr	r3, [r4, #16]
 800aef6:	b943      	cbnz	r3, 800af0a <__swbuf_r+0x32>
 800aef8:	4621      	mov	r1, r4
 800aefa:	4628      	mov	r0, r5
 800aefc:	f000 f82a 	bl	800af54 <__swsetup_r>
 800af00:	b118      	cbz	r0, 800af0a <__swbuf_r+0x32>
 800af02:	f04f 37ff 	mov.w	r7, #4294967295
 800af06:	4638      	mov	r0, r7
 800af08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af0a:	6823      	ldr	r3, [r4, #0]
 800af0c:	6922      	ldr	r2, [r4, #16]
 800af0e:	1a98      	subs	r0, r3, r2
 800af10:	6963      	ldr	r3, [r4, #20]
 800af12:	b2f6      	uxtb	r6, r6
 800af14:	4283      	cmp	r3, r0
 800af16:	4637      	mov	r7, r6
 800af18:	dc05      	bgt.n	800af26 <__swbuf_r+0x4e>
 800af1a:	4621      	mov	r1, r4
 800af1c:	4628      	mov	r0, r5
 800af1e:	f7ff fd99 	bl	800aa54 <_fflush_r>
 800af22:	2800      	cmp	r0, #0
 800af24:	d1ed      	bne.n	800af02 <__swbuf_r+0x2a>
 800af26:	68a3      	ldr	r3, [r4, #8]
 800af28:	3b01      	subs	r3, #1
 800af2a:	60a3      	str	r3, [r4, #8]
 800af2c:	6823      	ldr	r3, [r4, #0]
 800af2e:	1c5a      	adds	r2, r3, #1
 800af30:	6022      	str	r2, [r4, #0]
 800af32:	701e      	strb	r6, [r3, #0]
 800af34:	6962      	ldr	r2, [r4, #20]
 800af36:	1c43      	adds	r3, r0, #1
 800af38:	429a      	cmp	r2, r3
 800af3a:	d004      	beq.n	800af46 <__swbuf_r+0x6e>
 800af3c:	89a3      	ldrh	r3, [r4, #12]
 800af3e:	07db      	lsls	r3, r3, #31
 800af40:	d5e1      	bpl.n	800af06 <__swbuf_r+0x2e>
 800af42:	2e0a      	cmp	r6, #10
 800af44:	d1df      	bne.n	800af06 <__swbuf_r+0x2e>
 800af46:	4621      	mov	r1, r4
 800af48:	4628      	mov	r0, r5
 800af4a:	f7ff fd83 	bl	800aa54 <_fflush_r>
 800af4e:	2800      	cmp	r0, #0
 800af50:	d0d9      	beq.n	800af06 <__swbuf_r+0x2e>
 800af52:	e7d6      	b.n	800af02 <__swbuf_r+0x2a>

0800af54 <__swsetup_r>:
 800af54:	b538      	push	{r3, r4, r5, lr}
 800af56:	4b29      	ldr	r3, [pc, #164]	@ (800affc <__swsetup_r+0xa8>)
 800af58:	4605      	mov	r5, r0
 800af5a:	6818      	ldr	r0, [r3, #0]
 800af5c:	460c      	mov	r4, r1
 800af5e:	b118      	cbz	r0, 800af68 <__swsetup_r+0x14>
 800af60:	6a03      	ldr	r3, [r0, #32]
 800af62:	b90b      	cbnz	r3, 800af68 <__swsetup_r+0x14>
 800af64:	f7fd ff9e 	bl	8008ea4 <__sinit>
 800af68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af6c:	0719      	lsls	r1, r3, #28
 800af6e:	d422      	bmi.n	800afb6 <__swsetup_r+0x62>
 800af70:	06da      	lsls	r2, r3, #27
 800af72:	d407      	bmi.n	800af84 <__swsetup_r+0x30>
 800af74:	2209      	movs	r2, #9
 800af76:	602a      	str	r2, [r5, #0]
 800af78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af7c:	81a3      	strh	r3, [r4, #12]
 800af7e:	f04f 30ff 	mov.w	r0, #4294967295
 800af82:	e033      	b.n	800afec <__swsetup_r+0x98>
 800af84:	0758      	lsls	r0, r3, #29
 800af86:	d512      	bpl.n	800afae <__swsetup_r+0x5a>
 800af88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800af8a:	b141      	cbz	r1, 800af9e <__swsetup_r+0x4a>
 800af8c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800af90:	4299      	cmp	r1, r3
 800af92:	d002      	beq.n	800af9a <__swsetup_r+0x46>
 800af94:	4628      	mov	r0, r5
 800af96:	f7fe feff 	bl	8009d98 <_free_r>
 800af9a:	2300      	movs	r3, #0
 800af9c:	6363      	str	r3, [r4, #52]	@ 0x34
 800af9e:	89a3      	ldrh	r3, [r4, #12]
 800afa0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800afa4:	81a3      	strh	r3, [r4, #12]
 800afa6:	2300      	movs	r3, #0
 800afa8:	6063      	str	r3, [r4, #4]
 800afaa:	6923      	ldr	r3, [r4, #16]
 800afac:	6023      	str	r3, [r4, #0]
 800afae:	89a3      	ldrh	r3, [r4, #12]
 800afb0:	f043 0308 	orr.w	r3, r3, #8
 800afb4:	81a3      	strh	r3, [r4, #12]
 800afb6:	6923      	ldr	r3, [r4, #16]
 800afb8:	b94b      	cbnz	r3, 800afce <__swsetup_r+0x7a>
 800afba:	89a3      	ldrh	r3, [r4, #12]
 800afbc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800afc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800afc4:	d003      	beq.n	800afce <__swsetup_r+0x7a>
 800afc6:	4621      	mov	r1, r4
 800afc8:	4628      	mov	r0, r5
 800afca:	f000 f883 	bl	800b0d4 <__smakebuf_r>
 800afce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afd2:	f013 0201 	ands.w	r2, r3, #1
 800afd6:	d00a      	beq.n	800afee <__swsetup_r+0x9a>
 800afd8:	2200      	movs	r2, #0
 800afda:	60a2      	str	r2, [r4, #8]
 800afdc:	6962      	ldr	r2, [r4, #20]
 800afde:	4252      	negs	r2, r2
 800afe0:	61a2      	str	r2, [r4, #24]
 800afe2:	6922      	ldr	r2, [r4, #16]
 800afe4:	b942      	cbnz	r2, 800aff8 <__swsetup_r+0xa4>
 800afe6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800afea:	d1c5      	bne.n	800af78 <__swsetup_r+0x24>
 800afec:	bd38      	pop	{r3, r4, r5, pc}
 800afee:	0799      	lsls	r1, r3, #30
 800aff0:	bf58      	it	pl
 800aff2:	6962      	ldrpl	r2, [r4, #20]
 800aff4:	60a2      	str	r2, [r4, #8]
 800aff6:	e7f4      	b.n	800afe2 <__swsetup_r+0x8e>
 800aff8:	2000      	movs	r0, #0
 800affa:	e7f7      	b.n	800afec <__swsetup_r+0x98>
 800affc:	20000018 	.word	0x20000018

0800b000 <_raise_r>:
 800b000:	291f      	cmp	r1, #31
 800b002:	b538      	push	{r3, r4, r5, lr}
 800b004:	4605      	mov	r5, r0
 800b006:	460c      	mov	r4, r1
 800b008:	d904      	bls.n	800b014 <_raise_r+0x14>
 800b00a:	2316      	movs	r3, #22
 800b00c:	6003      	str	r3, [r0, #0]
 800b00e:	f04f 30ff 	mov.w	r0, #4294967295
 800b012:	bd38      	pop	{r3, r4, r5, pc}
 800b014:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b016:	b112      	cbz	r2, 800b01e <_raise_r+0x1e>
 800b018:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b01c:	b94b      	cbnz	r3, 800b032 <_raise_r+0x32>
 800b01e:	4628      	mov	r0, r5
 800b020:	f000 f830 	bl	800b084 <_getpid_r>
 800b024:	4622      	mov	r2, r4
 800b026:	4601      	mov	r1, r0
 800b028:	4628      	mov	r0, r5
 800b02a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b02e:	f000 b817 	b.w	800b060 <_kill_r>
 800b032:	2b01      	cmp	r3, #1
 800b034:	d00a      	beq.n	800b04c <_raise_r+0x4c>
 800b036:	1c59      	adds	r1, r3, #1
 800b038:	d103      	bne.n	800b042 <_raise_r+0x42>
 800b03a:	2316      	movs	r3, #22
 800b03c:	6003      	str	r3, [r0, #0]
 800b03e:	2001      	movs	r0, #1
 800b040:	e7e7      	b.n	800b012 <_raise_r+0x12>
 800b042:	2100      	movs	r1, #0
 800b044:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b048:	4620      	mov	r0, r4
 800b04a:	4798      	blx	r3
 800b04c:	2000      	movs	r0, #0
 800b04e:	e7e0      	b.n	800b012 <_raise_r+0x12>

0800b050 <raise>:
 800b050:	4b02      	ldr	r3, [pc, #8]	@ (800b05c <raise+0xc>)
 800b052:	4601      	mov	r1, r0
 800b054:	6818      	ldr	r0, [r3, #0]
 800b056:	f7ff bfd3 	b.w	800b000 <_raise_r>
 800b05a:	bf00      	nop
 800b05c:	20000018 	.word	0x20000018

0800b060 <_kill_r>:
 800b060:	b538      	push	{r3, r4, r5, lr}
 800b062:	4d07      	ldr	r5, [pc, #28]	@ (800b080 <_kill_r+0x20>)
 800b064:	2300      	movs	r3, #0
 800b066:	4604      	mov	r4, r0
 800b068:	4608      	mov	r0, r1
 800b06a:	4611      	mov	r1, r2
 800b06c:	602b      	str	r3, [r5, #0]
 800b06e:	f7f6 fcc3 	bl	80019f8 <_kill>
 800b072:	1c43      	adds	r3, r0, #1
 800b074:	d102      	bne.n	800b07c <_kill_r+0x1c>
 800b076:	682b      	ldr	r3, [r5, #0]
 800b078:	b103      	cbz	r3, 800b07c <_kill_r+0x1c>
 800b07a:	6023      	str	r3, [r4, #0]
 800b07c:	bd38      	pop	{r3, r4, r5, pc}
 800b07e:	bf00      	nop
 800b080:	200006d0 	.word	0x200006d0

0800b084 <_getpid_r>:
 800b084:	f7f6 bcb0 	b.w	80019e8 <_getpid>

0800b088 <__swhatbuf_r>:
 800b088:	b570      	push	{r4, r5, r6, lr}
 800b08a:	460c      	mov	r4, r1
 800b08c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b090:	2900      	cmp	r1, #0
 800b092:	b096      	sub	sp, #88	@ 0x58
 800b094:	4615      	mov	r5, r2
 800b096:	461e      	mov	r6, r3
 800b098:	da0d      	bge.n	800b0b6 <__swhatbuf_r+0x2e>
 800b09a:	89a3      	ldrh	r3, [r4, #12]
 800b09c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b0a0:	f04f 0100 	mov.w	r1, #0
 800b0a4:	bf14      	ite	ne
 800b0a6:	2340      	movne	r3, #64	@ 0x40
 800b0a8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b0ac:	2000      	movs	r0, #0
 800b0ae:	6031      	str	r1, [r6, #0]
 800b0b0:	602b      	str	r3, [r5, #0]
 800b0b2:	b016      	add	sp, #88	@ 0x58
 800b0b4:	bd70      	pop	{r4, r5, r6, pc}
 800b0b6:	466a      	mov	r2, sp
 800b0b8:	f000 f848 	bl	800b14c <_fstat_r>
 800b0bc:	2800      	cmp	r0, #0
 800b0be:	dbec      	blt.n	800b09a <__swhatbuf_r+0x12>
 800b0c0:	9901      	ldr	r1, [sp, #4]
 800b0c2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b0c6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b0ca:	4259      	negs	r1, r3
 800b0cc:	4159      	adcs	r1, r3
 800b0ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b0d2:	e7eb      	b.n	800b0ac <__swhatbuf_r+0x24>

0800b0d4 <__smakebuf_r>:
 800b0d4:	898b      	ldrh	r3, [r1, #12]
 800b0d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b0d8:	079d      	lsls	r5, r3, #30
 800b0da:	4606      	mov	r6, r0
 800b0dc:	460c      	mov	r4, r1
 800b0de:	d507      	bpl.n	800b0f0 <__smakebuf_r+0x1c>
 800b0e0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b0e4:	6023      	str	r3, [r4, #0]
 800b0e6:	6123      	str	r3, [r4, #16]
 800b0e8:	2301      	movs	r3, #1
 800b0ea:	6163      	str	r3, [r4, #20]
 800b0ec:	b003      	add	sp, #12
 800b0ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b0f0:	ab01      	add	r3, sp, #4
 800b0f2:	466a      	mov	r2, sp
 800b0f4:	f7ff ffc8 	bl	800b088 <__swhatbuf_r>
 800b0f8:	9f00      	ldr	r7, [sp, #0]
 800b0fa:	4605      	mov	r5, r0
 800b0fc:	4639      	mov	r1, r7
 800b0fe:	4630      	mov	r0, r6
 800b100:	f7fe febe 	bl	8009e80 <_malloc_r>
 800b104:	b948      	cbnz	r0, 800b11a <__smakebuf_r+0x46>
 800b106:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b10a:	059a      	lsls	r2, r3, #22
 800b10c:	d4ee      	bmi.n	800b0ec <__smakebuf_r+0x18>
 800b10e:	f023 0303 	bic.w	r3, r3, #3
 800b112:	f043 0302 	orr.w	r3, r3, #2
 800b116:	81a3      	strh	r3, [r4, #12]
 800b118:	e7e2      	b.n	800b0e0 <__smakebuf_r+0xc>
 800b11a:	89a3      	ldrh	r3, [r4, #12]
 800b11c:	6020      	str	r0, [r4, #0]
 800b11e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b122:	81a3      	strh	r3, [r4, #12]
 800b124:	9b01      	ldr	r3, [sp, #4]
 800b126:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b12a:	b15b      	cbz	r3, 800b144 <__smakebuf_r+0x70>
 800b12c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b130:	4630      	mov	r0, r6
 800b132:	f000 f81d 	bl	800b170 <_isatty_r>
 800b136:	b128      	cbz	r0, 800b144 <__smakebuf_r+0x70>
 800b138:	89a3      	ldrh	r3, [r4, #12]
 800b13a:	f023 0303 	bic.w	r3, r3, #3
 800b13e:	f043 0301 	orr.w	r3, r3, #1
 800b142:	81a3      	strh	r3, [r4, #12]
 800b144:	89a3      	ldrh	r3, [r4, #12]
 800b146:	431d      	orrs	r5, r3
 800b148:	81a5      	strh	r5, [r4, #12]
 800b14a:	e7cf      	b.n	800b0ec <__smakebuf_r+0x18>

0800b14c <_fstat_r>:
 800b14c:	b538      	push	{r3, r4, r5, lr}
 800b14e:	4d07      	ldr	r5, [pc, #28]	@ (800b16c <_fstat_r+0x20>)
 800b150:	2300      	movs	r3, #0
 800b152:	4604      	mov	r4, r0
 800b154:	4608      	mov	r0, r1
 800b156:	4611      	mov	r1, r2
 800b158:	602b      	str	r3, [r5, #0]
 800b15a:	f7f6 fcad 	bl	8001ab8 <_fstat>
 800b15e:	1c43      	adds	r3, r0, #1
 800b160:	d102      	bne.n	800b168 <_fstat_r+0x1c>
 800b162:	682b      	ldr	r3, [r5, #0]
 800b164:	b103      	cbz	r3, 800b168 <_fstat_r+0x1c>
 800b166:	6023      	str	r3, [r4, #0]
 800b168:	bd38      	pop	{r3, r4, r5, pc}
 800b16a:	bf00      	nop
 800b16c:	200006d0 	.word	0x200006d0

0800b170 <_isatty_r>:
 800b170:	b538      	push	{r3, r4, r5, lr}
 800b172:	4d06      	ldr	r5, [pc, #24]	@ (800b18c <_isatty_r+0x1c>)
 800b174:	2300      	movs	r3, #0
 800b176:	4604      	mov	r4, r0
 800b178:	4608      	mov	r0, r1
 800b17a:	602b      	str	r3, [r5, #0]
 800b17c:	f7f6 fcac 	bl	8001ad8 <_isatty>
 800b180:	1c43      	adds	r3, r0, #1
 800b182:	d102      	bne.n	800b18a <_isatty_r+0x1a>
 800b184:	682b      	ldr	r3, [r5, #0]
 800b186:	b103      	cbz	r3, 800b18a <_isatty_r+0x1a>
 800b188:	6023      	str	r3, [r4, #0]
 800b18a:	bd38      	pop	{r3, r4, r5, pc}
 800b18c:	200006d0 	.word	0x200006d0

0800b190 <log>:
 800b190:	b538      	push	{r3, r4, r5, lr}
 800b192:	ed2d 8b02 	vpush	{d8}
 800b196:	ec55 4b10 	vmov	r4, r5, d0
 800b19a:	f000 f8fd 	bl	800b398 <__ieee754_log>
 800b19e:	4622      	mov	r2, r4
 800b1a0:	462b      	mov	r3, r5
 800b1a2:	4620      	mov	r0, r4
 800b1a4:	4629      	mov	r1, r5
 800b1a6:	eeb0 8a40 	vmov.f32	s16, s0
 800b1aa:	eef0 8a60 	vmov.f32	s17, s1
 800b1ae:	f7f5 fcc5 	bl	8000b3c <__aeabi_dcmpun>
 800b1b2:	b998      	cbnz	r0, 800b1dc <log+0x4c>
 800b1b4:	2200      	movs	r2, #0
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	4620      	mov	r0, r4
 800b1ba:	4629      	mov	r1, r5
 800b1bc:	f7f5 fcb4 	bl	8000b28 <__aeabi_dcmpgt>
 800b1c0:	b960      	cbnz	r0, 800b1dc <log+0x4c>
 800b1c2:	2200      	movs	r2, #0
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	4620      	mov	r0, r4
 800b1c8:	4629      	mov	r1, r5
 800b1ca:	f7f5 fc85 	bl	8000ad8 <__aeabi_dcmpeq>
 800b1ce:	b160      	cbz	r0, 800b1ea <log+0x5a>
 800b1d0:	f7fd ff68 	bl	80090a4 <__errno>
 800b1d4:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 800b200 <log+0x70>
 800b1d8:	2322      	movs	r3, #34	@ 0x22
 800b1da:	6003      	str	r3, [r0, #0]
 800b1dc:	eeb0 0a48 	vmov.f32	s0, s16
 800b1e0:	eef0 0a68 	vmov.f32	s1, s17
 800b1e4:	ecbd 8b02 	vpop	{d8}
 800b1e8:	bd38      	pop	{r3, r4, r5, pc}
 800b1ea:	f7fd ff5b 	bl	80090a4 <__errno>
 800b1ee:	ecbd 8b02 	vpop	{d8}
 800b1f2:	2321      	movs	r3, #33	@ 0x21
 800b1f4:	6003      	str	r3, [r0, #0]
 800b1f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b1fa:	4803      	ldr	r0, [pc, #12]	@ (800b208 <log+0x78>)
 800b1fc:	f000 b8c4 	b.w	800b388 <nan>
 800b200:	00000000 	.word	0x00000000
 800b204:	fff00000 	.word	0xfff00000
 800b208:	0800c8be 	.word	0x0800c8be
 800b20c:	00000000 	.word	0x00000000

0800b210 <log10>:
 800b210:	b538      	push	{r3, r4, r5, lr}
 800b212:	ed2d 8b02 	vpush	{d8}
 800b216:	ec55 4b10 	vmov	r4, r5, d0
 800b21a:	f000 fa75 	bl	800b708 <__ieee754_log10>
 800b21e:	4622      	mov	r2, r4
 800b220:	462b      	mov	r3, r5
 800b222:	4620      	mov	r0, r4
 800b224:	4629      	mov	r1, r5
 800b226:	eeb0 8a40 	vmov.f32	s16, s0
 800b22a:	eef0 8a60 	vmov.f32	s17, s1
 800b22e:	f7f5 fc85 	bl	8000b3c <__aeabi_dcmpun>
 800b232:	b998      	cbnz	r0, 800b25c <log10+0x4c>
 800b234:	2200      	movs	r2, #0
 800b236:	2300      	movs	r3, #0
 800b238:	4620      	mov	r0, r4
 800b23a:	4629      	mov	r1, r5
 800b23c:	f7f5 fc60 	bl	8000b00 <__aeabi_dcmple>
 800b240:	b160      	cbz	r0, 800b25c <log10+0x4c>
 800b242:	2200      	movs	r2, #0
 800b244:	2300      	movs	r3, #0
 800b246:	4620      	mov	r0, r4
 800b248:	4629      	mov	r1, r5
 800b24a:	f7f5 fc45 	bl	8000ad8 <__aeabi_dcmpeq>
 800b24e:	b160      	cbz	r0, 800b26a <log10+0x5a>
 800b250:	f7fd ff28 	bl	80090a4 <__errno>
 800b254:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 800b280 <log10+0x70>
 800b258:	2322      	movs	r3, #34	@ 0x22
 800b25a:	6003      	str	r3, [r0, #0]
 800b25c:	eeb0 0a48 	vmov.f32	s0, s16
 800b260:	eef0 0a68 	vmov.f32	s1, s17
 800b264:	ecbd 8b02 	vpop	{d8}
 800b268:	bd38      	pop	{r3, r4, r5, pc}
 800b26a:	f7fd ff1b 	bl	80090a4 <__errno>
 800b26e:	ecbd 8b02 	vpop	{d8}
 800b272:	2321      	movs	r3, #33	@ 0x21
 800b274:	6003      	str	r3, [r0, #0]
 800b276:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b27a:	4803      	ldr	r0, [pc, #12]	@ (800b288 <log10+0x78>)
 800b27c:	f000 b884 	b.w	800b388 <nan>
 800b280:	00000000 	.word	0x00000000
 800b284:	fff00000 	.word	0xfff00000
 800b288:	0800c8be 	.word	0x0800c8be

0800b28c <pow>:
 800b28c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b28e:	ed2d 8b02 	vpush	{d8}
 800b292:	eeb0 8a40 	vmov.f32	s16, s0
 800b296:	eef0 8a60 	vmov.f32	s17, s1
 800b29a:	ec55 4b11 	vmov	r4, r5, d1
 800b29e:	f000 fabf 	bl	800b820 <__ieee754_pow>
 800b2a2:	4622      	mov	r2, r4
 800b2a4:	462b      	mov	r3, r5
 800b2a6:	4620      	mov	r0, r4
 800b2a8:	4629      	mov	r1, r5
 800b2aa:	ec57 6b10 	vmov	r6, r7, d0
 800b2ae:	f7f5 fc45 	bl	8000b3c <__aeabi_dcmpun>
 800b2b2:	2800      	cmp	r0, #0
 800b2b4:	d13b      	bne.n	800b32e <pow+0xa2>
 800b2b6:	ec51 0b18 	vmov	r0, r1, d8
 800b2ba:	2200      	movs	r2, #0
 800b2bc:	2300      	movs	r3, #0
 800b2be:	f7f5 fc0b 	bl	8000ad8 <__aeabi_dcmpeq>
 800b2c2:	b1b8      	cbz	r0, 800b2f4 <pow+0x68>
 800b2c4:	2200      	movs	r2, #0
 800b2c6:	2300      	movs	r3, #0
 800b2c8:	4620      	mov	r0, r4
 800b2ca:	4629      	mov	r1, r5
 800b2cc:	f7f5 fc04 	bl	8000ad8 <__aeabi_dcmpeq>
 800b2d0:	2800      	cmp	r0, #0
 800b2d2:	d146      	bne.n	800b362 <pow+0xd6>
 800b2d4:	ec45 4b10 	vmov	d0, r4, r5
 800b2d8:	f000 f848 	bl	800b36c <finite>
 800b2dc:	b338      	cbz	r0, 800b32e <pow+0xa2>
 800b2de:	2200      	movs	r2, #0
 800b2e0:	2300      	movs	r3, #0
 800b2e2:	4620      	mov	r0, r4
 800b2e4:	4629      	mov	r1, r5
 800b2e6:	f7f5 fc01 	bl	8000aec <__aeabi_dcmplt>
 800b2ea:	b300      	cbz	r0, 800b32e <pow+0xa2>
 800b2ec:	f7fd feda 	bl	80090a4 <__errno>
 800b2f0:	2322      	movs	r3, #34	@ 0x22
 800b2f2:	e01b      	b.n	800b32c <pow+0xa0>
 800b2f4:	ec47 6b10 	vmov	d0, r6, r7
 800b2f8:	f000 f838 	bl	800b36c <finite>
 800b2fc:	b9e0      	cbnz	r0, 800b338 <pow+0xac>
 800b2fe:	eeb0 0a48 	vmov.f32	s0, s16
 800b302:	eef0 0a68 	vmov.f32	s1, s17
 800b306:	f000 f831 	bl	800b36c <finite>
 800b30a:	b1a8      	cbz	r0, 800b338 <pow+0xac>
 800b30c:	ec45 4b10 	vmov	d0, r4, r5
 800b310:	f000 f82c 	bl	800b36c <finite>
 800b314:	b180      	cbz	r0, 800b338 <pow+0xac>
 800b316:	4632      	mov	r2, r6
 800b318:	463b      	mov	r3, r7
 800b31a:	4630      	mov	r0, r6
 800b31c:	4639      	mov	r1, r7
 800b31e:	f7f5 fc0d 	bl	8000b3c <__aeabi_dcmpun>
 800b322:	2800      	cmp	r0, #0
 800b324:	d0e2      	beq.n	800b2ec <pow+0x60>
 800b326:	f7fd febd 	bl	80090a4 <__errno>
 800b32a:	2321      	movs	r3, #33	@ 0x21
 800b32c:	6003      	str	r3, [r0, #0]
 800b32e:	ecbd 8b02 	vpop	{d8}
 800b332:	ec47 6b10 	vmov	d0, r6, r7
 800b336:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b338:	2200      	movs	r2, #0
 800b33a:	2300      	movs	r3, #0
 800b33c:	4630      	mov	r0, r6
 800b33e:	4639      	mov	r1, r7
 800b340:	f7f5 fbca 	bl	8000ad8 <__aeabi_dcmpeq>
 800b344:	2800      	cmp	r0, #0
 800b346:	d0f2      	beq.n	800b32e <pow+0xa2>
 800b348:	eeb0 0a48 	vmov.f32	s0, s16
 800b34c:	eef0 0a68 	vmov.f32	s1, s17
 800b350:	f000 f80c 	bl	800b36c <finite>
 800b354:	2800      	cmp	r0, #0
 800b356:	d0ea      	beq.n	800b32e <pow+0xa2>
 800b358:	ec45 4b10 	vmov	d0, r4, r5
 800b35c:	f000 f806 	bl	800b36c <finite>
 800b360:	e7c3      	b.n	800b2ea <pow+0x5e>
 800b362:	4f01      	ldr	r7, [pc, #4]	@ (800b368 <pow+0xdc>)
 800b364:	2600      	movs	r6, #0
 800b366:	e7e2      	b.n	800b32e <pow+0xa2>
 800b368:	3ff00000 	.word	0x3ff00000

0800b36c <finite>:
 800b36c:	b082      	sub	sp, #8
 800b36e:	ed8d 0b00 	vstr	d0, [sp]
 800b372:	9801      	ldr	r0, [sp, #4]
 800b374:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800b378:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800b37c:	0fc0      	lsrs	r0, r0, #31
 800b37e:	b002      	add	sp, #8
 800b380:	4770      	bx	lr
 800b382:	0000      	movs	r0, r0
 800b384:	0000      	movs	r0, r0
	...

0800b388 <nan>:
 800b388:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b390 <nan+0x8>
 800b38c:	4770      	bx	lr
 800b38e:	bf00      	nop
 800b390:	00000000 	.word	0x00000000
 800b394:	7ff80000 	.word	0x7ff80000

0800b398 <__ieee754_log>:
 800b398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b39c:	ec51 0b10 	vmov	r0, r1, d0
 800b3a0:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800b3a4:	b087      	sub	sp, #28
 800b3a6:	460d      	mov	r5, r1
 800b3a8:	da26      	bge.n	800b3f8 <__ieee754_log+0x60>
 800b3aa:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b3ae:	4303      	orrs	r3, r0
 800b3b0:	4602      	mov	r2, r0
 800b3b2:	d10a      	bne.n	800b3ca <__ieee754_log+0x32>
 800b3b4:	49ce      	ldr	r1, [pc, #824]	@ (800b6f0 <__ieee754_log+0x358>)
 800b3b6:	2200      	movs	r2, #0
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	2000      	movs	r0, #0
 800b3bc:	f7f5 fa4e 	bl	800085c <__aeabi_ddiv>
 800b3c0:	ec41 0b10 	vmov	d0, r0, r1
 800b3c4:	b007      	add	sp, #28
 800b3c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3ca:	2900      	cmp	r1, #0
 800b3cc:	da05      	bge.n	800b3da <__ieee754_log+0x42>
 800b3ce:	460b      	mov	r3, r1
 800b3d0:	f7f4 ff62 	bl	8000298 <__aeabi_dsub>
 800b3d4:	2200      	movs	r2, #0
 800b3d6:	2300      	movs	r3, #0
 800b3d8:	e7f0      	b.n	800b3bc <__ieee754_log+0x24>
 800b3da:	4bc6      	ldr	r3, [pc, #792]	@ (800b6f4 <__ieee754_log+0x35c>)
 800b3dc:	2200      	movs	r2, #0
 800b3de:	f7f5 f913 	bl	8000608 <__aeabi_dmul>
 800b3e2:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 800b3e6:	460d      	mov	r5, r1
 800b3e8:	4ac3      	ldr	r2, [pc, #780]	@ (800b6f8 <__ieee754_log+0x360>)
 800b3ea:	4295      	cmp	r5, r2
 800b3ec:	dd06      	ble.n	800b3fc <__ieee754_log+0x64>
 800b3ee:	4602      	mov	r2, r0
 800b3f0:	460b      	mov	r3, r1
 800b3f2:	f7f4 ff53 	bl	800029c <__adddf3>
 800b3f6:	e7e3      	b.n	800b3c0 <__ieee754_log+0x28>
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	e7f5      	b.n	800b3e8 <__ieee754_log+0x50>
 800b3fc:	152c      	asrs	r4, r5, #20
 800b3fe:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 800b402:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800b406:	441c      	add	r4, r3
 800b408:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 800b40c:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 800b410:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b414:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 800b418:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 800b41c:	ea42 0105 	orr.w	r1, r2, r5
 800b420:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800b424:	2200      	movs	r2, #0
 800b426:	4bb5      	ldr	r3, [pc, #724]	@ (800b6fc <__ieee754_log+0x364>)
 800b428:	f7f4 ff36 	bl	8000298 <__aeabi_dsub>
 800b42c:	1cab      	adds	r3, r5, #2
 800b42e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b432:	2b02      	cmp	r3, #2
 800b434:	4682      	mov	sl, r0
 800b436:	468b      	mov	fp, r1
 800b438:	f04f 0200 	mov.w	r2, #0
 800b43c:	dc53      	bgt.n	800b4e6 <__ieee754_log+0x14e>
 800b43e:	2300      	movs	r3, #0
 800b440:	f7f5 fb4a 	bl	8000ad8 <__aeabi_dcmpeq>
 800b444:	b1d0      	cbz	r0, 800b47c <__ieee754_log+0xe4>
 800b446:	2c00      	cmp	r4, #0
 800b448:	f000 8120 	beq.w	800b68c <__ieee754_log+0x2f4>
 800b44c:	4620      	mov	r0, r4
 800b44e:	f7f5 f871 	bl	8000534 <__aeabi_i2d>
 800b452:	a391      	add	r3, pc, #580	@ (adr r3, 800b698 <__ieee754_log+0x300>)
 800b454:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b458:	4606      	mov	r6, r0
 800b45a:	460f      	mov	r7, r1
 800b45c:	f7f5 f8d4 	bl	8000608 <__aeabi_dmul>
 800b460:	a38f      	add	r3, pc, #572	@ (adr r3, 800b6a0 <__ieee754_log+0x308>)
 800b462:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b466:	4604      	mov	r4, r0
 800b468:	460d      	mov	r5, r1
 800b46a:	4630      	mov	r0, r6
 800b46c:	4639      	mov	r1, r7
 800b46e:	f7f5 f8cb 	bl	8000608 <__aeabi_dmul>
 800b472:	4602      	mov	r2, r0
 800b474:	460b      	mov	r3, r1
 800b476:	4620      	mov	r0, r4
 800b478:	4629      	mov	r1, r5
 800b47a:	e7ba      	b.n	800b3f2 <__ieee754_log+0x5a>
 800b47c:	a38a      	add	r3, pc, #552	@ (adr r3, 800b6a8 <__ieee754_log+0x310>)
 800b47e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b482:	4650      	mov	r0, sl
 800b484:	4659      	mov	r1, fp
 800b486:	f7f5 f8bf 	bl	8000608 <__aeabi_dmul>
 800b48a:	4602      	mov	r2, r0
 800b48c:	460b      	mov	r3, r1
 800b48e:	2000      	movs	r0, #0
 800b490:	499b      	ldr	r1, [pc, #620]	@ (800b700 <__ieee754_log+0x368>)
 800b492:	f7f4 ff01 	bl	8000298 <__aeabi_dsub>
 800b496:	4652      	mov	r2, sl
 800b498:	4606      	mov	r6, r0
 800b49a:	460f      	mov	r7, r1
 800b49c:	465b      	mov	r3, fp
 800b49e:	4650      	mov	r0, sl
 800b4a0:	4659      	mov	r1, fp
 800b4a2:	f7f5 f8b1 	bl	8000608 <__aeabi_dmul>
 800b4a6:	4602      	mov	r2, r0
 800b4a8:	460b      	mov	r3, r1
 800b4aa:	4630      	mov	r0, r6
 800b4ac:	4639      	mov	r1, r7
 800b4ae:	f7f5 f8ab 	bl	8000608 <__aeabi_dmul>
 800b4b2:	4606      	mov	r6, r0
 800b4b4:	460f      	mov	r7, r1
 800b4b6:	b914      	cbnz	r4, 800b4be <__ieee754_log+0x126>
 800b4b8:	4632      	mov	r2, r6
 800b4ba:	463b      	mov	r3, r7
 800b4bc:	e0a0      	b.n	800b600 <__ieee754_log+0x268>
 800b4be:	4620      	mov	r0, r4
 800b4c0:	f7f5 f838 	bl	8000534 <__aeabi_i2d>
 800b4c4:	a374      	add	r3, pc, #464	@ (adr r3, 800b698 <__ieee754_log+0x300>)
 800b4c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4ca:	4680      	mov	r8, r0
 800b4cc:	4689      	mov	r9, r1
 800b4ce:	f7f5 f89b 	bl	8000608 <__aeabi_dmul>
 800b4d2:	a373      	add	r3, pc, #460	@ (adr r3, 800b6a0 <__ieee754_log+0x308>)
 800b4d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4d8:	4604      	mov	r4, r0
 800b4da:	460d      	mov	r5, r1
 800b4dc:	4640      	mov	r0, r8
 800b4de:	4649      	mov	r1, r9
 800b4e0:	f7f5 f892 	bl	8000608 <__aeabi_dmul>
 800b4e4:	e0a5      	b.n	800b632 <__ieee754_log+0x29a>
 800b4e6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b4ea:	f7f4 fed7 	bl	800029c <__adddf3>
 800b4ee:	4602      	mov	r2, r0
 800b4f0:	460b      	mov	r3, r1
 800b4f2:	4650      	mov	r0, sl
 800b4f4:	4659      	mov	r1, fp
 800b4f6:	f7f5 f9b1 	bl	800085c <__aeabi_ddiv>
 800b4fa:	e9cd 0100 	strd	r0, r1, [sp]
 800b4fe:	4620      	mov	r0, r4
 800b500:	f7f5 f818 	bl	8000534 <__aeabi_i2d>
 800b504:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b508:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b50c:	4610      	mov	r0, r2
 800b50e:	4619      	mov	r1, r3
 800b510:	f7f5 f87a 	bl	8000608 <__aeabi_dmul>
 800b514:	4602      	mov	r2, r0
 800b516:	460b      	mov	r3, r1
 800b518:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b51c:	f7f5 f874 	bl	8000608 <__aeabi_dmul>
 800b520:	a363      	add	r3, pc, #396	@ (adr r3, 800b6b0 <__ieee754_log+0x318>)
 800b522:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b526:	4680      	mov	r8, r0
 800b528:	4689      	mov	r9, r1
 800b52a:	f7f5 f86d 	bl	8000608 <__aeabi_dmul>
 800b52e:	a362      	add	r3, pc, #392	@ (adr r3, 800b6b8 <__ieee754_log+0x320>)
 800b530:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b534:	f7f4 feb2 	bl	800029c <__adddf3>
 800b538:	4642      	mov	r2, r8
 800b53a:	464b      	mov	r3, r9
 800b53c:	f7f5 f864 	bl	8000608 <__aeabi_dmul>
 800b540:	a35f      	add	r3, pc, #380	@ (adr r3, 800b6c0 <__ieee754_log+0x328>)
 800b542:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b546:	f7f4 fea9 	bl	800029c <__adddf3>
 800b54a:	4642      	mov	r2, r8
 800b54c:	464b      	mov	r3, r9
 800b54e:	f7f5 f85b 	bl	8000608 <__aeabi_dmul>
 800b552:	a35d      	add	r3, pc, #372	@ (adr r3, 800b6c8 <__ieee754_log+0x330>)
 800b554:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b558:	f7f4 fea0 	bl	800029c <__adddf3>
 800b55c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b560:	f7f5 f852 	bl	8000608 <__aeabi_dmul>
 800b564:	a35a      	add	r3, pc, #360	@ (adr r3, 800b6d0 <__ieee754_log+0x338>)
 800b566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b56a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b56e:	4640      	mov	r0, r8
 800b570:	4649      	mov	r1, r9
 800b572:	f7f5 f849 	bl	8000608 <__aeabi_dmul>
 800b576:	a358      	add	r3, pc, #352	@ (adr r3, 800b6d8 <__ieee754_log+0x340>)
 800b578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b57c:	f7f4 fe8e 	bl	800029c <__adddf3>
 800b580:	4642      	mov	r2, r8
 800b582:	464b      	mov	r3, r9
 800b584:	f7f5 f840 	bl	8000608 <__aeabi_dmul>
 800b588:	a355      	add	r3, pc, #340	@ (adr r3, 800b6e0 <__ieee754_log+0x348>)
 800b58a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b58e:	f7f4 fe85 	bl	800029c <__adddf3>
 800b592:	4642      	mov	r2, r8
 800b594:	464b      	mov	r3, r9
 800b596:	f7f5 f837 	bl	8000608 <__aeabi_dmul>
 800b59a:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 800b59e:	4602      	mov	r2, r0
 800b5a0:	460b      	mov	r3, r1
 800b5a2:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 800b5a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5aa:	f7f4 fe77 	bl	800029c <__adddf3>
 800b5ae:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 800b5b2:	3551      	adds	r5, #81	@ 0x51
 800b5b4:	4335      	orrs	r5, r6
 800b5b6:	2d00      	cmp	r5, #0
 800b5b8:	4680      	mov	r8, r0
 800b5ba:	4689      	mov	r9, r1
 800b5bc:	dd48      	ble.n	800b650 <__ieee754_log+0x2b8>
 800b5be:	4b50      	ldr	r3, [pc, #320]	@ (800b700 <__ieee754_log+0x368>)
 800b5c0:	2200      	movs	r2, #0
 800b5c2:	4650      	mov	r0, sl
 800b5c4:	4659      	mov	r1, fp
 800b5c6:	f7f5 f81f 	bl	8000608 <__aeabi_dmul>
 800b5ca:	4652      	mov	r2, sl
 800b5cc:	465b      	mov	r3, fp
 800b5ce:	f7f5 f81b 	bl	8000608 <__aeabi_dmul>
 800b5d2:	4602      	mov	r2, r0
 800b5d4:	460b      	mov	r3, r1
 800b5d6:	4606      	mov	r6, r0
 800b5d8:	460f      	mov	r7, r1
 800b5da:	4640      	mov	r0, r8
 800b5dc:	4649      	mov	r1, r9
 800b5de:	f7f4 fe5d 	bl	800029c <__adddf3>
 800b5e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b5e6:	f7f5 f80f 	bl	8000608 <__aeabi_dmul>
 800b5ea:	4680      	mov	r8, r0
 800b5ec:	4689      	mov	r9, r1
 800b5ee:	b964      	cbnz	r4, 800b60a <__ieee754_log+0x272>
 800b5f0:	4602      	mov	r2, r0
 800b5f2:	460b      	mov	r3, r1
 800b5f4:	4630      	mov	r0, r6
 800b5f6:	4639      	mov	r1, r7
 800b5f8:	f7f4 fe4e 	bl	8000298 <__aeabi_dsub>
 800b5fc:	4602      	mov	r2, r0
 800b5fe:	460b      	mov	r3, r1
 800b600:	4650      	mov	r0, sl
 800b602:	4659      	mov	r1, fp
 800b604:	f7f4 fe48 	bl	8000298 <__aeabi_dsub>
 800b608:	e6da      	b.n	800b3c0 <__ieee754_log+0x28>
 800b60a:	a323      	add	r3, pc, #140	@ (adr r3, 800b698 <__ieee754_log+0x300>)
 800b60c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b610:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b614:	f7f4 fff8 	bl	8000608 <__aeabi_dmul>
 800b618:	a321      	add	r3, pc, #132	@ (adr r3, 800b6a0 <__ieee754_log+0x308>)
 800b61a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b61e:	4604      	mov	r4, r0
 800b620:	460d      	mov	r5, r1
 800b622:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b626:	f7f4 ffef 	bl	8000608 <__aeabi_dmul>
 800b62a:	4642      	mov	r2, r8
 800b62c:	464b      	mov	r3, r9
 800b62e:	f7f4 fe35 	bl	800029c <__adddf3>
 800b632:	4602      	mov	r2, r0
 800b634:	460b      	mov	r3, r1
 800b636:	4630      	mov	r0, r6
 800b638:	4639      	mov	r1, r7
 800b63a:	f7f4 fe2d 	bl	8000298 <__aeabi_dsub>
 800b63e:	4652      	mov	r2, sl
 800b640:	465b      	mov	r3, fp
 800b642:	f7f4 fe29 	bl	8000298 <__aeabi_dsub>
 800b646:	4602      	mov	r2, r0
 800b648:	460b      	mov	r3, r1
 800b64a:	4620      	mov	r0, r4
 800b64c:	4629      	mov	r1, r5
 800b64e:	e7d9      	b.n	800b604 <__ieee754_log+0x26c>
 800b650:	4602      	mov	r2, r0
 800b652:	460b      	mov	r3, r1
 800b654:	4650      	mov	r0, sl
 800b656:	4659      	mov	r1, fp
 800b658:	f7f4 fe1e 	bl	8000298 <__aeabi_dsub>
 800b65c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b660:	f7f4 ffd2 	bl	8000608 <__aeabi_dmul>
 800b664:	4606      	mov	r6, r0
 800b666:	460f      	mov	r7, r1
 800b668:	2c00      	cmp	r4, #0
 800b66a:	f43f af25 	beq.w	800b4b8 <__ieee754_log+0x120>
 800b66e:	a30a      	add	r3, pc, #40	@ (adr r3, 800b698 <__ieee754_log+0x300>)
 800b670:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b674:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b678:	f7f4 ffc6 	bl	8000608 <__aeabi_dmul>
 800b67c:	a308      	add	r3, pc, #32	@ (adr r3, 800b6a0 <__ieee754_log+0x308>)
 800b67e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b682:	4604      	mov	r4, r0
 800b684:	460d      	mov	r5, r1
 800b686:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b68a:	e729      	b.n	800b4e0 <__ieee754_log+0x148>
 800b68c:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 800b6e8 <__ieee754_log+0x350>
 800b690:	e698      	b.n	800b3c4 <__ieee754_log+0x2c>
 800b692:	bf00      	nop
 800b694:	f3af 8000 	nop.w
 800b698:	fee00000 	.word	0xfee00000
 800b69c:	3fe62e42 	.word	0x3fe62e42
 800b6a0:	35793c76 	.word	0x35793c76
 800b6a4:	3dea39ef 	.word	0x3dea39ef
 800b6a8:	55555555 	.word	0x55555555
 800b6ac:	3fd55555 	.word	0x3fd55555
 800b6b0:	df3e5244 	.word	0xdf3e5244
 800b6b4:	3fc2f112 	.word	0x3fc2f112
 800b6b8:	96cb03de 	.word	0x96cb03de
 800b6bc:	3fc74664 	.word	0x3fc74664
 800b6c0:	94229359 	.word	0x94229359
 800b6c4:	3fd24924 	.word	0x3fd24924
 800b6c8:	55555593 	.word	0x55555593
 800b6cc:	3fe55555 	.word	0x3fe55555
 800b6d0:	d078c69f 	.word	0xd078c69f
 800b6d4:	3fc39a09 	.word	0x3fc39a09
 800b6d8:	1d8e78af 	.word	0x1d8e78af
 800b6dc:	3fcc71c5 	.word	0x3fcc71c5
 800b6e0:	9997fa04 	.word	0x9997fa04
 800b6e4:	3fd99999 	.word	0x3fd99999
	...
 800b6f0:	c3500000 	.word	0xc3500000
 800b6f4:	43500000 	.word	0x43500000
 800b6f8:	7fefffff 	.word	0x7fefffff
 800b6fc:	3ff00000 	.word	0x3ff00000
 800b700:	3fe00000 	.word	0x3fe00000
 800b704:	00000000 	.word	0x00000000

0800b708 <__ieee754_log10>:
 800b708:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b70c:	ec55 4b10 	vmov	r4, r5, d0
 800b710:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
 800b714:	ed2d 8b02 	vpush	{d8}
 800b718:	462b      	mov	r3, r5
 800b71a:	da2e      	bge.n	800b77a <__ieee754_log10+0x72>
 800b71c:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800b720:	4322      	orrs	r2, r4
 800b722:	d10b      	bne.n	800b73c <__ieee754_log10+0x34>
 800b724:	493a      	ldr	r1, [pc, #232]	@ (800b810 <__ieee754_log10+0x108>)
 800b726:	2200      	movs	r2, #0
 800b728:	2300      	movs	r3, #0
 800b72a:	2000      	movs	r0, #0
 800b72c:	f7f5 f896 	bl	800085c <__aeabi_ddiv>
 800b730:	ecbd 8b02 	vpop	{d8}
 800b734:	ec41 0b10 	vmov	d0, r0, r1
 800b738:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b73c:	2d00      	cmp	r5, #0
 800b73e:	da07      	bge.n	800b750 <__ieee754_log10+0x48>
 800b740:	4622      	mov	r2, r4
 800b742:	4620      	mov	r0, r4
 800b744:	4629      	mov	r1, r5
 800b746:	f7f4 fda7 	bl	8000298 <__aeabi_dsub>
 800b74a:	2200      	movs	r2, #0
 800b74c:	2300      	movs	r3, #0
 800b74e:	e7ed      	b.n	800b72c <__ieee754_log10+0x24>
 800b750:	4b30      	ldr	r3, [pc, #192]	@ (800b814 <__ieee754_log10+0x10c>)
 800b752:	2200      	movs	r2, #0
 800b754:	4620      	mov	r0, r4
 800b756:	4629      	mov	r1, r5
 800b758:	f7f4 ff56 	bl	8000608 <__aeabi_dmul>
 800b75c:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 800b760:	4604      	mov	r4, r0
 800b762:	460d      	mov	r5, r1
 800b764:	460b      	mov	r3, r1
 800b766:	492c      	ldr	r1, [pc, #176]	@ (800b818 <__ieee754_log10+0x110>)
 800b768:	428b      	cmp	r3, r1
 800b76a:	dd08      	ble.n	800b77e <__ieee754_log10+0x76>
 800b76c:	4622      	mov	r2, r4
 800b76e:	462b      	mov	r3, r5
 800b770:	4620      	mov	r0, r4
 800b772:	4629      	mov	r1, r5
 800b774:	f7f4 fd92 	bl	800029c <__adddf3>
 800b778:	e7da      	b.n	800b730 <__ieee754_log10+0x28>
 800b77a:	2200      	movs	r2, #0
 800b77c:	e7f3      	b.n	800b766 <__ieee754_log10+0x5e>
 800b77e:	1518      	asrs	r0, r3, #20
 800b780:	f2a0 30ff 	subw	r0, r0, #1023	@ 0x3ff
 800b784:	4410      	add	r0, r2
 800b786:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 800b78a:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
 800b78e:	f3c3 0813 	ubfx	r8, r3, #0, #20
 800b792:	f7f4 fecf 	bl	8000534 <__aeabi_i2d>
 800b796:	f5c9 737f 	rsb	r3, r9, #1020	@ 0x3fc
 800b79a:	3303      	adds	r3, #3
 800b79c:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 800b7a0:	a315      	add	r3, pc, #84	@ (adr r3, 800b7f8 <__ieee754_log10+0xf0>)
 800b7a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7a6:	ec45 4b18 	vmov	d8, r4, r5
 800b7aa:	4606      	mov	r6, r0
 800b7ac:	460f      	mov	r7, r1
 800b7ae:	f7f4 ff2b 	bl	8000608 <__aeabi_dmul>
 800b7b2:	eeb0 0a48 	vmov.f32	s0, s16
 800b7b6:	eef0 0a68 	vmov.f32	s1, s17
 800b7ba:	4604      	mov	r4, r0
 800b7bc:	460d      	mov	r5, r1
 800b7be:	f7ff fdeb 	bl	800b398 <__ieee754_log>
 800b7c2:	a30f      	add	r3, pc, #60	@ (adr r3, 800b800 <__ieee754_log10+0xf8>)
 800b7c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7c8:	ec51 0b10 	vmov	r0, r1, d0
 800b7cc:	f7f4 ff1c 	bl	8000608 <__aeabi_dmul>
 800b7d0:	4622      	mov	r2, r4
 800b7d2:	462b      	mov	r3, r5
 800b7d4:	f7f4 fd62 	bl	800029c <__adddf3>
 800b7d8:	a30b      	add	r3, pc, #44	@ (adr r3, 800b808 <__ieee754_log10+0x100>)
 800b7da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7de:	4604      	mov	r4, r0
 800b7e0:	460d      	mov	r5, r1
 800b7e2:	4630      	mov	r0, r6
 800b7e4:	4639      	mov	r1, r7
 800b7e6:	f7f4 ff0f 	bl	8000608 <__aeabi_dmul>
 800b7ea:	4602      	mov	r2, r0
 800b7ec:	460b      	mov	r3, r1
 800b7ee:	4620      	mov	r0, r4
 800b7f0:	4629      	mov	r1, r5
 800b7f2:	e7bf      	b.n	800b774 <__ieee754_log10+0x6c>
 800b7f4:	f3af 8000 	nop.w
 800b7f8:	11f12b36 	.word	0x11f12b36
 800b7fc:	3d59fef3 	.word	0x3d59fef3
 800b800:	1526e50e 	.word	0x1526e50e
 800b804:	3fdbcb7b 	.word	0x3fdbcb7b
 800b808:	509f6000 	.word	0x509f6000
 800b80c:	3fd34413 	.word	0x3fd34413
 800b810:	c3500000 	.word	0xc3500000
 800b814:	43500000 	.word	0x43500000
 800b818:	7fefffff 	.word	0x7fefffff
 800b81c:	00000000 	.word	0x00000000

0800b820 <__ieee754_pow>:
 800b820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b824:	b091      	sub	sp, #68	@ 0x44
 800b826:	ed8d 1b00 	vstr	d1, [sp]
 800b82a:	e9dd 1900 	ldrd	r1, r9, [sp]
 800b82e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800b832:	ea5a 0001 	orrs.w	r0, sl, r1
 800b836:	ec57 6b10 	vmov	r6, r7, d0
 800b83a:	d113      	bne.n	800b864 <__ieee754_pow+0x44>
 800b83c:	19b3      	adds	r3, r6, r6
 800b83e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800b842:	4152      	adcs	r2, r2
 800b844:	4298      	cmp	r0, r3
 800b846:	4b98      	ldr	r3, [pc, #608]	@ (800baa8 <__ieee754_pow+0x288>)
 800b848:	4193      	sbcs	r3, r2
 800b84a:	f080 84ea 	bcs.w	800c222 <__ieee754_pow+0xa02>
 800b84e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b852:	4630      	mov	r0, r6
 800b854:	4639      	mov	r1, r7
 800b856:	f7f4 fd21 	bl	800029c <__adddf3>
 800b85a:	ec41 0b10 	vmov	d0, r0, r1
 800b85e:	b011      	add	sp, #68	@ 0x44
 800b860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b864:	4a91      	ldr	r2, [pc, #580]	@ (800baac <__ieee754_pow+0x28c>)
 800b866:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800b86a:	4590      	cmp	r8, r2
 800b86c:	463d      	mov	r5, r7
 800b86e:	4633      	mov	r3, r6
 800b870:	d806      	bhi.n	800b880 <__ieee754_pow+0x60>
 800b872:	d101      	bne.n	800b878 <__ieee754_pow+0x58>
 800b874:	2e00      	cmp	r6, #0
 800b876:	d1ea      	bne.n	800b84e <__ieee754_pow+0x2e>
 800b878:	4592      	cmp	sl, r2
 800b87a:	d801      	bhi.n	800b880 <__ieee754_pow+0x60>
 800b87c:	d10e      	bne.n	800b89c <__ieee754_pow+0x7c>
 800b87e:	b169      	cbz	r1, 800b89c <__ieee754_pow+0x7c>
 800b880:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800b884:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800b888:	431d      	orrs	r5, r3
 800b88a:	d1e0      	bne.n	800b84e <__ieee754_pow+0x2e>
 800b88c:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b890:	18db      	adds	r3, r3, r3
 800b892:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800b896:	4152      	adcs	r2, r2
 800b898:	429d      	cmp	r5, r3
 800b89a:	e7d4      	b.n	800b846 <__ieee754_pow+0x26>
 800b89c:	2d00      	cmp	r5, #0
 800b89e:	46c3      	mov	fp, r8
 800b8a0:	da3a      	bge.n	800b918 <__ieee754_pow+0xf8>
 800b8a2:	4a83      	ldr	r2, [pc, #524]	@ (800bab0 <__ieee754_pow+0x290>)
 800b8a4:	4592      	cmp	sl, r2
 800b8a6:	d84d      	bhi.n	800b944 <__ieee754_pow+0x124>
 800b8a8:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800b8ac:	4592      	cmp	sl, r2
 800b8ae:	f240 84c7 	bls.w	800c240 <__ieee754_pow+0xa20>
 800b8b2:	ea4f 522a 	mov.w	r2, sl, asr #20
 800b8b6:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800b8ba:	2a14      	cmp	r2, #20
 800b8bc:	dd0f      	ble.n	800b8de <__ieee754_pow+0xbe>
 800b8be:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800b8c2:	fa21 f402 	lsr.w	r4, r1, r2
 800b8c6:	fa04 f202 	lsl.w	r2, r4, r2
 800b8ca:	428a      	cmp	r2, r1
 800b8cc:	f040 84b8 	bne.w	800c240 <__ieee754_pow+0xa20>
 800b8d0:	f004 0401 	and.w	r4, r4, #1
 800b8d4:	f1c4 0402 	rsb	r4, r4, #2
 800b8d8:	2900      	cmp	r1, #0
 800b8da:	d158      	bne.n	800b98e <__ieee754_pow+0x16e>
 800b8dc:	e00e      	b.n	800b8fc <__ieee754_pow+0xdc>
 800b8de:	2900      	cmp	r1, #0
 800b8e0:	d154      	bne.n	800b98c <__ieee754_pow+0x16c>
 800b8e2:	f1c2 0214 	rsb	r2, r2, #20
 800b8e6:	fa4a f402 	asr.w	r4, sl, r2
 800b8ea:	fa04 f202 	lsl.w	r2, r4, r2
 800b8ee:	4552      	cmp	r2, sl
 800b8f0:	f040 84a3 	bne.w	800c23a <__ieee754_pow+0xa1a>
 800b8f4:	f004 0401 	and.w	r4, r4, #1
 800b8f8:	f1c4 0402 	rsb	r4, r4, #2
 800b8fc:	4a6d      	ldr	r2, [pc, #436]	@ (800bab4 <__ieee754_pow+0x294>)
 800b8fe:	4592      	cmp	sl, r2
 800b900:	d12e      	bne.n	800b960 <__ieee754_pow+0x140>
 800b902:	f1b9 0f00 	cmp.w	r9, #0
 800b906:	f280 8494 	bge.w	800c232 <__ieee754_pow+0xa12>
 800b90a:	496a      	ldr	r1, [pc, #424]	@ (800bab4 <__ieee754_pow+0x294>)
 800b90c:	4632      	mov	r2, r6
 800b90e:	463b      	mov	r3, r7
 800b910:	2000      	movs	r0, #0
 800b912:	f7f4 ffa3 	bl	800085c <__aeabi_ddiv>
 800b916:	e7a0      	b.n	800b85a <__ieee754_pow+0x3a>
 800b918:	2400      	movs	r4, #0
 800b91a:	bbc1      	cbnz	r1, 800b98e <__ieee754_pow+0x16e>
 800b91c:	4a63      	ldr	r2, [pc, #396]	@ (800baac <__ieee754_pow+0x28c>)
 800b91e:	4592      	cmp	sl, r2
 800b920:	d1ec      	bne.n	800b8fc <__ieee754_pow+0xdc>
 800b922:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 800b926:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800b92a:	431a      	orrs	r2, r3
 800b92c:	f000 8479 	beq.w	800c222 <__ieee754_pow+0xa02>
 800b930:	4b61      	ldr	r3, [pc, #388]	@ (800bab8 <__ieee754_pow+0x298>)
 800b932:	4598      	cmp	r8, r3
 800b934:	d908      	bls.n	800b948 <__ieee754_pow+0x128>
 800b936:	f1b9 0f00 	cmp.w	r9, #0
 800b93a:	f2c0 8476 	blt.w	800c22a <__ieee754_pow+0xa0a>
 800b93e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b942:	e78a      	b.n	800b85a <__ieee754_pow+0x3a>
 800b944:	2402      	movs	r4, #2
 800b946:	e7e8      	b.n	800b91a <__ieee754_pow+0xfa>
 800b948:	f1b9 0f00 	cmp.w	r9, #0
 800b94c:	f04f 0000 	mov.w	r0, #0
 800b950:	f04f 0100 	mov.w	r1, #0
 800b954:	da81      	bge.n	800b85a <__ieee754_pow+0x3a>
 800b956:	e9dd 0300 	ldrd	r0, r3, [sp]
 800b95a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800b95e:	e77c      	b.n	800b85a <__ieee754_pow+0x3a>
 800b960:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800b964:	d106      	bne.n	800b974 <__ieee754_pow+0x154>
 800b966:	4632      	mov	r2, r6
 800b968:	463b      	mov	r3, r7
 800b96a:	4630      	mov	r0, r6
 800b96c:	4639      	mov	r1, r7
 800b96e:	f7f4 fe4b 	bl	8000608 <__aeabi_dmul>
 800b972:	e772      	b.n	800b85a <__ieee754_pow+0x3a>
 800b974:	4a51      	ldr	r2, [pc, #324]	@ (800babc <__ieee754_pow+0x29c>)
 800b976:	4591      	cmp	r9, r2
 800b978:	d109      	bne.n	800b98e <__ieee754_pow+0x16e>
 800b97a:	2d00      	cmp	r5, #0
 800b97c:	db07      	blt.n	800b98e <__ieee754_pow+0x16e>
 800b97e:	ec47 6b10 	vmov	d0, r6, r7
 800b982:	b011      	add	sp, #68	@ 0x44
 800b984:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b988:	f000 bd52 	b.w	800c430 <__ieee754_sqrt>
 800b98c:	2400      	movs	r4, #0
 800b98e:	ec47 6b10 	vmov	d0, r6, r7
 800b992:	9302      	str	r3, [sp, #8]
 800b994:	f000 fc88 	bl	800c2a8 <fabs>
 800b998:	9b02      	ldr	r3, [sp, #8]
 800b99a:	ec51 0b10 	vmov	r0, r1, d0
 800b99e:	bb53      	cbnz	r3, 800b9f6 <__ieee754_pow+0x1d6>
 800b9a0:	4b44      	ldr	r3, [pc, #272]	@ (800bab4 <__ieee754_pow+0x294>)
 800b9a2:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 800b9a6:	429a      	cmp	r2, r3
 800b9a8:	d002      	beq.n	800b9b0 <__ieee754_pow+0x190>
 800b9aa:	f1b8 0f00 	cmp.w	r8, #0
 800b9ae:	d122      	bne.n	800b9f6 <__ieee754_pow+0x1d6>
 800b9b0:	f1b9 0f00 	cmp.w	r9, #0
 800b9b4:	da05      	bge.n	800b9c2 <__ieee754_pow+0x1a2>
 800b9b6:	4602      	mov	r2, r0
 800b9b8:	460b      	mov	r3, r1
 800b9ba:	2000      	movs	r0, #0
 800b9bc:	493d      	ldr	r1, [pc, #244]	@ (800bab4 <__ieee754_pow+0x294>)
 800b9be:	f7f4 ff4d 	bl	800085c <__aeabi_ddiv>
 800b9c2:	2d00      	cmp	r5, #0
 800b9c4:	f6bf af49 	bge.w	800b85a <__ieee754_pow+0x3a>
 800b9c8:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800b9cc:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800b9d0:	ea58 0804 	orrs.w	r8, r8, r4
 800b9d4:	d108      	bne.n	800b9e8 <__ieee754_pow+0x1c8>
 800b9d6:	4602      	mov	r2, r0
 800b9d8:	460b      	mov	r3, r1
 800b9da:	4610      	mov	r0, r2
 800b9dc:	4619      	mov	r1, r3
 800b9de:	f7f4 fc5b 	bl	8000298 <__aeabi_dsub>
 800b9e2:	4602      	mov	r2, r0
 800b9e4:	460b      	mov	r3, r1
 800b9e6:	e794      	b.n	800b912 <__ieee754_pow+0xf2>
 800b9e8:	2c01      	cmp	r4, #1
 800b9ea:	f47f af36 	bne.w	800b85a <__ieee754_pow+0x3a>
 800b9ee:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b9f2:	4619      	mov	r1, r3
 800b9f4:	e731      	b.n	800b85a <__ieee754_pow+0x3a>
 800b9f6:	0feb      	lsrs	r3, r5, #31
 800b9f8:	3b01      	subs	r3, #1
 800b9fa:	ea53 0204 	orrs.w	r2, r3, r4
 800b9fe:	d102      	bne.n	800ba06 <__ieee754_pow+0x1e6>
 800ba00:	4632      	mov	r2, r6
 800ba02:	463b      	mov	r3, r7
 800ba04:	e7e9      	b.n	800b9da <__ieee754_pow+0x1ba>
 800ba06:	3c01      	subs	r4, #1
 800ba08:	431c      	orrs	r4, r3
 800ba0a:	d016      	beq.n	800ba3a <__ieee754_pow+0x21a>
 800ba0c:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 800ba98 <__ieee754_pow+0x278>
 800ba10:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800ba14:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ba18:	f240 8112 	bls.w	800bc40 <__ieee754_pow+0x420>
 800ba1c:	4b28      	ldr	r3, [pc, #160]	@ (800bac0 <__ieee754_pow+0x2a0>)
 800ba1e:	459a      	cmp	sl, r3
 800ba20:	4b25      	ldr	r3, [pc, #148]	@ (800bab8 <__ieee754_pow+0x298>)
 800ba22:	d916      	bls.n	800ba52 <__ieee754_pow+0x232>
 800ba24:	4598      	cmp	r8, r3
 800ba26:	d80b      	bhi.n	800ba40 <__ieee754_pow+0x220>
 800ba28:	f1b9 0f00 	cmp.w	r9, #0
 800ba2c:	da0b      	bge.n	800ba46 <__ieee754_pow+0x226>
 800ba2e:	2000      	movs	r0, #0
 800ba30:	b011      	add	sp, #68	@ 0x44
 800ba32:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba36:	f000 bcf3 	b.w	800c420 <__math_oflow>
 800ba3a:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 800baa0 <__ieee754_pow+0x280>
 800ba3e:	e7e7      	b.n	800ba10 <__ieee754_pow+0x1f0>
 800ba40:	f1b9 0f00 	cmp.w	r9, #0
 800ba44:	dcf3      	bgt.n	800ba2e <__ieee754_pow+0x20e>
 800ba46:	2000      	movs	r0, #0
 800ba48:	b011      	add	sp, #68	@ 0x44
 800ba4a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba4e:	f000 bcdf 	b.w	800c410 <__math_uflow>
 800ba52:	4598      	cmp	r8, r3
 800ba54:	d20c      	bcs.n	800ba70 <__ieee754_pow+0x250>
 800ba56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ba5a:	2200      	movs	r2, #0
 800ba5c:	2300      	movs	r3, #0
 800ba5e:	f7f5 f845 	bl	8000aec <__aeabi_dcmplt>
 800ba62:	3800      	subs	r0, #0
 800ba64:	bf18      	it	ne
 800ba66:	2001      	movne	r0, #1
 800ba68:	f1b9 0f00 	cmp.w	r9, #0
 800ba6c:	daec      	bge.n	800ba48 <__ieee754_pow+0x228>
 800ba6e:	e7df      	b.n	800ba30 <__ieee754_pow+0x210>
 800ba70:	4b10      	ldr	r3, [pc, #64]	@ (800bab4 <__ieee754_pow+0x294>)
 800ba72:	4598      	cmp	r8, r3
 800ba74:	f04f 0200 	mov.w	r2, #0
 800ba78:	d924      	bls.n	800bac4 <__ieee754_pow+0x2a4>
 800ba7a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ba7e:	2300      	movs	r3, #0
 800ba80:	f7f5 f834 	bl	8000aec <__aeabi_dcmplt>
 800ba84:	3800      	subs	r0, #0
 800ba86:	bf18      	it	ne
 800ba88:	2001      	movne	r0, #1
 800ba8a:	f1b9 0f00 	cmp.w	r9, #0
 800ba8e:	dccf      	bgt.n	800ba30 <__ieee754_pow+0x210>
 800ba90:	e7da      	b.n	800ba48 <__ieee754_pow+0x228>
 800ba92:	bf00      	nop
 800ba94:	f3af 8000 	nop.w
 800ba98:	00000000 	.word	0x00000000
 800ba9c:	3ff00000 	.word	0x3ff00000
 800baa0:	00000000 	.word	0x00000000
 800baa4:	bff00000 	.word	0xbff00000
 800baa8:	fff00000 	.word	0xfff00000
 800baac:	7ff00000 	.word	0x7ff00000
 800bab0:	433fffff 	.word	0x433fffff
 800bab4:	3ff00000 	.word	0x3ff00000
 800bab8:	3fefffff 	.word	0x3fefffff
 800babc:	3fe00000 	.word	0x3fe00000
 800bac0:	43f00000 	.word	0x43f00000
 800bac4:	4b5a      	ldr	r3, [pc, #360]	@ (800bc30 <__ieee754_pow+0x410>)
 800bac6:	f7f4 fbe7 	bl	8000298 <__aeabi_dsub>
 800baca:	a351      	add	r3, pc, #324	@ (adr r3, 800bc10 <__ieee754_pow+0x3f0>)
 800bacc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bad0:	4604      	mov	r4, r0
 800bad2:	460d      	mov	r5, r1
 800bad4:	f7f4 fd98 	bl	8000608 <__aeabi_dmul>
 800bad8:	a34f      	add	r3, pc, #316	@ (adr r3, 800bc18 <__ieee754_pow+0x3f8>)
 800bada:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bade:	4606      	mov	r6, r0
 800bae0:	460f      	mov	r7, r1
 800bae2:	4620      	mov	r0, r4
 800bae4:	4629      	mov	r1, r5
 800bae6:	f7f4 fd8f 	bl	8000608 <__aeabi_dmul>
 800baea:	4b52      	ldr	r3, [pc, #328]	@ (800bc34 <__ieee754_pow+0x414>)
 800baec:	4682      	mov	sl, r0
 800baee:	468b      	mov	fp, r1
 800baf0:	2200      	movs	r2, #0
 800baf2:	4620      	mov	r0, r4
 800baf4:	4629      	mov	r1, r5
 800baf6:	f7f4 fd87 	bl	8000608 <__aeabi_dmul>
 800bafa:	4602      	mov	r2, r0
 800bafc:	460b      	mov	r3, r1
 800bafe:	a148      	add	r1, pc, #288	@ (adr r1, 800bc20 <__ieee754_pow+0x400>)
 800bb00:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb04:	f7f4 fbc8 	bl	8000298 <__aeabi_dsub>
 800bb08:	4622      	mov	r2, r4
 800bb0a:	462b      	mov	r3, r5
 800bb0c:	f7f4 fd7c 	bl	8000608 <__aeabi_dmul>
 800bb10:	4602      	mov	r2, r0
 800bb12:	460b      	mov	r3, r1
 800bb14:	2000      	movs	r0, #0
 800bb16:	4948      	ldr	r1, [pc, #288]	@ (800bc38 <__ieee754_pow+0x418>)
 800bb18:	f7f4 fbbe 	bl	8000298 <__aeabi_dsub>
 800bb1c:	4622      	mov	r2, r4
 800bb1e:	4680      	mov	r8, r0
 800bb20:	4689      	mov	r9, r1
 800bb22:	462b      	mov	r3, r5
 800bb24:	4620      	mov	r0, r4
 800bb26:	4629      	mov	r1, r5
 800bb28:	f7f4 fd6e 	bl	8000608 <__aeabi_dmul>
 800bb2c:	4602      	mov	r2, r0
 800bb2e:	460b      	mov	r3, r1
 800bb30:	4640      	mov	r0, r8
 800bb32:	4649      	mov	r1, r9
 800bb34:	f7f4 fd68 	bl	8000608 <__aeabi_dmul>
 800bb38:	a33b      	add	r3, pc, #236	@ (adr r3, 800bc28 <__ieee754_pow+0x408>)
 800bb3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb3e:	f7f4 fd63 	bl	8000608 <__aeabi_dmul>
 800bb42:	4602      	mov	r2, r0
 800bb44:	460b      	mov	r3, r1
 800bb46:	4650      	mov	r0, sl
 800bb48:	4659      	mov	r1, fp
 800bb4a:	f7f4 fba5 	bl	8000298 <__aeabi_dsub>
 800bb4e:	4602      	mov	r2, r0
 800bb50:	460b      	mov	r3, r1
 800bb52:	4680      	mov	r8, r0
 800bb54:	4689      	mov	r9, r1
 800bb56:	4630      	mov	r0, r6
 800bb58:	4639      	mov	r1, r7
 800bb5a:	f7f4 fb9f 	bl	800029c <__adddf3>
 800bb5e:	2400      	movs	r4, #0
 800bb60:	4632      	mov	r2, r6
 800bb62:	463b      	mov	r3, r7
 800bb64:	4620      	mov	r0, r4
 800bb66:	460d      	mov	r5, r1
 800bb68:	f7f4 fb96 	bl	8000298 <__aeabi_dsub>
 800bb6c:	4602      	mov	r2, r0
 800bb6e:	460b      	mov	r3, r1
 800bb70:	4640      	mov	r0, r8
 800bb72:	4649      	mov	r1, r9
 800bb74:	f7f4 fb90 	bl	8000298 <__aeabi_dsub>
 800bb78:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb7c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bb80:	2300      	movs	r3, #0
 800bb82:	9304      	str	r3, [sp, #16]
 800bb84:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800bb88:	4606      	mov	r6, r0
 800bb8a:	460f      	mov	r7, r1
 800bb8c:	4652      	mov	r2, sl
 800bb8e:	465b      	mov	r3, fp
 800bb90:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bb94:	f7f4 fb80 	bl	8000298 <__aeabi_dsub>
 800bb98:	4622      	mov	r2, r4
 800bb9a:	462b      	mov	r3, r5
 800bb9c:	f7f4 fd34 	bl	8000608 <__aeabi_dmul>
 800bba0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bba4:	4680      	mov	r8, r0
 800bba6:	4689      	mov	r9, r1
 800bba8:	4630      	mov	r0, r6
 800bbaa:	4639      	mov	r1, r7
 800bbac:	f7f4 fd2c 	bl	8000608 <__aeabi_dmul>
 800bbb0:	4602      	mov	r2, r0
 800bbb2:	460b      	mov	r3, r1
 800bbb4:	4640      	mov	r0, r8
 800bbb6:	4649      	mov	r1, r9
 800bbb8:	f7f4 fb70 	bl	800029c <__adddf3>
 800bbbc:	4652      	mov	r2, sl
 800bbbe:	465b      	mov	r3, fp
 800bbc0:	4606      	mov	r6, r0
 800bbc2:	460f      	mov	r7, r1
 800bbc4:	4620      	mov	r0, r4
 800bbc6:	4629      	mov	r1, r5
 800bbc8:	f7f4 fd1e 	bl	8000608 <__aeabi_dmul>
 800bbcc:	460b      	mov	r3, r1
 800bbce:	4602      	mov	r2, r0
 800bbd0:	4680      	mov	r8, r0
 800bbd2:	4689      	mov	r9, r1
 800bbd4:	4630      	mov	r0, r6
 800bbd6:	4639      	mov	r1, r7
 800bbd8:	f7f4 fb60 	bl	800029c <__adddf3>
 800bbdc:	4b17      	ldr	r3, [pc, #92]	@ (800bc3c <__ieee754_pow+0x41c>)
 800bbde:	4299      	cmp	r1, r3
 800bbe0:	4604      	mov	r4, r0
 800bbe2:	460d      	mov	r5, r1
 800bbe4:	468a      	mov	sl, r1
 800bbe6:	468b      	mov	fp, r1
 800bbe8:	f340 82ef 	ble.w	800c1ca <__ieee754_pow+0x9aa>
 800bbec:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800bbf0:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800bbf4:	4303      	orrs	r3, r0
 800bbf6:	f000 81e8 	beq.w	800bfca <__ieee754_pow+0x7aa>
 800bbfa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bbfe:	2200      	movs	r2, #0
 800bc00:	2300      	movs	r3, #0
 800bc02:	f7f4 ff73 	bl	8000aec <__aeabi_dcmplt>
 800bc06:	3800      	subs	r0, #0
 800bc08:	bf18      	it	ne
 800bc0a:	2001      	movne	r0, #1
 800bc0c:	e710      	b.n	800ba30 <__ieee754_pow+0x210>
 800bc0e:	bf00      	nop
 800bc10:	60000000 	.word	0x60000000
 800bc14:	3ff71547 	.word	0x3ff71547
 800bc18:	f85ddf44 	.word	0xf85ddf44
 800bc1c:	3e54ae0b 	.word	0x3e54ae0b
 800bc20:	55555555 	.word	0x55555555
 800bc24:	3fd55555 	.word	0x3fd55555
 800bc28:	652b82fe 	.word	0x652b82fe
 800bc2c:	3ff71547 	.word	0x3ff71547
 800bc30:	3ff00000 	.word	0x3ff00000
 800bc34:	3fd00000 	.word	0x3fd00000
 800bc38:	3fe00000 	.word	0x3fe00000
 800bc3c:	408fffff 	.word	0x408fffff
 800bc40:	4bd5      	ldr	r3, [pc, #852]	@ (800bf98 <__ieee754_pow+0x778>)
 800bc42:	402b      	ands	r3, r5
 800bc44:	2200      	movs	r2, #0
 800bc46:	b92b      	cbnz	r3, 800bc54 <__ieee754_pow+0x434>
 800bc48:	4bd4      	ldr	r3, [pc, #848]	@ (800bf9c <__ieee754_pow+0x77c>)
 800bc4a:	f7f4 fcdd 	bl	8000608 <__aeabi_dmul>
 800bc4e:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800bc52:	468b      	mov	fp, r1
 800bc54:	ea4f 532b 	mov.w	r3, fp, asr #20
 800bc58:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800bc5c:	4413      	add	r3, r2
 800bc5e:	930a      	str	r3, [sp, #40]	@ 0x28
 800bc60:	4bcf      	ldr	r3, [pc, #828]	@ (800bfa0 <__ieee754_pow+0x780>)
 800bc62:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800bc66:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800bc6a:	459b      	cmp	fp, r3
 800bc6c:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800bc70:	dd08      	ble.n	800bc84 <__ieee754_pow+0x464>
 800bc72:	4bcc      	ldr	r3, [pc, #816]	@ (800bfa4 <__ieee754_pow+0x784>)
 800bc74:	459b      	cmp	fp, r3
 800bc76:	f340 81a5 	ble.w	800bfc4 <__ieee754_pow+0x7a4>
 800bc7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bc7c:	3301      	adds	r3, #1
 800bc7e:	930a      	str	r3, [sp, #40]	@ 0x28
 800bc80:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800bc84:	f04f 0a00 	mov.w	sl, #0
 800bc88:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800bc8c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bc8e:	4bc6      	ldr	r3, [pc, #792]	@ (800bfa8 <__ieee754_pow+0x788>)
 800bc90:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800bc94:	ed93 7b00 	vldr	d7, [r3]
 800bc98:	4629      	mov	r1, r5
 800bc9a:	ec53 2b17 	vmov	r2, r3, d7
 800bc9e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bca2:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800bca6:	f7f4 faf7 	bl	8000298 <__aeabi_dsub>
 800bcaa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bcae:	4606      	mov	r6, r0
 800bcb0:	460f      	mov	r7, r1
 800bcb2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bcb6:	f7f4 faf1 	bl	800029c <__adddf3>
 800bcba:	4602      	mov	r2, r0
 800bcbc:	460b      	mov	r3, r1
 800bcbe:	2000      	movs	r0, #0
 800bcc0:	49ba      	ldr	r1, [pc, #744]	@ (800bfac <__ieee754_pow+0x78c>)
 800bcc2:	f7f4 fdcb 	bl	800085c <__aeabi_ddiv>
 800bcc6:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800bcca:	4602      	mov	r2, r0
 800bccc:	460b      	mov	r3, r1
 800bcce:	4630      	mov	r0, r6
 800bcd0:	4639      	mov	r1, r7
 800bcd2:	f7f4 fc99 	bl	8000608 <__aeabi_dmul>
 800bcd6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bcda:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800bcde:	106d      	asrs	r5, r5, #1
 800bce0:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800bce4:	f04f 0b00 	mov.w	fp, #0
 800bce8:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800bcec:	4661      	mov	r1, ip
 800bcee:	2200      	movs	r2, #0
 800bcf0:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800bcf4:	4658      	mov	r0, fp
 800bcf6:	46e1      	mov	r9, ip
 800bcf8:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800bcfc:	4614      	mov	r4, r2
 800bcfe:	461d      	mov	r5, r3
 800bd00:	f7f4 fc82 	bl	8000608 <__aeabi_dmul>
 800bd04:	4602      	mov	r2, r0
 800bd06:	460b      	mov	r3, r1
 800bd08:	4630      	mov	r0, r6
 800bd0a:	4639      	mov	r1, r7
 800bd0c:	f7f4 fac4 	bl	8000298 <__aeabi_dsub>
 800bd10:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bd14:	4606      	mov	r6, r0
 800bd16:	460f      	mov	r7, r1
 800bd18:	4620      	mov	r0, r4
 800bd1a:	4629      	mov	r1, r5
 800bd1c:	f7f4 fabc 	bl	8000298 <__aeabi_dsub>
 800bd20:	4602      	mov	r2, r0
 800bd22:	460b      	mov	r3, r1
 800bd24:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800bd28:	f7f4 fab6 	bl	8000298 <__aeabi_dsub>
 800bd2c:	465a      	mov	r2, fp
 800bd2e:	464b      	mov	r3, r9
 800bd30:	f7f4 fc6a 	bl	8000608 <__aeabi_dmul>
 800bd34:	4602      	mov	r2, r0
 800bd36:	460b      	mov	r3, r1
 800bd38:	4630      	mov	r0, r6
 800bd3a:	4639      	mov	r1, r7
 800bd3c:	f7f4 faac 	bl	8000298 <__aeabi_dsub>
 800bd40:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800bd44:	f7f4 fc60 	bl	8000608 <__aeabi_dmul>
 800bd48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bd4c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bd50:	4610      	mov	r0, r2
 800bd52:	4619      	mov	r1, r3
 800bd54:	f7f4 fc58 	bl	8000608 <__aeabi_dmul>
 800bd58:	a37d      	add	r3, pc, #500	@ (adr r3, 800bf50 <__ieee754_pow+0x730>)
 800bd5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd5e:	4604      	mov	r4, r0
 800bd60:	460d      	mov	r5, r1
 800bd62:	f7f4 fc51 	bl	8000608 <__aeabi_dmul>
 800bd66:	a37c      	add	r3, pc, #496	@ (adr r3, 800bf58 <__ieee754_pow+0x738>)
 800bd68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd6c:	f7f4 fa96 	bl	800029c <__adddf3>
 800bd70:	4622      	mov	r2, r4
 800bd72:	462b      	mov	r3, r5
 800bd74:	f7f4 fc48 	bl	8000608 <__aeabi_dmul>
 800bd78:	a379      	add	r3, pc, #484	@ (adr r3, 800bf60 <__ieee754_pow+0x740>)
 800bd7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd7e:	f7f4 fa8d 	bl	800029c <__adddf3>
 800bd82:	4622      	mov	r2, r4
 800bd84:	462b      	mov	r3, r5
 800bd86:	f7f4 fc3f 	bl	8000608 <__aeabi_dmul>
 800bd8a:	a377      	add	r3, pc, #476	@ (adr r3, 800bf68 <__ieee754_pow+0x748>)
 800bd8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd90:	f7f4 fa84 	bl	800029c <__adddf3>
 800bd94:	4622      	mov	r2, r4
 800bd96:	462b      	mov	r3, r5
 800bd98:	f7f4 fc36 	bl	8000608 <__aeabi_dmul>
 800bd9c:	a374      	add	r3, pc, #464	@ (adr r3, 800bf70 <__ieee754_pow+0x750>)
 800bd9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bda2:	f7f4 fa7b 	bl	800029c <__adddf3>
 800bda6:	4622      	mov	r2, r4
 800bda8:	462b      	mov	r3, r5
 800bdaa:	f7f4 fc2d 	bl	8000608 <__aeabi_dmul>
 800bdae:	a372      	add	r3, pc, #456	@ (adr r3, 800bf78 <__ieee754_pow+0x758>)
 800bdb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdb4:	f7f4 fa72 	bl	800029c <__adddf3>
 800bdb8:	4622      	mov	r2, r4
 800bdba:	4606      	mov	r6, r0
 800bdbc:	460f      	mov	r7, r1
 800bdbe:	462b      	mov	r3, r5
 800bdc0:	4620      	mov	r0, r4
 800bdc2:	4629      	mov	r1, r5
 800bdc4:	f7f4 fc20 	bl	8000608 <__aeabi_dmul>
 800bdc8:	4602      	mov	r2, r0
 800bdca:	460b      	mov	r3, r1
 800bdcc:	4630      	mov	r0, r6
 800bdce:	4639      	mov	r1, r7
 800bdd0:	f7f4 fc1a 	bl	8000608 <__aeabi_dmul>
 800bdd4:	465a      	mov	r2, fp
 800bdd6:	4604      	mov	r4, r0
 800bdd8:	460d      	mov	r5, r1
 800bdda:	464b      	mov	r3, r9
 800bddc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bde0:	f7f4 fa5c 	bl	800029c <__adddf3>
 800bde4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bde8:	f7f4 fc0e 	bl	8000608 <__aeabi_dmul>
 800bdec:	4622      	mov	r2, r4
 800bdee:	462b      	mov	r3, r5
 800bdf0:	f7f4 fa54 	bl	800029c <__adddf3>
 800bdf4:	465a      	mov	r2, fp
 800bdf6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800bdfa:	464b      	mov	r3, r9
 800bdfc:	4658      	mov	r0, fp
 800bdfe:	4649      	mov	r1, r9
 800be00:	f7f4 fc02 	bl	8000608 <__aeabi_dmul>
 800be04:	4b6a      	ldr	r3, [pc, #424]	@ (800bfb0 <__ieee754_pow+0x790>)
 800be06:	2200      	movs	r2, #0
 800be08:	4606      	mov	r6, r0
 800be0a:	460f      	mov	r7, r1
 800be0c:	f7f4 fa46 	bl	800029c <__adddf3>
 800be10:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800be14:	f7f4 fa42 	bl	800029c <__adddf3>
 800be18:	46d8      	mov	r8, fp
 800be1a:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800be1e:	460d      	mov	r5, r1
 800be20:	465a      	mov	r2, fp
 800be22:	460b      	mov	r3, r1
 800be24:	4640      	mov	r0, r8
 800be26:	4649      	mov	r1, r9
 800be28:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800be2c:	f7f4 fbec 	bl	8000608 <__aeabi_dmul>
 800be30:	465c      	mov	r4, fp
 800be32:	4680      	mov	r8, r0
 800be34:	4689      	mov	r9, r1
 800be36:	4b5e      	ldr	r3, [pc, #376]	@ (800bfb0 <__ieee754_pow+0x790>)
 800be38:	2200      	movs	r2, #0
 800be3a:	4620      	mov	r0, r4
 800be3c:	4629      	mov	r1, r5
 800be3e:	f7f4 fa2b 	bl	8000298 <__aeabi_dsub>
 800be42:	4632      	mov	r2, r6
 800be44:	463b      	mov	r3, r7
 800be46:	f7f4 fa27 	bl	8000298 <__aeabi_dsub>
 800be4a:	4602      	mov	r2, r0
 800be4c:	460b      	mov	r3, r1
 800be4e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800be52:	f7f4 fa21 	bl	8000298 <__aeabi_dsub>
 800be56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800be5a:	f7f4 fbd5 	bl	8000608 <__aeabi_dmul>
 800be5e:	4622      	mov	r2, r4
 800be60:	4606      	mov	r6, r0
 800be62:	460f      	mov	r7, r1
 800be64:	462b      	mov	r3, r5
 800be66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800be6a:	f7f4 fbcd 	bl	8000608 <__aeabi_dmul>
 800be6e:	4602      	mov	r2, r0
 800be70:	460b      	mov	r3, r1
 800be72:	4630      	mov	r0, r6
 800be74:	4639      	mov	r1, r7
 800be76:	f7f4 fa11 	bl	800029c <__adddf3>
 800be7a:	4606      	mov	r6, r0
 800be7c:	460f      	mov	r7, r1
 800be7e:	4602      	mov	r2, r0
 800be80:	460b      	mov	r3, r1
 800be82:	4640      	mov	r0, r8
 800be84:	4649      	mov	r1, r9
 800be86:	f7f4 fa09 	bl	800029c <__adddf3>
 800be8a:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800be8e:	a33c      	add	r3, pc, #240	@ (adr r3, 800bf80 <__ieee754_pow+0x760>)
 800be90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be94:	4658      	mov	r0, fp
 800be96:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800be9a:	460d      	mov	r5, r1
 800be9c:	f7f4 fbb4 	bl	8000608 <__aeabi_dmul>
 800bea0:	465c      	mov	r4, fp
 800bea2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bea6:	4642      	mov	r2, r8
 800bea8:	464b      	mov	r3, r9
 800beaa:	4620      	mov	r0, r4
 800beac:	4629      	mov	r1, r5
 800beae:	f7f4 f9f3 	bl	8000298 <__aeabi_dsub>
 800beb2:	4602      	mov	r2, r0
 800beb4:	460b      	mov	r3, r1
 800beb6:	4630      	mov	r0, r6
 800beb8:	4639      	mov	r1, r7
 800beba:	f7f4 f9ed 	bl	8000298 <__aeabi_dsub>
 800bebe:	a332      	add	r3, pc, #200	@ (adr r3, 800bf88 <__ieee754_pow+0x768>)
 800bec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bec4:	f7f4 fba0 	bl	8000608 <__aeabi_dmul>
 800bec8:	a331      	add	r3, pc, #196	@ (adr r3, 800bf90 <__ieee754_pow+0x770>)
 800beca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bece:	4606      	mov	r6, r0
 800bed0:	460f      	mov	r7, r1
 800bed2:	4620      	mov	r0, r4
 800bed4:	4629      	mov	r1, r5
 800bed6:	f7f4 fb97 	bl	8000608 <__aeabi_dmul>
 800beda:	4602      	mov	r2, r0
 800bedc:	460b      	mov	r3, r1
 800bede:	4630      	mov	r0, r6
 800bee0:	4639      	mov	r1, r7
 800bee2:	f7f4 f9db 	bl	800029c <__adddf3>
 800bee6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800bee8:	4b32      	ldr	r3, [pc, #200]	@ (800bfb4 <__ieee754_pow+0x794>)
 800beea:	4413      	add	r3, r2
 800beec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bef0:	f7f4 f9d4 	bl	800029c <__adddf3>
 800bef4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bef8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800befa:	f7f4 fb1b 	bl	8000534 <__aeabi_i2d>
 800befe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800bf00:	4b2d      	ldr	r3, [pc, #180]	@ (800bfb8 <__ieee754_pow+0x798>)
 800bf02:	4413      	add	r3, r2
 800bf04:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bf08:	4606      	mov	r6, r0
 800bf0a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bf0e:	460f      	mov	r7, r1
 800bf10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bf14:	f7f4 f9c2 	bl	800029c <__adddf3>
 800bf18:	4642      	mov	r2, r8
 800bf1a:	464b      	mov	r3, r9
 800bf1c:	f7f4 f9be 	bl	800029c <__adddf3>
 800bf20:	4632      	mov	r2, r6
 800bf22:	463b      	mov	r3, r7
 800bf24:	f7f4 f9ba 	bl	800029c <__adddf3>
 800bf28:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800bf2c:	4632      	mov	r2, r6
 800bf2e:	463b      	mov	r3, r7
 800bf30:	4658      	mov	r0, fp
 800bf32:	460d      	mov	r5, r1
 800bf34:	f7f4 f9b0 	bl	8000298 <__aeabi_dsub>
 800bf38:	4642      	mov	r2, r8
 800bf3a:	464b      	mov	r3, r9
 800bf3c:	f7f4 f9ac 	bl	8000298 <__aeabi_dsub>
 800bf40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bf44:	f7f4 f9a8 	bl	8000298 <__aeabi_dsub>
 800bf48:	465c      	mov	r4, fp
 800bf4a:	4602      	mov	r2, r0
 800bf4c:	e036      	b.n	800bfbc <__ieee754_pow+0x79c>
 800bf4e:	bf00      	nop
 800bf50:	4a454eef 	.word	0x4a454eef
 800bf54:	3fca7e28 	.word	0x3fca7e28
 800bf58:	93c9db65 	.word	0x93c9db65
 800bf5c:	3fcd864a 	.word	0x3fcd864a
 800bf60:	a91d4101 	.word	0xa91d4101
 800bf64:	3fd17460 	.word	0x3fd17460
 800bf68:	518f264d 	.word	0x518f264d
 800bf6c:	3fd55555 	.word	0x3fd55555
 800bf70:	db6fabff 	.word	0xdb6fabff
 800bf74:	3fdb6db6 	.word	0x3fdb6db6
 800bf78:	33333303 	.word	0x33333303
 800bf7c:	3fe33333 	.word	0x3fe33333
 800bf80:	e0000000 	.word	0xe0000000
 800bf84:	3feec709 	.word	0x3feec709
 800bf88:	dc3a03fd 	.word	0xdc3a03fd
 800bf8c:	3feec709 	.word	0x3feec709
 800bf90:	145b01f5 	.word	0x145b01f5
 800bf94:	be3e2fe0 	.word	0xbe3e2fe0
 800bf98:	7ff00000 	.word	0x7ff00000
 800bf9c:	43400000 	.word	0x43400000
 800bfa0:	0003988e 	.word	0x0003988e
 800bfa4:	000bb679 	.word	0x000bb679
 800bfa8:	0800c9e0 	.word	0x0800c9e0
 800bfac:	3ff00000 	.word	0x3ff00000
 800bfb0:	40080000 	.word	0x40080000
 800bfb4:	0800c9c0 	.word	0x0800c9c0
 800bfb8:	0800c9d0 	.word	0x0800c9d0
 800bfbc:	460b      	mov	r3, r1
 800bfbe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bfc2:	e5d7      	b.n	800bb74 <__ieee754_pow+0x354>
 800bfc4:	f04f 0a01 	mov.w	sl, #1
 800bfc8:	e65e      	b.n	800bc88 <__ieee754_pow+0x468>
 800bfca:	a3b4      	add	r3, pc, #720	@ (adr r3, 800c29c <__ieee754_pow+0xa7c>)
 800bfcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfd0:	4630      	mov	r0, r6
 800bfd2:	4639      	mov	r1, r7
 800bfd4:	f7f4 f962 	bl	800029c <__adddf3>
 800bfd8:	4642      	mov	r2, r8
 800bfda:	e9cd 0100 	strd	r0, r1, [sp]
 800bfde:	464b      	mov	r3, r9
 800bfe0:	4620      	mov	r0, r4
 800bfe2:	4629      	mov	r1, r5
 800bfe4:	f7f4 f958 	bl	8000298 <__aeabi_dsub>
 800bfe8:	4602      	mov	r2, r0
 800bfea:	460b      	mov	r3, r1
 800bfec:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bff0:	f7f4 fd9a 	bl	8000b28 <__aeabi_dcmpgt>
 800bff4:	2800      	cmp	r0, #0
 800bff6:	f47f ae00 	bne.w	800bbfa <__ieee754_pow+0x3da>
 800bffa:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800bffe:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800c002:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 800c006:	fa43 fa0a 	asr.w	sl, r3, sl
 800c00a:	44da      	add	sl, fp
 800c00c:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800c010:	489d      	ldr	r0, [pc, #628]	@ (800c288 <__ieee754_pow+0xa68>)
 800c012:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800c016:	4108      	asrs	r0, r1
 800c018:	ea00 030a 	and.w	r3, r0, sl
 800c01c:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800c020:	f1c1 0114 	rsb	r1, r1, #20
 800c024:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800c028:	fa4a fa01 	asr.w	sl, sl, r1
 800c02c:	f1bb 0f00 	cmp.w	fp, #0
 800c030:	4640      	mov	r0, r8
 800c032:	4649      	mov	r1, r9
 800c034:	f04f 0200 	mov.w	r2, #0
 800c038:	bfb8      	it	lt
 800c03a:	f1ca 0a00 	rsblt	sl, sl, #0
 800c03e:	f7f4 f92b 	bl	8000298 <__aeabi_dsub>
 800c042:	4680      	mov	r8, r0
 800c044:	4689      	mov	r9, r1
 800c046:	4632      	mov	r2, r6
 800c048:	463b      	mov	r3, r7
 800c04a:	4640      	mov	r0, r8
 800c04c:	4649      	mov	r1, r9
 800c04e:	f7f4 f925 	bl	800029c <__adddf3>
 800c052:	2400      	movs	r4, #0
 800c054:	a37c      	add	r3, pc, #496	@ (adr r3, 800c248 <__ieee754_pow+0xa28>)
 800c056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c05a:	4620      	mov	r0, r4
 800c05c:	460d      	mov	r5, r1
 800c05e:	f7f4 fad3 	bl	8000608 <__aeabi_dmul>
 800c062:	4642      	mov	r2, r8
 800c064:	e9cd 0100 	strd	r0, r1, [sp]
 800c068:	464b      	mov	r3, r9
 800c06a:	4620      	mov	r0, r4
 800c06c:	4629      	mov	r1, r5
 800c06e:	f7f4 f913 	bl	8000298 <__aeabi_dsub>
 800c072:	4602      	mov	r2, r0
 800c074:	460b      	mov	r3, r1
 800c076:	4630      	mov	r0, r6
 800c078:	4639      	mov	r1, r7
 800c07a:	f7f4 f90d 	bl	8000298 <__aeabi_dsub>
 800c07e:	a374      	add	r3, pc, #464	@ (adr r3, 800c250 <__ieee754_pow+0xa30>)
 800c080:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c084:	f7f4 fac0 	bl	8000608 <__aeabi_dmul>
 800c088:	a373      	add	r3, pc, #460	@ (adr r3, 800c258 <__ieee754_pow+0xa38>)
 800c08a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c08e:	4680      	mov	r8, r0
 800c090:	4689      	mov	r9, r1
 800c092:	4620      	mov	r0, r4
 800c094:	4629      	mov	r1, r5
 800c096:	f7f4 fab7 	bl	8000608 <__aeabi_dmul>
 800c09a:	4602      	mov	r2, r0
 800c09c:	460b      	mov	r3, r1
 800c09e:	4640      	mov	r0, r8
 800c0a0:	4649      	mov	r1, r9
 800c0a2:	f7f4 f8fb 	bl	800029c <__adddf3>
 800c0a6:	4604      	mov	r4, r0
 800c0a8:	460d      	mov	r5, r1
 800c0aa:	4602      	mov	r2, r0
 800c0ac:	460b      	mov	r3, r1
 800c0ae:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c0b2:	f7f4 f8f3 	bl	800029c <__adddf3>
 800c0b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c0ba:	4680      	mov	r8, r0
 800c0bc:	4689      	mov	r9, r1
 800c0be:	f7f4 f8eb 	bl	8000298 <__aeabi_dsub>
 800c0c2:	4602      	mov	r2, r0
 800c0c4:	460b      	mov	r3, r1
 800c0c6:	4620      	mov	r0, r4
 800c0c8:	4629      	mov	r1, r5
 800c0ca:	f7f4 f8e5 	bl	8000298 <__aeabi_dsub>
 800c0ce:	4642      	mov	r2, r8
 800c0d0:	4606      	mov	r6, r0
 800c0d2:	460f      	mov	r7, r1
 800c0d4:	464b      	mov	r3, r9
 800c0d6:	4640      	mov	r0, r8
 800c0d8:	4649      	mov	r1, r9
 800c0da:	f7f4 fa95 	bl	8000608 <__aeabi_dmul>
 800c0de:	a360      	add	r3, pc, #384	@ (adr r3, 800c260 <__ieee754_pow+0xa40>)
 800c0e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0e4:	4604      	mov	r4, r0
 800c0e6:	460d      	mov	r5, r1
 800c0e8:	f7f4 fa8e 	bl	8000608 <__aeabi_dmul>
 800c0ec:	a35e      	add	r3, pc, #376	@ (adr r3, 800c268 <__ieee754_pow+0xa48>)
 800c0ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0f2:	f7f4 f8d1 	bl	8000298 <__aeabi_dsub>
 800c0f6:	4622      	mov	r2, r4
 800c0f8:	462b      	mov	r3, r5
 800c0fa:	f7f4 fa85 	bl	8000608 <__aeabi_dmul>
 800c0fe:	a35c      	add	r3, pc, #368	@ (adr r3, 800c270 <__ieee754_pow+0xa50>)
 800c100:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c104:	f7f4 f8ca 	bl	800029c <__adddf3>
 800c108:	4622      	mov	r2, r4
 800c10a:	462b      	mov	r3, r5
 800c10c:	f7f4 fa7c 	bl	8000608 <__aeabi_dmul>
 800c110:	a359      	add	r3, pc, #356	@ (adr r3, 800c278 <__ieee754_pow+0xa58>)
 800c112:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c116:	f7f4 f8bf 	bl	8000298 <__aeabi_dsub>
 800c11a:	4622      	mov	r2, r4
 800c11c:	462b      	mov	r3, r5
 800c11e:	f7f4 fa73 	bl	8000608 <__aeabi_dmul>
 800c122:	a357      	add	r3, pc, #348	@ (adr r3, 800c280 <__ieee754_pow+0xa60>)
 800c124:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c128:	f7f4 f8b8 	bl	800029c <__adddf3>
 800c12c:	4622      	mov	r2, r4
 800c12e:	462b      	mov	r3, r5
 800c130:	f7f4 fa6a 	bl	8000608 <__aeabi_dmul>
 800c134:	4602      	mov	r2, r0
 800c136:	460b      	mov	r3, r1
 800c138:	4640      	mov	r0, r8
 800c13a:	4649      	mov	r1, r9
 800c13c:	f7f4 f8ac 	bl	8000298 <__aeabi_dsub>
 800c140:	4604      	mov	r4, r0
 800c142:	460d      	mov	r5, r1
 800c144:	4602      	mov	r2, r0
 800c146:	460b      	mov	r3, r1
 800c148:	4640      	mov	r0, r8
 800c14a:	4649      	mov	r1, r9
 800c14c:	f7f4 fa5c 	bl	8000608 <__aeabi_dmul>
 800c150:	2200      	movs	r2, #0
 800c152:	e9cd 0100 	strd	r0, r1, [sp]
 800c156:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c15a:	4620      	mov	r0, r4
 800c15c:	4629      	mov	r1, r5
 800c15e:	f7f4 f89b 	bl	8000298 <__aeabi_dsub>
 800c162:	4602      	mov	r2, r0
 800c164:	460b      	mov	r3, r1
 800c166:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c16a:	f7f4 fb77 	bl	800085c <__aeabi_ddiv>
 800c16e:	4632      	mov	r2, r6
 800c170:	4604      	mov	r4, r0
 800c172:	460d      	mov	r5, r1
 800c174:	463b      	mov	r3, r7
 800c176:	4640      	mov	r0, r8
 800c178:	4649      	mov	r1, r9
 800c17a:	f7f4 fa45 	bl	8000608 <__aeabi_dmul>
 800c17e:	4632      	mov	r2, r6
 800c180:	463b      	mov	r3, r7
 800c182:	f7f4 f88b 	bl	800029c <__adddf3>
 800c186:	4602      	mov	r2, r0
 800c188:	460b      	mov	r3, r1
 800c18a:	4620      	mov	r0, r4
 800c18c:	4629      	mov	r1, r5
 800c18e:	f7f4 f883 	bl	8000298 <__aeabi_dsub>
 800c192:	4642      	mov	r2, r8
 800c194:	464b      	mov	r3, r9
 800c196:	f7f4 f87f 	bl	8000298 <__aeabi_dsub>
 800c19a:	460b      	mov	r3, r1
 800c19c:	4602      	mov	r2, r0
 800c19e:	493b      	ldr	r1, [pc, #236]	@ (800c28c <__ieee754_pow+0xa6c>)
 800c1a0:	2000      	movs	r0, #0
 800c1a2:	f7f4 f879 	bl	8000298 <__aeabi_dsub>
 800c1a6:	ec41 0b10 	vmov	d0, r0, r1
 800c1aa:	ee10 3a90 	vmov	r3, s1
 800c1ae:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800c1b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c1b6:	da30      	bge.n	800c21a <__ieee754_pow+0x9fa>
 800c1b8:	4650      	mov	r0, sl
 800c1ba:	f000 f87d 	bl	800c2b8 <scalbn>
 800c1be:	ec51 0b10 	vmov	r0, r1, d0
 800c1c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c1c6:	f7ff bbd2 	b.w	800b96e <__ieee754_pow+0x14e>
 800c1ca:	4c31      	ldr	r4, [pc, #196]	@ (800c290 <__ieee754_pow+0xa70>)
 800c1cc:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c1d0:	42a3      	cmp	r3, r4
 800c1d2:	d91a      	bls.n	800c20a <__ieee754_pow+0x9ea>
 800c1d4:	4b2f      	ldr	r3, [pc, #188]	@ (800c294 <__ieee754_pow+0xa74>)
 800c1d6:	440b      	add	r3, r1
 800c1d8:	4303      	orrs	r3, r0
 800c1da:	d009      	beq.n	800c1f0 <__ieee754_pow+0x9d0>
 800c1dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c1e0:	2200      	movs	r2, #0
 800c1e2:	2300      	movs	r3, #0
 800c1e4:	f7f4 fc82 	bl	8000aec <__aeabi_dcmplt>
 800c1e8:	3800      	subs	r0, #0
 800c1ea:	bf18      	it	ne
 800c1ec:	2001      	movne	r0, #1
 800c1ee:	e42b      	b.n	800ba48 <__ieee754_pow+0x228>
 800c1f0:	4642      	mov	r2, r8
 800c1f2:	464b      	mov	r3, r9
 800c1f4:	f7f4 f850 	bl	8000298 <__aeabi_dsub>
 800c1f8:	4632      	mov	r2, r6
 800c1fa:	463b      	mov	r3, r7
 800c1fc:	f7f4 fc8a 	bl	8000b14 <__aeabi_dcmpge>
 800c200:	2800      	cmp	r0, #0
 800c202:	d1eb      	bne.n	800c1dc <__ieee754_pow+0x9bc>
 800c204:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 800c2a4 <__ieee754_pow+0xa84>
 800c208:	e6f7      	b.n	800bffa <__ieee754_pow+0x7da>
 800c20a:	469a      	mov	sl, r3
 800c20c:	4b22      	ldr	r3, [pc, #136]	@ (800c298 <__ieee754_pow+0xa78>)
 800c20e:	459a      	cmp	sl, r3
 800c210:	f63f aef3 	bhi.w	800bffa <__ieee754_pow+0x7da>
 800c214:	f8dd a010 	ldr.w	sl, [sp, #16]
 800c218:	e715      	b.n	800c046 <__ieee754_pow+0x826>
 800c21a:	ec51 0b10 	vmov	r0, r1, d0
 800c21e:	4619      	mov	r1, r3
 800c220:	e7cf      	b.n	800c1c2 <__ieee754_pow+0x9a2>
 800c222:	491a      	ldr	r1, [pc, #104]	@ (800c28c <__ieee754_pow+0xa6c>)
 800c224:	2000      	movs	r0, #0
 800c226:	f7ff bb18 	b.w	800b85a <__ieee754_pow+0x3a>
 800c22a:	2000      	movs	r0, #0
 800c22c:	2100      	movs	r1, #0
 800c22e:	f7ff bb14 	b.w	800b85a <__ieee754_pow+0x3a>
 800c232:	4630      	mov	r0, r6
 800c234:	4639      	mov	r1, r7
 800c236:	f7ff bb10 	b.w	800b85a <__ieee754_pow+0x3a>
 800c23a:	460c      	mov	r4, r1
 800c23c:	f7ff bb5e 	b.w	800b8fc <__ieee754_pow+0xdc>
 800c240:	2400      	movs	r4, #0
 800c242:	f7ff bb49 	b.w	800b8d8 <__ieee754_pow+0xb8>
 800c246:	bf00      	nop
 800c248:	00000000 	.word	0x00000000
 800c24c:	3fe62e43 	.word	0x3fe62e43
 800c250:	fefa39ef 	.word	0xfefa39ef
 800c254:	3fe62e42 	.word	0x3fe62e42
 800c258:	0ca86c39 	.word	0x0ca86c39
 800c25c:	be205c61 	.word	0xbe205c61
 800c260:	72bea4d0 	.word	0x72bea4d0
 800c264:	3e663769 	.word	0x3e663769
 800c268:	c5d26bf1 	.word	0xc5d26bf1
 800c26c:	3ebbbd41 	.word	0x3ebbbd41
 800c270:	af25de2c 	.word	0xaf25de2c
 800c274:	3f11566a 	.word	0x3f11566a
 800c278:	16bebd93 	.word	0x16bebd93
 800c27c:	3f66c16c 	.word	0x3f66c16c
 800c280:	5555553e 	.word	0x5555553e
 800c284:	3fc55555 	.word	0x3fc55555
 800c288:	fff00000 	.word	0xfff00000
 800c28c:	3ff00000 	.word	0x3ff00000
 800c290:	4090cbff 	.word	0x4090cbff
 800c294:	3f6f3400 	.word	0x3f6f3400
 800c298:	3fe00000 	.word	0x3fe00000
 800c29c:	652b82fe 	.word	0x652b82fe
 800c2a0:	3c971547 	.word	0x3c971547
 800c2a4:	4090cc00 	.word	0x4090cc00

0800c2a8 <fabs>:
 800c2a8:	ec51 0b10 	vmov	r0, r1, d0
 800c2ac:	4602      	mov	r2, r0
 800c2ae:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c2b2:	ec43 2b10 	vmov	d0, r2, r3
 800c2b6:	4770      	bx	lr

0800c2b8 <scalbn>:
 800c2b8:	b570      	push	{r4, r5, r6, lr}
 800c2ba:	ec55 4b10 	vmov	r4, r5, d0
 800c2be:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800c2c2:	4606      	mov	r6, r0
 800c2c4:	462b      	mov	r3, r5
 800c2c6:	b991      	cbnz	r1, 800c2ee <scalbn+0x36>
 800c2c8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800c2cc:	4323      	orrs	r3, r4
 800c2ce:	d03d      	beq.n	800c34c <scalbn+0x94>
 800c2d0:	4b35      	ldr	r3, [pc, #212]	@ (800c3a8 <scalbn+0xf0>)
 800c2d2:	4620      	mov	r0, r4
 800c2d4:	4629      	mov	r1, r5
 800c2d6:	2200      	movs	r2, #0
 800c2d8:	f7f4 f996 	bl	8000608 <__aeabi_dmul>
 800c2dc:	4b33      	ldr	r3, [pc, #204]	@ (800c3ac <scalbn+0xf4>)
 800c2de:	429e      	cmp	r6, r3
 800c2e0:	4604      	mov	r4, r0
 800c2e2:	460d      	mov	r5, r1
 800c2e4:	da0f      	bge.n	800c306 <scalbn+0x4e>
 800c2e6:	a328      	add	r3, pc, #160	@ (adr r3, 800c388 <scalbn+0xd0>)
 800c2e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ec:	e01e      	b.n	800c32c <scalbn+0x74>
 800c2ee:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800c2f2:	4291      	cmp	r1, r2
 800c2f4:	d10b      	bne.n	800c30e <scalbn+0x56>
 800c2f6:	4622      	mov	r2, r4
 800c2f8:	4620      	mov	r0, r4
 800c2fa:	4629      	mov	r1, r5
 800c2fc:	f7f3 ffce 	bl	800029c <__adddf3>
 800c300:	4604      	mov	r4, r0
 800c302:	460d      	mov	r5, r1
 800c304:	e022      	b.n	800c34c <scalbn+0x94>
 800c306:	460b      	mov	r3, r1
 800c308:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800c30c:	3936      	subs	r1, #54	@ 0x36
 800c30e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800c312:	4296      	cmp	r6, r2
 800c314:	dd0d      	ble.n	800c332 <scalbn+0x7a>
 800c316:	2d00      	cmp	r5, #0
 800c318:	a11d      	add	r1, pc, #116	@ (adr r1, 800c390 <scalbn+0xd8>)
 800c31a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c31e:	da02      	bge.n	800c326 <scalbn+0x6e>
 800c320:	a11d      	add	r1, pc, #116	@ (adr r1, 800c398 <scalbn+0xe0>)
 800c322:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c326:	a31a      	add	r3, pc, #104	@ (adr r3, 800c390 <scalbn+0xd8>)
 800c328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c32c:	f7f4 f96c 	bl	8000608 <__aeabi_dmul>
 800c330:	e7e6      	b.n	800c300 <scalbn+0x48>
 800c332:	1872      	adds	r2, r6, r1
 800c334:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800c338:	428a      	cmp	r2, r1
 800c33a:	dcec      	bgt.n	800c316 <scalbn+0x5e>
 800c33c:	2a00      	cmp	r2, #0
 800c33e:	dd08      	ble.n	800c352 <scalbn+0x9a>
 800c340:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c344:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800c348:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c34c:	ec45 4b10 	vmov	d0, r4, r5
 800c350:	bd70      	pop	{r4, r5, r6, pc}
 800c352:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800c356:	da08      	bge.n	800c36a <scalbn+0xb2>
 800c358:	2d00      	cmp	r5, #0
 800c35a:	a10b      	add	r1, pc, #44	@ (adr r1, 800c388 <scalbn+0xd0>)
 800c35c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c360:	dac1      	bge.n	800c2e6 <scalbn+0x2e>
 800c362:	a10f      	add	r1, pc, #60	@ (adr r1, 800c3a0 <scalbn+0xe8>)
 800c364:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c368:	e7bd      	b.n	800c2e6 <scalbn+0x2e>
 800c36a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c36e:	3236      	adds	r2, #54	@ 0x36
 800c370:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800c374:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c378:	4620      	mov	r0, r4
 800c37a:	4b0d      	ldr	r3, [pc, #52]	@ (800c3b0 <scalbn+0xf8>)
 800c37c:	4629      	mov	r1, r5
 800c37e:	2200      	movs	r2, #0
 800c380:	e7d4      	b.n	800c32c <scalbn+0x74>
 800c382:	bf00      	nop
 800c384:	f3af 8000 	nop.w
 800c388:	c2f8f359 	.word	0xc2f8f359
 800c38c:	01a56e1f 	.word	0x01a56e1f
 800c390:	8800759c 	.word	0x8800759c
 800c394:	7e37e43c 	.word	0x7e37e43c
 800c398:	8800759c 	.word	0x8800759c
 800c39c:	fe37e43c 	.word	0xfe37e43c
 800c3a0:	c2f8f359 	.word	0xc2f8f359
 800c3a4:	81a56e1f 	.word	0x81a56e1f
 800c3a8:	43500000 	.word	0x43500000
 800c3ac:	ffff3cb0 	.word	0xffff3cb0
 800c3b0:	3c900000 	.word	0x3c900000

0800c3b4 <with_errno>:
 800c3b4:	b510      	push	{r4, lr}
 800c3b6:	ed2d 8b02 	vpush	{d8}
 800c3ba:	eeb0 8a40 	vmov.f32	s16, s0
 800c3be:	eef0 8a60 	vmov.f32	s17, s1
 800c3c2:	4604      	mov	r4, r0
 800c3c4:	f7fc fe6e 	bl	80090a4 <__errno>
 800c3c8:	eeb0 0a48 	vmov.f32	s0, s16
 800c3cc:	eef0 0a68 	vmov.f32	s1, s17
 800c3d0:	ecbd 8b02 	vpop	{d8}
 800c3d4:	6004      	str	r4, [r0, #0]
 800c3d6:	bd10      	pop	{r4, pc}

0800c3d8 <xflow>:
 800c3d8:	4603      	mov	r3, r0
 800c3da:	b507      	push	{r0, r1, r2, lr}
 800c3dc:	ec51 0b10 	vmov	r0, r1, d0
 800c3e0:	b183      	cbz	r3, 800c404 <xflow+0x2c>
 800c3e2:	4602      	mov	r2, r0
 800c3e4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c3e8:	e9cd 2300 	strd	r2, r3, [sp]
 800c3ec:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c3f0:	f7f4 f90a 	bl	8000608 <__aeabi_dmul>
 800c3f4:	ec41 0b10 	vmov	d0, r0, r1
 800c3f8:	2022      	movs	r0, #34	@ 0x22
 800c3fa:	b003      	add	sp, #12
 800c3fc:	f85d eb04 	ldr.w	lr, [sp], #4
 800c400:	f7ff bfd8 	b.w	800c3b4 <with_errno>
 800c404:	4602      	mov	r2, r0
 800c406:	460b      	mov	r3, r1
 800c408:	e7ee      	b.n	800c3e8 <xflow+0x10>
 800c40a:	0000      	movs	r0, r0
 800c40c:	0000      	movs	r0, r0
	...

0800c410 <__math_uflow>:
 800c410:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c418 <__math_uflow+0x8>
 800c414:	f7ff bfe0 	b.w	800c3d8 <xflow>
 800c418:	00000000 	.word	0x00000000
 800c41c:	10000000 	.word	0x10000000

0800c420 <__math_oflow>:
 800c420:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c428 <__math_oflow+0x8>
 800c424:	f7ff bfd8 	b.w	800c3d8 <xflow>
 800c428:	00000000 	.word	0x00000000
 800c42c:	70000000 	.word	0x70000000

0800c430 <__ieee754_sqrt>:
 800c430:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c434:	4a68      	ldr	r2, [pc, #416]	@ (800c5d8 <__ieee754_sqrt+0x1a8>)
 800c436:	ec55 4b10 	vmov	r4, r5, d0
 800c43a:	43aa      	bics	r2, r5
 800c43c:	462b      	mov	r3, r5
 800c43e:	4621      	mov	r1, r4
 800c440:	d110      	bne.n	800c464 <__ieee754_sqrt+0x34>
 800c442:	4622      	mov	r2, r4
 800c444:	4620      	mov	r0, r4
 800c446:	4629      	mov	r1, r5
 800c448:	f7f4 f8de 	bl	8000608 <__aeabi_dmul>
 800c44c:	4602      	mov	r2, r0
 800c44e:	460b      	mov	r3, r1
 800c450:	4620      	mov	r0, r4
 800c452:	4629      	mov	r1, r5
 800c454:	f7f3 ff22 	bl	800029c <__adddf3>
 800c458:	4604      	mov	r4, r0
 800c45a:	460d      	mov	r5, r1
 800c45c:	ec45 4b10 	vmov	d0, r4, r5
 800c460:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c464:	2d00      	cmp	r5, #0
 800c466:	dc0e      	bgt.n	800c486 <__ieee754_sqrt+0x56>
 800c468:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800c46c:	4322      	orrs	r2, r4
 800c46e:	d0f5      	beq.n	800c45c <__ieee754_sqrt+0x2c>
 800c470:	b19d      	cbz	r5, 800c49a <__ieee754_sqrt+0x6a>
 800c472:	4622      	mov	r2, r4
 800c474:	4620      	mov	r0, r4
 800c476:	4629      	mov	r1, r5
 800c478:	f7f3 ff0e 	bl	8000298 <__aeabi_dsub>
 800c47c:	4602      	mov	r2, r0
 800c47e:	460b      	mov	r3, r1
 800c480:	f7f4 f9ec 	bl	800085c <__aeabi_ddiv>
 800c484:	e7e8      	b.n	800c458 <__ieee754_sqrt+0x28>
 800c486:	152a      	asrs	r2, r5, #20
 800c488:	d115      	bne.n	800c4b6 <__ieee754_sqrt+0x86>
 800c48a:	2000      	movs	r0, #0
 800c48c:	e009      	b.n	800c4a2 <__ieee754_sqrt+0x72>
 800c48e:	0acb      	lsrs	r3, r1, #11
 800c490:	3a15      	subs	r2, #21
 800c492:	0549      	lsls	r1, r1, #21
 800c494:	2b00      	cmp	r3, #0
 800c496:	d0fa      	beq.n	800c48e <__ieee754_sqrt+0x5e>
 800c498:	e7f7      	b.n	800c48a <__ieee754_sqrt+0x5a>
 800c49a:	462a      	mov	r2, r5
 800c49c:	e7fa      	b.n	800c494 <__ieee754_sqrt+0x64>
 800c49e:	005b      	lsls	r3, r3, #1
 800c4a0:	3001      	adds	r0, #1
 800c4a2:	02dc      	lsls	r4, r3, #11
 800c4a4:	d5fb      	bpl.n	800c49e <__ieee754_sqrt+0x6e>
 800c4a6:	1e44      	subs	r4, r0, #1
 800c4a8:	1b12      	subs	r2, r2, r4
 800c4aa:	f1c0 0420 	rsb	r4, r0, #32
 800c4ae:	fa21 f404 	lsr.w	r4, r1, r4
 800c4b2:	4323      	orrs	r3, r4
 800c4b4:	4081      	lsls	r1, r0
 800c4b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c4ba:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800c4be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c4c2:	07d2      	lsls	r2, r2, #31
 800c4c4:	bf5c      	itt	pl
 800c4c6:	005b      	lslpl	r3, r3, #1
 800c4c8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800c4cc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c4d0:	bf58      	it	pl
 800c4d2:	0049      	lslpl	r1, r1, #1
 800c4d4:	2600      	movs	r6, #0
 800c4d6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800c4da:	106d      	asrs	r5, r5, #1
 800c4dc:	0049      	lsls	r1, r1, #1
 800c4de:	2016      	movs	r0, #22
 800c4e0:	4632      	mov	r2, r6
 800c4e2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800c4e6:	1917      	adds	r7, r2, r4
 800c4e8:	429f      	cmp	r7, r3
 800c4ea:	bfde      	ittt	le
 800c4ec:	193a      	addle	r2, r7, r4
 800c4ee:	1bdb      	suble	r3, r3, r7
 800c4f0:	1936      	addle	r6, r6, r4
 800c4f2:	0fcf      	lsrs	r7, r1, #31
 800c4f4:	3801      	subs	r0, #1
 800c4f6:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800c4fa:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800c4fe:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800c502:	d1f0      	bne.n	800c4e6 <__ieee754_sqrt+0xb6>
 800c504:	4604      	mov	r4, r0
 800c506:	2720      	movs	r7, #32
 800c508:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800c50c:	429a      	cmp	r2, r3
 800c50e:	eb00 0e0c 	add.w	lr, r0, ip
 800c512:	db02      	blt.n	800c51a <__ieee754_sqrt+0xea>
 800c514:	d113      	bne.n	800c53e <__ieee754_sqrt+0x10e>
 800c516:	458e      	cmp	lr, r1
 800c518:	d811      	bhi.n	800c53e <__ieee754_sqrt+0x10e>
 800c51a:	f1be 0f00 	cmp.w	lr, #0
 800c51e:	eb0e 000c 	add.w	r0, lr, ip
 800c522:	da42      	bge.n	800c5aa <__ieee754_sqrt+0x17a>
 800c524:	2800      	cmp	r0, #0
 800c526:	db40      	blt.n	800c5aa <__ieee754_sqrt+0x17a>
 800c528:	f102 0801 	add.w	r8, r2, #1
 800c52c:	1a9b      	subs	r3, r3, r2
 800c52e:	458e      	cmp	lr, r1
 800c530:	bf88      	it	hi
 800c532:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800c536:	eba1 010e 	sub.w	r1, r1, lr
 800c53a:	4464      	add	r4, ip
 800c53c:	4642      	mov	r2, r8
 800c53e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800c542:	3f01      	subs	r7, #1
 800c544:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800c548:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800c54c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800c550:	d1dc      	bne.n	800c50c <__ieee754_sqrt+0xdc>
 800c552:	4319      	orrs	r1, r3
 800c554:	d01b      	beq.n	800c58e <__ieee754_sqrt+0x15e>
 800c556:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800c5dc <__ieee754_sqrt+0x1ac>
 800c55a:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800c5e0 <__ieee754_sqrt+0x1b0>
 800c55e:	e9da 0100 	ldrd	r0, r1, [sl]
 800c562:	e9db 2300 	ldrd	r2, r3, [fp]
 800c566:	f7f3 fe97 	bl	8000298 <__aeabi_dsub>
 800c56a:	e9da 8900 	ldrd	r8, r9, [sl]
 800c56e:	4602      	mov	r2, r0
 800c570:	460b      	mov	r3, r1
 800c572:	4640      	mov	r0, r8
 800c574:	4649      	mov	r1, r9
 800c576:	f7f4 fac3 	bl	8000b00 <__aeabi_dcmple>
 800c57a:	b140      	cbz	r0, 800c58e <__ieee754_sqrt+0x15e>
 800c57c:	f1b4 3fff 	cmp.w	r4, #4294967295
 800c580:	e9da 0100 	ldrd	r0, r1, [sl]
 800c584:	e9db 2300 	ldrd	r2, r3, [fp]
 800c588:	d111      	bne.n	800c5ae <__ieee754_sqrt+0x17e>
 800c58a:	3601      	adds	r6, #1
 800c58c:	463c      	mov	r4, r7
 800c58e:	1072      	asrs	r2, r6, #1
 800c590:	0863      	lsrs	r3, r4, #1
 800c592:	07f1      	lsls	r1, r6, #31
 800c594:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800c598:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800c59c:	bf48      	it	mi
 800c59e:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800c5a2:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800c5a6:	4618      	mov	r0, r3
 800c5a8:	e756      	b.n	800c458 <__ieee754_sqrt+0x28>
 800c5aa:	4690      	mov	r8, r2
 800c5ac:	e7be      	b.n	800c52c <__ieee754_sqrt+0xfc>
 800c5ae:	f7f3 fe75 	bl	800029c <__adddf3>
 800c5b2:	e9da 8900 	ldrd	r8, r9, [sl]
 800c5b6:	4602      	mov	r2, r0
 800c5b8:	460b      	mov	r3, r1
 800c5ba:	4640      	mov	r0, r8
 800c5bc:	4649      	mov	r1, r9
 800c5be:	f7f4 fa95 	bl	8000aec <__aeabi_dcmplt>
 800c5c2:	b120      	cbz	r0, 800c5ce <__ieee754_sqrt+0x19e>
 800c5c4:	1ca0      	adds	r0, r4, #2
 800c5c6:	bf08      	it	eq
 800c5c8:	3601      	addeq	r6, #1
 800c5ca:	3402      	adds	r4, #2
 800c5cc:	e7df      	b.n	800c58e <__ieee754_sqrt+0x15e>
 800c5ce:	1c63      	adds	r3, r4, #1
 800c5d0:	f023 0401 	bic.w	r4, r3, #1
 800c5d4:	e7db      	b.n	800c58e <__ieee754_sqrt+0x15e>
 800c5d6:	bf00      	nop
 800c5d8:	7ff00000 	.word	0x7ff00000
 800c5dc:	200001e0 	.word	0x200001e0
 800c5e0:	200001d8 	.word	0x200001d8

0800c5e4 <_init>:
 800c5e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5e6:	bf00      	nop
 800c5e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c5ea:	bc08      	pop	{r3}
 800c5ec:	469e      	mov	lr, r3
 800c5ee:	4770      	bx	lr

0800c5f0 <_fini>:
 800c5f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5f2:	bf00      	nop
 800c5f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c5f6:	bc08      	pop	{r3}
 800c5f8:	469e      	mov	lr, r3
 800c5fa:	4770      	bx	lr
