5 8 1 main 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t fsm -i main.fsm -vcd fsm2b.vcd -o fsm2b.cdd -y lib -v fsm2b.v -F fsm
3 0 fsm fsm lib/fsm.v 1 35
2 1 23 36003f 5 1 c 0 0 next_state
2 2 23 290032 1 32 4 0 0 STATE_IDLE
2 3 23 210032 6 1a 200cc 1 2 32 0 33aa aa aa aa aa aa aa aa
2 4 23 210025 2 1 c 0 0 reset
2 5 23 21003f 6 19 201cc 3 4 2 0 330a
2 6 23 18001c 0 1 400 0 0 state
2 7 23 18003f 11 38 600e 5 6
2 8 23 110015 23 1 c 0 0 clock
2 9 23 9000f 0 2a 20000 0 0 2 0 a
2 10 23 90015 35 27 2100a 8 9 1 0 2
2 11 28 3d0046 1 32 4 0 0 STATE_IDLE
2 12 28 300039 1 32 8 0 0 STATE_HEAD
2 13 28 1f0039 3 1a 2010c 11 12 32 0 11aa aa aa aa aa aa aa aa
2 14 28 28002b 3 1 c 0 0 head
2 15 28 200024 3 1 c 0 0 valid
2 16 28 20002b 3 8 2024c 14 15 1 0 1102
2 17 28 1f0046 3 19 2024c 13 16 2 0 110a
2 18 28 12001b 0 1 400 0 0 next_state
2 19 28 120046 3 37 600e 17 18
2 20 29 3d0046 1 32 8 0 0 STATE_DATA
2 21 29 300039 1 32 8 0 0 STATE_TAIL
2 22 29 1f0039 1 1a 20208 20 21 32 0 aa aa aa aa aa aa aa aa
2 23 29 28002b 1 1 18 0 0 tail
2 24 29 200024 1 1 18 0 0 valid
2 25 29 20002b 1 8 20238 23 24 1 0 2
2 26 29 1f0046 1 19 20238 22 25 2 0 a
2 27 29 12001b 0 1 400 0 0 next_state
2 28 29 120046 1 37 602a 26 27
2 29 30 3d0046 0 32 10 0 0 STATE_DATA
2 30 30 300039 0 32 10 0 0 STATE_TAIL
2 31 30 1f0039 0 1a 20030 29 30 32 0 aa aa aa aa aa aa aa aa
2 32 30 28002b 0 1 10 0 0 tail
2 33 30 200024 0 1 10 0 0 valid
2 34 30 20002b 0 8 20030 32 33 1 0 2
2 35 30 1f0046 0 19 20030 31 34 2 0 a
2 36 30 12001b 0 1 400 0 0 next_state
2 37 30 120046 0 37 6022 35 36
2 38 31 3d0046 1 32 4 0 0 STATE_IDLE
2 39 31 300039 1 32 8 0 0 STATE_HEAD
2 40 31 1f0039 1 1a 20104 38 39 32 0 aa aa aa aa aa aa aa aa
2 41 31 28002b 1 1 4 0 0 head
2 42 31 200024 1 1 4 0 0 valid
2 43 31 20002b 1 8 20044 41 42 1 0 2
2 44 31 1f0046 1 19 20044 40 43 2 0 a
2 45 31 12001b 0 1 400 0 0 next_state
2 46 31 120046 1 37 6006 44 45
2 47 31 5000e 1 32 8 0 0 STATE_TAIL
2 48 27 9000d d 1 e 0 0 state
2 49 31 0 2 2d 2420e 47 48 1 0 102
2 50 30 5000e 1 32 8 0 0 STATE_DATA
2 51 30 0 2 2d 20206 50 48 1 0 2
2 52 29 5000e 1 32 8 0 0 STATE_HEAD
2 53 29 0 3 2d 2020e 52 48 1 0 1102
2 54 28 5000e 1 32 4 0 0 STATE_IDLE
2 55 28 0 6 2d 2014e 54 48 1 0 1102
2 56 25 230026 3 1 c 0 0 tail
2 57 25 230026 0 2a 20000 0 0 2 0 110a
2 58 25 230026 3 29 20008 56 57 1 0 2
2 59 25 1a001e 3 1 c 0 0 valid
2 60 25 1a001e 0 2a 20000 0 0 2 0 110a
2 61 25 1a001e 3 29 20008 59 60 1 0 2
2 62 25 120015 3 1 c 0 0 head
2 63 25 120015 0 2a 20000 0 0 2 0 110a
2 64 25 120015 3 29 20008 62 63 1 0 2
2 65 25 9000d 5 1 c 0 0 state
2 66 25 9000d 0 2a 20000 0 0 3 0 332a
2 67 25 9000d 5 29 20008 65 66 1 0 2
2 68 25 90015 6 2b 20008 64 67 1 0 2
2 69 25 9001e 6 2b 20008 61 68 1 0 2
2 70 25 90026 d 2b 2100a 58 69 1 0 2
2 71 0 0 5 1 f00e 0 0 next_state
2 72 0 0 5 1 f00e 0 0 state
1 STATE_IDLE 0 0 80000 32 0 0 0 0 0 0 0 0 0
1 STATE_HEAD 0 0 80000 32 0 1 0 0 0 0 0 0 0
1 STATE_DATA 0 0 80000 32 0 4 0 0 0 0 0 0 0
1 STATE_TAIL 0 0 80000 32 0 5 0 0 0 0 0 0 0
1 clock 0 9 a 1 0 1102
1 reset 0 10 a 1 0 1002
1 head 0 11 a 1 0 1102
1 tail 0 12 a 1 0 1102
1 valid 0 13 a 1 0 1102
1 state 0 20 3000b 2 0 330a
1 next_state 0 21 3000b 2 16 330a
4 72 72 72
4 71 71 71
4 7 10 10
4 10 7 0
4 46 70 70
4 49 46 70
4 37 70 70
4 51 37 49
4 28 70 70
4 53 28 51
4 19 70 70
4 55 19 53
4 70 55 0
6 72 71 1 02,04,04,,01,81,81030106
