# VHDL-Project
It is a Design for 2-digit BCD adder (8 bits), having a complete code for functional verification using VHDL.
