---
author: kevbroch
comments: false
date: 2012-05-14 19:03:43+00:00
excerpt: "\n\t\t\t\t\t\t"
layout: page
link: http://www.hotchips.org/archives/2000s/hc20/
slug: hc20
title: "\n\t\t\t\tHC20 (2008)\t\t"
wordpress_id: 96
---


				

# Tutorials, Sunday, August 24, 2008



<td >Chair: Chuck Moore, AMD
Author(s): Chuck Moore, AMD; Craig Hampel, Rambus; Jerry Bautista,Intel; Fritz Kruger, AMDPresentation: High Bandwidth Memory Technology & Systems Implications.

Abstract: As multicore CPUs and manycore GPUs continue to rapidly double their processor counts, the challenge is to develop mainstream application software that inherently scales its parallelism to leverage ever more processor cores. The CUDA scalable parallel programming model provides readily understood abstractions - a hierarchy of thread groups, shared memories, and barrier synchronization - that provide a clear parallel structure to conventional C code for one thread of the hierarchy. Learn how developers have made a wide range of CUDA applications scale transparently to hundreds of processor cores and thousands of concurrent threads. CUDA is a minimal extension of C/C++ applicable to both GPUs and CPUs.
NO VIDEO AVAILABLE



	
  * Introduction & Motivating Issues (Chuck Moore, AMD) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/1_Sun/HC20.24.110.pdf)

	
  * Terabyte Bandwidth Initiative - Architectural Considerations for Next-Generation Memory Systems (Craig Hampel, Rambus) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/1_Sun/HC20.24.121.pdf)

	
  * Tera-scale Computing and Interconnect Challenges - 3D Stacking Considerations (Jerry Bautista, Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/1_Sun/HC20.24.130.pdf)

	
  * System Architecture Implications and Perspective (Fritz Kruger, AMD)[![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/1_Sun/HC20.24.140.pdf)



</td>
</tr>
<tr valign="top" >

<td >Afternoon Tutorial
</td>

<td >Chair: John NickollsAuthor(s):Ian Buck, Michael Garland, Patrick Legresley, Massimiliano Fatica,NVIDIA; Wen-mei Hwu, Univ. of IllinoisPresentation: Scalable Parallel Programming with CUDA.

Abstract: As Moore's Law enables us to pack more CPUs and other computing devices onto future chips, addressing the "Memory Wall" takes on a whole new level of importance. The combination of larger working sets, multiple working sets, and bandwidth hungry offload computing devices take a difficult situation and make it worse. This tutorial will introduce these challenges, and present several potential technology solutions, as well as the associated system-level implications.
http://youtu.be/c3AI8dtVW-8



	
  * CUDA Schedule[ ![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/1_Sun/HC20.24.205.pdf)

	
  * Presenter's Biographies[ ![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/1_Sun/HC20.24.207.pdf)

	
  * Introduction and Scaling Demonstrations[ ![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/1_Sun/HC20.24.210.pdf)

	
  * Scalable Parallel Programming[ ![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/1_Sun/HC20.24.220.pdf)

	
  * Toolkit and Libraries[ ![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/1_Sun/HC20.24.230.pdf)

	
  * Performance Optimizations[ ![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/1_Sun/HC20.24.240.pdf)

	
  * Application Development Experience[ ![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/1_Sun/HC20.24.250.pdf)

	
  * Directions[ ![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/1_Sun/HC20.24.260.pdf)

	
  * Panel Discussions[ ![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/1_Sun/HC20.24.270.pdf)

	
  * Demos[ ![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/1_Sun/HC20.24.280.pdf)



</td>
</tr>
</tbody>
</table>



### Conference Day One


<table style="width: 100%;" >
<tbody >
<tr >
Session
Monday, August 25, 2008
</tr>
<tr valign="top" >

<td >Opening Remarks
</td>

<td >Opening remarks



	
  * Message from the Chair [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/2_Mon/HC20.25.020.pdf)

	
  * Message from the Program Co-Chairs [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/2_Mon/HC20.25.030.pdf)

	
  * Computer History Museum [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/2_Mon/HC20.25.060.pdf)

	
  * Sponsors [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/2_Mon/HC20.25.050.pdf)



</td>
</tr>
<tr valign="top" >

<td >Session 1
</td>

<td >Session One: Multi-Core TechnologiesSession Chair: Will Eaterton, CiscoPresentations:
http://youtu.be/1TFXv8VuQmA



	
  * MicroNetwork-Based Coherency: Extending Coherency over Standard Networks [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/2_Mon/HC20.25.111.pdf)
Author(s): Bob Quinn, 3Leaf Sys.

	
  * The Roofline Model: A tool for Auto-tuning Kernels on Multicore Architectures [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/2_Mon/HC20.25.121.pdf)
Author(s): Samuel Williams, David Patterson, Leonid Oliker, John Shalf, Katherine Yelick, UC Berkeley

	
  * Power-performance Comparative Evaluation of Alternate Microarchitectures [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/2_Mon/HC20.25.131.pdf)
Author(s): Pradip Bose, Alan Weger, Victor Zyuban, Hendrik Hamann, Hans Jacobson, Richard Eickemeyer, John Griswell, IBM



</td>
</tr>
<tr valign="top" >

<td >Keynote 1
</td>

<td >Keynote IKeynote Chair: Christos KozyrakisPresentation: Cars that drive themselves [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/2_Mon/Thrun-Keynote-Cars.pdf)

Sebastian Thurn, Stanford University
</td>
</tr>
<tr valign="top" >

<td >Session 2
</td>

<td >Session Two: Video & MediaSession Chair: Pradeep DubeyPresentations:
http://youtu.be/-iU21wq0GNA



	
  * SpursEngine - A High-Performance Stream Processor Derived from Cell/B.E. for Media Processing Acceleration [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/2_Mon/HC20.25.211.pdf)
Author(s): Hiroo Hayashi, Toshiba

	
  * A 167-processor Array for Efficient DSP & Embedded Application Processing [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/2_Mon/HC20.25.220.pdf)
Author(s): Dean Truong, W. Cheng, T. Mohsenin, Z. Yu, T. Jacobson, G Landge, M. Meeuwsen, C. Watnik, P. Mejia, A. Tran, J. Webb, E. Work, Z. Xiao, B. Baas, UC Davis

	
  * System Architecture and Applications of the PNX5100: A High-Performance Full HD 120Hz Progressive Post Processing Multicore Video Processor [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/2_Mon/HC20.25.231.pdf)
Author(s): Johan Janssen, NXP Semi.

	
  * AMD mediaDSP: A Platform for Building Programmable Multicore Video Processor [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/2_Mon/HC20.25.241.pdf)
Author(s): Richard Selvaggi, Larry Pearlstein, AMD



</td>
</tr>
<tr valign="top" >

<td >Session 3
</td>

<td >Session Three: Mobile Media ProcessingSession Chair: Forest Baskett Presentations:
http://youtu.be/TXCLtQND_WY



	
  * A 300-mW Single-Chip NTSC/PAL Television for Mobile Applications [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/2_Mon/HC20.25.310.pdf)
Author(s): Samuel Sheng, D. Yee, S. Stoiber, P. Chi, H. Huang, A. Abo, L. Lynn, R. S. Narayanaswami, R. Contreras, R. Gupta, E. Macdonald,Telegent

	
  * Voice Processor Based on Human Hearing System [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/2_Mon/HC20.25.320.pdf)
Author(s): Lloyd Watts, Dana Massie, Allen Sansano, James Huey,Audience

	
  * NVIDIA Tegra: Enabling Stunning Handheld Graphics & HD Video [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/2_Mon/HC20.25.331.pdf)
Author(s): Michael Toksvig, John Mathieson, Brian Cabral, Brian Smith, NVIDIA



</td>
</tr>
<tr valign="top" >

<td >Session 4
</td>

<td >Session Four: SupercomputingSession Chair: Ralph WittigPresentations:
http://youtu.be/QwgqL1aVk08



	
  * PowerXCell 8i: A Cell Broadband Engine Implementation Enhanced for Supercomputing [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/2_Mon/HC20.25.420.pdf)
Author(s): Brian Flachs, D. Brokenshire, K. Imming, T. Ozguner, S. Mueller, H. J. Oh, M. Boersma, E. Doan, K. Hirairi, R. Krentler, C. Durham, A. Huynh, R. Berry, IBM

	
  * A Specialized ASIC for Molecular Dynamics [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/2_Mon/HC20.25.421.pdf)
Author(s): Martin. M. Deneroff, D. E. Shaw, R. O. Dror, J. Gagliardo, J. S. Kuskin, R. H. Larson, E. C. Priest, J. K. Salmon, C. Young, D.E. Shaw




</td>
</tr>
<tr valign="top" >

<td height="168" >Panel Discussion
</td>

<td >Panel Discussion: Ready, Fire, Aim - 20 years of hits & misses at Hot ChipsSession Chair: Nick Tredennick [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/2_Mon/HC20.25.panel.10.Tredennick.pdf)Panelists: 
Nathan Brookwood [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/2_Mon/HC20.25.panel.70.Brookwood.pdf)
John R. Mashey [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/2_Mon/HC20.25.panel.50.Mashey.pdf)
David Patterson [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/2_Mon/HC20.25.panel.40.Patterson.pdf)
Dave Ditzel [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/2_Mon/HC20.25.panel.60.Ditzel.pdf)
Howard Sachs [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/2_Mon/HC20.25.panel.30.Sachs.pdf)
Michael Slater [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/2_Mon/HC20.25.panel.20.Slater.pdf)

Abstract: Is computer engineering a logic-driven profession on a path of inexorable monotonic progress? It isn't; computer engineering is as subject to fads and foibles as are the fashion and toy industries. To prove it, we'll take a humorous, sarcastic, controversial, and embarrassing look at twenty years of hits and misses from Hot Chips conferences, primarily in microprocessor design. We've collected panelists from outspoken one-time designers, professors, or pundits who aren't shy about making fun of other peoples' (or their own) life's work.
</td>
</tr>
</tbody>
</table>



### Conference Day Two


<table style="width: 100%;" >
<tbody >
<tr >
Session
Tuesday, August 26, 2008
</tr>
<tr valign="top" >

<td height="263" >Session 5
</td>

<td >Session Five: FPGAsSession Chair: Krste AsanovicPresentations:
http://youtu.be/46mnK3TH7kk



	
  * Virtex-5 FXT, a New Field-Programmable Gate Array Platform [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/3_Tues/HC20.26.511.pdf)
Authors(s): Peter Alfke, Xilinx

	
  * New 40nm High Performance FPGA and ASIC Common Platform [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/3_Tues/HC20.26.520.pdf)
Authors(s): Dan Mansur, Altera

	
  * MAXware: Acceleration in HPC [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/3_Tues/HC20.26.531.pdf)
Authors(s):Michael Flynn, Rob Dimond, Oskar Mencer, Oliver Pell,Maxeler



</td>
</tr>
<tr valign="top" >

<td >Session 6
</td>

<td >Session Six: PC ChipsSession Chair: John SellPresentation:
http://youtu.be/0V09OHjUAGo



	
  * AMD 780G, an x86 Chipset with Advanced Integrated GPU [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/3_Tues/HC20.26.610.pdf)
Authors(s): Niles Burbank, T. Asaro, D. Cherepacha, D. Sinclair, J. Chappel, M. Tressidar, P. Ng, C. Klement, J. Bruno, L. Sinclair, C. Kuan, AMD

	
  * Micro-architecture of Godson-3 Multi-Core Processor [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/3_Tues/HC20.26.621.pdf)
Authors(s): Weiwu Hu, Xiang Gao, Yunji Chen, Institute of Computing Technology, Chinese Academy of Sciences

	
  * Inside Intel® Core™ Microarchitecture (Nehalem) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/3_Tues/HC20.26.630.pdf)
Authors(s): Ronak Singhal, Intel



</td>
</tr>
<tr valign="top" >

<td >Keynote 2
</td>

<td >Keynote II: SunPower's History and Technology [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/3_Tues/HC20.26.keynoteII.Swanson-1.pdf)Keynote Chair: Forest BaskettPresenter: Richard Swanson, SunPower
</td>
</tr>
<tr valign="top" >

<td >Session 7
</td>

<td >Session Seven: NetworkingSession Chair: Jose RenauPresentations:
http://youtu.be/V_uA9fHSi1w



	
  * Low Cost Chipset for Broadband Powerline Communications at 200 Mbps [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/3_Tues/HC20.26.710.pdf)
Authors(s): Chano Gomez, DS2

	
  * The QFP Packet Processing Chip Set [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/3_Tues/HC20.26.720.pdf)
Authors(s): Donald Steiss, Will Eatherton, James Markevitch, Cisco




</td>
</tr>
<tr valign="top" >

<td >Session 8
</td>

<td >Session Eight: Visual ComputingSession Chair: Marc TremblayPresentations:
http://youtu.be/MSoVJXTVBHo



	
  * NVIDIA GTX200: TeraFLOPS Visual Computing [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/3_Tues/HC20.26.811.pdf)
Authors(s): John Tynefield, Luke Chang, Stuart Oberman, NVIDIA

	
  * Larrabee: A Many-Core x86 Architecture for Visual Computing [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/3_Tues/HC20.26.821.pdf)
Authors(s): Doug Carmean, Intel



</td>
</tr>
<tr valign="top" >

<td >Session 9
</td>

<td >Session Nine: Server ChipsSession Chair: Alan Jay SmithPresentations:
NO VIDEO AVAILABLE



	
  * Tukwila: A Quad-Core Intel(R) Itanium(R) Processor [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/3_Tues/HC20.26.911.pdf)
Authors(s):Eric DeLano, Intel

	
  * SPARC64VII: Fujitsu's Next Generation Quad-Core Processor [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/3_Tues/HC20.26.921.pdf)
Authors(s): Takumi Maruyama, Fujitsu

	
  * Rock: A third Generation 65nm, 16-Core, 32 Thread + 32 Scout-Threads CMT SPARC Processor [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc20/3_Tues/HC20.26.931.pdf)
Authors(s): Shailender Chaudhry, Sun



</td>
</tr>
</tbody>
</table>		
