Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/Local Disk D/V Semester/DSD/Fixed_Point_ALU/ALU_TB_isim_beh.exe -prj E:/Local Disk D/V Semester/DSD/Fixed_Point_ALU/ALU_TB_beh.prj work.ALU_TB work.glbl 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Local Disk D/V Semester/DSD/Fixed_Point_ALU/Half_Adder.v" into library work
Analyzing Verilog file "E:/Local Disk D/V Semester/DSD/Fixed_Point_ALU/Full_Adder.v" into library work
Analyzing Verilog file "E:/Local Disk D/V Semester/DSD/Fixed_Point_ALU/Four_Bit_Multiplier.v" into library work
Analyzing Verilog file "E:/Local Disk D/V Semester/DSD/Fixed_Point_ALU/ALU.v" into library work
Analyzing Verilog file "E:/Local Disk D/V Semester/DSD/Fixed_Point_ALU/ALU_TB.v" into library work
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Full_Adder
Compiling module Half_Adder
Compiling module Four_Bit_Multiplier
Compiling module ALU
Compiling module ALU_TB
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable E:/Local Disk D/V Semester/DSD/Fixed_Point_ALU/ALU_TB_isim_beh.exe
Fuse Memory Usage: 27604 KB
Fuse CPU Usage: 1187 ms
