Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Apr 20 13:00:01 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/fir_GM/fir_GM_ED97_3_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 Sum7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum7_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.981ns (34.277%)  route 1.881ns (65.723%))
  Logic Levels:           12  (CARRY8=4 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.984ns = ( 6.984 - 4.000 ) 
    Source Clock Delay      (SCD):    3.562ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.625ns (routing 1.379ns, distribution 1.246ns)
  Clock Net Delay (Destination): 2.337ns (routing 1.252ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=1824, routed)        2.625     3.562    Sum7_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X124Y318       FDRE                                         r  Sum7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y318       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.640 r  Sum7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/Q
                         net (fo=1, routed)           0.203     3.843    Sum7_impl_instance/FPAddSubOp_instance/LZC_component/Q[9]
    SLICE_X126Y320       LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.943 r  Sum7_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_6/O
                         net (fo=1, routed)           0.199     4.142    Sum7_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_6_n_0
    SLICE_X125Y321       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     4.177 r  Sum7_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_5/O
                         net (fo=1, routed)           0.082     4.259    Sum7_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_5_n_0
    SLICE_X125Y322       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.295 r  Sum7_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2/O
                         net (fo=1, routed)           0.129     4.424    Sum7_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2_n_0
    SLICE_X125Y320       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.475 r  Sum7_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_1/O
                         net (fo=4, routed)           0.188     4.663    Sum7_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]_0
    SLICE_X125Y317       LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     4.713 r  Sum7_impl_instance/FPAddSubOp_instance/LZC_component/plusOp_carry_i_9/O
                         net (fo=1, routed)           0.009     4.722    Sum7_impl_instance/FPAddSubOp_instance/fracAdder/S[0]
    SLICE_X125Y317       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.912 r  Sum7_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.938    Sum7_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry_n_0
    SLICE_X125Y318       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.953 r  Sum7_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.979    Sum7_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0_n_0
    SLICE_X125Y319       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.994 r  Sum7_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__1/CO[7]
                         net (fo=1, routed)           0.026     5.020    Sum7_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__1_n_0
    SLICE_X125Y320       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     5.087 f  Sum7_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__2/O[2]
                         net (fo=6, routed)           0.253     5.340    Sum7_impl_instance/FPAddSubOp_instance/fracAdder/level5[27]
    SLICE_X126Y318       LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     5.498 f  Sum7_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5/O
                         net (fo=1, routed)           0.176     5.674    Sum7_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5_n_0
    SLICE_X126Y318       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     5.711 f  Sum7_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2/O
                         net (fo=6, routed)           0.222     5.933    Sum7_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2_n_0
    SLICE_X124Y317       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     6.082 r  Sum7_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[11]_i_1/O
                         net (fo=13, routed)          0.342     6.424    Sum7_impl_instance/FPAddSubOp_instance/LZC_component/newX_d1_reg[21]
    SLICE_X126Y316       FDRE                                         r  Sum7_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=1824, routed)        2.337     6.984    Sum7_impl_instance/FPAddSubOp_instance/LZC_component/clk_IBUF_BUFG
    SLICE_X126Y316       FDRE                                         r  Sum7_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]/C
                         clock pessimism              0.482     7.466    
                         clock uncertainty           -0.035     7.431    
    SLICE_X126Y316       FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074     7.357    Sum7_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.357    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                  0.932    




