INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ACHYUTH/Documents/PESU slidesnotes/ECE 3-sem/Computer-Aided Digtial Design/CADD-lab old/caddLab-master/lab_9/lab_9.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ACHYUTH/Documents/PESU slidesnotes/ECE 3-sem/Computer-Aided Digtial Design/CADD-lab old/caddLab-master/lab_9/lab_9.srcs/sources_1/new/gy_654.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gy_654
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ACHYUTH/Documents/PESU slidesnotes/ECE 3-sem/Computer-Aided Digtial Design/CADD-lab old/caddLab-master/lab_9/lab_9.srcs/sim_1/new/gy_654_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gy_654_tb
