2:23:42 PM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Wed Dec 25 14:23:46 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":1:7:1:19|Synthesizing module U712_CHIP_RAM in library work.

@W: CL265 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":156:0:156:5|Removing unused bit 9 of DMA_ROW_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":156:0:156:5|Removing unused bit 9 of DMA_COL_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":1:7:1:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL247 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":4:17:4:17|Input port bit 1 of A[20:1] is unused

@W: CL247 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":5:16:5:18|Input port bit 9 of DRA[9:0] is unused

@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":38:0:38:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 14:23:47 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 14:23:47 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 14:23:47 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 14:23:49 2024

###########################################################]
Pre-mapping Report

# Wed Dec 25 14:23:49 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     11   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     3    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_OUT_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     94   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 14:23:49 2024

###########################################################]
Map & Optimize Report

# Wed Dec 25 14:23:49 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":64:0:64:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: BN132 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Removing instance U712_REG_SM.DBR_SYNC[0] because it is equivalent to instance U712_CHIP_RAM.DBR_SYNC[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\amigapci\u712\u712_chip_ram.v":105:0:105:5|Removing instance U712_CHIP_RAM.DBR_SYNC[1] because it is equivalent to instance U712_REG_SM.DBR_SYNC[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.74ns		 199 /       100



@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":156:0:156:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":6:20:6:21|SB_GB inserted on the net C1_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_OUT_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 92 clock pin(s) of sequential element(s)
0 instances converted, 92 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 
--------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  8          U712_CHIP_RAM.REFRESH_COUNTER[7]
========================================================================================================
====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       92         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 142MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 144MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 25 14:23:51 2024
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.529

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1230.415      -4.529      declared                    default_clkgroup
C3                                   3.6 MHz       NA            279.330       NA            NA          declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      18.2 MHz      12.500        55.061        -2.289      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (U712_TOP|CLK80_OUT_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_OUT_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  No paths    -      |  No paths    -      |  No paths    -    
C1                                U712_TOP|CLK80_OUT_derived_clock  |  1.330       -4.529   |  No paths    -      |  No paths    -      |  No paths    -    
U712_TOP|CLK80_OUT_derived_clock  U712_TOP|CLK80_OUT_derived_clock  |  12.500      -2.289   |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                 Arrival            
Instance                             Reference     Type        Pin     Net                    Time        Slack  
                                     Clock                                                                       
-----------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR     Q       REFRESH6lto2           0.540       -4.529 
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR     Q       REFRESH_COUNTER[3]     0.540       -4.487 
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR     Q       REFRESH_COUNTER[4]     0.540       -4.458 
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR     Q       REFRESH_COUNTER[5]     0.540       -4.395 
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR     Q       REFRESH_COUNTER[6]     0.540       -2.821 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR     Q       REFRESH_COUNTER[7]     0.540       -2.800 
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR     Q       REFRESH_COUNTER[0]     0.540       274.543
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR     Q       REFRESH_COUNTER[1]     0.540       274.683
=================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                   Required            
Instance                             Reference     Type        Pin     Net                      Time         Slack  
                                     Clock                                                                          
--------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH                C1            SB_DFF      D       REFRESH_0                1.225        -4.529 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR     D       REFRESH_COUNTER_s[7]     279.224      274.543
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR     D       REFRESH_COUNTER_s[6]     279.224      274.683
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR     D       REFRESH_COUNTER_s[5]     279.224      274.824
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR     D       REFRESH_COUNTER_s[4]     279.224      274.964
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR     D       REFRESH_COUNTER_s[3]     279.224      275.104
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR     D       REFRESH_COUNTER_s[0]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR     D       REFRESH_COUNTER_s[1]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR     D       REFRESH_COUNTER_s[2]     279.224      275.179
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.529

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH6lto2                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_r_1                          Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.287     4.246       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.753       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.859 is 1.382(23.6%) logic and 4.477(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.486

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[3] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[3]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[3]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_r_1                          Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.316     4.204       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.711       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.340(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.683
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.458

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[4]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[4]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.351     2.490       -         
REFRESH_r_1                          Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.316     4.176       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.683       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.788 is 1.311(22.7%) logic and 4.477(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.620
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.395

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I3       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.287     2.426       -         
REFRESH_r_1                          Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.797       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.316     4.113       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.620       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.725 is 1.248(21.8%) logic and 4.477(78.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.821

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.400     2.539       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         4.046       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                          Arrival           
Instance                              Reference                            Type         Pin     Net                     Time        Slack 
                                      Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[4]        0.540       -2.289
U712_CHIP_RAM.SDRAM_COUNTER[5]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[5]        0.540       -2.240
U712_CHIP_RAM.SDRAM_COUNTER[6]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[6]        0.540       -2.219
U712_CHIP_RAM.SDRAM_COUNTER[7]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[7]        0.540       -2.156
U712_CHIP_RAM.SDRAM_COUNTER[2]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[2]        0.540       -0.483
U712_CHIP_RAM.SDRAM_COUNTER[3]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[3]        0.540       -0.455
U712_CHIP_RAM.CPU_CYCLE               U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       CPU_CYCLEm              0.540       1.084 
U712_CHIP_RAM.SDRAM_COUNTER[1]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[1]        0.540       1.133 
U712_CHIP_RAM.SDRAM_CONFIGURED        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_CONFIGURED        0.540       1.168 
U712_CHIP_RAM.REFRESH_CYCLE_START     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       REFRESH_CYCLE_START     0.540       1.189 
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                           Required           
Instance                           Reference                            Type         Pin     Net                      Time         Slack 
                                   Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CPU_CYCLE            U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     D       CPU_CYCLE_en             12.395       -2.289
U712_CHIP_RAM.DBENn                U712_TOP|CLK80_OUT_derived_clock     SB_DFFSS     D       DBENn                    12.395       -2.289
U712_CHIP_RAM.DMA_CYCLE_1          U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     D       DMA_CYCLE_1_en           12.395       -2.289
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[1]     12.395       -0.666
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[2]     12.395       -0.666
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[3]     12.395       -0.666
U712_CHIP_RAM.DBDIR                U712_TOP|CLK80_OUT_derived_clock     SB_DFFSS     D       DBDIR                    12.395       -0.603
U712_CHIP_RAM.WRITE_CYCLE          U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     D       WRITE_CYCLE_en           12.395       -0.603
U712_CHIP_RAM.CPU_TACK             U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       CPU_TACK_0               12.395       -0.483
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_1              12.395       1.084 
=========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.684
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.289

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.CPU_CYCLE / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFF       Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net          -        -       1.599     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.449     2.588       -         
N_53                                        Net          -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4      O        Out     0.449     4.408       -         
N_40                                        Net          -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[0]     SB_LUT4      I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[0]     SB_LUT4      O        Out     0.449     6.227       -         
N_43                                        Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI6JQ74     SB_LUT4      I0       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI6JQ74     SB_LUT4      O        Out     0.386     7.984       -         
N_107                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.DMA_CYCLE_START_RNI7Q5U5      SB_LUT4      I0       In      -         9.355       -         
U712_CHIP_RAM.DMA_CYCLE_START_RNI7Q5U5      SB_LUT4      O        Out     0.386     9.741       -         
SDRAM_CMD_3_sqmuxa_1                        Net          -        -       1.371     -           4         
U712_CHIP_RAM.CPU_CYCLE_RNO_0               SB_LUT4      I1       In      -         11.112      -         
U712_CHIP_RAM.CPU_CYCLE_RNO_0               SB_LUT4      O        Out     0.379     11.491      -         
un1_SDRAM_COUNTER53_8_0                     Net          -        -       1.371     -           1         
U712_CHIP_RAM.CPU_CYCLE_RNO                 SB_LUT4      I3       In      -         12.861      -         
U712_CHIP_RAM.CPU_CYCLE_RNO                 SB_LUT4      O        Out     0.316     13.177      -         
CPU_CYCLE_en                                Net          -        -       1.507     -           1         
U712_CHIP_RAM.CPU_CYCLE                     SB_DFFSR     D        In      -         14.684      -         
==========================================================================================================
Total path delay (propagation time + setup) of 14.789 is 3.457(23.4%) logic and 11.332(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.684
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.289

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.DBENn / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFF       Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net          -        -       1.599     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.449     2.588       -         
N_53                                        Net          -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4      O        Out     0.449     4.408       -         
N_40                                        Net          -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[0]     SB_LUT4      I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[0]     SB_LUT4      O        Out     0.449     6.227       -         
N_43                                        Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI6JQ74     SB_LUT4      I0       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI6JQ74     SB_LUT4      O        Out     0.386     7.984       -         
N_107                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.DMA_CYCLE_START_RNI7Q5U5      SB_LUT4      I0       In      -         9.355       -         
U712_CHIP_RAM.DMA_CYCLE_START_RNI7Q5U5      SB_LUT4      O        Out     0.386     9.741       -         
SDRAM_CMD_3_sqmuxa_1                        Net          -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDD06A[2]     SB_LUT4      I1       In      -         11.112      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDD06A[2]     SB_LUT4      O        Out     0.379     11.491      -         
un1_SDRAM_COUNTER53_7_0                     Net          -        -       1.371     -           2         
U712_CHIP_RAM.DBENn_RNO                     SB_LUT4      I3       In      -         12.861      -         
U712_CHIP_RAM.DBENn_RNO                     SB_LUT4      O        Out     0.316     13.177      -         
DBENn                                       Net          -        -       1.507     -           1         
U712_CHIP_RAM.DBENn                         SB_DFFSS     D        In      -         14.684      -         
==========================================================================================================
Total path delay (propagation time + setup) of 14.789 is 3.457(23.4%) logic and 11.332(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.684
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.289

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.DMA_CYCLE_1 / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFF       Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net          -        -       1.599     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.449     2.588       -         
N_53                                        Net          -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4      O        Out     0.449     4.408       -         
N_40                                        Net          -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[0]     SB_LUT4      I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[0]     SB_LUT4      O        Out     0.449     6.227       -         
N_43                                        Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI6JQ74     SB_LUT4      I0       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI6JQ74     SB_LUT4      O        Out     0.386     7.984       -         
N_107                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.DMA_CYCLE_START_RNI7Q5U5      SB_LUT4      I0       In      -         9.355       -         
U712_CHIP_RAM.DMA_CYCLE_START_RNI7Q5U5      SB_LUT4      O        Out     0.386     9.741       -         
SDRAM_CMD_3_sqmuxa_1                        Net          -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDD06A[2]     SB_LUT4      I1       In      -         11.112      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDD06A[2]     SB_LUT4      O        Out     0.379     11.491      -         
un1_SDRAM_COUNTER53_7_0                     Net          -        -       1.371     -           2         
U712_CHIP_RAM.DMA_CYCLE_1_RNO               SB_LUT4      I3       In      -         12.861      -         
U712_CHIP_RAM.DMA_CYCLE_1_RNO               SB_LUT4      O        Out     0.316     13.177      -         
DMA_CYCLE_1_en                              Net          -        -       1.507     -           1         
U712_CHIP_RAM.DMA_CYCLE_1                   SB_DFFSR     D        In      -         14.684      -         
==========================================================================================================
Total path delay (propagation time + setup) of 14.789 is 3.457(23.4%) logic and 11.332(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.240

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.CPU_CYCLE / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFF       Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.400     2.539       -         
N_53                                        Net          -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4      O        Out     0.449     4.359       -         
N_40                                        Net          -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[0]     SB_LUT4      I0       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[0]     SB_LUT4      O        Out     0.449     6.178       -         
N_43                                        Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI6JQ74     SB_LUT4      I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI6JQ74     SB_LUT4      O        Out     0.386     7.935       -         
N_107                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.DMA_CYCLE_START_RNI7Q5U5      SB_LUT4      I0       In      -         9.306       -         
U712_CHIP_RAM.DMA_CYCLE_START_RNI7Q5U5      SB_LUT4      O        Out     0.386     9.692       -         
SDRAM_CMD_3_sqmuxa_1                        Net          -        -       1.371     -           4         
U712_CHIP_RAM.CPU_CYCLE_RNO_0               SB_LUT4      I1       In      -         11.063      -         
U712_CHIP_RAM.CPU_CYCLE_RNO_0               SB_LUT4      O        Out     0.379     11.441      -         
un1_SDRAM_COUNTER53_8_0                     Net          -        -       1.371     -           1         
U712_CHIP_RAM.CPU_CYCLE_RNO                 SB_LUT4      I3       In      -         12.812      -         
U712_CHIP_RAM.CPU_CYCLE_RNO                 SB_LUT4      O        Out     0.316     13.128      -         
CPU_CYCLE_en                                Net          -        -       1.507     -           1         
U712_CHIP_RAM.CPU_CYCLE                     SB_DFFSR     D        In      -         14.635      -         
==========================================================================================================
Total path delay (propagation time + setup) of 14.740 is 3.408(23.1%) logic and 11.332(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.240

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.DBENn / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFF       Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.400     2.539       -         
N_53                                        Net          -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4      O        Out     0.449     4.359       -         
N_40                                        Net          -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[0]     SB_LUT4      I0       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[0]     SB_LUT4      O        Out     0.449     6.178       -         
N_43                                        Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI6JQ74     SB_LUT4      I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI6JQ74     SB_LUT4      O        Out     0.386     7.935       -         
N_107                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.DMA_CYCLE_START_RNI7Q5U5      SB_LUT4      I0       In      -         9.306       -         
U712_CHIP_RAM.DMA_CYCLE_START_RNI7Q5U5      SB_LUT4      O        Out     0.386     9.692       -         
SDRAM_CMD_3_sqmuxa_1                        Net          -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDD06A[2]     SB_LUT4      I1       In      -         11.063      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDD06A[2]     SB_LUT4      O        Out     0.379     11.441      -         
un1_SDRAM_COUNTER53_7_0                     Net          -        -       1.371     -           2         
U712_CHIP_RAM.DBENn_RNO                     SB_LUT4      I3       In      -         12.812      -         
U712_CHIP_RAM.DBENn_RNO                     SB_LUT4      O        Out     0.316     13.128      -         
DBENn                                       Net          -        -       1.507     -           1         
U712_CHIP_RAM.DBENn                         SB_DFFSS     D        In      -         14.635      -         
==========================================================================================================
Total path delay (propagation time + setup) of 14.740 is 3.408(23.1%) logic and 11.332(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 144MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        7 uses
SB_DFF          30 uses
SB_DFFESR       30 uses
SB_DFFESS       1 use
SB_DFFR         8 uses
SB_DFFSR        8 uses
SB_DFFSS        23 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         190 uses

I/O ports: 82
I/O primitives: 80
SB_IO          80 uses

I/O Register bits:                  0
Register bits not including I/Os:   100 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_OUT_derived_clock: 92

@S |Mapping Summary:
Total  LUTs: 190 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 190 = 190 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 14:23:51 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 5 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	190
    Number of DFFs      	:	100
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	80
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	33
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	33
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for DRA[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	224
    Number of DFFs      	:	100
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	93
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	124
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	224/3520
    PLBs                        :	30/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	80/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.2 (sec)

Final Design Statistics
    Number of LUTs      	:	224
    Number of DFFs      	:	100
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	80
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	224/3520
    PLBs                        :	71/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	80/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 149.89 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1759
used logic cells: 224
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1759
used logic cells: 224
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 301 
I1212: Iteration  1 :   108 unrouted : 2 seconds
I1212: Iteration  2 :    30 unrouted : 0 seconds
I1212: Iteration  3 :    12 unrouted : 1 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     3 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Wed Dec 25 14:30:13 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":1:7:1:19|Synthesizing module U712_CHIP_RAM in library work.

@W: CL265 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":161:0:161:5|Removing unused bit 9 of DMA_ROW_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":161:0:161:5|Removing unused bit 9 of DMA_COL_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":1:7:1:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL247 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":4:17:4:17|Input port bit 1 of A[20:1] is unused

@W: CL247 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":5:16:5:18|Input port bit 9 of DRA[9:0] is unused

@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":38:0:38:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 14:30:13 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 14:30:13 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 14:30:13 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 14:30:15 2024

###########################################################]
Pre-mapping Report

# Wed Dec 25 14:30:15 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     11   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     3    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_OUT_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     95   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 14:30:15 2024

###########################################################]
Map & Optimize Report

# Wed Dec 25 14:30:15 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":64:0:64:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: BN132 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Removing instance U712_REG_SM.DBR_SYNC[0] because it is equivalent to instance U712_CHIP_RAM.DBR_SYNC[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\amigapci\u712\u712_chip_ram.v":110:0:110:5|Removing instance U712_CHIP_RAM.DBR_SYNC[1] because it is equivalent to instance U712_REG_SM.DBR_SYNC[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.74ns		 190 /       101



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Boundary register U712_REG_SM.REGENn_1 (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":161:0:161:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":6:20:6:21|SB_GB inserted on the net C1_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_OUT_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 93 clock pin(s) of sequential element(s)
0 instances converted, 93 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 
--------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  8          U712_CHIP_RAM.REFRESH_COUNTER[7]
========================================================================================================
====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       93         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 25 14:30:17 2024
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.690

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1264.292      -4.690      declared                    default_clkgroup
C3                                   3.6 MHz       NA            279.330       NA            NA          declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      17.7 MHz      12.500        56.577        -0.420      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_OUT_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_OUT_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  No paths    -      |  No paths    -      |  No paths    -    
C1                                U712_TOP|CLK80_OUT_derived_clock  |  1.330       -4.690   |  No paths    -      |  No paths    -      |  No paths    -    
U712_TOP|CLK80_OUT_derived_clock  U712_TOP|CLK80_OUT_derived_clock  |  12.500      -0.420   |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                 Arrival            
Instance                             Reference     Type        Pin     Net                    Time        Slack  
                                     Clock                                                                       
-----------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR     Q       REFRESH9lto2           0.540       -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR     Q       REFRESH_COUNTER[5]     0.540       -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR     Q       REFRESH_COUNTER[3]     0.540       -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR     Q       REFRESH_COUNTER[6]     0.540       -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR     Q       REFRESH_COUNTER[4]     0.540       -4.620 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR     Q       REFRESH_COUNTER[7]     0.540       -4.487 
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR     Q       REFRESH_COUNTER[0]     0.540       274.543
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR     Q       REFRESH_COUNTER[1]     0.540       274.683
=================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                    Required            
Instance                             Reference     Type         Pin     Net                      Time         Slack  
                                     Clock                                                                           
---------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH[0]             C1            SB_DFFSR     D       REFRESH9_0_i             1.225        -4.690 
U712_CHIP_RAM.REFRESH[1]             C1            SB_DFFSR     D       REFRESHc                 1.225        -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR      D       REFRESH_COUNTER_s[7]     279.224      274.543
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR      D       REFRESH_COUNTER_s[6]     279.224      274.683
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR      D       REFRESH_COUNTER_s[5]     279.224      274.824
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR      D       REFRESH_COUNTER_s[4]     279.224      274.964
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR      D       REFRESH_COUNTER_s[3]     279.224      275.104
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR      D       REFRESH_COUNTER_s[0]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR      D       REFRESH_COUNTER_s[1]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR      D       REFRESH_COUNTER_s[2]     279.224      275.179
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.690

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH9lto2                         Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.408       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.915       -         
===================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.690

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[0] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lto7_0                               Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      O        Out     0.449     4.408       -         
REFRESH9_0_i                                 Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[0]                     SB_DFFSR     D        In      -         5.915       -         
===========================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[3] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[3]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[3]                   Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.400     2.539       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.359       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.865       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[0] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      O        Out     0.400     2.539       -         
REFRESH9lto7_0                               Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      O        Out     0.449     4.359       -         
REFRESH9_0_i                                 Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[0]                     SB_DFFSR     D        In      -         5.865       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[4]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[4]                   Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.379     2.518       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.338       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                          Arrival           
Instance                              Reference                            Type         Pin     Net                     Time        Slack 
                                      Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[1]        0.540       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[2]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[2]        0.540       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[3]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[3]        0.540       -0.413
U712_CHIP_RAM.REFRESH_CYCLE           U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       REFRESH_CYCLE           0.540       -0.371
U712_CHIP_RAM.REFRESH_CYCLE_START     U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       REFRESH_CYCLE_START     0.540       -0.343
U712_CHIP_RAM.SDRAM_COUNTER[4]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[4]        0.540       1.203 
U712_CHIP_RAM.CPU_CYCLE_START         U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       CPU_CYCLE_START         0.540       1.252 
U712_CHIP_RAM.SDRAM_COUNTER[5]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[5]        0.540       1.252 
U712_CHIP_RAM.SDRAM_COUNTER[6]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[6]        0.540       1.273 
U712_CHIP_RAM.DBR_SYNC[0]             U712_TOP|CLK80_OUT_derived_clock     SB_DFFSS     Q       DBR_SYNC[0]             0.540       1.301 
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                             Required           
Instance                           Reference                            Type         Pin     Net                        Time         Slack 
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[1]       12.395       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[2]       12.395       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[3]       12.395       -0.420
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_0                12.395       1.189 
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD                  12.395       1.210 
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_1                12.395       1.210 
U712_CHIP_RAM.SDRAM_CMD_e_0[3]     U712_TOP|CLK80_OUT_derived_clock     SB_DFFE      E       SDRAM_CMD_3_sqmuxa_2_0     12.500       1.259 
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       N_45_i                     12.395       1.273 
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     D       STATE_COUNTc_1_i           12.395       2.841 
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     D       REG_CYCLE                  12.395       2.904 
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           18        
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     O        Out     0.449     2.588       -         
N_438                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     O        Out     0.449     4.408       -         
N_425                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I3       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.316     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[1]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[2]                            Net         -        -       1.599     -           11        
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     O        Out     0.386     2.525       -         
N_273                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     I0       In      -         3.896       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     O        Out     0.449     4.345       -         
N_424                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I2       In      -         5.715       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.379     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[1]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[3] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           18        
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     O        Out     0.449     2.588       -         
N_438                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     O        Out     0.449     4.408       -         
N_425                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I3       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.316     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[3]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[3]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           18        
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     O        Out     0.449     2.588       -         
N_438                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     O        Out     0.449     4.408       -         
N_425                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I3       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.316     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[2]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[3] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[2]                            Net         -        -       1.599     -           11        
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     O        Out     0.386     2.525       -         
N_273                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     I0       In      -         3.896       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     O        Out     0.449     4.345       -         
N_424                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I2       In      -         5.715       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.379     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[3]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[3]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        7 uses
SB_DFF          11 uses
SB_DFFE         1 use
SB_DFFESR       29 uses
SB_DFFESS       2 uses
SB_DFFR         8 uses
SB_DFFSR        28 uses
SB_DFFSS        22 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         181 uses

I/O ports: 82
I/O primitives: 80
SB_IO          80 uses

I/O Register bits:                  0
Register bits not including I/Os:   101 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_OUT_derived_clock: 93

@S |Mapping Summary:
Total  LUTs: 181 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 181 = 181 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 14:30:17 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	181
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	80
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	34
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	35
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for DRA[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	217
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	94
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	116
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	217/3520
    PLBs                        :	29/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	80/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.5 (sec)

Final Design Statistics
    Number of LUTs      	:	217
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	80
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	217/3520
    PLBs                        :	61/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	80/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 140.05 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1739
used logic cells: 217
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1739
used logic cells: 217
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 295 
I1212: Iteration  1 :   102 unrouted : 2 seconds
I1212: Iteration  2 :    15 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     3 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Wed Dec 25 14:48:16 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":1:7:1:19|Synthesizing module U712_CHIP_RAM in library work.

@W: CL265 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":164:0:164:5|Removing unused bit 0 of DMA_ROW_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":164:0:164:5|Removing unused bit 0 of DMA_COL_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":1:7:1:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL247 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":4:17:4:17|Input port bit 1 of A[20:1] is unused

@W: CL247 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":5:16:5:18|Input port bit 0 of DRA[9:0] is unused

@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":38:0:38:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 14:48:17 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 14:48:17 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 14:48:17 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 14:48:18 2024

###########################################################]
Pre-mapping Report

# Wed Dec 25 14:48:18 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     11   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     3    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_OUT_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     95   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 14:48:18 2024

###########################################################]
Map & Optimize Report

# Wed Dec 25 14:48:19 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":63:0:63:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: BN132 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Removing instance U712_REG_SM.DBR_SYNC[0] because it is equivalent to instance U712_CHIP_RAM.DBR_SYNC[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\amigapci\u712\u712_chip_ram.v":106:0:106:5|Removing instance U712_CHIP_RAM.DBR_SYNC[1] because it is equivalent to instance U712_REG_SM.DBR_SYNC[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.74ns		 190 /       101



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Boundary register U712_REG_SM.REGENn_1 (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":6:20:6:21|SB_GB inserted on the net C1_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_OUT_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 93 clock pin(s) of sequential element(s)
0 instances converted, 93 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 
--------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  8          U712_CHIP_RAM.REFRESH_COUNTER[7]
========================================================================================================
====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       93         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 25 14:48:20 2024
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.690

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1264.292      -4.690      declared                    default_clkgroup
C3                                   3.6 MHz       NA            279.330       NA            NA          declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      17.7 MHz      12.500        56.577        -0.420      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_OUT_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_OUT_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  No paths    -      |  No paths    -      |  No paths    -    
C1                                U712_TOP|CLK80_OUT_derived_clock  |  1.330       -4.690   |  No paths    -      |  No paths    -      |  No paths    -    
U712_TOP|CLK80_OUT_derived_clock  U712_TOP|CLK80_OUT_derived_clock  |  12.500      -0.420   |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                 Arrival            
Instance                             Reference     Type        Pin     Net                    Time        Slack  
                                     Clock                                                                       
-----------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR     Q       REFRESH9lto2           0.540       -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR     Q       REFRESH_COUNTER[5]     0.540       -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR     Q       REFRESH_COUNTER[3]     0.540       -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR     Q       REFRESH_COUNTER[6]     0.540       -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR     Q       REFRESH_COUNTER[4]     0.540       -4.620 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR     Q       REFRESH_COUNTER[7]     0.540       -4.487 
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR     Q       REFRESH_COUNTER[0]     0.540       274.543
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR     Q       REFRESH_COUNTER[1]     0.540       274.683
=================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                    Required            
Instance                             Reference     Type         Pin     Net                      Time         Slack  
                                     Clock                                                                           
---------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH[0]             C1            SB_DFFSR     D       REFRESH9_0_i             1.225        -4.690 
U712_CHIP_RAM.REFRESH[1]             C1            SB_DFFSR     D       REFRESHc                 1.225        -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR      D       REFRESH_COUNTER_s[7]     279.224      274.543
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR      D       REFRESH_COUNTER_s[6]     279.224      274.683
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR      D       REFRESH_COUNTER_s[5]     279.224      274.824
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR      D       REFRESH_COUNTER_s[4]     279.224      274.964
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR      D       REFRESH_COUNTER_s[3]     279.224      275.104
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR      D       REFRESH_COUNTER_s[0]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR      D       REFRESH_COUNTER_s[1]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR      D       REFRESH_COUNTER_s[2]     279.224      275.179
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.690

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH9lto2                         Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.408       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.915       -         
===================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.690

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[0] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lto7_0                               Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      O        Out     0.449     4.408       -         
REFRESH9_0_i                                 Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[0]                     SB_DFFSR     D        In      -         5.915       -         
===========================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[3] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[3]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[3]                   Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.400     2.539       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.359       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.865       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[0] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      O        Out     0.400     2.539       -         
REFRESH9lto7_0                               Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      O        Out     0.449     4.359       -         
REFRESH9_0_i                                 Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[0]                     SB_DFFSR     D        In      -         5.865       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[4]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[4]                   Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.379     2.518       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.338       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                          Arrival           
Instance                              Reference                            Type         Pin     Net                     Time        Slack 
                                      Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[1]        0.540       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[2]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[2]        0.540       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[3]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[3]        0.540       -0.413
U712_CHIP_RAM.REFRESH_CYCLE           U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       REFRESH_CYCLE           0.540       -0.371
U712_CHIP_RAM.REFRESH_CYCLE_START     U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       REFRESH_CYCLE_START     0.540       -0.343
U712_CHIP_RAM.SDRAM_COUNTER[4]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[4]        0.540       1.203 
U712_CHIP_RAM.CPU_CYCLE_START         U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       CPU_CYCLE_START         0.540       1.252 
U712_CHIP_RAM.SDRAM_COUNTER[5]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[5]        0.540       1.252 
U712_CHIP_RAM.SDRAM_COUNTER[6]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[6]        0.540       1.273 
U712_CHIP_RAM.DBR_SYNC[0]             U712_TOP|CLK80_OUT_derived_clock     SB_DFFSS     Q       DBR_SYNC[0]             0.540       1.301 
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                             Required           
Instance                           Reference                            Type         Pin     Net                        Time         Slack 
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[1]       12.395       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[2]       12.395       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[3]       12.395       -0.420
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_0                12.395       1.189 
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD                  12.395       1.210 
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_1                12.395       1.210 
U712_CHIP_RAM.SDRAM_CMD_e_0[3]     U712_TOP|CLK80_OUT_derived_clock     SB_DFFE      E       SDRAM_CMD_3_sqmuxa_2_0     12.500       1.259 
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       N_45_i                     12.395       1.273 
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     D       STATE_COUNTc_1_i           12.395       2.841 
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     D       REG_CYCLE                  12.395       2.904 
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           18        
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     O        Out     0.449     2.588       -         
N_438                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     O        Out     0.449     4.408       -         
N_425                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I3       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.316     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[1]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[2]                            Net         -        -       1.599     -           11        
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     O        Out     0.386     2.525       -         
N_273                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     I0       In      -         3.896       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     O        Out     0.449     4.345       -         
N_424                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I2       In      -         5.715       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.379     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[1]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[3] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           18        
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     O        Out     0.449     2.588       -         
N_438                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     O        Out     0.449     4.408       -         
N_425                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I3       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.316     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[3]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[3]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           18        
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     O        Out     0.449     2.588       -         
N_438                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     O        Out     0.449     4.408       -         
N_425                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I3       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.316     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[2]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[3] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[2]                            Net         -        -       1.599     -           11        
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     O        Out     0.386     2.525       -         
N_273                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     I0       In      -         3.896       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     O        Out     0.449     4.345       -         
N_424                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I2       In      -         5.715       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.379     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[3]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[3]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        7 uses
SB_DFF          11 uses
SB_DFFE         1 use
SB_DFFESR       29 uses
SB_DFFESS       2 uses
SB_DFFR         8 uses
SB_DFFSR        28 uses
SB_DFFSS        22 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         181 uses

I/O ports: 82
I/O primitives: 80
SB_IO          80 uses

I/O Register bits:                  0
Register bits not including I/Os:   101 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_OUT_derived_clock: 93

@S |Mapping Summary:
Total  LUTs: 181 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 181 = 181 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 14:48:20 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	181
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	80
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	34
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	35
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for DRA[0], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	217
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	94
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	116
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	217/3520
    PLBs                        :	29/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	80/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.0 (sec)

Final Design Statistics
    Number of LUTs      	:	217
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	80
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	217/3520
    PLBs                        :	53/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	80/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 140.05 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 21.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1786
used logic cells: 217
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1786
used logic cells: 217
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 293 
I1212: Iteration  1 :   105 unrouted : 2 seconds
I1212: Iteration  2 :    18 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Wed Dec 25 14:51:30 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":1:7:1:19|Synthesizing module U712_CHIP_RAM in library work.

@W: CL265 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":164:0:164:5|Removing unused bit 0 of DMA_ROW_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":164:0:164:5|Removing unused bit 1 of DMA_COL_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":1:7:1:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL247 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":4:17:4:17|Input port bit 1 of A[20:1] is unused

@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":38:0:38:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 14:51:31 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 14:51:31 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 14:51:31 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 14:51:32 2024

###########################################################]
Pre-mapping Report

# Wed Dec 25 14:51:32 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     11   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     3    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_OUT_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     95   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 14:51:32 2024

###########################################################]
Map & Optimize Report

# Wed Dec 25 14:51:33 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":63:0:63:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: BN132 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Removing instance U712_REG_SM.DBR_SYNC[0] because it is equivalent to instance U712_CHIP_RAM.DBR_SYNC[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\amigapci\u712\u712_chip_ram.v":106:0:106:5|Removing instance U712_CHIP_RAM.DBR_SYNC[1] because it is equivalent to instance U712_REG_SM.DBR_SYNC[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.74ns		 190 /       101



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Boundary register U712_REG_SM.REGENn_1 (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":6:20:6:21|SB_GB inserted on the net C1_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_OUT_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 93 clock pin(s) of sequential element(s)
0 instances converted, 93 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 
--------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  8          U712_CHIP_RAM.REFRESH_COUNTER[7]
========================================================================================================
====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       93         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 25 14:51:34 2024
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.690

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1264.292      -4.690      declared                    default_clkgroup
C3                                   3.6 MHz       NA            279.330       NA            NA          declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      17.7 MHz      12.500        56.577        -0.420      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_OUT_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_OUT_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  No paths    -      |  No paths    -      |  No paths    -    
C1                                U712_TOP|CLK80_OUT_derived_clock  |  1.330       -4.690   |  No paths    -      |  No paths    -      |  No paths    -    
U712_TOP|CLK80_OUT_derived_clock  U712_TOP|CLK80_OUT_derived_clock  |  12.500      -0.420   |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                 Arrival            
Instance                             Reference     Type        Pin     Net                    Time        Slack  
                                     Clock                                                                       
-----------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR     Q       REFRESH9lto2           0.540       -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR     Q       REFRESH_COUNTER[5]     0.540       -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR     Q       REFRESH_COUNTER[3]     0.540       -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR     Q       REFRESH_COUNTER[6]     0.540       -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR     Q       REFRESH_COUNTER[4]     0.540       -4.620 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR     Q       REFRESH_COUNTER[7]     0.540       -4.487 
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR     Q       REFRESH_COUNTER[0]     0.540       274.543
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR     Q       REFRESH_COUNTER[1]     0.540       274.683
=================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                    Required            
Instance                             Reference     Type         Pin     Net                      Time         Slack  
                                     Clock                                                                           
---------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH[0]             C1            SB_DFFSR     D       REFRESH9_0_i             1.225        -4.690 
U712_CHIP_RAM.REFRESH[1]             C1            SB_DFFSR     D       REFRESHc                 1.225        -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR      D       REFRESH_COUNTER_s[7]     279.224      274.543
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR      D       REFRESH_COUNTER_s[6]     279.224      274.683
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR      D       REFRESH_COUNTER_s[5]     279.224      274.824
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR      D       REFRESH_COUNTER_s[4]     279.224      274.964
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR      D       REFRESH_COUNTER_s[3]     279.224      275.104
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR      D       REFRESH_COUNTER_s[0]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR      D       REFRESH_COUNTER_s[1]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR      D       REFRESH_COUNTER_s[2]     279.224      275.179
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.690

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH9lto2                         Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.408       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.915       -         
===================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.690

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[0] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lto7_0                               Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      O        Out     0.449     4.408       -         
REFRESH9_0_i                                 Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[0]                     SB_DFFSR     D        In      -         5.915       -         
===========================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[3] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[3]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[3]                   Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.400     2.539       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.359       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.865       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[0] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      O        Out     0.400     2.539       -         
REFRESH9lto7_0                               Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      O        Out     0.449     4.359       -         
REFRESH9_0_i                                 Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[0]                     SB_DFFSR     D        In      -         5.865       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[4]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[4]                   Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.379     2.518       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.338       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                          Arrival           
Instance                              Reference                            Type         Pin     Net                     Time        Slack 
                                      Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[1]        0.540       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[2]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[2]        0.540       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[3]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[3]        0.540       -0.413
U712_CHIP_RAM.REFRESH_CYCLE           U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       REFRESH_CYCLE           0.540       -0.371
U712_CHIP_RAM.REFRESH_CYCLE_START     U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       REFRESH_CYCLE_START     0.540       -0.343
U712_CHIP_RAM.SDRAM_COUNTER[4]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[4]        0.540       1.203 
U712_CHIP_RAM.CPU_CYCLE_START         U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       CPU_CYCLE_START         0.540       1.252 
U712_CHIP_RAM.SDRAM_COUNTER[5]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[5]        0.540       1.252 
U712_CHIP_RAM.SDRAM_COUNTER[6]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[6]        0.540       1.273 
U712_CHIP_RAM.DBR_SYNC[0]             U712_TOP|CLK80_OUT_derived_clock     SB_DFFSS     Q       DBR_SYNC[0]             0.540       1.301 
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                             Required           
Instance                           Reference                            Type         Pin     Net                        Time         Slack 
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[1]       12.395       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[2]       12.395       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[3]       12.395       -0.420
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_0                12.395       1.189 
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD                  12.395       1.210 
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_1                12.395       1.210 
U712_CHIP_RAM.SDRAM_CMD_e_0[3]     U712_TOP|CLK80_OUT_derived_clock     SB_DFFE      E       SDRAM_CMD_3_sqmuxa_2_0     12.500       1.259 
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       N_45_i                     12.395       1.273 
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     D       STATE_COUNTc_1_i           12.395       2.841 
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     D       REG_CYCLE                  12.395       2.904 
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           18        
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     O        Out     0.449     2.588       -         
N_438                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     O        Out     0.449     4.408       -         
N_425                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I3       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.316     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[1]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[2]                            Net         -        -       1.599     -           11        
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     O        Out     0.386     2.525       -         
N_273                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     I0       In      -         3.896       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     O        Out     0.449     4.345       -         
N_424                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I2       In      -         5.715       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.379     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[1]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[3] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           18        
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     O        Out     0.449     2.588       -         
N_438                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     O        Out     0.449     4.408       -         
N_425                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I3       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.316     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[3]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[3]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           18        
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     O        Out     0.449     2.588       -         
N_438                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     O        Out     0.449     4.408       -         
N_425                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I3       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.316     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[2]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[3] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[2]                            Net         -        -       1.599     -           11        
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     O        Out     0.386     2.525       -         
N_273                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     I0       In      -         3.896       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     O        Out     0.449     4.345       -         
N_424                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I2       In      -         5.715       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.379     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[3]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[3]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        7 uses
SB_DFF          11 uses
SB_DFFE         1 use
SB_DFFESR       29 uses
SB_DFFESS       2 uses
SB_DFFR         8 uses
SB_DFFSR        28 uses
SB_DFFSS        22 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         181 uses

I/O ports: 82
I/O primitives: 81
SB_IO          81 uses

I/O Register bits:                  0
Register bits not including I/Os:   101 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_OUT_derived_clock: 93

@S |Mapping Summary:
Total  LUTs: 181 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 181 = 181 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 14:51:34 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	181
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	81
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	34
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	35
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	217
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	94
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	116
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	217/3520
    PLBs                        :	29/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	81/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.1 (sec)

Final Design Statistics
    Number of LUTs      	:	217
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	81
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	217/3520
    PLBs                        :	54/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	81/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 137.38 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1855
used logic cells: 217
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1855
used logic cells: 217
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 295 
I1212: Iteration  1 :   107 unrouted : 2 seconds
I1212: Iteration  2 :    15 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Wed Dec 25 14:53:55 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":1:7:1:19|Synthesizing module U712_CHIP_RAM in library work.

@W: CL265 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":164:0:164:5|Removing unused bit 0 of DMA_ROW_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":164:0:164:5|Removing unused bit 9 of DMA_COL_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":164:0:164:5|Removing unused bit 0 of DMA_COL_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":1:7:1:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL247 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":4:17:4:17|Input port bit 1 of A[20:1] is unused

@W: CL247 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":5:16:5:18|Input port bit 0 of DRA[9:0] is unused

@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":38:0:38:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 14:53:55 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 14:53:55 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 14:53:55 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 14:53:57 2024

###########################################################]
Pre-mapping Report

# Wed Dec 25 14:53:57 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     11   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     3    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_OUT_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     94   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 14:53:57 2024

###########################################################]
Map & Optimize Report

# Wed Dec 25 14:53:57 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":63:0:63:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: BN132 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Removing instance U712_REG_SM.DBR_SYNC[0] because it is equivalent to instance U712_CHIP_RAM.DBR_SYNC[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\amigapci\u712\u712_chip_ram.v":106:0:106:5|Removing instance U712_CHIP_RAM.DBR_SYNC[1] because it is equivalent to instance U712_REG_SM.DBR_SYNC[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.74ns		 190 /       100



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Boundary register U712_REG_SM.REGENn_1 (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":6:20:6:21|SB_GB inserted on the net C1_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_OUT_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 92 clock pin(s) of sequential element(s)
0 instances converted, 92 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 
--------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  8          U712_CHIP_RAM.REFRESH_COUNTER[7]
========================================================================================================
====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       92         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 145MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 25 14:53:58 2024
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.690

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1264.292      -4.690      declared                    default_clkgroup
C3                                   3.6 MHz       NA            279.330       NA            NA          declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      17.7 MHz      12.500        56.577        -0.420      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_OUT_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_OUT_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  No paths    -      |  No paths    -      |  No paths    -    
C1                                U712_TOP|CLK80_OUT_derived_clock  |  1.330       -4.690   |  No paths    -      |  No paths    -      |  No paths    -    
U712_TOP|CLK80_OUT_derived_clock  U712_TOP|CLK80_OUT_derived_clock  |  12.500      -0.420   |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                 Arrival            
Instance                             Reference     Type        Pin     Net                    Time        Slack  
                                     Clock                                                                       
-----------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR     Q       REFRESH9lto2           0.540       -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR     Q       REFRESH_COUNTER[5]     0.540       -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR     Q       REFRESH_COUNTER[3]     0.540       -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR     Q       REFRESH_COUNTER[6]     0.540       -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR     Q       REFRESH_COUNTER[4]     0.540       -4.620 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR     Q       REFRESH_COUNTER[7]     0.540       -4.487 
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR     Q       REFRESH_COUNTER[0]     0.540       274.543
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR     Q       REFRESH_COUNTER[1]     0.540       274.683
=================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                    Required            
Instance                             Reference     Type         Pin     Net                      Time         Slack  
                                     Clock                                                                           
---------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH[0]             C1            SB_DFFSR     D       REFRESH9_0_i             1.225        -4.690 
U712_CHIP_RAM.REFRESH[1]             C1            SB_DFFSR     D       REFRESHc                 1.225        -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR      D       REFRESH_COUNTER_s[7]     279.224      274.543
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR      D       REFRESH_COUNTER_s[6]     279.224      274.683
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR      D       REFRESH_COUNTER_s[5]     279.224      274.824
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR      D       REFRESH_COUNTER_s[4]     279.224      274.964
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR      D       REFRESH_COUNTER_s[3]     279.224      275.104
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR      D       REFRESH_COUNTER_s[0]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR      D       REFRESH_COUNTER_s[1]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR      D       REFRESH_COUNTER_s[2]     279.224      275.179
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.690

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH9lto2                         Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.408       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.915       -         
===================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.690

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[0] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lto7_0                               Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      O        Out     0.449     4.408       -         
REFRESH9_0_i                                 Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[0]                     SB_DFFSR     D        In      -         5.915       -         
===========================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[3] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[3]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[3]                   Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.400     2.539       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.359       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.865       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[0] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      O        Out     0.400     2.539       -         
REFRESH9lto7_0                               Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      O        Out     0.449     4.359       -         
REFRESH9_0_i                                 Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[0]                     SB_DFFSR     D        In      -         5.865       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[4]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[4]                   Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.379     2.518       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.338       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                          Arrival           
Instance                              Reference                            Type         Pin     Net                     Time        Slack 
                                      Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[1]        0.540       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[2]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[2]        0.540       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[3]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[3]        0.540       -0.413
U712_CHIP_RAM.REFRESH_CYCLE           U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       REFRESH_CYCLE           0.540       -0.371
U712_CHIP_RAM.REFRESH_CYCLE_START     U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       REFRESH_CYCLE_START     0.540       -0.343
U712_CHIP_RAM.SDRAM_COUNTER[4]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[4]        0.540       1.203 
U712_CHIP_RAM.CPU_CYCLE_START         U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       CPU_CYCLE_START         0.540       1.252 
U712_CHIP_RAM.SDRAM_COUNTER[5]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[5]        0.540       1.252 
U712_CHIP_RAM.SDRAM_COUNTER[6]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[6]        0.540       1.273 
U712_CHIP_RAM.DBR_SYNC[0]             U712_TOP|CLK80_OUT_derived_clock     SB_DFFSS     Q       DBR_SYNC[0]             0.540       1.301 
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                             Required           
Instance                           Reference                            Type         Pin     Net                        Time         Slack 
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[1]       12.395       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[2]       12.395       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[3]       12.395       -0.420
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_0                12.395       1.189 
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD                  12.395       1.210 
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_1                12.395       1.210 
U712_CHIP_RAM.SDRAM_CMD_e_0[3]     U712_TOP|CLK80_OUT_derived_clock     SB_DFFE      E       SDRAM_CMD_3_sqmuxa_2_0     12.500       1.259 
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       N_43_i                     12.395       1.273 
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     D       STATE_COUNTc_1_i           12.395       2.841 
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     D       REG_CYCLE                  12.395       2.904 
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           18        
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     O        Out     0.449     2.588       -         
N_438                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNILE372     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNILE372     SB_LUT4     O        Out     0.449     4.408       -         
N_425                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I3       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.316     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_44                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[1]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[2]                            Net         -        -       1.599     -           11        
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     O        Out     0.386     2.525       -         
N_273                                       Net         -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     I0       In      -         3.896       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     O        Out     0.449     4.345       -         
N_424                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I2       In      -         5.715       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.379     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_44                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[1]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[3] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           18        
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     O        Out     0.449     2.588       -         
N_438                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNILE372     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNILE372     SB_LUT4     O        Out     0.449     4.408       -         
N_425                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I3       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.316     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_44                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[3]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[3]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           18        
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     O        Out     0.449     2.588       -         
N_438                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNILE372     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNILE372     SB_LUT4     O        Out     0.449     4.408       -         
N_425                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I3       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.316     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_44                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[2]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[3] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[2]                            Net         -        -       1.599     -           11        
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     O        Out     0.386     2.525       -         
N_273                                       Net         -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     I0       In      -         3.896       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     O        Out     0.449     4.345       -         
N_424                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I2       In      -         5.715       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.379     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_44                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[3]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[3]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 145MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        7 uses
SB_DFF          11 uses
SB_DFFE         1 use
SB_DFFESR       28 uses
SB_DFFESS       2 uses
SB_DFFR         8 uses
SB_DFFSR        28 uses
SB_DFFSS        22 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         181 uses

I/O ports: 82
I/O primitives: 80
SB_IO          80 uses

I/O Register bits:                  0
Register bits not including I/Os:   100 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_OUT_derived_clock: 92

@S |Mapping Summary:
Total  LUTs: 181 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 181 = 181 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 14:53:58 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	181
    Number of DFFs      	:	100
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	80
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	33
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	34
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for DRA[0], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	216
    Number of DFFs      	:	100
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	93
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	116
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	216/3520
    PLBs                        :	29/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	80/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 18.6 (sec)

Final Design Statistics
    Number of LUTs      	:	216
    Number of DFFs      	:	100
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	80
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	216/3520
    PLBs                        :	68/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	80/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 140.05 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 19.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1829
used logic cells: 216
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1829
used logic cells: 216
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 290 
I1212: Iteration  1 :   110 unrouted : 1 seconds
I1212: Iteration  2 :    14 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Wed Dec 25 14:56:56 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":1:7:1:19|Synthesizing module U712_CHIP_RAM in library work.

@W: CL265 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":164:0:164:5|Removing unused bit 9 of DMA_ROW_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":164:0:164:5|Removing unused bit 0 of DMA_COL_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":1:7:1:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL247 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":4:17:4:17|Input port bit 1 of A[20:1] is unused

@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":38:0:38:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 14:56:57 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 14:56:57 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 14:56:57 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 14:56:58 2024

###########################################################]
Pre-mapping Report

# Wed Dec 25 14:56:58 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     11   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     3    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_OUT_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     95   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 14:56:58 2024

###########################################################]
Map & Optimize Report

# Wed Dec 25 14:56:59 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":63:0:63:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: BN132 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Removing instance U712_REG_SM.DBR_SYNC[0] because it is equivalent to instance U712_CHIP_RAM.DBR_SYNC[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\amigapci\u712\u712_chip_ram.v":106:0:106:5|Removing instance U712_CHIP_RAM.DBR_SYNC[1] because it is equivalent to instance U712_REG_SM.DBR_SYNC[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.74ns		 190 /       101



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Boundary register U712_REG_SM.REGENn_1 (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":6:20:6:21|SB_GB inserted on the net C1_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_OUT_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 93 clock pin(s) of sequential element(s)
0 instances converted, 93 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 
--------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  8          U712_CHIP_RAM.REFRESH_COUNTER[7]
========================================================================================================
====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       93         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 25 14:57:00 2024
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.690

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1264.292      -4.690      declared                    default_clkgroup
C3                                   3.6 MHz       NA            279.330       NA            NA          declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      17.7 MHz      12.500        56.577        -0.420      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_OUT_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_OUT_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  No paths    -      |  No paths    -      |  No paths    -    
C1                                U712_TOP|CLK80_OUT_derived_clock  |  1.330       -4.690   |  No paths    -      |  No paths    -      |  No paths    -    
U712_TOP|CLK80_OUT_derived_clock  U712_TOP|CLK80_OUT_derived_clock  |  12.500      -0.420   |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                 Arrival            
Instance                             Reference     Type        Pin     Net                    Time        Slack  
                                     Clock                                                                       
-----------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR     Q       REFRESH9lto2           0.540       -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR     Q       REFRESH_COUNTER[5]     0.540       -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR     Q       REFRESH_COUNTER[3]     0.540       -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR     Q       REFRESH_COUNTER[6]     0.540       -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR     Q       REFRESH_COUNTER[4]     0.540       -4.620 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR     Q       REFRESH_COUNTER[7]     0.540       -4.487 
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR     Q       REFRESH_COUNTER[0]     0.540       274.543
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR     Q       REFRESH_COUNTER[1]     0.540       274.683
=================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                    Required            
Instance                             Reference     Type         Pin     Net                      Time         Slack  
                                     Clock                                                                           
---------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH[0]             C1            SB_DFFSR     D       REFRESH9_0_i             1.225        -4.690 
U712_CHIP_RAM.REFRESH[1]             C1            SB_DFFSR     D       REFRESHc                 1.225        -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR      D       REFRESH_COUNTER_s[7]     279.224      274.543
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR      D       REFRESH_COUNTER_s[6]     279.224      274.683
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR      D       REFRESH_COUNTER_s[5]     279.224      274.824
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR      D       REFRESH_COUNTER_s[4]     279.224      274.964
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR      D       REFRESH_COUNTER_s[3]     279.224      275.104
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR      D       REFRESH_COUNTER_s[0]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR      D       REFRESH_COUNTER_s[1]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR      D       REFRESH_COUNTER_s[2]     279.224      275.179
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.690

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH9lto2                         Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.408       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.915       -         
===================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.690

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[0] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lto7_0                               Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      O        Out     0.449     4.408       -         
REFRESH9_0_i                                 Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[0]                     SB_DFFSR     D        In      -         5.915       -         
===========================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[3] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[3]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[3]                   Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.400     2.539       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.359       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.865       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[0] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      O        Out     0.400     2.539       -         
REFRESH9lto7_0                               Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      O        Out     0.449     4.359       -         
REFRESH9_0_i                                 Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[0]                     SB_DFFSR     D        In      -         5.865       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[4]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[4]                   Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.379     2.518       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.338       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                          Arrival           
Instance                              Reference                            Type         Pin     Net                     Time        Slack 
                                      Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[1]        0.540       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[2]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[2]        0.540       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[3]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[3]        0.540       -0.413
U712_CHIP_RAM.REFRESH_CYCLE           U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       REFRESH_CYCLE           0.540       -0.371
U712_CHIP_RAM.REFRESH_CYCLE_START     U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       REFRESH_CYCLE_START     0.540       -0.343
U712_CHIP_RAM.SDRAM_COUNTER[4]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[4]        0.540       1.203 
U712_CHIP_RAM.CPU_CYCLE_START         U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       CPU_CYCLE_START         0.540       1.252 
U712_CHIP_RAM.SDRAM_COUNTER[5]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[5]        0.540       1.252 
U712_CHIP_RAM.SDRAM_COUNTER[6]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[6]        0.540       1.273 
U712_CHIP_RAM.DBR_SYNC[0]             U712_TOP|CLK80_OUT_derived_clock     SB_DFFSS     Q       DBR_SYNC[0]             0.540       1.301 
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                             Required           
Instance                           Reference                            Type         Pin     Net                        Time         Slack 
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[1]       12.395       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[2]       12.395       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[3]       12.395       -0.420
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_0                12.395       1.189 
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD                  12.395       1.210 
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_1                12.395       1.210 
U712_CHIP_RAM.SDRAM_CMD_e_0[3]     U712_TOP|CLK80_OUT_derived_clock     SB_DFFE      E       SDRAM_CMD_3_sqmuxa_2_0     12.500       1.259 
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       N_45_i                     12.395       1.273 
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     D       STATE_COUNTc_1_i           12.395       2.841 
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     D       REG_CYCLE                  12.395       2.904 
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           18        
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     O        Out     0.449     2.588       -         
N_438                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     O        Out     0.449     4.408       -         
N_425                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I3       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.316     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[1]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[2]                            Net         -        -       1.599     -           11        
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     O        Out     0.386     2.525       -         
N_273                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     I0       In      -         3.896       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     O        Out     0.449     4.345       -         
N_424                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I2       In      -         5.715       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.379     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[1]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[3] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           18        
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     O        Out     0.449     2.588       -         
N_438                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     O        Out     0.449     4.408       -         
N_425                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I3       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.316     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[3]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[3]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           18        
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     O        Out     0.449     2.588       -         
N_438                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     O        Out     0.449     4.408       -         
N_425                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I3       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.316     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[2]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[3] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[2]                            Net         -        -       1.599     -           11        
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     O        Out     0.386     2.525       -         
N_273                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     I0       In      -         3.896       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     O        Out     0.449     4.345       -         
N_424                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I2       In      -         5.715       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.379     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[3]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[3]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        7 uses
SB_DFF          11 uses
SB_DFFE         1 use
SB_DFFESR       29 uses
SB_DFFESS       2 uses
SB_DFFR         8 uses
SB_DFFSR        28 uses
SB_DFFSS        22 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         181 uses

I/O ports: 82
I/O primitives: 81
SB_IO          81 uses

I/O Register bits:                  0
Register bits not including I/Os:   101 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_OUT_derived_clock: 93

@S |Mapping Summary:
Total  LUTs: 181 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 181 = 181 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 14:57:00 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	181
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	81
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	34
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	35
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	217
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	94
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	116
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	217/3520
    PLBs                        :	29/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	81/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.8 (sec)

Final Design Statistics
    Number of LUTs      	:	217
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	81
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	217/3520
    PLBs                        :	65/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	81/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 140.05 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 18.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1810
used logic cells: 217
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1810
used logic cells: 217
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 295 
I1212: Iteration  1 :   104 unrouted : 2 seconds
I1212: Iteration  2 :    16 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Wed Dec 25 15:05:01 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":1:7:1:19|Synthesizing module U712_CHIP_RAM in library work.

@W: CL265 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":164:0:164:5|Removing unused bit 0 of DMA_COL_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":1:7:1:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL247 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":4:17:4:17|Input port bit 1 of A[20:1] is unused

@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":38:0:38:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 84MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:05:02 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:05:02 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:05:02 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:05:03 2024

###########################################################]
Pre-mapping Report

# Wed Dec 25 15:05:03 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     11   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     3    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_OUT_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     96   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: BN362 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Removing sequential instance DMA_ROW_ADDRESS[0] (in view: work.U712_CHIP_RAM(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 15:05:03 2024

###########################################################]
Map & Optimize Report

# Wed Dec 25 15:05:03 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: BN362 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Removing sequential instance DMA_ROW_ADDRESS[0] (in view: work.U712_CHIP_RAM(verilog)) because it does not drive other instances.
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register DMA_ROW_ADDRESS[0] (in view: work.U712_CHIP_RAM(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":63:0:63:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: BN132 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Removing instance U712_REG_SM.DBR_SYNC[0] because it is equivalent to instance U712_CHIP_RAM.DBR_SYNC[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\amigapci\u712\u712_chip_ram.v":106:0:106:5|Removing instance U712_CHIP_RAM.DBR_SYNC[1] because it is equivalent to instance U712_REG_SM.DBR_SYNC[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.74ns		 190 /       101



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Boundary register U712_REG_SM.REGENn_1 (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":6:20:6:21|SB_GB inserted on the net C1_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_OUT_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 93 clock pin(s) of sequential element(s)
0 instances converted, 93 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 
--------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  8          U712_CHIP_RAM.REFRESH_COUNTER[7]
========================================================================================================
====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       93         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 25 15:05:05 2024
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.690

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1264.292      -4.690      declared                    default_clkgroup
C3                                   3.6 MHz       NA            279.330       NA            NA          declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      17.7 MHz      12.500        56.577        -0.420      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_OUT_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_OUT_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  No paths    -      |  No paths    -      |  No paths    -    
C1                                U712_TOP|CLK80_OUT_derived_clock  |  1.330       -4.690   |  No paths    -      |  No paths    -      |  No paths    -    
U712_TOP|CLK80_OUT_derived_clock  U712_TOP|CLK80_OUT_derived_clock  |  12.500      -0.420   |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                 Arrival            
Instance                             Reference     Type        Pin     Net                    Time        Slack  
                                     Clock                                                                       
-----------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR     Q       REFRESH9lto2           0.540       -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR     Q       REFRESH_COUNTER[5]     0.540       -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR     Q       REFRESH_COUNTER[3]     0.540       -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR     Q       REFRESH_COUNTER[6]     0.540       -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR     Q       REFRESH_COUNTER[4]     0.540       -4.620 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR     Q       REFRESH_COUNTER[7]     0.540       -4.487 
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR     Q       REFRESH_COUNTER[0]     0.540       274.543
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR     Q       REFRESH_COUNTER[1]     0.540       274.683
=================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                    Required            
Instance                             Reference     Type         Pin     Net                      Time         Slack  
                                     Clock                                                                           
---------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH[0]             C1            SB_DFFSR     D       REFRESH9_0_i             1.225        -4.690 
U712_CHIP_RAM.REFRESH[1]             C1            SB_DFFSR     D       REFRESHc                 1.225        -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR      D       REFRESH_COUNTER_s[7]     279.224      274.543
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR      D       REFRESH_COUNTER_s[6]     279.224      274.683
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR      D       REFRESH_COUNTER_s[5]     279.224      274.824
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR      D       REFRESH_COUNTER_s[4]     279.224      274.964
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR      D       REFRESH_COUNTER_s[3]     279.224      275.104
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR      D       REFRESH_COUNTER_s[0]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR      D       REFRESH_COUNTER_s[1]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR      D       REFRESH_COUNTER_s[2]     279.224      275.179
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.690

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH9lto2                         Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.408       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.915       -         
===================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.690

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[0] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lto7_0                               Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      O        Out     0.449     4.408       -         
REFRESH9_0_i                                 Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[0]                     SB_DFFSR     D        In      -         5.915       -         
===========================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[3] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[3]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[3]                   Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.400     2.539       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.359       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.865       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[0] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      O        Out     0.400     2.539       -         
REFRESH9lto7_0                               Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      O        Out     0.449     4.359       -         
REFRESH9_0_i                                 Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[0]                     SB_DFFSR     D        In      -         5.865       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[4]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[4]                   Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.379     2.518       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.338       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                          Arrival           
Instance                              Reference                            Type         Pin     Net                     Time        Slack 
                                      Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[1]        0.540       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[2]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[2]        0.540       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[3]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[3]        0.540       -0.413
U712_CHIP_RAM.REFRESH_CYCLE           U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       REFRESH_CYCLE           0.540       -0.371
U712_CHIP_RAM.REFRESH_CYCLE_START     U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       REFRESH_CYCLE_START     0.540       -0.343
U712_CHIP_RAM.SDRAM_COUNTER[4]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[4]        0.540       1.203 
U712_CHIP_RAM.CPU_CYCLE_START         U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       CPU_CYCLE_START         0.540       1.252 
U712_CHIP_RAM.SDRAM_COUNTER[5]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[5]        0.540       1.252 
U712_CHIP_RAM.SDRAM_COUNTER[6]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[6]        0.540       1.273 
U712_CHIP_RAM.DBR_SYNC[0]             U712_TOP|CLK80_OUT_derived_clock     SB_DFFSS     Q       DBR_SYNC[0]             0.540       1.301 
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                             Required           
Instance                           Reference                            Type         Pin     Net                        Time         Slack 
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[1]       12.395       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[2]       12.395       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[3]       12.395       -0.420
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_0                12.395       1.189 
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD                  12.395       1.210 
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_1                12.395       1.210 
U712_CHIP_RAM.SDRAM_CMD_e_0[3]     U712_TOP|CLK80_OUT_derived_clock     SB_DFFE      E       SDRAM_CMD_3_sqmuxa_2_0     12.500       1.259 
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       N_45_i                     12.395       1.273 
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     D       STATE_COUNTc_1_i           12.395       2.841 
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     D       REG_CYCLE                  12.395       2.904 
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           18        
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     O        Out     0.449     2.588       -         
N_438                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     O        Out     0.449     4.408       -         
N_425                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I3       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.316     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[1]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[2]                            Net         -        -       1.599     -           11        
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     O        Out     0.386     2.525       -         
N_273                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     I0       In      -         3.896       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     O        Out     0.449     4.345       -         
N_424                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I2       In      -         5.715       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.379     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[1]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[3] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           18        
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     O        Out     0.449     2.588       -         
N_438                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     O        Out     0.449     4.408       -         
N_425                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I3       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.316     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[3]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[3]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           18        
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     O        Out     0.449     2.588       -         
N_438                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     O        Out     0.449     4.408       -         
N_425                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I3       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.316     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[2]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[3] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[2]                            Net         -        -       1.599     -           11        
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     O        Out     0.386     2.525       -         
N_273                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     I0       In      -         3.896       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     O        Out     0.449     4.345       -         
N_424                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I2       In      -         5.715       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.379     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[3]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[3]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        7 uses
SB_DFF          11 uses
SB_DFFE         1 use
SB_DFFESR       29 uses
SB_DFFESS       2 uses
SB_DFFR         8 uses
SB_DFFSR        28 uses
SB_DFFSS        22 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         181 uses

I/O ports: 82
I/O primitives: 80
SB_IO          80 uses

I/O Register bits:                  0
Register bits not including I/Os:   101 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_OUT_derived_clock: 93

@S |Mapping Summary:
Total  LUTs: 181 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 181 = 181 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 15:05:05 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Wed Dec 25 15:05:56 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":1:7:1:19|Synthesizing module U712_CHIP_RAM in library work.

@W: CL265 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":164:0:164:5|Removing unused bit 0 of DMA_COL_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":1:7:1:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL247 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":4:17:4:17|Input port bit 1 of A[20:1] is unused

@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":38:0:38:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:05:56 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:05:56 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:05:56 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:05:57 2024

###########################################################]
Pre-mapping Report

# Wed Dec 25 15:05:57 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     11   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     3    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_OUT_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     96   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: BN362 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Removing sequential instance DMA_ROW_ADDRESS[0] (in view: work.U712_CHIP_RAM(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 15:05:58 2024

###########################################################]
Map & Optimize Report

# Wed Dec 25 15:05:58 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: BN362 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Removing sequential instance DMA_ROW_ADDRESS[0] (in view: work.U712_CHIP_RAM(verilog)) because it does not drive other instances.
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register DMA_ROW_ADDRESS[0] (in view: work.U712_CHIP_RAM(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":63:0:63:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: BN132 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Removing instance U712_REG_SM.DBR_SYNC[0] because it is equivalent to instance U712_CHIP_RAM.DBR_SYNC[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\amigapci\u712\u712_chip_ram.v":106:0:106:5|Removing instance U712_CHIP_RAM.DBR_SYNC[1] because it is equivalent to instance U712_REG_SM.DBR_SYNC[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.74ns		 190 /       101



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Boundary register U712_REG_SM.REGENn_1 (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":6:20:6:21|SB_GB inserted on the net C1_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_OUT_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 93 clock pin(s) of sequential element(s)
0 instances converted, 93 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 
--------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  8          U712_CHIP_RAM.REFRESH_COUNTER[7]
========================================================================================================
====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       93         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 25 15:05:59 2024
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.690

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1264.292      -4.690      declared                    default_clkgroup
C3                                   3.6 MHz       NA            279.330       NA            NA          declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      17.7 MHz      12.500        56.577        -0.420      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_OUT_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_OUT_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  No paths    -      |  No paths    -      |  No paths    -    
C1                                U712_TOP|CLK80_OUT_derived_clock  |  1.330       -4.690   |  No paths    -      |  No paths    -      |  No paths    -    
U712_TOP|CLK80_OUT_derived_clock  U712_TOP|CLK80_OUT_derived_clock  |  12.500      -0.420   |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                 Arrival            
Instance                             Reference     Type        Pin     Net                    Time        Slack  
                                     Clock                                                                       
-----------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR     Q       REFRESH9lto2           0.540       -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR     Q       REFRESH_COUNTER[5]     0.540       -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR     Q       REFRESH_COUNTER[3]     0.540       -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR     Q       REFRESH_COUNTER[6]     0.540       -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR     Q       REFRESH_COUNTER[4]     0.540       -4.620 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR     Q       REFRESH_COUNTER[7]     0.540       -4.487 
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR     Q       REFRESH_COUNTER[0]     0.540       274.543
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR     Q       REFRESH_COUNTER[1]     0.540       274.683
=================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                    Required            
Instance                             Reference     Type         Pin     Net                      Time         Slack  
                                     Clock                                                                           
---------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH[0]             C1            SB_DFFSR     D       REFRESH9_0_i             1.225        -4.690 
U712_CHIP_RAM.REFRESH[1]             C1            SB_DFFSR     D       REFRESHc                 1.225        -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR      D       REFRESH_COUNTER_s[7]     279.224      274.543
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR      D       REFRESH_COUNTER_s[6]     279.224      274.683
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR      D       REFRESH_COUNTER_s[5]     279.224      274.824
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR      D       REFRESH_COUNTER_s[4]     279.224      274.964
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR      D       REFRESH_COUNTER_s[3]     279.224      275.104
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR      D       REFRESH_COUNTER_s[0]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR      D       REFRESH_COUNTER_s[1]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR      D       REFRESH_COUNTER_s[2]     279.224      275.179
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.690

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH9lto2                         Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.408       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.915       -         
===================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.690

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[0] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lto7_0                               Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      O        Out     0.449     4.408       -         
REFRESH9_0_i                                 Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[0]                     SB_DFFSR     D        In      -         5.915       -         
===========================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[3] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[3]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[3]                   Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.400     2.539       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.359       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.865       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[0] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      O        Out     0.400     2.539       -         
REFRESH9lto7_0                               Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      O        Out     0.449     4.359       -         
REFRESH9_0_i                                 Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[0]                     SB_DFFSR     D        In      -         5.865       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[4]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[4]                   Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.379     2.518       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.338       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                          Arrival           
Instance                              Reference                            Type         Pin     Net                     Time        Slack 
                                      Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[1]        0.540       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[2]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[2]        0.540       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[3]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[3]        0.540       -0.413
U712_CHIP_RAM.REFRESH_CYCLE           U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       REFRESH_CYCLE           0.540       -0.371
U712_CHIP_RAM.REFRESH_CYCLE_START     U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       REFRESH_CYCLE_START     0.540       -0.343
U712_CHIP_RAM.SDRAM_COUNTER[4]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[4]        0.540       1.203 
U712_CHIP_RAM.CPU_CYCLE_START         U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       CPU_CYCLE_START         0.540       1.252 
U712_CHIP_RAM.SDRAM_COUNTER[5]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[5]        0.540       1.252 
U712_CHIP_RAM.SDRAM_COUNTER[6]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[6]        0.540       1.273 
U712_CHIP_RAM.DBR_SYNC[0]             U712_TOP|CLK80_OUT_derived_clock     SB_DFFSS     Q       DBR_SYNC[0]             0.540       1.301 
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                             Required           
Instance                           Reference                            Type         Pin     Net                        Time         Slack 
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[1]       12.395       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[2]       12.395       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[3]       12.395       -0.420
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_0                12.395       1.189 
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD                  12.395       1.210 
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_1                12.395       1.210 
U712_CHIP_RAM.SDRAM_CMD_e_0[3]     U712_TOP|CLK80_OUT_derived_clock     SB_DFFE      E       SDRAM_CMD_3_sqmuxa_2_0     12.500       1.259 
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       N_45_i                     12.395       1.273 
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     D       STATE_COUNTc_1_i           12.395       2.841 
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     D       REG_CYCLE                  12.395       2.904 
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           18        
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     O        Out     0.449     2.588       -         
N_438                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     O        Out     0.449     4.408       -         
N_425                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I3       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.316     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[1]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[2]                            Net         -        -       1.599     -           11        
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     O        Out     0.386     2.525       -         
N_273                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     I0       In      -         3.896       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     O        Out     0.449     4.345       -         
N_424                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I2       In      -         5.715       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.379     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[1]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[3] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           18        
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     O        Out     0.449     2.588       -         
N_438                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     O        Out     0.449     4.408       -         
N_425                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I3       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.316     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[3]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[3]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           18        
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUFRT[3]      SB_LUT4     O        Out     0.449     2.588       -         
N_438                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[2]     SB_LUT4     O        Out     0.449     4.408       -         
N_425                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I3       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.316     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[2]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[3] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[2]                            Net         -        -       1.599     -           11        
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[2]      SB_LUT4     O        Out     0.386     2.525       -         
N_273                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     I0       In      -         3.896       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVE5T1     SB_LUT4     O        Out     0.449     4.345       -         
N_424                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     I2       In      -         5.715       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI94U46[2]     SB_LUT4     O        Out     0.379     6.094       -         
N_302                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6IFV8[0]     SB_LUT4     O        Out     0.400     7.865       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     I3       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDCLTE[0]     SB_LUT4     O        Out     0.316     9.552       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     I0       In      -         10.922      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     O        Out     0.386     11.308      -         
SDRAM_COUNTER_RNO[3]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[3]              SB_DFF      D        In      -         12.815      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.920 is 2.959(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        7 uses
SB_DFF          11 uses
SB_DFFE         1 use
SB_DFFESR       29 uses
SB_DFFESS       2 uses
SB_DFFR         8 uses
SB_DFFSR        28 uses
SB_DFFSS        22 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         181 uses

I/O ports: 82
I/O primitives: 80
SB_IO          80 uses

I/O Register bits:                  0
Register bits not including I/Os:   101 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_OUT_derived_clock: 93

@S |Mapping Summary:
Total  LUTs: 181 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 181 = 181 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 15:05:59 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	181
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	80
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	34
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	35
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for DRA[0], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	217
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	94
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	116
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	217/3520
    PLBs                        :	29/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	80/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 18.0 (sec)

Final Design Statistics
    Number of LUTs      	:	217
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	80
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	217/3520
    PLBs                        :	53/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	80/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 140.05 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 19.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1786
used logic cells: 217
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1786
used logic cells: 217
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 293 
I1212: Iteration  1 :   105 unrouted : 1 seconds
I1212: Iteration  2 :    18 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Wed Dec 25 15:11:28 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":1:7:1:19|Synthesizing module U712_CHIP_RAM in library work.

@W: CL265 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":164:0:164:5|Removing unused bit 0 of DMA_COL_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":1:7:1:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL247 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":4:17:4:17|Input port bit 1 of A[20:1] is unused

@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":38:0:38:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 84MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:11:28 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:11:28 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:11:28 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:11:29 2024

###########################################################]
Pre-mapping Report

# Wed Dec 25 15:11:29 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     11   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     3    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_OUT_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     96   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: BN362 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Removing sequential instance DMA_ROW_ADDRESS[0] (in view: work.U712_CHIP_RAM(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 15:11:30 2024

###########################################################]
Map & Optimize Report

# Wed Dec 25 15:11:30 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: BN362 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Removing sequential instance DMA_ROW_ADDRESS[0] (in view: work.U712_CHIP_RAM(verilog)) because it does not drive other instances.
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register DMA_ROW_ADDRESS[0] (in view: work.U712_CHIP_RAM(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":63:0:63:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: BN132 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Removing instance U712_REG_SM.DBR_SYNC[0] because it is equivalent to instance U712_CHIP_RAM.DBR_SYNC[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\amigapci\u712\u712_chip_ram.v":106:0:106:5|Removing instance U712_CHIP_RAM.DBR_SYNC[1] because it is equivalent to instance U712_REG_SM.DBR_SYNC[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.74ns		 193 /       101



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Boundary register U712_REG_SM.REGENn_1 (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":6:20:6:21|SB_GB inserted on the net C1_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_OUT_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 93 clock pin(s) of sequential element(s)
0 instances converted, 93 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 
--------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  8          U712_CHIP_RAM.REFRESH_COUNTER[7]
========================================================================================================
====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       93         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 25 15:11:31 2024
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.690

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1264.292      -4.690      declared                    default_clkgroup
C3                                   3.6 MHz       NA            279.330       NA            NA          declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      17.7 MHz      12.500        56.577        -0.554      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_OUT_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_OUT_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  No paths    -      |  No paths    -      |  No paths    -    
C1                                U712_TOP|CLK80_OUT_derived_clock  |  1.330       -4.690   |  No paths    -      |  No paths    -      |  No paths    -    
U712_TOP|CLK80_OUT_derived_clock  U712_TOP|CLK80_OUT_derived_clock  |  12.500      -0.554   |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                 Arrival            
Instance                             Reference     Type        Pin     Net                    Time        Slack  
                                     Clock                                                                       
-----------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR     Q       REFRESH9lto2           0.540       -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR     Q       REFRESH_COUNTER[5]     0.540       -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR     Q       REFRESH_COUNTER[3]     0.540       -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR     Q       REFRESH_COUNTER[6]     0.540       -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR     Q       REFRESH_COUNTER[4]     0.540       -4.620 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR     Q       REFRESH_COUNTER[7]     0.540       -4.487 
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR     Q       REFRESH_COUNTER[0]     0.540       274.543
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR     Q       REFRESH_COUNTER[1]     0.540       274.683
=================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                    Required            
Instance                             Reference     Type         Pin     Net                      Time         Slack  
                                     Clock                                                                           
---------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH[0]             C1            SB_DFFSR     D       REFRESH9_0_i             1.225        -4.690 
U712_CHIP_RAM.REFRESH[1]             C1            SB_DFFSR     D       REFRESHc                 1.225        -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR      D       REFRESH_COUNTER_s[7]     279.224      274.543
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR      D       REFRESH_COUNTER_s[6]     279.224      274.683
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR      D       REFRESH_COUNTER_s[5]     279.224      274.824
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR      D       REFRESH_COUNTER_s[4]     279.224      274.964
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR      D       REFRESH_COUNTER_s[3]     279.224      275.104
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR      D       REFRESH_COUNTER_s[0]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR      D       REFRESH_COUNTER_s[1]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR      D       REFRESH_COUNTER_s[2]     279.224      275.179
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.690

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH9lto2                         Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.408       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.915       -         
===================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.690

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[0] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lto7_0                               Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      O        Out     0.449     4.408       -         
REFRESH9_0_i                                 Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[0]                     SB_DFFSR     D        In      -         5.915       -         
===========================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[3] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[3]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[3]                   Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.400     2.539       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.359       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.865       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[0] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      O        Out     0.400     2.539       -         
REFRESH9lto7_0                               Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      O        Out     0.449     4.359       -         
REFRESH9_0_i                                 Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[0]                     SB_DFFSR     D        In      -         5.865       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[4]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[4]                   Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.379     2.518       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.338       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                          Arrival           
Instance                              Reference                            Type         Pin     Net                     Time        Slack 
                                      Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_CONFIGURED        U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       SDRAM_CONFIGURED        0.540       -0.554
U712_CHIP_RAM.REFRESH_CYCLE           U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       REFRESH_CYCLE           0.540       -0.504
U712_CHIP_RAM.SDRAM_COUNTER[1]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[1]        0.540       -0.504
U712_CHIP_RAM.SDRAM_COUNTER[2]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[2]        0.540       -0.483
U712_CHIP_RAM.REFRESH_CYCLE_START     U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       REFRESH_CYCLE_START     0.540       -0.455
U712_CHIP_RAM.SDRAM_COUNTER[3]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[3]        0.540       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[4]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[4]        0.540       1.210 
U712_CHIP_RAM.SDRAM_COUNTER[0]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[0]        0.540       1.259 
U712_CHIP_RAM.SDRAM_COUNTER[5]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[5]        0.540       1.259 
U712_CHIP_RAM.SDRAM_COUNTER[6]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[6]        0.540       1.280 
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                             Required           
Instance                           Reference                            Type         Pin     Net                        Time         Slack 
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[1]       12.395       -0.554
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[2]       12.395       -0.554
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[3]       12.395       -0.554
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       N_45_i                     12.395       1.140 
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_0                12.395       1.210 
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD                  12.395       1.231 
U712_CHIP_RAM.SDRAM_CMD_e_0[2]     U712_TOP|CLK80_OUT_derived_clock     SB_DFFE      E       SDRAM_CMD_3_sqmuxa_2_0     12.500       1.329 
U712_CHIP_RAM.SDRAM_CMD_e_0[3]     U712_TOP|CLK80_OUT_derived_clock     SB_DFFE      E       SDRAM_CMD_3_sqmuxa_2_0     12.500       1.329 
U712_CHIP_RAM.DBENn                U712_TOP|CLK80_OUT_derived_clock     SB_DFFSS     D       DBENn                      12.395       1.350 
U712_CHIP_RAM.DMA_CYCLE            U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     D       DMA_CYCLE                  12.395       1.350 
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.948
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.554

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_CONFIGURED / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_CONFIGURED              SB_DFFSR     Q        Out     0.540     0.540       -         
SDRAM_CONFIGURED                            Net          -        -       1.599     -           14        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOO5O1     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOO5O1     SB_LUT4      O        Out     0.449     2.588       -         
N_430                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIN7BL3[2]     SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIN7BL3[2]     SB_LUT4      O        Out     0.449     4.408       -         
N_282                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIST8T5[2]     SB_LUT4      I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIST8T5[2]     SB_LUT4      O        Out     0.449     6.227       -         
N_307                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIPBQN8[0]     SB_LUT4      I1       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIPBQN8[0]     SB_LUT4      O        Out     0.400     7.998       -         
N_315                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.CPU_CYCLE_START_RNI060ME      SB_LUT4      I3       In      -         9.369       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNI060ME      SB_LUT4      O        Out     0.316     9.685       -         
CPU_CYCLE_START_RNI060ME                    Net          -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4      I0       In      -         11.056      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4      O        Out     0.386     11.441      -         
SDRAM_COUNTER_RNO[1]                        Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF       D        In      -         12.948      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.054 is 3.093(23.7%) logic and 9.961(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.948
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.554

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_CONFIGURED / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_CONFIGURED              SB_DFFSR     Q        Out     0.540     0.540       -         
SDRAM_CONFIGURED                            Net          -        -       1.599     -           14        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOO5O1     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOO5O1     SB_LUT4      O        Out     0.449     2.588       -         
N_430                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIN7BL3[2]     SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIN7BL3[2]     SB_LUT4      O        Out     0.449     4.408       -         
N_282                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIST8T5[2]     SB_LUT4      I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIST8T5[2]     SB_LUT4      O        Out     0.449     6.227       -         
N_307                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIPBQN8[0]     SB_LUT4      I1       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIPBQN8[0]     SB_LUT4      O        Out     0.400     7.998       -         
N_315                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.CPU_CYCLE_START_RNI060ME      SB_LUT4      I3       In      -         9.369       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNI060ME      SB_LUT4      O        Out     0.316     9.685       -         
CPU_CYCLE_START_RNI060ME                    Net          -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4      I0       In      -         11.056      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4      O        Out     0.386     11.441      -         
SDRAM_COUNTER_RNO[2]                        Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFF       D        In      -         12.948      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.054 is 3.093(23.7%) logic and 9.961(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.948
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.554

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_CONFIGURED / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[3] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_CONFIGURED              SB_DFFSR     Q        Out     0.540     0.540       -         
SDRAM_CONFIGURED                            Net          -        -       1.599     -           14        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOO5O1     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOO5O1     SB_LUT4      O        Out     0.449     2.588       -         
N_430                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIN7BL3[2]     SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIN7BL3[2]     SB_LUT4      O        Out     0.449     4.408       -         
N_282                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIST8T5[2]     SB_LUT4      I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIST8T5[2]     SB_LUT4      O        Out     0.449     6.227       -         
N_307                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIPBQN8[0]     SB_LUT4      I1       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIPBQN8[0]     SB_LUT4      O        Out     0.400     7.998       -         
N_315                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.CPU_CYCLE_START_RNI060ME      SB_LUT4      I3       In      -         9.369       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNI060ME      SB_LUT4      O        Out     0.316     9.685       -         
CPU_CYCLE_START_RNI060ME                    Net          -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4      I0       In      -         11.056      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4      O        Out     0.386     11.441      -         
SDRAM_COUNTER_RNO[3]                        Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[3]              SB_DFF       D        In      -         12.948      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.054 is 3.093(23.7%) logic and 9.961(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.899
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.505

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.REFRESH_CYCLE / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_CYCLE                   SB_DFFSR     Q        Out     0.540     0.540       -         
REFRESH_CYCLE                                 Net          -        -       1.599     -           5         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI0U9V     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI0U9V     SB_LUT4      O        Out     0.449     2.588       -         
N_509                                         Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIN7BL3[2]       SB_LUT4      I1       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIN7BL3[2]       SB_LUT4      O        Out     0.400     4.359       -         
N_282                                         Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIST8T5[2]       SB_LUT4      I0       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIST8T5[2]       SB_LUT4      O        Out     0.449     6.178       -         
N_307                                         Net          -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIPBQN8[0]       SB_LUT4      I1       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIPBQN8[0]       SB_LUT4      O        Out     0.400     7.949       -         
N_315                                         Net          -        -       1.371     -           2         
U712_CHIP_RAM.CPU_CYCLE_START_RNI060ME        SB_LUT4      I3       In      -         9.320       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNI060ME        SB_LUT4      O        Out     0.316     9.636       -         
CPU_CYCLE_START_RNI060ME                      Net          -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]            SB_LUT4      I0       In      -         11.007      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]            SB_LUT4      O        Out     0.386     11.392      -         
SDRAM_COUNTER_RNO[1]                          Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]                SB_DFF       D        In      -         12.899      -         
============================================================================================================
Total path delay (propagation time + setup) of 13.005 is 3.043(23.4%) logic and 9.961(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.899
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.505

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           18        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOO5O1     SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOO5O1     SB_LUT4     O        Out     0.400     2.539       -         
N_430                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIN7BL3[2]     SB_LUT4     I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIN7BL3[2]     SB_LUT4     O        Out     0.449     4.359       -         
N_282                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIST8T5[2]     SB_LUT4     I0       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIST8T5[2]     SB_LUT4     O        Out     0.449     6.178       -         
N_307                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIPBQN8[0]     SB_LUT4     I1       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIPBQN8[0]     SB_LUT4     O        Out     0.400     7.949       -         
N_315                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.CPU_CYCLE_START_RNI060ME      SB_LUT4     I3       In      -         9.320       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNI060ME      SB_LUT4     O        Out     0.316     9.636       -         
CPU_CYCLE_START_RNI060ME                    Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     I0       In      -         11.007      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     O        Out     0.386     11.392      -         
SDRAM_COUNTER_RNO[1]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      D        In      -         12.899      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.005 is 3.043(23.4%) logic and 9.961(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        7 uses
SB_DFF          10 uses
SB_DFFE         2 uses
SB_DFFESR       30 uses
SB_DFFESS       2 uses
SB_DFFR         8 uses
SB_DFFSR        27 uses
SB_DFFSS        22 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         184 uses

I/O ports: 82
I/O primitives: 80
SB_IO          80 uses

I/O Register bits:                  0
Register bits not including I/Os:   101 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_OUT_derived_clock: 93

@S |Mapping Summary:
Total  LUTs: 184 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 184 = 184 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 15:11:31 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	184
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	80
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	34
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	35
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for DRA[0], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	220
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	94
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	119
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	220/3520
    PLBs                        :	30/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	80/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.2 (sec)

Final Design Statistics
    Number of LUTs      	:	220
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	80
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	220/3520
    PLBs                        :	52/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	80/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 150.24 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 23.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1799
used logic cells: 220
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1799
used logic cells: 220
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 294 
I1212: Iteration  1 :   113 unrouted : 1 seconds
I1212: Iteration  2 :    20 unrouted : 1 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     3 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Wed Dec 25 15:14:04 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":1:7:1:19|Synthesizing module U712_CHIP_RAM in library work.

@W: CL265 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":164:0:164:5|Removing unused bit 0 of DMA_COL_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":1:7:1:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL247 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":4:17:4:17|Input port bit 1 of A[20:1] is unused

@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":38:0:38:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 84MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:14:04 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:14:04 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:14:04 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:14:05 2024

###########################################################]
Pre-mapping Report

# Wed Dec 25 15:14:05 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     11   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     3    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_OUT_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     96   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: BN362 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Removing sequential instance DMA_ROW_ADDRESS[0] (in view: work.U712_CHIP_RAM(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 15:14:06 2024

###########################################################]
Map & Optimize Report

# Wed Dec 25 15:14:06 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: BN362 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Removing sequential instance DMA_ROW_ADDRESS[0] (in view: work.U712_CHIP_RAM(verilog)) because it does not drive other instances.
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register DMA_ROW_ADDRESS[0] (in view: work.U712_CHIP_RAM(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":63:0:63:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: BN132 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Removing instance U712_REG_SM.DBR_SYNC[0] because it is equivalent to instance U712_CHIP_RAM.DBR_SYNC[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\amigapci\u712\u712_chip_ram.v":106:0:106:5|Removing instance U712_CHIP_RAM.DBR_SYNC[1] because it is equivalent to instance U712_REG_SM.DBR_SYNC[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.74ns		 187 /       101



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Boundary register U712_REG_SM.REGENn_1 (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":6:20:6:21|SB_GB inserted on the net C1_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_OUT_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 93 clock pin(s) of sequential element(s)
0 instances converted, 93 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 
--------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  8          U712_CHIP_RAM.REFRESH_COUNTER[7]
========================================================================================================
====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       93         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 141MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 25 15:14:07 2024
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.690

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1264.292      -4.690      declared                    default_clkgroup
C3                                   3.6 MHz       NA            279.330       NA            NA          declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      17.7 MHz      12.500        56.577        -0.666      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_OUT_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_OUT_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  No paths    -      |  No paths    -      |  No paths    -    
C1                                U712_TOP|CLK80_OUT_derived_clock  |  1.330       -4.690   |  No paths    -      |  No paths    -      |  No paths    -    
U712_TOP|CLK80_OUT_derived_clock  U712_TOP|CLK80_OUT_derived_clock  |  12.500      -0.666   |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                 Arrival            
Instance                             Reference     Type        Pin     Net                    Time        Slack  
                                     Clock                                                                       
-----------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR     Q       REFRESH9lto2           0.540       -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR     Q       REFRESH_COUNTER[5]     0.540       -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR     Q       REFRESH_COUNTER[3]     0.540       -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR     Q       REFRESH_COUNTER[6]     0.540       -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR     Q       REFRESH_COUNTER[4]     0.540       -4.620 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR     Q       REFRESH_COUNTER[7]     0.540       -4.487 
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR     Q       REFRESH_COUNTER[0]     0.540       274.543
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR     Q       REFRESH_COUNTER[1]     0.540       274.683
=================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                    Required            
Instance                             Reference     Type         Pin     Net                      Time         Slack  
                                     Clock                                                                           
---------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH[0]             C1            SB_DFFSR     D       REFRESH9_0_i             1.225        -4.690 
U712_CHIP_RAM.REFRESH[1]             C1            SB_DFFSR     D       REFRESHc                 1.225        -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR      D       REFRESH_COUNTER_s[7]     279.224      274.543
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR      D       REFRESH_COUNTER_s[6]     279.224      274.683
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR      D       REFRESH_COUNTER_s[5]     279.224      274.824
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR      D       REFRESH_COUNTER_s[4]     279.224      274.964
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR      D       REFRESH_COUNTER_s[3]     279.224      275.104
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR      D       REFRESH_COUNTER_s[0]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR      D       REFRESH_COUNTER_s[1]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR      D       REFRESH_COUNTER_s[2]     279.224      275.179
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.690

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH9lto2                         Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.408       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.915       -         
===================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.690

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[0] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lto7_0                               Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      O        Out     0.449     4.408       -         
REFRESH9_0_i                                 Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[0]                     SB_DFFSR     D        In      -         5.915       -         
===========================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[3] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[3]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[3]                   Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.400     2.539       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.359       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.865       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[0] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      O        Out     0.400     2.539       -         
REFRESH9lto7_0                               Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      O        Out     0.449     4.359       -         
REFRESH9_0_i                                 Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[0]                     SB_DFFSR     D        In      -         5.865       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[4]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[4]                   Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.379     2.518       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.338       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                          Arrival           
Instance                              Reference                            Type         Pin     Net                     Time        Slack 
                                      Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[4]        0.540       -0.666
U712_CHIP_RAM.SDRAM_COUNTER[5]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[5]        0.540       -0.617
U712_CHIP_RAM.SDRAM_COUNTER[6]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[6]        0.540       -0.596
U712_CHIP_RAM.SDRAM_COUNTER[7]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[7]        0.540       -0.533
U712_CHIP_RAM.SDRAM_COUNTER[2]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[2]        0.540       1.133 
U712_CHIP_RAM.SDRAM_CONFIGURED        U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       SDRAM_CONFIGURED        0.540       1.140 
U712_CHIP_RAM.SDRAM_COUNTER[3]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[3]        0.540       1.140 
U712_CHIP_RAM.REFRESH_CYCLE           U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       REFRESH_CYCLE           0.540       1.182 
U712_CHIP_RAM.REFRESH_CYCLE_START     U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       REFRESH_CYCLE_START     0.540       1.189 
U712_CHIP_RAM.SDRAM_COUNTER[1]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[1]        0.540       1.189 
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                           Required           
Instance                           Reference                            Type         Pin     Net                      Time         Slack 
                                   Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_2              12.395       -0.666
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[1]     12.395       -0.638
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[2]     12.395       -0.638
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[3]     12.395       -0.638
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_1              12.395       1.091 
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       N_45_i                   12.395       1.091 
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD                12.395       1.133 
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_0              12.395       1.154 
U712_CHIP_RAM.CPU_CYCLE_1          U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     D       CPU_CYCLE_1              12.395       1.217 
U712_CHIP_RAM.WRITE_CYCLE          U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     D       WRITE_CYCLE_0            12.395       2.841 
=========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.666

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_52                                        Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4     O        Out     0.449     4.408       -         
N_42                                        Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4     O        Out     0.449     6.227       -         
SDRAM_COUNTER_RNI4CEN3[1]                   Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI264TB     SB_LUT4     I1       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI264TB     SB_LUT4     O        Out     0.379     7.977       -         
N_57                                        Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     I0       In      -         9.348       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     O        Out     0.386     9.734       -         
N_47                                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     I0       In      -         11.105      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     O        Out     0.449     11.554      -         
SDRAM_CMD_2                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                  SB_DFF      D        In      -         13.061      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.166 is 3.205(24.3%) logic and 9.961(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.638

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_52                                        Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4     O        Out     0.449     4.408       -         
N_42                                        Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4     O        Out     0.449     6.227       -         
SDRAM_COUNTER_RNI4CEN3[1]                   Net         -        -       1.371     -           9         
U712_CHIP_RAM.CPU_CYCLE_START_RNI7Q5U5      SB_LUT4     I2       In      -         7.598       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNI7Q5U5      SB_LUT4     O        Out     0.351     7.949       -         
N_80                                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI7AL0H[0]     SB_LUT4     I0       In      -         9.320       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI7AL0H[0]     SB_LUT4     O        Out     0.386     9.706       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     I0       In      -         11.077      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     O        Out     0.449     11.525      -         
SDRAM_COUNTER_RNO[1]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      D        In      -         13.033      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.138 is 3.177(24.2%) logic and 9.961(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.638

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[3] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_52                                        Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4     O        Out     0.449     4.408       -         
N_42                                        Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4     O        Out     0.449     6.227       -         
SDRAM_COUNTER_RNI4CEN3[1]                   Net         -        -       1.371     -           9         
U712_CHIP_RAM.CPU_CYCLE_START_RNI7Q5U5      SB_LUT4     I2       In      -         7.598       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNI7Q5U5      SB_LUT4     O        Out     0.351     7.949       -         
N_80                                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI7AL0H[0]     SB_LUT4     I0       In      -         9.320       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI7AL0H[0]     SB_LUT4     O        Out     0.386     9.706       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     I0       In      -         11.077      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     O        Out     0.449     11.525      -         
SDRAM_COUNTER_RNO[3]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[3]              SB_DFF      D        In      -         13.033      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.138 is 3.177(24.2%) logic and 9.961(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.638

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_52                                        Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4     O        Out     0.449     4.408       -         
N_42                                        Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4     O        Out     0.449     6.227       -         
SDRAM_COUNTER_RNI4CEN3[1]                   Net         -        -       1.371     -           9         
U712_CHIP_RAM.CPU_CYCLE_START_RNI7Q5U5      SB_LUT4     I2       In      -         7.598       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNI7Q5U5      SB_LUT4     O        Out     0.351     7.949       -         
N_80                                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI7AL0H[0]     SB_LUT4     I0       In      -         9.320       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI7AL0H[0]     SB_LUT4     O        Out     0.386     9.706       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     I0       In      -         11.077      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     O        Out     0.449     11.525      -         
SDRAM_COUNTER_RNO[2]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFF      D        In      -         13.033      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.138 is 3.177(24.2%) logic and 9.961(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.012
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.617

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.400     2.539       -         
N_52                                        Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4     I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4     O        Out     0.449     4.359       -         
N_42                                        Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4     I0       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4     O        Out     0.449     6.178       -         
SDRAM_COUNTER_RNI4CEN3[1]                   Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI264TB     SB_LUT4     I1       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI264TB     SB_LUT4     O        Out     0.379     7.928       -         
N_57                                        Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     I0       In      -         9.299       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     O        Out     0.386     9.685       -         
N_47                                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     I0       In      -         11.056      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     O        Out     0.449     11.505      -         
SDRAM_CMD_2                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                  SB_DFF      D        In      -         13.012      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.117 is 3.156(24.1%) logic and 9.961(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        7 uses
SB_DFF          12 uses
SB_DFFESR       29 uses
SB_DFFESS       2 uses
SB_DFFR         8 uses
SB_DFFSR        28 uses
SB_DFFSS        22 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         179 uses

I/O ports: 82
I/O primitives: 80
SB_IO          80 uses

I/O Register bits:                  0
Register bits not including I/Os:   101 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_OUT_derived_clock: 93

@S |Mapping Summary:
Total  LUTs: 179 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 179 = 179 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 15:14:07 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	179
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	80
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	34
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	35
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for DRA[0], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	215
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	94
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	114
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	215/3520
    PLBs                        :	29/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	80/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.5 (sec)

Final Design Statistics
    Number of LUTs      	:	215
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	80
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	215/3520
    PLBs                        :	69/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	80/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 136.72 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 23.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1757
used logic cells: 215
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1757
used logic cells: 215
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 293 
I1212: Iteration  1 :   110 unrouted : 1 seconds
I1212: Iteration  2 :    22 unrouted : 1 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Wed Dec 25 15:21:13 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":1:7:1:19|Synthesizing module U712_CHIP_RAM in library work.

@W: CL265 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":164:0:164:5|Removing unused bit 0 of DMA_COL_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":1:7:1:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL247 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":4:17:4:17|Input port bit 1 of A[20:1] is unused

@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":38:0:38:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 84MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:21:13 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:21:14 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:21:14 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:21:15 2024

###########################################################]
Pre-mapping Report

# Wed Dec 25 15:21:15 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     11   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     3    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_OUT_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     96   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: BN362 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Removing sequential instance DMA_ROW_ADDRESS[0] (in view: work.U712_CHIP_RAM(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 15:21:15 2024

###########################################################]
Map & Optimize Report

# Wed Dec 25 15:21:15 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: BN362 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Removing sequential instance DMA_ROW_ADDRESS[0] (in view: work.U712_CHIP_RAM(verilog)) because it does not drive other instances.
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register DMA_ROW_ADDRESS[0] (in view: work.U712_CHIP_RAM(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":63:0:63:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: BN132 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Removing instance U712_REG_SM.DBR_SYNC[0] because it is equivalent to instance U712_CHIP_RAM.DBR_SYNC[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\amigapci\u712\u712_chip_ram.v":106:0:106:5|Removing instance U712_CHIP_RAM.DBR_SYNC[1] because it is equivalent to instance U712_REG_SM.DBR_SYNC[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.74ns		 198 /       101



@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":6:20:6:21|SB_GB inserted on the net C1_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_OUT_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 93 clock pin(s) of sequential element(s)
0 instances converted, 93 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 
--------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  8          U712_CHIP_RAM.REFRESH_COUNTER[7]
========================================================================================================
====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       93         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 142MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 143MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 25 15:21:16 2024
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.690

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1264.292      -4.690      declared                    default_clkgroup
C3                                   3.6 MHz       NA            279.330       NA            NA          declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      17.7 MHz      12.500        56.577        -0.673      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_OUT_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_OUT_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  No paths    -      |  No paths    -      |  No paths    -    
C1                                U712_TOP|CLK80_OUT_derived_clock  |  1.330       -4.690   |  No paths    -      |  No paths    -      |  No paths    -    
U712_TOP|CLK80_OUT_derived_clock  U712_TOP|CLK80_OUT_derived_clock  |  12.500      -0.673   |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                 Arrival            
Instance                             Reference     Type        Pin     Net                    Time        Slack  
                                     Clock                                                                       
-----------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR     Q       REFRESH9lto2           0.540       -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR     Q       REFRESH_COUNTER[3]     0.540       -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR     Q       REFRESH_COUNTER[4]     0.540       -4.620 
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR     Q       REFRESH_COUNTER[5]     0.540       -4.620 
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR     Q       REFRESH_COUNTER[6]     0.540       -4.571 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR     Q       REFRESH_COUNTER[7]     0.540       -2.737 
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR     Q       REFRESH_COUNTER[0]     0.540       274.543
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR     Q       REFRESH_COUNTER[1]     0.540       274.683
=================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                    Required            
Instance                             Reference     Type         Pin     Net                      Time         Slack  
                                     Clock                                                                           
---------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH[1]             C1            SB_DFFSR     D       REFRESHc                 1.225        -4.690 
U712_CHIP_RAM.REFRESH[0]             C1            SB_DFF       D       REFRESH                  1.225        -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR      D       REFRESH_COUNTER_s[7]     279.224      274.543
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR      D       REFRESH_COUNTER_s[6]     279.224      274.683
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR      D       REFRESH_COUNTER_s[5]     279.224      274.824
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR      D       REFRESH_COUNTER_s[4]     279.224      274.964
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR      D       REFRESH_COUNTER_s[3]     279.224      275.104
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR      D       REFRESH_COUNTER_s[0]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR      D       REFRESH_COUNTER_s[1]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR      D       REFRESH_COUNTER_s[2]     279.224      275.179
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.690

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH9lto2                                 Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lt7                                  Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      O        Out     0.449     4.408       -         
REFRESHc                                     Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]                     SB_DFFSR     D        In      -         5.915       -         
===========================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[3] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[3]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[3]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      O        Out     0.400     2.539       -         
REFRESH9lt7                                  Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      O        Out     0.449     4.359       -         
REFRESHc                                     Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]                     SB_DFFSR     D        In      -         5.865       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[0] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]             SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH9lto2                                 Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4     O        Out     0.449     2.588       -         
REFRESH9lt7                                  Net         -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4     I1       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4     O        Out     0.400     4.359       -         
REFRESH                                      Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[0]                     SB_DFF      D        In      -         5.865       -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[4]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[4]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      O        Out     0.379     2.518       -         
REFRESH9lt7                                  Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      O        Out     0.449     4.338       -         
REFRESHc                                     Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]                     SB_DFFSR     D        In      -         5.845       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lto7_0                               Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      I1       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      O        Out     0.379     4.338       -         
REFRESHc                                     Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]                     SB_DFFSR     D        In      -         5.845       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                        Arrival           
Instance                              Reference                            Type       Pin     Net                     Time        Slack 
                                      Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_CYCLE           U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       REFRESH_CYCLE           0.540       -0.673
U712_CHIP_RAM.SDRAM_COUNTER[4]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[4]        0.540       -0.673
U712_CHIP_RAM.REFRESH_CYCLE_START     U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       REFRESH_CYCLE_START     0.540       -0.666
U712_CHIP_RAM.SDRAM_CONFIGURED        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_CONFIGURED        0.540       -0.638
U712_CHIP_RAM.SDRAM_COUNTER[5]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[5]        0.540       -0.624
U712_CHIP_RAM.SDRAM_COUNTER[6]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[6]        0.540       -0.603
U712_CHIP_RAM.SDRAM_COUNTER[7]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[7]        0.540       -0.540
U712_CHIP_RAM.SDRAM_COUNTER[1]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[1]        0.540       1.133 
U712_CHIP_RAM.SDRAM_COUNTER[2]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[2]        0.540       1.154 
U712_CHIP_RAM.SDRAM_COUNTER[3]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[3]        0.540       1.182 
========================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                           Required           
Instance                           Reference                            Type         Pin     Net                      Time         Slack 
                                   Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_2              12.395       -0.673
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[1]     12.395       -0.673
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[2]     12.395       -0.673
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[3]     12.395       -0.673
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_0              12.395       -0.666
U712_CHIP_RAM.CPU_CYCLE_1          U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     D       CPU_CYCLE_1_en           12.395       -0.498
U712_CHIP_RAM.DBENn                U712_TOP|CLK80_OUT_derived_clock     SB_DFFSS     D       DBENn                    12.395       -0.498
U712_CHIP_RAM.DMA_CYCLE            U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     D       DMA_CYCLE_en             12.395       -0.498
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD                12.395       -0.483
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_1              12.395       -0.399
=========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.068
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.673

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.REFRESH_CYCLE / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_CYCLE                     SB_DFF      Q        Out     0.540     0.540       -         
REFRESH_CYCLE                                   Net         -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI27CG_0     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI27CG_0     SB_LUT4     O        Out     0.386     2.525       -         
N_288                                           Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[3]         SB_LUT4     I0       In      -         3.896       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[3]         SB_LUT4     O        Out     0.449     4.345       -         
N_416                                           Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIN7BL3         SB_LUT4     I0       In      -         5.715       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIN7BL3         SB_LUT4     O        Out     0.449     6.164       -         
N_271                                           Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMMGI5[2]         SB_LUT4     I0       In      -         7.535       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMMGI5[2]         SB_LUT4     O        Out     0.449     7.984       -         
N_289                                           Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQU7BE[2]         SB_LUT4     I0       In      -         9.355       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQU7BE[2]         SB_LUT4     O        Out     0.449     9.804       -         
N_142                                           Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]              SB_LUT4     I0       In      -         11.175      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]              SB_LUT4     O        Out     0.386     11.561      -         
SDRAM_COUNTER_RNO[1]                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]                  SB_DFF      D        In      -         13.068      -         
=============================================================================================================
Total path delay (propagation time + setup) of 13.173 is 3.212(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.068
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.673

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_268                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[3]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[3]     SB_LUT4     O        Out     0.449     4.408       -         
N_274                                       Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4     O        Out     0.449     6.227       -         
N_281                                       Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI264TB     SB_LUT4     I0       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI264TB     SB_LUT4     O        Out     0.386     7.984       -         
N_301                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     I0       In      -         9.355       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     O        Out     0.386     9.741       -         
SDRAM_CMD_RNO_0[3]                          Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     I0       In      -         11.112      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     O        Out     0.449     11.561      -         
SDRAM_CMD_2                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                  SB_DFF      D        In      -         13.068      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.173 is 3.212(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.068
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.673

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.REFRESH_CYCLE / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_CYCLE                     SB_DFF      Q        Out     0.540     0.540       -         
REFRESH_CYCLE                                   Net         -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI27CG_0     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI27CG_0     SB_LUT4     O        Out     0.386     2.525       -         
N_288                                           Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[3]         SB_LUT4     I0       In      -         3.896       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[3]         SB_LUT4     O        Out     0.449     4.345       -         
N_416                                           Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIN7BL3         SB_LUT4     I0       In      -         5.715       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIN7BL3         SB_LUT4     O        Out     0.449     6.164       -         
N_271                                           Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMMGI5[2]         SB_LUT4     I0       In      -         7.535       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMMGI5[2]         SB_LUT4     O        Out     0.449     7.984       -         
N_289                                           Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQU7BE[2]         SB_LUT4     I0       In      -         9.355       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQU7BE[2]         SB_LUT4     O        Out     0.449     9.804       -         
N_142                                           Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]              SB_LUT4     I0       In      -         11.175      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]              SB_LUT4     O        Out     0.386     11.561      -         
SDRAM_COUNTER_RNO[2]                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]                  SB_DFF      D        In      -         13.068      -         
=============================================================================================================
Total path delay (propagation time + setup) of 13.173 is 3.212(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.068
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.673

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.REFRESH_CYCLE / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[3] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_CYCLE                     SB_DFF      Q        Out     0.540     0.540       -         
REFRESH_CYCLE                                   Net         -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI27CG_0     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI27CG_0     SB_LUT4     O        Out     0.386     2.525       -         
N_288                                           Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[3]         SB_LUT4     I0       In      -         3.896       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[3]         SB_LUT4     O        Out     0.449     4.345       -         
N_416                                           Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIN7BL3         SB_LUT4     I0       In      -         5.715       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIN7BL3         SB_LUT4     O        Out     0.449     6.164       -         
N_271                                           Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMMGI5[2]         SB_LUT4     I0       In      -         7.535       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMMGI5[2]         SB_LUT4     O        Out     0.449     7.984       -         
N_289                                           Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQU7BE[2]         SB_LUT4     I0       In      -         9.355       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQU7BE[2]         SB_LUT4     O        Out     0.449     9.804       -         
N_142                                           Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]              SB_LUT4     I0       In      -         11.175      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]              SB_LUT4     O        Out     0.386     11.561      -         
SDRAM_COUNTER_RNO[3]                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[3]                  SB_DFF      D        In      -         13.068      -         
=============================================================================================================
Total path delay (propagation time + setup) of 13.173 is 3.212(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.666

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.REFRESH_CYCLE_START / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_CYCLE_START               SB_DFF      Q        Out     0.540     0.540       -         
REFRESH_CYCLE_START                             Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI27CG_0     SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI27CG_0     SB_LUT4     O        Out     0.379     2.518       -         
N_288                                           Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[3]         SB_LUT4     I0       In      -         3.889       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[3]         SB_LUT4     O        Out     0.449     4.338       -         
N_416                                           Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIN7BL3         SB_LUT4     I0       In      -         5.708       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIN7BL3         SB_LUT4     O        Out     0.449     6.157       -         
N_271                                           Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMMGI5[2]         SB_LUT4     I0       In      -         7.528       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMMGI5[2]         SB_LUT4     O        Out     0.449     7.977       -         
N_289                                           Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQU7BE[2]         SB_LUT4     I0       In      -         9.348       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQU7BE[2]         SB_LUT4     O        Out     0.449     9.797       -         
N_142                                           Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]              SB_LUT4     I0       In      -         11.168      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]              SB_LUT4     O        Out     0.386     11.554      -         
SDRAM_COUNTER_RNO[1]                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]                  SB_DFF      D        In      -         13.061      -         
=============================================================================================================
Total path delay (propagation time + setup) of 13.166 is 3.205(24.3%) logic and 9.961(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 143MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 143MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        7 uses
SB_DFF          30 uses
SB_DFFESR       30 uses
SB_DFFESS       1 use
SB_DFFR         8 uses
SB_DFFSR        9 uses
SB_DFFSS        23 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         191 uses

I/O ports: 82
I/O primitives: 80
SB_IO          80 uses

I/O Register bits:                  0
Register bits not including I/Os:   101 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_OUT_derived_clock: 93

@S |Mapping Summary:
Total  LUTs: 191 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 191 = 191 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 15:21:17 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	191
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	80
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	32
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	32
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for DRA[0], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	224
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	94
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	123
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	224/3520
    PLBs                        :	30/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	80/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 17.7 (sec)

Final Design Statistics
    Number of LUTs      	:	224
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	80
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	224/3520
    PLBs                        :	63/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	80/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 127.56 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 18.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1740
used logic cells: 224
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1740
used logic cells: 224
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 308 
I1212: Iteration  1 :   107 unrouted : 2 seconds
I1212: Iteration  2 :    19 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Wed Dec 25 15:23:53 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":1:7:1:19|Synthesizing module U712_CHIP_RAM in library work.

@W: CL265 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":164:0:164:5|Removing unused bit 0 of DMA_COL_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":1:7:1:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL247 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":4:17:4:17|Input port bit 1 of A[20:1] is unused

@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":38:0:38:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 84MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:23:53 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:23:53 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:23:53 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:23:54 2024

###########################################################]
Pre-mapping Report

# Wed Dec 25 15:23:54 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     11   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     3    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_OUT_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     96   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: BN362 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Removing sequential instance DMA_ROW_ADDRESS[0] (in view: work.U712_CHIP_RAM(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 15:23:55 2024

###########################################################]
Map & Optimize Report

# Wed Dec 25 15:23:55 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: BN362 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Removing sequential instance DMA_ROW_ADDRESS[0] (in view: work.U712_CHIP_RAM(verilog)) because it does not drive other instances.
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register DMA_ROW_ADDRESS[0] (in view: work.U712_CHIP_RAM(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":63:0:63:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: BN132 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Removing instance U712_REG_SM.DBR_SYNC[0] because it is equivalent to instance U712_CHIP_RAM.DBR_SYNC[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\amigapci\u712\u712_chip_ram.v":106:0:106:5|Removing instance U712_CHIP_RAM.DBR_SYNC[1] because it is equivalent to instance U712_REG_SM.DBR_SYNC[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.74ns		 194 /       101



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Boundary register U712_REG_SM.REGENn_1 (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":6:20:6:21|SB_GB inserted on the net C1_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_OUT_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 93 clock pin(s) of sequential element(s)
0 instances converted, 93 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 
--------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  8          U712_CHIP_RAM.REFRESH_COUNTER[7]
========================================================================================================
====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       93         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 25 15:23:56 2024
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.690

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1264.292      -4.690      declared                    default_clkgroup
C3                                   3.6 MHz       NA            279.330       NA            NA          declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      17.7 MHz      12.500        56.577        -0.554      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_OUT_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_OUT_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  No paths    -      |  No paths    -      |  No paths    -    
C1                                U712_TOP|CLK80_OUT_derived_clock  |  1.330       -4.690   |  No paths    -      |  No paths    -      |  No paths    -    
U712_TOP|CLK80_OUT_derived_clock  U712_TOP|CLK80_OUT_derived_clock  |  12.500      -0.554   |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                 Arrival            
Instance                             Reference     Type        Pin     Net                    Time        Slack  
                                     Clock                                                                       
-----------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR     Q       REFRESH9lto2           0.540       -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR     Q       REFRESH_COUNTER[3]     0.540       -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR     Q       REFRESH_COUNTER[4]     0.540       -4.620 
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR     Q       REFRESH_COUNTER[5]     0.540       -4.620 
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR     Q       REFRESH_COUNTER[6]     0.540       -4.571 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR     Q       REFRESH_COUNTER[7]     0.540       -2.737 
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR     Q       REFRESH_COUNTER[0]     0.540       274.543
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR     Q       REFRESH_COUNTER[1]     0.540       274.683
=================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                    Required            
Instance                             Reference     Type         Pin     Net                      Time         Slack  
                                     Clock                                                                           
---------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH[1]             C1            SB_DFFSR     D       REFRESHc                 1.225        -4.690 
U712_CHIP_RAM.REFRESH[0]             C1            SB_DFF       D       REFRESH                  1.225        -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR      D       REFRESH_COUNTER_s[7]     279.224      274.543
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR      D       REFRESH_COUNTER_s[6]     279.224      274.683
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR      D       REFRESH_COUNTER_s[5]     279.224      274.824
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR      D       REFRESH_COUNTER_s[4]     279.224      274.964
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR      D       REFRESH_COUNTER_s[3]     279.224      275.104
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR      D       REFRESH_COUNTER_s[0]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR      D       REFRESH_COUNTER_s[1]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR      D       REFRESH_COUNTER_s[2]     279.224      275.179
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.690

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH9lto2                                 Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lt7                                  Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      O        Out     0.449     4.408       -         
REFRESHc                                     Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]                     SB_DFFSR     D        In      -         5.915       -         
===========================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[3] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[3]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[3]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      O        Out     0.400     2.539       -         
REFRESH9lt7                                  Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      O        Out     0.449     4.359       -         
REFRESHc                                     Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]                     SB_DFFSR     D        In      -         5.865       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[0] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]             SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH9lto2                                 Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4     O        Out     0.449     2.588       -         
REFRESH9lt7                                  Net         -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4     I1       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4     O        Out     0.400     4.359       -         
REFRESH                                      Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[0]                     SB_DFF      D        In      -         5.865       -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[4]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[4]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      O        Out     0.379     2.518       -         
REFRESH9lt7                                  Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      O        Out     0.449     4.338       -         
REFRESHc                                     Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]                     SB_DFFSR     D        In      -         5.845       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lto7_0                               Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      I1       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      O        Out     0.379     4.338       -         
REFRESHc                                     Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]                     SB_DFFSR     D        In      -         5.845       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                       Arrival           
Instance                           Reference                            Type         Pin     Net                  Time        Slack 
                                   Clock                                                                                            
------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_CONFIGURED     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_CONFIGURED     0.540       -0.554
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[0]     0.540       -0.504
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[1]     0.540       -0.483
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[2]     0.540       -0.420
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[3]     0.540       1.140 
U712_REG_SM.C1_SYNC[0]             U712_TOP|CLK80_OUT_derived_clock     SB_DFFSS     Q       C1_SYNC[0]           0.540       1.224 
U712_REG_SM.C1_SYNC[1]             U712_TOP|CLK80_OUT_derived_clock     SB_DFFSS     Q       C1_SYNC[1]           0.540       1.273 
U712_CHIP_RAM.REFRESH_CYCLE        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       REFRESH_CYCLE        0.540       1.287 
U712_REG_SM.C1_SYNC[2]             U712_TOP|CLK80_OUT_derived_clock     SB_DFFSS     Q       C1_SYNC[2]           0.540       1.294 
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[4]     0.540       1.294 
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                            Required           
Instance                           Reference                            Type        Pin     Net                        Time         Slack 
                                   Clock                                                                                                  
------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF      D       SDRAM_COUNTER_RNO[1]       12.395       -0.554
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF      D       SDRAM_COUNTER_RNO[2]       12.395       -0.554
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF      D       SDRAM_COUNTER_RNO[3]       12.395       -0.554
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_OUT_derived_clock     SB_DFFE     D       N_214                      12.395       1.091 
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF      D       N_45_i                     12.395       1.168 
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF      D       STATE_COUNT_2              12.395       1.224 
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_OUT_derived_clock     SB_DFFE     E       SDRAM_CMD_3_sqmuxa_2_i     12.500       1.294 
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_OUT_derived_clock     SB_DFFE     E       SDRAM_CMD_3_sqmuxa_2_i     12.500       1.294 
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_OUT_derived_clock     SB_DFFE     E       SDRAM_CMD_3_sqmuxa_2_i     12.500       1.294 
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_OUT_derived_clock     SB_DFFE     E       SDRAM_CMD_3_sqmuxa_2_i     12.500       1.294 
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.948
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.554

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_CONFIGURED / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_CONFIGURED              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_CONFIGURED                            Net         -        -       1.599     -           13        
U712_CHIP_RAM.SDRAM_COUNTER_RNILL5O1[2]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILL5O1[2]     SB_LUT4     O        Out     0.449     2.588       -         
SDRAM_CMD_3_sqmuxa_2_0                      Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[3]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[3]     SB_LUT4     O        Out     0.449     4.408       -         
N_456                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIKT844[1]     SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIKT844[1]     SB_LUT4     O        Out     0.400     6.178       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNINUK6B[0]     SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNINUK6B[0]     SB_LUT4     O        Out     0.449     7.998       -         
SDRAM_COUNTER_0_i_0_0[0]                    Net         -        -       1.371     -           2         
U712_CHIP_RAM.DBR_SYNC_RNIUOQ4H[0]          SB_LUT4     I3       In      -         9.369       -         
U712_CHIP_RAM.DBR_SYNC_RNIUOQ4H[0]          SB_LUT4     O        Out     0.316     9.685       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     I0       In      -         11.056      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     O        Out     0.386     11.441      -         
SDRAM_COUNTER_RNO[1]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      D        In      -         12.948      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.054 is 3.093(23.7%) logic and 9.961(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.948
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.554

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_CONFIGURED / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[3] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_CONFIGURED              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_CONFIGURED                            Net         -        -       1.599     -           13        
U712_CHIP_RAM.SDRAM_COUNTER_RNILL5O1[2]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILL5O1[2]     SB_LUT4     O        Out     0.449     2.588       -         
SDRAM_CMD_3_sqmuxa_2_0                      Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[3]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[3]     SB_LUT4     O        Out     0.449     4.408       -         
N_456                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIKT844[1]     SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIKT844[1]     SB_LUT4     O        Out     0.400     6.178       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNINUK6B[0]     SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNINUK6B[0]     SB_LUT4     O        Out     0.449     7.998       -         
SDRAM_COUNTER_0_i_0_0[0]                    Net         -        -       1.371     -           2         
U712_CHIP_RAM.DBR_SYNC_RNIUOQ4H[0]          SB_LUT4     I3       In      -         9.369       -         
U712_CHIP_RAM.DBR_SYNC_RNIUOQ4H[0]          SB_LUT4     O        Out     0.316     9.685       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     I0       In      -         11.056      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     O        Out     0.386     11.441      -         
SDRAM_COUNTER_RNO[3]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[3]              SB_DFF      D        In      -         12.948      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.054 is 3.093(23.7%) logic and 9.961(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.948
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.554

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_CONFIGURED / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_CONFIGURED              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_CONFIGURED                            Net         -        -       1.599     -           13        
U712_CHIP_RAM.SDRAM_COUNTER_RNILL5O1[2]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILL5O1[2]     SB_LUT4     O        Out     0.449     2.588       -         
SDRAM_CMD_3_sqmuxa_2_0                      Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[3]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[3]     SB_LUT4     O        Out     0.449     4.408       -         
N_456                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIKT844[1]     SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIKT844[1]     SB_LUT4     O        Out     0.400     6.178       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNINUK6B[0]     SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNINUK6B[0]     SB_LUT4     O        Out     0.449     7.998       -         
SDRAM_COUNTER_0_i_0_0[0]                    Net         -        -       1.371     -           2         
U712_CHIP_RAM.DBR_SYNC_RNIUOQ4H[0]          SB_LUT4     I3       In      -         9.369       -         
U712_CHIP_RAM.DBR_SYNC_RNIUOQ4H[0]          SB_LUT4     O        Out     0.316     9.685       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     I0       In      -         11.056      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     O        Out     0.386     11.441      -         
SDRAM_COUNTER_RNO[2]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFF      D        In      -         12.948      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.054 is 3.093(23.7%) logic and 9.961(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.899
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.505

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[0]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[0]                            Net         -        -       1.599     -           21        
U712_CHIP_RAM.SDRAM_COUNTER_RNILL5O1[2]     SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILL5O1[2]     SB_LUT4     O        Out     0.400     2.539       -         
SDRAM_CMD_3_sqmuxa_2_0                      Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[3]     SB_LUT4     I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[3]     SB_LUT4     O        Out     0.449     4.359       -         
N_456                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIKT844[1]     SB_LUT4     I1       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIKT844[1]     SB_LUT4     O        Out     0.400     6.129       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNINUK6B[0]     SB_LUT4     I0       In      -         7.500       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNINUK6B[0]     SB_LUT4     O        Out     0.449     7.949       -         
SDRAM_COUNTER_0_i_0_0[0]                    Net         -        -       1.371     -           2         
U712_CHIP_RAM.DBR_SYNC_RNIUOQ4H[0]          SB_LUT4     I3       In      -         9.320       -         
U712_CHIP_RAM.DBR_SYNC_RNIUOQ4H[0]          SB_LUT4     O        Out     0.316     9.636       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     I0       In      -         11.007      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     O        Out     0.386     11.392      -         
SDRAM_COUNTER_RNO[1]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFF      D        In      -         12.899      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.005 is 3.043(23.4%) logic and 9.961(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.899
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.505

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[3] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[0]              SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[0]                            Net         -        -       1.599     -           21        
U712_CHIP_RAM.SDRAM_COUNTER_RNILL5O1[2]     SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILL5O1[2]     SB_LUT4     O        Out     0.400     2.539       -         
SDRAM_CMD_3_sqmuxa_2_0                      Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[3]     SB_LUT4     I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILE372[3]     SB_LUT4     O        Out     0.449     4.359       -         
N_456                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIKT844[1]     SB_LUT4     I1       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIKT844[1]     SB_LUT4     O        Out     0.400     6.129       -         
N_310                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNINUK6B[0]     SB_LUT4     I0       In      -         7.500       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNINUK6B[0]     SB_LUT4     O        Out     0.449     7.949       -         
SDRAM_COUNTER_0_i_0_0[0]                    Net         -        -       1.371     -           2         
U712_CHIP_RAM.DBR_SYNC_RNIUOQ4H[0]          SB_LUT4     I3       In      -         9.320       -         
U712_CHIP_RAM.DBR_SYNC_RNIUOQ4H[0]          SB_LUT4     O        Out     0.316     9.636       -         
N_46                                        Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     I0       In      -         11.007      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]          SB_LUT4     O        Out     0.386     11.392      -         
SDRAM_COUNTER_RNO[3]                        Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[3]              SB_DFF      D        In      -         12.899      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.005 is 3.043(23.4%) logic and 9.961(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        7 uses
SB_DFF          27 uses
SB_DFFE         4 uses
SB_DFFESR       30 uses
SB_DFFESS       2 uses
SB_DFFR         8 uses
SB_DFFSR        8 uses
SB_DFFSS        22 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         190 uses

I/O ports: 82
I/O primitives: 80
SB_IO          80 uses

I/O Register bits:                  0
Register bits not including I/Os:   101 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_OUT_derived_clock: 93

@S |Mapping Summary:
Total  LUTs: 190 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 190 = 190 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 15:23:56 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	190
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	80
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	32
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	34
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for DRA[0], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	225
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	94
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	124
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	225/3520
    PLBs                        :	32/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	80/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.7 (sec)

Final Design Statistics
    Number of LUTs      	:	225
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	80
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	225/3520
    PLBs                        :	73/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	80/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 157.75 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 16.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1800
used logic cells: 225
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1800
used logic cells: 225
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 300 
I1212: Iteration  1 :   113 unrouted : 1 seconds
I1212: Iteration  2 :    22 unrouted : 1 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     3 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Wed Dec 25 15:27:15 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":1:7:1:19|Synthesizing module U712_CHIP_RAM in library work.

@W: CL265 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":164:0:164:5|Removing unused bit 0 of DMA_COL_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":1:7:1:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL247 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":4:17:4:17|Input port bit 1 of A[20:1] is unused

@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":38:0:38:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 84MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:27:15 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:27:15 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:27:15 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:27:17 2024

###########################################################]
Pre-mapping Report

# Wed Dec 25 15:27:17 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     11   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     3    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_OUT_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     96   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: BN362 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Removing sequential instance DMA_ROW_ADDRESS[0] (in view: work.U712_CHIP_RAM(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 15:27:17 2024

###########################################################]
Map & Optimize Report

# Wed Dec 25 15:27:17 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: BN362 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Removing sequential instance DMA_ROW_ADDRESS[0] (in view: work.U712_CHIP_RAM(verilog)) because it does not drive other instances.
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register DMA_ROW_ADDRESS[0] (in view: work.U712_CHIP_RAM(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":63:0:63:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: BN132 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Removing instance U712_REG_SM.DBR_SYNC[0] because it is equivalent to instance U712_CHIP_RAM.DBR_SYNC[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\amigapci\u712\u712_chip_ram.v":106:0:106:5|Removing instance U712_CHIP_RAM.DBR_SYNC[1] because it is equivalent to instance U712_REG_SM.DBR_SYNC[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.74ns		 199 /       101



@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":6:20:6:21|SB_GB inserted on the net C1_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_OUT_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 93 clock pin(s) of sequential element(s)
0 instances converted, 93 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 
--------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  8          U712_CHIP_RAM.REFRESH_COUNTER[7]
========================================================================================================
====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       93         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 145MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 25 15:27:18 2024
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.690

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1264.292      -4.690      declared                    default_clkgroup
C3                                   3.6 MHz       NA            279.330       NA            NA          declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      17.7 MHz      12.500        56.577        -0.434      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_OUT_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_OUT_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  No paths    -      |  No paths    -      |  No paths    -    
C1                                U712_TOP|CLK80_OUT_derived_clock  |  1.330       -4.690   |  No paths    -      |  No paths    -      |  No paths    -    
U712_TOP|CLK80_OUT_derived_clock  U712_TOP|CLK80_OUT_derived_clock  |  12.500      -0.434   |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                 Arrival            
Instance                             Reference     Type        Pin     Net                    Time        Slack  
                                     Clock                                                                       
-----------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR     Q       REFRESH9lto2           0.540       -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR     Q       REFRESH_COUNTER[3]     0.540       -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR     Q       REFRESH_COUNTER[4]     0.540       -4.620 
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR     Q       REFRESH_COUNTER[5]     0.540       -4.620 
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR     Q       REFRESH_COUNTER[6]     0.540       -4.571 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR     Q       REFRESH_COUNTER[7]     0.540       -2.737 
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR     Q       REFRESH_COUNTER[0]     0.540       274.543
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR     Q       REFRESH_COUNTER[1]     0.540       274.683
=================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                    Required            
Instance                             Reference     Type         Pin     Net                      Time         Slack  
                                     Clock                                                                           
---------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH[1]             C1            SB_DFFSR     D       REFRESHc                 1.225        -4.690 
U712_CHIP_RAM.REFRESH[0]             C1            SB_DFF       D       REFRESH                  1.225        -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR      D       REFRESH_COUNTER_s[7]     279.224      274.543
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR      D       REFRESH_COUNTER_s[6]     279.224      274.683
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR      D       REFRESH_COUNTER_s[5]     279.224      274.824
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR      D       REFRESH_COUNTER_s[4]     279.224      274.964
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR      D       REFRESH_COUNTER_s[3]     279.224      275.104
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR      D       REFRESH_COUNTER_s[0]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR      D       REFRESH_COUNTER_s[1]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR      D       REFRESH_COUNTER_s[2]     279.224      275.179
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.690

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH9lto2                                 Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lt7                                  Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      O        Out     0.449     4.408       -         
REFRESHc                                     Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]                     SB_DFFSR     D        In      -         5.915       -         
===========================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[3] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[3]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[3]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      O        Out     0.400     2.539       -         
REFRESH9lt7                                  Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      O        Out     0.449     4.359       -         
REFRESHc                                     Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]                     SB_DFFSR     D        In      -         5.865       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[0] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]             SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH9lto2                                 Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4     O        Out     0.449     2.588       -         
REFRESH9lt7                                  Net         -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4     I1       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4     O        Out     0.400     4.359       -         
REFRESH                                      Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[0]                     SB_DFF      D        In      -         5.865       -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[4]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[4]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      O        Out     0.379     2.518       -         
REFRESH9lt7                                  Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      O        Out     0.449     4.338       -         
REFRESHc                                     Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]                     SB_DFFSR     D        In      -         5.845       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lto7_0                               Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      I1       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      O        Out     0.379     4.338       -         
REFRESHc                                     Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]                     SB_DFFSR     D        In      -         5.845       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                        Arrival           
Instance                              Reference                            Type       Pin     Net                     Time        Slack 
                                      Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_CYCLE           U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       REFRESH_CYCLE           0.540       -0.434
U712_CHIP_RAM.REFRESH_CYCLE_START     U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       REFRESH_CYCLE_START     0.540       -0.385
U712_CHIP_RAM.SDRAM_CONFIGURED        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_CONFIGURED        0.540       -0.364
U712_CHIP_RAM.SDRAM_COUNTER[1]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[1]        0.540       -0.301
U712_CHIP_RAM.SDRAM_COUNTER[4]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[4]        0.540       1.119 
U712_CHIP_RAM.SDRAM_COUNTER[5]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[5]        0.540       1.168 
U712_CHIP_RAM.SDRAM_COUNTER[6]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[6]        0.540       1.189 
U712_CHIP_RAM.SDRAM_COUNTER[7]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[7]        0.540       1.252 
U712_CHIP_RAM.DMA_CYCLE_START         U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       DMA_CYCLE_START         0.540       1.273 
U712_CHIP_RAM.SDRAM_COUNTER[2]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[2]        0.540       1.315 
========================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                           Required           
Instance                           Reference                            Type         Pin     Net                      Time         Slack 
                                   Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[1]     12.395       -0.434
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[2]     12.395       -0.434
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[3]     12.395       -0.434
U712_CHIP_RAM.DBENn                U712_TOP|CLK80_OUT_derived_clock     SB_DFFSS     D       DBENn                    12.395       1.154 
U712_CHIP_RAM.REFRESH_CYCLE        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       REFRESH_CYCLE_1          12.395       1.182 
U712_CHIP_RAM.DBDIR                U712_TOP|CLK80_OUT_derived_clock     SB_DFFSS     D       DBDIR                    12.395       1.189 
U712_CHIP_RAM.WRITE_CYCLE          U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       WRITE_CYCLE_1            12.395       1.189 
U712_CHIP_RAM.CPU_CYCLE_1          U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     D       CPU_CYCLE_1_en           12.395       1.252 
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD                12.395       1.259 
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_0              12.395       1.259 
=========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.829
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.434

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.REFRESH_CYCLE / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_CYCLE                   SB_DFF      Q        Out     0.540     0.540       -         
REFRESH_CYCLE                                 Net         -        -       1.599     -           7         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI0U9V     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI0U9V     SB_LUT4     O        Out     0.449     2.588       -         
SDRAM_COUNTER_0_i_0_a2_3_0[0]                 Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[2]       SB_LUT4     I2       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[2]       SB_LUT4     O        Out     0.379     4.338       -         
N_406                                         Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUB006[0]       SB_LUT4     I1       In      -         5.708       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUB006[0]       SB_LUT4     O        Out     0.400     6.108       -         
N_485                                         Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQ8NNA[2]       SB_LUT4     I1       In      -         7.479       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQ8NNA[2]       SB_LUT4     O        Out     0.400     7.879       -         
SDRAM_COUNTER_0_i_0_1[0]                      Net         -        -       1.371     -           2         
U712_CHIP_RAM.CPU_CYCLE_START_RNI13TLG        SB_LUT4     I3       In      -         9.250       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNI13TLG        SB_LUT4     O        Out     0.316     9.566       -         
CPU_CYCLE_START_RNI13TLG                      Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]            SB_LUT4     I0       In      -         10.937      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]            SB_LUT4     O        Out     0.386     11.322      -         
SDRAM_COUNTER_RNO[1]                          Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]                SB_DFF      D        In      -         12.829      -         
===========================================================================================================
Total path delay (propagation time + setup) of 12.934 is 2.973(23.0%) logic and 9.961(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.829
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.434

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.REFRESH_CYCLE / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[3] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_CYCLE                   SB_DFF      Q        Out     0.540     0.540       -         
REFRESH_CYCLE                                 Net         -        -       1.599     -           7         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI0U9V     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI0U9V     SB_LUT4     O        Out     0.449     2.588       -         
SDRAM_COUNTER_0_i_0_a2_3_0[0]                 Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[2]       SB_LUT4     I2       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[2]       SB_LUT4     O        Out     0.379     4.338       -         
N_406                                         Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUB006[0]       SB_LUT4     I1       In      -         5.708       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUB006[0]       SB_LUT4     O        Out     0.400     6.108       -         
N_485                                         Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQ8NNA[2]       SB_LUT4     I1       In      -         7.479       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQ8NNA[2]       SB_LUT4     O        Out     0.400     7.879       -         
SDRAM_COUNTER_0_i_0_1[0]                      Net         -        -       1.371     -           2         
U712_CHIP_RAM.CPU_CYCLE_START_RNI13TLG        SB_LUT4     I3       In      -         9.250       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNI13TLG        SB_LUT4     O        Out     0.316     9.566       -         
CPU_CYCLE_START_RNI13TLG                      Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]            SB_LUT4     I0       In      -         10.937      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]            SB_LUT4     O        Out     0.386     11.322      -         
SDRAM_COUNTER_RNO[3]                          Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[3]                SB_DFF      D        In      -         12.829      -         
===========================================================================================================
Total path delay (propagation time + setup) of 12.934 is 2.973(23.0%) logic and 9.961(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.829
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.434

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.REFRESH_CYCLE / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_CYCLE                   SB_DFF      Q        Out     0.540     0.540       -         
REFRESH_CYCLE                                 Net         -        -       1.599     -           7         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI0U9V     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI0U9V     SB_LUT4     O        Out     0.449     2.588       -         
SDRAM_COUNTER_0_i_0_a2_3_0[0]                 Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[2]       SB_LUT4     I2       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[2]       SB_LUT4     O        Out     0.379     4.338       -         
N_406                                         Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUB006[0]       SB_LUT4     I1       In      -         5.708       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUB006[0]       SB_LUT4     O        Out     0.400     6.108       -         
N_485                                         Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQ8NNA[2]       SB_LUT4     I1       In      -         7.479       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQ8NNA[2]       SB_LUT4     O        Out     0.400     7.879       -         
SDRAM_COUNTER_0_i_0_1[0]                      Net         -        -       1.371     -           2         
U712_CHIP_RAM.CPU_CYCLE_START_RNI13TLG        SB_LUT4     I3       In      -         9.250       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNI13TLG        SB_LUT4     O        Out     0.316     9.566       -         
CPU_CYCLE_START_RNI13TLG                      Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]            SB_LUT4     I0       In      -         10.937      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]            SB_LUT4     O        Out     0.386     11.322      -         
SDRAM_COUNTER_RNO[2]                          Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]                SB_DFF      D        In      -         12.829      -         
===========================================================================================================
Total path delay (propagation time + setup) of 12.934 is 2.973(23.0%) logic and 9.961(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.780
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.385

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.REFRESH_CYCLE_START / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_CYCLE_START             SB_DFF      Q        Out     0.540     0.540       -         
REFRESH_CYCLE_START                           Net         -        -       1.599     -           6         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI0U9V     SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI0U9V     SB_LUT4     O        Out     0.400     2.539       -         
SDRAM_COUNTER_0_i_0_a2_3_0[0]                 Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[2]       SB_LUT4     I2       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[2]       SB_LUT4     O        Out     0.379     4.288       -         
N_406                                         Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUB006[0]       SB_LUT4     I1       In      -         5.659       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUB006[0]       SB_LUT4     O        Out     0.400     6.059       -         
N_485                                         Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQ8NNA[2]       SB_LUT4     I1       In      -         7.430       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQ8NNA[2]       SB_LUT4     O        Out     0.400     7.830       -         
SDRAM_COUNTER_0_i_0_1[0]                      Net         -        -       1.371     -           2         
U712_CHIP_RAM.CPU_CYCLE_START_RNI13TLG        SB_LUT4     I3       In      -         9.201       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNI13TLG        SB_LUT4     O        Out     0.316     9.516       -         
CPU_CYCLE_START_RNI13TLG                      Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]            SB_LUT4     I0       In      -         10.887      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]            SB_LUT4     O        Out     0.386     11.273      -         
SDRAM_COUNTER_RNO[1]                          Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]                SB_DFF      D        In      -         12.780      -         
===========================================================================================================
Total path delay (propagation time + setup) of 12.885 is 2.924(22.7%) logic and 9.961(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.780
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.385

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.REFRESH_CYCLE_START / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[3] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_CYCLE_START             SB_DFF      Q        Out     0.540     0.540       -         
REFRESH_CYCLE_START                           Net         -        -       1.599     -           6         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI0U9V     SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI0U9V     SB_LUT4     O        Out     0.400     2.539       -         
SDRAM_COUNTER_0_i_0_a2_3_0[0]                 Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[2]       SB_LUT4     I2       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[2]       SB_LUT4     O        Out     0.379     4.288       -         
N_406                                         Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUB006[0]       SB_LUT4     I1       In      -         5.659       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUB006[0]       SB_LUT4     O        Out     0.400     6.059       -         
N_485                                         Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQ8NNA[2]       SB_LUT4     I1       In      -         7.430       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQ8NNA[2]       SB_LUT4     O        Out     0.400     7.830       -         
SDRAM_COUNTER_0_i_0_1[0]                      Net         -        -       1.371     -           2         
U712_CHIP_RAM.CPU_CYCLE_START_RNI13TLG        SB_LUT4     I3       In      -         9.201       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNI13TLG        SB_LUT4     O        Out     0.316     9.516       -         
CPU_CYCLE_START_RNI13TLG                      Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]            SB_LUT4     I0       In      -         10.887      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]            SB_LUT4     O        Out     0.386     11.273      -         
SDRAM_COUNTER_RNO[3]                          Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[3]                SB_DFF      D        In      -         12.780      -         
===========================================================================================================
Total path delay (propagation time + setup) of 12.885 is 2.924(22.7%) logic and 9.961(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 145MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        7 uses
SB_DFF          29 uses
SB_DFFE         2 uses
SB_DFFESR       30 uses
SB_DFFESS       1 use
SB_DFFR         8 uses
SB_DFFSR        8 uses
SB_DFFSS        23 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         193 uses

I/O ports: 82
I/O primitives: 80
SB_IO          80 uses

I/O Register bits:                  0
Register bits not including I/Os:   101 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_OUT_derived_clock: 93

@S |Mapping Summary:
Total  LUTs: 193 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 193 = 193 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 15:27:18 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	193
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	80
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	32
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	33
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for DRA[0], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	227
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	94
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	126
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	227/3520
    PLBs                        :	31/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	80/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.1 (sec)

Final Design Statistics
    Number of LUTs      	:	227
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	80
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	227/3520
    PLBs                        :	57/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	80/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 135.51 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1698
used logic cells: 227
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1698
used logic cells: 227
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 298 
I1212: Iteration  1 :   108 unrouted : 2 seconds
I1212: Iteration  2 :    36 unrouted : 1 seconds
I1212: Iteration  3 :     5 unrouted : 1 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     3 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Wed Dec 25 15:44:00 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":1:7:1:19|Synthesizing module U712_CHIP_RAM in library work.

@W: CL265 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":164:0:164:5|Removing unused bit 9 of DMA_ROW_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":164:0:164:5|Removing unused bit 9 of DMA_COL_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":1:7:1:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL247 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":4:17:4:17|Input port bit 1 of A[20:1] is unused

@W: CL247 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":5:16:5:18|Input port bit 9 of DRA[9:0] is unused

@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":38:0:38:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:44:00 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:44:00 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:44:00 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:44:01 2024

###########################################################]
Pre-mapping Report

# Wed Dec 25 15:44:02 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     11   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     3    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_OUT_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     95   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 15:44:02 2024

###########################################################]
Map & Optimize Report

# Wed Dec 25 15:44:02 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":63:0:63:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: BN132 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Removing instance U712_REG_SM.DBR_SYNC[0] because it is equivalent to instance U712_CHIP_RAM.DBR_SYNC[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\amigapci\u712\u712_chip_ram.v":106:0:106:5|Removing instance U712_CHIP_RAM.DBR_SYNC[1] because it is equivalent to instance U712_REG_SM.DBR_SYNC[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.74ns		 194 /       101



@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":164:0:164:5|Boundary register U712_CHIP_RAM.DMA_CYCLE_1 (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":6:20:6:21|SB_GB inserted on the net C1_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_OUT_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 93 clock pin(s) of sequential element(s)
0 instances converted, 93 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 
--------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  8          U712_CHIP_RAM.REFRESH_COUNTER[7]
========================================================================================================
====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       93         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 25 15:44:04 2024
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.690

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1264.292      -4.690      declared                    default_clkgroup
C3                                   3.6 MHz       NA            279.330       NA            NA          declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      17.7 MHz      12.500        56.577        -0.434      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_OUT_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_OUT_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  No paths    -      |  No paths    -      |  No paths    -    
C1                                U712_TOP|CLK80_OUT_derived_clock  |  1.330       -4.690   |  No paths    -      |  No paths    -      |  No paths    -    
U712_TOP|CLK80_OUT_derived_clock  U712_TOP|CLK80_OUT_derived_clock  |  12.500      -0.434   |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                 Arrival            
Instance                             Reference     Type        Pin     Net                    Time        Slack  
                                     Clock                                                                       
-----------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR     Q       REFRESH9lto2           0.540       -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR     Q       REFRESH_COUNTER[3]     0.540       -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR     Q       REFRESH_COUNTER[4]     0.540       -4.620 
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR     Q       REFRESH_COUNTER[5]     0.540       -4.620 
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR     Q       REFRESH_COUNTER[6]     0.540       -4.571 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR     Q       REFRESH_COUNTER[7]     0.540       -2.737 
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR     Q       REFRESH_COUNTER[0]     0.540       274.543
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR     Q       REFRESH_COUNTER[1]     0.540       274.683
=================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                    Required            
Instance                             Reference     Type         Pin     Net                      Time         Slack  
                                     Clock                                                                           
---------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH[1]             C1            SB_DFFSR     D       REFRESHc                 1.225        -4.690 
U712_CHIP_RAM.REFRESH[0]             C1            SB_DFF       D       REFRESH                  1.225        -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR      D       REFRESH_COUNTER_s[7]     279.224      274.543
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR      D       REFRESH_COUNTER_s[6]     279.224      274.683
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR      D       REFRESH_COUNTER_s[5]     279.224      274.824
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR      D       REFRESH_COUNTER_s[4]     279.224      274.964
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR      D       REFRESH_COUNTER_s[3]     279.224      275.104
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR      D       REFRESH_COUNTER_s[0]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR      D       REFRESH_COUNTER_s[1]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR      D       REFRESH_COUNTER_s[2]     279.224      275.179
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.690

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH9lto2                                 Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lt7                                  Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      O        Out     0.449     4.408       -         
REFRESHc                                     Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]                     SB_DFFSR     D        In      -         5.915       -         
===========================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[3] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[3]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[3]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      O        Out     0.400     2.539       -         
REFRESH9lt7                                  Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      O        Out     0.449     4.359       -         
REFRESHc                                     Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]                     SB_DFFSR     D        In      -         5.865       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[0] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]             SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH9lto2                                 Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4     O        Out     0.449     2.588       -         
REFRESH9lt7                                  Net         -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4     I1       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4     O        Out     0.400     4.359       -         
REFRESH                                      Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[0]                     SB_DFF      D        In      -         5.865       -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[4]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[4]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      O        Out     0.379     2.518       -         
REFRESH9lt7                                  Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      O        Out     0.449     4.338       -         
REFRESHc                                     Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]                     SB_DFFSR     D        In      -         5.845       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lto7_0                               Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      I1       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      O        Out     0.379     4.338       -         
REFRESHc                                     Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]                     SB_DFFSR     D        In      -         5.845       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                        Arrival           
Instance                              Reference                            Type       Pin     Net                     Time        Slack 
                                      Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[4]        0.540       -0.434
U712_CHIP_RAM.SDRAM_COUNTER[5]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[5]        0.540       -0.427
U712_CHIP_RAM.SDRAM_COUNTER[6]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[6]        0.540       -0.399
U712_CHIP_RAM.SDRAM_COUNTER[7]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[7]        0.540       -0.336
U712_CHIP_RAM.SDRAM_COUNTER[1]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[1]        0.540       1.217 
U712_CHIP_RAM.SDRAM_CONFIGURED        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_CONFIGURED        0.540       1.266 
U712_CHIP_RAM.REFRESH_CYCLE_START     U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       REFRESH_CYCLE_START     0.540       1.287 
U712_CHIP_RAM.REFRESH_CYCLE           U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       REFRESH_CYCLE           0.540       1.350 
U712_CHIP_RAM.SDRAM_COUNTER[2]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[2]        0.540       1.371 
U712_CHIP_RAM.SDRAM_COUNTER[3]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[3]        0.540       1.392 
========================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                                 Required           
Instance                           Reference                            Type          Pin     Net                           Time         Slack 
                                   Clock                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CPU_CYCLE            U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR      D       CPU_CYCLE_en                  12.395       -0.434
U712_CHIP_RAM.DBENn                U712_TOP|CLK80_OUT_derived_clock     SB_DFFSS      D       DBENn                         12.395       -0.434
U712_CHIP_RAM.DMA_CYCLE_1_esr      U712_TOP|CLK80_OUT_derived_clock     SB_DFFESR     E       un1_SDRAM_COUNTER50_6_0_0     12.500       -0.399
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF        D       SDRAM_COUNTER_RNO[1]          12.395       1.182 
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF        D       SDRAM_COUNTER_RNO[2]          12.395       1.182 
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF        D       SDRAM_COUNTER_RNO[3]          12.395       1.182 
U712_CHIP_RAM.CLK_EN               U712_TOP|CLK80_OUT_derived_clock     SB_DFFSS      D       CLK_EN                        12.395       1.217 
U712_CHIP_RAM.REFRESH_CYCLE        U712_TOP|CLK80_OUT_derived_clock     SB_DFF        D       REFRESH_CYCLE_1               12.395       1.217 
U712_CHIP_RAM.DBDIR                U712_TOP|CLK80_OUT_derived_clock     SB_DFFSS      D       DBDIR                         12.395       1.252 
U712_CHIP_RAM.WRITE_CYCLE          U712_TOP|CLK80_OUT_derived_clock     SB_DFF        D       WRITE_CYCLE_1                 12.395       1.252 
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.829
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.434

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.CPU_CYCLE / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFF       Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net          -        -       1.599     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.386     2.525       -         
SDRAM_COUNTER16_6                           Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4      I0       In      -         3.896       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4      O        Out     0.449     4.345       -         
N_340                                       Net          -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4      I0       In      -         5.715       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4      O        Out     0.449     6.164       -         
N_342                                       Net          -        -       1.371     -           7         
U712_CHIP_RAM.CPU_CYCLE_START_RNI7Q5U5      SB_LUT4      I2       In      -         7.535       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNI7Q5U5      SB_LUT4      O        Out     0.351     7.886       -         
SDRAM_CMD_3_sqmuxa_1                        Net          -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDD06A[2]     SB_LUT4      I1       In      -         9.257       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDD06A[2]     SB_LUT4      O        Out     0.379     9.636       -         
un1_SDRAM_COUNTER50_6_0                     Net          -        -       1.371     -           3         
U712_CHIP_RAM.CPU_CYCLE_RNO                 SB_LUT4      I3       In      -         11.007      -         
U712_CHIP_RAM.CPU_CYCLE_RNO                 SB_LUT4      O        Out     0.316     11.322      -         
CPU_CYCLE_en                                Net          -        -       1.507     -           1         
U712_CHIP_RAM.CPU_CYCLE                     SB_DFFSR     D        In      -         12.829      -         
==========================================================================================================
Total path delay (propagation time + setup) of 12.934 is 2.973(23.0%) logic and 9.961(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.829
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.434

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.DBENn / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFF       Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net          -        -       1.599     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.386     2.525       -         
SDRAM_COUNTER16_6                           Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4      I0       In      -         3.896       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4      O        Out     0.449     4.345       -         
N_340                                       Net          -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4      I0       In      -         5.715       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4      O        Out     0.449     6.164       -         
N_342                                       Net          -        -       1.371     -           7         
U712_CHIP_RAM.CPU_CYCLE_START_RNI7Q5U5      SB_LUT4      I2       In      -         7.535       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNI7Q5U5      SB_LUT4      O        Out     0.351     7.886       -         
SDRAM_CMD_3_sqmuxa_1                        Net          -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDD06A[2]     SB_LUT4      I1       In      -         9.257       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDD06A[2]     SB_LUT4      O        Out     0.379     9.636       -         
un1_SDRAM_COUNTER50_6_0                     Net          -        -       1.371     -           3         
U712_CHIP_RAM.DBENn_RNO                     SB_LUT4      I3       In      -         11.007      -         
U712_CHIP_RAM.DBENn_RNO                     SB_LUT4      O        Out     0.316     11.322      -         
DBENn                                       Net          -        -       1.507     -           1         
U712_CHIP_RAM.DBENn                         SB_DFFSS     D        In      -         12.829      -         
==========================================================================================================
Total path delay (propagation time + setup) of 12.934 is 2.973(23.0%) logic and 9.961(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.822
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.427

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.CPU_CYCLE / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFF       Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.379     2.518       -         
SDRAM_COUNTER16_6                           Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4      O        Out     0.449     4.338       -         
N_340                                       Net          -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4      I0       In      -         5.708       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4      O        Out     0.449     6.157       -         
N_342                                       Net          -        -       1.371     -           7         
U712_CHIP_RAM.CPU_CYCLE_START_RNI7Q5U5      SB_LUT4      I2       In      -         7.528       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNI7Q5U5      SB_LUT4      O        Out     0.351     7.879       -         
SDRAM_CMD_3_sqmuxa_1                        Net          -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDD06A[2]     SB_LUT4      I1       In      -         9.250       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDD06A[2]     SB_LUT4      O        Out     0.379     9.629       -         
un1_SDRAM_COUNTER50_6_0                     Net          -        -       1.371     -           3         
U712_CHIP_RAM.CPU_CYCLE_RNO                 SB_LUT4      I3       In      -         11.000      -         
U712_CHIP_RAM.CPU_CYCLE_RNO                 SB_LUT4      O        Out     0.316     11.315      -         
CPU_CYCLE_en                                Net          -        -       1.507     -           1         
U712_CHIP_RAM.CPU_CYCLE                     SB_DFFSR     D        In      -         12.822      -         
==========================================================================================================
Total path delay (propagation time + setup) of 12.927 is 2.966(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.822
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.427

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.DBENn / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFF       Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.379     2.518       -         
SDRAM_COUNTER16_6                           Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4      O        Out     0.449     4.338       -         
N_340                                       Net          -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4      I0       In      -         5.708       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4      O        Out     0.449     6.157       -         
N_342                                       Net          -        -       1.371     -           7         
U712_CHIP_RAM.CPU_CYCLE_START_RNI7Q5U5      SB_LUT4      I2       In      -         7.528       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNI7Q5U5      SB_LUT4      O        Out     0.351     7.879       -         
SDRAM_CMD_3_sqmuxa_1                        Net          -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDD06A[2]     SB_LUT4      I1       In      -         9.250       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDD06A[2]     SB_LUT4      O        Out     0.379     9.629       -         
un1_SDRAM_COUNTER50_6_0                     Net          -        -       1.371     -           3         
U712_CHIP_RAM.DBENn_RNO                     SB_LUT4      I3       In      -         11.000      -         
U712_CHIP_RAM.DBENn_RNO                     SB_LUT4      O        Out     0.316     11.315      -         
DBENn                                       Net          -        -       1.507     -           1         
U712_CHIP_RAM.DBENn                         SB_DFFSS     D        In      -         12.822      -         
==========================================================================================================
Total path delay (propagation time + setup) of 12.927 is 2.966(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.794
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.399

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.CPU_CYCLE / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[6]              SB_DFF       Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.351     2.490       -         
SDRAM_COUNTER16_6                           Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4      I0       In      -         3.861       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI9VIP2[2]     SB_LUT4      O        Out     0.449     4.309       -         
N_340                                       Net          -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4      I0       In      -         5.680       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4      O        Out     0.449     6.129       -         
N_342                                       Net          -        -       1.371     -           7         
U712_CHIP_RAM.CPU_CYCLE_START_RNI7Q5U5      SB_LUT4      I2       In      -         7.500       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNI7Q5U5      SB_LUT4      O        Out     0.351     7.851       -         
SDRAM_CMD_3_sqmuxa_1                        Net          -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDD06A[2]     SB_LUT4      I1       In      -         9.222       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIDD06A[2]     SB_LUT4      O        Out     0.379     9.601       -         
un1_SDRAM_COUNTER50_6_0                     Net          -        -       1.371     -           3         
U712_CHIP_RAM.CPU_CYCLE_RNO                 SB_LUT4      I3       In      -         10.972      -         
U712_CHIP_RAM.CPU_CYCLE_RNO                 SB_LUT4      O        Out     0.316     11.287      -         
CPU_CYCLE_en                                Net          -        -       1.507     -           1         
U712_CHIP_RAM.CPU_CYCLE                     SB_DFFSR     D        In      -         12.794      -         
==========================================================================================================
Total path delay (propagation time + setup) of 12.899 is 2.938(22.8%) logic and 9.961(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        7 uses
SB_DFF          27 uses
SB_DFFE         4 uses
SB_DFFESR       30 uses
SB_DFFESS       1 use
SB_DFFR         8 uses
SB_DFFSR        8 uses
SB_DFFSS        23 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         190 uses

I/O ports: 82
I/O primitives: 80
SB_IO          80 uses

I/O Register bits:                  0
Register bits not including I/Os:   101 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_OUT_derived_clock: 93

@S |Mapping Summary:
Total  LUTs: 190 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 190 = 190 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 15:44:04 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	190
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	80
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	32
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	33
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for DRA[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	224
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	94
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	123
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	224/3520
    PLBs                        :	31/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	80/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.6 (sec)

Final Design Statistics
    Number of LUTs      	:	224
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	80
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	224/3520
    PLBs                        :	67/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	80/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 153.25 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 18.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1731
used logic cells: 224
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1731
used logic cells: 224
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 303 
I1212: Iteration  1 :   106 unrouted : 1 seconds
I1212: Iteration  2 :    15 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Wed Dec 25 15:47:01 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":1:7:1:19|Synthesizing module U712_CHIP_RAM in library work.

@W: CL265 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":165:0:165:5|Removing unused bit 9 of DMA_ROW_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":165:0:165:5|Removing unused bit 9 of DMA_COL_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":1:7:1:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL247 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":4:17:4:17|Input port bit 1 of A[20:1] is unused

@W: CL247 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":5:16:5:18|Input port bit 9 of DRA[9:0] is unused

@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":38:0:38:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:47:02 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:47:02 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:47:02 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 15:47:03 2024

###########################################################]
Pre-mapping Report

# Wed Dec 25 15:47:03 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     11   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     3    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_OUT_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     95   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 15:47:03 2024

###########################################################]
Map & Optimize Report

# Wed Dec 25 15:47:03 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":64:0:64:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: BN132 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Removing instance U712_REG_SM.DBR_SYNC[0] because it is equivalent to instance U712_CHIP_RAM.DBR_SYNC[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\amigapci\u712\u712_chip_ram.v":107:0:107:5|Removing instance U712_CHIP_RAM.DBR_SYNC[1] because it is equivalent to instance U712_REG_SM.DBR_SYNC[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.74ns		 195 /       101



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Boundary register U712_REG_SM.REGENn_1 (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":6:20:6:21|SB_GB inserted on the net C1_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_OUT_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 93 clock pin(s) of sequential element(s)
0 instances converted, 93 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 
--------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  8          U712_CHIP_RAM.REFRESH_COUNTER[7]
========================================================================================================
====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       93         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 144MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 25 15:47:05 2024
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.690

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1264.292      -4.690      declared                    default_clkgroup
C3                                   3.6 MHz       NA            279.330       NA            NA          declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      17.7 MHz      12.500        56.577        1.266       derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_OUT_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_OUT_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  No paths    -      |  No paths    -      |  No paths    -    
C1                                U712_TOP|CLK80_OUT_derived_clock  |  1.330       -4.690   |  No paths    -      |  No paths    -      |  No paths    -    
U712_TOP|CLK80_OUT_derived_clock  U712_TOP|CLK80_OUT_derived_clock  |  12.500      1.266    |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                 Arrival            
Instance                             Reference     Type        Pin     Net                    Time        Slack  
                                     Clock                                                                       
-----------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR     Q       REFRESH9lto2           0.540       -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR     Q       REFRESH_COUNTER[3]     0.540       -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR     Q       REFRESH_COUNTER[4]     0.540       -4.620 
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR     Q       REFRESH_COUNTER[5]     0.540       -4.620 
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR     Q       REFRESH_COUNTER[6]     0.540       -4.571 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR     Q       REFRESH_COUNTER[7]     0.540       -2.737 
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR     Q       REFRESH_COUNTER[0]     0.540       274.543
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR     Q       REFRESH_COUNTER[1]     0.540       274.683
=================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                    Required            
Instance                             Reference     Type         Pin     Net                      Time         Slack  
                                     Clock                                                                           
---------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH[1]             C1            SB_DFFSR     D       REFRESHc                 1.225        -4.690 
U712_CHIP_RAM.REFRESH[0]             C1            SB_DFF       D       REFRESH                  1.225        -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR      D       REFRESH_COUNTER_s[7]     279.224      274.543
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR      D       REFRESH_COUNTER_s[6]     279.224      274.683
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR      D       REFRESH_COUNTER_s[5]     279.224      274.824
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR      D       REFRESH_COUNTER_s[4]     279.224      274.964
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR      D       REFRESH_COUNTER_s[3]     279.224      275.104
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR      D       REFRESH_COUNTER_s[0]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR      D       REFRESH_COUNTER_s[1]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR      D       REFRESH_COUNTER_s[2]     279.224      275.179
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.690

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH9lto2                                 Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lt7                                  Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      O        Out     0.449     4.408       -         
REFRESHc                                     Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]                     SB_DFFSR     D        In      -         5.915       -         
===========================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[3] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[3]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[3]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      O        Out     0.400     2.539       -         
REFRESH9lt7                                  Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      O        Out     0.449     4.359       -         
REFRESHc                                     Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]                     SB_DFFSR     D        In      -         5.865       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[0] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]             SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH9lto2                                 Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4     O        Out     0.449     2.588       -         
REFRESH9lt7                                  Net         -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4     I1       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4     O        Out     0.400     4.359       -         
REFRESH                                      Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[0]                     SB_DFF      D        In      -         5.865       -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[4]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[4]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNI84UV[2]     SB_LUT4      O        Out     0.379     2.518       -         
REFRESH9lt7                                  Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      O        Out     0.449     4.338       -         
REFRESHc                                     Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]                     SB_DFFSR     D        In      -         5.845       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNILI9L[5]     SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lto7_0                               Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      I1       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[1]                 SB_LUT4      O        Out     0.379     4.338       -         
REFRESHc                                     Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]                     SB_DFFSR     D        In      -         5.845       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                        Arrival          
Instance                              Reference                            Type       Pin     Net                     Time        Slack
                                      Clock                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_CYCLE           U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       REFRESH_CYCLE           0.540       1.266
U712_CHIP_RAM.REFRESH_CYCLE_START     U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       REFRESH_CYCLE_START     0.540       1.315
U712_CHIP_RAM.SDRAM_CONFIGURED        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_CONFIGURED        0.540       1.315
U712_CHIP_RAM.SDRAM_COUNTER[2]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[2]        0.540       1.350
U712_CHIP_RAM.SDRAM_COUNTER[1]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[1]        0.540       1.364
U712_CHIP_RAM.SDRAM_COUNTER[3]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[3]        0.540       1.400
U712_CHIP_RAM.SDRAM_COUNTER[4]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[4]        0.540       1.400
U712_CHIP_RAM.SDRAM_COUNTER[5]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[5]        0.540       1.420
U712_CHIP_RAM.SDRAM_COUNTER[6]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[6]        0.540       1.448
U712_CHIP_RAM.SDRAM_COUNTER[0]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[0]        0.540       1.484
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                                 Required          
Instance                           Reference                            Type          Pin     Net                           Time         Slack
                                   Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF        D       SDRAM_COUNTER_RNO[1]          12.395       1.266
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF        D       SDRAM_COUNTER_RNO[2]          12.395       1.266
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF        D       SDRAM_COUNTER_RNO[3]          12.395       1.266
U712_CHIP_RAM.CPU_CYCLE_1          U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR      D       CPU_CYCLE_1_en                12.395       1.350
U712_CHIP_RAM.DBENn                U712_TOP|CLK80_OUT_derived_clock     SB_DFFSS      D       DBENn                         12.395       1.350
U712_CHIP_RAM.DMA_CYCLE_esr        U712_TOP|CLK80_OUT_derived_clock     SB_DFFESR     E       un1_SDRAM_COUNTER50_6_0_0     12.500       1.393
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR      D       REG_CYCLE                     12.395       2.890
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_OUT_derived_clock     SB_DFFE       D       N_236                         12.395       2.911
U712_REG_SM.STATE_COUNT[6]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF        D       STATE_COUNT                   12.395       2.911
U712_CHIP_RAM.CLK_EN               U712_TOP|CLK80_OUT_derived_clock     SB_DFFSS      D       CLK_EN                        12.395       2.939
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      11.129
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.266

    Number of logic level(s):                5
    Starting point:                          U712_CHIP_RAM.REFRESH_CYCLE / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_CYCLE                   SB_DFF      Q        Out     0.540     0.540       -         
REFRESH_CYCLE                                 Net         -        -       1.599     -           6         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI0U9V     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI0U9V     SB_LUT4     O        Out     0.449     2.588       -         
N_562                                         Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIOMFN2[3]       SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIOMFN2[3]       SB_LUT4     O        Out     0.449     4.408       -         
N_341                                         Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIRNRP9[0]       SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIRNRP9[0]       SB_LUT4     O        Out     0.400     6.178       -         
SDRAM_COUNTER_0_i_0_0[0]                      Net         -        -       1.371     -           2         
U712_CHIP_RAM.DBR_SYNC_RNI2I1OF[0]            SB_LUT4     I3       In      -         7.549       -         
U712_CHIP_RAM.DBR_SYNC_RNI2I1OF[0]            SB_LUT4     O        Out     0.316     7.865       -         
N_47                                          Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]            SB_LUT4     I0       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]            SB_LUT4     O        Out     0.386     9.622       -         
SDRAM_COUNTER_RNO[1]                          Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]                SB_DFF      D        In      -         11.129      -         
===========================================================================================================
Total path delay (propagation time + setup) of 11.234 is 2.644(23.5%) logic and 8.590(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        7 uses
SB_DFF          27 uses
SB_DFFE         4 uses
SB_DFFESR       30 uses
SB_DFFESS       2 uses
SB_DFFR         8 uses
SB_DFFSR        8 uses
SB_DFFSS        22 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         191 uses

I/O ports: 82
I/O primitives: 80
SB_IO          80 uses

I/O Register bits:                  0
Register bits not including I/Os:   101 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_OUT_derived_clock: 93

@S |Mapping Summary:
Total  LUTs: 191 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 191 = 191 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 15:47:05 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	191
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	80
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	32
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	34
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for DRA[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	226
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	94
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	125
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	226/3520
    PLBs                        :	31/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	80/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 15.6 (sec)

Final Design Statistics
    Number of LUTs      	:	226
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	80
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	226/3520
    PLBs                        :	58/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	80/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 166.15 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1735
used logic cells: 226
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1735
used logic cells: 226
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 305 
I1212: Iteration  1 :   103 unrouted : 2 seconds
I1212: Iteration  2 :     9 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     3 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Wed Dec 25 16:03:33 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":1:7:1:19|Synthesizing module U712_CHIP_RAM in library work.

@W: CL265 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":165:0:165:5|Removing unused bit 9 of DMA_ROW_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":165:0:165:5|Removing unused bit 9 of DMA_COL_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":1:7:1:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":62:2:62:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL247 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":4:17:4:17|Input port bit 1 of A[20:1] is unused

@W: CL247 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":5:16:5:18|Input port bit 9 of DRA[9:0] is unused

@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":38:0:38:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 16:03:33 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 16:03:33 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 16:03:33 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 25 16:03:34 2024

###########################################################]
Pre-mapping Report

# Wed Dec 25 16:03:34 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     11   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     3    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_OUT_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     95   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 16:03:35 2024

###########################################################]
Map & Optimize Report

# Wed Dec 25 16:03:35 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":64:0:64:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: BN132 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Removing instance U712_REG_SM.DBR_SYNC[0] because it is equivalent to instance U712_CHIP_RAM.DBR_SYNC[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\amigapci\u712\u712_chip_ram.v":107:0:107:5|Removing instance U712_CHIP_RAM.DBR_SYNC[1] because it is equivalent to instance U712_REG_SM.DBR_SYNC[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.74ns		 185 /       101



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":38:0:38:5|Boundary register U712_REG_SM.REGENn_1 (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":165:0:165:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":6:20:6:21|SB_GB inserted on the net C1_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_OUT_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 93 clock pin(s) of sequential element(s)
0 instances converted, 93 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 
--------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  8          U712_CHIP_RAM.REFRESH_COUNTER[7]
========================================================================================================
====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       93         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 142MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 25 16:03:36 2024
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.690

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1264.292      -4.690      declared                    default_clkgroup
C3                                   3.6 MHz       NA            279.330       NA            NA          declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      17.7 MHz      12.500        56.577        -0.589      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_OUT_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_OUT_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  No paths    -      |  No paths    -      |  No paths    -    
C1                                U712_TOP|CLK80_OUT_derived_clock  |  1.330       -4.690   |  No paths    -      |  No paths    -      |  No paths    -    
U712_TOP|CLK80_OUT_derived_clock  U712_TOP|CLK80_OUT_derived_clock  |  12.500      -0.589   |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                 Arrival            
Instance                             Reference     Type        Pin     Net                    Time        Slack  
                                     Clock                                                                       
-----------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR     Q       REFRESH9lto2           0.540       -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR     Q       REFRESH_COUNTER[5]     0.540       -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR     Q       REFRESH_COUNTER[3]     0.540       -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR     Q       REFRESH_COUNTER[7]     0.540       -4.641 
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR     Q       REFRESH_COUNTER[4]     0.540       -4.620 
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR     Q       REFRESH_COUNTER[6]     0.540       -4.487 
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR     Q       REFRESH_COUNTER[0]     0.540       274.543
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR     Q       REFRESH_COUNTER[1]     0.540       274.683
=================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                    Required            
Instance                             Reference     Type         Pin     Net                      Time         Slack  
                                     Clock                                                                           
---------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH[0]             C1            SB_DFFSR     D       REFRESH9_0_i             1.225        -4.690 
U712_CHIP_RAM.REFRESH[1]             C1            SB_DFFSR     D       REFRESHc                 1.225        -4.690 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR      D       REFRESH_COUNTER_s[7]     279.224      274.543
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR      D       REFRESH_COUNTER_s[6]     279.224      274.683
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR      D       REFRESH_COUNTER_s[5]     279.224      274.824
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR      D       REFRESH_COUNTER_s[4]     279.224      274.964
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR      D       REFRESH_COUNTER_s[3]     279.224      275.104
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR      D       REFRESH_COUNTER_s[0]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR      D       REFRESH_COUNTER_s[1]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR      D       REFRESH_COUNTER_s[2]     279.224      275.179
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.690

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH9lto2                         Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.408       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.915       -         
===================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.690

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[0] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                           Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_COUNTER_RNIMJ9L[7]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNIMJ9L[7]     SB_LUT4      O        Out     0.449     2.588       -         
REFRESH9lto7_0                               Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      O        Out     0.449     4.408       -         
REFRESH9_0_i                                 Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[0]                     SB_DFFSR     D        In      -         5.915       -         
===========================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[3] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[3]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[3]                   Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.400     2.539       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.359       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.865       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[7] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[0] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[7]             SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[7]                           Net          -        -       1.599     -           2         
U712_CHIP_RAM.REFRESH_COUNTER_RNIMJ9L[7]     SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_COUNTER_RNIMJ9L[7]     SB_LUT4      O        Out     0.400     2.539       -         
REFRESH9lto7_0                               Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_RNO[0]                 SB_LUT4      O        Out     0.449     4.359       -         
REFRESH9_0_i                                 Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[0]                     SB_DFFSR     D        In      -         5.865       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH[1] / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[4]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[4]                   Net          -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0[1]       SB_LUT4      O        Out     0.379     2.518       -         
REFRESH9lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO[1]         SB_LUT4      O        Out     0.449     4.338       -         
REFRESHc                             Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH[1]             SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                          Arrival           
Instance                              Reference                            Type         Pin     Net                     Time        Slack 
                                      Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[1]        0.540       -0.589
U712_CHIP_RAM.SDRAM_CONFIGURED        U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       SDRAM_CONFIGURED        0.540       -0.539
U712_CHIP_RAM.SDRAM_COUNTER[3]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[3]        0.540       -0.518
U712_CHIP_RAM.SDRAM_COUNTER[2]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[2]        0.540       -0.469
U712_CHIP_RAM.REFRESH_CYCLE           U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       REFRESH_CYCLE           0.540       1.196 
U712_CHIP_RAM.REFRESH_CYCLE_START     U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       REFRESH_CYCLE_START     0.540       1.203 
U712_CHIP_RAM.SDRAM_COUNTER[4]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[4]        0.540       1.224 
U712_CHIP_RAM.CPU_CYCLE_START         U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     Q       CPU_CYCLE_START         0.540       1.252 
U712_CHIP_RAM.SDRAM_COUNTER[5]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[5]        0.540       1.252 
U712_CHIP_RAM.SDRAM_COUNTER[6]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       Q       SDRAM_COUNTER[6]        0.540       1.280 
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                           Required           
Instance                           Reference                            Type         Pin     Net                      Time         Slack 
                                   Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[1]     12.395       -0.589
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[2]     12.395       -0.589
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[3]     12.395       -0.589
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       N_43_i                   12.395       1.189 
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_0              12.395       1.203 
U712_CHIP_RAM.CPU_TACK             U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     D       CPU_TACK                 12.395       1.252 
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD                12.395       1.252 
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_1              12.395       1.252 
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_2              12.395       1.252 
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     D       REG_CYCLE                12.395       3.030 
=========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.983
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.589

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]                 SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                               Net         -        -       1.599     -           12        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOO5O1_0      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOO5O1_0      SB_LUT4     O        Out     0.449     2.588       -         
N_131                                          Net         -        -       1.371     -           3         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNIN7BL3     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNIN7BL3     SB_LUT4     O        Out     0.449     4.408       -         
N_86                                           Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUB006[0]        SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUB006[0]        SB_LUT4     O        Out     0.400     6.178       -         
N_136                                          Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIRDCDD[0]        SB_LUT4     I1       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIRDCDD[0]        SB_LUT4     O        Out     0.400     7.949       -         
N_71                                           Net         -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI28IBJ     SB_LUT4     I1       In      -         9.320       -         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI28IBJ     SB_LUT4     O        Out     0.400     9.720       -         
N_41                                           Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]             SB_LUT4     I0       In      -         11.091      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]             SB_LUT4     O        Out     0.386     11.476      -         
SDRAM_COUNTER_RNO[1]                           Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]                 SB_DFF      D        In      -         12.983      -         
============================================================================================================
Total path delay (propagation time + setup) of 13.089 is 3.128(23.9%) logic and 9.961(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.983
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.589

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]                 SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                               Net         -        -       1.599     -           12        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOO5O1_0      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOO5O1_0      SB_LUT4     O        Out     0.449     2.588       -         
N_131                                          Net         -        -       1.371     -           3         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNIN7BL3     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNIN7BL3     SB_LUT4     O        Out     0.449     4.408       -         
N_86                                           Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUB006[0]        SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUB006[0]        SB_LUT4     O        Out     0.400     6.178       -         
N_136                                          Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIRDCDD[0]        SB_LUT4     I1       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIRDCDD[0]        SB_LUT4     O        Out     0.400     7.949       -         
N_71                                           Net         -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI28IBJ     SB_LUT4     I1       In      -         9.320       -         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI28IBJ     SB_LUT4     O        Out     0.400     9.720       -         
N_41                                           Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]             SB_LUT4     I0       In      -         11.091      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]             SB_LUT4     O        Out     0.386     11.476      -         
SDRAM_COUNTER_RNO[2]                           Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]                 SB_DFF      D        In      -         12.983      -         
============================================================================================================
Total path delay (propagation time + setup) of 13.089 is 3.128(23.9%) logic and 9.961(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.983
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.589

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[3] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]                 SB_DFF      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                               Net         -        -       1.599     -           12        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOO5O1_0      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOO5O1_0      SB_LUT4     O        Out     0.449     2.588       -         
N_131                                          Net         -        -       1.371     -           3         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNIN7BL3     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNIN7BL3     SB_LUT4     O        Out     0.449     4.408       -         
N_86                                           Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUB006[0]        SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUB006[0]        SB_LUT4     O        Out     0.400     6.178       -         
N_136                                          Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIRDCDD[0]        SB_LUT4     I1       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIRDCDD[0]        SB_LUT4     O        Out     0.400     7.949       -         
N_71                                           Net         -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI28IBJ     SB_LUT4     I1       In      -         9.320       -         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI28IBJ     SB_LUT4     O        Out     0.400     9.720       -         
N_41                                           Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]             SB_LUT4     I0       In      -         11.091      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]             SB_LUT4     O        Out     0.386     11.476      -         
SDRAM_COUNTER_RNO[3]                           Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[3]                 SB_DFF      D        In      -         12.983      -         
============================================================================================================
Total path delay (propagation time + setup) of 13.089 is 3.128(23.9%) logic and 9.961(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.934
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.540

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_CONFIGURED / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_CONFIGURED                 SB_DFFSR     Q        Out     0.540     0.540       -         
SDRAM_CONFIGURED                               Net          -        -       1.599     -           10        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOO5O1_0      SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOO5O1_0      SB_LUT4      O        Out     0.400     2.539       -         
N_131                                          Net          -        -       1.371     -           3         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNIN7BL3     SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNIN7BL3     SB_LUT4      O        Out     0.449     4.359       -         
N_86                                           Net          -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUB006[0]        SB_LUT4      I1       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUB006[0]        SB_LUT4      O        Out     0.400     6.129       -         
N_136                                          Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIRDCDD[0]        SB_LUT4      I1       In      -         7.500       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIRDCDD[0]        SB_LUT4      O        Out     0.400     7.900       -         
N_71                                           Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI28IBJ     SB_LUT4      I1       In      -         9.271       -         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI28IBJ     SB_LUT4      O        Out     0.400     9.671       -         
N_41                                           Net          -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]             SB_LUT4      I0       In      -         11.042      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]             SB_LUT4      O        Out     0.386     11.427      -         
SDRAM_COUNTER_RNO[1]                           Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]                 SB_DFF       D        In      -         12.934      -         
=============================================================================================================
Total path delay (propagation time + setup) of 13.040 is 3.079(23.6%) logic and 9.961(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.934
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.540

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_CONFIGURED / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_CONFIGURED                 SB_DFFSR     Q        Out     0.540     0.540       -         
SDRAM_CONFIGURED                               Net          -        -       1.599     -           10        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOO5O1_0      SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOO5O1_0      SB_LUT4      O        Out     0.400     2.539       -         
N_131                                          Net          -        -       1.371     -           3         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNIN7BL3     SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNIN7BL3     SB_LUT4      O        Out     0.449     4.359       -         
N_86                                           Net          -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUB006[0]        SB_LUT4      I1       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIUB006[0]        SB_LUT4      O        Out     0.400     6.129       -         
N_136                                          Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIRDCDD[0]        SB_LUT4      I1       In      -         7.500       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIRDCDD[0]        SB_LUT4      O        Out     0.400     7.900       -         
N_71                                           Net          -        -       1.371     -           2         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI28IBJ     SB_LUT4      I1       In      -         9.271       -         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI28IBJ     SB_LUT4      O        Out     0.400     9.671       -         
N_41                                           Net          -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]             SB_LUT4      I0       In      -         11.042      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]             SB_LUT4      O        Out     0.386     11.427      -         
SDRAM_COUNTER_RNO[2]                           Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]                 SB_DFF       D        In      -         12.934      -         
=============================================================================================================
Total path delay (propagation time + setup) of 13.040 is 3.079(23.6%) logic and 9.961(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        7 uses
SB_DFF          12 uses
SB_DFFESR       29 uses
SB_DFFESS       2 uses
SB_DFFR         8 uses
SB_DFFSR        28 uses
SB_DFFSS        22 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         175 uses

I/O ports: 82
I/O primitives: 80
SB_IO          80 uses

I/O Register bits:                  0
Register bits not including I/Os:   101 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_OUT_derived_clock: 93

@S |Mapping Summary:
Total  LUTs: 175 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 175 = 175 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 25 16:03:36 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	175
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	80
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	34
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	35
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for DRA[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	211
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	94
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	110
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	211/3520
    PLBs                        :	28/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	80/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.1 (sec)

Final Design Statistics
    Number of LUTs      	:	211
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	80
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	211/3520
    PLBs                        :	69/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	80/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 139.13 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1718
used logic cells: 211
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1718
used logic cells: 211
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 286 
I1212: Iteration  1 :   116 unrouted : 2 seconds
I1212: Iteration  2 :    17 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
4:07:33 PM
