æºç 
--

ä¸ºäº†å†™è¿™æœ¬ä¹¦ï¼Œå°å­©å­ç‰¹æ„å»å­¦äº†ä¸€ä¸‹ç¡¬ä»¶ï¼Œå¹¶ä¸”ä¹°äº†ä¸€ä¸ªæœ€ä¾¿å®œçš„FPGAå¼€å‘æ¿ï¼ˆè°å«å°å­©å­ç©·å‘¢~ï¼‰ã€‚åœ¨å†™å®Œæœ¬å°å†Œåï¼ŒèŠ±äº†ä¸€å‘¨å·¦å³çš„æ—¶é—´æŠŠæœ¬ä¹¦ä¸­æˆªæ­¢åˆ°æ€»çº¿éƒ¨åˆ†çš„å†…å®¹ä½¿ç”¨Verilogç¡¬ä»¶ç¼–ç¨‹è¯­è¨€å®ç°äº†ä¸€ä¸‹ã€‚è™½ç„¶å†™çš„ååˆ†éšæ„ï¼Œä½†æ¶ä¸ä½å®ƒèƒ½è·‘èµ·æ¥å‘€ï¼Œæºç åœ°å€å¦‚ä¸‹ï¼š

[github.com/fatheroflinâ€¦](https://github.com/fatheroflink/xiaohaizi_cpu "https://github.com/fatheroflink/xiaohaizi_cpu")

åªè¦æŠŠæŒ‡ä»¤å¯¹åº”çš„äºŒè¿›åˆ¶å½¢å¼å¡«å…¥åˆ°srcæ–‡ä»¶å¤¹ä¸‹çš„ram.hexæ–‡ä»¶ï¼Œé‚£åœ¨FPGAå¤ä½åä¾¿å¯ä»¥è¿è¡Œæˆ‘ä»¬å¡«å…¥çš„æŒ‡ä»¤ã€‚æœ‰å¯¹Verilogæ„Ÿå…´è¶£çš„å°ä¼™ä¼´å¯ä»¥ç…ç…å“ˆã€‚

å‚è€ƒèµ„æ–™
----

åœ¨å†™ä½œæœ¬ä¹¦æ—¶çœŸçš„æ˜¯ä¸€ç›´åœ¨ä¹¦æµ·é‡Œé¨æ¸¸ï¼Œéƒ½æŠŠè‡ªå·±å¤´å‘ç»™é¨ç™½äº†ğŸ˜­ã€‚ã€ŠMySQLæ˜¯æ€æ ·è¿è¡Œçš„ã€‹å’Œã€Šè®¡ç®—æœºæ˜¯æ€æ ·è¿è¡Œçš„ã€‹éƒ½å¿«æŠŠå°å­©å­ç²¾åŠ›ç»™æç©ºäº†ã€‚ä¹Ÿæ€ªè‡ªå·±å¤´é“ï¼Œä¸€ä¸Šæ¥å°±å†™è¿™ä¹ˆåˆšä¸»é¢˜çš„ä¹¦ï¼Œä¸‹ä¸€æœ¬ä¸€å®šè¦æ•´ç‚¹å„¿ä¸è¿™ä¹ˆéº»çƒ¦çš„ä¸»é¢˜ã€‚è¯è¯´å›æ¥ï¼Œå†™ä½œã€Šè®¡ç®—æœºæ˜¯æ€æ ·è¿è¡Œçš„ã€‹æ—¶å‚è€ƒäº†è®¸å¤šéå¸¸æ£’çš„ä¹¦ç±å’Œèµ„æ–™ï¼Œä¸‹è¾¹ç»™å¤§å®¶åˆ—ä¸¾å…¶ä¸­çš„ä¸€äº›ï¼Œåœ¨ä¹‹åæ›´æ·±å…¥å­¦ä¹ è®¡ç®—æœºæ˜¯å¦‚ä½•è®¾è®¡çš„è¿™ä¸ªä¸»é¢˜æ—¶å¯ä»¥æ‰¾åˆ°ä¸€ç‚¹å„¿æ–¹å‘ã€‚

### ä¹¦ç±

> å°è´´å£«ï¼š  
>   
> å…¶ä¸­åŠ â­çš„è¡¨ç¤ºç‰¹åˆ«æ¨èé˜…è¯»çš„ä¹¦ç±ï¼Œæ˜Ÿæ˜Ÿè¶Šå¤šè¶Šæ¨èã€‚

*   â­â­â­ã€Šæ•°å­—è®¾è®¡å’Œè®¡ç®—æœºä½“ç³»ç»“æ„ï¼ˆåŸä¹¦ç¬¬2ç‰ˆï¼‰ ã€‹\[ç¾\] æˆ´ç»´Â·è«å°¼Â·å“ˆé‡Œæ–¯ è‘—ï¼Œé™ˆä¿Šé¢– è¯‘
    
*   â­â­â­â­ã€Šç¼–ç ï¼šéšåŒ¿åœ¨è®¡ç®—æœºè½¯ç¡¬ä»¶èƒŒåçš„è¯­è¨€ã€‹\[ç¾\] ä½©æªå°”å¾· è‘—
    
*   â­â­â­â­ã€ŠCPUè‡ªåˆ¶å…¥é—¨ã€‹ \[æ—¥\] æ°´å¤´ä¸€å¯¿Â /Â \[æ—¥\] ç±³æ³½è¾½Â /Â \[æ—¥\] è—¤ç”°è£•å£«è‘—
    
*   â­â­â­ã€Šè‡ªå·±åŠ¨æ‰‹å†™CPUã€‹ é›·æ€ç£Šè‘—
    
*   ã€Šæ‰‹æŠŠæ‰‹æ•™ä½ è®¾è®¡CPUâ€”â€”RISC-Vå¤„ç†å™¨ç¯‡ã€‹ èƒ¡æŒ¯æ³¢è‘—
    
*   ã€Šæ•°å­—ç”µå­æŠ€æœ¯åŸºç¡€ ç¬¬5ç‰ˆã€‹ æ¸…åå¤§å­¦ç”µå­å­¦æ•™ç ”ç»„ç¼– é˜çŸ³ä¸»ç¼–
    
*   â­â­ã€ŠCMOSè¶…å¤§è§„æ¨¡é›†æˆç”µè·¯è®¾è®¡ ç¬¬å››ç‰ˆã€‹Neil Weste / David Harrisè‘—
    
*   ã€ŠLow Power Interconnect Designã€‹ Saini Sandeepè‘—
    
*   ã€Šè®¡ç®—æœºç»„æˆåŸç† ç¬¬2ç‰ˆã€‹å”æœ”é£ç¼–è‘—
    
*   ã€Šæ•°å­—é›†æˆç”µè·¯:ç”µè·¯ã€ç³»ç»Ÿä¸è®¾è®¡ ç¬¬2ç‰ˆã€‹(ç¾) Jan M. Rabaey, (ç¾) Anantha Chandrakasan, (ç¾) Borivoje Nikolicè‘— å‘¨æ¶¦å¾·è¯‘
    
*   ã€ŠMemory Systems: Cache, DRAM, Diskã€‹Bruce Jacob / Spencer Ng / David Wangè‘—
    
*   ã€Šè®¡ç®—æœºä½“ç³»ç»“æ„ï¼šé‡åŒ–ç ”ç©¶æ–¹æ³•ï¼ˆç¬¬äº”ç‰ˆï¼‰ã€‹
    
*   â­â­â­ã€Šæ·±å…¥ç†è§£è®¡ç®—æœºç³»ç»Ÿã€‹Randal E.Bryant / David O'Hallaronè‘—
    
*   ã€Šè®¡ç®—æœºç»„æˆä¸è®¾è®¡ç¡¬ä»¶/è½¯ä»¶æ¥å£ã€‹\[ç¾\] David A.Patterson / John L.Hennessyè‘—
    
*   â­â­â­â­ã€Šx86æ±‡ç¼–è¯­è¨€:ä»å®æ¨¡å¼åˆ°ä¿æŠ¤æ¨¡å¼ã€‹ æå¿  ç‹å°æ³¢ ä½™æ´è‘—
    
*   ã€Šç©¿è¶Šè®¡ç®—æœºçš„è¿·é›¾ï¼ˆç¬¬2ç‰ˆï¼‰ã€‹ æå¿ è‘—
    
*   ã€Šå¤§è¯è®¡ç®—æœºï¼šè®¡ç®—æœºç³»ç»Ÿåº•å±‚æ¶æ„åŸç†æé™å‰–æã€‹ å†¬ç“œå“¥è‘—
    
*   ã€Šå¤§è¯å­˜å‚¨ï¼šå­˜å‚¨ç³»ç»Ÿåº•å±‚æ¶æ„åŸç†æé™å‰–æã€‹ å¼ å†¬è‘—
    
*   ã€Šè®¡ç®—æœºç»„æˆåŸç†ï¼ˆå¾®è¯¾ç‰ˆï¼‰ã€‹Â è°­å¿—è™ä¸»ç¼–
    
*   ã€ŠIntelå¾®å¤„ç†å™¨ ç¬¬8ç‰ˆã€‹\[ç¾\] Barry B.Breyè‘—
    
*   â­â­ã€Šæ“ä½œç³»ç»ŸçœŸç›¸è¿˜åŸã€‹ éƒ‘é’¢è‘—
    
*   ã€Šç”µè·¯åŸç† ç¬¬7ç‰ˆã€‹\[ç¾\]Thomas L. Floydè‘—
    
*   ã€ŠFPGAåŸç†å’Œç»“æ„ã€‹ å¤©é‡è‹±æ™´è‘—
    
*   ã€ŠUEFIåŸç†ä¸ç¼–ç¨‹ã€‹ æˆ´æ­£åè‘—
    

### èµ„æ–™

*   [en.wikipedia.org/wiki/Positiâ€¦](https://en.wikipedia.org/wiki/Positional_notation "https://en.wikipedia.org/wiki/Positional_notation")ï¼šä»‹ç»ä½ç½®æ•°å­—ç³»ç»Ÿçš„æ–‡ç« ã€‚
    
*   [en.wikipedia.org/wiki/Methodâ€¦](https://en.wikipedia.org/wiki/Method_of_complements "https://en.wikipedia.org/wiki/Method_of_complements")ã€[en.wikipedia.org/wiki/Two%27â€¦](https://en.wikipedia.org/wiki/Two%27s_complement "https://en.wikipedia.org/wiki/Two%27s_complement")ï¼šä»‹ç»è¡¥æ•°çš„ä¸¤ç¯‡æå¥½çš„æ–‡ç« ã€‚
    
*   [en.wikipedia.org/wiki/Flip-fâ€¦](https://en.wikipedia.org/wiki/Flip-flop_(electronics) "https://en.wikipedia.org/wiki/Flip-flop_(electronics)")ï¼šè§¦å‘å™¨å’Œé”å­˜å™¨
    
*   [en.wikipedia.org/wiki/Logic\_â€¦](https://en.wikipedia.org/wiki/Logic_level "https://en.wikipedia.org/wiki/Logic_level")ï¼šé€»è¾‘ç”µå¹³çš„å«ä¹‰
    
*   ã€Šé«˜æ‰‹è¿›é˜¶\_ç»ˆæå†…å­˜æŠ€æœ¯æŒ‡å—ã€‹ï¼š[wenku.baidu.com/view/acfdfeâ€¦](https://wenku.baidu.com/view/acfdfed733d4b14e8524687f.html "https://wenku.baidu.com/view/acfdfed733d4b14e8524687f.html")
    
*   IntelÂ® 64 and IA-32 Architectures Software Developerâ€™s Manual ï¼ˆx86ç”¨æˆ·æ‰‹å†Œï¼‰
    
*   MIPSÂ® Architecture For Programmers å·1å’Œå·2 ï¼ˆMIPS32ç”¨æˆ·æ‰‹å†Œï¼‰
    
*   Specification for the: WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores Revision: B.3, Released: September 7, 2002 (Wishboneæ€»çº¿æ–‡æ¡£)
    
*   DDR1 JEDEC å®˜æ–¹æ ‡å‡†æ–‡æ¡£ JESD79F