Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Nov 20 00:42:20 2021
| Host         : Dales-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nes_controller_top_timing_summary_routed.rpt -pb nes_controller_top_timing_summary_routed.pb -rpx nes_controller_top_timing_summary_routed.rpx -warn_on_violation
| Design       : nes_controller_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.518        0.000                      0                  131        0.178        0.000                      0                  131        4.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.518        0.000                      0                  131        0.178        0.000                      0                  131        4.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 U1/count_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.989ns (21.067%)  route 3.705ns (78.933%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.618     5.139    U1/clk_IBUF_BUFG
    SLICE_X7Y22          FDSE                                         r  U1/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDSE (Prop_fdse_C_Q)         0.419     5.558 r  U1/count_reg[9]/Q
                         net (fo=4, routed)           1.244     6.802    U1/count_reg_n_0_[9]
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.296     7.098 f  U1/FSM_sequential_commState[1]_i_5/O
                         net (fo=1, routed)           0.797     7.895    U1/FSM_sequential_commState[1]_i_5_n_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.124     8.019 f  U1/FSM_sequential_commState[1]_i_2/O
                         net (fo=11, routed)          0.615     8.634    U1/U1/FSM_sequential_commState_reg[1]_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I4_O)        0.150     8.784 r  U1/U1/count[15]_i_1/O
                         net (fo=12, routed)          1.050     9.834    U1/U1_n_0
    SLICE_X6Y21          FDRE                                         r  U1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.505    14.846    U1/clk_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  U1/count_reg[1]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y21          FDRE (Setup_fdre_C_R)       -0.732    14.352    U1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 U1/count_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.989ns (21.067%)  route 3.705ns (78.933%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.618     5.139    U1/clk_IBUF_BUFG
    SLICE_X7Y22          FDSE                                         r  U1/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDSE (Prop_fdse_C_Q)         0.419     5.558 r  U1/count_reg[9]/Q
                         net (fo=4, routed)           1.244     6.802    U1/count_reg_n_0_[9]
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.296     7.098 f  U1/FSM_sequential_commState[1]_i_5/O
                         net (fo=1, routed)           0.797     7.895    U1/FSM_sequential_commState[1]_i_5_n_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.124     8.019 f  U1/FSM_sequential_commState[1]_i_2/O
                         net (fo=11, routed)          0.615     8.634    U1/U1/FSM_sequential_commState_reg[1]_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I4_O)        0.150     8.784 r  U1/U1/count[15]_i_1/O
                         net (fo=12, routed)          1.050     9.834    U1/U1_n_0
    SLICE_X6Y21          FDRE                                         r  U1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.505    14.846    U1/clk_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  U1/count_reg[2]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y21          FDRE (Setup_fdre_C_R)       -0.732    14.352    U1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 U1/U1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 1.138ns (23.612%)  route 3.682ns (76.388%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.625     5.146    U1/U1/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  U1/U1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  U1/U1/count_reg[5]/Q
                         net (fo=2, routed)           1.107     6.771    U1/U1/count_reg[5]
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.124     6.895 r  U1/U1/enable_i_5/O
                         net (fo=1, routed)           0.402     7.297    U1/U1/enable_i_5_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I3_O)        0.124     7.421 r  U1/U1/enable_i_4/O
                         net (fo=1, routed)           0.406     7.827    U1/U1/enable_i_4_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I3_O)        0.124     7.951 r  U1/U1/enable_i_3/O
                         net (fo=1, routed)           0.507     8.458    U1/U1/enable_i_3_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I3_O)        0.124     8.582 r  U1/U1/enable_i_2/O
                         net (fo=1, routed)           0.443     9.025    U1/U1/enable_i_2_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I2_O)        0.124     9.149 r  U1/U1/enable_i_1/O
                         net (fo=27, routed)          0.817     9.966    U1/U1/clear
    SLICE_X2Y19          FDRE                                         r  U1/U1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.508    14.849    U1/U1/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  U1/U1/count_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    14.564    U1/U1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 U1/U1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 1.138ns (23.612%)  route 3.682ns (76.388%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.625     5.146    U1/U1/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  U1/U1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  U1/U1/count_reg[5]/Q
                         net (fo=2, routed)           1.107     6.771    U1/U1/count_reg[5]
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.124     6.895 r  U1/U1/enable_i_5/O
                         net (fo=1, routed)           0.402     7.297    U1/U1/enable_i_5_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I3_O)        0.124     7.421 r  U1/U1/enable_i_4/O
                         net (fo=1, routed)           0.406     7.827    U1/U1/enable_i_4_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I3_O)        0.124     7.951 r  U1/U1/enable_i_3/O
                         net (fo=1, routed)           0.507     8.458    U1/U1/enable_i_3_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I3_O)        0.124     8.582 r  U1/U1/enable_i_2/O
                         net (fo=1, routed)           0.443     9.025    U1/U1/enable_i_2_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I2_O)        0.124     9.149 r  U1/U1/enable_i_1/O
                         net (fo=27, routed)          0.817     9.966    U1/U1/clear
    SLICE_X2Y19          FDRE                                         r  U1/U1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.508    14.849    U1/U1/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  U1/U1/count_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    14.564    U1/U1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 U1/U1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 1.138ns (23.612%)  route 3.682ns (76.388%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.625     5.146    U1/U1/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  U1/U1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  U1/U1/count_reg[5]/Q
                         net (fo=2, routed)           1.107     6.771    U1/U1/count_reg[5]
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.124     6.895 r  U1/U1/enable_i_5/O
                         net (fo=1, routed)           0.402     7.297    U1/U1/enable_i_5_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I3_O)        0.124     7.421 r  U1/U1/enable_i_4/O
                         net (fo=1, routed)           0.406     7.827    U1/U1/enable_i_4_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I3_O)        0.124     7.951 r  U1/U1/enable_i_3/O
                         net (fo=1, routed)           0.507     8.458    U1/U1/enable_i_3_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I3_O)        0.124     8.582 r  U1/U1/enable_i_2/O
                         net (fo=1, routed)           0.443     9.025    U1/U1/enable_i_2_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I2_O)        0.124     9.149 r  U1/U1/enable_i_1/O
                         net (fo=27, routed)          0.817     9.966    U1/U1/clear
    SLICE_X2Y19          FDRE                                         r  U1/U1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.508    14.849    U1/U1/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  U1/U1/count_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    14.564    U1/U1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 U1/U1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U1/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 1.138ns (23.612%)  route 3.682ns (76.388%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.625     5.146    U1/U1/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  U1/U1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  U1/U1/count_reg[5]/Q
                         net (fo=2, routed)           1.107     6.771    U1/U1/count_reg[5]
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.124     6.895 r  U1/U1/enable_i_5/O
                         net (fo=1, routed)           0.402     7.297    U1/U1/enable_i_5_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I3_O)        0.124     7.421 r  U1/U1/enable_i_4/O
                         net (fo=1, routed)           0.406     7.827    U1/U1/enable_i_4_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I3_O)        0.124     7.951 r  U1/U1/enable_i_3/O
                         net (fo=1, routed)           0.507     8.458    U1/U1/enable_i_3_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I3_O)        0.124     8.582 r  U1/U1/enable_i_2/O
                         net (fo=1, routed)           0.443     9.025    U1/U1/enable_i_2_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I2_O)        0.124     9.149 r  U1/U1/enable_i_1/O
                         net (fo=27, routed)          0.817     9.966    U1/U1/clear
    SLICE_X2Y19          FDRE                                         r  U1/U1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.508    14.849    U1/U1/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  U1/U1/count_reg[3]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    14.564    U1/U1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 U1/count_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.989ns (21.067%)  route 3.705ns (78.933%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.618     5.139    U1/clk_IBUF_BUFG
    SLICE_X7Y22          FDSE                                         r  U1/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDSE (Prop_fdse_C_Q)         0.419     5.558 r  U1/count_reg[9]/Q
                         net (fo=4, routed)           1.244     6.802    U1/count_reg_n_0_[9]
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.296     7.098 f  U1/FSM_sequential_commState[1]_i_5/O
                         net (fo=1, routed)           0.797     7.895    U1/FSM_sequential_commState[1]_i_5_n_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.124     8.019 f  U1/FSM_sequential_commState[1]_i_2/O
                         net (fo=11, routed)          0.615     8.634    U1/U1/FSM_sequential_commState_reg[1]_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I4_O)        0.150     8.784 r  U1/U1/count[15]_i_1/O
                         net (fo=12, routed)          1.050     9.834    U1/U1_n_0
    SLICE_X7Y21          FDRE                                         r  U1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.505    14.846    U1/clk_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  U1/count_reg[0]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X7Y21          FDRE (Setup_fdre_C_R)       -0.637    14.447    U1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.447    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 U1/U1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U1/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 1.138ns (24.288%)  route 3.547ns (75.712%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.625     5.146    U1/U1/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  U1/U1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  U1/U1/count_reg[5]/Q
                         net (fo=2, routed)           1.107     6.771    U1/U1/count_reg[5]
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.124     6.895 r  U1/U1/enable_i_5/O
                         net (fo=1, routed)           0.402     7.297    U1/U1/enable_i_5_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I3_O)        0.124     7.421 r  U1/U1/enable_i_4/O
                         net (fo=1, routed)           0.406     7.827    U1/U1/enable_i_4_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I3_O)        0.124     7.951 r  U1/U1/enable_i_3/O
                         net (fo=1, routed)           0.507     8.458    U1/U1/enable_i_3_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I3_O)        0.124     8.582 r  U1/U1/enable_i_2/O
                         net (fo=1, routed)           0.443     9.025    U1/U1/enable_i_2_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I2_O)        0.124     9.149 r  U1/U1/enable_i_1/O
                         net (fo=27, routed)          0.683     9.832    U1/U1/clear
    SLICE_X2Y21          FDRE                                         r  U1/U1/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.507    14.848    U1/U1/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  U1/U1/count_reg[10]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.524    14.563    U1/U1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  4.731    

Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 U1/U1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U1/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 1.138ns (24.288%)  route 3.547ns (75.712%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.625     5.146    U1/U1/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  U1/U1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  U1/U1/count_reg[5]/Q
                         net (fo=2, routed)           1.107     6.771    U1/U1/count_reg[5]
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.124     6.895 r  U1/U1/enable_i_5/O
                         net (fo=1, routed)           0.402     7.297    U1/U1/enable_i_5_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I3_O)        0.124     7.421 r  U1/U1/enable_i_4/O
                         net (fo=1, routed)           0.406     7.827    U1/U1/enable_i_4_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I3_O)        0.124     7.951 r  U1/U1/enable_i_3/O
                         net (fo=1, routed)           0.507     8.458    U1/U1/enable_i_3_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I3_O)        0.124     8.582 r  U1/U1/enable_i_2/O
                         net (fo=1, routed)           0.443     9.025    U1/U1/enable_i_2_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I2_O)        0.124     9.149 r  U1/U1/enable_i_1/O
                         net (fo=27, routed)          0.683     9.832    U1/U1/clear
    SLICE_X2Y21          FDRE                                         r  U1/U1/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.507    14.848    U1/U1/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  U1/U1/count_reg[11]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.524    14.563    U1/U1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  4.731    

Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 U1/U1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U1/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 1.138ns (24.288%)  route 3.547ns (75.712%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.625     5.146    U1/U1/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  U1/U1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  U1/U1/count_reg[5]/Q
                         net (fo=2, routed)           1.107     6.771    U1/U1/count_reg[5]
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.124     6.895 r  U1/U1/enable_i_5/O
                         net (fo=1, routed)           0.402     7.297    U1/U1/enable_i_5_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I3_O)        0.124     7.421 r  U1/U1/enable_i_4/O
                         net (fo=1, routed)           0.406     7.827    U1/U1/enable_i_4_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I3_O)        0.124     7.951 r  U1/U1/enable_i_3/O
                         net (fo=1, routed)           0.507     8.458    U1/U1/enable_i_3_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I3_O)        0.124     8.582 r  U1/U1/enable_i_2/O
                         net (fo=1, routed)           0.443     9.025    U1/U1/enable_i_2_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I2_O)        0.124     9.149 r  U1/U1/enable_i_1/O
                         net (fo=27, routed)          0.683     9.832    U1/U1/clear
    SLICE_X2Y21          FDRE                                         r  U1/U1/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.507    14.848    U1/U1/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  U1/U1/count_reg[8]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.524    14.563    U1/U1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  4.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U1/currentButton_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/currentButton_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.639%)  route 0.097ns (34.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.466    U1/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  U1/currentButton_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  U1/currentButton_reg[5]/Q
                         net (fo=5, routed)           0.097     1.704    U1/currentButton_reg_n_0_[5]
    SLICE_X5Y22          LUT6 (Prop_lut6_I0_O)        0.045     1.749 r  U1/currentButton[6]_i_1/O
                         net (fo=1, routed)           0.000     1.749    U1/currentButton[6]
    SLICE_X5Y22          FDRE                                         r  U1/currentButton_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.978    U1/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  U1/currentButton_reg[6]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.092     1.571    U1/currentButton_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U1/FSM_sequential_commState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/latch_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.667%)  route 0.142ns (43.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.581     1.464    U1/clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  U1/FSM_sequential_commState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  U1/FSM_sequential_commState_reg[0]/Q
                         net (fo=14, routed)          0.142     1.747    U1/commState__0[0]
    SLICE_X5Y23          LUT3 (Prop_lut3_I1_O)        0.045     1.792 r  U1/latch_i_2/O
                         net (fo=1, routed)           0.000     1.792    U1/latch_i_2_n_0
    SLICE_X5Y23          FDRE                                         r  U1/latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.849     1.976    U1/clk_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  U1/latch_reg/C
                         clock pessimism             -0.499     1.477    
    SLICE_X5Y23          FDRE (Hold_fdre_C_D)         0.091     1.568    U1/latch_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U1/currentButton_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/currentButton_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.189ns (54.855%)  route 0.156ns (45.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.466    U1/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  U1/currentButton_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  U1/currentButton_reg[0]/Q
                         net (fo=15, routed)          0.156     1.763    U1/currentButton_reg_n_0_[0]
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.048     1.811 r  U1/currentButton[3]_i_1/O
                         net (fo=1, routed)           0.000     1.811    U1/currentButton[3]
    SLICE_X4Y22          FDRE                                         r  U1/currentButton_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.978    U1/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  U1/currentButton_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X4Y22          FDRE (Hold_fdre_C_D)         0.107     1.586    U1/currentButton_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U1/currentButton_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/currentButton_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.459%)  route 0.156ns (45.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.466    U1/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  U1/currentButton_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  U1/currentButton_reg[0]/Q
                         net (fo=15, routed)          0.156     1.763    U1/currentButton_reg_n_0_[0]
    SLICE_X4Y22          LUT4 (Prop_lut4_I1_O)        0.045     1.808 r  U1/currentButton[2]_i_1/O
                         net (fo=1, routed)           0.000     1.808    U1/currentButton[2]
    SLICE_X4Y22          FDRE                                         r  U1/currentButton_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.978    U1/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  U1/currentButton_reg[2]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X4Y22          FDRE (Hold_fdre_C_D)         0.091     1.570    U1/currentButton_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U1/currentButton_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/currentButton_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.300%)  route 0.157ns (45.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.466    U1/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  U1/currentButton_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  U1/currentButton_reg[0]/Q
                         net (fo=15, routed)          0.157     1.764    U1/currentButton_reg_n_0_[0]
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.045     1.809 r  U1/currentButton[4]_i_1/O
                         net (fo=1, routed)           0.000     1.809    U1/currentButton[4]
    SLICE_X4Y22          FDRE                                         r  U1/currentButton_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.978    U1/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  U1/currentButton_reg[4]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X4Y22          FDRE (Hold_fdre_C_D)         0.092     1.571    U1/currentButton_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 U1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.161%)  route 0.150ns (41.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.466    U1/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  U1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.164     1.630 f  U1/count_reg[7]/Q
                         net (fo=5, routed)           0.150     1.780    U1/count_reg_n_0_[7]
    SLICE_X7Y23          LUT6 (Prop_lut6_I3_O)        0.045     1.825 r  U1/pulse_i_2/O
                         net (fo=1, routed)           0.000     1.825    U1/pulse_i_2_n_0
    SLICE_X7Y23          FDRE                                         r  U1/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.849     1.976    U1/clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  U1/pulse_reg/C
                         clock pessimism             -0.499     1.477    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.091     1.568    U1/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.466    U1/clk_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 f  U1/count_reg[0]/Q
                         net (fo=3, routed)           0.168     1.775    U1/count_reg_n_0_[0]
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.045     1.820 r  U1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.820    U1/count[0]_i_1_n_0
    SLICE_X7Y21          FDRE                                         r  U1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.852     1.979    U1/clk_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  U1/count_reg[0]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X7Y21          FDRE (Hold_fdre_C_D)         0.091     1.557    U1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U1/U1/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U1/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.586     1.469    U1/U1/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  U1/U1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  U1/U1/count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.759    U1/U1/count_reg[6]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  U1/U1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    U1/U1/count_reg[4]_i_1_n_5
    SLICE_X2Y20          FDRE                                         r  U1/U1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.855     1.982    U1/U1/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  U1/U1/count_reg[6]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.134     1.603    U1/U1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U1/U1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U1/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.560%)  route 0.126ns (31.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.585     1.468    U1/U1/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  U1/U1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  U1/U1/count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.758    U1/U1/count_reg[10]
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  U1/U1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    U1/U1/count_reg[8]_i_1_n_5
    SLICE_X2Y21          FDRE                                         r  U1/U1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.854     1.981    U1/U1/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  U1/U1/count_reg[10]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.134     1.602    U1/U1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U1/U1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U1/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.585     1.468    U1/U1/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  U1/U1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  U1/U1/count_reg[14]/Q
                         net (fo=2, routed)           0.126     1.758    U1/U1/count_reg[14]
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  U1/U1/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    U1/U1/count_reg[12]_i_1_n_5
    SLICE_X2Y22          FDRE                                         r  U1/U1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.853     1.980    U1/U1/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  U1/U1/count_reg[14]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.134     1.602    U1/U1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y23    U1/FSM_sequential_commState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y23    U1/FSM_sequential_commState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y19    U1/U1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y21    U1/U1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y21    U1/U1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y22    U1/U1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y22    U1/U1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y22    U1/U1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y22    U1/U1/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    U1/FSM_sequential_commState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    U1/FSM_sequential_commState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    U1/U1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    U1/U1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    U1/U1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    U1/U1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    U1/U1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    U1/U1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    U1/U1/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    U1/U1/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    U1/FSM_sequential_commState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    U1/FSM_sequential_commState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    U1/U1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    U1/U1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    U1/U1/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    U1/U1/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    U1/U1/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    U1/U1/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    U1/U1/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    U1/U1/count_reg[19]/C



