    </div></td><td width="32">Â </td></tr><tr><td valign="top"><div class="es-jasper-simpleCalendar" baseurl="/lkml/"></div><div class="threadlist">Messages in this thread</div><ul class="threadlist"><li class="root"><a href="/lkml/2004/10/18/203">First message in thread</a></li><li><a href="/lkml/2004/10/29/230">Richard Henderson</a><ul><li><a href="/lkml/2004/10/29/237">linux-os</a><ul><li class="origin"><a href="/lkml/2004/10/29/438">Linus Torvalds</a><ul><li><a href="/lkml/2004/10/29/438">Linus Torvalds</a></li><li><a href="/lkml/2004/10/29/460">Jeff Garzik</a></li></ul></li></ul></li></ul></li></ul></td><td width="32" rowspan="2" class="c" valign="top"><img src="/images/icornerl.gif" width="32" height="32" alt="/" /></td><td class="c" rowspan="2" valign="top" style="padding-top: 1em"><table><tr><td colspan="2"><!--BuySellAds Zone Code--><div id="bsap_1297613" class="bsarocks bsap_5aa49c00cc06c882289a1dd6a5e50b62"></div><!--End BuySellAds Zone Code--></td></tr><tr><td><table><tr><td class="lp">Date</td><td class="rp" itemprop="datePublished">Fri, 29 Oct 2004 11:42:24 -0700 (PDT)</td></tr><tr><td class="lp">From</td><td class="rp" itemprop="author">Linus Torvalds &lt;&gt;</td></tr><tr><td class="lp">Subject</td><td class="rp" itemprop="name">Re: Semaphore assembly-code bug</td></tr></table></td><td><div class="shariff" data-services="[&quot;reddit&quot;]" data-theme="grey" data-lang="en" data-backend-url="//shariff.lkml.org/index.php"></div></td></tr></table><pre itemprop="articleBody"><br /><br />On Fri, 29 Oct 2004, linux-os wrote:<br /><br />&gt; On Fri, 29 Oct 2004, Richard Henderson wrote:<br />&gt; &gt;<br />&gt; &gt; Also not necessarily correct.  Intel cpus special-case pop<br />&gt; &gt; instructions; two pops can be dual issued, whereas a different<br />&gt; &gt; kind of stack pointer manipulation will not.<br />&gt; &gt;<br />&gt; <br />&gt; Then I guess the Intel documentation is incorrect, too.<br /><br />Where?<br /><br />It definitely depends on the CPU. Some CPU's dual-issue pops, some don't.<br /><br />I think the Pentium can dual-issue, while the PPro/P4 does not. And AMD<br />has some other rules, and I think older ones dual-issue stack accesses<br />only if esp doesn't change. Haven't looked at K8 rules.<br /><br />And Pentium M is to some degree more interesting than P4 and Ppro, because<br />it's apparently the architecture Intel is going forward with for the<br />future of x86, and it is a "improved PPro" core that has a special stack<br />engine, iirc.<br /><br />Anyway, it's quite likely that for several CPU's the fastest sequence ends <br />up actually being <br /><br />	movl 4(%esp),%ecx<br />	movl 8(%esp),%edx<br />	movl 12(%esp),%eax<br />	addl $16,%esp<br /><br />which is also one of the biggest alternatives.<br /><br />Anyway, making "asmlinkage" imply "regparm(3)" would make the whole <br />discussion moot, so I'm wondering if anybody has the patches to try it <br />out? It requires pretty big changes to all the x86 asm code, but I do know <br />that people _had_ patches like that at least long ago (from when people <br />like Jan were playing with -mregaparm=3 originally). Maybe some of them <br />still exist..<br /><br />		Linus<br />-<br />To unsubscribe from this list: send the line "unsubscribe linux-kernel" in<br />the body of a message to majordomo&#64;vger.kernel.org<br />More majordomo info at  <a href="http://vger.kernel.org/majordomo-info.html">http://vger.kernel.org/majordomo-info.html</a><br />Please read the FAQ at  <a href="http://www.tux.org/lkml/">http://www.tux.org/lkml/</a><br /><br /></pre><div align="center"><div class="shariff" data-services="[&quot;reddit&quot;]" data-theme="grey" data-lang="en" data-backend-url="//shariff.lkml.org/index.php"></div></div></td><td width="32" rowspan="2" class="c" valign="top"><img src="/images/icornerr.gif" width="32" height="32" alt="\" /></td></tr><tr><td align="right" valign="bottom">
