#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May  6 20:35:51 2022
# Process ID: 53820
# Current directory: D:/Sources/repos/MultiCycleProcessor_pre
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent53392 D:\Sources\repos\MultiCycleProcessor_pre\MultiCycleProcessor.xpr
# Log file: D:/Sources/repos/MultiCycleProcessor_pre/vivado.log
# Journal file: D:/Sources/repos/MultiCycleProcessor_pre\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.xpr
INFO: [Project 1-313] Project file moved from 'D:/Sources/repos/MultiCycleProcessor' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d4cd15ffdb204b8195c8faa787ef5744 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May  6 20:50:08 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Simulation succeeded
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 798.023 ; gain = 41.445
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May  6 21:51:55 2022...
