// Seed: 1943245346
module module_0 (
    input  tri  id_0,
    input  wand id_1,
    input  wand id_2,
    output tri0 id_3
);
  wire id_5;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output wire id_0
    , id_7,
    input uwire id_1,
    input supply1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output supply0 id_5
);
  wire id_8;
  string id_9, id_10, id_11 = "", id_12;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_5
  );
  assign modCall_1.type_0 = 0;
endmodule
module module_2;
  uwire id_1, id_2;
  uwire id_3;
  assign id_1 = id_2 ^ id_1 / id_2 * 1;
  initial if (1 + 1) id_2 = id_3;
  id_4 :
  assert property (@(id_3) 1) if (1 & 1 + id_3);
  assign id_4 = 1'd0;
  wire id_5;
  assign module_0.type_7 = 0;
endmodule
