set_property SRC_FILE_INFO {cfile:D:/CS_Learning/class/Verilog/3/project_1/project_1.srcs/constrs_1/imports/实验板硬件定义/Nexys4DDR_Master.xdc rfile:../../../project_1.srcs/constrs_1/imports/实验板硬件定义/Nexys4DDR_Master.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN E3    IOSTANDARD LVCMOS33 } [get_ports { clk }]; #IO_L12P_T1_MRCC_35 Sch=clk100mhz
set_property src_info {type:XDC file:1 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN H17   IOSTANDARD LVCMOS33 } [get_ports { clk_N }]; #IO_L18P_T2_A24_15 Sch=led[0]
