\doxysection{C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Core/\+Inc/main.h File Reference}
\label{main_8h}\index{C:/ALL/STM32/Projekty/OczkoGierka/Core/Inc/main.h@{C:/ALL/STM32/Projekty/OczkoGierka/Core/Inc/main.h}}


\+: Header for \doxyref{main.\+c}{p.}{main_8c} file. This file contains the common defines of the application.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal.\+h\char`\"{}}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ CS\+\_\+\+I2\+C\+\_\+\+SPI\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+3}
\item 
\#define \textbf{ CS\+\_\+\+I2\+C\+\_\+\+SPI\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOE}
\item 
\#define \textbf{ PC14\+\_\+\+OSC32\+\_\+\+IN\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+14}
\item 
\#define \textbf{ PC14\+\_\+\+OSC32\+\_\+\+IN\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOC}
\item 
\#define \textbf{ PC15\+\_\+\+OSC32\+\_\+\+OUT\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+15}
\item 
\#define \textbf{ PC15\+\_\+\+OSC32\+\_\+\+OUT\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOC}
\item 
\#define \textbf{ PH0\+\_\+\+OSC\+\_\+\+IN\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+0}
\item 
\#define \textbf{ PH0\+\_\+\+OSC\+\_\+\+IN\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOH}
\item 
\#define \textbf{ PH1\+\_\+\+OSC\+\_\+\+OUT\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+1}
\item 
\#define \textbf{ PH1\+\_\+\+OSC\+\_\+\+OUT\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOH}
\item 
\#define \textbf{ OTG\+\_\+\+FS\+\_\+\+Power\+Switch\+On\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+0}
\item 
\#define \textbf{ OTG\+\_\+\+FS\+\_\+\+Power\+Switch\+On\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOC}
\item 
\#define \textbf{ PDM\+\_\+\+OUT\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+3}
\item 
\#define \textbf{ PDM\+\_\+\+OUT\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOC}
\item 
\#define \textbf{ I2\+S3\+\_\+\+WS\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+4}
\item 
\#define \textbf{ I2\+S3\+\_\+\+WS\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOA}
\item 
\#define \textbf{ SPI1\+\_\+\+SCK\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+5}
\item 
\#define \textbf{ SPI1\+\_\+\+SCK\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOA}
\item 
\#define \textbf{ SPI1\+\_\+\+MISO\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+6}
\item 
\#define \textbf{ SPI1\+\_\+\+MISO\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOA}
\item 
\#define \textbf{ SPI1\+\_\+\+MOSI\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+7}
\item 
\#define \textbf{ SPI1\+\_\+\+MOSI\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOA}
\item 
\#define \textbf{ D4\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+7}
\item 
\#define \textbf{ D4\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOE}
\item 
\#define \textbf{ D5\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+8}
\item 
\#define \textbf{ D5\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOE}
\item 
\#define \textbf{ D6\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+9}
\item 
\#define \textbf{ D6\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOE}
\item 
\#define \textbf{ D7\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+10}
\item 
\#define \textbf{ D7\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOE}
\item 
\#define \textbf{ RS\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+11}
\item 
\#define \textbf{ RS\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOE}
\item 
\#define \textbf{ E\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+12}
\item 
\#define \textbf{ E\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOE}
\item 
\#define \textbf{ CLK\+\_\+\+IN\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+10}
\item 
\#define \textbf{ CLK\+\_\+\+IN\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOB}
\item 
\#define \textbf{ Przycisk\+\_\+nowa\+\_\+gra\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+8}
\item 
\#define \textbf{ Przycisk\+\_\+nowa\+\_\+gra\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOD}
\item 
\#define \textbf{ Przycisk\+\_\+reset\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+9}
\item 
\#define \textbf{ Przycisk\+\_\+reset\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOD}
\item 
\#define \textbf{ Przycisk\+\_\+wystarczy\+\_\+kart\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+10}
\item 
\#define \textbf{ Przycisk\+\_\+wystarczy\+\_\+kart\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOD}
\item 
\#define \textbf{ Przycisk\+\_\+kolejna\+\_\+karta\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+11}
\item 
\#define \textbf{ Przycisk\+\_\+kolejna\+\_\+karta\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOD}
\item 
\#define \textbf{ LD4\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+12}
\item 
\#define \textbf{ LD4\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOD}
\item 
\#define \textbf{ LD3\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+13}
\item 
\#define \textbf{ LD3\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOD}
\item 
\#define \textbf{ LD5\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+14}
\item 
\#define \textbf{ LD5\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOD}
\item 
\#define \textbf{ LD6\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+15}
\item 
\#define \textbf{ LD6\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOD}
\item 
\#define \textbf{ I2\+S3\+\_\+\+MCK\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+7}
\item 
\#define \textbf{ I2\+S3\+\_\+\+MCK\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOC}
\item 
\#define \textbf{ VBUS\+\_\+\+FS\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+9}
\item 
\#define \textbf{ VBUS\+\_\+\+FS\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOA}
\item 
\#define \textbf{ OTG\+\_\+\+FS\+\_\+\+ID\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+10}
\item 
\#define \textbf{ OTG\+\_\+\+FS\+\_\+\+ID\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOA}
\item 
\#define \textbf{ OTG\+\_\+\+FS\+\_\+\+DM\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+11}
\item 
\#define \textbf{ OTG\+\_\+\+FS\+\_\+\+DM\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOA}
\item 
\#define \textbf{ OTG\+\_\+\+FS\+\_\+\+DP\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+12}
\item 
\#define \textbf{ OTG\+\_\+\+FS\+\_\+\+DP\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOA}
\item 
\#define \textbf{ SWDIO\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+13}
\item 
\#define \textbf{ SWDIO\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOA}
\item 
\#define \textbf{ SWCLK\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+14}
\item 
\#define \textbf{ SWCLK\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOA}
\item 
\#define \textbf{ I2\+S3\+\_\+\+SCK\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+10}
\item 
\#define \textbf{ I2\+S3\+\_\+\+SCK\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOC}
\item 
\#define \textbf{ I2\+S3\+\_\+\+SD\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+12}
\item 
\#define \textbf{ I2\+S3\+\_\+\+SD\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOC}
\item 
\#define \textbf{ Audio\+\_\+\+RST\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+4}
\item 
\#define \textbf{ Audio\+\_\+\+RST\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOD}
\item 
\#define \textbf{ OTG\+\_\+\+FS\+\_\+\+Over\+Current\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+5}
\item 
\#define \textbf{ OTG\+\_\+\+FS\+\_\+\+Over\+Current\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOD}
\item 
\#define \textbf{ SWO\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+3}
\item 
\#define \textbf{ SWO\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOB}
\item 
\#define \textbf{ MEMS\+\_\+\+INT2\+\_\+\+Pin}~\textbf{ GPIO\+\_\+\+PIN\+\_\+1}
\item 
\#define \textbf{ MEMS\+\_\+\+INT2\+\_\+\+GPIO\+\_\+\+Port}~\textbf{ GPIOE}
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ Error\+\_\+\+Handler} (void)
\begin{DoxyCompactList}\small\item\em This function is executed in case of error occurrence. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
\+: Header for \doxyref{main.\+c}{p.}{main_8c} file. This file contains the common defines of the application. 

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2022 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 

\doxysubsection{Macro Definition Documentation}
\mbox{\label{main_8h_a123a8e625fce2076aab4937fa36c7727}} 
\index{main.h@{main.h}!Audio\_RST\_GPIO\_Port@{Audio\_RST\_GPIO\_Port}}
\index{Audio\_RST\_GPIO\_Port@{Audio\_RST\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{Audio\_RST\_GPIO\_Port}
{\footnotesize\ttfamily \#define Audio\+\_\+\+RST\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOD}}

\mbox{\label{main_8h_a2f3e6e13c04b994c6058e37ecb83e24d}} 
\index{main.h@{main.h}!Audio\_RST\_Pin@{Audio\_RST\_Pin}}
\index{Audio\_RST\_Pin@{Audio\_RST\_Pin}!main.h@{main.h}}
\doxysubsubsection{Audio\_RST\_Pin}
{\footnotesize\ttfamily \#define Audio\+\_\+\+RST\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+4}}

\mbox{\label{main_8h_a238728ef54305e7dd137cac7cc80e6fb}} 
\index{main.h@{main.h}!CLK\_IN\_GPIO\_Port@{CLK\_IN\_GPIO\_Port}}
\index{CLK\_IN\_GPIO\_Port@{CLK\_IN\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{CLK\_IN\_GPIO\_Port}
{\footnotesize\ttfamily \#define CLK\+\_\+\+IN\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOB}}

\mbox{\label{main_8h_a5e46e99f23a8c7201f3249160b16270e}} 
\index{main.h@{main.h}!CLK\_IN\_Pin@{CLK\_IN\_Pin}}
\index{CLK\_IN\_Pin@{CLK\_IN\_Pin}!main.h@{main.h}}
\doxysubsubsection{CLK\_IN\_Pin}
{\footnotesize\ttfamily \#define CLK\+\_\+\+IN\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+10}}

\mbox{\label{main_8h_a7376069a8614f3df165407bb66f3bf96}} 
\index{main.h@{main.h}!CS\_I2C\_SPI\_GPIO\_Port@{CS\_I2C\_SPI\_GPIO\_Port}}
\index{CS\_I2C\_SPI\_GPIO\_Port@{CS\_I2C\_SPI\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{CS\_I2C\_SPI\_GPIO\_Port}
{\footnotesize\ttfamily \#define CS\+\_\+\+I2\+C\+\_\+\+SPI\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOE}}

\mbox{\label{main_8h_a5dae5c66a2fb82ae243304f213f3eb2c}} 
\index{main.h@{main.h}!CS\_I2C\_SPI\_Pin@{CS\_I2C\_SPI\_Pin}}
\index{CS\_I2C\_SPI\_Pin@{CS\_I2C\_SPI\_Pin}!main.h@{main.h}}
\doxysubsubsection{CS\_I2C\_SPI\_Pin}
{\footnotesize\ttfamily \#define CS\+\_\+\+I2\+C\+\_\+\+SPI\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+3}}

\mbox{\label{main_8h_abfab7dc506666fb280e60803d02a0802}} 
\index{main.h@{main.h}!D4\_GPIO\_Port@{D4\_GPIO\_Port}}
\index{D4\_GPIO\_Port@{D4\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{D4\_GPIO\_Port}
{\footnotesize\ttfamily \#define D4\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOE}}

\mbox{\label{main_8h_abde71de7b8534bb3e46ae52d311535d6}} 
\index{main.h@{main.h}!D4\_Pin@{D4\_Pin}}
\index{D4\_Pin@{D4\_Pin}!main.h@{main.h}}
\doxysubsubsection{D4\_Pin}
{\footnotesize\ttfamily \#define D4\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+7}}

\mbox{\label{main_8h_aff9e76151a3bd4be5f636179131372d2}} 
\index{main.h@{main.h}!D5\_GPIO\_Port@{D5\_GPIO\_Port}}
\index{D5\_GPIO\_Port@{D5\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{D5\_GPIO\_Port}
{\footnotesize\ttfamily \#define D5\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOE}}

\mbox{\label{main_8h_aad87fcee8ef4628586d46ae125746270}} 
\index{main.h@{main.h}!D5\_Pin@{D5\_Pin}}
\index{D5\_Pin@{D5\_Pin}!main.h@{main.h}}
\doxysubsubsection{D5\_Pin}
{\footnotesize\ttfamily \#define D5\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+8}}

\mbox{\label{main_8h_a1b856aaef14f0e64fd8d3bfc31d9aa37}} 
\index{main.h@{main.h}!D6\_GPIO\_Port@{D6\_GPIO\_Port}}
\index{D6\_GPIO\_Port@{D6\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{D6\_GPIO\_Port}
{\footnotesize\ttfamily \#define D6\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOE}}

\mbox{\label{main_8h_a49e0b7cb29953ce2c8f60041965bc992}} 
\index{main.h@{main.h}!D6\_Pin@{D6\_Pin}}
\index{D6\_Pin@{D6\_Pin}!main.h@{main.h}}
\doxysubsubsection{D6\_Pin}
{\footnotesize\ttfamily \#define D6\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+9}}

\mbox{\label{main_8h_a49df45d9357e8679887f1d7550521d42}} 
\index{main.h@{main.h}!D7\_GPIO\_Port@{D7\_GPIO\_Port}}
\index{D7\_GPIO\_Port@{D7\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{D7\_GPIO\_Port}
{\footnotesize\ttfamily \#define D7\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOE}}

\mbox{\label{main_8h_ab03099940ad055680ce36a0cec68df83}} 
\index{main.h@{main.h}!D7\_Pin@{D7\_Pin}}
\index{D7\_Pin@{D7\_Pin}!main.h@{main.h}}
\doxysubsubsection{D7\_Pin}
{\footnotesize\ttfamily \#define D7\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+10}}

\mbox{\label{main_8h_a622d214c23b77fda108d46b323ef6da6}} 
\index{main.h@{main.h}!E\_GPIO\_Port@{E\_GPIO\_Port}}
\index{E\_GPIO\_Port@{E\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{E\_GPIO\_Port}
{\footnotesize\ttfamily \#define E\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOE}}

\mbox{\label{main_8h_a7317744467696b7b61295213f6190e3c}} 
\index{main.h@{main.h}!E\_Pin@{E\_Pin}}
\index{E\_Pin@{E\_Pin}!main.h@{main.h}}
\doxysubsubsection{E\_Pin}
{\footnotesize\ttfamily \#define E\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+12}}

\mbox{\label{main_8h_a935821abdbbdc95b4a26b8bbc721b5cc}} 
\index{main.h@{main.h}!I2S3\_MCK\_GPIO\_Port@{I2S3\_MCK\_GPIO\_Port}}
\index{I2S3\_MCK\_GPIO\_Port@{I2S3\_MCK\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{I2S3\_MCK\_GPIO\_Port}
{\footnotesize\ttfamily \#define I2\+S3\+\_\+\+MCK\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOC}}

\mbox{\label{main_8h_afbee1aff0bd4cb4f4106beaf7c72403c}} 
\index{main.h@{main.h}!I2S3\_MCK\_Pin@{I2S3\_MCK\_Pin}}
\index{I2S3\_MCK\_Pin@{I2S3\_MCK\_Pin}!main.h@{main.h}}
\doxysubsubsection{I2S3\_MCK\_Pin}
{\footnotesize\ttfamily \#define I2\+S3\+\_\+\+MCK\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+7}}

\mbox{\label{main_8h_a83c81576678e4b2dd92d18b33baeff19}} 
\index{main.h@{main.h}!I2S3\_SCK\_GPIO\_Port@{I2S3\_SCK\_GPIO\_Port}}
\index{I2S3\_SCK\_GPIO\_Port@{I2S3\_SCK\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{I2S3\_SCK\_GPIO\_Port}
{\footnotesize\ttfamily \#define I2\+S3\+\_\+\+SCK\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOC}}

\mbox{\label{main_8h_aa039bdf9c0cd6920ac00eec49cb04a58}} 
\index{main.h@{main.h}!I2S3\_SCK\_Pin@{I2S3\_SCK\_Pin}}
\index{I2S3\_SCK\_Pin@{I2S3\_SCK\_Pin}!main.h@{main.h}}
\doxysubsubsection{I2S3\_SCK\_Pin}
{\footnotesize\ttfamily \#define I2\+S3\+\_\+\+SCK\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+10}}

\mbox{\label{main_8h_acfc51ff1d889336bb539f0eceb494a8e}} 
\index{main.h@{main.h}!I2S3\_SD\_GPIO\_Port@{I2S3\_SD\_GPIO\_Port}}
\index{I2S3\_SD\_GPIO\_Port@{I2S3\_SD\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{I2S3\_SD\_GPIO\_Port}
{\footnotesize\ttfamily \#define I2\+S3\+\_\+\+SD\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOC}}

\mbox{\label{main_8h_a47ff388ce6e407609e3a10b290365752}} 
\index{main.h@{main.h}!I2S3\_SD\_Pin@{I2S3\_SD\_Pin}}
\index{I2S3\_SD\_Pin@{I2S3\_SD\_Pin}!main.h@{main.h}}
\doxysubsubsection{I2S3\_SD\_Pin}
{\footnotesize\ttfamily \#define I2\+S3\+\_\+\+SD\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+12}}

\mbox{\label{main_8h_a5f9f07a2cadcf2722802bd7c0ea7ee40}} 
\index{main.h@{main.h}!I2S3\_WS\_GPIO\_Port@{I2S3\_WS\_GPIO\_Port}}
\index{I2S3\_WS\_GPIO\_Port@{I2S3\_WS\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{I2S3\_WS\_GPIO\_Port}
{\footnotesize\ttfamily \#define I2\+S3\+\_\+\+WS\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOA}}

\mbox{\label{main_8h_a8d26b516935502e7b9bcac3c5529557d}} 
\index{main.h@{main.h}!I2S3\_WS\_Pin@{I2S3\_WS\_Pin}}
\index{I2S3\_WS\_Pin@{I2S3\_WS\_Pin}!main.h@{main.h}}
\doxysubsubsection{I2S3\_WS\_Pin}
{\footnotesize\ttfamily \#define I2\+S3\+\_\+\+WS\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+4}}

\mbox{\label{main_8h_ae851c2d6146e6d4fac9f4a9983f5cf1f}} 
\index{main.h@{main.h}!LD3\_GPIO\_Port@{LD3\_GPIO\_Port}}
\index{LD3\_GPIO\_Port@{LD3\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{LD3\_GPIO\_Port}
{\footnotesize\ttfamily \#define LD3\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOD}}

\mbox{\label{main_8h_a71154fae0eacbdf882bd1481164f0652}} 
\index{main.h@{main.h}!LD3\_Pin@{LD3\_Pin}}
\index{LD3\_Pin@{LD3\_Pin}!main.h@{main.h}}
\doxysubsubsection{LD3\_Pin}
{\footnotesize\ttfamily \#define LD3\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+13}}

\mbox{\label{main_8h_a4cc05543336aab13c54fd6aa62fd4523}} 
\index{main.h@{main.h}!LD4\_GPIO\_Port@{LD4\_GPIO\_Port}}
\index{LD4\_GPIO\_Port@{LD4\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{LD4\_GPIO\_Port}
{\footnotesize\ttfamily \#define LD4\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOD}}

\mbox{\label{main_8h_a6664d0311f9f672b321e0daff34b7ad4}} 
\index{main.h@{main.h}!LD4\_Pin@{LD4\_Pin}}
\index{LD4\_Pin@{LD4\_Pin}!main.h@{main.h}}
\doxysubsubsection{LD4\_Pin}
{\footnotesize\ttfamily \#define LD4\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+12}}

\mbox{\label{main_8h_a58b48323bdbf7421c8d6e9e3e050ebad}} 
\index{main.h@{main.h}!LD5\_GPIO\_Port@{LD5\_GPIO\_Port}}
\index{LD5\_GPIO\_Port@{LD5\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{LD5\_GPIO\_Port}
{\footnotesize\ttfamily \#define LD5\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOD}}

\mbox{\label{main_8h_aee7b888dd4dbc9a801963f319ed98b11}} 
\index{main.h@{main.h}!LD5\_Pin@{LD5\_Pin}}
\index{LD5\_Pin@{LD5\_Pin}!main.h@{main.h}}
\doxysubsubsection{LD5\_Pin}
{\footnotesize\ttfamily \#define LD5\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+14}}

\mbox{\label{main_8h_a4154850b2c5b4cfc8bbdd4c3b5abd0eb}} 
\index{main.h@{main.h}!LD6\_GPIO\_Port@{LD6\_GPIO\_Port}}
\index{LD6\_GPIO\_Port@{LD6\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{LD6\_GPIO\_Port}
{\footnotesize\ttfamily \#define LD6\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOD}}

\mbox{\label{main_8h_af752fb7d74e778ecaf48784c6f2fa107}} 
\index{main.h@{main.h}!LD6\_Pin@{LD6\_Pin}}
\index{LD6\_Pin@{LD6\_Pin}!main.h@{main.h}}
\doxysubsubsection{LD6\_Pin}
{\footnotesize\ttfamily \#define LD6\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+15}}

\mbox{\label{main_8h_a1595caf6a5809bd945b50aef66ea6705}} 
\index{main.h@{main.h}!MEMS\_INT2\_GPIO\_Port@{MEMS\_INT2\_GPIO\_Port}}
\index{MEMS\_INT2\_GPIO\_Port@{MEMS\_INT2\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{MEMS\_INT2\_GPIO\_Port}
{\footnotesize\ttfamily \#define MEMS\+\_\+\+INT2\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOE}}

\mbox{\label{main_8h_aedae192e198dc4a023c277564019a424}} 
\index{main.h@{main.h}!MEMS\_INT2\_Pin@{MEMS\_INT2\_Pin}}
\index{MEMS\_INT2\_Pin@{MEMS\_INT2\_Pin}!main.h@{main.h}}
\doxysubsubsection{MEMS\_INT2\_Pin}
{\footnotesize\ttfamily \#define MEMS\+\_\+\+INT2\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+1}}

\mbox{\label{main_8h_ade6d56d300ee56497bdc2915a29d0e9d}} 
\index{main.h@{main.h}!OTG\_FS\_DM\_GPIO\_Port@{OTG\_FS\_DM\_GPIO\_Port}}
\index{OTG\_FS\_DM\_GPIO\_Port@{OTG\_FS\_DM\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{OTG\_FS\_DM\_GPIO\_Port}
{\footnotesize\ttfamily \#define OTG\+\_\+\+FS\+\_\+\+DM\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOA}}

\mbox{\label{main_8h_a29157cfd259518562da456a42924bc48}} 
\index{main.h@{main.h}!OTG\_FS\_DM\_Pin@{OTG\_FS\_DM\_Pin}}
\index{OTG\_FS\_DM\_Pin@{OTG\_FS\_DM\_Pin}!main.h@{main.h}}
\doxysubsubsection{OTG\_FS\_DM\_Pin}
{\footnotesize\ttfamily \#define OTG\+\_\+\+FS\+\_\+\+DM\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+11}}

\mbox{\label{main_8h_a5203f09c46ff7a042660a5fd5af2d0db}} 
\index{main.h@{main.h}!OTG\_FS\_DP\_GPIO\_Port@{OTG\_FS\_DP\_GPIO\_Port}}
\index{OTG\_FS\_DP\_GPIO\_Port@{OTG\_FS\_DP\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{OTG\_FS\_DP\_GPIO\_Port}
{\footnotesize\ttfamily \#define OTG\+\_\+\+FS\+\_\+\+DP\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOA}}

\mbox{\label{main_8h_abb6023b5dd0bbbe81e53018c435af61d}} 
\index{main.h@{main.h}!OTG\_FS\_DP\_Pin@{OTG\_FS\_DP\_Pin}}
\index{OTG\_FS\_DP\_Pin@{OTG\_FS\_DP\_Pin}!main.h@{main.h}}
\doxysubsubsection{OTG\_FS\_DP\_Pin}
{\footnotesize\ttfamily \#define OTG\+\_\+\+FS\+\_\+\+DP\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+12}}

\mbox{\label{main_8h_ae2468b01ae5c68e6aaa93b83fdc89abf}} 
\index{main.h@{main.h}!OTG\_FS\_ID\_GPIO\_Port@{OTG\_FS\_ID\_GPIO\_Port}}
\index{OTG\_FS\_ID\_GPIO\_Port@{OTG\_FS\_ID\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{OTG\_FS\_ID\_GPIO\_Port}
{\footnotesize\ttfamily \#define OTG\+\_\+\+FS\+\_\+\+ID\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOA}}

\mbox{\label{main_8h_a95eb2b06faed226575e4f319f76efc8c}} 
\index{main.h@{main.h}!OTG\_FS\_ID\_Pin@{OTG\_FS\_ID\_Pin}}
\index{OTG\_FS\_ID\_Pin@{OTG\_FS\_ID\_Pin}!main.h@{main.h}}
\doxysubsubsection{OTG\_FS\_ID\_Pin}
{\footnotesize\ttfamily \#define OTG\+\_\+\+FS\+\_\+\+ID\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+10}}

\mbox{\label{main_8h_a19f80096efa2ccb7bc032c1816b3edbf}} 
\index{main.h@{main.h}!OTG\_FS\_OverCurrent\_GPIO\_Port@{OTG\_FS\_OverCurrent\_GPIO\_Port}}
\index{OTG\_FS\_OverCurrent\_GPIO\_Port@{OTG\_FS\_OverCurrent\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{OTG\_FS\_OverCurrent\_GPIO\_Port}
{\footnotesize\ttfamily \#define OTG\+\_\+\+FS\+\_\+\+Over\+Current\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOD}}

\mbox{\label{main_8h_a6309490f48597e6babbceea1d42f3098}} 
\index{main.h@{main.h}!OTG\_FS\_OverCurrent\_Pin@{OTG\_FS\_OverCurrent\_Pin}}
\index{OTG\_FS\_OverCurrent\_Pin@{OTG\_FS\_OverCurrent\_Pin}!main.h@{main.h}}
\doxysubsubsection{OTG\_FS\_OverCurrent\_Pin}
{\footnotesize\ttfamily \#define OTG\+\_\+\+FS\+\_\+\+Over\+Current\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+5}}

\mbox{\label{main_8h_a2576ccc509ae6bbef01dc3e7bfd63d7d}} 
\index{main.h@{main.h}!OTG\_FS\_PowerSwitchOn\_GPIO\_Port@{OTG\_FS\_PowerSwitchOn\_GPIO\_Port}}
\index{OTG\_FS\_PowerSwitchOn\_GPIO\_Port@{OTG\_FS\_PowerSwitchOn\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{OTG\_FS\_PowerSwitchOn\_GPIO\_Port}
{\footnotesize\ttfamily \#define OTG\+\_\+\+FS\+\_\+\+Power\+Switch\+On\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOC}}

\mbox{\label{main_8h_a4906d24ad629543e7b4c2d65a5cd1b9f}} 
\index{main.h@{main.h}!OTG\_FS\_PowerSwitchOn\_Pin@{OTG\_FS\_PowerSwitchOn\_Pin}}
\index{OTG\_FS\_PowerSwitchOn\_Pin@{OTG\_FS\_PowerSwitchOn\_Pin}!main.h@{main.h}}
\doxysubsubsection{OTG\_FS\_PowerSwitchOn\_Pin}
{\footnotesize\ttfamily \#define OTG\+\_\+\+FS\+\_\+\+Power\+Switch\+On\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+0}}

\mbox{\label{main_8h_ac1324283f34366c96d7372e4ee4c603a}} 
\index{main.h@{main.h}!PC14\_OSC32\_IN\_GPIO\_Port@{PC14\_OSC32\_IN\_GPIO\_Port}}
\index{PC14\_OSC32\_IN\_GPIO\_Port@{PC14\_OSC32\_IN\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{PC14\_OSC32\_IN\_GPIO\_Port}
{\footnotesize\ttfamily \#define PC14\+\_\+\+OSC32\+\_\+\+IN\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOC}}

\mbox{\label{main_8h_a7d43c0c8b91a6510d9f474f78f57e5c9}} 
\index{main.h@{main.h}!PC14\_OSC32\_IN\_Pin@{PC14\_OSC32\_IN\_Pin}}
\index{PC14\_OSC32\_IN\_Pin@{PC14\_OSC32\_IN\_Pin}!main.h@{main.h}}
\doxysubsubsection{PC14\_OSC32\_IN\_Pin}
{\footnotesize\ttfamily \#define PC14\+\_\+\+OSC32\+\_\+\+IN\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+14}}

\mbox{\label{main_8h_a77c4021efe27a551dc9d2884422b0fae}} 
\index{main.h@{main.h}!PC15\_OSC32\_OUT\_GPIO\_Port@{PC15\_OSC32\_OUT\_GPIO\_Port}}
\index{PC15\_OSC32\_OUT\_GPIO\_Port@{PC15\_OSC32\_OUT\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{PC15\_OSC32\_OUT\_GPIO\_Port}
{\footnotesize\ttfamily \#define PC15\+\_\+\+OSC32\+\_\+\+OUT\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOC}}

\mbox{\label{main_8h_a4b7e48c6ffe3574f97f8fce18cae84de}} 
\index{main.h@{main.h}!PC15\_OSC32\_OUT\_Pin@{PC15\_OSC32\_OUT\_Pin}}
\index{PC15\_OSC32\_OUT\_Pin@{PC15\_OSC32\_OUT\_Pin}!main.h@{main.h}}
\doxysubsubsection{PC15\_OSC32\_OUT\_Pin}
{\footnotesize\ttfamily \#define PC15\+\_\+\+OSC32\+\_\+\+OUT\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+15}}

\mbox{\label{main_8h_a4280a19febddfe45250a2bf9f8207426}} 
\index{main.h@{main.h}!PDM\_OUT\_GPIO\_Port@{PDM\_OUT\_GPIO\_Port}}
\index{PDM\_OUT\_GPIO\_Port@{PDM\_OUT\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{PDM\_OUT\_GPIO\_Port}
{\footnotesize\ttfamily \#define PDM\+\_\+\+OUT\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOC}}

\mbox{\label{main_8h_aea51bcb3fe50a8b747169a864b413229}} 
\index{main.h@{main.h}!PDM\_OUT\_Pin@{PDM\_OUT\_Pin}}
\index{PDM\_OUT\_Pin@{PDM\_OUT\_Pin}!main.h@{main.h}}
\doxysubsubsection{PDM\_OUT\_Pin}
{\footnotesize\ttfamily \#define PDM\+\_\+\+OUT\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+3}}

\mbox{\label{main_8h_af8885fc2f50640cd8bb5084cd998088b}} 
\index{main.h@{main.h}!PH0\_OSC\_IN\_GPIO\_Port@{PH0\_OSC\_IN\_GPIO\_Port}}
\index{PH0\_OSC\_IN\_GPIO\_Port@{PH0\_OSC\_IN\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{PH0\_OSC\_IN\_GPIO\_Port}
{\footnotesize\ttfamily \#define PH0\+\_\+\+OSC\+\_\+\+IN\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOH}}

\mbox{\label{main_8h_addb0c037a01bd73baaf9f7d5a0379ac4}} 
\index{main.h@{main.h}!PH0\_OSC\_IN\_Pin@{PH0\_OSC\_IN\_Pin}}
\index{PH0\_OSC\_IN\_Pin@{PH0\_OSC\_IN\_Pin}!main.h@{main.h}}
\doxysubsubsection{PH0\_OSC\_IN\_Pin}
{\footnotesize\ttfamily \#define PH0\+\_\+\+OSC\+\_\+\+IN\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+0}}

\mbox{\label{main_8h_a5b80653bbe01e9d4f334c74bdc5bc9f6}} 
\index{main.h@{main.h}!PH1\_OSC\_OUT\_GPIO\_Port@{PH1\_OSC\_OUT\_GPIO\_Port}}
\index{PH1\_OSC\_OUT\_GPIO\_Port@{PH1\_OSC\_OUT\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{PH1\_OSC\_OUT\_GPIO\_Port}
{\footnotesize\ttfamily \#define PH1\+\_\+\+OSC\+\_\+\+OUT\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOH}}

\mbox{\label{main_8h_ac4d4c1fdbc6cd7491c705bd332f15693}} 
\index{main.h@{main.h}!PH1\_OSC\_OUT\_Pin@{PH1\_OSC\_OUT\_Pin}}
\index{PH1\_OSC\_OUT\_Pin@{PH1\_OSC\_OUT\_Pin}!main.h@{main.h}}
\doxysubsubsection{PH1\_OSC\_OUT\_Pin}
{\footnotesize\ttfamily \#define PH1\+\_\+\+OSC\+\_\+\+OUT\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+1}}

\mbox{\label{main_8h_a287046d86a72898ceb43ec6abb6c8c52}} 
\index{main.h@{main.h}!Przycisk\_kolejna\_karta\_GPIO\_Port@{Przycisk\_kolejna\_karta\_GPIO\_Port}}
\index{Przycisk\_kolejna\_karta\_GPIO\_Port@{Przycisk\_kolejna\_karta\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{Przycisk\_kolejna\_karta\_GPIO\_Port}
{\footnotesize\ttfamily \#define Przycisk\+\_\+kolejna\+\_\+karta\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOD}}

\mbox{\label{main_8h_a1321efef973a65b030d2dcef73a50888}} 
\index{main.h@{main.h}!Przycisk\_kolejna\_karta\_Pin@{Przycisk\_kolejna\_karta\_Pin}}
\index{Przycisk\_kolejna\_karta\_Pin@{Przycisk\_kolejna\_karta\_Pin}!main.h@{main.h}}
\doxysubsubsection{Przycisk\_kolejna\_karta\_Pin}
{\footnotesize\ttfamily \#define Przycisk\+\_\+kolejna\+\_\+karta\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+11}}

\mbox{\label{main_8h_a4a366b497ed1864cfbdc17490cfdbaef}} 
\index{main.h@{main.h}!Przycisk\_nowa\_gra\_GPIO\_Port@{Przycisk\_nowa\_gra\_GPIO\_Port}}
\index{Przycisk\_nowa\_gra\_GPIO\_Port@{Przycisk\_nowa\_gra\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{Przycisk\_nowa\_gra\_GPIO\_Port}
{\footnotesize\ttfamily \#define Przycisk\+\_\+nowa\+\_\+gra\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOD}}

\mbox{\label{main_8h_ae3f49c51eccee978dc7b0b21538c6ea7}} 
\index{main.h@{main.h}!Przycisk\_nowa\_gra\_Pin@{Przycisk\_nowa\_gra\_Pin}}
\index{Przycisk\_nowa\_gra\_Pin@{Przycisk\_nowa\_gra\_Pin}!main.h@{main.h}}
\doxysubsubsection{Przycisk\_nowa\_gra\_Pin}
{\footnotesize\ttfamily \#define Przycisk\+\_\+nowa\+\_\+gra\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+8}}

\mbox{\label{main_8h_a8b23826197e1ea7a6237e875480feff3}} 
\index{main.h@{main.h}!Przycisk\_reset\_GPIO\_Port@{Przycisk\_reset\_GPIO\_Port}}
\index{Przycisk\_reset\_GPIO\_Port@{Przycisk\_reset\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{Przycisk\_reset\_GPIO\_Port}
{\footnotesize\ttfamily \#define Przycisk\+\_\+reset\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOD}}

\mbox{\label{main_8h_ad6951572b7d0faeeff0e576db80ceb73}} 
\index{main.h@{main.h}!Przycisk\_reset\_Pin@{Przycisk\_reset\_Pin}}
\index{Przycisk\_reset\_Pin@{Przycisk\_reset\_Pin}!main.h@{main.h}}
\doxysubsubsection{Przycisk\_reset\_Pin}
{\footnotesize\ttfamily \#define Przycisk\+\_\+reset\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+9}}

\mbox{\label{main_8h_a7ac8cd1f66f1c56df43856889a815902}} 
\index{main.h@{main.h}!Przycisk\_wystarczy\_kart\_GPIO\_Port@{Przycisk\_wystarczy\_kart\_GPIO\_Port}}
\index{Przycisk\_wystarczy\_kart\_GPIO\_Port@{Przycisk\_wystarczy\_kart\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{Przycisk\_wystarczy\_kart\_GPIO\_Port}
{\footnotesize\ttfamily \#define Przycisk\+\_\+wystarczy\+\_\+kart\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOD}}

\mbox{\label{main_8h_acd6f5ec730a1f7c48f828bc7831b4d4b}} 
\index{main.h@{main.h}!Przycisk\_wystarczy\_kart\_Pin@{Przycisk\_wystarczy\_kart\_Pin}}
\index{Przycisk\_wystarczy\_kart\_Pin@{Przycisk\_wystarczy\_kart\_Pin}!main.h@{main.h}}
\doxysubsubsection{Przycisk\_wystarczy\_kart\_Pin}
{\footnotesize\ttfamily \#define Przycisk\+\_\+wystarczy\+\_\+kart\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+10}}

\mbox{\label{main_8h_a58ffa5b505a5859a1e42dc38a2b897af}} 
\index{main.h@{main.h}!RS\_GPIO\_Port@{RS\_GPIO\_Port}}
\index{RS\_GPIO\_Port@{RS\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{RS\_GPIO\_Port}
{\footnotesize\ttfamily \#define RS\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOE}}

\mbox{\label{main_8h_a8cc091dd8e1b0850b60e2092581723cb}} 
\index{main.h@{main.h}!RS\_Pin@{RS\_Pin}}
\index{RS\_Pin@{RS\_Pin}!main.h@{main.h}}
\doxysubsubsection{RS\_Pin}
{\footnotesize\ttfamily \#define RS\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+11}}

\mbox{\label{main_8h_a35a9c248e29ddc8522e08a3940a96c76}} 
\index{main.h@{main.h}!SPI1\_MISO\_GPIO\_Port@{SPI1\_MISO\_GPIO\_Port}}
\index{SPI1\_MISO\_GPIO\_Port@{SPI1\_MISO\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{SPI1\_MISO\_GPIO\_Port}
{\footnotesize\ttfamily \#define SPI1\+\_\+\+MISO\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOA}}

\mbox{\label{main_8h_a9a4ecec51a21170be8c34706955c03ca}} 
\index{main.h@{main.h}!SPI1\_MISO\_Pin@{SPI1\_MISO\_Pin}}
\index{SPI1\_MISO\_Pin@{SPI1\_MISO\_Pin}!main.h@{main.h}}
\doxysubsubsection{SPI1\_MISO\_Pin}
{\footnotesize\ttfamily \#define SPI1\+\_\+\+MISO\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+6}}

\mbox{\label{main_8h_a66d81b5cb6fbf068d7a6eb9d16b9af97}} 
\index{main.h@{main.h}!SPI1\_MOSI\_GPIO\_Port@{SPI1\_MOSI\_GPIO\_Port}}
\index{SPI1\_MOSI\_GPIO\_Port@{SPI1\_MOSI\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{SPI1\_MOSI\_GPIO\_Port}
{\footnotesize\ttfamily \#define SPI1\+\_\+\+MOSI\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOA}}

\mbox{\label{main_8h_a2adcc6277c16a129f1346aeb6693d12d}} 
\index{main.h@{main.h}!SPI1\_MOSI\_Pin@{SPI1\_MOSI\_Pin}}
\index{SPI1\_MOSI\_Pin@{SPI1\_MOSI\_Pin}!main.h@{main.h}}
\doxysubsubsection{SPI1\_MOSI\_Pin}
{\footnotesize\ttfamily \#define SPI1\+\_\+\+MOSI\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+7}}

\mbox{\label{main_8h_aab3c54e5a01694dbec8caf22db8a4cc0}} 
\index{main.h@{main.h}!SPI1\_SCK\_GPIO\_Port@{SPI1\_SCK\_GPIO\_Port}}
\index{SPI1\_SCK\_GPIO\_Port@{SPI1\_SCK\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{SPI1\_SCK\_GPIO\_Port}
{\footnotesize\ttfamily \#define SPI1\+\_\+\+SCK\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOA}}

\mbox{\label{main_8h_a4282a56cacbdee5eee2349b34e349e6b}} 
\index{main.h@{main.h}!SPI1\_SCK\_Pin@{SPI1\_SCK\_Pin}}
\index{SPI1\_SCK\_Pin@{SPI1\_SCK\_Pin}!main.h@{main.h}}
\doxysubsubsection{SPI1\_SCK\_Pin}
{\footnotesize\ttfamily \#define SPI1\+\_\+\+SCK\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+5}}

\mbox{\label{main_8h_a54d419ccaa2653d1bceae3f1a7206890}} 
\index{main.h@{main.h}!SWCLK\_GPIO\_Port@{SWCLK\_GPIO\_Port}}
\index{SWCLK\_GPIO\_Port@{SWCLK\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{SWCLK\_GPIO\_Port}
{\footnotesize\ttfamily \#define SWCLK\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOA}}

\mbox{\label{main_8h_ad2e9165c92edc48968db01ca88c27822}} 
\index{main.h@{main.h}!SWCLK\_Pin@{SWCLK\_Pin}}
\index{SWCLK\_Pin@{SWCLK\_Pin}!main.h@{main.h}}
\doxysubsubsection{SWCLK\_Pin}
{\footnotesize\ttfamily \#define SWCLK\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+14}}

\mbox{\label{main_8h_a0d6c5c9d267a552e5bb02eb57498f683}} 
\index{main.h@{main.h}!SWDIO\_GPIO\_Port@{SWDIO\_GPIO\_Port}}
\index{SWDIO\_GPIO\_Port@{SWDIO\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{SWDIO\_GPIO\_Port}
{\footnotesize\ttfamily \#define SWDIO\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOA}}

\mbox{\label{main_8h_ac30893c7c5dd78cf02632dc653c3e74e}} 
\index{main.h@{main.h}!SWDIO\_Pin@{SWDIO\_Pin}}
\index{SWDIO\_Pin@{SWDIO\_Pin}!main.h@{main.h}}
\doxysubsubsection{SWDIO\_Pin}
{\footnotesize\ttfamily \#define SWDIO\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+13}}

\mbox{\label{main_8h_a1540b1bd5614d42feb933c5b943263c0}} 
\index{main.h@{main.h}!SWO\_GPIO\_Port@{SWO\_GPIO\_Port}}
\index{SWO\_GPIO\_Port@{SWO\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{SWO\_GPIO\_Port}
{\footnotesize\ttfamily \#define SWO\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOB}}

\mbox{\label{main_8h_a92aba89301afeefb00b6dfbc6e874027}} 
\index{main.h@{main.h}!SWO\_Pin@{SWO\_Pin}}
\index{SWO\_Pin@{SWO\_Pin}!main.h@{main.h}}
\doxysubsubsection{SWO\_Pin}
{\footnotesize\ttfamily \#define SWO\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+3}}

\mbox{\label{main_8h_a1fa7cc3eb3439f24f5963e33cb04510d}} 
\index{main.h@{main.h}!VBUS\_FS\_GPIO\_Port@{VBUS\_FS\_GPIO\_Port}}
\index{VBUS\_FS\_GPIO\_Port@{VBUS\_FS\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{VBUS\_FS\_GPIO\_Port}
{\footnotesize\ttfamily \#define VBUS\+\_\+\+FS\+\_\+\+GPIO\+\_\+\+Port~\textbf{ GPIOA}}

\mbox{\label{main_8h_a29d654dfa7f64c8e67b6d2fe85f2298e}} 
\index{main.h@{main.h}!VBUS\_FS\_Pin@{VBUS\_FS\_Pin}}
\index{VBUS\_FS\_Pin@{VBUS\_FS\_Pin}!main.h@{main.h}}
\doxysubsubsection{VBUS\_FS\_Pin}
{\footnotesize\ttfamily \#define VBUS\+\_\+\+FS\+\_\+\+Pin~\textbf{ GPIO\+\_\+\+PIN\+\_\+9}}



\doxysubsection{Function Documentation}
\mbox{\label{main_8h_a1730ffe1e560465665eb47d9264826f9}} 
\index{main.h@{main.h}!Error\_Handler@{Error\_Handler}}
\index{Error\_Handler@{Error\_Handler}!main.h@{main.h}}
\doxysubsubsection{Error\_Handler()}
{\footnotesize\ttfamily void Error\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function is executed in case of error occurrence. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
