{"Ho-Seop Kim": [["An Instruction Set and Microarchitecture for Instruction Level Distributed Processing", ["Ho-Seop Kim", "James E. Smith"], "https://doi.org/10.1109/ISCA.2002.1003563", "isca", 2002]], "Nam Sung Kim": [["Drowsy Caches: Simple Techniques for Reducing Leakage Power", ["Krisztian Flautner", "Nam Sung Kim", "Steven M. Martin", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1109/ISCA.2002.1003572", "isca", 2002]], "Jaejin Lee": [["Using a User-Level Memory Thread for Correlation Prefetching", ["Yan Solihin", "Josep Torrellas", "Jaejin Lee"], "https://doi.org/10.1109/ISCA.2002.1003576", "isca", 2002]], "Ilhyun Kim": [["Implementing Optimizations at Decode Time", ["Ilhyun Kim", "Mikko H. Lipasti"], "https://doi.org/10.1109/ISCA.2002.1003580", "isca", 2002]]}