{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732897244566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732897244566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 11:20:44 2024 " "Processing started: Fri Nov 29 11:20:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732897244566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732897244566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project1 -c project1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project1 -c project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732897244566 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732897244726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732897244726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/yoni03/Desktop/project1/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732897248298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732897248298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake_game_top.v 1 1 " "Found 1 design units, including 1 entities, in source file snake_game_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_game_top " "Found entity 1: snake_game_top" {  } { { "snake_game_top.v" "" { Text "C:/Users/yoni03/Desktop/project1/snake_game_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732897248298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732897248298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/yoni03/Desktop/project1/vga_pll.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732897248298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732897248298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/yoni03/Desktop/project1/video_sync_generator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732897248298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732897248298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gridalizer.v 1 1 " "Found 1 design units, including 1 entities, in source file gridalizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 gridalizer " "Found entity 1: gridalizer" {  } { { "gridalizer.v" "" { Text "C:/Users/yoni03/Desktop/project1/gridalizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732897248298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732897248298 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand apple_generator.v(7) " "Verilog HDL Declaration warning at apple_generator.v(7): \"rand\" is SystemVerilog-2005 keyword" {  } { { "apple_generator.v" "" { Text "C:/Users/yoni03/Desktop/project1/apple_generator.v" 7 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1732897248298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apple_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file apple_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 apple_generator " "Found entity 1: apple_generator" {  } { { "apple_generator.v" "" { Text "C:/Users/yoni03/Desktop/project1/apple_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732897248298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732897248298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_and_oneshot.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce_and_oneshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_and_oneshot " "Found entity 1: debounce_and_oneshot" {  } { { "debounce_and_oneshot.v" "" { Text "C:/Users/yoni03/Desktop/project1/debounce_and_oneshot.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732897248298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732897248298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "directionizer.v 1 1 " "Found 1 design units, including 1 entities, in source file directionizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 directionizer " "Found entity 1: directionizer" {  } { { "directionizer.v" "" { Text "C:/Users/yoni03/Desktop/project1/directionizer.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732897248298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732897248298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulser.v 1 1 " "Found 1 design units, including 1 entities, in source file pulser.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulser " "Found entity 1: pulser" {  } { { "pulser.v" "" { Text "C:/Users/yoni03/Desktop/project1/pulser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732897248298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732897248298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_rectangle.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_rectangle.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_rectangle " "Found entity 1: vga_rectangle" {  } { { "vga_rectangle.v" "" { Text "C:/Users/yoni03/Desktop/project1/vga_rectangle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732897248298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732897248298 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "snake_game_top " "Elaborating entity \"snake_game_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732897248470 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 snake_game_top.v(135) " "Verilog HDL assignment warning at snake_game_top.v(135): truncated value with size 32 to match size of target (5)" {  } { { "snake_game_top.v" "" { Text "C:/Users/yoni03/Desktop/project1/snake_game_top.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732897248486 "|snake_game_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 snake_game_top.v(136) " "Verilog HDL assignment warning at snake_game_top.v(136): truncated value with size 32 to match size of target (6)" {  } { { "snake_game_top.v" "" { Text "C:/Users/yoni03/Desktop/project1/snake_game_top.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732897248486 "|snake_game_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 snake_game_top.v(137) " "Verilog HDL assignment warning at snake_game_top.v(137): truncated value with size 32 to match size of target (5)" {  } { { "snake_game_top.v" "" { Text "C:/Users/yoni03/Desktop/project1/snake_game_top.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732897248486 "|snake_game_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 snake_game_top.v(138) " "Verilog HDL assignment warning at snake_game_top.v(138): truncated value with size 32 to match size of target (6)" {  } { { "snake_game_top.v" "" { Text "C:/Users/yoni03/Desktop/project1/snake_game_top.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732897248486 "|snake_game_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 snake_game_top.v(145) " "Verilog HDL assignment warning at snake_game_top.v(145): truncated value with size 32 to match size of target (4)" {  } { { "snake_game_top.v" "" { Text "C:/Users/yoni03/Desktop/project1/snake_game_top.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732897248486 "|snake_game_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_pll:u1 " "Elaborating entity \"vga_pll\" for hierarchy \"vga_pll:u1\"" {  } { { "snake_game_top.v" "u1" { Text "C:/Users/yoni03/Desktop/project1/snake_game_top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732897248486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll:u1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll:u1\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/Users/yoni03/Desktop/project1/vga_pll.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732897248580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll:u1\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll:u1\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/Users/yoni03/Desktop/project1/vga_pll.v" 25 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732897248595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll:u1\|altpll:altpll_component " "Instantiated megafunction \"vga_pll:u1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732897248595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732897248595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732897248595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732897248595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732897248595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732897248595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732897248595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732897248595 ""}  } { { "vga_pll.v" "" { Text "C:/Users/yoni03/Desktop/project1/vga_pll.v" 25 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732897248595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_tps.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_tps.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_tps " "Found entity 1: altpll_tps" {  } { { "db/altpll_tps.tdf" "" { Text "C:/Users/yoni03/Desktop/project1/db/altpll_tps.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732897248642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732897248642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_tps vga_pll:u1\|altpll:altpll_component\|altpll_tps:auto_generated " "Elaborating entity \"altpll_tps\" for hierarchy \"vga_pll:u1\|altpll:altpll_component\|altpll_tps:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732897248642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator video_sync_generator:vga_sync_inst " "Elaborating entity \"video_sync_generator\" for hierarchy \"video_sync_generator:vga_sync_inst\"" {  } { { "snake_game_top.v" "vga_sync_inst" { Text "C:/Users/yoni03/Desktop/project1/snake_game_top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732897248642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(42) " "Verilog HDL assignment warning at video_sync_generator.v(42): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/yoni03/Desktop/project1/video_sync_generator.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732897248658 "|snake_game_top|video_sync_generator:vga_sync_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(45) " "Verilog HDL assignment warning at video_sync_generator.v(45): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/yoni03/Desktop/project1/video_sync_generator.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732897248658 "|snake_game_top|video_sync_generator:vga_sync_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gridalizer gridalizer:grid_inst " "Elaborating entity \"gridalizer\" for hierarchy \"gridalizer:grid_inst\"" {  } { { "snake_game_top.v" "grid_inst" { Text "C:/Users/yoni03/Desktop/project1/snake_game_top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732897248658 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 gridalizer.v(18) " "Verilog HDL assignment warning at gridalizer.v(18): truncated value with size 32 to match size of target (6)" {  } { { "gridalizer.v" "" { Text "C:/Users/yoni03/Desktop/project1/gridalizer.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732897248673 "|snake_game_top|gridalizer:grid_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 gridalizer.v(20) " "Verilog HDL assignment warning at gridalizer.v(20): truncated value with size 32 to match size of target (6)" {  } { { "gridalizer.v" "" { Text "C:/Users/yoni03/Desktop/project1/gridalizer.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732897248673 "|snake_game_top|gridalizer:grid_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 gridalizer.v(23) " "Verilog HDL assignment warning at gridalizer.v(23): truncated value with size 32 to match size of target (5)" {  } { { "gridalizer.v" "" { Text "C:/Users/yoni03/Desktop/project1/gridalizer.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732897248673 "|snake_game_top|gridalizer:grid_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 gridalizer.v(25) " "Verilog HDL assignment warning at gridalizer.v(25): truncated value with size 32 to match size of target (5)" {  } { { "gridalizer.v" "" { Text "C:/Users/yoni03/Desktop/project1/gridalizer.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732897248673 "|snake_game_top|gridalizer:grid_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apple_generator apple_generator:apple_gen_inst " "Elaborating entity \"apple_generator\" for hierarchy \"apple_generator:apple_gen_inst\"" {  } { { "snake_game_top.v" "apple_gen_inst" { Text "C:/Users/yoni03/Desktop/project1/snake_game_top.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732897248673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 apple_generator.v(18) " "Verilog HDL assignment warning at apple_generator.v(18): truncated value with size 32 to match size of target (6)" {  } { { "apple_generator.v" "" { Text "C:/Users/yoni03/Desktop/project1/apple_generator.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732897248673 "|snake_game_top|apple_generator:apple_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 apple_generator.v(19) " "Verilog HDL assignment warning at apple_generator.v(19): truncated value with size 32 to match size of target (5)" {  } { { "apple_generator.v" "" { Text "C:/Users/yoni03/Desktop/project1/apple_generator.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732897248673 "|snake_game_top|apple_generator:apple_gen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_and_oneshot debounce_and_oneshot:debounce_inst_cw " "Elaborating entity \"debounce_and_oneshot\" for hierarchy \"debounce_and_oneshot:debounce_inst_cw\"" {  } { { "snake_game_top.v" "debounce_inst_cw" { Text "C:/Users/yoni03/Desktop/project1/snake_game_top.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732897248673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "directionizer directionizer:dir_inst " "Elaborating entity \"directionizer\" for hierarchy \"directionizer:dir_inst\"" {  } { { "snake_game_top.v" "dir_inst" { Text "C:/Users/yoni03/Desktop/project1/snake_game_top.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732897248689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulser pulser:pulser_inst " "Elaborating entity \"pulser\" for hierarchy \"pulser:pulser_inst\"" {  } { { "snake_game_top.v" "pulser_inst" { Text "C:/Users/yoni03/Desktop/project1/snake_game_top.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732897248689 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 pulser.v(27) " "Verilog HDL assignment warning at pulser.v(27): truncated value with size 32 to match size of target (26)" {  } { { "pulser.v" "" { Text "C:/Users/yoni03/Desktop/project1/pulser.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732897248689 "|snake_game_top|pulser:pulser_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_rectangle vga_rectangle:vga_rect_inst " "Elaborating entity \"vga_rectangle\" for hierarchy \"vga_rectangle:vga_rect_inst\"" {  } { { "snake_game_top.v" "vga_rect_inst" { Text "C:/Users/yoni03/Desktop/project1/snake_game_top.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732897248689 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "grid_x\[6\] " "Net \"grid_x\[6\]\" is missing source, defaulting to GND" {  } { { "snake_game_top.v" "grid_x\[6\]" { Text "C:/Users/yoni03/Desktop/project1/snake_game_top.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1732897248720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "grid_y\[5\] " "Net \"grid_y\[5\]\" is missing source, defaulting to GND" {  } { { "snake_game_top.v" "grid_y\[5\]" { Text "C:/Users/yoni03/Desktop/project1/snake_game_top.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1732897248720 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1732897248720 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "grid_x\[6\] " "Net \"grid_x\[6\]\" is missing source, defaulting to GND" {  } { { "snake_game_top.v" "grid_x\[6\]" { Text "C:/Users/yoni03/Desktop/project1/snake_game_top.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1732897248720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "grid_y\[5\] " "Net \"grid_y\[5\]\" is missing source, defaulting to GND" {  } { { "snake_game_top.v" "grid_y\[5\]" { Text "C:/Users/yoni03/Desktop/project1/snake_game_top.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1732897248720 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1732897248720 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk altpll_component 1 6 " "Port \"clk\" on the entity instantiation of \"altpll_component\" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "vga_pll.v" "altpll_component" { Text "C:/Users/yoni03/Desktop/project1/vga_pll.v" 25 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1732897248720 "|snake_game_top|vga_pll:u1|altpll:altpll_component"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "grid_x\[6\] " "Net \"grid_x\[6\]\" is missing source, defaulting to GND" {  } { { "snake_game_top.v" "grid_x\[6\]" { Text "C:/Users/yoni03/Desktop/project1/snake_game_top.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1732897248720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "grid_y\[5\] " "Net \"grid_y\[5\]\" is missing source, defaulting to GND" {  } { { "snake_game_top.v" "grid_y\[5\]" { Text "C:/Users/yoni03/Desktop/project1/snake_game_top.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1732897248720 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1732897248720 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "apple_generator:apple_gen_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"apple_generator:apple_gen_inst\|Mod0\"" {  } { { "apple_generator.v" "Mod0" { Text "C:/Users/yoni03/Desktop/project1/apple_generator.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732897248923 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "apple_generator:apple_gen_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"apple_generator:apple_gen_inst\|Mod1\"" {  } { { "apple_generator.v" "Mod1" { Text "C:/Users/yoni03/Desktop/project1/apple_generator.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732897248923 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1732897248923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "apple_generator:apple_gen_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"apple_generator:apple_gen_inst\|lpm_divide:Mod0\"" {  } { { "apple_generator.v" "" { Text "C:/Users/yoni03/Desktop/project1/apple_generator.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732897248970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "apple_generator:apple_gen_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"apple_generator:apple_gen_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732897248970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732897248970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732897248970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732897248970 ""}  } { { "apple_generator.v" "" { Text "C:/Users/yoni03/Desktop/project1/apple_generator.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732897248970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekl " "Found entity 1: lpm_divide_ekl" {  } { { "db/lpm_divide_ekl.tdf" "" { Text "C:/Users/yoni03/Desktop/project1/db/lpm_divide_ekl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732897249002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732897249002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/Users/yoni03/Desktop/project1/db/sign_div_unsign_dkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732897249002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732897249002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4fe " "Found entity 1: alt_u_div_4fe" {  } { { "db/alt_u_div_4fe.tdf" "" { Text "C:/Users/yoni03/Desktop/project1/db/alt_u_div_4fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732897249017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732897249017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/yoni03/Desktop/project1/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732897249048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732897249048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/yoni03/Desktop/project1/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732897249080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732897249080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "apple_generator:apple_gen_inst\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"apple_generator:apple_gen_inst\|lpm_divide:Mod1\"" {  } { { "apple_generator.v" "" { Text "C:/Users/yoni03/Desktop/project1/apple_generator.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732897249111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "apple_generator:apple_gen_inst\|lpm_divide:Mod1 " "Instantiated megafunction \"apple_generator:apple_gen_inst\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732897249111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732897249111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732897249111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732897249111 ""}  } { { "apple_generator.v" "" { Text "C:/Users/yoni03/Desktop/project1/apple_generator.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732897249111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkl " "Found entity 1: lpm_divide_dkl" {  } { { "db/lpm_divide_dkl.tdf" "" { Text "C:/Users/yoni03/Desktop/project1/db/lpm_divide_dkl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732897249127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732897249127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/Users/yoni03/Desktop/project1/db/sign_div_unsign_ckh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732897249142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732897249142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2fe " "Found entity 1: alt_u_div_2fe" {  } { { "db/alt_u_div_2fe.tdf" "" { Text "C:/Users/yoni03/Desktop/project1/db/alt_u_div_2fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732897249158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732897249158 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1732897249252 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "directionizer.v" "" { Text "C:/Users/yoni03/Desktop/project1/directionizer.v" 71 -1 0 } } { "snake_game_top.v" "" { Text "C:/Users/yoni03/Desktop/project1/snake_game_top.v" 127 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1732897249252 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1732897249252 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_rectangle:vga_rect_inst\|CurAppleX\[0\] vga_rectangle:vga_rect_inst\|CurAppleX\[0\]~_emulated vga_rectangle:vga_rect_inst\|CurAppleX\[0\]~1 " "Register \"vga_rectangle:vga_rect_inst\|CurAppleX\[0\]\" is converted into an equivalent circuit using register \"vga_rectangle:vga_rect_inst\|CurAppleX\[0\]~_emulated\" and latch \"vga_rectangle:vga_rect_inst\|CurAppleX\[0\]~1\"" {  } { { "vga_rectangle.v" "" { Text "C:/Users/yoni03/Desktop/project1/vga_rectangle.v" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732897249252 "|snake_game_top|vga_rectangle:vga_rect_inst|CurAppleX[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_rectangle:vga_rect_inst\|CurAppleX\[1\] vga_rectangle:vga_rect_inst\|CurAppleX\[1\]~_emulated vga_rectangle:vga_rect_inst\|CurAppleX\[1\]~5 " "Register \"vga_rectangle:vga_rect_inst\|CurAppleX\[1\]\" is converted into an equivalent circuit using register \"vga_rectangle:vga_rect_inst\|CurAppleX\[1\]~_emulated\" and latch \"vga_rectangle:vga_rect_inst\|CurAppleX\[1\]~5\"" {  } { { "vga_rectangle.v" "" { Text "C:/Users/yoni03/Desktop/project1/vga_rectangle.v" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732897249252 "|snake_game_top|vga_rectangle:vga_rect_inst|CurAppleX[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_rectangle:vga_rect_inst\|CurAppleX\[2\] vga_rectangle:vga_rect_inst\|CurAppleX\[2\]~_emulated vga_rectangle:vga_rect_inst\|CurAppleX\[2\]~9 " "Register \"vga_rectangle:vga_rect_inst\|CurAppleX\[2\]\" is converted into an equivalent circuit using register \"vga_rectangle:vga_rect_inst\|CurAppleX\[2\]~_emulated\" and latch \"vga_rectangle:vga_rect_inst\|CurAppleX\[2\]~9\"" {  } { { "vga_rectangle.v" "" { Text "C:/Users/yoni03/Desktop/project1/vga_rectangle.v" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732897249252 "|snake_game_top|vga_rectangle:vga_rect_inst|CurAppleX[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_rectangle:vga_rect_inst\|CurAppleX\[3\] vga_rectangle:vga_rect_inst\|CurAppleX\[3\]~_emulated vga_rectangle:vga_rect_inst\|CurAppleX\[3\]~13 " "Register \"vga_rectangle:vga_rect_inst\|CurAppleX\[3\]\" is converted into an equivalent circuit using register \"vga_rectangle:vga_rect_inst\|CurAppleX\[3\]~_emulated\" and latch \"vga_rectangle:vga_rect_inst\|CurAppleX\[3\]~13\"" {  } { { "vga_rectangle.v" "" { Text "C:/Users/yoni03/Desktop/project1/vga_rectangle.v" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732897249252 "|snake_game_top|vga_rectangle:vga_rect_inst|CurAppleX[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_rectangle:vga_rect_inst\|CurAppleX\[4\] vga_rectangle:vga_rect_inst\|CurAppleX\[4\]~_emulated vga_rectangle:vga_rect_inst\|CurAppleX\[4\]~17 " "Register \"vga_rectangle:vga_rect_inst\|CurAppleX\[4\]\" is converted into an equivalent circuit using register \"vga_rectangle:vga_rect_inst\|CurAppleX\[4\]~_emulated\" and latch \"vga_rectangle:vga_rect_inst\|CurAppleX\[4\]~17\"" {  } { { "vga_rectangle.v" "" { Text "C:/Users/yoni03/Desktop/project1/vga_rectangle.v" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732897249252 "|snake_game_top|vga_rectangle:vga_rect_inst|CurAppleX[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_rectangle:vga_rect_inst\|CurAppleX\[5\] vga_rectangle:vga_rect_inst\|CurAppleX\[5\]~_emulated vga_rectangle:vga_rect_inst\|CurAppleX\[5\]~21 " "Register \"vga_rectangle:vga_rect_inst\|CurAppleX\[5\]\" is converted into an equivalent circuit using register \"vga_rectangle:vga_rect_inst\|CurAppleX\[5\]~_emulated\" and latch \"vga_rectangle:vga_rect_inst\|CurAppleX\[5\]~21\"" {  } { { "vga_rectangle.v" "" { Text "C:/Users/yoni03/Desktop/project1/vga_rectangle.v" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732897249252 "|snake_game_top|vga_rectangle:vga_rect_inst|CurAppleX[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_rectangle:vga_rect_inst\|CurAppleY\[0\] vga_rectangle:vga_rect_inst\|CurAppleY\[0\]~_emulated vga_rectangle:vga_rect_inst\|CurAppleX\[0\]~1 " "Register \"vga_rectangle:vga_rect_inst\|CurAppleY\[0\]\" is converted into an equivalent circuit using register \"vga_rectangle:vga_rect_inst\|CurAppleY\[0\]~_emulated\" and latch \"vga_rectangle:vga_rect_inst\|CurAppleX\[0\]~1\"" {  } { { "vga_rectangle.v" "" { Text "C:/Users/yoni03/Desktop/project1/vga_rectangle.v" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732897249252 "|snake_game_top|vga_rectangle:vga_rect_inst|CurAppleY[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_rectangle:vga_rect_inst\|CurAppleY\[1\] vga_rectangle:vga_rect_inst\|CurAppleY\[1\]~_emulated vga_rectangle:vga_rect_inst\|CurAppleY\[1\]~3 " "Register \"vga_rectangle:vga_rect_inst\|CurAppleY\[1\]\" is converted into an equivalent circuit using register \"vga_rectangle:vga_rect_inst\|CurAppleY\[1\]~_emulated\" and latch \"vga_rectangle:vga_rect_inst\|CurAppleY\[1\]~3\"" {  } { { "vga_rectangle.v" "" { Text "C:/Users/yoni03/Desktop/project1/vga_rectangle.v" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732897249252 "|snake_game_top|vga_rectangle:vga_rect_inst|CurAppleY[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_rectangle:vga_rect_inst\|CurAppleY\[2\] vga_rectangle:vga_rect_inst\|CurAppleY\[2\]~_emulated vga_rectangle:vga_rect_inst\|CurAppleY\[2\]~7 " "Register \"vga_rectangle:vga_rect_inst\|CurAppleY\[2\]\" is converted into an equivalent circuit using register \"vga_rectangle:vga_rect_inst\|CurAppleY\[2\]~_emulated\" and latch \"vga_rectangle:vga_rect_inst\|CurAppleY\[2\]~7\"" {  } { { "vga_rectangle.v" "" { Text "C:/Users/yoni03/Desktop/project1/vga_rectangle.v" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732897249252 "|snake_game_top|vga_rectangle:vga_rect_inst|CurAppleY[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_rectangle:vga_rect_inst\|CurAppleY\[3\] vga_rectangle:vga_rect_inst\|CurAppleY\[3\]~_emulated vga_rectangle:vga_rect_inst\|CurAppleY\[3\]~11 " "Register \"vga_rectangle:vga_rect_inst\|CurAppleY\[3\]\" is converted into an equivalent circuit using register \"vga_rectangle:vga_rect_inst\|CurAppleY\[3\]~_emulated\" and latch \"vga_rectangle:vga_rect_inst\|CurAppleY\[3\]~11\"" {  } { { "vga_rectangle.v" "" { Text "C:/Users/yoni03/Desktop/project1/vga_rectangle.v" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732897249252 "|snake_game_top|vga_rectangle:vga_rect_inst|CurAppleY[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_rectangle:vga_rect_inst\|CurAppleY\[4\] vga_rectangle:vga_rect_inst\|CurAppleY\[4\]~_emulated vga_rectangle:vga_rect_inst\|CurAppleY\[4\]~15 " "Register \"vga_rectangle:vga_rect_inst\|CurAppleY\[4\]\" is converted into an equivalent circuit using register \"vga_rectangle:vga_rect_inst\|CurAppleY\[4\]~_emulated\" and latch \"vga_rectangle:vga_rect_inst\|CurAppleY\[4\]~15\"" {  } { { "vga_rectangle.v" "" { Text "C:/Users/yoni03/Desktop/project1/vga_rectangle.v" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732897249252 "|snake_game_top|vga_rectangle:vga_rect_inst|CurAppleY[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1732897249252 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732897249345 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732897249892 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732897249892 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "446 " "Implemented 446 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732897250017 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732897250017 ""} { "Info" "ICUT_CUT_TM_LCELLS" "427 " "Implemented 427 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732897250017 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1732897250017 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732897250017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732897250033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 11:20:50 2024 " "Processing ended: Fri Nov 29 11:20:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732897250033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732897250033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732897250033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732897250033 ""}
