`timescale 1ns/1ns
module Mem_Stage(
  input clk, rst,
	input WB_EN,
	input MEM_R_EN,
	input MEM_W_EN,
	input [31:0]ALU_Res,
	input [31:0]Val_Rm,
	input [3:0] Dest,
	output [31:0] mem_out
);

    

	reg [31:0]memory[0:64000];
	
    always @(posedge clk) begin 
		if (MEM_W_EN == 1'b1)
			memory[(ALU_Res - 32'd1024) >> 2] <= Val_Rm;
		end 
	assign mem_out = (MEM_R_EN) ? memory[(ALU_Res - 32'd1024) >> 2] :32'd0;	
	
endmodule
