
19:00:22 Build Finished (took 7s.477ms)

Nothing to build in platform 'Zybo_System'

19:00:25 **** Incremental Build of configuration Debug for project Zybo_System_app ****
make all 
make --no-print-directory pre-build
a9-linaro-pre-build-step
 
make --no-print-directory main-build
Building file: ../src/GPIO.cpp
Invoking: ARM v7 g++ compiler
arm-none-eabi-g++ -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/GPIO.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/sw/Zybo_System/standalone_ps7_cortexa9_0/bspinclude/include -MMD -MP -MF"src/GPIO.d" -MT"src/GPIO.o" -o "src/GPIO.o" "../src/GPIO.cpp"
Finished building: ../src/GPIO.cpp
 
Building file: ../src/Interrupts.cpp
Invoking: ARM v7 g++ compiler
arm-none-eabi-g++ -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/Interrupts.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/sw/Zybo_System/standalone_ps7_cortexa9_0/bspinclude/include -MMD -MP -MF"src/Interrupts.d" -MT"src/Interrupts.o" -o "src/Interrupts.o" "../src/Interrupts.cpp"
Finished building: ../src/Interrupts.cpp
 
Building file: ../src/LCD.cpp
Invoking: ARM v7 g++ compiler
arm-none-eabi-g++ -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/LCD.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/sw/Zybo_System/standalone_ps7_cortexa9_0/bspinclude/include -MMD -MP -MF"src/LCD.d" -MT"src/LCD.o" -o "src/LCD.o" "../src/LCD.cpp"
Finished building: ../src/LCD.cpp
 
Building file: ../src/PS2.cpp
Invoking: ARM v7 g++ compiler
arm-none-eabi-g++ -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/PS2.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/sw/Zybo_System/standalone_ps7_cortexa9_0/bspinclude/include -MMD -MP -MF"src/PS2.d" -MT"src/PS2.o" -o "src/PS2.o" "../src/PS2.cpp"
Finished building: ../src/PS2.cpp
 
Building file: ../src/main.cpp
Invoking: ARM v7 g++ compiler
arm-none-eabi-g++ -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/main.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/sw/Zybo_System/standalone_ps7_cortexa9_0/bspinclude/include -MMD -MP -MF"src/main.d" -MT"src/main.o" -o "src/main.o" "../src/main.cpp"
Finished building: ../src/main.cpp
 
Building target: Zybo_System_app.elf
Invoking: ARM v7 g++ linker
arm-none-eabi-g++ -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -L/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/sw/Zybo_System/standalone_ps7_cortexa9_0/bsplib/lib -o "Zybo_System_app.elf"  ./src/GPIO.o ./src/Interrupts.o ./src/LCD.o ./src/PS2.o ./src/main.o   -Wl,--start-group,-lxil,-lgcc,-lc,-lstdc++,--end-group
Finished building target: Zybo_System_app.elf
 
Invoking: ARM v7 Print Size
arm-none-eabi-size Zybo_System_app.elf  |tee "Zybo_System_app.elf.size"
   text	   data	    bss	    dec	    hex	filename
 563719	   3644	  29208	 596571	  91a5b	Zybo_System_app.elf
Finished building: Zybo_System_app.elf.size
 
19:00:32 **** Incremental Build of configuration Debug for project Zybo_System_system ****
make all 
Generating bif file for the system project
Executing command '::scw::generate_bif -xpfm /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/Zybo_System.xpfm -domains standalone_ps7_cortexa9_0 -bifpath /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/Debug/system.bif' on XSCT
sdcard_gen --xpfm /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/Zybo_System.xpfm --sys_config Zybo_System --bif /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/Debug/system.bif --bitstream /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit --elf /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf,ps7_cortexa9_0
creating BOOT.BIN using /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
Running /tools/Xilinx/Vitis/2022.1/bin/bootgen  -image /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN
