<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file modulator_impl1.ncd.
Design name: Modulator
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Jul 21 04:46:24 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Modulator_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1.ncd Modulator_impl1.prf 
Design file:     modulator_impl1.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   98.270MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 9.824ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_38  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_22  (to ipClk_c +)

   Delay:              10.099ns  (14.3% logic, 85.7% route), 6 logic levels.

 Constraint Details:

     10.099ns physical path delay NCO1/Sine/SLICE_227 to NCO1/Sine/SLICE_209 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 9.824ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_227 to NCO1/Sine/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R19C18B.CLK to     R19C18B.Q0 NCO1/Sine/SLICE_227 (from ipClk_c)
ROUTE       966     7.692     R19C18B.Q0 to      R3C12D.M0 NCO1/Sine/rom_addr_r_7
MTOOFX_DEL  ---     0.243      R3C12D.M0 to    R3C12D.OFX0 NCO1/Sine/SLICE_793
ROUTE         1     0.000    R3C12D.OFX0 to     R3C12D.FXA NCO1/Sine/triglut_1_1_22_1_0_0_f5a
FXTOOFX_DE  ---     0.145     R3C12D.FXA to    R3C12D.OFX1 NCO1/Sine/SLICE_793
ROUTE         1     0.000    R3C12D.OFX1 to     R3C12C.FXA NCO1/Sine/triglut_1_1_22_1_0_f5a
FXTOOFX_DE  ---     0.145     R3C12C.FXA to    R3C12C.OFX1 NCO1/Sine/SLICE_794
ROUTE         1     0.000    R3C12C.OFX1 to     R3C12A.FXB NCO1/Sine/triglut_1_1_22_1_f5b
FXTOOFX_DE  ---     0.145     R3C12A.FXB to    R3C12A.OFX1 NCO1/Sine/SLICE_796
ROUTE         1     0.967    R3C12A.OFX1 to      R4C13B.C0 NCO1/Sine/mdL0_13_1
CTOOFX_DEL  ---     0.399      R4C13B.C0 to    R4C13B.OFX0 NCO1/Sine/SLICE_209
ROUTE         1     0.000    R4C13B.OFX0 to     R4C13B.DI0 NCO1/Sine/Sine_4_ffin (to ipClk_c)
                  --------
                   10.099   (14.3% logic, 85.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     1.059       21.PADDI to    R19C18B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     1.059       21.PADDI to     R4C13B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.824ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_38  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_22  (to ipClk_c +)

   Delay:              10.099ns  (14.3% logic, 85.7% route), 6 logic levels.

 Constraint Details:

     10.099ns physical path delay NCO1/Sine/SLICE_227 to NCO1/Sine/SLICE_209 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 9.824ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_227 to NCO1/Sine/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R19C18B.CLK to     R19C18B.Q0 NCO1/Sine/SLICE_227 (from ipClk_c)
ROUTE       966     7.692     R19C18B.Q0 to      R3C12C.M0 NCO1/Sine/rom_addr_r_7
MTOOFX_DEL  ---     0.243      R3C12C.M0 to    R3C12C.OFX0 NCO1/Sine/SLICE_794
ROUTE         1     0.000    R3C12C.OFX0 to     R3C12D.FXB NCO1/Sine/triglut_1_1_22_1_0_1_f5b
FXTOOFX_DE  ---     0.145     R3C12D.FXB to    R3C12D.OFX1 NCO1/Sine/SLICE_793
ROUTE         1     0.000    R3C12D.OFX1 to     R3C12C.FXA NCO1/Sine/triglut_1_1_22_1_0_f5a
FXTOOFX_DE  ---     0.145     R3C12C.FXA to    R3C12C.OFX1 NCO1/Sine/SLICE_794
ROUTE         1     0.000    R3C12C.OFX1 to     R3C12A.FXB NCO1/Sine/triglut_1_1_22_1_f5b
FXTOOFX_DE  ---     0.145     R3C12A.FXB to    R3C12A.OFX1 NCO1/Sine/SLICE_796
ROUTE         1     0.967    R3C12A.OFX1 to      R4C13B.C0 NCO1/Sine/mdL0_13_1
CTOOFX_DEL  ---     0.399      R4C13B.C0 to    R4C13B.OFX0 NCO1/Sine/SLICE_209
ROUTE         1     0.000    R4C13B.OFX0 to     R4C13B.DI0 NCO1/Sine/Sine_4_ffin (to ipClk_c)
                  --------
                   10.099   (14.3% logic, 85.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     1.059       21.PADDI to    R19C18B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     1.059       21.PADDI to     R4C13B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.971ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_38  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_22  (to ipClk_c +)

   Delay:               9.952ns  (14.5% logic, 85.5% route), 6 logic levels.

 Constraint Details:

      9.952ns physical path delay NCO1/Sine/SLICE_227 to NCO1/Sine/SLICE_209 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 9.971ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_227 to NCO1/Sine/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R19C18B.CLK to     R19C18B.Q0 NCO1/Sine/SLICE_227 (from ipClk_c)
ROUTE       966     7.425     R19C18B.Q0 to      R3C14D.M0 NCO1/Sine/rom_addr_r_7
MTOOFX_DEL  ---     0.243      R3C14D.M0 to    R3C14D.OFX0 NCO1/Sine/SLICE_1337
ROUTE         1     0.000    R3C14D.OFX0 to     R3C14D.FXA NCO1/Sine/triglut_1_3_22_1_0_0_f5a
FXTOOFX_DE  ---     0.145     R3C14D.FXA to    R3C14D.OFX1 NCO1/Sine/SLICE_1337
ROUTE         1     0.000    R3C14D.OFX1 to     R3C14C.FXA NCO1/Sine/triglut_1_3_22_1_0_f5a
FXTOOFX_DE  ---     0.145     R3C14C.FXA to    R3C14C.OFX1 NCO1/Sine/SLICE_1338
ROUTE         1     0.000    R3C14C.OFX1 to     R3C14A.FXB NCO1/Sine/triglut_1_3_22_1_f5b
FXTOOFX_DE  ---     0.145     R3C14A.FXB to    R3C14A.OFX1 NCO1/Sine/SLICE_1340
ROUTE         1     1.087    R3C14A.OFX1 to      R4C13B.B1 NCO1/Sine/mdL0_13_3
CTOOFX_DEL  ---     0.399      R4C13B.B1 to    R4C13B.OFX0 NCO1/Sine/SLICE_209
ROUTE         1     0.000    R4C13B.OFX0 to     R4C13B.DI0 NCO1/Sine/Sine_4_ffin (to ipClk_c)
                  --------
                    9.952   (14.5% logic, 85.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     1.059       21.PADDI to    R19C18B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     1.059       21.PADDI to     R4C13B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.980ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_38  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_22  (to ipClk_c +)

   Delay:               9.943ns  (14.5% logic, 85.5% route), 6 logic levels.

 Constraint Details:

      9.943ns physical path delay NCO1/Sine/SLICE_227 to NCO1/Sine/SLICE_209 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 9.980ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_227 to NCO1/Sine/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R19C18B.CLK to     R19C18B.Q0 NCO1/Sine/SLICE_227 (from ipClk_c)
ROUTE       966     7.416     R19C18B.Q0 to      R3C14B.M0 NCO1/Sine/rom_addr_r_7
MTOOFX_DEL  ---     0.243      R3C14B.M0 to    R3C14B.OFX0 NCO1/Sine/SLICE_1339
ROUTE         1     0.000    R3C14B.OFX0 to     R3C14B.FXA NCO1/Sine/triglut_1_3_22_1_1_0_f5a
FXTOOFX_DE  ---     0.145     R3C14B.FXA to    R3C14B.OFX1 NCO1/Sine/SLICE_1339
ROUTE         1     0.000    R3C14B.OFX1 to     R3C14C.FXB NCO1/Sine/triglut_1_3_22_1_1_f5b
FXTOOFX_DE  ---     0.145     R3C14C.FXB to    R3C14C.OFX1 NCO1/Sine/SLICE_1338
ROUTE         1     0.000    R3C14C.OFX1 to     R3C14A.FXB NCO1/Sine/triglut_1_3_22_1_f5b
FXTOOFX_DE  ---     0.145     R3C14A.FXB to    R3C14A.OFX1 NCO1/Sine/SLICE_1340
ROUTE         1     1.087    R3C14A.OFX1 to      R4C13B.B1 NCO1/Sine/mdL0_13_3
CTOOFX_DEL  ---     0.399      R4C13B.B1 to    R4C13B.OFX0 NCO1/Sine/SLICE_209
ROUTE         1     0.000    R4C13B.OFX0 to     R4C13B.DI0 NCO1/Sine/Sine_4_ffin (to ipClk_c)
                  --------
                    9.943   (14.5% logic, 85.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     1.059       21.PADDI to    R19C18B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     1.059       21.PADDI to     R4C13B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.091ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_38  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_22  (to ipClk_c +)

   Delay:               9.832ns  (14.6% logic, 85.4% route), 6 logic levels.

 Constraint Details:

      9.832ns physical path delay NCO1/Sine/SLICE_227 to NCO1/Sine/SLICE_209 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.091ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_227 to NCO1/Sine/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R19C18B.CLK to     R19C18B.Q0 NCO1/Sine/SLICE_227 (from ipClk_c)
ROUTE       966     7.425     R19C18B.Q0 to      R3C13D.M0 NCO1/Sine/rom_addr_r_7
MTOOFX_DEL  ---     0.243      R3C13D.M0 to    R3C13D.OFX0 NCO1/Sine/SLICE_789
ROUTE         1     0.000    R3C13D.OFX0 to     R3C13D.FXA NCO1/Sine/triglut_1_1_22_0_0_0_f5a
FXTOOFX_DE  ---     0.145     R3C13D.FXA to    R3C13D.OFX1 NCO1/Sine/SLICE_789
ROUTE         1     0.000    R3C13D.OFX1 to     R3C13C.FXA NCO1/Sine/triglut_1_1_22_0_0_f5a
FXTOOFX_DE  ---     0.145     R3C13C.FXA to    R3C13C.OFX1 NCO1/Sine/SLICE_790
ROUTE         1     0.000    R3C13C.OFX1 to     R3C12A.FXA NCO1/Sine/triglut_1_1_22_0_f5a
FXTOOFX_DE  ---     0.145     R3C12A.FXA to    R3C12A.OFX1 NCO1/Sine/SLICE_796
ROUTE         1     0.967    R3C12A.OFX1 to      R4C13B.C0 NCO1/Sine/mdL0_13_1
CTOOFX_DEL  ---     0.399      R4C13B.C0 to    R4C13B.OFX0 NCO1/Sine/SLICE_209
ROUTE         1     0.000    R4C13B.OFX0 to     R4C13B.DI0 NCO1/Sine/Sine_4_ffin (to ipClk_c)
                  --------
                    9.832   (14.6% logic, 85.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     1.059       21.PADDI to    R19C18B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     1.059       21.PADDI to     R4C13B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.154ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_38  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_33  (to ipClk_c +)

   Delay:               9.769ns  (16.3% logic, 83.7% route), 6 logic levels.

 Constraint Details:

      9.769ns physical path delay NCO1/Sine/SLICE_227 to NCO1/Sine/SLICE_220 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.154ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_227 to NCO1/Sine/SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R19C18B.CLK to     R19C18B.Q0 NCO1/Sine/SLICE_227 (from ipClk_c)
ROUTE       966     7.147     R19C18B.Q0 to      R2C17C.A0 NCO1/Sine/rom_addr_r_7
CTOOFX_DEL  ---     0.399      R2C17C.A0 to    R2C17C.OFX0 NCO1/Sine/SLICE_702
ROUTE         1     0.000    R2C17C.OFX0 to     R2C17D.FXB NCO1/Sine/triglut_1_1_33_0_0_1_f5b
FXTOOFX_DE  ---     0.145     R2C17D.FXB to    R2C17D.OFX1 NCO1/Sine/SLICE_701
ROUTE         1     0.000    R2C17D.OFX1 to     R2C17C.FXA NCO1/Sine/triglut_1_1_33_0_0_f5a
FXTOOFX_DE  ---     0.145     R2C17C.FXA to    R2C17C.OFX1 NCO1/Sine/SLICE_702
ROUTE         1     0.000    R2C17C.OFX1 to     R2C16A.FXA NCO1/Sine/triglut_1_1_33_0_f5a
FXTOOFX_DE  ---     0.145     R2C16A.FXA to    R2C16A.OFX1 NCO1/Sine/SLICE_708
ROUTE         1     1.026    R2C16A.OFX1 to      R4C16B.A0 NCO1/Sine/mdL0_2_1
CTOOFX_DEL  ---     0.399      R4C16B.A0 to    R4C16B.OFX0 NCO1/Sine/SLICE_220
ROUTE         1     0.000    R4C16B.OFX0 to     R4C16B.DI0 NCO1/Sine/Sine_15_ffin (to ipClk_c)
                  --------
                    9.769   (16.3% logic, 83.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     1.059       21.PADDI to    R19C18B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     1.059       21.PADDI to     R4C16B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.238ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_38  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_22  (to ipClk_c +)

   Delay:               9.685ns  (14.9% logic, 85.1% route), 6 logic levels.

 Constraint Details:

      9.685ns physical path delay NCO1/Sine/SLICE_227 to NCO1/Sine/SLICE_209 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.238ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_227 to NCO1/Sine/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R19C18B.CLK to     R19C18B.Q0 NCO1/Sine/SLICE_227 (from ipClk_c)
ROUTE       966     7.158     R19C18B.Q0 to      R3C15B.M0 NCO1/Sine/rom_addr_r_7
MTOOFX_DEL  ---     0.243      R3C15B.M0 to    R3C15B.OFX0 NCO1/Sine/SLICE_1335
ROUTE         1     0.000    R3C15B.OFX0 to     R3C15B.FXA NCO1/Sine/triglut_1_3_22_0_1_0_f5a
FXTOOFX_DE  ---     0.145     R3C15B.FXA to    R3C15B.OFX1 NCO1/Sine/SLICE_1335
ROUTE         1     0.000    R3C15B.OFX1 to     R3C15C.FXB NCO1/Sine/triglut_1_3_22_0_1_f5b
FXTOOFX_DE  ---     0.145     R3C15C.FXB to    R3C15C.OFX1 NCO1/Sine/SLICE_1334
ROUTE         1     0.000    R3C15C.OFX1 to     R3C14A.FXA NCO1/Sine/triglut_1_3_22_0_f5a
FXTOOFX_DE  ---     0.145     R3C14A.FXA to    R3C14A.OFX1 NCO1/Sine/SLICE_1340
ROUTE         1     1.087    R3C14A.OFX1 to      R4C13B.B1 NCO1/Sine/mdL0_13_3
CTOOFX_DEL  ---     0.399      R4C13B.B1 to    R4C13B.OFX0 NCO1/Sine/SLICE_209
ROUTE         1     0.000    R4C13B.OFX0 to     R4C13B.DI0 NCO1/Sine/Sine_4_ffin (to ipClk_c)
                  --------
                    9.685   (14.9% logic, 85.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     1.059       21.PADDI to    R19C18B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     1.059       21.PADDI to     R4C13B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.566ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_38  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_33  (to ipClk_c +)

   Delay:               9.357ns  (15.4% logic, 84.6% route), 6 logic levels.

 Constraint Details:

      9.357ns physical path delay NCO1/Sine/SLICE_227 to NCO1/Sine/SLICE_220 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.566ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_227 to NCO1/Sine/SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R19C18B.CLK to     R19C18B.Q0 NCO1/Sine/SLICE_227 (from ipClk_c)
ROUTE       966     6.891     R19C18B.Q0 to      R2C17D.M0 NCO1/Sine/rom_addr_r_7
MTOOFX_DEL  ---     0.243      R2C17D.M0 to    R2C17D.OFX0 NCO1/Sine/SLICE_701
ROUTE         1     0.000    R2C17D.OFX0 to     R2C17D.FXA NCO1/Sine/triglut_1_1_33_0_0_0_f5a
FXTOOFX_DE  ---     0.145     R2C17D.FXA to    R2C17D.OFX1 NCO1/Sine/SLICE_701
ROUTE         1     0.000    R2C17D.OFX1 to     R2C17C.FXA NCO1/Sine/triglut_1_1_33_0_0_f5a
FXTOOFX_DE  ---     0.145     R2C17C.FXA to    R2C17C.OFX1 NCO1/Sine/SLICE_702
ROUTE         1     0.000    R2C17C.OFX1 to     R2C16A.FXA NCO1/Sine/triglut_1_1_33_0_f5a
FXTOOFX_DE  ---     0.145     R2C16A.FXA to    R2C16A.OFX1 NCO1/Sine/SLICE_708
ROUTE         1     1.026    R2C16A.OFX1 to      R4C16B.A0 NCO1/Sine/mdL0_2_1
CTOOFX_DEL  ---     0.399      R4C16B.A0 to    R4C16B.OFX0 NCO1/Sine/SLICE_220
ROUTE         1     0.000    R4C16B.OFX0 to     R4C16B.DI0 NCO1/Sine/Sine_15_ffin (to ipClk_c)
                  --------
                    9.357   (15.4% logic, 84.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     1.059       21.PADDI to    R19C18B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     1.059       21.PADDI to     R4C16B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.714ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_38  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_33  (to ipClk_c +)

   Delay:               9.209ns  (14.0% logic, 86.0% route), 5 logic levels.

 Constraint Details:

      9.209ns physical path delay NCO1/Sine/SLICE_227 to NCO1/Sine/SLICE_220 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.714ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_227 to NCO1/Sine/SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R19C18B.CLK to     R19C18B.Q0 NCO1/Sine/SLICE_227 (from ipClk_c)
ROUTE       966     6.891     R19C18B.Q0 to      R2C17B.M1 NCO1/Sine/rom_addr_r_7
MTOOFX_DEL  ---     0.240      R2C17B.M1 to    R2C17B.OFX1 NCO1/Sine/SLICE_703
ROUTE         1     0.000    R2C17B.OFX1 to     R2C17C.FXB NCO1/Sine/triglut_1_1_33_0_1_f5b
FXTOOFX_DE  ---     0.145     R2C17C.FXB to    R2C17C.OFX1 NCO1/Sine/SLICE_702
ROUTE         1     0.000    R2C17C.OFX1 to     R2C16A.FXA NCO1/Sine/triglut_1_1_33_0_f5a
FXTOOFX_DE  ---     0.145     R2C16A.FXA to    R2C16A.OFX1 NCO1/Sine/SLICE_708
ROUTE         1     1.026    R2C16A.OFX1 to      R4C16B.A0 NCO1/Sine/mdL0_2_1
CTOOFX_DEL  ---     0.399      R4C16B.A0 to    R4C16B.OFX0 NCO1/Sine/SLICE_220
ROUTE         1     0.000    R4C16B.OFX0 to     R4C16B.DI0 NCO1/Sine/Sine_15_ffin (to ipClk_c)
                  --------
                    9.209   (14.0% logic, 86.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     1.059       21.PADDI to    R19C18B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     1.059       21.PADDI to     R4C16B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.781ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_38  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_22  (to ipClk_c +)

   Delay:               9.142ns  (15.8% logic, 84.2% route), 6 logic levels.

 Constraint Details:

      9.142ns physical path delay NCO1/Sine/SLICE_227 to NCO1/Sine/SLICE_209 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.781ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_227 to NCO1/Sine/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R19C18B.CLK to     R19C18B.Q0 NCO1/Sine/SLICE_227 (from ipClk_c)
ROUTE       966     6.615     R19C18B.Q0 to      R3C15D.M0 NCO1/Sine/rom_addr_r_7
MTOOFX_DEL  ---     0.243      R3C15D.M0 to    R3C15D.OFX0 NCO1/Sine/SLICE_1333
ROUTE         1     0.000    R3C15D.OFX0 to     R3C15D.FXA NCO1/Sine/triglut_1_3_22_0_0_0_f5a
FXTOOFX_DE  ---     0.145     R3C15D.FXA to    R3C15D.OFX1 NCO1/Sine/SLICE_1333
ROUTE         1     0.000    R3C15D.OFX1 to     R3C15C.FXA NCO1/Sine/triglut_1_3_22_0_0_f5a
FXTOOFX_DE  ---     0.145     R3C15C.FXA to    R3C15C.OFX1 NCO1/Sine/SLICE_1334
ROUTE         1     0.000    R3C15C.OFX1 to     R3C14A.FXA NCO1/Sine/triglut_1_3_22_0_f5a
FXTOOFX_DE  ---     0.145     R3C14A.FXA to    R3C14A.OFX1 NCO1/Sine/SLICE_1340
ROUTE         1     1.087    R3C14A.OFX1 to      R4C13B.B1 NCO1/Sine/mdL0_13_3
CTOOFX_DEL  ---     0.399      R4C13B.B1 to    R4C13B.OFX0 NCO1/Sine/SLICE_209
ROUTE         1     0.000    R4C13B.OFX0 to     R4C13B.DI0 NCO1/Sine/Sine_4_ffin (to ipClk_c)
                  --------
                    9.142   (15.8% logic, 84.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     1.059       21.PADDI to    R19C18B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     1.059       21.PADDI to     R4C13B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:   98.270MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|   98.270 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 344
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 18088 paths, 1 nets, and 14106 connections (98.19% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Jul 21 04:46:25 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Modulator_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1.ncd Modulator_impl1.prf 
Design file:     modulator_impl1.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.110ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/ipData[13]  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.257ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.257ns physical path delay Streamer1/SLICE_366 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.110ns

 Physical Path Details:

      Data path Streamer1/SLICE_366 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R11C23B.CLK to     R11C23B.Q1 Streamer1/SLICE_366 (from ipClk_c)
ROUTE         1     0.137     R11C23B.Q1 to *R_R13C23.DIA1 Streamer1/ipData[13] (to ipClk_c)
                  --------
                    0.257   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_366:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     0.300       21.PADDI to    R11C23B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     0.350       21.PADDI to *R_R13C23.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.110ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/ipData[12]  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.257ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.257ns physical path delay Streamer1/SLICE_366 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.110ns

 Physical Path Details:

      Data path Streamer1/SLICE_366 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R11C23B.CLK to     R11C23B.Q0 Streamer1/SLICE_366 (from ipClk_c)
ROUTE         1     0.137     R11C23B.Q0 to *R_R13C23.DIA0 Streamer1/ipData[12] (to ipClk_c)
                  --------
                    0.257   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_366:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     0.300       21.PADDI to    R11C23B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     0.350       21.PADDI to *R_R13C23.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_10  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.272ns  (44.1% logic, 55.9% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay Streamer1/FIFOBLOCK/SLICE_107 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.141ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_107 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C23C.CLK to     R14C23C.Q0 Streamer1/FIFOBLOCK/SLICE_107 (from ipClk_c)
ROUTE         5     0.152     R14C23C.Q0 to *R_R13C23.ADB4 Streamer1/FIFOBLOCK/rcount_2 (to ipClk_c)
                  --------
                    0.272   (44.1% logic, 55.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     0.300       21.PADDI to    R14C23C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     0.350       21.PADDI to *R_R13C23.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.145ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_17  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_0_3(ASIC)  (to ipClk_c +)

   Delay:               0.276ns  (43.5% logic, 56.5% route), 1 logic levels.

 Constraint Details:

      0.276ns physical path delay Streamer1/FIFOBLOCK/SLICE_104 to Streamer1/FIFOBLOCK/pdp_ram_0_0_3 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.145ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_104 to Streamer1/FIFOBLOCK/pdp_ram_0_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C19C.CLK to     R14C19C.Q0 Streamer1/FIFOBLOCK/SLICE_104 (from ipClk_c)
ROUTE         5     0.156     R14C19C.Q0 to *_R13C17.ADA10 Streamer1/FIFOBLOCK/wcount_8 (to ipClk_c)
                  --------
                    0.276   (43.5% logic, 56.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     0.300       21.PADDI to    R14C19C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.145ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_8  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.276ns  (43.5% logic, 56.5% route), 1 logic levels.

 Constraint Details:

      0.276ns physical path delay Streamer1/FIFOBLOCK/SLICE_108 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.145ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_108 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C24A.CLK to     R14C24A.Q0 Streamer1/FIFOBLOCK/SLICE_108 (from ipClk_c)
ROUTE         5     0.156     R14C24A.Q0 to *R_R13C23.ADB6 Streamer1/FIFOBLOCK/rcount_4 (to ipClk_c)
                  --------
                    0.276   (43.5% logic, 56.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     0.300       21.PADDI to    R14C24A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     0.350       21.PADDI to *R_R13C23.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.145ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_7  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.276ns  (43.5% logic, 56.5% route), 1 logic levels.

 Constraint Details:

      0.276ns physical path delay Streamer1/FIFOBLOCK/SLICE_108 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.145ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_108 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C24A.CLK to     R14C24A.Q1 Streamer1/FIFOBLOCK/SLICE_108 (from ipClk_c)
ROUTE         5     0.156     R14C24A.Q1 to *R_R13C23.ADB7 Streamer1/FIFOBLOCK/rcount_5 (to ipClk_c)
                  --------
                    0.276   (43.5% logic, 56.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     0.300       21.PADDI to    R14C24A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     0.350       21.PADDI to *R_R13C23.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.147ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_6  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.278ns  (43.2% logic, 56.8% route), 1 logic levels.

 Constraint Details:

      0.278ns physical path delay Streamer1/FIFOBLOCK/SLICE_109 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.147ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_109 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C24B.CLK to     R14C24B.Q0 Streamer1/FIFOBLOCK/SLICE_109 (from ipClk_c)
ROUTE         5     0.158     R14C24B.Q0 to *R_R13C23.ADB8 Streamer1/FIFOBLOCK/rcount_6 (to ipClk_c)
                  --------
                    0.278   (43.2% logic, 56.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     0.300       21.PADDI to    R14C24B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     0.350       21.PADDI to *R_R13C23.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.148ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_5  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.279ns  (43.0% logic, 57.0% route), 1 logic levels.

 Constraint Details:

      0.279ns physical path delay Streamer1/FIFOBLOCK/SLICE_109 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.148ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_109 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C24B.CLK to     R14C24B.Q1 Streamer1/FIFOBLOCK/SLICE_109 (from ipClk_c)
ROUTE         5     0.159     R14C24B.Q1 to *R_R13C23.ADB9 Streamer1/FIFOBLOCK/rcount_7 (to ipClk_c)
                  --------
                    0.279   (43.0% logic, 57.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     0.300       21.PADDI to    R14C24B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     0.350       21.PADDI to *R_R13C23.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[18]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[10]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_197 to Control/SLICE_193 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_197 to Control/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R8C21C.CLK to      R8C21C.Q0 Control/SLICE_197 (from ipClk_c)
ROUTE         1     0.041      R8C21C.Q0 to      R8C21B.M0 Control/opWrData[18] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     0.300       21.PADDI to     R8C21C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     0.300       21.PADDI to     R8C21B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[24]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[16]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_200 to Control/SLICE_196 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_200 to Control/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R9C20B.CLK to      R9C20B.Q0 Control/SLICE_200 (from ipClk_c)
ROUTE         1     0.041      R9C20B.Q0 to      R9C20C.M0 Control/opWrData[24] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     0.300       21.PADDI to     R9C20B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       344     0.300       21.PADDI to     R9C20C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 344
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 18088 paths, 1 nets, and 14106 connections (98.19% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
