
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//clear_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400af0 <.init>:
  400af0:	stp	x29, x30, [sp, #-16]!
  400af4:	mov	x29, sp
  400af8:	bl	400d00 <tigetstr@plt+0x60>
  400afc:	ldp	x29, x30, [sp], #16
  400b00:	ret

Disassembly of section .plt:

0000000000400b10 <exit@plt-0x20>:
  400b10:	stp	x16, x30, [sp, #-16]!
  400b14:	adrp	x16, 411000 <tigetstr@plt+0x10360>
  400b18:	ldr	x17, [x16, #4088]
  400b1c:	add	x16, x16, #0xff8
  400b20:	br	x17
  400b24:	nop
  400b28:	nop
  400b2c:	nop

0000000000400b30 <exit@plt>:
  400b30:	adrp	x16, 412000 <tigetstr@plt+0x11360>
  400b34:	ldr	x17, [x16]
  400b38:	add	x16, x16, #0x0
  400b3c:	br	x17

0000000000400b40 <setupterm@plt>:
  400b40:	adrp	x16, 412000 <tigetstr@plt+0x11360>
  400b44:	ldr	x17, [x16, #8]
  400b48:	add	x16, x16, #0x8
  400b4c:	br	x17

0000000000400b50 <tputs@plt>:
  400b50:	adrp	x16, 412000 <tigetstr@plt+0x11360>
  400b54:	ldr	x17, [x16, #16]
  400b58:	add	x16, x16, #0x10
  400b5c:	br	x17

0000000000400b60 <putc@plt>:
  400b60:	adrp	x16, 412000 <tigetstr@plt+0x11360>
  400b64:	ldr	x17, [x16, #24]
  400b68:	add	x16, x16, #0x18
  400b6c:	br	x17

0000000000400b70 <fputc@plt>:
  400b70:	adrp	x16, 412000 <tigetstr@plt+0x11360>
  400b74:	ldr	x17, [x16, #32]
  400b78:	add	x16, x16, #0x20
  400b7c:	br	x17

0000000000400b80 <curses_version@plt>:
  400b80:	adrp	x16, 412000 <tigetstr@plt+0x11360>
  400b84:	ldr	x17, [x16, #40]
  400b88:	add	x16, x16, #0x28
  400b8c:	br	x17

0000000000400b90 <tcgetattr@plt>:
  400b90:	adrp	x16, 412000 <tigetstr@plt+0x11360>
  400b94:	ldr	x17, [x16, #48]
  400b98:	add	x16, x16, #0x30
  400b9c:	br	x17

0000000000400ba0 <fileno@plt>:
  400ba0:	adrp	x16, 412000 <tigetstr@plt+0x11360>
  400ba4:	ldr	x17, [x16, #56]
  400ba8:	add	x16, x16, #0x38
  400bac:	br	x17

0000000000400bb0 <open@plt>:
  400bb0:	adrp	x16, 412000 <tigetstr@plt+0x11360>
  400bb4:	ldr	x17, [x16, #64]
  400bb8:	add	x16, x16, #0x40
  400bbc:	br	x17

0000000000400bc0 <__libc_start_main@plt>:
  400bc0:	adrp	x16, 412000 <tigetstr@plt+0x11360>
  400bc4:	ldr	x17, [x16, #72]
  400bc8:	add	x16, x16, #0x48
  400bcc:	br	x17

0000000000400bd0 <getopt@plt>:
  400bd0:	adrp	x16, 412000 <tigetstr@plt+0x11360>
  400bd4:	ldr	x17, [x16, #80]
  400bd8:	add	x16, x16, #0x50
  400bdc:	br	x17

0000000000400be0 <use_tioctl@plt>:
  400be0:	adrp	x16, 412000 <tigetstr@plt+0x11360>
  400be4:	ldr	x17, [x16, #88]
  400be8:	add	x16, x16, #0x58
  400bec:	br	x17

0000000000400bf0 <strerror@plt>:
  400bf0:	adrp	x16, 412000 <tigetstr@plt+0x11360>
  400bf4:	ldr	x17, [x16, #96]
  400bf8:	add	x16, x16, #0x60
  400bfc:	br	x17

0000000000400c00 <__gmon_start__@plt>:
  400c00:	adrp	x16, 412000 <tigetstr@plt+0x11360>
  400c04:	ldr	x17, [x16, #104]
  400c08:	add	x16, x16, #0x68
  400c0c:	br	x17

0000000000400c10 <abort@plt>:
  400c10:	adrp	x16, 412000 <tigetstr@plt+0x11360>
  400c14:	ldr	x17, [x16, #112]
  400c18:	add	x16, x16, #0x70
  400c1c:	br	x17

0000000000400c20 <puts@plt>:
  400c20:	adrp	x16, 412000 <tigetstr@plt+0x11360>
  400c24:	ldr	x17, [x16, #120]
  400c28:	add	x16, x16, #0x78
  400c2c:	br	x17

0000000000400c30 <_nc_rootname@plt>:
  400c30:	adrp	x16, 412000 <tigetstr@plt+0x11360>
  400c34:	ldr	x17, [x16, #128]
  400c38:	add	x16, x16, #0x80
  400c3c:	br	x17

0000000000400c40 <fwrite@plt>:
  400c40:	adrp	x16, 412000 <tigetstr@plt+0x11360>
  400c44:	ldr	x17, [x16, #136]
  400c48:	add	x16, x16, #0x88
  400c4c:	br	x17

0000000000400c50 <tcsetattr@plt>:
  400c50:	adrp	x16, 412000 <tigetstr@plt+0x11360>
  400c54:	ldr	x17, [x16, #144]
  400c58:	add	x16, x16, #0x90
  400c5c:	br	x17

0000000000400c60 <use_env@plt>:
  400c60:	adrp	x16, 412000 <tigetstr@plt+0x11360>
  400c64:	ldr	x17, [x16, #152]
  400c68:	add	x16, x16, #0x98
  400c6c:	br	x17

0000000000400c70 <__errno_location@plt>:
  400c70:	adrp	x16, 412000 <tigetstr@plt+0x11360>
  400c74:	ldr	x17, [x16, #160]
  400c78:	add	x16, x16, #0xa0
  400c7c:	br	x17

0000000000400c80 <getenv@plt>:
  400c80:	adrp	x16, 412000 <tigetstr@plt+0x11360>
  400c84:	ldr	x17, [x16, #168]
  400c88:	add	x16, x16, #0xa8
  400c8c:	br	x17

0000000000400c90 <fprintf@plt>:
  400c90:	adrp	x16, 412000 <tigetstr@plt+0x11360>
  400c94:	ldr	x17, [x16, #176]
  400c98:	add	x16, x16, #0xb0
  400c9c:	br	x17

0000000000400ca0 <tigetstr@plt>:
  400ca0:	adrp	x16, 412000 <tigetstr@plt+0x11360>
  400ca4:	ldr	x17, [x16, #184]
  400ca8:	add	x16, x16, #0xb8
  400cac:	br	x17

Disassembly of section .text:

0000000000400cb0 <.text>:
  400cb0:	mov	x29, #0x0                   	// #0
  400cb4:	mov	x30, #0x0                   	// #0
  400cb8:	mov	x5, x0
  400cbc:	ldr	x1, [sp]
  400cc0:	add	x2, sp, #0x8
  400cc4:	mov	x6, sp
  400cc8:	movz	x0, #0x0, lsl #48
  400ccc:	movk	x0, #0x0, lsl #32
  400cd0:	movk	x0, #0x40, lsl #16
  400cd4:	movk	x0, #0xdbc
  400cd8:	movz	x3, #0x0, lsl #48
  400cdc:	movk	x3, #0x0, lsl #32
  400ce0:	movk	x3, #0x40, lsl #16
  400ce4:	movk	x3, #0x11b8
  400ce8:	movz	x4, #0x0, lsl #48
  400cec:	movk	x4, #0x0, lsl #32
  400cf0:	movk	x4, #0x40, lsl #16
  400cf4:	movk	x4, #0x1238
  400cf8:	bl	400bc0 <__libc_start_main@plt>
  400cfc:	bl	400c10 <abort@plt>
  400d00:	adrp	x0, 411000 <tigetstr@plt+0x10360>
  400d04:	ldr	x0, [x0, #4048]
  400d08:	cbz	x0, 400d10 <tigetstr@plt+0x70>
  400d0c:	b	400c00 <__gmon_start__@plt>
  400d10:	ret
  400d14:	nop
  400d18:	adrp	x0, 412000 <tigetstr@plt+0x11360>
  400d1c:	add	x0, x0, #0xd8
  400d20:	adrp	x1, 412000 <tigetstr@plt+0x11360>
  400d24:	add	x1, x1, #0xd8
  400d28:	cmp	x1, x0
  400d2c:	b.eq	400d44 <tigetstr@plt+0xa4>  // b.none
  400d30:	adrp	x1, 401000 <tigetstr@plt+0x360>
  400d34:	ldr	x1, [x1, #600]
  400d38:	cbz	x1, 400d44 <tigetstr@plt+0xa4>
  400d3c:	mov	x16, x1
  400d40:	br	x16
  400d44:	ret
  400d48:	adrp	x0, 412000 <tigetstr@plt+0x11360>
  400d4c:	add	x0, x0, #0xd8
  400d50:	adrp	x1, 412000 <tigetstr@plt+0x11360>
  400d54:	add	x1, x1, #0xd8
  400d58:	sub	x1, x1, x0
  400d5c:	lsr	x2, x1, #63
  400d60:	add	x1, x2, x1, asr #3
  400d64:	cmp	xzr, x1, asr #1
  400d68:	asr	x1, x1, #1
  400d6c:	b.eq	400d84 <tigetstr@plt+0xe4>  // b.none
  400d70:	adrp	x2, 401000 <tigetstr@plt+0x360>
  400d74:	ldr	x2, [x2, #608]
  400d78:	cbz	x2, 400d84 <tigetstr@plt+0xe4>
  400d7c:	mov	x16, x2
  400d80:	br	x16
  400d84:	ret
  400d88:	stp	x29, x30, [sp, #-32]!
  400d8c:	mov	x29, sp
  400d90:	str	x19, [sp, #16]
  400d94:	adrp	x19, 412000 <tigetstr@plt+0x11360>
  400d98:	ldrb	w0, [x19, #216]
  400d9c:	cbnz	w0, 400dac <tigetstr@plt+0x10c>
  400da0:	bl	400d18 <tigetstr@plt+0x78>
  400da4:	mov	w0, #0x1                   	// #1
  400da8:	strb	w0, [x19, #216]
  400dac:	ldr	x19, [sp, #16]
  400db0:	ldp	x29, x30, [sp], #32
  400db4:	ret
  400db8:	b	400d48 <tigetstr@plt+0xa8>
  400dbc:	sub	sp, sp, #0x80
  400dc0:	stp	x29, x30, [sp, #64]
  400dc4:	stp	x24, x23, [sp, #80]
  400dc8:	stp	x22, x21, [sp, #96]
  400dcc:	stp	x20, x19, [sp, #112]
  400dd0:	ldr	x8, [x1]
  400dd4:	mov	w19, w0
  400dd8:	add	x29, sp, #0x40
  400ddc:	mov	x20, x1
  400de0:	mov	x0, x8
  400de4:	bl	400c30 <_nc_rootname@plt>
  400de8:	adrp	x8, 411000 <tigetstr@plt+0x10360>
  400dec:	ldr	x8, [x8, #4056]
  400df0:	str	x0, [x8]
  400df4:	adrp	x0, 401000 <tigetstr@plt+0x360>
  400df8:	add	x0, x0, #0x26e
  400dfc:	bl	400c80 <getenv@plt>
  400e00:	adrp	x24, 411000 <tigetstr@plt+0x10360>
  400e04:	ldr	x24, [x24, #4024]
  400e08:	adrp	x22, 401000 <tigetstr@plt+0x360>
  400e0c:	mov	x21, x0
  400e10:	mov	w23, wzr
  400e14:	add	x22, x22, #0x273
  400e18:	b	400e28 <tigetstr@plt+0x188>
  400e1c:	cmp	w0, #0x78
  400e20:	mov	w23, #0x1                   	// #1
  400e24:	b.ne	400e60 <tigetstr@plt+0x1c0>  // b.any
  400e28:	mov	w0, w19
  400e2c:	mov	x1, x20
  400e30:	mov	x2, x22
  400e34:	bl	400bd0 <getopt@plt>
  400e38:	cmp	w0, #0x55
  400e3c:	b.gt	400e1c <tigetstr@plt+0x17c>
  400e40:	cmp	w0, #0x54
  400e44:	b.ne	400e78 <tigetstr@plt+0x1d8>  // b.any
  400e48:	mov	w0, wzr
  400e4c:	bl	400c60 <use_env@plt>
  400e50:	mov	w0, #0x1                   	// #1
  400e54:	bl	400be0 <use_tioctl@plt>
  400e58:	ldr	x21, [x24]
  400e5c:	b	400e28 <tigetstr@plt+0x188>
  400e60:	cmp	w0, #0x56
  400e64:	b.ne	400e94 <tigetstr@plt+0x1f4>  // b.any
  400e68:	bl	400b80 <curses_version@plt>
  400e6c:	bl	400c20 <puts@plt>
  400e70:	mov	w0, wzr
  400e74:	bl	400b30 <exit@plt>
  400e78:	cmn	w0, #0x1
  400e7c:	b.ne	400e94 <tigetstr@plt+0x1f4>  // b.any
  400e80:	adrp	x8, 411000 <tigetstr@plt+0x10360>
  400e84:	ldr	x8, [x8, #4032]
  400e88:	ldr	w8, [x8]
  400e8c:	cmp	w8, w19
  400e90:	b.ge	400e98 <tigetstr@plt+0x1f8>  // b.tcont
  400e94:	bl	400ec8 <tigetstr@plt+0x228>
  400e98:	mov	x0, sp
  400e9c:	mov	w1, wzr
  400ea0:	bl	400fb4 <tigetstr@plt+0x314>
  400ea4:	mov	w1, w0
  400ea8:	mov	x0, x21
  400eac:	mov	x2, xzr
  400eb0:	bl	400b40 <setupterm@plt>
  400eb4:	and	w0, w23, #0x1
  400eb8:	bl	400f18 <tigetstr@plt+0x278>
  400ebc:	cmn	w0, #0x1
  400ec0:	cset	w0, eq  // eq = none
  400ec4:	bl	400b30 <exit@plt>
  400ec8:	stp	x29, x30, [sp, #-32]!
  400ecc:	str	x19, [sp, #16]
  400ed0:	adrp	x19, 411000 <tigetstr@plt+0x10360>
  400ed4:	adrp	x8, 411000 <tigetstr@plt+0x10360>
  400ed8:	ldr	x19, [x19, #4016]
  400edc:	ldr	x8, [x8, #4056]
  400ee0:	adrp	x1, 401000 <tigetstr@plt+0x360>
  400ee4:	add	x1, x1, #0x278
  400ee8:	ldr	x0, [x19]
  400eec:	ldr	x2, [x8]
  400ef0:	mov	x29, sp
  400ef4:	bl	400c90 <fprintf@plt>
  400ef8:	ldr	x3, [x19]
  400efc:	adrp	x0, 401000 <tigetstr@plt+0x360>
  400f00:	add	x0, x0, #0x28d
  400f04:	mov	w1, #0x82                  	// #130
  400f08:	mov	w2, #0x1                   	// #1
  400f0c:	bl	400c40 <fwrite@plt>
  400f10:	mov	w0, #0x1                   	// #1
  400f14:	bl	400b30 <exit@plt>
  400f18:	stp	x29, x30, [sp, #-48]!
  400f1c:	str	x21, [sp, #16]
  400f20:	stp	x20, x19, [sp, #32]
  400f24:	adrp	x21, 411000 <tigetstr@plt+0x10360>
  400f28:	ldr	x21, [x21, #4064]
  400f2c:	mov	w20, w0
  400f30:	adrp	x2, 400000 <exit@plt-0xb30>
  400f34:	add	x2, x2, #0xfa4
  400f38:	ldr	x8, [x21]
  400f3c:	mov	x29, sp
  400f40:	ldp	x9, x8, [x8, #24]
  400f44:	ldrsh	w9, [x9, #4]
  400f48:	ldr	x0, [x8, #40]
  400f4c:	cmp	w9, #0x1
  400f50:	csinc	w1, w9, wzr, gt
  400f54:	bl	400b50 <tputs@plt>
  400f58:	mov	w19, w0
  400f5c:	tbnz	w20, #0, 400f90 <tigetstr@plt+0x2f0>
  400f60:	adrp	x0, 401000 <tigetstr@plt+0x360>
  400f64:	add	x0, x0, #0x310
  400f68:	bl	400ca0 <tigetstr@plt>
  400f6c:	cbz	x0, 400f90 <tigetstr@plt+0x2f0>
  400f70:	ldr	x8, [x21]
  400f74:	adrp	x2, 400000 <exit@plt-0xb30>
  400f78:	add	x2, x2, #0xfa4
  400f7c:	ldr	x8, [x8, #24]
  400f80:	ldrsh	w8, [x8, #4]
  400f84:	cmp	w8, #0x1
  400f88:	csinc	w1, w8, wzr, gt
  400f8c:	bl	400b50 <tputs@plt>
  400f90:	mov	w0, w19
  400f94:	ldp	x20, x19, [sp, #32]
  400f98:	ldr	x21, [sp, #16]
  400f9c:	ldp	x29, x30, [sp], #48
  400fa0:	ret
  400fa4:	adrp	x8, 411000 <tigetstr@plt+0x10360>
  400fa8:	ldr	x8, [x8, #4040]
  400fac:	ldr	x1, [x8]
  400fb0:	b	400b60 <putc@plt>
  400fb4:	stp	x29, x30, [sp, #-48]!
  400fb8:	stp	x20, x19, [sp, #32]
  400fbc:	mov	x19, x0
  400fc0:	str	x21, [sp, #16]
  400fc4:	mov	w20, w1
  400fc8:	adrp	x21, 412000 <tigetstr@plt+0x11360>
  400fcc:	mov	w8, #0x2                   	// #2
  400fd0:	mov	w0, #0x2                   	// #2
  400fd4:	mov	x1, x19
  400fd8:	mov	x29, sp
  400fdc:	str	w8, [x21, #220]
  400fe0:	bl	400b90 <tcgetattr@plt>
  400fe4:	tbz	w0, #31, 401014 <tigetstr@plt+0x374>
  400fe8:	mov	w8, #0x1                   	// #1
  400fec:	mov	w0, #0x1                   	// #1
  400ff0:	mov	x1, x19
  400ff4:	str	w8, [x21, #220]
  400ff8:	bl	400b90 <tcgetattr@plt>
  400ffc:	tbz	w0, #31, 401014 <tigetstr@plt+0x374>
  401000:	mov	w0, wzr
  401004:	mov	x1, x19
  401008:	str	wzr, [x21, #220]
  40100c:	bl	400b90 <tcgetattr@plt>
  401010:	tbnz	w0, #31, 401054 <tigetstr@plt+0x3b4>
  401014:	adrp	x8, 412000 <tigetstr@plt+0x11360>
  401018:	mov	w9, #0x1                   	// #1
  40101c:	strb	w9, [x8, #224]
  401020:	ldp	q3, q0, [x19, #16]
  401024:	ldur	q1, [x19, #44]
  401028:	ldr	q2, [x19]
  40102c:	ldr	w0, [x21, #220]
  401030:	adrp	x10, 412000 <tigetstr@plt+0x11360>
  401034:	add	x10, x10, #0xe4
  401038:	stur	q1, [x10, #44]
  40103c:	stp	q3, q0, [x10, #16]
  401040:	str	q2, [x10]
  401044:	ldp	x20, x19, [sp, #32]
  401048:	ldr	x21, [sp, #16]
  40104c:	ldp	x29, x30, [sp], #48
  401050:	ret
  401054:	adrp	x0, 401000 <tigetstr@plt+0x360>
  401058:	add	x0, x0, #0x313
  40105c:	mov	w1, #0x2                   	// #2
  401060:	bl	400bb0 <open@plt>
  401064:	str	w0, [x21, #220]
  401068:	tbnz	w0, #31, 401078 <tigetstr@plt+0x3d8>
  40106c:	mov	x1, x19
  401070:	bl	400b90 <tcgetattr@plt>
  401074:	tbz	w0, #31, 401014 <tigetstr@plt+0x374>
  401078:	tbnz	w20, #0, 401094 <tigetstr@plt+0x3f4>
  40107c:	adrp	x8, 411000 <tigetstr@plt+0x10360>
  401080:	ldr	x8, [x8, #4040]
  401084:	ldr	x0, [x8]
  401088:	bl	400ba0 <fileno@plt>
  40108c:	str	w0, [x21, #220]
  401090:	b	401044 <tigetstr@plt+0x3a4>
  401094:	bl	401098 <tigetstr@plt+0x3f8>
  401098:	stp	x29, x30, [sp, #-48]!
  40109c:	stp	x22, x21, [sp, #16]
  4010a0:	stp	x20, x19, [sp, #32]
  4010a4:	mov	x29, sp
  4010a8:	bl	400c70 <__errno_location@plt>
  4010ac:	adrp	x22, 411000 <tigetstr@plt+0x10360>
  4010b0:	adrp	x8, 411000 <tigetstr@plt+0x10360>
  4010b4:	ldr	w19, [x0]
  4010b8:	ldr	x22, [x22, #4016]
  4010bc:	ldr	x8, [x8, #4056]
  4010c0:	mov	w0, w19
  4010c4:	ldr	x20, [x22]
  4010c8:	ldr	x21, [x8]
  4010cc:	bl	400bf0 <strerror@plt>
  4010d0:	adrp	x1, 401000 <tigetstr@plt+0x360>
  4010d4:	adrp	x3, 401000 <tigetstr@plt+0x360>
  4010d8:	mov	x4, x0
  4010dc:	add	x1, x1, #0x330
  4010e0:	add	x3, x3, #0x31c
  4010e4:	mov	x0, x20
  4010e8:	mov	x2, x21
  4010ec:	bl	400c90 <fprintf@plt>
  4010f0:	bl	401108 <tigetstr@plt+0x468>
  4010f4:	ldr	x1, [x22]
  4010f8:	mov	w0, #0xa                   	// #10
  4010fc:	bl	400b70 <fputc@plt>
  401100:	add	w0, w19, #0x4
  401104:	bl	400b30 <exit@plt>
  401108:	adrp	x8, 412000 <tigetstr@plt+0x11360>
  40110c:	ldrb	w8, [x8, #224]
  401110:	cmp	w8, #0x1
  401114:	b.ne	401130 <tigetstr@plt+0x490>  // b.any
  401118:	adrp	x8, 412000 <tigetstr@plt+0x11360>
  40111c:	ldr	w0, [x8, #220]
  401120:	adrp	x2, 412000 <tigetstr@plt+0x11360>
  401124:	add	x2, x2, #0xe4
  401128:	mov	w1, #0x1                   	// #1
  40112c:	b	400c50 <tcsetattr@plt>
  401130:	ret
  401134:	ldp	x8, x9, [x1]
  401138:	ldp	x10, x11, [x0]
  40113c:	ldp	x12, x13, [x1, #16]
  401140:	ldp	x14, x15, [x0, #16]
  401144:	ldp	x16, x17, [x1, #32]
  401148:	eor	x8, x8, x10
  40114c:	ldp	x10, x18, [x0, #32]
  401150:	eor	x9, x9, x11
  401154:	ldr	x11, [x1, #48]
  401158:	eor	x12, x12, x14
  40115c:	ldr	x14, [x0, #48]
  401160:	eor	x13, x13, x15
  401164:	ldr	w15, [x1, #56]
  401168:	ldr	w0, [x0, #56]
  40116c:	eor	x10, x16, x10
  401170:	eor	x16, x17, x18
  401174:	eor	x11, x11, x14
  401178:	eor	w14, w15, w0
  40117c:	orr	x8, x8, x9
  401180:	orr	x9, x12, x13
  401184:	orr	x10, x10, x16
  401188:	orr	x11, x11, x14
  40118c:	orr	x8, x8, x9
  401190:	orr	x9, x10, x11
  401194:	orr	x8, x8, x9
  401198:	cbz	x8, 4011b0 <tigetstr@plt+0x510>
  40119c:	adrp	x8, 412000 <tigetstr@plt+0x11360>
  4011a0:	ldr	w0, [x8, #220]
  4011a4:	mov	x2, x1
  4011a8:	mov	w1, #0x1                   	// #1
  4011ac:	b	400c50 <tcsetattr@plt>
  4011b0:	ret
  4011b4:	nop
  4011b8:	stp	x29, x30, [sp, #-64]!
  4011bc:	mov	x29, sp
  4011c0:	stp	x19, x20, [sp, #16]
  4011c4:	adrp	x20, 411000 <tigetstr@plt+0x10360>
  4011c8:	add	x20, x20, #0xdb0
  4011cc:	stp	x21, x22, [sp, #32]
  4011d0:	adrp	x21, 411000 <tigetstr@plt+0x10360>
  4011d4:	add	x21, x21, #0xda8
  4011d8:	sub	x20, x20, x21
  4011dc:	mov	w22, w0
  4011e0:	stp	x23, x24, [sp, #48]
  4011e4:	mov	x23, x1
  4011e8:	mov	x24, x2
  4011ec:	bl	400af0 <exit@plt-0x40>
  4011f0:	cmp	xzr, x20, asr #3
  4011f4:	b.eq	401220 <tigetstr@plt+0x580>  // b.none
  4011f8:	asr	x20, x20, #3
  4011fc:	mov	x19, #0x0                   	// #0
  401200:	ldr	x3, [x21, x19, lsl #3]
  401204:	mov	x2, x24
  401208:	add	x19, x19, #0x1
  40120c:	mov	x1, x23
  401210:	mov	w0, w22
  401214:	blr	x3
  401218:	cmp	x20, x19
  40121c:	b.ne	401200 <tigetstr@plt+0x560>  // b.any
  401220:	ldp	x19, x20, [sp, #16]
  401224:	ldp	x21, x22, [sp, #32]
  401228:	ldp	x23, x24, [sp, #48]
  40122c:	ldp	x29, x30, [sp], #64
  401230:	ret
  401234:	nop
  401238:	ret

Disassembly of section .fini:

000000000040123c <.fini>:
  40123c:	stp	x29, x30, [sp, #-16]!
  401240:	mov	x29, sp
  401244:	ldp	x29, x30, [sp], #16
  401248:	ret
