digraph "CFG for '_Z9uplo_scaliiifPfii' function" {
	label="CFG for '_Z9uplo_scaliiifPfii' function";

	Node0x5c884b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !4, !invariant.load !5\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %8, %13\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %16 = add i32 %14, %15\l  %17 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %18 = getelementptr i8, i8 addrspace(4)* %9, i64 6\l  %19 = bitcast i8 addrspace(4)* %18 to i16 addrspace(4)*\l  %20 = load i16, i16 addrspace(4)* %19, align 2, !range !4, !invariant.load !5\l  %21 = zext i16 %20 to i32\l  %22 = mul i32 %17, %21\l  %23 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %24 = add i32 %22, %23\l  %25 = icmp slt i32 %16, %0\l  %26 = icmp slt i32 %24, %0\l  %27 = select i1 %25, i1 %26, i1 false\l  br i1 %27, label %28, label %43\l|{<s0>T|<s1>F}}"];
	Node0x5c884b0:s0 -> Node0x5c8bed0;
	Node0x5c884b0:s1 -> Node0x5c8bf60;
	Node0x5c8bed0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%28:\l28:                                               \l  %29 = icmp eq i32 %1, 132\l  %30 = mul nsw i32 %16, %2\l  %31 = mul nsw i32 %24, %2\l  %32 = icmp sgt i32 %30, %31\l  %33 = icmp sge i32 %30, %31\l  %34 = select i1 %29, i1 %32, i1 %33\l  br i1 %34, label %35, label %43\l|{<s0>T|<s1>F}}"];
	Node0x5c8bed0:s0 -> Node0x5c8a330;
	Node0x5c8bed0:s1 -> Node0x5c8bf60;
	Node0x5c8a330 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%35:\l35:                                               \l  %36 = add nsw i32 %16, %5\l  %37 = mul nsw i32 %24, %6\l  %38 = add nsw i32 %36, %37\l  %39 = sext i32 %38 to i64\l  %40 = getelementptr inbounds float, float addrspace(1)* %4, i64 %39\l  %41 = load float, float addrspace(1)* %40, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %42 = fmul contract float %41, %3\l  store float %42, float addrspace(1)* %40, align 4, !tbaa !7\l  br label %43\l}"];
	Node0x5c8a330 -> Node0x5c8bf60;
	Node0x5c8bf60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%43:\l43:                                               \l  ret void\l}"];
}
