 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Thu Mar 10 15:43:18 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: slow_1_62V_125C   Library: D_CELLS_HD_LPMOS_slow_1_62V_125C
Wire Load Model Mode: Inactive.

  Startpoint: adapter_inst/signal_control_inst/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/counter_reg[1]/C (DFRRQHDLLX0)     0.00     0.00 r
  adapter_inst/signal_control_inst/counter_reg[1]/Q (DFRRQHDLLX0)     1.49     1.49 f
  U1965/Q (INHDLLX1)                                      0.70 *     2.19 r
  U1966/Q (ON21HDLLX1)                                    0.28 *     2.47 f
  U1967/Q (ON22HDLLX0)                                    0.91 *     3.39 r
  U1970/Q (NA22HDLLX1)                                    0.51 *     3.89 r
  U1971/Q (ON211HDLLX0)                                   0.48 *     4.38 f
  U1972/Q (AN22HDLLX1)                                    0.63 *     5.00 r
  U1974/CO (CAGHDLLX0)                                    0.65 *     5.66 r
  U1975/Q (AN211HDLLX1)                                   0.16 *     5.81 f
  U1976/Q (AN321HDLLX0)                                   1.74 *     7.55 r
  U1977/Q (AN211HDLLX1)                                   0.33 *     7.88 f
  U1984/Q (ON31HDLLX1)                                    0.82 *     8.70 r
  U1989/Q (AN22HDLLX1)                                    0.47 *     9.17 f
  U1991/Q (NA22HDLLX1)                                    0.43 *     9.60 f
  U1992/Q (ON211HDLLX0)                                   0.54 *    10.15 r
  U1995/Q (NA4HDLLX1)                                     0.49 *    10.63 f
  U1996/Q (ON31HDLLX1)                                    1.06 *    11.69 r
  U1997/Q (INHDLLX1)                                      0.35 *    12.05 f
  U1998/Q (AND2HDLLX0)                                    0.76 *    12.81 f
  U3105/Q (AN32HDLLX1)                                    0.63 *    13.44 r
  U3106/Q (NA4HDLLX1)                                     1.83 *    15.27 f
  U3111/Q (INHDLLX1)                                      0.76 *    16.04 r
  U3164/Q (AN21HDLLX1)                                    0.27 *    16.30 f
  U3167/Q (AN32HDLLX1)                                    0.62 *    16.92 r
  adapter_inst/signal_control_inst/counter_reg[4]/D (DFRRQHDLLX0)     0.00 *    16.92 r
  data arrival time                                                 16.92

  clock clk (rise edge)                                  73.75      73.75
  clock network delay (ideal)                             0.00      73.75
  clock uncertainty                                     -14.75      59.00
  adapter_inst/signal_control_inst/counter_reg[4]/C (DFRRQHDLLX0)     0.00    59.00 r
  library setup time                                     -0.38      58.61
  data required time                                                58.61
  --------------------------------------------------------------------------
  data required time                                                58.61
  data arrival time                                                -16.92
  --------------------------------------------------------------------------
  slack (MET)                                                       41.69


  Startpoint: adapter_inst/signal_control_inst/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/counter_reg[1]/C (DFRRQHDLLX0)     0.00     0.00 r
  adapter_inst/signal_control_inst/counter_reg[1]/Q (DFRRQHDLLX0)     1.49     1.49 f
  U1965/Q (INHDLLX1)                                      0.70 *     2.19 r
  U1966/Q (ON21HDLLX1)                                    0.28 *     2.47 f
  U1967/Q (ON22HDLLX0)                                    0.91 *     3.39 r
  U1970/Q (NA22HDLLX1)                                    0.51 *     3.89 r
  U1971/Q (ON211HDLLX0)                                   0.48 *     4.38 f
  U1972/Q (AN22HDLLX1)                                    0.63 *     5.00 r
  U1974/CO (CAGHDLLX0)                                    0.65 *     5.66 r
  U1975/Q (AN211HDLLX1)                                   0.16 *     5.81 f
  U1976/Q (AN321HDLLX0)                                   1.74 *     7.55 r
  U1977/Q (AN211HDLLX1)                                   0.33 *     7.88 f
  U1984/Q (ON31HDLLX1)                                    0.82 *     8.70 r
  U1989/Q (AN22HDLLX1)                                    0.47 *     9.17 f
  U1991/Q (NA22HDLLX1)                                    0.43 *     9.60 f
  U1992/Q (ON211HDLLX0)                                   0.54 *    10.15 r
  U1995/Q (NA4HDLLX1)                                     0.49 *    10.63 f
  U1996/Q (ON31HDLLX1)                                    1.06 *    11.69 r
  U1997/Q (INHDLLX1)                                      0.35 *    12.05 f
  U1998/Q (AND2HDLLX0)                                    0.76 *    12.81 f
  U3105/Q (AN32HDLLX1)                                    0.63 *    13.44 r
  U3106/Q (NA4HDLLX1)                                     1.83 *    15.27 f
  U3117/Q (ON21HDLLX1)                                    0.96 *    16.23 r
  U3118/Q (ON21HDLLX1)                                    0.33 *    16.57 f
  U3119/Q (ON31HDLLX1)                                    0.31 *    16.87 r
  adapter_inst/signal_control_inst/counter_reg[22]/D (DFRRQHDLLX0)     0.00 *    16.87 r
  data arrival time                                                 16.87

  clock clk (rise edge)                                  73.75      73.75
  clock network delay (ideal)                             0.00      73.75
  clock uncertainty                                     -14.75      59.00
  adapter_inst/signal_control_inst/counter_reg[22]/C (DFRRQHDLLX0)     0.00    59.00 r
  library setup time                                     -0.42      58.57
  data required time                                                58.57
  --------------------------------------------------------------------------
  data required time                                                58.57
  data arrival time                                                -16.87
  --------------------------------------------------------------------------
  slack (MET)                                                       41.70


  Startpoint: adapter_inst/signal_control_inst/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/counter_reg[1]/C (DFRRQHDLLX0)     0.00     0.00 r
  adapter_inst/signal_control_inst/counter_reg[1]/Q (DFRRQHDLLX0)     1.49     1.49 f
  U1965/Q (INHDLLX1)                                      0.70 *     2.19 r
  U1966/Q (ON21HDLLX1)                                    0.28 *     2.47 f
  U1967/Q (ON22HDLLX0)                                    0.91 *     3.39 r
  U1970/Q (NA22HDLLX1)                                    0.51 *     3.89 r
  U1971/Q (ON211HDLLX0)                                   0.48 *     4.38 f
  U1972/Q (AN22HDLLX1)                                    0.63 *     5.00 r
  U1974/CO (CAGHDLLX0)                                    0.65 *     5.66 r
  U1975/Q (AN211HDLLX1)                                   0.16 *     5.81 f
  U1976/Q (AN321HDLLX0)                                   1.74 *     7.55 r
  U1977/Q (AN211HDLLX1)                                   0.33 *     7.88 f
  U1984/Q (ON31HDLLX1)                                    0.82 *     8.70 r
  U1989/Q (AN22HDLLX1)                                    0.47 *     9.17 f
  U1991/Q (NA22HDLLX1)                                    0.43 *     9.60 f
  U1992/Q (ON211HDLLX0)                                   0.54 *    10.15 r
  U1995/Q (NA4HDLLX1)                                     0.49 *    10.63 f
  U1996/Q (ON31HDLLX1)                                    1.06 *    11.69 r
  U1997/Q (INHDLLX1)                                      0.35 *    12.05 f
  U1998/Q (AND2HDLLX0)                                    0.76 *    12.81 f
  U3105/Q (AN32HDLLX1)                                    0.63 *    13.44 r
  U3106/Q (NA4HDLLX1)                                     1.83 *    15.27 f
  U3145/Q (ON21HDLLX1)                                    0.96 *    16.23 r
  U3146/Q (ON21HDLLX1)                                    0.33 *    16.56 f
  U3147/Q (ON31HDLLX1)                                    0.30 *    16.86 r
  adapter_inst/signal_control_inst/counter_reg[12]/D (DFRRQHDLLX0)     0.00 *    16.86 r
  data arrival time                                                 16.86

  clock clk (rise edge)                                  73.75      73.75
  clock network delay (ideal)                             0.00      73.75
  clock uncertainty                                     -14.75      59.00
  adapter_inst/signal_control_inst/counter_reg[12]/C (DFRRQHDLLX0)     0.00    59.00 r
  library setup time                                     -0.42      58.57
  data required time                                                58.57
  --------------------------------------------------------------------------
  data required time                                                58.57
  data arrival time                                                -16.86
  --------------------------------------------------------------------------
  slack (MET)                                                       41.71


  Startpoint: adapter_inst/signal_control_inst/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/counter_reg[1]/C (DFRRQHDLLX0)     0.00     0.00 r
  adapter_inst/signal_control_inst/counter_reg[1]/Q (DFRRQHDLLX0)     1.49     1.49 f
  U1965/Q (INHDLLX1)                                      0.70 *     2.19 r
  U1966/Q (ON21HDLLX1)                                    0.28 *     2.47 f
  U1967/Q (ON22HDLLX0)                                    0.91 *     3.39 r
  U1970/Q (NA22HDLLX1)                                    0.51 *     3.89 r
  U1971/Q (ON211HDLLX0)                                   0.48 *     4.38 f
  U1972/Q (AN22HDLLX1)                                    0.63 *     5.00 r
  U1974/CO (CAGHDLLX0)                                    0.65 *     5.66 r
  U1975/Q (AN211HDLLX1)                                   0.16 *     5.81 f
  U1976/Q (AN321HDLLX0)                                   1.74 *     7.55 r
  U1977/Q (AN211HDLLX1)                                   0.33 *     7.88 f
  U1984/Q (ON31HDLLX1)                                    0.82 *     8.70 r
  U1989/Q (AN22HDLLX1)                                    0.47 *     9.17 f
  U1991/Q (NA22HDLLX1)                                    0.43 *     9.60 f
  U1992/Q (ON211HDLLX0)                                   0.54 *    10.15 r
  U1995/Q (NA4HDLLX1)                                     0.49 *    10.63 f
  U1996/Q (ON31HDLLX1)                                    1.06 *    11.69 r
  U1997/Q (INHDLLX1)                                      0.35 *    12.05 f
  U1998/Q (AND2HDLLX0)                                    0.76 *    12.81 f
  U3105/Q (AN32HDLLX1)                                    0.63 *    13.44 r
  U3106/Q (NA4HDLLX1)                                     1.83 *    15.27 f
  U3137/Q (ON21HDLLX1)                                    0.96 *    16.23 r
  U3138/Q (ON21HDLLX1)                                    0.33 *    16.56 f
  U3139/Q (ON31HDLLX1)                                    0.29 *    16.86 r
  adapter_inst/signal_control_inst/counter_reg[14]/D (DFRRQHDLLX0)     0.00 *    16.86 r
  data arrival time                                                 16.86

  clock clk (rise edge)                                  73.75      73.75
  clock network delay (ideal)                             0.00      73.75
  clock uncertainty                                     -14.75      59.00
  adapter_inst/signal_control_inst/counter_reg[14]/C (DFRRQHDLLX0)     0.00    59.00 r
  library setup time                                     -0.43      58.57
  data required time                                                58.57
  --------------------------------------------------------------------------
  data required time                                                58.57
  data arrival time                                                -16.86
  --------------------------------------------------------------------------
  slack (MET)                                                       41.71


  Startpoint: adapter_inst/signal_control_inst/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/counter_reg[1]/C (DFRRQHDLLX0)     0.00     0.00 r
  adapter_inst/signal_control_inst/counter_reg[1]/Q (DFRRQHDLLX0)     1.49     1.49 f
  U1965/Q (INHDLLX1)                                      0.70 *     2.19 r
  U1966/Q (ON21HDLLX1)                                    0.28 *     2.47 f
  U1967/Q (ON22HDLLX0)                                    0.91 *     3.39 r
  U1970/Q (NA22HDLLX1)                                    0.51 *     3.89 r
  U1971/Q (ON211HDLLX0)                                   0.48 *     4.38 f
  U1972/Q (AN22HDLLX1)                                    0.63 *     5.00 r
  U1974/CO (CAGHDLLX0)                                    0.65 *     5.66 r
  U1975/Q (AN211HDLLX1)                                   0.16 *     5.81 f
  U1976/Q (AN321HDLLX0)                                   1.74 *     7.55 r
  U1977/Q (AN211HDLLX1)                                   0.33 *     7.88 f
  U1984/Q (ON31HDLLX1)                                    0.82 *     8.70 r
  U1989/Q (AN22HDLLX1)                                    0.47 *     9.17 f
  U1991/Q (NA22HDLLX1)                                    0.43 *     9.60 f
  U1992/Q (ON211HDLLX0)                                   0.54 *    10.15 r
  U1995/Q (NA4HDLLX1)                                     0.49 *    10.63 f
  U1996/Q (ON31HDLLX1)                                    1.06 *    11.69 r
  U1997/Q (INHDLLX1)                                      0.35 *    12.05 f
  U1998/Q (AND2HDLLX0)                                    0.76 *    12.81 f
  U3105/Q (AN32HDLLX1)                                    0.63 *    13.44 r
  U3106/Q (NA4HDLLX1)                                     1.83 *    15.27 f
  U3150/Q (ON21HDLLX1)                                    0.96 *    16.23 r
  U3151/Q (ON21HDLLX1)                                    0.33 *    16.56 f
  U3152/Q (ON31HDLLX1)                                    0.29 *    16.85 r
  adapter_inst/signal_control_inst/counter_reg[10]/D (DFRRQHDLLX0)     0.00 *    16.85 r
  data arrival time                                                 16.85

  clock clk (rise edge)                                  73.75      73.75
  clock network delay (ideal)                             0.00      73.75
  clock uncertainty                                     -14.75      59.00
  adapter_inst/signal_control_inst/counter_reg[10]/C (DFRRQHDLLX0)     0.00    59.00 r
  library setup time                                     -0.43      58.57
  data required time                                                58.57
  --------------------------------------------------------------------------
  data required time                                                58.57
  data arrival time                                                -16.85
  --------------------------------------------------------------------------
  slack (MET)                                                       41.71


  Startpoint: adapter_inst/signal_control_inst/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/counter_reg[1]/C (DFRRQHDLLX0)     0.00     0.00 r
  adapter_inst/signal_control_inst/counter_reg[1]/Q (DFRRQHDLLX0)     1.49     1.49 f
  U1965/Q (INHDLLX1)                                      0.70 *     2.19 r
  U1966/Q (ON21HDLLX1)                                    0.28 *     2.47 f
  U1967/Q (ON22HDLLX0)                                    0.91 *     3.39 r
  U1970/Q (NA22HDLLX1)                                    0.51 *     3.89 r
  U1971/Q (ON211HDLLX0)                                   0.48 *     4.38 f
  U1972/Q (AN22HDLLX1)                                    0.63 *     5.00 r
  U1974/CO (CAGHDLLX0)                                    0.65 *     5.66 r
  U1975/Q (AN211HDLLX1)                                   0.16 *     5.81 f
  U1976/Q (AN321HDLLX0)                                   1.74 *     7.55 r
  U1977/Q (AN211HDLLX1)                                   0.33 *     7.88 f
  U1984/Q (ON31HDLLX1)                                    0.82 *     8.70 r
  U1989/Q (AN22HDLLX1)                                    0.47 *     9.17 f
  U1991/Q (NA22HDLLX1)                                    0.43 *     9.60 f
  U1992/Q (ON211HDLLX0)                                   0.54 *    10.15 r
  U1995/Q (NA4HDLLX1)                                     0.49 *    10.63 f
  U1996/Q (ON31HDLLX1)                                    1.06 *    11.69 r
  U1997/Q (INHDLLX1)                                      0.35 *    12.05 f
  U1998/Q (AND2HDLLX0)                                    0.76 *    12.81 f
  U3105/Q (AN32HDLLX1)                                    0.63 *    13.44 r
  U3106/Q (NA4HDLLX1)                                     1.83 *    15.27 f
  U3122/Q (ON21HDLLX1)                                    0.95 *    16.22 r
  U3123/Q (ON21HDLLX1)                                    0.33 *    16.55 f
  U3124/Q (ON31HDLLX1)                                    0.30 *    16.86 r
  adapter_inst/signal_control_inst/counter_reg[20]/D (DFRRQHDLLX0)     0.00 *    16.86 r
  data arrival time                                                 16.86

  clock clk (rise edge)                                  73.75      73.75
  clock network delay (ideal)                             0.00      73.75
  clock uncertainty                                     -14.75      59.00
  adapter_inst/signal_control_inst/counter_reg[20]/C (DFRRQHDLLX0)     0.00    59.00 r
  library setup time                                     -0.42      58.57
  data required time                                                58.57
  --------------------------------------------------------------------------
  data required time                                                58.57
  data arrival time                                                -16.86
  --------------------------------------------------------------------------
  slack (MET)                                                       41.72


  Startpoint: adapter_inst/signal_control_inst/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/counter_reg[1]/C (DFRRQHDLLX0)     0.00     0.00 r
  adapter_inst/signal_control_inst/counter_reg[1]/Q (DFRRQHDLLX0)     1.49     1.49 f
  U1965/Q (INHDLLX1)                                      0.70 *     2.19 r
  U1966/Q (ON21HDLLX1)                                    0.28 *     2.47 f
  U1967/Q (ON22HDLLX0)                                    0.91 *     3.39 r
  U1970/Q (NA22HDLLX1)                                    0.51 *     3.89 r
  U1971/Q (ON211HDLLX0)                                   0.48 *     4.38 f
  U1972/Q (AN22HDLLX1)                                    0.63 *     5.00 r
  U1974/CO (CAGHDLLX0)                                    0.65 *     5.66 r
  U1975/Q (AN211HDLLX1)                                   0.16 *     5.81 f
  U1976/Q (AN321HDLLX0)                                   1.74 *     7.55 r
  U1977/Q (AN211HDLLX1)                                   0.33 *     7.88 f
  U1984/Q (ON31HDLLX1)                                    0.82 *     8.70 r
  U1989/Q (AN22HDLLX1)                                    0.47 *     9.17 f
  U1991/Q (NA22HDLLX1)                                    0.43 *     9.60 f
  U1992/Q (ON211HDLLX0)                                   0.54 *    10.15 r
  U1995/Q (NA4HDLLX1)                                     0.49 *    10.63 f
  U1996/Q (ON31HDLLX1)                                    1.06 *    11.69 r
  U1997/Q (INHDLLX1)                                      0.35 *    12.05 f
  U1998/Q (AND2HDLLX0)                                    0.76 *    12.81 f
  U3105/Q (AN32HDLLX1)                                    0.63 *    13.44 r
  U3106/Q (NA4HDLLX1)                                     1.83 *    15.27 f
  U3160/Q (ON21HDLLX1)                                    0.95 *    16.22 r
  U3161/Q (ON21HDLLX1)                                    0.33 *    16.55 f
  U3162/Q (ON31HDLLX1)                                    0.30 *    16.85 r
  adapter_inst/signal_control_inst/counter_reg[6]/D (DFRRQHDLLX0)     0.00 *    16.85 r
  data arrival time                                                 16.85

  clock clk (rise edge)                                  73.75      73.75
  clock network delay (ideal)                             0.00      73.75
  clock uncertainty                                     -14.75      59.00
  adapter_inst/signal_control_inst/counter_reg[6]/C (DFRRQHDLLX0)     0.00    59.00 r
  library setup time                                     -0.43      58.57
  data required time                                                58.57
  --------------------------------------------------------------------------
  data required time                                                58.57
  data arrival time                                                -16.85
  --------------------------------------------------------------------------
  slack (MET)                                                       41.72


  Startpoint: adapter_inst/signal_control_inst/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/counter_reg[1]/C (DFRRQHDLLX0)     0.00     0.00 r
  adapter_inst/signal_control_inst/counter_reg[1]/Q (DFRRQHDLLX0)     1.49     1.49 f
  U1965/Q (INHDLLX1)                                      0.70 *     2.19 r
  U1966/Q (ON21HDLLX1)                                    0.28 *     2.47 f
  U1967/Q (ON22HDLLX0)                                    0.91 *     3.39 r
  U1970/Q (NA22HDLLX1)                                    0.51 *     3.89 r
  U1971/Q (ON211HDLLX0)                                   0.48 *     4.38 f
  U1972/Q (AN22HDLLX1)                                    0.63 *     5.00 r
  U1974/CO (CAGHDLLX0)                                    0.65 *     5.66 r
  U1975/Q (AN211HDLLX1)                                   0.16 *     5.81 f
  U1976/Q (AN321HDLLX0)                                   1.74 *     7.55 r
  U1977/Q (AN211HDLLX1)                                   0.33 *     7.88 f
  U1984/Q (ON31HDLLX1)                                    0.82 *     8.70 r
  U1989/Q (AN22HDLLX1)                                    0.47 *     9.17 f
  U1991/Q (NA22HDLLX1)                                    0.43 *     9.60 f
  U1992/Q (ON211HDLLX0)                                   0.54 *    10.15 r
  U1995/Q (NA4HDLLX1)                                     0.49 *    10.63 f
  U1996/Q (ON31HDLLX1)                                    1.06 *    11.69 r
  U1997/Q (INHDLLX1)                                      0.35 *    12.05 f
  U1998/Q (AND2HDLLX0)                                    0.76 *    12.81 f
  U3105/Q (AN32HDLLX1)                                    0.63 *    13.44 r
  U3106/Q (NA4HDLLX1)                                     1.83 *    15.27 f
  U3132/Q (ON21HDLLX1)                                    0.95 *    16.23 r
  U3133/Q (ON21HDLLX1)                                    0.34 *    16.56 f
  U3134/Q (ON31HDLLX1)                                    0.28 *    16.84 r
  adapter_inst/signal_control_inst/counter_reg[16]/D (DFRRQHDLLX0)     0.00 *    16.84 r
  data arrival time                                                 16.84

  clock clk (rise edge)                                  73.75      73.75
  clock network delay (ideal)                             0.00      73.75
  clock uncertainty                                     -14.75      59.00
  adapter_inst/signal_control_inst/counter_reg[16]/C (DFRRQHDLLX0)     0.00    59.00 r
  library setup time                                     -0.42      58.57
  data required time                                                58.57
  --------------------------------------------------------------------------
  data required time                                                58.57
  data arrival time                                                -16.84
  --------------------------------------------------------------------------
  slack (MET)                                                       41.73


  Startpoint: adapter_inst/signal_control_inst/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/counter_reg[1]/C (DFRRQHDLLX0)     0.00     0.00 r
  adapter_inst/signal_control_inst/counter_reg[1]/Q (DFRRQHDLLX0)     1.49     1.49 f
  U1965/Q (INHDLLX1)                                      0.70 *     2.19 r
  U1966/Q (ON21HDLLX1)                                    0.28 *     2.47 f
  U1967/Q (ON22HDLLX0)                                    0.91 *     3.39 r
  U1970/Q (NA22HDLLX1)                                    0.51 *     3.89 r
  U1971/Q (ON211HDLLX0)                                   0.48 *     4.38 f
  U1972/Q (AN22HDLLX1)                                    0.63 *     5.00 r
  U1974/CO (CAGHDLLX0)                                    0.65 *     5.66 r
  U1975/Q (AN211HDLLX1)                                   0.16 *     5.81 f
  U1976/Q (AN321HDLLX0)                                   1.74 *     7.55 r
  U1977/Q (AN211HDLLX1)                                   0.33 *     7.88 f
  U1984/Q (ON31HDLLX1)                                    0.82 *     8.70 r
  U1989/Q (AN22HDLLX1)                                    0.47 *     9.17 f
  U1991/Q (NA22HDLLX1)                                    0.43 *     9.60 f
  U1992/Q (ON211HDLLX0)                                   0.54 *    10.15 r
  U1995/Q (NA4HDLLX1)                                     0.49 *    10.63 f
  U1996/Q (ON31HDLLX1)                                    1.06 *    11.69 r
  U1997/Q (INHDLLX1)                                      0.35 *    12.05 f
  U1998/Q (AND2HDLLX0)                                    0.76 *    12.81 f
  U3105/Q (AN32HDLLX1)                                    0.63 *    13.44 r
  U3106/Q (NA4HDLLX1)                                     1.83 *    15.27 f
  U3155/Q (ON21HDLLX1)                                    0.94 *    16.22 r
  U3156/Q (ON21HDLLX1)                                    0.33 *    16.55 f
  U3157/Q (ON31HDLLX1)                                    0.28 *    16.83 r
  adapter_inst/signal_control_inst/counter_reg[8]/D (DFRRQHDLLX0)     0.00 *    16.83 r
  data arrival time                                                 16.83

  clock clk (rise edge)                                  73.75      73.75
  clock network delay (ideal)                             0.00      73.75
  clock uncertainty                                     -14.75      59.00
  adapter_inst/signal_control_inst/counter_reg[8]/C (DFRRQHDLLX0)     0.00    59.00 r
  library setup time                                     -0.42      58.57
  data required time                                                58.57
  --------------------------------------------------------------------------
  data required time                                                58.57
  data arrival time                                                -16.83
  --------------------------------------------------------------------------
  slack (MET)                                                       41.74


  Startpoint: adapter_inst/signal_control_inst/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/signal_control_inst/counter_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adapter_inst/signal_control_inst/counter_reg[1]/C (DFRRQHDLLX0)     0.00     0.00 r
  adapter_inst/signal_control_inst/counter_reg[1]/Q (DFRRQHDLLX0)     1.49     1.49 f
  U1965/Q (INHDLLX1)                                      0.70 *     2.19 r
  U1966/Q (ON21HDLLX1)                                    0.28 *     2.47 f
  U1967/Q (ON22HDLLX0)                                    0.91 *     3.39 r
  U1970/Q (NA22HDLLX1)                                    0.51 *     3.89 r
  U1971/Q (ON211HDLLX0)                                   0.48 *     4.38 f
  U1972/Q (AN22HDLLX1)                                    0.63 *     5.00 r
  U1974/CO (CAGHDLLX0)                                    0.65 *     5.66 r
  U1975/Q (AN211HDLLX1)                                   0.16 *     5.81 f
  U1976/Q (AN321HDLLX0)                                   1.74 *     7.55 r
  U1977/Q (AN211HDLLX1)                                   0.33 *     7.88 f
  U1984/Q (ON31HDLLX1)                                    0.82 *     8.70 r
  U1989/Q (AN22HDLLX1)                                    0.47 *     9.17 f
  U1991/Q (NA22HDLLX1)                                    0.43 *     9.60 f
  U1992/Q (ON211HDLLX0)                                   0.54 *    10.15 r
  U1995/Q (NA4HDLLX1)                                     0.49 *    10.63 f
  U1996/Q (ON31HDLLX1)                                    1.06 *    11.69 r
  U1997/Q (INHDLLX1)                                      0.35 *    12.05 f
  U1998/Q (AND2HDLLX0)                                    0.76 *    12.81 f
  U3105/Q (AN32HDLLX1)                                    0.63 *    13.44 r
  U3106/Q (NA4HDLLX1)                                     1.83 *    15.27 f
  U3127/Q (ON21HDLLX1)                                    0.95 *    16.22 r
  U3128/Q (ON21HDLLX1)                                    0.33 *    16.55 f
  U3129/Q (ON31HDLLX1)                                    0.28 *    16.83 r
  adapter_inst/signal_control_inst/counter_reg[18]/D (DFRRQHDLLX0)     0.00 *    16.83 r
  data arrival time                                                 16.83

  clock clk (rise edge)                                  73.75      73.75
  clock network delay (ideal)                             0.00      73.75
  clock uncertainty                                     -14.75      59.00
  adapter_inst/signal_control_inst/counter_reg[18]/C (DFRRQHDLLX0)     0.00    59.00 r
  library setup time                                     -0.42      58.57
  data required time                                                58.57
  --------------------------------------------------------------------------
  data required time                                                58.57
  data arrival time                                                -16.83
  --------------------------------------------------------------------------
  slack (MET)                                                       41.75


  Startpoint: iso14443a_inst/part2/tx_inst/lm_out_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lm_out (output port)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  iso14443a_inst/part2/tx_inst/lm_out_reg/C (DFRRQHDLLX1)     0.00     0.00 r
  iso14443a_inst/part2/tx_inst/lm_out_reg/Q (DFRRQHDLLX1)     4.11     4.11 r
  lm_out (out)                                            0.00 *     4.11 r
  data arrival time                                                  4.11

  max_delay                                               5.00       5.00
  output external delay                                   0.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -4.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: pause_n_async
              (input port)
  Endpoint: pause_n_latch_sync/pause_n_latched_reg/SN
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  pause_n_async (in)                                      0.06       0.06 r
  pause_n_latch_sync/pause_n_latched_reg/SN (DFRRSQHDLLX0)     0.00 *     0.06 r
  data arrival time                                                  0.06

  max_delay                                               5.00       5.00
  output external delay                                   0.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        4.94


1
