{
	"cts__design__instance__displacement__total": 3.044,
	"cts__design__instance__displacement__mean": 0.025,
	"cts__design__instance__displacement__max": 1.57,
	"cts__route__wirelength__estimated": 540.419,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 540.419,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.610186,
	"cts__clock__skew__setup": 0.000703503,
	"cts__clock__skew__hold": 0.000703503,
	"cts__timing__drv__max_slew_limit": 0.876597,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.921154,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 9.80761e-05,
	"cts__power__switching__total": 3.0699e-05,
	"cts__power__leakage__total": 2.1052e-06,
	"cts__power__total": 0.00013088,
	"cts__design__io": 21,
	"cts__design__die__area": 2083.01,
	"cts__design__core__area": 1819.44,
	"cts__design__instance__count": 121,
	"cts__design__instance__area": 117.572,
	"cts__design__instance__count__stdcell": 121,
	"cts__design__instance__area__stdcell": 117.572,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__count__padcells": 0,
	"cts__design__instance__area__padcells": 0,
	"cts__design__instance__count__cover": 0,
	"cts__design__instance__area__cover": 0,
	"cts__design__instance__utilization": 0.0646199,
	"cts__design__instance__utilization__stdcell": 0.0646199,
	"cts__design__rows": 30,
	"cts__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 30,
	"cts__design__sites": 6840,
	"cts__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 6840,
	"cts__flow__warnings__count": 0,
	"cts__flow__errors__count": 0
}