ram1.v,verilog,xil_defaultlib,../../../../Mem.srcs/sources_1/ip/ram1/sim/ram1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
