{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712045339768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712045339768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 16:08:59 2024 " "Processing started: Tue Apr 02 16:08:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712045339768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712045339768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off component_tutorial -c component_tutorial " "Command: quartus_map --read_settings_files=on --write_settings_files=off component_tutorial -c component_tutorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712045339768 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1712045340213 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "unsaved_unfinished.qsys " "Elaborating Qsys system entity \"unsaved_unfinished.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712045340253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.02.16:09:00 Progress: Loading projects_folder/unsaved_unfinished.qsys " "2024.04.02.16:09:00 Progress: Loading projects_folder/unsaved_unfinished.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045340964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.02.16:09:01 Progress: Reading input file " "2024.04.02.16:09:01 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045341090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.02.16:09:01 Progress: Adding clk_0 \[clock_source 13.1\] " "2024.04.02.16:09:01 Progress: Adding clk_0 \[clock_source 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045341118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.02.16:09:01 Progress: Parameterizing module clk_0 " "2024.04.02.16:09:01 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045341214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.02.16:09:01 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.1\] " "2024.04.02.16:09:01 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045341217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.02.16:09:01 Progress: Parameterizing module nios2_qsys_0 " "2024.04.02.16:09:01 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045341369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.02.16:09:01 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.1\] " "2024.04.02.16:09:01 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045341371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.02.16:09:01 Progress: Parameterizing module onchip_memory2_0 " "2024.04.02.16:09:01 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045341385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.02.16:09:01 Progress: Adding reg32_avalon_interface_0 \[reg32_avalon_interface 1.0\] " "2024.04.02.16:09:01 Progress: Adding reg32_avalon_interface_0 \[reg32_avalon_interface 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045341386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.02.16:09:01 Progress: Parameterizing module reg32_avalon_interface_0 " "2024.04.02.16:09:01 Progress: Parameterizing module reg32_avalon_interface_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045341505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.02.16:09:01 Progress: Building connections " "2024.04.02.16:09:01 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045341505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.02.16:09:01 Progress: Parameterizing connections " "2024.04.02.16:09:01 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045341615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.02.16:09:01 Progress: Validating " "2024.04.02.16:09:01 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045341616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.02.16:09:01 Progress: Done reading input file " "2024.04.02.16:09:01 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045341819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved_unfinished: Generating unsaved_unfinished \"unsaved_unfinished\" for QUARTUS_SYNTH " "Unsaved_unfinished: Generating unsaved_unfinished \"unsaved_unfinished\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045342599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 4 modules, 13 connections " "Pipeline_bridge_swap_transform: After transform: 4 modules, 13 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045342713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045342721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 4 modules, 13 connections " "Merlin_initial_interconnect_transform: After transform: 4 modules, 13 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045342774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 9 modules, 32 connections " "Merlin_translator_transform: After transform: 9 modules, 32 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045342889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 18 modules, 87 connections " "Merlin_domain_transform: After transform: 18 modules, 87 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045343070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 23 modules, 106 connections " "Merlin_router_transform: After transform: 23 modules, 106 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045343119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 32 modules, 130 connections " "Merlin_network_to_switch_transform: After transform: 32 modules, 130 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045343174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_clock_and_reset_bridge_transform: After transform: 35 modules, 164 connections " "Merlin_clock_and_reset_bridge_transform: After transform: 35 modules, 164 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045343228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 5 modules, 17 connections " "Merlin_hierarchy_transform: After transform: 5 modules, 17 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045343577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 5 modules, 17 connections " "Merlin_mm_transform: After transform: 5 modules, 17 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045343577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 6 modules, 21 connections " "Merlin_interrupt_mapper_transform: After transform: 6 modules, 21 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045343588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 9 modules, 25 connections " "Reset_adaptation_transform: After transform: 9 modules, 25 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045343655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'unsaved_unfinished_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'unsaved_unfinished_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045344133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=unsaved_unfinished_nios2_qsys_0 --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt9815_2803495408223415863.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt9815_2803495408223415863.dir/0001_nios2_qsys_0_gen//unsaved_unfinished_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=unsaved_unfinished_nios2_qsys_0 --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt9815_2803495408223415863.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt9815_2803495408223415863.dir/0001_nios2_qsys_0_gen//unsaved_unfinished_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045344133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.04.02 16:09:04 (*) Starting Nios II generation " "Nios2_qsys_0: # 2024.04.02 16:09:04 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.04.02 16:09:04 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2024.04.02 16:09:04 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.04.02 16:09:05 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus " "Nios2_qsys_0: # 2024.04.02 16:09:05 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.04.02 16:09:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2024.04.02 16:09:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.04.02 16:09:05 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2024.04.02 16:09:05 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.04.02 16:09:05 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2024.04.02 16:09:05 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.04.02 16:09:05 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys_0: # 2024.04.02 16:09:05 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.04.02 16:09:05 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2024.04.02 16:09:05 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.04.02 16:09:05 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2024.04.02 16:09:05 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.04.02 16:09:06 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2024.04.02 16:09:06 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.04.02 16:09:06 (*)   Creating plain-text RTL " "Nios2_qsys_0: # 2024.04.02 16:09:06 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.04.02 16:09:07 (*) Done Nios II generation " "Nios2_qsys_0: # 2024.04.02 16:09:07 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'unsaved_unfinished_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'unsaved_unfinished_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"unsaved_unfinished\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"unsaved_unfinished\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'unsaved_unfinished_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'unsaved_unfinished_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_unfinished_onchip_memory2_0 --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt9815_2803495408223415863.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt9815_2803495408223415863.dir/0002_onchip_memory2_0_gen//unsaved_unfinished_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_unfinished_onchip_memory2_0 --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt9815_2803495408223415863.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt9815_2803495408223415863.dir/0002_onchip_memory2_0_gen//unsaved_unfinished_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'unsaved_unfinished_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'unsaved_unfinished_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"unsaved_unfinished\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"unsaved_unfinished\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reg32_avalon_interface_0: \"unsaved_unfinished\" instantiated reg32_avalon_interface \"reg32_avalon_interface_0\" " "Reg32_avalon_interface_0: \"unsaved_unfinished\" instantiated reg32_avalon_interface \"reg32_avalon_interface_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 31 modules, 97 connections " "Pipeline_bridge_swap_transform: After transform: 31 modules, 97 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 31 modules, 97 connections " "Merlin_hierarchy_transform: After transform: 31 modules, 97 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 31 modules, 97 connections " "Merlin_hierarchy_transform: After transform: 31 modules, 97 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 31 modules, 97 connections " "Merlin_hierarchy_transform: After transform: 31 modules, 97 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 31 modules, 97 connections " "Merlin_hierarchy_transform: After transform: 31 modules, 97 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 31 modules, 97 connections " "Merlin_hierarchy_transform: After transform: 31 modules, 97 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045347987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"unsaved_unfinished\" instantiated altera_merlin_interconnect_wrapper \"mm_interconnect_0\" " "Mm_interconnect_0: \"unsaved_unfinished\" instantiated altera_merlin_interconnect_wrapper \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045348226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"unsaved_unfinished\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"unsaved_unfinished\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045348237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"unsaved_unfinished\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"unsaved_unfinished\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045348241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\" " "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045348245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\" " "Nios2_qsys_0_jtag_debug_module_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045348248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045348251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045348254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045348257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045348267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router_001\" " "Addr_router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045348276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045348285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router_002\" " "Id_router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045348293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045348302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\" " "Cmd_xbar_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045348312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045348330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux_002\" " "Cmd_xbar_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045348346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045348346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_002\" " "Rsp_xbar_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045348355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045348374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045348375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\" " "Rsp_xbar_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045348393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045348393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved_unfinished: Done \"unsaved_unfinished\" with 23 modules, 37 files, 737459 bytes " "Unsaved_unfinished: Done \"unsaved_unfinished\" with 23 modules, 37 files, 737459 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1712045348394 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "unsaved_unfinished.qsys " "Finished elaborating Qsys system entity \"unsaved_unfinished.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712045349135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial.v" { { "Info" "ISGN_ENTITY_NAME" "1 component_tutorial " "Found entity 1: component_tutorial" {  } { { "component_tutorial.v" "" { Text "C:/altera/13.1/projects_folder/component_tutorial.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.v" "" { Text "C:/altera/13.1/projects_folder/reg32.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32_avalon_interface " "Found entity 1: reg32_avalon_interface" {  } { { "reg32_avalon_interface.v" "" { Text "C:/altera/13.1/projects_folder/reg32_avalon_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.v" "" { Text "C:/altera/13.1/projects_folder/hex7seg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved_unfinished/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/unsaved_unfinished/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved_unfinished/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/unsaved_unfinished/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349176 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/unsaved_unfinished/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved_unfinished/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/unsaved_unfinished/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved_unfinished/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/unsaved_unfinished/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved_unfinished/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/unsaved_unfinished/submodules/altera_merlin_master_translator.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved_unfinished/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/unsaved_unfinished/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved_unfinished/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/unsaved_unfinished/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved_unfinished/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/unsaved_unfinished/submodules/altera_reset_controller.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved_unfinished/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/unsaved_unfinished/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/reg32_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved_unfinished/submodules/reg32_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32_avalon_interface " "Found entity 1: reg32_avalon_interface" {  } { { "db/ip/unsaved_unfinished/submodules/reg32_avalon_interface.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/reg32_avalon_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved_unfinished/submodules/unsaved_unfinished_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_unfinished_irq_mapper " "Found entity 1: unsaved_unfinished_irq_mapper" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_irq_mapper.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_unfinished_mm_interconnect_0 " "Found entity 1: unsaved_unfinished_mm_interconnect_0" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_unfinished_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at unsaved_unfinished_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_addr_router.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712045349218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_unfinished_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at unsaved_unfinished_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_addr_router.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712045349218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_unfinished_mm_interconnect_0_addr_router_default_decode " "Found entity 1: unsaved_unfinished_mm_interconnect_0_addr_router_default_decode" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_addr_router.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349219 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_unfinished_mm_interconnect_0_addr_router " "Found entity 2: unsaved_unfinished_mm_interconnect_0_addr_router" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_addr_router.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_unfinished_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at unsaved_unfinished_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712045349222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_unfinished_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at unsaved_unfinished_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712045349222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_unfinished_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: unsaved_unfinished_mm_interconnect_0_addr_router_001_default_decode" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349223 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_unfinished_mm_interconnect_0_addr_router_001 " "Found entity 2: unsaved_unfinished_mm_interconnect_0_addr_router_001" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_unfinished_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: unsaved_unfinished_mm_interconnect_0_cmd_xbar_demux" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_unfinished_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: unsaved_unfinished_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_unfinished_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: unsaved_unfinished_mm_interconnect_0_cmd_xbar_mux" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_unfinished_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: unsaved_unfinished_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_unfinished_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at unsaved_unfinished_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_id_router.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712045349243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_unfinished_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at unsaved_unfinished_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_id_router.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712045349244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_unfinished_mm_interconnect_0_id_router_default_decode " "Found entity 1: unsaved_unfinished_mm_interconnect_0_id_router_default_decode" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_id_router.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349245 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_unfinished_mm_interconnect_0_id_router " "Found entity 2: unsaved_unfinished_mm_interconnect_0_id_router" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_id_router.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_unfinished_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at unsaved_unfinished_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_id_router_002.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712045349249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_unfinished_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at unsaved_unfinished_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_id_router_002.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712045349249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_unfinished_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: unsaved_unfinished_mm_interconnect_0_id_router_002_default_decode" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_id_router_002.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349250 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_unfinished_mm_interconnect_0_id_router_002 " "Found entity 2: unsaved_unfinished_mm_interconnect_0_id_router_002" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_id_router_002.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_unfinished_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: unsaved_unfinished_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_unfinished_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: unsaved_unfinished_mm_interconnect_0_rsp_xbar_mux" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_unfinished_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: unsaved_unfinished_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_unfinished_nios2_qsys_0_register_bank_a_module " "Found entity 1: unsaved_unfinished_nios2_qsys_0_register_bank_a_module" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349277 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_unfinished_nios2_qsys_0_register_bank_b_module " "Found entity 2: unsaved_unfinished_nios2_qsys_0_register_bank_b_module" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349277 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_unfinished_nios2_qsys_0_nios2_oci_debug " "Found entity 3: unsaved_unfinished_nios2_qsys_0_nios2_oci_debug" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349277 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_unfinished_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: unsaved_unfinished_nios2_qsys_0_ociram_sp_ram_module" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349277 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_unfinished_nios2_qsys_0_nios2_ocimem " "Found entity 5: unsaved_unfinished_nios2_qsys_0_nios2_ocimem" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349277 ""} { "Info" "ISGN_ENTITY_NAME" "6 unsaved_unfinished_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: unsaved_unfinished_nios2_qsys_0_nios2_avalon_reg" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349277 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsaved_unfinished_nios2_qsys_0_nios2_oci_break " "Found entity 7: unsaved_unfinished_nios2_qsys_0_nios2_oci_break" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349277 ""} { "Info" "ISGN_ENTITY_NAME" "8 unsaved_unfinished_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: unsaved_unfinished_nios2_qsys_0_nios2_oci_xbrk" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349277 ""} { "Info" "ISGN_ENTITY_NAME" "9 unsaved_unfinished_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: unsaved_unfinished_nios2_qsys_0_nios2_oci_dbrk" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349277 ""} { "Info" "ISGN_ENTITY_NAME" "10 unsaved_unfinished_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: unsaved_unfinished_nios2_qsys_0_nios2_oci_itrace" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349277 ""} { "Info" "ISGN_ENTITY_NAME" "11 unsaved_unfinished_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: unsaved_unfinished_nios2_qsys_0_nios2_oci_td_mode" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349277 ""} { "Info" "ISGN_ENTITY_NAME" "12 unsaved_unfinished_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: unsaved_unfinished_nios2_qsys_0_nios2_oci_dtrace" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349277 ""} { "Info" "ISGN_ENTITY_NAME" "13 unsaved_unfinished_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: unsaved_unfinished_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349277 ""} { "Info" "ISGN_ENTITY_NAME" "14 unsaved_unfinished_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: unsaved_unfinished_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349277 ""} { "Info" "ISGN_ENTITY_NAME" "15 unsaved_unfinished_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: unsaved_unfinished_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349277 ""} { "Info" "ISGN_ENTITY_NAME" "16 unsaved_unfinished_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: unsaved_unfinished_nios2_qsys_0_nios2_oci_fifo" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349277 ""} { "Info" "ISGN_ENTITY_NAME" "17 unsaved_unfinished_nios2_qsys_0_nios2_oci_pib " "Found entity 17: unsaved_unfinished_nios2_qsys_0_nios2_oci_pib" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349277 ""} { "Info" "ISGN_ENTITY_NAME" "18 unsaved_unfinished_nios2_qsys_0_nios2_oci_im " "Found entity 18: unsaved_unfinished_nios2_qsys_0_nios2_oci_im" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349277 ""} { "Info" "ISGN_ENTITY_NAME" "19 unsaved_unfinished_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: unsaved_unfinished_nios2_qsys_0_nios2_performance_monitors" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349277 ""} { "Info" "ISGN_ENTITY_NAME" "20 unsaved_unfinished_nios2_qsys_0_nios2_oci " "Found entity 20: unsaved_unfinished_nios2_qsys_0_nios2_oci" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349277 ""} { "Info" "ISGN_ENTITY_NAME" "21 unsaved_unfinished_nios2_qsys_0 " "Found entity 21: unsaved_unfinished_nios2_qsys_0" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_unfinished_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: unsaved_unfinished_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_unfinished_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: unsaved_unfinished_nios2_qsys_0_jtag_debug_module_tck" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_unfinished_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: unsaved_unfinished_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_unfinished_nios2_qsys_0_oci_test_bench " "Found entity 1: unsaved_unfinished_nios2_qsys_0_oci_test_bench" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_unfinished_nios2_qsys_0_test_bench " "Found entity 1: unsaved_unfinished_nios2_qsys_0_test_bench" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0_test_bench.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved_unfinished/submodules/unsaved_unfinished_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_unfinished_onchip_memory2_0 " "Found entity 1: unsaved_unfinished_onchip_memory2_0" {  } { { "db/ip/unsaved_unfinished/submodules/unsaved_unfinished_onchip_memory2_0.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/submodules/unsaved_unfinished_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved_unfinished/unsaved_unfinished.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved_unfinished/unsaved_unfinished.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_unfinished " "Found entity 1: unsaved_unfinished" {  } { { "db/ip/unsaved_unfinished/unsaved_unfinished.v" "" { Text "C:/altera/13.1/projects_folder/db/ip/unsaved_unfinished/unsaved_unfinished.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712045349309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712045349309 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display hex7seg.v(21) " "Verilog HDL Procedural Assignment error at hex7seg.v(21): object \"display\" on left-hand side of assignment must have a variable data type" {  } { { "hex7seg.v" "" { Text "C:/altera/13.1/projects_folder/hex7seg.v" 21 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1712045349310 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display hex7seg.v(22) " "Verilog HDL Procedural Assignment error at hex7seg.v(22): object \"display\" on left-hand side of assignment must have a variable data type" {  } { { "hex7seg.v" "" { Text "C:/altera/13.1/projects_folder/hex7seg.v" 22 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1712045349310 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display hex7seg.v(23) " "Verilog HDL Procedural Assignment error at hex7seg.v(23): object \"display\" on left-hand side of assignment must have a variable data type" {  } { { "hex7seg.v" "" { Text "C:/altera/13.1/projects_folder/hex7seg.v" 23 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1712045349310 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display hex7seg.v(25) " "Verilog HDL Procedural Assignment error at hex7seg.v(25): object \"display\" on left-hand side of assignment must have a variable data type" {  } { { "hex7seg.v" "" { Text "C:/altera/13.1/projects_folder/hex7seg.v" 25 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1712045349310 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display hex7seg.v(26) " "Verilog HDL Procedural Assignment error at hex7seg.v(26): object \"display\" on left-hand side of assignment must have a variable data type" {  } { { "hex7seg.v" "" { Text "C:/altera/13.1/projects_folder/hex7seg.v" 26 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1712045349310 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display hex7seg.v(27) " "Verilog HDL Procedural Assignment error at hex7seg.v(27): object \"display\" on left-hand side of assignment must have a variable data type" {  } { { "hex7seg.v" "" { Text "C:/altera/13.1/projects_folder/hex7seg.v" 27 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1712045349310 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display hex7seg.v(29) " "Verilog HDL Procedural Assignment error at hex7seg.v(29): object \"display\" on left-hand side of assignment must have a variable data type" {  } { { "hex7seg.v" "" { Text "C:/altera/13.1/projects_folder/hex7seg.v" 29 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1712045349310 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display hex7seg.v(30) " "Verilog HDL Procedural Assignment error at hex7seg.v(30): object \"display\" on left-hand side of assignment must have a variable data type" {  } { { "hex7seg.v" "" { Text "C:/altera/13.1/projects_folder/hex7seg.v" 30 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1712045349310 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display hex7seg.v(31) " "Verilog HDL Procedural Assignment error at hex7seg.v(31): object \"display\" on left-hand side of assignment must have a variable data type" {  } { { "hex7seg.v" "" { Text "C:/altera/13.1/projects_folder/hex7seg.v" 31 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1712045349310 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display hex7seg.v(32) " "Verilog HDL Procedural Assignment error at hex7seg.v(32): object \"display\" on left-hand side of assignment must have a variable data type" {  } { { "hex7seg.v" "" { Text "C:/altera/13.1/projects_folder/hex7seg.v" 32 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1712045349310 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display hex7seg.v(33) " "Verilog HDL Procedural Assignment error at hex7seg.v(33): object \"display\" on left-hand side of assignment must have a variable data type" {  } { { "hex7seg.v" "" { Text "C:/altera/13.1/projects_folder/hex7seg.v" 33 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1712045349310 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display hex7seg.v(34) " "Verilog HDL Procedural Assignment error at hex7seg.v(34): object \"display\" on left-hand side of assignment must have a variable data type" {  } { { "hex7seg.v" "" { Text "C:/altera/13.1/projects_folder/hex7seg.v" 34 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1712045349310 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display hex7seg.v(35) " "Verilog HDL Procedural Assignment error at hex7seg.v(35): object \"display\" on left-hand side of assignment must have a variable data type" {  } { { "hex7seg.v" "" { Text "C:/altera/13.1/projects_folder/hex7seg.v" 35 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1712045349310 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display hex7seg.v(36) " "Verilog HDL Procedural Assignment error at hex7seg.v(36): object \"display\" on left-hand side of assignment must have a variable data type" {  } { { "hex7seg.v" "" { Text "C:/altera/13.1/projects_folder/hex7seg.v" 36 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1712045349310 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display hex7seg.v(37) " "Verilog HDL Procedural Assignment error at hex7seg.v(37): object \"display\" on left-hand side of assignment must have a variable data type" {  } { { "hex7seg.v" "" { Text "C:/altera/13.1/projects_folder/hex7seg.v" 37 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1712045349310 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display hex7seg.v(38) " "Verilog HDL Procedural Assignment error at hex7seg.v(38): object \"display\" on left-hand side of assignment must have a variable data type" {  } { { "hex7seg.v" "" { Text "C:/altera/13.1/projects_folder/hex7seg.v" 38 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1712045349310 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/projects_folder/output_files/component_tutorial.map.smsg " "Generated suppressed messages file C:/altera/13.1/projects_folder/output_files/component_tutorial.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1712045349343 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 16 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712045349387 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 02 16:09:09 2024 " "Processing ended: Tue Apr 02 16:09:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712045349387 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712045349387 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712045349387 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712045349387 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 1  " "Quartus II Full Compilation was unsuccessful. 18 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712045350045 ""}
