// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module FTBBank(
  input         clock,
  input         reset,
  input         io_s1_fire,
  output        io_req_pc_ready,
  input         io_req_pc_valid,
  input  [49:0] io_req_pc_bits,
  output        io_read_resp_isCall,
  output        io_read_resp_isRet,
  output        io_read_resp_isJalr,
  output        io_read_resp_valid,
  output [3:0]  io_read_resp_brSlots_0_offset,
  output        io_read_resp_brSlots_0_sharing,
  output        io_read_resp_brSlots_0_valid,
  output [11:0] io_read_resp_brSlots_0_lower,
  output [1:0]  io_read_resp_brSlots_0_tarStat,
  output [3:0]  io_read_resp_tailSlot_offset,
  output        io_read_resp_tailSlot_sharing,
  output        io_read_resp_tailSlot_valid,
  output [19:0] io_read_resp_tailSlot_lower,
  output [1:0]  io_read_resp_tailSlot_tarStat,
  output [3:0]  io_read_resp_pftAddr,
  output        io_read_resp_carry,
  output        io_read_resp_last_may_be_rvi_call,
  output        io_read_resp_strong_bias_0,
  output        io_read_resp_strong_bias_1,
  output        io_read_hits_valid,
  output        io_read_hits_bits,
  output        io_read_multi_entry_isCall,
  output        io_read_multi_entry_isRet,
  output        io_read_multi_entry_isJalr,
  output        io_read_multi_entry_valid,
  output [3:0]  io_read_multi_entry_brSlots_0_offset,
  output        io_read_multi_entry_brSlots_0_sharing,
  output        io_read_multi_entry_brSlots_0_valid,
  output [11:0] io_read_multi_entry_brSlots_0_lower,
  output [1:0]  io_read_multi_entry_brSlots_0_tarStat,
  output [3:0]  io_read_multi_entry_tailSlot_offset,
  output        io_read_multi_entry_tailSlot_sharing,
  output        io_read_multi_entry_tailSlot_valid,
  output [19:0] io_read_multi_entry_tailSlot_lower,
  output [1:0]  io_read_multi_entry_tailSlot_tarStat,
  output [3:0]  io_read_multi_entry_pftAddr,
  output        io_read_multi_entry_carry,
  output        io_read_multi_entry_last_may_be_rvi_call,
  output        io_read_multi_entry_strong_bias_0,
  output        io_read_multi_entry_strong_bias_1,
  output        io_read_multi_hits_valid,
  output        io_read_multi_hits_bits,
  input         io_u_req_pc_valid,
  input  [49:0] io_u_req_pc_bits,
  output        io_update_hits_valid,
  output        io_update_hits_bits,
  input         io_update_access,
  input  [49:0] io_update_pc,
  input         io_update_write_data_valid,
  input         io_update_write_data_bits_entry_isCall,
  input         io_update_write_data_bits_entry_isRet,
  input         io_update_write_data_bits_entry_isJalr,
  input         io_update_write_data_bits_entry_valid,
  input  [3:0]  io_update_write_data_bits_entry_brSlots_0_offset,
  input         io_update_write_data_bits_entry_brSlots_0_sharing,
  input         io_update_write_data_bits_entry_brSlots_0_valid,
  input  [11:0] io_update_write_data_bits_entry_brSlots_0_lower,
  input  [1:0]  io_update_write_data_bits_entry_brSlots_0_tarStat,
  input  [3:0]  io_update_write_data_bits_entry_tailSlot_offset,
  input         io_update_write_data_bits_entry_tailSlot_sharing,
  input         io_update_write_data_bits_entry_tailSlot_valid,
  input  [19:0] io_update_write_data_bits_entry_tailSlot_lower,
  input  [1:0]  io_update_write_data_bits_entry_tailSlot_tarStat,
  input  [3:0]  io_update_write_data_bits_entry_pftAddr,
  input         io_update_write_data_bits_entry_carry,
  input         io_update_write_data_bits_entry_last_may_be_rvi_call,
  input         io_update_write_data_bits_entry_strong_bias_0,
  input         io_update_write_data_bits_entry_strong_bias_1,
  input  [19:0] io_update_write_data_bits_tag,
  input         io_update_write_way,
  input         io_update_write_alloc
);

  wire        _ftb_io_r_resp_data_0_entry_isCall;
  wire        _ftb_io_r_resp_data_0_entry_isRet;
  wire        _ftb_io_r_resp_data_0_entry_isJalr;
  wire        _ftb_io_r_resp_data_0_entry_valid;
  wire [3:0]  _ftb_io_r_resp_data_0_entry_brSlots_0_offset;
  wire        _ftb_io_r_resp_data_0_entry_brSlots_0_sharing;
  wire        _ftb_io_r_resp_data_0_entry_brSlots_0_valid;
  wire [11:0] _ftb_io_r_resp_data_0_entry_brSlots_0_lower;
  wire [1:0]  _ftb_io_r_resp_data_0_entry_brSlots_0_tarStat;
  wire [3:0]  _ftb_io_r_resp_data_0_entry_tailSlot_offset;
  wire        _ftb_io_r_resp_data_0_entry_tailSlot_sharing;
  wire        _ftb_io_r_resp_data_0_entry_tailSlot_valid;
  wire [19:0] _ftb_io_r_resp_data_0_entry_tailSlot_lower;
  wire [1:0]  _ftb_io_r_resp_data_0_entry_tailSlot_tarStat;
  wire [3:0]  _ftb_io_r_resp_data_0_entry_pftAddr;
  wire        _ftb_io_r_resp_data_0_entry_carry;
  wire        _ftb_io_r_resp_data_0_entry_last_may_be_rvi_call;
  wire        _ftb_io_r_resp_data_0_entry_strong_bias_0;
  wire        _ftb_io_r_resp_data_0_entry_strong_bias_1;
  wire [19:0] _ftb_io_r_resp_data_0_tag;
  wire        _ftb_io_r_resp_data_1_entry_isCall;
  wire        _ftb_io_r_resp_data_1_entry_isRet;
  wire        _ftb_io_r_resp_data_1_entry_isJalr;
  wire        _ftb_io_r_resp_data_1_entry_valid;
  wire [3:0]  _ftb_io_r_resp_data_1_entry_brSlots_0_offset;
  wire        _ftb_io_r_resp_data_1_entry_brSlots_0_sharing;
  wire        _ftb_io_r_resp_data_1_entry_brSlots_0_valid;
  wire [11:0] _ftb_io_r_resp_data_1_entry_brSlots_0_lower;
  wire [1:0]  _ftb_io_r_resp_data_1_entry_brSlots_0_tarStat;
  wire [3:0]  _ftb_io_r_resp_data_1_entry_tailSlot_offset;
  wire        _ftb_io_r_resp_data_1_entry_tailSlot_sharing;
  wire        _ftb_io_r_resp_data_1_entry_tailSlot_valid;
  wire [19:0] _ftb_io_r_resp_data_1_entry_tailSlot_lower;
  wire [1:0]  _ftb_io_r_resp_data_1_entry_tailSlot_tarStat;
  wire [3:0]  _ftb_io_r_resp_data_1_entry_pftAddr;
  wire        _ftb_io_r_resp_data_1_entry_carry;
  wire        _ftb_io_r_resp_data_1_entry_last_may_be_rvi_call;
  wire        _ftb_io_r_resp_data_1_entry_strong_bias_0;
  wire        _ftb_io_r_resp_data_1_entry_strong_bias_1;
  wire [19:0] _ftb_io_r_resp_data_1_tag;
  reg         pred_rdata_REG;
  reg         pred_rdata_hold_data_0_entry_isCall;
  reg         pred_rdata_hold_data_0_entry_isRet;
  reg         pred_rdata_hold_data_0_entry_isJalr;
  reg         pred_rdata_hold_data_0_entry_valid;
  reg  [3:0]  pred_rdata_hold_data_0_entry_brSlots_0_offset;
  reg         pred_rdata_hold_data_0_entry_brSlots_0_sharing;
  reg         pred_rdata_hold_data_0_entry_brSlots_0_valid;
  reg  [11:0] pred_rdata_hold_data_0_entry_brSlots_0_lower;
  reg  [1:0]  pred_rdata_hold_data_0_entry_brSlots_0_tarStat;
  reg  [3:0]  pred_rdata_hold_data_0_entry_tailSlot_offset;
  reg         pred_rdata_hold_data_0_entry_tailSlot_sharing;
  reg         pred_rdata_hold_data_0_entry_tailSlot_valid;
  reg  [19:0] pred_rdata_hold_data_0_entry_tailSlot_lower;
  reg  [1:0]  pred_rdata_hold_data_0_entry_tailSlot_tarStat;
  reg  [3:0]  pred_rdata_hold_data_0_entry_pftAddr;
  reg         pred_rdata_hold_data_0_entry_carry;
  reg         pred_rdata_hold_data_0_entry_last_may_be_rvi_call;
  reg         pred_rdata_hold_data_0_entry_strong_bias_0;
  reg         pred_rdata_hold_data_0_entry_strong_bias_1;
  reg  [19:0] pred_rdata_hold_data_0_tag;
  reg         pred_rdata_hold_data_1_entry_isCall;
  reg         pred_rdata_hold_data_1_entry_isRet;
  reg         pred_rdata_hold_data_1_entry_isJalr;
  reg         pred_rdata_hold_data_1_entry_valid;
  reg  [3:0]  pred_rdata_hold_data_1_entry_brSlots_0_offset;
  reg         pred_rdata_hold_data_1_entry_brSlots_0_sharing;
  reg         pred_rdata_hold_data_1_entry_brSlots_0_valid;
  reg  [11:0] pred_rdata_hold_data_1_entry_brSlots_0_lower;
  reg  [1:0]  pred_rdata_hold_data_1_entry_brSlots_0_tarStat;
  reg  [3:0]  pred_rdata_hold_data_1_entry_tailSlot_offset;
  reg         pred_rdata_hold_data_1_entry_tailSlot_sharing;
  reg         pred_rdata_hold_data_1_entry_tailSlot_valid;
  reg  [19:0] pred_rdata_hold_data_1_entry_tailSlot_lower;
  reg  [1:0]  pred_rdata_hold_data_1_entry_tailSlot_tarStat;
  reg  [3:0]  pred_rdata_hold_data_1_entry_pftAddr;
  reg         pred_rdata_hold_data_1_entry_carry;
  reg         pred_rdata_hold_data_1_entry_last_may_be_rvi_call;
  reg         pred_rdata_hold_data_1_entry_strong_bias_0;
  reg         pred_rdata_hold_data_1_entry_strong_bias_1;
  reg  [19:0] pred_rdata_hold_data_1_tag;
  wire        pred_rdata_0_entry_isCall =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_0_entry_isCall
      : pred_rdata_hold_data_0_entry_isCall;
  wire        pred_rdata_0_entry_isRet =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_0_entry_isRet
      : pred_rdata_hold_data_0_entry_isRet;
  wire        pred_rdata_0_entry_isJalr =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_0_entry_isJalr
      : pred_rdata_hold_data_0_entry_isJalr;
  wire        pred_rdata_0_entry_valid =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_0_entry_valid
      : pred_rdata_hold_data_0_entry_valid;
  wire [3:0]  pred_rdata_0_entry_brSlots_0_offset =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_0_entry_brSlots_0_offset
      : pred_rdata_hold_data_0_entry_brSlots_0_offset;
  wire        pred_rdata_0_entry_brSlots_0_sharing =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_0_entry_brSlots_0_sharing
      : pred_rdata_hold_data_0_entry_brSlots_0_sharing;
  wire        pred_rdata_0_entry_brSlots_0_valid =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_0_entry_brSlots_0_valid
      : pred_rdata_hold_data_0_entry_brSlots_0_valid;
  wire [11:0] pred_rdata_0_entry_brSlots_0_lower =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_0_entry_brSlots_0_lower
      : pred_rdata_hold_data_0_entry_brSlots_0_lower;
  wire [1:0]  pred_rdata_0_entry_brSlots_0_tarStat =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_0_entry_brSlots_0_tarStat
      : pred_rdata_hold_data_0_entry_brSlots_0_tarStat;
  wire [3:0]  pred_rdata_0_entry_tailSlot_offset =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_0_entry_tailSlot_offset
      : pred_rdata_hold_data_0_entry_tailSlot_offset;
  wire        pred_rdata_0_entry_tailSlot_sharing =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_0_entry_tailSlot_sharing
      : pred_rdata_hold_data_0_entry_tailSlot_sharing;
  wire        pred_rdata_0_entry_tailSlot_valid =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_0_entry_tailSlot_valid
      : pred_rdata_hold_data_0_entry_tailSlot_valid;
  wire [19:0] pred_rdata_0_entry_tailSlot_lower =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_0_entry_tailSlot_lower
      : pred_rdata_hold_data_0_entry_tailSlot_lower;
  wire [1:0]  pred_rdata_0_entry_tailSlot_tarStat =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_0_entry_tailSlot_tarStat
      : pred_rdata_hold_data_0_entry_tailSlot_tarStat;
  wire [3:0]  pred_rdata_0_entry_pftAddr =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_0_entry_pftAddr
      : pred_rdata_hold_data_0_entry_pftAddr;
  wire        pred_rdata_0_entry_carry =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_0_entry_carry
      : pred_rdata_hold_data_0_entry_carry;
  wire        pred_rdata_0_entry_last_may_be_rvi_call =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_0_entry_last_may_be_rvi_call
      : pred_rdata_hold_data_0_entry_last_may_be_rvi_call;
  wire        pred_rdata_0_entry_strong_bias_0 =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_0_entry_strong_bias_0
      : pred_rdata_hold_data_0_entry_strong_bias_0;
  wire        pred_rdata_0_entry_strong_bias_1 =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_0_entry_strong_bias_1
      : pred_rdata_hold_data_0_entry_strong_bias_1;
  wire        pred_rdata_1_entry_isCall =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_1_entry_isCall
      : pred_rdata_hold_data_1_entry_isCall;
  wire        pred_rdata_1_entry_isRet =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_1_entry_isRet
      : pred_rdata_hold_data_1_entry_isRet;
  wire        pred_rdata_1_entry_isJalr =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_1_entry_isJalr
      : pred_rdata_hold_data_1_entry_isJalr;
  wire        pred_rdata_1_entry_valid =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_1_entry_valid
      : pred_rdata_hold_data_1_entry_valid;
  wire [3:0]  pred_rdata_1_entry_brSlots_0_offset =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_1_entry_brSlots_0_offset
      : pred_rdata_hold_data_1_entry_brSlots_0_offset;
  wire        pred_rdata_1_entry_brSlots_0_sharing =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_1_entry_brSlots_0_sharing
      : pred_rdata_hold_data_1_entry_brSlots_0_sharing;
  wire        pred_rdata_1_entry_brSlots_0_valid =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_1_entry_brSlots_0_valid
      : pred_rdata_hold_data_1_entry_brSlots_0_valid;
  wire [11:0] pred_rdata_1_entry_brSlots_0_lower =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_1_entry_brSlots_0_lower
      : pred_rdata_hold_data_1_entry_brSlots_0_lower;
  wire [1:0]  pred_rdata_1_entry_brSlots_0_tarStat =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_1_entry_brSlots_0_tarStat
      : pred_rdata_hold_data_1_entry_brSlots_0_tarStat;
  wire [3:0]  pred_rdata_1_entry_tailSlot_offset =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_1_entry_tailSlot_offset
      : pred_rdata_hold_data_1_entry_tailSlot_offset;
  wire        pred_rdata_1_entry_tailSlot_sharing =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_1_entry_tailSlot_sharing
      : pred_rdata_hold_data_1_entry_tailSlot_sharing;
  wire        pred_rdata_1_entry_tailSlot_valid =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_1_entry_tailSlot_valid
      : pred_rdata_hold_data_1_entry_tailSlot_valid;
  wire [19:0] pred_rdata_1_entry_tailSlot_lower =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_1_entry_tailSlot_lower
      : pred_rdata_hold_data_1_entry_tailSlot_lower;
  wire [1:0]  pred_rdata_1_entry_tailSlot_tarStat =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_1_entry_tailSlot_tarStat
      : pred_rdata_hold_data_1_entry_tailSlot_tarStat;
  wire [3:0]  pred_rdata_1_entry_pftAddr =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_1_entry_pftAddr
      : pred_rdata_hold_data_1_entry_pftAddr;
  wire        pred_rdata_1_entry_carry =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_1_entry_carry
      : pred_rdata_hold_data_1_entry_carry;
  wire        pred_rdata_1_entry_last_may_be_rvi_call =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_1_entry_last_may_be_rvi_call
      : pred_rdata_hold_data_1_entry_last_may_be_rvi_call;
  wire        pred_rdata_1_entry_strong_bias_0 =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_1_entry_strong_bias_0
      : pred_rdata_hold_data_1_entry_strong_bias_0;
  wire        pred_rdata_1_entry_strong_bias_1 =
    pred_rdata_REG
      ? _ftb_io_r_resp_data_1_entry_strong_bias_1
      : pred_rdata_hold_data_1_entry_strong_bias_1;
  reg  [19:0] req_tag;
  reg  [4:0]  req_idx;
  reg  [19:0] u_req_tag;
  wire        total_hits_0 =
    (pred_rdata_REG ? _ftb_io_r_resp_data_0_tag : pred_rdata_hold_data_0_tag) == req_tag
    & pred_rdata_0_entry_valid & io_s1_fire;
  wire        total_hits_1 =
    (pred_rdata_REG ? _ftb_io_r_resp_data_1_tag : pred_rdata_hold_data_1_tag) == req_tag
    & pred_rdata_1_entry_valid & io_s1_fire;
  wire        hit = total_hits_0 | total_hits_1;
  reg         total_hits_reg_0;
  reg         total_hits_reg_1;
  reg         read_entries_reg_0_isCall;
  reg         read_entries_reg_0_isRet;
  reg         read_entries_reg_0_isJalr;
  reg         read_entries_reg_0_valid;
  reg  [3:0]  read_entries_reg_0_brSlots_0_offset;
  reg         read_entries_reg_0_brSlots_0_sharing;
  reg         read_entries_reg_0_brSlots_0_valid;
  reg  [11:0] read_entries_reg_0_brSlots_0_lower;
  reg  [1:0]  read_entries_reg_0_brSlots_0_tarStat;
  reg  [3:0]  read_entries_reg_0_tailSlot_offset;
  reg         read_entries_reg_0_tailSlot_sharing;
  reg         read_entries_reg_0_tailSlot_valid;
  reg  [19:0] read_entries_reg_0_tailSlot_lower;
  reg  [1:0]  read_entries_reg_0_tailSlot_tarStat;
  reg  [3:0]  read_entries_reg_0_pftAddr;
  reg         read_entries_reg_0_carry;
  reg         read_entries_reg_0_last_may_be_rvi_call;
  reg         read_entries_reg_0_strong_bias_0;
  reg         read_entries_reg_0_strong_bias_1;
  reg         read_entries_reg_1_isCall;
  reg         read_entries_reg_1_isRet;
  reg         read_entries_reg_1_isJalr;
  reg         read_entries_reg_1_valid;
  reg  [3:0]  read_entries_reg_1_brSlots_0_offset;
  reg         read_entries_reg_1_brSlots_0_sharing;
  reg         read_entries_reg_1_brSlots_0_valid;
  reg  [11:0] read_entries_reg_1_brSlots_0_lower;
  reg  [1:0]  read_entries_reg_1_brSlots_0_tarStat;
  reg  [3:0]  read_entries_reg_1_tailSlot_offset;
  reg         read_entries_reg_1_tailSlot_sharing;
  reg         read_entries_reg_1_tailSlot_valid;
  reg  [19:0] read_entries_reg_1_tailSlot_lower;
  reg  [1:0]  read_entries_reg_1_tailSlot_tarStat;
  reg  [3:0]  read_entries_reg_1_pftAddr;
  reg         read_entries_reg_1_carry;
  reg         read_entries_reg_1_last_may_be_rvi_call;
  reg         read_entries_reg_1_strong_bias_0;
  reg         read_entries_reg_1_strong_bias_1;
  reg         u_total_hits_REG;
  reg         u_total_hits_REG_1;
  wire        u_total_hits_1 =
    _ftb_io_r_resp_data_1_tag == u_req_tag & _ftb_io_r_resp_data_1_entry_valid
    & u_total_hits_REG_1;
  reg         state_vec_0;
  reg         state_vec_1;
  reg         state_vec_2;
  reg         state_vec_3;
  reg         state_vec_4;
  reg         state_vec_5;
  reg         state_vec_6;
  reg         state_vec_7;
  reg         state_vec_8;
  reg         state_vec_9;
  reg         state_vec_10;
  reg         state_vec_11;
  reg         state_vec_12;
  reg         state_vec_13;
  reg         state_vec_14;
  reg         state_vec_15;
  reg         state_vec_16;
  reg         state_vec_17;
  reg         state_vec_18;
  reg         state_vec_19;
  reg         state_vec_20;
  reg         state_vec_21;
  reg         state_vec_22;
  reg         state_vec_23;
  reg         state_vec_24;
  reg         state_vec_25;
  reg         state_vec_26;
  reg         state_vec_27;
  reg         state_vec_28;
  reg         state_vec_29;
  reg         state_vec_30;
  reg         state_vec_31;
  reg  [4:0]  touch_set_0_REG;
  reg         touch_way_0_valid_REG;
  reg         touch_way_0_bits_REG;
  wire [4:0]  u_idx = io_update_pc[5:1] ^ io_update_pc[8:4];
  reg         allocWriteWay_REG_0;
  reg         allocWriteWay_REG_1;
  wire [31:0] _GEN =
    {{state_vec_31},
     {state_vec_30},
     {state_vec_29},
     {state_vec_28},
     {state_vec_27},
     {state_vec_26},
     {state_vec_25},
     {state_vec_24},
     {state_vec_23},
     {state_vec_22},
     {state_vec_21},
     {state_vec_20},
     {state_vec_19},
     {state_vec_18},
     {state_vec_17},
     {state_vec_16},
     {state_vec_15},
     {state_vec_14},
     {state_vec_13},
     {state_vec_12},
     {state_vec_11},
     {state_vec_10},
     {state_vec_9},
     {state_vec_8},
     {state_vec_7},
     {state_vec_6},
     {state_vec_5},
     {state_vec_4},
     {state_vec_3},
     {state_vec_2},
     {state_vec_1},
     {state_vec_0}};
  wire        u_way =
    io_update_write_alloc
      ? ((&{allocWriteWay_REG_1, allocWriteWay_REG_0})
           ? _GEN[u_idx]
           : allocWriteWay_REG_0)
      : io_update_write_way;
  always @(posedge clock) begin
    pred_rdata_REG <= io_req_pc_valid & ~io_update_access;
    if (io_req_pc_valid) begin
      req_tag <= io_req_pc_bits[25:6];
      req_idx <= io_req_pc_bits[5:1] ^ io_req_pc_bits[8:4];
    end
    if (io_u_req_pc_valid)
      u_req_tag <= io_u_req_pc_bits[25:6];
    if (io_s1_fire) begin
      total_hits_reg_0 <= total_hits_0;
      total_hits_reg_1 <= total_hits_1;
      read_entries_reg_0_isCall <= pred_rdata_0_entry_isCall;
      read_entries_reg_0_isRet <= pred_rdata_0_entry_isRet;
      read_entries_reg_0_isJalr <= pred_rdata_0_entry_isJalr;
      read_entries_reg_0_valid <= pred_rdata_0_entry_valid;
      read_entries_reg_0_brSlots_0_offset <= pred_rdata_0_entry_brSlots_0_offset;
      read_entries_reg_0_brSlots_0_sharing <= pred_rdata_0_entry_brSlots_0_sharing;
      read_entries_reg_0_brSlots_0_valid <= pred_rdata_0_entry_brSlots_0_valid;
      read_entries_reg_0_brSlots_0_lower <= pred_rdata_0_entry_brSlots_0_lower;
      read_entries_reg_0_brSlots_0_tarStat <= pred_rdata_0_entry_brSlots_0_tarStat;
      read_entries_reg_0_tailSlot_offset <= pred_rdata_0_entry_tailSlot_offset;
      read_entries_reg_0_tailSlot_sharing <= pred_rdata_0_entry_tailSlot_sharing;
      read_entries_reg_0_tailSlot_valid <= pred_rdata_0_entry_tailSlot_valid;
      read_entries_reg_0_tailSlot_lower <= pred_rdata_0_entry_tailSlot_lower;
      read_entries_reg_0_tailSlot_tarStat <= pred_rdata_0_entry_tailSlot_tarStat;
      read_entries_reg_0_pftAddr <= pred_rdata_0_entry_pftAddr;
      read_entries_reg_0_carry <= pred_rdata_0_entry_carry;
      read_entries_reg_0_last_may_be_rvi_call <= pred_rdata_0_entry_last_may_be_rvi_call;
      read_entries_reg_0_strong_bias_0 <= pred_rdata_0_entry_strong_bias_0;
      read_entries_reg_0_strong_bias_1 <= pred_rdata_0_entry_strong_bias_1;
      read_entries_reg_1_isCall <= pred_rdata_1_entry_isCall;
      read_entries_reg_1_isRet <= pred_rdata_1_entry_isRet;
      read_entries_reg_1_isJalr <= pred_rdata_1_entry_isJalr;
      read_entries_reg_1_valid <= pred_rdata_1_entry_valid;
      read_entries_reg_1_brSlots_0_offset <= pred_rdata_1_entry_brSlots_0_offset;
      read_entries_reg_1_brSlots_0_sharing <= pred_rdata_1_entry_brSlots_0_sharing;
      read_entries_reg_1_brSlots_0_valid <= pred_rdata_1_entry_brSlots_0_valid;
      read_entries_reg_1_brSlots_0_lower <= pred_rdata_1_entry_brSlots_0_lower;
      read_entries_reg_1_brSlots_0_tarStat <= pred_rdata_1_entry_brSlots_0_tarStat;
      read_entries_reg_1_tailSlot_offset <= pred_rdata_1_entry_tailSlot_offset;
      read_entries_reg_1_tailSlot_sharing <= pred_rdata_1_entry_tailSlot_sharing;
      read_entries_reg_1_tailSlot_valid <= pred_rdata_1_entry_tailSlot_valid;
      read_entries_reg_1_tailSlot_lower <= pred_rdata_1_entry_tailSlot_lower;
      read_entries_reg_1_tailSlot_tarStat <= pred_rdata_1_entry_tailSlot_tarStat;
      read_entries_reg_1_pftAddr <= pred_rdata_1_entry_pftAddr;
      read_entries_reg_1_carry <= pred_rdata_1_entry_carry;
      read_entries_reg_1_last_may_be_rvi_call <= pred_rdata_1_entry_last_may_be_rvi_call;
      read_entries_reg_1_strong_bias_0 <= pred_rdata_1_entry_strong_bias_0;
      read_entries_reg_1_strong_bias_1 <= pred_rdata_1_entry_strong_bias_1;
    end
    u_total_hits_REG <= io_update_access;
    u_total_hits_REG_1 <= io_update_access;
    touch_set_0_REG <= req_idx;
    touch_way_0_valid_REG <= hit;
    touch_way_0_bits_REG <= total_hits_1;
    allocWriteWay_REG_0 <= _ftb_io_r_resp_data_0_entry_valid;
    allocWriteWay_REG_1 <= _ftb_io_r_resp_data_1_entry_valid;
  end // always @(posedge)
  wire [4:0]  touch_set_0 = io_update_write_data_valid ? u_idx : touch_set_0_REG;
  wire        touch_way_0_valid = io_update_write_data_valid | touch_way_0_valid_REG;
  wire        touch_way_0_bits =
    io_update_write_data_valid ? u_way : touch_way_0_bits_REG;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      pred_rdata_hold_data_0_entry_isCall <= 1'h0;
      pred_rdata_hold_data_0_entry_isRet <= 1'h0;
      pred_rdata_hold_data_0_entry_isJalr <= 1'h0;
      pred_rdata_hold_data_0_entry_valid <= 1'h0;
      pred_rdata_hold_data_0_entry_brSlots_0_offset <= 4'h0;
      pred_rdata_hold_data_0_entry_brSlots_0_sharing <= 1'h0;
      pred_rdata_hold_data_0_entry_brSlots_0_valid <= 1'h0;
      pred_rdata_hold_data_0_entry_brSlots_0_lower <= 12'h0;
      pred_rdata_hold_data_0_entry_brSlots_0_tarStat <= 2'h0;
      pred_rdata_hold_data_0_entry_tailSlot_offset <= 4'h0;
      pred_rdata_hold_data_0_entry_tailSlot_sharing <= 1'h0;
      pred_rdata_hold_data_0_entry_tailSlot_valid <= 1'h0;
      pred_rdata_hold_data_0_entry_tailSlot_lower <= 20'h0;
      pred_rdata_hold_data_0_entry_tailSlot_tarStat <= 2'h0;
      pred_rdata_hold_data_0_entry_pftAddr <= 4'h0;
      pred_rdata_hold_data_0_entry_carry <= 1'h0;
      pred_rdata_hold_data_0_entry_last_may_be_rvi_call <= 1'h0;
      pred_rdata_hold_data_0_entry_strong_bias_0 <= 1'h0;
      pred_rdata_hold_data_0_entry_strong_bias_1 <= 1'h0;
      pred_rdata_hold_data_0_tag <= 20'h0;
      pred_rdata_hold_data_1_entry_isCall <= 1'h0;
      pred_rdata_hold_data_1_entry_isRet <= 1'h0;
      pred_rdata_hold_data_1_entry_isJalr <= 1'h0;
      pred_rdata_hold_data_1_entry_valid <= 1'h0;
      pred_rdata_hold_data_1_entry_brSlots_0_offset <= 4'h0;
      pred_rdata_hold_data_1_entry_brSlots_0_sharing <= 1'h0;
      pred_rdata_hold_data_1_entry_brSlots_0_valid <= 1'h0;
      pred_rdata_hold_data_1_entry_brSlots_0_lower <= 12'h0;
      pred_rdata_hold_data_1_entry_brSlots_0_tarStat <= 2'h0;
      pred_rdata_hold_data_1_entry_tailSlot_offset <= 4'h0;
      pred_rdata_hold_data_1_entry_tailSlot_sharing <= 1'h0;
      pred_rdata_hold_data_1_entry_tailSlot_valid <= 1'h0;
      pred_rdata_hold_data_1_entry_tailSlot_lower <= 20'h0;
      pred_rdata_hold_data_1_entry_tailSlot_tarStat <= 2'h0;
      pred_rdata_hold_data_1_entry_pftAddr <= 4'h0;
      pred_rdata_hold_data_1_entry_carry <= 1'h0;
      pred_rdata_hold_data_1_entry_last_may_be_rvi_call <= 1'h0;
      pred_rdata_hold_data_1_entry_strong_bias_0 <= 1'h0;
      pred_rdata_hold_data_1_entry_strong_bias_1 <= 1'h0;
      pred_rdata_hold_data_1_tag <= 20'h0;
      state_vec_0 <= 1'h0;
      state_vec_1 <= 1'h0;
      state_vec_2 <= 1'h0;
      state_vec_3 <= 1'h0;
      state_vec_4 <= 1'h0;
      state_vec_5 <= 1'h0;
      state_vec_6 <= 1'h0;
      state_vec_7 <= 1'h0;
      state_vec_8 <= 1'h0;
      state_vec_9 <= 1'h0;
      state_vec_10 <= 1'h0;
      state_vec_11 <= 1'h0;
      state_vec_12 <= 1'h0;
      state_vec_13 <= 1'h0;
      state_vec_14 <= 1'h0;
      state_vec_15 <= 1'h0;
      state_vec_16 <= 1'h0;
      state_vec_17 <= 1'h0;
      state_vec_18 <= 1'h0;
      state_vec_19 <= 1'h0;
      state_vec_20 <= 1'h0;
      state_vec_21 <= 1'h0;
      state_vec_22 <= 1'h0;
      state_vec_23 <= 1'h0;
      state_vec_24 <= 1'h0;
      state_vec_25 <= 1'h0;
      state_vec_26 <= 1'h0;
      state_vec_27 <= 1'h0;
      state_vec_28 <= 1'h0;
      state_vec_29 <= 1'h0;
      state_vec_30 <= 1'h0;
      state_vec_31 <= 1'h0;
    end
    else begin
      if (pred_rdata_REG) begin
        pred_rdata_hold_data_0_entry_isCall <= _ftb_io_r_resp_data_0_entry_isCall;
        pred_rdata_hold_data_0_entry_isRet <= _ftb_io_r_resp_data_0_entry_isRet;
        pred_rdata_hold_data_0_entry_isJalr <= _ftb_io_r_resp_data_0_entry_isJalr;
        pred_rdata_hold_data_0_entry_valid <= _ftb_io_r_resp_data_0_entry_valid;
        pred_rdata_hold_data_0_entry_brSlots_0_offset <=
          _ftb_io_r_resp_data_0_entry_brSlots_0_offset;
        pred_rdata_hold_data_0_entry_brSlots_0_sharing <=
          _ftb_io_r_resp_data_0_entry_brSlots_0_sharing;
        pred_rdata_hold_data_0_entry_brSlots_0_valid <=
          _ftb_io_r_resp_data_0_entry_brSlots_0_valid;
        pred_rdata_hold_data_0_entry_brSlots_0_lower <=
          _ftb_io_r_resp_data_0_entry_brSlots_0_lower;
        pred_rdata_hold_data_0_entry_brSlots_0_tarStat <=
          _ftb_io_r_resp_data_0_entry_brSlots_0_tarStat;
        pred_rdata_hold_data_0_entry_tailSlot_offset <=
          _ftb_io_r_resp_data_0_entry_tailSlot_offset;
        pred_rdata_hold_data_0_entry_tailSlot_sharing <=
          _ftb_io_r_resp_data_0_entry_tailSlot_sharing;
        pred_rdata_hold_data_0_entry_tailSlot_valid <=
          _ftb_io_r_resp_data_0_entry_tailSlot_valid;
        pred_rdata_hold_data_0_entry_tailSlot_lower <=
          _ftb_io_r_resp_data_0_entry_tailSlot_lower;
        pred_rdata_hold_data_0_entry_tailSlot_tarStat <=
          _ftb_io_r_resp_data_0_entry_tailSlot_tarStat;
        pred_rdata_hold_data_0_entry_pftAddr <= _ftb_io_r_resp_data_0_entry_pftAddr;
        pred_rdata_hold_data_0_entry_carry <= _ftb_io_r_resp_data_0_entry_carry;
        pred_rdata_hold_data_0_entry_last_may_be_rvi_call <=
          _ftb_io_r_resp_data_0_entry_last_may_be_rvi_call;
        pred_rdata_hold_data_0_entry_strong_bias_0 <=
          _ftb_io_r_resp_data_0_entry_strong_bias_0;
        pred_rdata_hold_data_0_entry_strong_bias_1 <=
          _ftb_io_r_resp_data_0_entry_strong_bias_1;
        pred_rdata_hold_data_0_tag <= _ftb_io_r_resp_data_0_tag;
        pred_rdata_hold_data_1_entry_isCall <= _ftb_io_r_resp_data_1_entry_isCall;
        pred_rdata_hold_data_1_entry_isRet <= _ftb_io_r_resp_data_1_entry_isRet;
        pred_rdata_hold_data_1_entry_isJalr <= _ftb_io_r_resp_data_1_entry_isJalr;
        pred_rdata_hold_data_1_entry_valid <= _ftb_io_r_resp_data_1_entry_valid;
        pred_rdata_hold_data_1_entry_brSlots_0_offset <=
          _ftb_io_r_resp_data_1_entry_brSlots_0_offset;
        pred_rdata_hold_data_1_entry_brSlots_0_sharing <=
          _ftb_io_r_resp_data_1_entry_brSlots_0_sharing;
        pred_rdata_hold_data_1_entry_brSlots_0_valid <=
          _ftb_io_r_resp_data_1_entry_brSlots_0_valid;
        pred_rdata_hold_data_1_entry_brSlots_0_lower <=
          _ftb_io_r_resp_data_1_entry_brSlots_0_lower;
        pred_rdata_hold_data_1_entry_brSlots_0_tarStat <=
          _ftb_io_r_resp_data_1_entry_brSlots_0_tarStat;
        pred_rdata_hold_data_1_entry_tailSlot_offset <=
          _ftb_io_r_resp_data_1_entry_tailSlot_offset;
        pred_rdata_hold_data_1_entry_tailSlot_sharing <=
          _ftb_io_r_resp_data_1_entry_tailSlot_sharing;
        pred_rdata_hold_data_1_entry_tailSlot_valid <=
          _ftb_io_r_resp_data_1_entry_tailSlot_valid;
        pred_rdata_hold_data_1_entry_tailSlot_lower <=
          _ftb_io_r_resp_data_1_entry_tailSlot_lower;
        pred_rdata_hold_data_1_entry_tailSlot_tarStat <=
          _ftb_io_r_resp_data_1_entry_tailSlot_tarStat;
        pred_rdata_hold_data_1_entry_pftAddr <= _ftb_io_r_resp_data_1_entry_pftAddr;
        pred_rdata_hold_data_1_entry_carry <= _ftb_io_r_resp_data_1_entry_carry;
        pred_rdata_hold_data_1_entry_last_may_be_rvi_call <=
          _ftb_io_r_resp_data_1_entry_last_may_be_rvi_call;
        pred_rdata_hold_data_1_entry_strong_bias_0 <=
          _ftb_io_r_resp_data_1_entry_strong_bias_0;
        pred_rdata_hold_data_1_entry_strong_bias_1 <=
          _ftb_io_r_resp_data_1_entry_strong_bias_1;
        pred_rdata_hold_data_1_tag <= _ftb_io_r_resp_data_1_tag;
      end
      if (touch_way_0_valid & touch_set_0 == 5'h0)
        state_vec_0 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'h1)
        state_vec_1 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'h2)
        state_vec_2 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'h3)
        state_vec_3 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'h4)
        state_vec_4 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'h5)
        state_vec_5 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'h6)
        state_vec_6 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'h7)
        state_vec_7 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'h8)
        state_vec_8 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'h9)
        state_vec_9 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'hA)
        state_vec_10 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'hB)
        state_vec_11 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'hC)
        state_vec_12 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'hD)
        state_vec_13 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'hE)
        state_vec_14 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'hF)
        state_vec_15 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'h10)
        state_vec_16 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'h11)
        state_vec_17 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'h12)
        state_vec_18 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'h13)
        state_vec_19 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'h14)
        state_vec_20 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'h15)
        state_vec_21 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'h16)
        state_vec_22 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'h17)
        state_vec_23 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'h18)
        state_vec_24 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'h19)
        state_vec_25 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'h1A)
        state_vec_26 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'h1B)
        state_vec_27 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'h1C)
        state_vec_28 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'h1D)
        state_vec_29 <= ~touch_way_0_bits;
      if (touch_way_0_valid & touch_set_0 == 5'h1E)
        state_vec_30 <= ~touch_way_0_bits;
      if (touch_way_0_valid & (&touch_set_0))
        state_vec_31 <= ~touch_way_0_bits;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:14];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'hF; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        pred_rdata_REG = _RANDOM[4'h0][0];
        pred_rdata_hold_data_0_entry_isCall = _RANDOM[4'h0][1];
        pred_rdata_hold_data_0_entry_isRet = _RANDOM[4'h0][2];
        pred_rdata_hold_data_0_entry_isJalr = _RANDOM[4'h0][3];
        pred_rdata_hold_data_0_entry_valid = _RANDOM[4'h0][4];
        pred_rdata_hold_data_0_entry_brSlots_0_offset = _RANDOM[4'h0][8:5];
        pred_rdata_hold_data_0_entry_brSlots_0_sharing = _RANDOM[4'h0][9];
        pred_rdata_hold_data_0_entry_brSlots_0_valid = _RANDOM[4'h0][10];
        pred_rdata_hold_data_0_entry_brSlots_0_lower = _RANDOM[4'h0][22:11];
        pred_rdata_hold_data_0_entry_brSlots_0_tarStat = _RANDOM[4'h0][24:23];
        pred_rdata_hold_data_0_entry_tailSlot_offset = _RANDOM[4'h0][28:25];
        pred_rdata_hold_data_0_entry_tailSlot_sharing = _RANDOM[4'h0][29];
        pred_rdata_hold_data_0_entry_tailSlot_valid = _RANDOM[4'h0][30];
        pred_rdata_hold_data_0_entry_tailSlot_lower =
          {_RANDOM[4'h0][31], _RANDOM[4'h1][18:0]};
        pred_rdata_hold_data_0_entry_tailSlot_tarStat = _RANDOM[4'h1][20:19];
        pred_rdata_hold_data_0_entry_pftAddr = _RANDOM[4'h1][24:21];
        pred_rdata_hold_data_0_entry_carry = _RANDOM[4'h1][25];
        pred_rdata_hold_data_0_entry_last_may_be_rvi_call = _RANDOM[4'h1][26];
        pred_rdata_hold_data_0_entry_strong_bias_0 = _RANDOM[4'h1][27];
        pred_rdata_hold_data_0_entry_strong_bias_1 = _RANDOM[4'h1][28];
        pred_rdata_hold_data_0_tag = {_RANDOM[4'h1][31:29], _RANDOM[4'h2][16:0]};
        pred_rdata_hold_data_1_entry_isCall = _RANDOM[4'h2][17];
        pred_rdata_hold_data_1_entry_isRet = _RANDOM[4'h2][18];
        pred_rdata_hold_data_1_entry_isJalr = _RANDOM[4'h2][19];
        pred_rdata_hold_data_1_entry_valid = _RANDOM[4'h2][20];
        pred_rdata_hold_data_1_entry_brSlots_0_offset = _RANDOM[4'h2][24:21];
        pred_rdata_hold_data_1_entry_brSlots_0_sharing = _RANDOM[4'h2][25];
        pred_rdata_hold_data_1_entry_brSlots_0_valid = _RANDOM[4'h2][26];
        pred_rdata_hold_data_1_entry_brSlots_0_lower =
          {_RANDOM[4'h2][31:27], _RANDOM[4'h3][6:0]};
        pred_rdata_hold_data_1_entry_brSlots_0_tarStat = _RANDOM[4'h3][8:7];
        pred_rdata_hold_data_1_entry_tailSlot_offset = _RANDOM[4'h3][12:9];
        pred_rdata_hold_data_1_entry_tailSlot_sharing = _RANDOM[4'h3][13];
        pred_rdata_hold_data_1_entry_tailSlot_valid = _RANDOM[4'h3][14];
        pred_rdata_hold_data_1_entry_tailSlot_lower =
          {_RANDOM[4'h3][31:15], _RANDOM[4'h4][2:0]};
        pred_rdata_hold_data_1_entry_tailSlot_tarStat = _RANDOM[4'h4][4:3];
        pred_rdata_hold_data_1_entry_pftAddr = _RANDOM[4'h4][8:5];
        pred_rdata_hold_data_1_entry_carry = _RANDOM[4'h4][9];
        pred_rdata_hold_data_1_entry_last_may_be_rvi_call = _RANDOM[4'h4][10];
        pred_rdata_hold_data_1_entry_strong_bias_0 = _RANDOM[4'h4][11];
        pred_rdata_hold_data_1_entry_strong_bias_1 = _RANDOM[4'h4][12];
        pred_rdata_hold_data_1_tag = {_RANDOM[4'h4][31:13], _RANDOM[4'h5][0]};
        req_tag = _RANDOM[4'h5][20:1];
        req_idx = _RANDOM[4'h5][25:21];
        u_req_tag = {_RANDOM[4'h5][31:26], _RANDOM[4'h6][13:0]};
        total_hits_reg_0 = _RANDOM[4'h6][14];
        total_hits_reg_1 = _RANDOM[4'h6][15];
        read_entries_reg_0_isCall = _RANDOM[4'h6][16];
        read_entries_reg_0_isRet = _RANDOM[4'h6][17];
        read_entries_reg_0_isJalr = _RANDOM[4'h6][18];
        read_entries_reg_0_valid = _RANDOM[4'h6][19];
        read_entries_reg_0_brSlots_0_offset = _RANDOM[4'h6][23:20];
        read_entries_reg_0_brSlots_0_sharing = _RANDOM[4'h6][24];
        read_entries_reg_0_brSlots_0_valid = _RANDOM[4'h6][25];
        read_entries_reg_0_brSlots_0_lower = {_RANDOM[4'h6][31:26], _RANDOM[4'h7][5:0]};
        read_entries_reg_0_brSlots_0_tarStat = _RANDOM[4'h7][7:6];
        read_entries_reg_0_tailSlot_offset = _RANDOM[4'h7][11:8];
        read_entries_reg_0_tailSlot_sharing = _RANDOM[4'h7][12];
        read_entries_reg_0_tailSlot_valid = _RANDOM[4'h7][13];
        read_entries_reg_0_tailSlot_lower = {_RANDOM[4'h7][31:14], _RANDOM[4'h8][1:0]};
        read_entries_reg_0_tailSlot_tarStat = _RANDOM[4'h8][3:2];
        read_entries_reg_0_pftAddr = _RANDOM[4'h8][7:4];
        read_entries_reg_0_carry = _RANDOM[4'h8][8];
        read_entries_reg_0_last_may_be_rvi_call = _RANDOM[4'h8][9];
        read_entries_reg_0_strong_bias_0 = _RANDOM[4'h8][10];
        read_entries_reg_0_strong_bias_1 = _RANDOM[4'h8][11];
        read_entries_reg_1_isCall = _RANDOM[4'h8][12];
        read_entries_reg_1_isRet = _RANDOM[4'h8][13];
        read_entries_reg_1_isJalr = _RANDOM[4'h8][14];
        read_entries_reg_1_valid = _RANDOM[4'h8][15];
        read_entries_reg_1_brSlots_0_offset = _RANDOM[4'h8][19:16];
        read_entries_reg_1_brSlots_0_sharing = _RANDOM[4'h8][20];
        read_entries_reg_1_brSlots_0_valid = _RANDOM[4'h8][21];
        read_entries_reg_1_brSlots_0_lower = {_RANDOM[4'h8][31:22], _RANDOM[4'h9][1:0]};
        read_entries_reg_1_brSlots_0_tarStat = _RANDOM[4'h9][3:2];
        read_entries_reg_1_tailSlot_offset = _RANDOM[4'h9][7:4];
        read_entries_reg_1_tailSlot_sharing = _RANDOM[4'h9][8];
        read_entries_reg_1_tailSlot_valid = _RANDOM[4'h9][9];
        read_entries_reg_1_tailSlot_lower = _RANDOM[4'h9][29:10];
        read_entries_reg_1_tailSlot_tarStat = _RANDOM[4'h9][31:30];
        read_entries_reg_1_pftAddr = _RANDOM[4'hA][3:0];
        read_entries_reg_1_carry = _RANDOM[4'hA][4];
        read_entries_reg_1_last_may_be_rvi_call = _RANDOM[4'hA][5];
        read_entries_reg_1_strong_bias_0 = _RANDOM[4'hA][6];
        read_entries_reg_1_strong_bias_1 = _RANDOM[4'hA][7];
        u_total_hits_REG = _RANDOM[4'hD][12];
        u_total_hits_REG_1 = _RANDOM[4'hD][13];
        state_vec_0 = _RANDOM[4'hD][15];
        state_vec_1 = _RANDOM[4'hD][16];
        state_vec_2 = _RANDOM[4'hD][17];
        state_vec_3 = _RANDOM[4'hD][18];
        state_vec_4 = _RANDOM[4'hD][19];
        state_vec_5 = _RANDOM[4'hD][20];
        state_vec_6 = _RANDOM[4'hD][21];
        state_vec_7 = _RANDOM[4'hD][22];
        state_vec_8 = _RANDOM[4'hD][23];
        state_vec_9 = _RANDOM[4'hD][24];
        state_vec_10 = _RANDOM[4'hD][25];
        state_vec_11 = _RANDOM[4'hD][26];
        state_vec_12 = _RANDOM[4'hD][27];
        state_vec_13 = _RANDOM[4'hD][28];
        state_vec_14 = _RANDOM[4'hD][29];
        state_vec_15 = _RANDOM[4'hD][30];
        state_vec_16 = _RANDOM[4'hD][31];
        state_vec_17 = _RANDOM[4'hE][0];
        state_vec_18 = _RANDOM[4'hE][1];
        state_vec_19 = _RANDOM[4'hE][2];
        state_vec_20 = _RANDOM[4'hE][3];
        state_vec_21 = _RANDOM[4'hE][4];
        state_vec_22 = _RANDOM[4'hE][5];
        state_vec_23 = _RANDOM[4'hE][6];
        state_vec_24 = _RANDOM[4'hE][7];
        state_vec_25 = _RANDOM[4'hE][8];
        state_vec_26 = _RANDOM[4'hE][9];
        state_vec_27 = _RANDOM[4'hE][10];
        state_vec_28 = _RANDOM[4'hE][11];
        state_vec_29 = _RANDOM[4'hE][12];
        state_vec_30 = _RANDOM[4'hE][13];
        state_vec_31 = _RANDOM[4'hE][14];
        touch_set_0_REG = _RANDOM[4'hE][19:15];
        touch_way_0_valid_REG = _RANDOM[4'hE][20];
        touch_way_0_bits_REG = _RANDOM[4'hE][21];
        allocWriteWay_REG_0 = _RANDOM[4'hE][22];
        allocWriteWay_REG_1 = _RANDOM[4'hE][23];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        pred_rdata_hold_data_0_entry_isCall = 1'h0;
        pred_rdata_hold_data_0_entry_isRet = 1'h0;
        pred_rdata_hold_data_0_entry_isJalr = 1'h0;
        pred_rdata_hold_data_0_entry_valid = 1'h0;
        pred_rdata_hold_data_0_entry_brSlots_0_offset = 4'h0;
        pred_rdata_hold_data_0_entry_brSlots_0_sharing = 1'h0;
        pred_rdata_hold_data_0_entry_brSlots_0_valid = 1'h0;
        pred_rdata_hold_data_0_entry_brSlots_0_lower = 12'h0;
        pred_rdata_hold_data_0_entry_brSlots_0_tarStat = 2'h0;
        pred_rdata_hold_data_0_entry_tailSlot_offset = 4'h0;
        pred_rdata_hold_data_0_entry_tailSlot_sharing = 1'h0;
        pred_rdata_hold_data_0_entry_tailSlot_valid = 1'h0;
        pred_rdata_hold_data_0_entry_tailSlot_lower = 20'h0;
        pred_rdata_hold_data_0_entry_tailSlot_tarStat = 2'h0;
        pred_rdata_hold_data_0_entry_pftAddr = 4'h0;
        pred_rdata_hold_data_0_entry_carry = 1'h0;
        pred_rdata_hold_data_0_entry_last_may_be_rvi_call = 1'h0;
        pred_rdata_hold_data_0_entry_strong_bias_0 = 1'h0;
        pred_rdata_hold_data_0_entry_strong_bias_1 = 1'h0;
        pred_rdata_hold_data_0_tag = 20'h0;
        pred_rdata_hold_data_1_entry_isCall = 1'h0;
        pred_rdata_hold_data_1_entry_isRet = 1'h0;
        pred_rdata_hold_data_1_entry_isJalr = 1'h0;
        pred_rdata_hold_data_1_entry_valid = 1'h0;
        pred_rdata_hold_data_1_entry_brSlots_0_offset = 4'h0;
        pred_rdata_hold_data_1_entry_brSlots_0_sharing = 1'h0;
        pred_rdata_hold_data_1_entry_brSlots_0_valid = 1'h0;
        pred_rdata_hold_data_1_entry_brSlots_0_lower = 12'h0;
        pred_rdata_hold_data_1_entry_brSlots_0_tarStat = 2'h0;
        pred_rdata_hold_data_1_entry_tailSlot_offset = 4'h0;
        pred_rdata_hold_data_1_entry_tailSlot_sharing = 1'h0;
        pred_rdata_hold_data_1_entry_tailSlot_valid = 1'h0;
        pred_rdata_hold_data_1_entry_tailSlot_lower = 20'h0;
        pred_rdata_hold_data_1_entry_tailSlot_tarStat = 2'h0;
        pred_rdata_hold_data_1_entry_pftAddr = 4'h0;
        pred_rdata_hold_data_1_entry_carry = 1'h0;
        pred_rdata_hold_data_1_entry_last_may_be_rvi_call = 1'h0;
        pred_rdata_hold_data_1_entry_strong_bias_0 = 1'h0;
        pred_rdata_hold_data_1_entry_strong_bias_1 = 1'h0;
        pred_rdata_hold_data_1_tag = 20'h0;
        state_vec_0 = 1'h0;
        state_vec_1 = 1'h0;
        state_vec_2 = 1'h0;
        state_vec_3 = 1'h0;
        state_vec_4 = 1'h0;
        state_vec_5 = 1'h0;
        state_vec_6 = 1'h0;
        state_vec_7 = 1'h0;
        state_vec_8 = 1'h0;
        state_vec_9 = 1'h0;
        state_vec_10 = 1'h0;
        state_vec_11 = 1'h0;
        state_vec_12 = 1'h0;
        state_vec_13 = 1'h0;
        state_vec_14 = 1'h0;
        state_vec_15 = 1'h0;
        state_vec_16 = 1'h0;
        state_vec_17 = 1'h0;
        state_vec_18 = 1'h0;
        state_vec_19 = 1'h0;
        state_vec_20 = 1'h0;
        state_vec_21 = 1'h0;
        state_vec_22 = 1'h0;
        state_vec_23 = 1'h0;
        state_vec_24 = 1'h0;
        state_vec_25 = 1'h0;
        state_vec_26 = 1'h0;
        state_vec_27 = 1'h0;
        state_vec_28 = 1'h0;
        state_vec_29 = 1'h0;
        state_vec_30 = 1'h0;
        state_vec_31 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SplittedSRAMTemplate_2 ftb (
    .clock                                           (clock),
    .reset                                           (reset),
    .io_r_req_ready                                  (io_req_pc_ready),
    .io_r_req_valid
      (io_req_pc_valid | io_u_req_pc_valid),
    .io_r_req_bits_setIdx
      (io_u_req_pc_valid
         ? io_u_req_pc_bits[5:1] ^ io_u_req_pc_bits[8:4]
         : io_req_pc_bits[5:1] ^ io_req_pc_bits[8:4]),
    .io_r_resp_data_0_entry_isCall                   (_ftb_io_r_resp_data_0_entry_isCall),
    .io_r_resp_data_0_entry_isRet                    (_ftb_io_r_resp_data_0_entry_isRet),
    .io_r_resp_data_0_entry_isJalr                   (_ftb_io_r_resp_data_0_entry_isJalr),
    .io_r_resp_data_0_entry_valid                    (_ftb_io_r_resp_data_0_entry_valid),
    .io_r_resp_data_0_entry_brSlots_0_offset
      (_ftb_io_r_resp_data_0_entry_brSlots_0_offset),
    .io_r_resp_data_0_entry_brSlots_0_sharing
      (_ftb_io_r_resp_data_0_entry_brSlots_0_sharing),
    .io_r_resp_data_0_entry_brSlots_0_valid
      (_ftb_io_r_resp_data_0_entry_brSlots_0_valid),
    .io_r_resp_data_0_entry_brSlots_0_lower
      (_ftb_io_r_resp_data_0_entry_brSlots_0_lower),
    .io_r_resp_data_0_entry_brSlots_0_tarStat
      (_ftb_io_r_resp_data_0_entry_brSlots_0_tarStat),
    .io_r_resp_data_0_entry_tailSlot_offset
      (_ftb_io_r_resp_data_0_entry_tailSlot_offset),
    .io_r_resp_data_0_entry_tailSlot_sharing
      (_ftb_io_r_resp_data_0_entry_tailSlot_sharing),
    .io_r_resp_data_0_entry_tailSlot_valid
      (_ftb_io_r_resp_data_0_entry_tailSlot_valid),
    .io_r_resp_data_0_entry_tailSlot_lower
      (_ftb_io_r_resp_data_0_entry_tailSlot_lower),
    .io_r_resp_data_0_entry_tailSlot_tarStat
      (_ftb_io_r_resp_data_0_entry_tailSlot_tarStat),
    .io_r_resp_data_0_entry_pftAddr
      (_ftb_io_r_resp_data_0_entry_pftAddr),
    .io_r_resp_data_0_entry_carry                    (_ftb_io_r_resp_data_0_entry_carry),
    .io_r_resp_data_0_entry_last_may_be_rvi_call
      (_ftb_io_r_resp_data_0_entry_last_may_be_rvi_call),
    .io_r_resp_data_0_entry_strong_bias_0
      (_ftb_io_r_resp_data_0_entry_strong_bias_0),
    .io_r_resp_data_0_entry_strong_bias_1
      (_ftb_io_r_resp_data_0_entry_strong_bias_1),
    .io_r_resp_data_0_tag                            (_ftb_io_r_resp_data_0_tag),
    .io_r_resp_data_1_entry_isCall                   (_ftb_io_r_resp_data_1_entry_isCall),
    .io_r_resp_data_1_entry_isRet                    (_ftb_io_r_resp_data_1_entry_isRet),
    .io_r_resp_data_1_entry_isJalr                   (_ftb_io_r_resp_data_1_entry_isJalr),
    .io_r_resp_data_1_entry_valid                    (_ftb_io_r_resp_data_1_entry_valid),
    .io_r_resp_data_1_entry_brSlots_0_offset
      (_ftb_io_r_resp_data_1_entry_brSlots_0_offset),
    .io_r_resp_data_1_entry_brSlots_0_sharing
      (_ftb_io_r_resp_data_1_entry_brSlots_0_sharing),
    .io_r_resp_data_1_entry_brSlots_0_valid
      (_ftb_io_r_resp_data_1_entry_brSlots_0_valid),
    .io_r_resp_data_1_entry_brSlots_0_lower
      (_ftb_io_r_resp_data_1_entry_brSlots_0_lower),
    .io_r_resp_data_1_entry_brSlots_0_tarStat
      (_ftb_io_r_resp_data_1_entry_brSlots_0_tarStat),
    .io_r_resp_data_1_entry_tailSlot_offset
      (_ftb_io_r_resp_data_1_entry_tailSlot_offset),
    .io_r_resp_data_1_entry_tailSlot_sharing
      (_ftb_io_r_resp_data_1_entry_tailSlot_sharing),
    .io_r_resp_data_1_entry_tailSlot_valid
      (_ftb_io_r_resp_data_1_entry_tailSlot_valid),
    .io_r_resp_data_1_entry_tailSlot_lower
      (_ftb_io_r_resp_data_1_entry_tailSlot_lower),
    .io_r_resp_data_1_entry_tailSlot_tarStat
      (_ftb_io_r_resp_data_1_entry_tailSlot_tarStat),
    .io_r_resp_data_1_entry_pftAddr
      (_ftb_io_r_resp_data_1_entry_pftAddr),
    .io_r_resp_data_1_entry_carry                    (_ftb_io_r_resp_data_1_entry_carry),
    .io_r_resp_data_1_entry_last_may_be_rvi_call
      (_ftb_io_r_resp_data_1_entry_last_may_be_rvi_call),
    .io_r_resp_data_1_entry_strong_bias_0
      (_ftb_io_r_resp_data_1_entry_strong_bias_0),
    .io_r_resp_data_1_entry_strong_bias_1
      (_ftb_io_r_resp_data_1_entry_strong_bias_1),
    .io_r_resp_data_1_tag                            (_ftb_io_r_resp_data_1_tag),
    .io_w_req_valid                                  (io_update_write_data_valid),
    .io_w_req_bits_setIdx                            (u_idx),
    .io_w_req_bits_data_0_entry_isCall
      (io_update_write_data_bits_entry_isCall),
    .io_w_req_bits_data_0_entry_isRet
      (io_update_write_data_bits_entry_isRet),
    .io_w_req_bits_data_0_entry_isJalr
      (io_update_write_data_bits_entry_isJalr),
    .io_w_req_bits_data_0_entry_valid
      (io_update_write_data_bits_entry_valid),
    .io_w_req_bits_data_0_entry_brSlots_0_offset
      (io_update_write_data_bits_entry_brSlots_0_offset),
    .io_w_req_bits_data_0_entry_brSlots_0_sharing
      (io_update_write_data_bits_entry_brSlots_0_sharing),
    .io_w_req_bits_data_0_entry_brSlots_0_valid
      (io_update_write_data_bits_entry_brSlots_0_valid),
    .io_w_req_bits_data_0_entry_brSlots_0_lower
      (io_update_write_data_bits_entry_brSlots_0_lower),
    .io_w_req_bits_data_0_entry_brSlots_0_tarStat
      (io_update_write_data_bits_entry_brSlots_0_tarStat),
    .io_w_req_bits_data_0_entry_tailSlot_offset
      (io_update_write_data_bits_entry_tailSlot_offset),
    .io_w_req_bits_data_0_entry_tailSlot_sharing
      (io_update_write_data_bits_entry_tailSlot_sharing),
    .io_w_req_bits_data_0_entry_tailSlot_valid
      (io_update_write_data_bits_entry_tailSlot_valid),
    .io_w_req_bits_data_0_entry_tailSlot_lower
      (io_update_write_data_bits_entry_tailSlot_lower),
    .io_w_req_bits_data_0_entry_tailSlot_tarStat
      (io_update_write_data_bits_entry_tailSlot_tarStat),
    .io_w_req_bits_data_0_entry_pftAddr
      (io_update_write_data_bits_entry_pftAddr),
    .io_w_req_bits_data_0_entry_carry
      (io_update_write_data_bits_entry_carry),
    .io_w_req_bits_data_0_entry_last_may_be_rvi_call
      (io_update_write_data_bits_entry_last_may_be_rvi_call),
    .io_w_req_bits_data_0_entry_strong_bias_0
      (io_update_write_data_bits_entry_strong_bias_0),
    .io_w_req_bits_data_0_entry_strong_bias_1
      (io_update_write_data_bits_entry_strong_bias_1),
    .io_w_req_bits_data_0_tag                        (io_update_write_data_bits_tag),
    .io_w_req_bits_data_1_entry_isCall
      (io_update_write_data_bits_entry_isCall),
    .io_w_req_bits_data_1_entry_isRet
      (io_update_write_data_bits_entry_isRet),
    .io_w_req_bits_data_1_entry_isJalr
      (io_update_write_data_bits_entry_isJalr),
    .io_w_req_bits_data_1_entry_valid
      (io_update_write_data_bits_entry_valid),
    .io_w_req_bits_data_1_entry_brSlots_0_offset
      (io_update_write_data_bits_entry_brSlots_0_offset),
    .io_w_req_bits_data_1_entry_brSlots_0_sharing
      (io_update_write_data_bits_entry_brSlots_0_sharing),
    .io_w_req_bits_data_1_entry_brSlots_0_valid
      (io_update_write_data_bits_entry_brSlots_0_valid),
    .io_w_req_bits_data_1_entry_brSlots_0_lower
      (io_update_write_data_bits_entry_brSlots_0_lower),
    .io_w_req_bits_data_1_entry_brSlots_0_tarStat
      (io_update_write_data_bits_entry_brSlots_0_tarStat),
    .io_w_req_bits_data_1_entry_tailSlot_offset
      (io_update_write_data_bits_entry_tailSlot_offset),
    .io_w_req_bits_data_1_entry_tailSlot_sharing
      (io_update_write_data_bits_entry_tailSlot_sharing),
    .io_w_req_bits_data_1_entry_tailSlot_valid
      (io_update_write_data_bits_entry_tailSlot_valid),
    .io_w_req_bits_data_1_entry_tailSlot_lower
      (io_update_write_data_bits_entry_tailSlot_lower),
    .io_w_req_bits_data_1_entry_tailSlot_tarStat
      (io_update_write_data_bits_entry_tailSlot_tarStat),
    .io_w_req_bits_data_1_entry_pftAddr
      (io_update_write_data_bits_entry_pftAddr),
    .io_w_req_bits_data_1_entry_carry
      (io_update_write_data_bits_entry_carry),
    .io_w_req_bits_data_1_entry_last_may_be_rvi_call
      (io_update_write_data_bits_entry_last_may_be_rvi_call),
    .io_w_req_bits_data_1_entry_strong_bias_0
      (io_update_write_data_bits_entry_strong_bias_0),
    .io_w_req_bits_data_1_entry_strong_bias_1
      (io_update_write_data_bits_entry_strong_bias_1),
    .io_w_req_bits_data_1_tag                        (io_update_write_data_bits_tag),
    .io_w_req_bits_waymask                           (2'h1 << u_way)
  );
  assign io_read_resp_isCall =
    total_hits_0 & pred_rdata_0_entry_isCall | total_hits_1 & pred_rdata_1_entry_isCall;
  assign io_read_resp_isRet =
    total_hits_0 & pred_rdata_0_entry_isRet | total_hits_1 & pred_rdata_1_entry_isRet;
  assign io_read_resp_isJalr =
    total_hits_0 & pred_rdata_0_entry_isJalr | total_hits_1 & pred_rdata_1_entry_isJalr;
  assign io_read_resp_valid =
    total_hits_0 & pred_rdata_0_entry_valid | total_hits_1 & pred_rdata_1_entry_valid;
  assign io_read_resp_brSlots_0_offset =
    (total_hits_0 ? pred_rdata_0_entry_brSlots_0_offset : 4'h0)
    | (total_hits_1 ? pred_rdata_1_entry_brSlots_0_offset : 4'h0);
  assign io_read_resp_brSlots_0_sharing =
    total_hits_0 & pred_rdata_0_entry_brSlots_0_sharing | total_hits_1
    & pred_rdata_1_entry_brSlots_0_sharing;
  assign io_read_resp_brSlots_0_valid =
    total_hits_0 & pred_rdata_0_entry_brSlots_0_valid | total_hits_1
    & pred_rdata_1_entry_brSlots_0_valid;
  assign io_read_resp_brSlots_0_lower =
    (total_hits_0 ? pred_rdata_0_entry_brSlots_0_lower : 12'h0)
    | (total_hits_1 ? pred_rdata_1_entry_brSlots_0_lower : 12'h0);
  assign io_read_resp_brSlots_0_tarStat =
    (total_hits_0 ? pred_rdata_0_entry_brSlots_0_tarStat : 2'h0)
    | (total_hits_1 ? pred_rdata_1_entry_brSlots_0_tarStat : 2'h0);
  assign io_read_resp_tailSlot_offset =
    (total_hits_0 ? pred_rdata_0_entry_tailSlot_offset : 4'h0)
    | (total_hits_1 ? pred_rdata_1_entry_tailSlot_offset : 4'h0);
  assign io_read_resp_tailSlot_sharing =
    total_hits_0 & pred_rdata_0_entry_tailSlot_sharing | total_hits_1
    & pred_rdata_1_entry_tailSlot_sharing;
  assign io_read_resp_tailSlot_valid =
    total_hits_0 & pred_rdata_0_entry_tailSlot_valid | total_hits_1
    & pred_rdata_1_entry_tailSlot_valid;
  assign io_read_resp_tailSlot_lower =
    (total_hits_0 ? pred_rdata_0_entry_tailSlot_lower : 20'h0)
    | (total_hits_1 ? pred_rdata_1_entry_tailSlot_lower : 20'h0);
  assign io_read_resp_tailSlot_tarStat =
    (total_hits_0 ? pred_rdata_0_entry_tailSlot_tarStat : 2'h0)
    | (total_hits_1 ? pred_rdata_1_entry_tailSlot_tarStat : 2'h0);
  assign io_read_resp_pftAddr =
    (total_hits_0 ? pred_rdata_0_entry_pftAddr : 4'h0)
    | (total_hits_1 ? pred_rdata_1_entry_pftAddr : 4'h0);
  assign io_read_resp_carry =
    total_hits_0 & pred_rdata_0_entry_carry | total_hits_1 & pred_rdata_1_entry_carry;
  assign io_read_resp_last_may_be_rvi_call =
    total_hits_0 & pred_rdata_0_entry_last_may_be_rvi_call | total_hits_1
    & pred_rdata_1_entry_last_may_be_rvi_call;
  assign io_read_resp_strong_bias_0 =
    total_hits_0 & pred_rdata_0_entry_strong_bias_0 | total_hits_1
    & pred_rdata_1_entry_strong_bias_0;
  assign io_read_resp_strong_bias_1 =
    total_hits_0 & pred_rdata_0_entry_strong_bias_1 | total_hits_1
    & pred_rdata_1_entry_strong_bias_1;
  assign io_read_hits_valid = hit;
  assign io_read_hits_bits = total_hits_1;
  assign io_read_multi_entry_isCall =
    total_hits_reg_0 ? read_entries_reg_0_isCall : read_entries_reg_1_isCall;
  assign io_read_multi_entry_isRet =
    total_hits_reg_0 ? read_entries_reg_0_isRet : read_entries_reg_1_isRet;
  assign io_read_multi_entry_isJalr =
    total_hits_reg_0 ? read_entries_reg_0_isJalr : read_entries_reg_1_isJalr;
  assign io_read_multi_entry_valid =
    total_hits_reg_0 ? read_entries_reg_0_valid : read_entries_reg_1_valid;
  assign io_read_multi_entry_brSlots_0_offset =
    total_hits_reg_0
      ? read_entries_reg_0_brSlots_0_offset
      : read_entries_reg_1_brSlots_0_offset;
  assign io_read_multi_entry_brSlots_0_sharing =
    total_hits_reg_0
      ? read_entries_reg_0_brSlots_0_sharing
      : read_entries_reg_1_brSlots_0_sharing;
  assign io_read_multi_entry_brSlots_0_valid =
    total_hits_reg_0
      ? read_entries_reg_0_brSlots_0_valid
      : read_entries_reg_1_brSlots_0_valid;
  assign io_read_multi_entry_brSlots_0_lower =
    total_hits_reg_0
      ? read_entries_reg_0_brSlots_0_lower
      : read_entries_reg_1_brSlots_0_lower;
  assign io_read_multi_entry_brSlots_0_tarStat =
    total_hits_reg_0
      ? read_entries_reg_0_brSlots_0_tarStat
      : read_entries_reg_1_brSlots_0_tarStat;
  assign io_read_multi_entry_tailSlot_offset =
    total_hits_reg_0
      ? read_entries_reg_0_tailSlot_offset
      : read_entries_reg_1_tailSlot_offset;
  assign io_read_multi_entry_tailSlot_sharing =
    total_hits_reg_0
      ? read_entries_reg_0_tailSlot_sharing
      : read_entries_reg_1_tailSlot_sharing;
  assign io_read_multi_entry_tailSlot_valid =
    total_hits_reg_0
      ? read_entries_reg_0_tailSlot_valid
      : read_entries_reg_1_tailSlot_valid;
  assign io_read_multi_entry_tailSlot_lower =
    total_hits_reg_0
      ? read_entries_reg_0_tailSlot_lower
      : read_entries_reg_1_tailSlot_lower;
  assign io_read_multi_entry_tailSlot_tarStat =
    total_hits_reg_0
      ? read_entries_reg_0_tailSlot_tarStat
      : read_entries_reg_1_tailSlot_tarStat;
  assign io_read_multi_entry_pftAddr =
    total_hits_reg_0 ? read_entries_reg_0_pftAddr : read_entries_reg_1_pftAddr;
  assign io_read_multi_entry_carry =
    total_hits_reg_0 ? read_entries_reg_0_carry : read_entries_reg_1_carry;
  assign io_read_multi_entry_last_may_be_rvi_call =
    total_hits_reg_0
      ? read_entries_reg_0_last_may_be_rvi_call
      : read_entries_reg_1_last_may_be_rvi_call;
  assign io_read_multi_entry_strong_bias_0 =
    total_hits_reg_0
      ? read_entries_reg_0_strong_bias_0
      : read_entries_reg_1_strong_bias_0;
  assign io_read_multi_entry_strong_bias_1 =
    total_hits_reg_0
      ? read_entries_reg_0_strong_bias_1
      : read_entries_reg_1_strong_bias_1;
  assign io_read_multi_hits_valid = total_hits_reg_0 & total_hits_reg_1;
  assign io_read_multi_hits_bits = ~total_hits_reg_0;
  assign io_update_hits_valid =
    _ftb_io_r_resp_data_0_tag == u_req_tag & _ftb_io_r_resp_data_0_entry_valid
    & u_total_hits_REG | u_total_hits_1;
  assign io_update_hits_bits = u_total_hits_1;
endmodule

