
---------- Begin Simulation Statistics ----------
final_tick                                50029801000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85046                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738304                       # Number of bytes of host memory used
host_op_rate                                    85399                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   744.06                       # Real time elapsed on the host
host_tick_rate                               67238979                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63279285                       # Number of instructions simulated
sim_ops                                      63542262                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050030                       # Number of seconds simulated
sim_ticks                                 50029801000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.955023                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               12332733                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14516779                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2833767                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13603075                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            985063                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         992351                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7288                       # Number of indirect misses.
system.cpu0.branchPred.lookups               16722955                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         4035                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         65824                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1531136                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8105586                       # Number of branches committed
system.cpu0.commit.bw_lim_events               257301                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         197957                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       27272392                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            52849983                       # Number of instructions committed
system.cpu0.commit.committedOps              52915782                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     94035613                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.562721                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.040852                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     64087636     68.15%     68.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15755896     16.76%     84.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8984600      9.55%     94.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3680976      3.91%     98.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       600247      0.64%     99.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       452794      0.48%     99.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        88749      0.09%     99.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       127414      0.14%     99.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       257301      0.27%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     94035613                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   5636177                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1603941                       # Number of function calls committed.
system.cpu0.commit.int_insts                 50304552                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5138954                       # Number of loads committed
system.cpu0.commit.membars                     131666                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       131675      0.25%      0.25% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        39927770     75.46%     75.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6136      0.01%     75.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            8240      0.02%     75.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1572864      2.97%     78.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       2359302      4.46%     83.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        851984      1.61%     84.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       786432      1.49%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5139220      9.71%     95.97% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2066564      3.91%     99.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        65558      0.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         52915782                       # Class of committed instruction
system.cpu0.commit.refs                       7271371                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   52849983                       # Number of Instructions Simulated
system.cpu0.committedOps                     52915782                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.870799                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.870799                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             32047857                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1302972                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            10739630                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              87019884                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                16286498                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 46983359                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1531459                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2641709                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1198431                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   16722955                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 11960110                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     81270634                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                97305                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          112                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      98902453                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 117                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5668182                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.169138                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          13942644                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13317796                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       1.000311                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          98047604                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.009392                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.292769                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                42971443     43.83%     43.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                32077464     32.72%     76.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                12712335     12.97%     89.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4870764      4.97%     94.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2025806      2.07%     96.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1594312      1.63%     98.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1791835      1.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     906      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2739      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            98047604                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 12216610                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 3807002                       # number of floating regfile writes
system.cpu0.idleCycles                         824065                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1690614                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11648959                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.745995                       # Inst execution rate
system.cpu0.iew.exec_refs                    11199840                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2820152                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               29006403                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8654702                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             66514                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           434971                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3489001                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           80187676                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8379688                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1457611                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             73757767                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                177412                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                88997                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1531459                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles               518833                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         6213                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          276909                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         2013                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          386                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          110                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3515748                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1356584                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           386                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        72929                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1617685                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 56557686                       # num instructions consuming a value
system.cpu0.iew.wb_count                     73230181                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.820578                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 46409984                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.740659                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      73326039                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                84743471                       # number of integer regfile reads
system.cpu0.int_regfile_writes               56087250                       # number of integer regfile writes
system.cpu0.ipc                              0.534531                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.534531                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           131813      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             56600440     75.25%     75.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6171      0.01%     75.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 8254      0.01%     75.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1838227      2.44%     77.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3353044      4.46%     82.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            1012073      1.35%     83.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            918434      1.22%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     84.91% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8470768     11.26%     96.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2810044      3.74%     99.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          66074      0.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            29      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              75215379                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                7188141                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           14376030                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      7159967                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes           8937161                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     467228                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006212                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 426904     91.37%     91.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  5392      1.15%     92.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                  11075      2.37%     94.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   40      0.01%     94.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                  111      0.02%     94.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                   95      0.02%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 21796      4.66%     99.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1809      0.39%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              68362653                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         234928461                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     66070214                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         98522647                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  79989380                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 75215379                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             198296                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       27271890                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           358902                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           339                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      8323591                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     98047604                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.767131                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.149017                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           54425384     55.51%     55.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           25284392     25.79%     81.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11757135     11.99%     93.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2843636      2.90%     96.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1873692      1.91%     98.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1144102      1.17%     99.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             439942      0.45%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             203689      0.21%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              75632      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       98047604                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.760737                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           506959                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          159822                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8654702                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3489001                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               10769284                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5570590                       # number of misc regfile writes
system.cpu0.numCycles                        98871669                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1187934                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               30647378                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             43414173                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               1075686                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                19112043                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                107932                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6288                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            110898457                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              84164244                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           68121380                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 45127213                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                128462                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1531459                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              1607953                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                24707202                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         12551380                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        98347077                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         21558                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               559                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2336595                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           559                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   173964757                       # The number of ROB reads
system.cpu0.rob.rob_writes                  164388637                       # The number of ROB writes
system.cpu0.timesIdled                          10726                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  137                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.100028                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                1020235                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             1072802                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           182281                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          1334081                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             10825                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          13690                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2865                       # Number of indirect misses.
system.cpu1.branchPred.lookups                1631924                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1793                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         65673                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           175245                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    923283                       # Number of branches committed
system.cpu1.commit.bw_lim_events                22637                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         197251                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        1536342                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             3794451                       # Number of instructions committed
system.cpu1.commit.committedOps               3860190                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     23914224                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.161418                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.644723                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     21899722     91.58%     91.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1058025      4.42%     96.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       390540      1.63%     97.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       384356      1.61%     99.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       120658      0.50%     99.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        28526      0.12%     99.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         6661      0.03%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         3099      0.01%     99.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        22637      0.09%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     23914224                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               17150                       # Number of function calls committed.
system.cpu1.commit.int_insts                  3583327                       # Number of committed integer instructions.
system.cpu1.commit.loads                       985379                       # Number of loads committed
system.cpu1.commit.membars                     131351                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       131351      3.40%      3.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2323418     60.19%     63.59% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.02%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1051046     27.23%     90.84% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        353683      9.16%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          3860190                       # Class of committed instruction
system.cpu1.commit.refs                       1404753                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    3794451                       # Number of Instructions Simulated
system.cpu1.committedOps                      3860190                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.405555                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.405555                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             19564109                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 7233                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              940611                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               6079730                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1014219                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  3248407                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                175460                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                13621                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               196737                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    1631924                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   774388                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     23133498                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                54986                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       6378351                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 364992                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.067142                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            882919                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           1031060                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.262423                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          24198932                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.266315                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.671054                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                19753910     81.63%     81.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 3147404     13.01%     94.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  858486      3.55%     98.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  271981      1.12%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   90788      0.38%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   60836      0.25%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   13490      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     354      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1683      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            24198932                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu1.idleCycles                         106633                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              182052                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 1108521                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.198505                       # Inst execution rate
system.cpu1.iew.exec_refs                     1693921                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    525626                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               17911016                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              1314139                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             66062                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           165821                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              619559                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            5395993                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              1168295                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           222077                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              4824775                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 45270                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                58369                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                175460                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               217896                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked         3144                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           39241                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1990                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          337                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          135                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       328760                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       200185                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           337                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        86399                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect         95653                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  2201805                       # num instructions consuming a value
system.cpu1.iew.wb_count                      4719378                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.785792                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  1730160                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.194169                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       4725250                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 6075585                       # number of integer regfile reads
system.cpu1.int_regfile_writes                3035919                       # number of integer regfile writes
system.cpu1.ipc                              0.156114                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.156114                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           131437      2.60%      2.60% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              3138601     62.19%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 652      0.01%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1292809     25.62%     90.42% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             483287      9.58%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               5046852                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     42                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 78                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      33947                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006726                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  11694     34.45%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     34.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 21012     61.90%     96.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1235      3.64%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               4949320                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          34338808                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      4719348                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          6931930                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   5198531                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  5046852                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             197462                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        1535802                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            12303                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           211                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       787680                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     24198932                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.208557                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.610265                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           20791871     85.92%     85.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            2345268      9.69%     95.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             676479      2.80%     98.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             254411      1.05%     99.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              96666      0.40%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              13840      0.06%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              15275      0.06%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               3097      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               2025      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       24198932                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.207642                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           570892                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          184785                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             1314139                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             619559                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     86                       # number of misc regfile reads
system.cpu1.numCycles                        24305565                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    75748910                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               18935505                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              2460440                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                509357                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 1184616                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                 54927                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  531                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups              7473167                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               5828432                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            3638371                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  3205600                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 59300                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                175460                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles               690184                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1177931                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         7473149                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          7567                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               322                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   984619                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           319                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    29287677                       # The number of ROB reads
system.cpu1.rob.rob_writes                   11078034                       # The number of ROB writes
system.cpu1.timesIdled                           2492                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.103098                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 853482                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              888090                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           154581                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          1131560                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             10544                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13797                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3253                       # Number of indirect misses.
system.cpu2.branchPred.lookups                1370169                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1763                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         65657                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           147111                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    800025                       # Number of branches committed
system.cpu2.commit.bw_lim_events                19666                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         197217                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1252227                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             3410812                       # Number of instructions committed
system.cpu2.commit.committedOps               3476538                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     23167100                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.150064                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.622281                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     21351223     92.16%     92.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       955293      4.12%     96.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       353417      1.53%     97.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       338059      1.46%     99.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       114344      0.49%     99.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        27696      0.12%     99.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         4764      0.02%     99.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         2638      0.01%     99.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        19666      0.08%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     23167100                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               16219                       # Number of function calls committed.
system.cpu2.commit.int_insts                  3227924                       # Number of committed integer instructions.
system.cpu2.commit.loads                       892398                       # Number of loads committed
system.cpu2.commit.membars                     131342                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       131342      3.78%      3.78% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         2073070     59.63%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            638      0.02%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.43% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         958049     27.56%     90.99% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        313385      9.01%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          3476538                       # Class of committed instruction
system.cpu2.commit.refs                       1271458                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    3410812                       # Number of Instructions Simulated
system.cpu2.committedOps                      3476538                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.896815                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.896815                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             19489146                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 7647                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              792080                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts               5309444                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  862780                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  2713963                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                147303                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                13688                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               189090                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    1370169                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   648227                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     22492912                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                42606                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                       5543836                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 309546                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.058246                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            754567                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            864026                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.235670                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          23402282                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.239715                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.648523                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                19580590     83.67%     83.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2669683     11.41%     95.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  763685      3.26%     98.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  231905      0.99%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   84587      0.36%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   56056      0.24%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   13674      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     386      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1716      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            23402282                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu2.idleCycles                         121458                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              152791                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  946852                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.181542                       # Inst execution rate
system.cpu2.iew.exec_refs                     1511207                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    466662                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               17807482                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              1152908                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             66020                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           137129                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              539796                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            4728333                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              1044545                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           181609                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              4270545                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 26546                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                49040                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                147303                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               175441                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked         2974                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           34111                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         1730                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          283                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads           75                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       260510                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       160736                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           283                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        71828                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect         80963                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  2045527                       # num instructions consuming a value
system.cpu2.iew.wb_count                      4181794                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.782326                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  1600269                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.177769                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       4185697                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 5382700                       # number of integer regfile reads
system.cpu2.int_regfile_writes                2716685                       # number of integer regfile writes
system.cpu2.ipc                              0.144994                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.144994                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           131420      2.95%      2.95% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              2743582     61.62%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 650      0.01%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.59% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1157194     25.99%     90.58% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             419244      9.42%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               4452154                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     40                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 74                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      31955                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007177                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  11041     34.55%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 20017     62.64%     97.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  891      2.79%     99.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               4352649                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          32349778                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      4181764                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          5980241                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   4530927                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  4452154                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             197406                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1251794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            11307                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           189                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       628619                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     23402282                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.190244                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.589807                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           20419214     87.25%     87.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            2041797      8.72%     95.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             593658      2.54%     98.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             223880      0.96%     99.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              92849      0.40%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              12071      0.05%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              14032      0.06%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2790      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               1991      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       23402282                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.189262                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           520064                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          161619                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             1152908                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             539796                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     78                       # number of misc regfile reads
system.cpu2.numCycles                        23523740                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    76530735                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               18860426                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              2239894                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                542515                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 1009390                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                 35771                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  509                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups              6526203                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               5093293                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            3223300                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  2689746                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 47454                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                147303                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles               688496                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                  983406                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         6526185                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          6921                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               281                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   967878                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           277                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    27875796                       # The number of ROB reads
system.cpu2.rob.rob_writes                    9692977                       # The number of ROB writes
system.cpu2.timesIdled                           2658                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.706986                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 780180                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              832574                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           142274                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          1040116                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             10294                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          13769                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3475                       # Number of indirect misses.
system.cpu3.branchPred.lookups                1252143                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1790                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         65645                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           134271                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    743375                       # Number of branches committed
system.cpu3.commit.bw_lim_events                18357                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         197203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        1121785                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             3224039                       # Number of instructions committed
system.cpu3.commit.committedOps               3289752                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     22773021                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.144458                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.611056                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     21054449     92.45%     92.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       904928      3.97%     96.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       334344      1.47%     97.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       317026      1.39%     99.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       110260      0.48%     99.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        27192      0.12%     99.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         4053      0.02%     99.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         2412      0.01%     99.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        18357      0.08%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     22773021                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               15583                       # Number of function calls committed.
system.cpu3.commit.int_insts                  3053601                       # Number of committed integer instructions.
system.cpu3.commit.loads                       850617                       # Number of loads committed
system.cpu3.commit.membars                     131324                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       131324      3.99%      3.99% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1948471     59.23%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            638      0.02%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         916256     27.85%     91.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        293009      8.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3289752                       # Class of committed instruction
system.cpu3.commit.refs                       1209289                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    3224039                       # Number of Instructions Simulated
system.cpu3.committedOps                      3289752                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.169674                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.169674                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             19410165                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 8155                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              725662                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts               4945581                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  790920                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  2464014                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                134442                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                14242                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               185249                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    1252143                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   588551                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     22153179                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                37585                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                       5154045                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 284890                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.054169                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            689139                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            790474                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.222971                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          22984790                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.227110                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.636802                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                19459810     84.66%     84.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 2433009     10.59%     95.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  723885      3.15%     98.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  219776      0.96%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   79909      0.35%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   53411      0.23%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   13133      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     383      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1474      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            22984790                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu3.idleCycles                         130518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              139595                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  874038                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.173623                       # Inst execution rate
system.cpu3.iew.exec_refs                     1436515                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    438242                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               17718832                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              1082726                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             66036                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           124801                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              499927                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts            4411030                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts               998273                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           163404                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              4013344                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 24772                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                54691                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                134442                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               178785                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         2917                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           31351                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         1469                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          243                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads           89                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       232109                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       141255                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           243                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        65160                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect         74435                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  1954018                       # num instructions consuming a value
system.cpu3.iew.wb_count                      3927068                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.786057                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  1535969                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.169890                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       3930142                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 5055472                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2561915                       # number of integer regfile writes
system.cpu3.ipc                              0.139476                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.139476                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           131402      3.15%      3.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              2551142     61.08%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 650      0.02%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.24% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1104829     26.45%     90.69% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             388658      9.31%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             19      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               4176748                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     43                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 80                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      31701                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007590                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  10607     33.46%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     33.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 20070     63.31%     96.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1018      3.21%     99.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               4077004                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          31381068                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      3927038                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes          5532395                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   4213593                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  4176748                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             197437                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        1121277                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            11161                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           234                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       550175                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     22984790                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.181718                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.579240                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           20197406     87.87%     87.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1900223      8.27%     96.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             557102      2.42%     98.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             210048      0.91%     99.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              91391      0.40%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              11019      0.05%     99.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              13455      0.06%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               2380      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               1766      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       22984790                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.180692                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           491211                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          148362                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             1082726                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             499927                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     78                       # number of misc regfile reads
system.cpu3.numCycles                        23115308                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    76939166                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               18784239                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              2129852                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                541187                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  927118                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                 30341                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  212                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups              6072668                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts               4745669                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands            3024115                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  2448989                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 50509                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                134442                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles               682180                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                  894263                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         6072650                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          7822                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               304                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   961062                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           297                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    27165707                       # The number of ROB reads
system.cpu3.rob.rob_writes                    9035060                       # The number of ROB writes
system.cpu3.timesIdled                           2500                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       574386                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1119968                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       105746                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        27279                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       856432                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       457589                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1700411                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         484868                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  50029801000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             298369                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       394611                       # Transaction distribution
system.membus.trans_dist::CleanEvict           150788                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              372                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            202                       # Transaction distribution
system.membus.trans_dist::ReadExReq            275606                       # Transaction distribution
system.membus.trans_dist::ReadExResp           275585                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        298369                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            20                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1693922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1693922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     61988160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                61988160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              555                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            574569                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  574569    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              574569                       # Request fanout histogram
system.membus.respLayer1.occupancy         3027807250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          2860959000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 93                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           47                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    806344510.638298                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   5398991252.022694                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           47    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value       105500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value  37029704000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             47                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12131609000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  37898192000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  50029801000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       644150                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          644150                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       644150                       # number of overall hits
system.cpu2.icache.overall_hits::total         644150                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4077                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4077                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4077                       # number of overall misses
system.cpu2.icache.overall_misses::total         4077                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    148012500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    148012500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    148012500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    148012500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       648227                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       648227                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       648227                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       648227                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006289                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006289                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006289                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006289                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 36304.267844                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 36304.267844                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 36304.267844                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 36304.267844                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          275                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   137.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3392                       # number of writebacks
system.cpu2.icache.writebacks::total             3392                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          653                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          653                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          653                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          653                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3424                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3424                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3424                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3424                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    122631000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    122631000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    122631000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    122631000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005282                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005282                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005282                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005282                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 35815.128505                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 35815.128505                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 35815.128505                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 35815.128505                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3392                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       644150                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         644150                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4077                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4077                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    148012500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    148012500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       648227                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       648227                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006289                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006289                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 36304.267844                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 36304.267844                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          653                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          653                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3424                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3424                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    122631000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    122631000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005282                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005282                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 35815.128505                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 35815.128505                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  50029801000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.281317                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             634086                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3392                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           186.935731                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        369777000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.281317                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.946291                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.946291                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1299878                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1299878                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  50029801000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      1151268                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1151268                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      1151268                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1151268                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       158323                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        158323                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       158323                       # number of overall misses
system.cpu2.dcache.overall_misses::total       158323                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  14831843087                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14831843087                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  14831843087                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14831843087                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      1309591                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1309591                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      1309591                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1309591                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.120895                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.120895                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.120895                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.120895                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 93680.912356                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 93680.912356                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 93680.912356                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 93680.912356                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       178694                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       130360                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             2500                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            641                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    71.477600                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   203.369735                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       117507                       # number of writebacks
system.cpu2.dcache.writebacks::total           117507                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data        80718                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        80718                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data        80718                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        80718                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        77605                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        77605                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        77605                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        77605                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   6624392855                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6624392855                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   6624392855                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6624392855                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.059259                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.059259                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.059259                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.059259                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 85360.387282                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85360.387282                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 85360.387282                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85360.387282                       # average overall mshr miss latency
system.cpu2.dcache.replacements                117507                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       889542                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         889542                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       106786                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       106786                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  10057119500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10057119500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data       996328                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       996328                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.107180                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.107180                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 94180.131291                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 94180.131291                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data        63969                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        63969                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        42817                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42817                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   3300843000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3300843000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.042975                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.042975                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 77091.879394                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 77091.879394                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       261726                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        261726                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data        51537                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        51537                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   4774723587                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4774723587                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       313263                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       313263                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.164517                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.164517                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 92646.517783                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 92646.517783                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        16749                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        16749                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        34788                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        34788                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   3323549855                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3323549855                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.111050                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.111050                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 95537.250057                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 95537.250057                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          118                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          118                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           59                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           59                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1444500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1444500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24483.050847                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24483.050847                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           42                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           42                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           17                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data        80500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        80500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.096045                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.096045                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  4735.294118                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4735.294118                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           68                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           68                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           60                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           60                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       352500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       352500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.468750                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.468750                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data         5875                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         5875                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           59                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           59                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       301500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       301500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.460938                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.460938                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5110.169492                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5110.169492                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       124000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       124000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       116000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       116000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         5349                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           5349                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        60308                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        60308                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   3868535000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   3868535000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        65657                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        65657                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.918531                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.918531                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 64146.298998                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 64146.298998                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        60308                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        60308                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   3808227000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   3808227000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.918531                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.918531                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 63146.298998                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 63146.298998                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50029801000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.704468                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1294307                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           137824                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.391013                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        369788500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.704468                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.928265                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.928265                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2888958                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2888958                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 79                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           40                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    952375637.500000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   5851371765.710032                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           40    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        43500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  37029103000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             40                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    11934775500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  38095025500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  50029801000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       584579                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          584579                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       584579                       # number of overall hits
system.cpu3.icache.overall_hits::total         584579                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3972                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3972                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3972                       # number of overall misses
system.cpu3.icache.overall_misses::total         3972                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    154196498                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    154196498                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    154196498                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    154196498                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       588551                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       588551                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       588551                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       588551                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006749                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006749                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006749                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006749                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 38820.870594                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 38820.870594                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 38820.870594                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 38820.870594                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          200                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    66.666667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         3246                       # number of writebacks
system.cpu3.icache.writebacks::total             3246                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          694                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          694                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          694                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          694                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3278                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3278                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3278                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3278                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    125662500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    125662500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    125662500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    125662500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.005570                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005570                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.005570                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005570                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 38335.112874                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 38335.112874                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 38335.112874                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 38335.112874                       # average overall mshr miss latency
system.cpu3.icache.replacements                  3246                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       584579                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         584579                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3972                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3972                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    154196498                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    154196498                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       588551                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       588551                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006749                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006749                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 38820.870594                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 38820.870594                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          694                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          694                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3278                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3278                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    125662500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    125662500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.005570                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005570                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 38335.112874                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 38335.112874                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  50029801000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.757911                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             569255                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3246                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           175.371226                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        377156000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.757911                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.992435                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.992435                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1180380                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1180380                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  50029801000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      1088593                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1088593                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      1088593                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1088593                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       155475                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        155475                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       155475                       # number of overall misses
system.cpu3.dcache.overall_misses::total       155475                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  14563719606                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14563719606                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  14563719606                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14563719606                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      1244068                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1244068                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      1244068                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1244068                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.124973                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.124973                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.124973                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.124973                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 93672.420685                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 93672.420685                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 93672.420685                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 93672.420685                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       169983                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       132888                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             2419                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            674                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    70.269946                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   197.163205                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       116650                       # number of writebacks
system.cpu3.dcache.writebacks::total           116650                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data        78541                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        78541                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data        78541                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        78541                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        76934                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        76934                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        76934                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        76934                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   6546715379                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6546715379                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   6546715379                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6546715379                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.061841                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.061841                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.061841                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.061841                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 85095.216406                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 85095.216406                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 85095.216406                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 85095.216406                       # average overall mshr miss latency
system.cpu3.dcache.replacements                116650                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data       846487                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         846487                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       104710                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       104710                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data   9893591500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9893591500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       951197                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       951197                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.110082                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.110082                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 94485.641295                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 94485.641295                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data        62525                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        62525                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        42185                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        42185                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   3248028000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3248028000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.044349                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.044349                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 76994.855991                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 76994.855991                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       242106                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        242106                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        50765                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        50765                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   4670128106                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   4670128106                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       292871                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       292871                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.173336                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.173336                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 91995.038038                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 91995.038038                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        16016                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        16016                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        34749                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        34749                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   3298687379                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3298687379                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.118650                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.118650                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 94928.987280                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 94928.987280                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          147                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          147                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           59                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           59                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data       945500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       945500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.286408                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.286408                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 16025.423729                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 16025.423729                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           35                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           24                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       109000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       109000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.116505                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.116505                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  4541.666667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4541.666667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           75                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           75                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           73                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           73                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       628500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       628500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.493243                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.493243                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8609.589041                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8609.589041                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           70                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           70                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       563500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       563500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.472973                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.472973                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data         8050                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         8050                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        48500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        48500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        43500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        43500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         5281                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           5281                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        60364                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        60364                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   3852112000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   3852112000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        65645                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        65645                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.919552                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.919552                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 63814.724008                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 63814.724008                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        60364                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        60364                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   3791748000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   3791748000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.919552                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.919552                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 62814.724008                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 62814.724008                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50029801000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.167921                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1231273                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           137210                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.973639                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        377167500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.167921                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.973998                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.973998                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2757371                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2757371                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       118793900                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   256111058.276580                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    576866000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    49435831500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    593969500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  50029801000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     11946395                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11946395                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     11946395                       # number of overall hits
system.cpu0.icache.overall_hits::total       11946395                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13713                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13713                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13713                       # number of overall misses
system.cpu0.icache.overall_misses::total        13713                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    750148497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    750148497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    750148497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    750148497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     11960108                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11960108                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     11960108                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11960108                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001147                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001147                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001147                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001147                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 54703.456355                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54703.456355                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 54703.456355                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54703.456355                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3027                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.053571                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11992                       # number of writebacks
system.cpu0.icache.writebacks::total            11992                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1687                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1687                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1687                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1687                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        12026                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        12026                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        12026                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        12026                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    668685998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    668685998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    668685998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    668685998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001006                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 55603.359222                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55603.359222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 55603.359222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55603.359222                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11992                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     11946395                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11946395                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13713                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13713                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    750148497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    750148497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     11960108                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11960108                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001147                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001147                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 54703.456355                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54703.456355                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1687                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1687                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        12026                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        12026                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    668685998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    668685998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 55603.359222                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55603.359222                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  50029801000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998770                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           11958312                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11992                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           997.190794                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998770                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999962                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999962                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         23932240                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        23932240                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  50029801000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8636970                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8636970                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8636970                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8636970                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1505073                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1505073                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1505073                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1505073                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  71177726058                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  71177726058                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  71177726058                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  71177726058                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     10142043                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     10142043                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     10142043                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     10142043                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.148399                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.148399                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.148399                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.148399                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 47291.876247                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 47291.876247                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 47291.876247                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47291.876247                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       287290                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       143280                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             5776                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            718                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.738573                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   199.554318                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       432651                       # number of writebacks
system.cpu0.dcache.writebacks::total           432651                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1112388                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1112388                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1112388                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1112388                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       392685                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       392685                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       392685                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       392685                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  19835103283                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  19835103283                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  19835103283                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  19835103283                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.038719                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.038719                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.038719                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.038719                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 50511.487026                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 50511.487026                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 50511.487026                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 50511.487026                       # average overall mshr miss latency
system.cpu0.dcache.replacements                432651                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6660525                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6660525                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1415246                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1415246                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  63648892500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  63648892500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      8075771                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8075771                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.175246                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.175246                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 44973.730715                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44973.730715                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1071619                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1071619                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       343627                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       343627                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  15493991000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  15493991000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.042550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.042550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 45089.562229                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 45089.562229                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1976445                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1976445                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        89827                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        89827                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7528833558                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7528833558                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2066272                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2066272                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.043473                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043473                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 83814.816904                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83814.816904                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        40769                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        40769                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        49058                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        49058                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4341112283                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4341112283                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023742                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023742                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 88489.385686                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 88489.385686                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          291                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          291                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           64                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           64                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1739000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1739000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          355                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          355                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.180282                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.180282                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 27171.875000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 27171.875000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           42                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           42                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           22                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       952000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       952000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.061972                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.061972                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 43272.727273                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43272.727273                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          252                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          252                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           68                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           68                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       377000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       377000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          320                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          320                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.212500                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.212500                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5544.117647                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5544.117647                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           67                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           67                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       310000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       310000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.209375                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.209375                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4626.865672                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4626.865672                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5615                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5615                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        60209                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        60209                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   3868774000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   3868774000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        65824                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        65824                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.914697                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.914697                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 64255.742497                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 64255.742497                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        60209                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        60209                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3808565000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3808565000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.914697                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.914697                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 63255.742497                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 63255.742497                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50029801000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.480052                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9095810                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           452732                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.090937                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.480052                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.983752                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.983752                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         20869848                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        20869848                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  50029801000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                4826                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              154264                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2421                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               22569                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2499                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               21773                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2311                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               21615                       # number of demand (read+write) hits
system.l2.demand_hits::total                   232278                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               4826                       # number of overall hits
system.l2.overall_hits::.cpu0.data             154264                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2421                       # number of overall hits
system.l2.overall_hits::.cpu1.data              22569                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2499                       # number of overall hits
system.l2.overall_hits::.cpu2.data              21773                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2311                       # number of overall hits
system.l2.overall_hits::.cpu3.data              21615                       # number of overall hits
system.l2.overall_hits::total                  232278                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              7199                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            278206                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               785                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             97823                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               925                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data             95999                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               967                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data             95195                       # number of demand (read+write) misses
system.l2.demand_misses::total                 577099                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             7199                       # number of overall misses
system.l2.overall_misses::.cpu0.data           278206                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              785                       # number of overall misses
system.l2.overall_misses::.cpu1.data            97823                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              925                       # number of overall misses
system.l2.overall_misses::.cpu2.data            95999                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              967                       # number of overall misses
system.l2.overall_misses::.cpu3.data            95195                       # number of overall misses
system.l2.overall_misses::total                577099                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    596129000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  21217013999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     75735500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  10021655499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     88251500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data   9892392500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     93731000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data   9801227498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      51786136496                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    596129000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  21217013999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     75735500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  10021655499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     88251500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data   9892392500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     93731000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data   9801227498                       # number of overall miss cycles
system.l2.overall_miss_latency::total     51786136496                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           12025                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          432470                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3206                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          120392                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3424                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          117772                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            3278                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          116810                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               809377                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          12025                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         432470                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3206                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         120392                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3424                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         117772                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           3278                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         116810                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              809377                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.598669                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.643295                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.244853                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.812537                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.270152                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.815126                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.294997                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.814956                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.713016                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.598669                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.643295                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.244853                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.812537                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.270152                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.815126                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.294997                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.814956                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.713016                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82807.195444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 76263.682304                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96478.343949                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102446.822312                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 95407.027027                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 103046.828613                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 96929.679421                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 102959.477893                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89735.273317                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82807.195444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 76263.682304                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96478.343949                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102446.822312                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 95407.027027                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 103046.828613                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 96929.679421                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 102959.477893                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89735.273317                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              394611                       # number of writebacks
system.l2.writebacks::total                    394611                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             76                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            555                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            206                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            652                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            201                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            642                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            151                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            659                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3142                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            76                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           555                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           206                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           652                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           201                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           642                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           151                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           659                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3142                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         7123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       277651                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        97171                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          724                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data        95357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          816                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data        94536                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            573957                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         7123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       277651                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        97171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          724                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data        95357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          816                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data        94536                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           573957                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    519124500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  18411745500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     54376500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   9015583499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     64188000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data   8904427000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     73497000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data   8819430498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  45862372497                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    519124500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  18411745500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     54376500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   9015583499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     64188000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data   8904427000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     73497000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data   8819430498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  45862372497                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.592349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.642012                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.180599                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.807122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.211449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.809675                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.248932                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.809314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.709134                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.592349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.642012                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.180599                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.807122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.211449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.809675                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.248932                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.809314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.709134                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72880.036501                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 66312.548847                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 93914.507772                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92780.598111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88657.458564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 93379.898696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 90069.852941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 93291.767136                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79905.589612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72880.036501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 66312.548847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 93914.507772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92780.598111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88657.458564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 93379.898696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 90069.852941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 93291.767136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79905.589612                       # average overall mshr miss latency
system.l2.replacements                        1027766                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       536209                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           536209                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       536209                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       536209                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       203226                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           203226                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       203226                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       203226                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   54                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 22                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       301000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       301000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               76                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.791667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.052632                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.055556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.066667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.289474                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15842.105263                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13681.818182                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       380500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       442000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.791667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.052632                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.055556                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.066667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.289474                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20026.315789                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20090.909091                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.181818                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.380952                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.390244                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        39500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       162000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       320500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.181818                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.380952                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.390244                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20031.250000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            11220                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             9216                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             9096                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             9096                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 38628                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          77896                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          65890                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          66052                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          65749                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              275587                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   7777251499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6806974499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   6816906500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   6776307998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28177440496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        89116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        75106                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        75148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        74845                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            314215                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.874097                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.877293                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.878959                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.878469                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.877065                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99841.474517                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103308.157520                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 103205.148974                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 103063.286103                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102245.173016                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        77896                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        65890                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        66052                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        65749                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         275587                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   6998291000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6148074499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6156386500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   6118817998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  25421569997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.874097                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.877293                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.878959                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.878469                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.877065                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89841.468111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93308.157520                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 93205.148974                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 93063.286103                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92245.171205                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          4826                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2421                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2499                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2311                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              12057                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         7199                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          785                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          925                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          967                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9876                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    596129000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     75735500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     88251500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     93731000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    853847000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        12025                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3206                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3424                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         3278                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          21933                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.598669                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.244853                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.270152                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.294997                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.450280                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82807.195444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96478.343949                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 95407.027027                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 96929.679421                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86456.763872                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           76                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          206                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          201                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          151                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           634                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         7123                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          579                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          724                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          816                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9242                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    519124500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     54376500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     64188000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     73497000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    711186000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.592349                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.180599                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.211449                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.248932                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.421374                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72880.036501                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 93914.507772                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88657.458564                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 90069.852941                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76951.525644                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       143044                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13353                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        12677                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        12519                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            181593                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       200310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        31933                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        29947                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        29446                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          291636                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  13439762500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   3214681000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data   3075486000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   3024919500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  22754849000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       343354                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        45286                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        42624                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        41965                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        473229                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.583392                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.705141                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.702585                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.701680                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.616268                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 67094.815536                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100669.558137                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 102697.632484                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 102727.687971                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78024.828896                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          555                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          652                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          642                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          659                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2508                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       199755                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        31281                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        29305                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        28787                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       289128                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  11413454500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   2867509000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   2748040500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   2700612500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19729616500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.581776                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.690743                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.687523                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.685976                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.610968                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 57137.265650                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91669.352003                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 93773.775806                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 93813.613784                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68238.345992                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              20                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.866667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.909091                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       248500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        56500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       380500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.866667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19115.384615                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 18833.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19025                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  50029801000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998063                       # Cycle average of tags in use
system.l2.tags.total_refs                     1545631                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1027768                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.503871                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.148596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.304822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       31.276990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.046635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.297864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.055901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.942857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.053225                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.871173                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.408572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.488703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000729                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.035904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.030357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.029237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999970                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13419440                       # Number of tag accesses
system.l2.tags.data_accesses                 13419440                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  50029801000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        455808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      17769536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         37056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       6218944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         46336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       6102848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         52224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       6050304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36733056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       455808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        37056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        46336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        52224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        591424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25255104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25255104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           7122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         277649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          97171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            724                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data          95357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data          94536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              573954                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       394611                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             394611                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          9110730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        355179026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           740679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        124304792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           926168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        121984255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1043858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        120934001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             734223508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      9110730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       740679                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       926168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1043858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11821434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      504801208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            504801208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      504801208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         9110730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       355179026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          740679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       124304792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          926168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       121984255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1043858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       120934001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1239024716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    393369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      7122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    192725.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     91410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       724.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples     89769.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     89147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000625544500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23768                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23768                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1135079                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             370610                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      573954                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     394611                       # Number of write requests accepted
system.mem_ctrls.readBursts                    573954                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   394611                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 101662                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1242                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             47025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             52399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             33838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             34903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             35254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             84634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             75165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             35548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             80274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             81262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9253                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14195703750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2361460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23051178750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30057.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48807.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   265360                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  314636                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                573954                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               394611                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  201891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  120080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   85685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   42937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   10062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       285631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    193.953625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.245707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.853455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       160532     56.20%     56.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        69277     24.25%     80.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16811      5.89%     86.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8834      3.09%     89.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5115      1.79%     91.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3185      1.12%     92.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2089      0.73%     93.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1581      0.55%     93.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        18207      6.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       285631                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23768                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.869488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.291827                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     56.382971                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         23766     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23768                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.549436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.520444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.011274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17805     74.91%     74.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              418      1.76%     76.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4369     18.38%     95.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              928      3.90%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              165      0.69%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               54      0.23%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               17      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23768                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30226688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6506368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25174208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                36733056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25255104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       604.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       503.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    734.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    504.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50029711500                       # Total gap between requests
system.mem_ctrls.avgGap                      51653.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       455808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     12334400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        37056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      5850240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        46336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      5745216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        52224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      5705408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25174208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 9110729.822811007500                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 246541056.599445611238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 740678.540776126669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 116935104.339111804962                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 926167.985357367317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 114835875.521471694112                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1043857.839850292425                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 114040189.766095608473                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 503184252.122050225735                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         7122                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       277649                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          579                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        97171                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          724                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data        95357                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data        94536                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       394611                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    224474500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   7812077000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     29956000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   5014006000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     33656500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   4975290750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     39107250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   4922610750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1210171313750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31518.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     28136.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     51737.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51599.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46486.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     52175.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     47925.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     52071.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3066745.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1068079740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            567678870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1679856360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1162306080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       3949062000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19959084090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2403793920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        30789861060                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        615.430412                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5959333750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1670500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  42399967250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            971411280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            516290775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1692308520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          890965260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       3949062000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14604961230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6912528960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        29537528025                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        590.398671                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17799477000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1670500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30559824000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                103                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           52                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    721436423.076923                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   5133858011.507170                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           52    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        79500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  37029623500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             52                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    12515107000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  37514694000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  50029801000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       770601                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          770601                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       770601                       # number of overall hits
system.cpu1.icache.overall_hits::total         770601                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3787                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3787                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3787                       # number of overall misses
system.cpu1.icache.overall_misses::total         3787                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    129384999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    129384999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    129384999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    129384999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       774388                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       774388                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       774388                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       774388                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004890                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004890                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004890                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004890                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 34165.566147                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 34165.566147                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 34165.566147                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 34165.566147                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          279                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   139.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3174                       # number of writebacks
system.cpu1.icache.writebacks::total             3174                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          581                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          581                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          581                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          581                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3206                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3206                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3206                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3206                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    108552000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    108552000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    108552000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    108552000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004140                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004140                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004140                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004140                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 33859.014348                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 33859.014348                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 33859.014348                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 33859.014348                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3174                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       770601                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         770601                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3787                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3787                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    129384999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    129384999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       774388                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       774388                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004890                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004890                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 34165.566147                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 34165.566147                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          581                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          581                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3206                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3206                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    108552000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    108552000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004140                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004140                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 33859.014348                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 33859.014348                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  50029801000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.025525                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             759523                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3174                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           239.295211                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        362365000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.025525                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.969548                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.969548                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1551982                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1551982                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  50029801000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1292906                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1292906                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1292906                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1292906                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       172982                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        172982                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       172982                       # number of overall misses
system.cpu1.dcache.overall_misses::total       172982                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  15669689532                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15669689532                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  15669689532                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15669689532                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1465888                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1465888                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1465888                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1465888                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.118005                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.118005                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.118005                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.118005                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 90585.665167                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90585.665167                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 90585.665167                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90585.665167                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       188537                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       140689                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             2612                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            703                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.181087                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   200.126600                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       120581                       # number of writebacks
system.cpu1.dcache.writebacks::total           120581                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        92400                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        92400                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        92400                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        92400                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        80582                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        80582                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        80582                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        80582                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   6798928903                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6798928903                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   6798928903                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6798928903                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054971                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054971                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054971                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054971                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84372.799174                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84372.799174                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84372.799174                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84372.799174                       # average overall mshr miss latency
system.cpu1.dcache.replacements                120581                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       991884                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         991884                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       120444                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       120444                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  10797087000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10797087000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1112328                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1112328                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.108281                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.108281                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 89644.042044                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89644.042044                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        74958                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        74958                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        45486                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45486                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3451195000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3451195000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.040893                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.040893                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 75873.785341                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75873.785341                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       301022                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        301022                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        52538                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        52538                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4872602532                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4872602532                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       353560                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       353560                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.148597                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.148597                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 92744.347558                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 92744.347558                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        17442                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        17442                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        35096                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        35096                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3347733903                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3347733903                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.099265                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.099265                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95387.904690                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95387.904690                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          142                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          142                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           66                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           66                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      1122500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1122500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          208                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          208                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.317308                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.317308                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 17007.575758                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 17007.575758                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           27                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           27                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           39                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           39                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       204000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       204000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5230.769231                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5230.769231                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           69                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           69                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           54                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       272500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       272500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          123                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          123                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.439024                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.439024                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5046.296296                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5046.296296                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           52                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           52                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       228500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       228500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.422764                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.422764                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4394.230769                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4394.230769                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       120000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       120000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       112000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       112000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         5390                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           5390                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        60283                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        60283                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3838352500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3838352500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        65673                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        65673                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.917927                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.917927                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 63672.221024                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 63672.221024                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        60283                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        60283                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3778069500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3778069500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.917927                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.917927                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 62672.221024                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 62672.221024                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50029801000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.677601                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1439071                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           140791                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.221328                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        362376500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.677601                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.927425                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.927425                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3204605                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3204605                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  50029801000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            496087                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       930820                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       272940                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          633155                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             424                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           227                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            651                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           21                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           21                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           394476                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          394476                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         21933                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       474155                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           22                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           22                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        36041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1318139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       381944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        10240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       373292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         9802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       370878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2509922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1537024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     55366976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       408320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     15421568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       436224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     15057344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       417536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     14940608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              103585600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1109508                       # Total snoops (count)
system.tol2bus.snoopTraffic                  30452416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1919027                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.382278                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.615658                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1281185     66.76%     66.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 576466     30.04%     96.80% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  33956      1.77%     98.57% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  20456      1.07%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   6964      0.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1919027                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1659364979                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         207323513                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           5245221                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         206448432                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4996786                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         679703054                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          18081394                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         211805446                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4919223                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               125105594000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78310                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740352                       # Number of bytes of host memory used
host_op_rate                                    78436                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2299.72                       # Real time elapsed on the host
host_tick_rate                               32645614                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   180090341                       # Number of instructions simulated
sim_ops                                     180379872                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.075076                       # Number of seconds simulated
sim_ticks                                 75075793000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.635570                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5042348                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             5112099                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           188035                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          5270545                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             29043                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          37439                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            8396                       # Number of indirect misses.
system.cpu0.branchPred.lookups                5400830                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5929                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5665                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           180973                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4221768                       # Number of branches committed
system.cpu0.commit.bw_lim_events               387832                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          22335                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        3044512                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            29988303                       # Number of instructions committed
system.cpu0.commit.committedOps              29993911                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    140198890                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.213938                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.101055                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    132813768     94.73%     94.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      2767409      1.97%     96.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       473118      0.34%     97.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       188698      0.13%     97.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       140948      0.10%     97.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       133415      0.10%     97.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1675265      1.19%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1618437      1.15%     99.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       387832      0.28%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    140198890                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   8933253                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               59355                       # Number of function calls committed.
system.cpu0.commit.int_insts                 25427510                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8261884                       # Number of loads committed
system.cpu0.commit.membars                       9618                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        10101      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16392520     54.65%     54.69% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6568      0.02%     54.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             792      0.00%     54.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       3951998     13.18%     67.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           466      0.00%     67.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        445815      1.49%     69.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       121986      0.41%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        147505      0.49%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       148755      0.50%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4464023     14.88%     85.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        186654      0.62%     86.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      3803526     12.68%     98.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       313202      1.04%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         29993911                       # Class of committed instruction
system.cpu0.commit.refs                       8767405                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   29988303                       # Number of Instructions Simulated
system.cpu0.committedOps                     29993911                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.950932                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.950932                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            129776007                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 7116                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4486564                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              34481919                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 3303176                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                  4782924                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                186753                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                11940                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2640180                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    5400830                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   642901                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    138033357                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                13466                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      38426922                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                 387630                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.036377                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           2461808                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5071391                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.258819                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         140689040                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.273192                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.708649                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               114493559     81.38%     81.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20361121     14.47%     95.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  821202      0.58%     96.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4458930      3.17%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  147739      0.11%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   19312      0.01%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  350799      0.25%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   28532      0.02%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    7846      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           140689040                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                  9243115                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8691123                       # number of floating regfile writes
system.cpu0.idleCycles                        7781005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              185293                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 4439066                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.363833                       # Inst execution rate
system.cpu0.iew.exec_refs                    32101394                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    512397                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               49773753                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              9124470                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             13551                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            90817                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              533631                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           32979856                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             31588997                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           154248                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             54018254                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                540059                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             44953160                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                186753                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             45991947                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2497843                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            9994                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3707                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads       862586                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        28110                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3707                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        47351                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        137942                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 25879490                       # num instructions consuming a value
system.cpu0.iew.wb_count                     30789984                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.857431                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 22189865                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.207382                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      30818481                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                57591637                       # number of integer regfile reads
system.cpu0.int_regfile_writes               17211916                       # number of integer regfile writes
system.cpu0.ipc                              0.201982                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.201982                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            12423      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             17099430     31.56%     31.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6692      0.01%     31.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  806      0.00%     31.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            3966599      7.32%     38.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                480      0.00%     38.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             493499      0.91%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            122161      0.23%     40.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     40.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             147505      0.27%     40.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            151175      0.28%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            18566875     34.27%     74.89% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             192050      0.35%     75.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       13096396     24.18%     99.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        316410      0.58%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              54172501                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               20534672                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           38845295                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      9008110                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          10655033                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    6728712                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.124209                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 346509      5.15%      5.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      5.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    2      0.00%      5.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1349      0.02%      5.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   3      0.00%      5.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               679261     10.09%     15.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 191      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4134599     61.45%     76.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7157      0.11%     76.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          1559638     23.18%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              40354118                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         217036976                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     21781874                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         25314478                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  32955761                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 54172501                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              24095                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        2985948                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           119516                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1760                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      2982638                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    140689040                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.385051                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.170494                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          121644449     86.46%     86.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            6352815      4.52%     90.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3063633      2.18%     93.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2346820      1.67%     94.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4096226      2.91%     97.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1924307      1.37%     99.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             578311      0.41%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             284177      0.20%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             398302      0.28%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      140689040                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.364872                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           149799                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           92610                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             9124470                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             533631                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                9264869                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               4816525                       # number of misc regfile writes
system.cpu0.numCycles                       148470045                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1681677                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              100006388                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             25298487                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6774896                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 4353183                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              26090098                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               168605                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             47556788                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              33604823                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           28411329                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                  5923434                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                252915                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                186753                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             29919194                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 3112847                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         10268486                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        37288302                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        300088                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7370                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16684575                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7229                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   172822870                       # The number of ROB reads
system.cpu0.rob.rob_writes                   66567281                       # The number of ROB writes
system.cpu0.timesIdled                          78399                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2322                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.370689                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4978236                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5009763                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           177336                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          5138172                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13004                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          15038                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2034                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5218100                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1429                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          5446                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           172113                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4032876                       # Number of branches committed
system.cpu1.commit.bw_lim_events               367766                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          21820                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3122742                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            28924376                       # Number of instructions committed
system.cpu1.commit.committedOps              28931384                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    138016234                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.209623                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.095476                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    131062471     94.96%     94.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      2538205      1.84%     96.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       399702      0.29%     97.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       151299      0.11%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       117465      0.09%     97.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       123728      0.09%     97.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1679936      1.22%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1575662      1.14%     99.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       367766      0.27%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    138016234                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   8853719                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               25042                       # Number of function calls committed.
system.cpu1.commit.int_insts                 24409997                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8023153                       # Number of loads committed
system.cpu1.commit.membars                      11368                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        11368      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        15769629     54.51%     54.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            268      0.00%     54.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             320      0.00%     54.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       3915158     13.53%     68.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        442544      1.53%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       121083      0.42%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       147328      0.51%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4260049     14.72%     85.77% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         36031      0.12%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      3768550     13.03%     98.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       311600      1.08%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         28931384                       # Class of committed instruction
system.cpu1.commit.refs                       8376230                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   28924376                       # Number of Instructions Simulated
system.cpu1.committedOps                     28931384                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.827862                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.827862                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            129422936                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5243                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4399903                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              33485468                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1925876                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  4364365                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                178125                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                13110                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2618755                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5218100                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   524274                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    137342673                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 6591                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      37469997                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 366696                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.037367                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            984010                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4991240                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.268327                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         138510057                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.270665                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.702684                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               112879647     81.50%     81.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                19967791     14.42%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  740894      0.53%     96.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4419597      3.19%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  123487      0.09%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    8888      0.01%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  346141      0.25%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   22620      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     992      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           138510057                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                  9164624                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 8621030                       # number of floating regfile writes
system.cpu1.idleCycles                        1132828                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              176276                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4252594                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.380529                       # Inst execution rate
system.cpu1.iew.exec_refs                    31891769                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    358179                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               49984723                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              8912703                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             12189                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts            83846                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              379095                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           31996146                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             31533590                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           145194                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             53138145                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                538195                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             44744952                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                178125                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             45784174                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2503962                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            4402                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4579                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       889550                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        26018                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4579                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        38754                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        137522                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25290835                       # num instructions consuming a value
system.cpu1.iew.wb_count                     29723404                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.858369                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 21708866                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.212853                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      29751250                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                56436711                       # number of integer regfile reads
system.cpu1.int_regfile_writes               16534312                       # number of integer regfile writes
system.cpu1.ipc                              0.207131                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.207131                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            13142      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             16463967     30.90%     30.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 270      0.00%     30.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  320      0.00%     30.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            3931042      7.38%     38.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     38.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             494682      0.93%     39.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            121368      0.23%     39.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     39.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             147456      0.28%     39.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            150093      0.28%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            18453544     34.63%     74.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              38217      0.07%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       13154158     24.69%     99.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        315080      0.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53283339                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               20567908                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           38896705                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses      8935734                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          10663565                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    6764254                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.126949                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 343723      5.08%      5.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      5.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      5.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    1      0.00%      5.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1658      0.02%      5.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   1      0.00%      5.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      5.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               681326     10.07%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                  90      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4166461     61.60%     76.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   41      0.00%     76.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          1570944     23.22%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               9      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              39466543                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         213067937                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     20787670                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24401922                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  31971606                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53283339                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              24540                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3064762                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           123653                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          2720                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      3110032                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    138510057                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.384689                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.173998                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          120009296     86.64%     86.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            6004688      4.34%     90.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2946634      2.13%     93.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2295509      1.66%     94.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4081442      2.95%     97.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1928396      1.39%     99.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             570328      0.41%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             280972      0.20%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             392792      0.28%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      138510057                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.381569                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           146754                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           91940                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             8912703                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             379095                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                9190079                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               4773569                       # number of misc regfile writes
system.cpu1.numCycles                       139642885                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    10377416                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              100088443                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24556685                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6749614                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 2959176                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              25904083                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               157164                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             46261188                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              32616502                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           27746350                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  5496472                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 72274                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                178125                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             29553646                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3189665                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         10231080                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        36030108                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        234195                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6484                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 16584284                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6487                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   169692142                       # The number of ROB reads
system.cpu1.rob.rob_writes                   64602339                       # The number of ROB writes
system.cpu1.timesIdled                          15359                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.443414                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4966932                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4994732                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           175776                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          5125654                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12643                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          14421                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            1778                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5204231                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1347                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          5312                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           170583                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4027019                       # Number of branches committed
system.cpu2.commit.bw_lim_events               366297                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          21539                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3094652                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28885925                       # Number of instructions committed
system.cpu2.commit.committedOps              28892877                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    137945166                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.209452                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.094887                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    130997893     94.96%     94.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      2536831      1.84%     96.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       399397      0.29%     97.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       150732      0.11%     97.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       119105      0.09%     97.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       123221      0.09%     97.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1679675      1.22%     98.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1572015      1.14%     99.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       366297      0.27%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    137945166                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   8843147                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               24750                       # Number of function calls committed.
system.cpu2.commit.int_insts                 24377366                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8013170                       # Number of loads committed
system.cpu2.commit.membars                      11316                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        11316      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        15748104     54.51%     54.54% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            242      0.00%     54.55% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             320      0.00%     54.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       3910328     13.53%     68.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt        442032      1.53%     69.61% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       120683      0.42%     70.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       147072      0.51%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4254250     14.72%     85.77% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         35498      0.12%     85.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      3764232     13.03%     98.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       311344      1.08%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         28892877                       # Class of committed instruction
system.cpu2.commit.refs                       8365324                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28885925                       # Number of Instructions Simulated
system.cpu2.committedOps                     28892877                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.834627                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.834627                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            129399291                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 5212                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             4391078                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              33408505                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 1914592                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  4327333                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                176429                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                14030                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2616866                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5204231                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   520758                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    137281454                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                 6318                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      37366224                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                 363244                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.037266                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            971435                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4979575                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.267565                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         138434511                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.270065                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.701835                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               112870470     81.53%     81.53% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                19917012     14.39%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  739359      0.53%     96.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4408218      3.18%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  122885      0.09%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    9247      0.01%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  344019      0.25%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   22399      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     902      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           138434511                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                  9152480                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 8609419                       # number of floating regfile writes
system.cpu2.idleCycles                        1218165                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              174636                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4244466                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.380190                       # Inst execution rate
system.cpu2.iew.exec_refs                    31882895                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    357286                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               49893982                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              8894934                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             11815                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts            82271                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              377851                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           31929936                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             31525609                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           144671                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             53094544                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                536695                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             44851600                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                176429                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             45888540                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      2502635                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            4379                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           70                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         4495                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       881764                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        25697                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          4495                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        38129                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        136507                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25266919                       # num instructions consuming a value
system.cpu2.iew.wb_count                     29677296                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.858256                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 21685485                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.212508                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      29704871                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                56387420                       # number of integer regfile reads
system.cpu2.int_regfile_writes               16508189                       # number of integer regfile writes
system.cpu2.ipc                              0.206841                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.206841                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            13009      0.02%      0.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             16436288     30.87%     30.90% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 246      0.00%     30.90% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  320      0.00%     30.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            3925950      7.37%     38.27% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     38.27% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt             493191      0.93%     39.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            120963      0.23%     39.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     39.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             147456      0.28%     39.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            149785      0.28%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     39.98% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            18437478     34.63%     74.62% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              37802      0.07%     74.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       13161908     24.72%     99.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        314819      0.59%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              53239215                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               20562540                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           38891374                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses      8923915                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          10636111                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    6761406                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.127000                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 343040      5.07%      5.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      5.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      5.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    7      0.00%      5.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      5.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 1309      0.02%      5.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   2      0.00%      5.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      5.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv               673724      9.96%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                  96      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               4169873     61.67%     76.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   25      0.00%     76.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          1573322     23.27%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               8      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              39425072                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         212905149                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     20753381                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24335379                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  31905920                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 53239215                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              24016                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3037059                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           122176                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          2477                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      3082808                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    138434511                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.384581                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.174054                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          119955915     86.65%     86.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            5992827      4.33%     90.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2946449      2.13%     93.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2287393      1.65%     94.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            4079681      2.95%     97.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1928981      1.39%     99.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             568206      0.41%     99.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             282026      0.20%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             393033      0.28%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      138434511                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.381226                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           145586                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           91344                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             8894934                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             377851                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                9177316                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               4767571                       # number of misc regfile writes
system.cpu2.numCycles                       139652676                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    10367625                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              100084292                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             24524693                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6760479                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2944268                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              25905611                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               154275                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             46163182                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              32545499                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           27686693                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  5462585                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 71792                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                176429                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             29552035                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 3162000                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         10209128                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        35954054                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        214902                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              6287                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 16567735                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          6279                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   169556466                       # The number of ROB reads
system.cpu2.rob.rob_writes                   64464675                       # The number of ROB writes
system.cpu2.timesIdled                          15043                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.553728                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4984466                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             5006810                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           174888                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          5138500                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             13247                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          14639                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            1392                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5218826                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1109                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          5411                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           169741                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4045349                       # Number of branches committed
system.cpu3.commit.bw_lim_events               367177                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          21728                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        3101048                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            29012452                       # Number of instructions committed
system.cpu3.commit.committedOps              29019438                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    138165143                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.210034                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.096836                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    131200349     94.96%     94.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      2536772      1.84%     96.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       398679      0.29%     97.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       151366      0.11%     97.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       118337      0.09%     97.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       122797      0.09%     97.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1681201      1.22%     98.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1588465      1.15%     99.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       367177      0.27%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    138165143                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   8877584                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               24959                       # Number of function calls committed.
system.cpu3.commit.int_insts                 24486946                       # Number of committed integer instructions.
system.cpu3.commit.loads                      8048970                       # Number of loads committed
system.cpu3.commit.membars                      11339                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        11339      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15821751     54.52%     54.56% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            258      0.00%     54.56% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             320      0.00%     54.56% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       3927748     13.53%     68.10% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.10% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt        441648      1.52%     69.62% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       120664      0.42%     70.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       146880      0.51%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4272345     14.72%     85.77% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         35841      0.12%     85.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      3782036     13.03%     98.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       311152      1.07%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         29019438                       # Class of committed instruction
system.cpu3.commit.refs                       8401374                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   29012452                       # Number of Instructions Simulated
system.cpu3.committedOps                     29019438                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.818841                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.818841                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            129586375                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 5166                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4410598                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              33530713                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 1920155                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  4346854                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                175694                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                13566                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2625573                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5218826                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   524556                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    137486410                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 6395                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      37476348                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                 361682                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.037329                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            987400                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4997713                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.268059                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         138654651                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.270426                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.701799                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               113007508     81.50%     81.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                19982028     14.41%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  740815      0.53%     96.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4427694      3.19%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  122731      0.09%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    8507      0.01%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  342873      0.25%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   21579      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     916      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           138654651                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                  9188961                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 8646508                       # number of floating regfile writes
system.cpu3.idleCycles                        1151738                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              173935                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4264327                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.380724                       # Inst execution rate
system.cpu3.iew.exec_refs                    31919670                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    357565                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               49922286                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8931900                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             12095                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts            80993                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              378411                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           32062784                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             31562105                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           144388                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             53227670                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                537451                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             44853651                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                175694                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             45891053                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      2505254                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            4315                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         4529                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       882930                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        26007                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          4529                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        36947                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        136988                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25366040                       # num instructions consuming a value
system.cpu3.iew.wb_count                     29810703                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.858705                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 21781945                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.213228                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      29838118                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                56539278                       # number of integer regfile reads
system.cpu3.int_regfile_writes               16584532                       # number of integer regfile writes
system.cpu3.ipc                              0.207519                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.207519                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            13087      0.02%      0.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             16513519     30.94%     30.96% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 262      0.00%     30.97% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  320      0.00%     30.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            3944346      7.39%     38.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     38.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt             493799      0.93%     39.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            120973      0.23%     39.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     39.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             147456      0.28%     39.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            149713      0.28%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18464663     34.60%     74.66% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              37982      0.07%     74.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       13171196     24.68%     99.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        314742      0.59%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              53372058                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               20592397                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           38948894                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses      8960882                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          10675188                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    6763529                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.126724                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 345044      5.10%      5.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      5.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      5.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    1      0.00%      5.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      5.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1487      0.02%      5.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      5.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      5.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv               679302     10.04%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                  87      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               4168248     61.63%     76.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   65      0.00%     76.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          1569286     23.20%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               9      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              39530103                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         213335107                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     20849821                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24435471                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  32038469                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 53372058                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              24315                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        3043346                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           121705                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          2587                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3080884                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    138654651                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.384928                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.174657                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          120133038     86.64%     86.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            6002435      4.33%     90.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2953862      2.13%     93.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2302892      1.66%     94.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            4083202      2.94%     97.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1929126      1.39%     99.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             571527      0.41%     99.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             282929      0.20%     99.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             395640      0.29%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      138654651                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.381757                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           146784                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           91965                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8931900                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             378411                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                9214658                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               4784396                       # number of misc regfile writes
system.cpu3.numCycles                       139806389                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    10213914                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              100117505                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             24632885                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6774025                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 2955734                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              26038199                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               150113                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             46344093                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              32674762                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           27796729                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  5485495                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 69046                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                175694                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             29682723                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3163844                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         10242578                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        36101515                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        237500                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              6318                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 16609668                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          6306                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   169908052                       # The number of ROB reads
system.cpu3.rob.rob_writes                   64730773                       # The number of ROB writes
system.cpu3.timesIdled                          14695                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8918151                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15639478                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      5023642                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2183393                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11013435                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7192101                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     23894053                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9375494                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  75075793000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8827915                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       200110                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6521608                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7549                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4059                       # Transaction distribution
system.membus.trans_dist::ReadExReq             78235                       # Transaction distribution
system.membus.trans_dist::ReadExResp            77347                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8827917                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24544740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24544740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    582743808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               582743808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            11298                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8917760                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8917760    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8917760                       # Request fanout histogram
system.membus.respLayer1.occupancy        45804233498                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             61.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         19253920549                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              25.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1866                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          934                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5620900.963597                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   8729536.340944                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          934    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     68206500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            934                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    69825871500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   5249921500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  75075793000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       503804                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          503804                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       503804                       # number of overall hits
system.cpu2.icache.overall_hits::total         503804                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16954                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16954                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16954                       # number of overall misses
system.cpu2.icache.overall_misses::total        16954                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1039005500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1039005500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1039005500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1039005500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       520758                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       520758                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       520758                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       520758                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.032556                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.032556                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.032556                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.032556                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 61283.797334                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61283.797334                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 61283.797334                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61283.797334                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           80                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    26.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        16053                       # number of writebacks
system.cpu2.icache.writebacks::total            16053                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          901                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          901                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          901                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          901                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        16053                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        16053                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        16053                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        16053                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    979029000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    979029000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    979029000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    979029000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.030826                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.030826                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.030826                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.030826                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 60987.292095                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 60987.292095                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 60987.292095                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 60987.292095                       # average overall mshr miss latency
system.cpu2.icache.replacements                 16053                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       503804                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         503804                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16954                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16954                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1039005500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1039005500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       520758                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       520758                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.032556                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.032556                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 61283.797334                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61283.797334                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          901                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          901                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        16053                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        16053                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    979029000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    979029000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.030826                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.030826                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 60987.292095                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 60987.292095                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  75075793000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             533345                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            16085                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            33.157911                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1057569                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1057569                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  75075793000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      2856654                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2856654                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      2856654                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2856654                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5729586                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5729586                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5729586                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5729586                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 426564091182                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 426564091182                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 426564091182                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 426564091182                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      8586240                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8586240                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      8586240                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8586240                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.667299                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.667299                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.667299                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.667299                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 74449.374035                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 74449.374035                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 74449.374035                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 74449.374035                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    107916431                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        16184                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          2534251                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            276                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    42.583166                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    58.637681                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2942127                       # number of writebacks
system.cpu2.dcache.writebacks::total          2942127                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2782638                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2782638                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2782638                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2782638                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2946948                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2946948                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2946948                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2946948                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 250525937401                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 250525937401                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 250525937401                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 250525937401                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.343218                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.343218                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.343218                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.343218                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 85011.997972                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85011.997972                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 85011.997972                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85011.997972                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2942127                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      2651208                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2651208                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      5591408                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      5591408                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 415952224500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 415952224500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8242616                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8242616                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.678354                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.678354                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 74391.320487                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74391.320487                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2666767                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2666767                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2924641                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2924641                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 248951523500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 248951523500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.354820                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.354820                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 85122.079428                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85122.079428                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       205446                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        205446                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       138178                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       138178                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10611866682                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10611866682                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       343624                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       343624                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.402120                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.402120                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 76798.525684                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 76798.525684                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       115871                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       115871                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        22307                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        22307                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1574413901                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1574413901                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.064917                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.064917                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 70579.365267                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 70579.365267                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         3061                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3061                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          967                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          967                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     36295500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     36295500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         4028                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4028                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.240070                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.240070                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 37534.126163                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 37534.126163                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          489                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          489                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          478                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          478                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2973500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2973500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.118669                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.118669                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6220.711297                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6220.711297                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1445                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1445                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1443                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1443                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     10503500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     10503500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2888                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2888                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.499654                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.499654                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7278.932779                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7278.932779                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1386                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1386                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      9334500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      9334500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.479917                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.479917                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6734.848485                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6734.848485                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2488000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2488000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2271000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2271000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1091                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1091                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         4221                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         4221                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    130799000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    130799000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         5312                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         5312                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.794616                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.794616                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 30987.680644                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 30987.680644                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         4219                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         4219                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    126578000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    126578000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.794239                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.794239                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 30001.896184                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 30001.896184                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75075793000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.541144                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5817383                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2949957                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.972023                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.541144                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.985661                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.985661                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         20146865                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        20146865                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1906                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          954                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5422511.530398                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   8665294.630020                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          954    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     68207000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            954                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    69902717000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   5173076000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  75075793000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       507713                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          507713                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       507713                       # number of overall hits
system.cpu3.icache.overall_hits::total         507713                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16843                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16843                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16843                       # number of overall misses
system.cpu3.icache.overall_misses::total        16843                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    999167500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    999167500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    999167500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    999167500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       524556                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       524556                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       524556                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       524556                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.032109                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.032109                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.032109                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.032109                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 59322.418809                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59322.418809                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 59322.418809                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59322.418809                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          119                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    29.750000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15968                       # number of writebacks
system.cpu3.icache.writebacks::total            15968                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          875                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          875                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          875                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          875                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15968                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15968                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15968                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15968                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    939090000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    939090000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    939090000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    939090000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.030441                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.030441                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.030441                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.030441                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 58810.746493                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58810.746493                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 58810.746493                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58810.746493                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15968                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       507713                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         507713                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16843                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16843                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    999167500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    999167500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       524556                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       524556                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.032109                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.032109                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 59322.418809                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59322.418809                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          875                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          875                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15968                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15968                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    939090000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    939090000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.030441                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.030441                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 58810.746493                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58810.746493                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  75075793000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             542283                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16000                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            33.892688                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1065080                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1065080                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  75075793000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      2871503                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2871503                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      2871503                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2871503                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5752925                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5752925                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5752925                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5752925                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 428329473753                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 428329473753                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 428329473753                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 428329473753                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      8624428                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8624428                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      8624428                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8624428                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.667050                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.667050                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.667050                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.667050                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 74454.207860                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 74454.207860                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 74454.207860                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 74454.207860                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    108109130                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        18813                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          2537184                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            286                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    42.609890                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    65.779720                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2946879                       # number of writebacks
system.cpu3.dcache.writebacks::total          2946879                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2800814                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2800814                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2800814                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2800814                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2952111                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2952111                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2952111                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2952111                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 250850810631                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 250850810631                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 250850810631                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 250850810631                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.342296                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.342296                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.342296                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.342296                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 84973.366730                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 84973.366730                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 84973.366730                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 84973.366730                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2946879                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2665738                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2665738                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      5614927                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      5614927                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 417842904000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 417842904000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8280665                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8280665                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.678077                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.678077                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 74416.444595                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 74416.444595                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2685797                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2685797                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2929130                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2929130                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 249279575500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 249279575500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.353731                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.353731                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 85103.623089                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 85103.623089                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       205765                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        205765                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       137998                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       137998                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10486569753                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10486569753                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       343763                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       343763                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.401434                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.401434                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 75990.737206                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 75990.737206                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       115017                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       115017                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        22981                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        22981                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1571235131                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1571235131                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.066851                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.066851                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 68371.051347                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 68371.051347                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         3085                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3085                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1013                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1013                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     33269500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     33269500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         4098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.247194                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.247194                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 32842.546890                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 32842.546890                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          505                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          505                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          508                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          508                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2839000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2839000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.123963                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.123963                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5588.582677                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5588.582677                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1484                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1484                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1426                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1426                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     10426000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     10426000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         2910                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2910                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.490034                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.490034                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7311.360449                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7311.360449                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1373                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1373                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      9285000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      9285000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.471821                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.471821                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6762.563729                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6762.563729                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2656000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2656000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2424000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2424000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1091                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1091                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         4320                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         4320                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    127887500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    127887500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         5411                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         5411                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.798374                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.798374                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 29603.587963                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 29603.587963                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            4                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         4316                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         4316                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    123567500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    123567500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.797634                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.797634                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 28630.097312                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 28630.097312                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75075793000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.583975                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5836889                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2954942                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.975297                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.583975                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.986999                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.986999                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20228609                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20228609                       # Number of data accesses
system.cpu0.numPwrStateTransitions                552                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          276                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    3047016.304348                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   4233850.736269                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          276    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     14907500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            276                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    74234816500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    840976500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  75075793000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       565961                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          565961                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       565961                       # number of overall hits
system.cpu0.icache.overall_hits::total         565961                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        76940                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         76940                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        76940                       # number of overall misses
system.cpu0.icache.overall_misses::total        76940                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5605845500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5605845500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5605845500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5605845500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       642901                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       642901                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       642901                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       642901                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.119676                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.119676                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.119676                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.119676                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 72859.962308                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72859.962308                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 72859.962308                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72859.962308                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1469                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    28.250000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72683                       # number of writebacks
system.cpu0.icache.writebacks::total            72683                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         4257                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4257                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         4257                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4257                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72683                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72683                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72683                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72683                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5270333000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5270333000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5270333000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5270333000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.113055                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.113055                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.113055                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.113055                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 72511.219955                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72511.219955                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 72511.219955                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72511.219955                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72683                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       565961                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         565961                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        76940                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        76940                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5605845500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5605845500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       642901                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       642901                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.119676                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.119676                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 72859.962308                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72859.962308                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         4257                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4257                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72683                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72683                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5270333000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5270333000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.113055                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.113055                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 72511.219955                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72511.219955                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  75075793000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             638751                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72715                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.784309                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1358485                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1358485                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  75075793000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3130044                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3130044                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3130044                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3130044                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5853761                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5853761                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5853761                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5853761                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 434968696325                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 434968696325                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 434968696325                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 434968696325                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8983805                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8983805                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8983805                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8983805                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.651590                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.651590                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.651590                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.651590                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74305.851627                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74305.851627                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74305.851627                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74305.851627                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    108022013                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        16776                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2530456                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            236                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.688754                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    71.084746                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2972796                       # number of writebacks
system.cpu0.dcache.writebacks::total          2972796                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2878429                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2878429                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2878429                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2878429                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2975332                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2975332                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2975332                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2975332                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 252517110588                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 252517110588                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 252517110588                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 252517110588                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.331188                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.331188                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.331188                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.331188                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84870.229806                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84870.229806                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84870.229806                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84870.229806                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2972796                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2816428                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2816428                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5671768                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5671768                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 421206942000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 421206942000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      8488196                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8488196                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.668195                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.668195                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74263.781946                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74263.781946                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2735589                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2735589                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2936179                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2936179                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 249731169000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 249731169000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.345913                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.345913                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 85053.114609                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85053.114609                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       313616                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        313616                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       181993                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       181993                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  13761754325                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  13761754325                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       495609                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       495609                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.367211                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.367211                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75616.943097                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75616.943097                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       142840                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       142840                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        39153                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        39153                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2785941588                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2785941588                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.079000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.079000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 71155.252165                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71155.252165                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3918                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3918                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          964                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          964                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     33557000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     33557000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.197460                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.197460                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 34810.165975                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 34810.165975                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          785                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          785                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          179                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          179                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       952500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       952500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.036665                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.036665                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  5321.229050                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5321.229050                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2903                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2903                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1312                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1312                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6975000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6975000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4215                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4215                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.311269                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.311269                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5316.310976                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5316.310976                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1239                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1239                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5766000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5766000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.293950                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.293950                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4653.753027                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4653.753027                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       197500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       197500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       167500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       167500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2099                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2099                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3566                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3566                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    128695499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    128695499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5665                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5665                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.629479                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.629479                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 36089.595906                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 36089.595906                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3566                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3566                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    125129499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    125129499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.629479                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.629479                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 35089.595906                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 35089.595906                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75075793000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.943487                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6121028                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2976774                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.056262                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.943487                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998234                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998234                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         20973876                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        20973876                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  75075793000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10616                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              619942                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6813                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              614575                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                6126                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              614302                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                6374                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              615118                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2493866                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10616                       # number of overall hits
system.l2.overall_hits::.cpu0.data             619942                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6813                       # number of overall hits
system.l2.overall_hits::.cpu1.data             614575                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               6126                       # number of overall hits
system.l2.overall_hits::.cpu2.data             614302                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               6374                       # number of overall hits
system.l2.overall_hits::.cpu3.data             615118                       # number of overall hits
system.l2.overall_hits::total                 2493866                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             62068                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2350035                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9648                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2330048                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              9927                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           2328940                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              9594                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           2332183                       # number of demand (read+write) misses
system.l2.demand_misses::total                9432443                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            62068                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2350035                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9648                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2330048                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             9927                       # number of overall misses
system.l2.overall_misses::.cpu2.data          2328940                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             9594                       # number of overall misses
system.l2.overall_misses::.cpu3.data          2332183                       # number of overall misses
system.l2.overall_misses::total               9432443                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5033666000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 239333593976                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    833023000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 237681284468                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    879587500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 237472631477                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    837169500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 237780192975                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     959851148896                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5033666000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 239333593976                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    833023000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 237681284468                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    879587500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 237472631477                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    837169500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 237780192975                       # number of overall miss cycles
system.l2.overall_miss_latency::total    959851148896                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72684                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2969977                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16461                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2944623                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           16053                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2943242                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15968                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2947301                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11926309                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72684                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2969977                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16461                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2944623                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          16053                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2943242                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15968                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2947301                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11926309                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.853943                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.791264                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.586113                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.791289                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.618389                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.791284                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.600827                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.791294                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.790894                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.853943                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.791264                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.586113                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.791289                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.618389                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.791284                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.600827                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.791294                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.790894                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81099.213766                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101842.565739                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86341.521559                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102007.033532                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88605.570666                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 101965.972278                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87259.693558                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 101956.061328                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101760.609515                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81099.213766                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101842.565739                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86341.521559                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102007.033532                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88605.570666                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 101965.972278                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87259.693558                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 101956.061328                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101760.609515                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              200110                       # number of writebacks
system.l2.writebacks::total                    200110                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            223                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         124750                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2836                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         130992                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2663                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         131044                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2470                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         132160                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              527138                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           223                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        124750                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2836                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        130992                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2663                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        131044                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2470                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        132160                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             527138                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        61845                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2225285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6812                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2199056                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      2197896                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      2200023                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8905305                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        61845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2225285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6812                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2199056                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      2197896                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      2200023                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8905305                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4403472021                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 209703364487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    559411000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 207896594476                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    605812502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 207696376988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    589142001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 207902501982                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 839356675457                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4403472021                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 209703364487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    559411000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 207896594476                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    605812502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 207696376988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    589142001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 207902501982                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 839356675457                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.850875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.749260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.413827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.746804                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.452501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.746760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.446142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.746453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.746694                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.850875                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.749260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.413827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.746804                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.452501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.746760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.446142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.746453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.746694                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71201.746641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94236.632381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82121.403406                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94539.017868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83399.298183                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 94497.818363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 82698.203397                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 94500.149308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94253.557341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71201.746641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94236.632381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82121.403406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94539.017868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83399.298183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 94497.818363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 82698.203397                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 94500.149308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94253.557341                       # average overall mshr miss latency
system.l2.replacements                       16093521                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       259433                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           259433                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       259433                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       259433                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      7602103                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7602103                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      7602103                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7602103                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             230                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             266                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             290                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             278                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1064                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           318                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           109                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           171                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           114                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                712                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      5316500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       768500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       619000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       646000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      7350000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          548                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          375                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          461                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          392                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1776                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.580292                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.290667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.370933                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.290816                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.400901                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 16718.553459                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7050.458716                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3619.883041                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  5666.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10323.033708                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          318                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          108                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          171                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          114                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           711                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      6298500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2178000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      3448000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      2287500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     14212000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.580292                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.288000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.370933                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.290816                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.400338                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19806.603774                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20163.742690                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20065.789474                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19988.748242                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           161                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           226                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           189                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                577                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           69                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          129                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          119                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          127                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              444                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       662500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       710000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       536500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       895000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2804000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           70                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          290                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          345                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          316                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1021                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.985714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.444828                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.344928                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.401899                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.434868                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  9601.449275                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5503.875969                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4508.403361                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  7047.244094                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6315.315315                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           67                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          127                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          118                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          124                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          436                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1459000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2672000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2420500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2781499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      9332999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.957143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.437931                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.342029                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.392405                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.427032                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21776.119403                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21039.370079                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20512.711864                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 22431.443548                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21405.961009                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             8831                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             7297                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             7136                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             7277                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 30541                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          29546                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          16065                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          15833                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          15945                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               77389                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2676947000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1576113500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1527868000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1523969500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7304898000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        38377                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        23362                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        22969                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        23222                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            107930                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.769888                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.687655                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.689320                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.686633                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.717030                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90602.687335                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98108.527856                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 96498.957873                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 95576.638445                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94391.942007                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        29546                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        16065                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        15833                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        15945                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          77389                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2381486501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1415463500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1369538000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1364519500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6531007501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.769888                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.687655                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.689320                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.686633                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.717030                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80602.670446                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88108.527856                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 86498.957873                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 85576.638445                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84391.935559                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10616                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6813                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          6126                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          6374                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              29929                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        62068                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9648                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         9927                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         9594                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            91237                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5033666000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    833023000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    879587500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    837169500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7583446000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72684                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16461                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        16053                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15968                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         121166                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.853943                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.586113                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.618389                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.600827                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.752992                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81099.213766                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86341.521559                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88605.570666                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87259.693558                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83118.099017                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          223                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2836                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2663                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2470                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          8192                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        61845                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6812                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7264                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7124                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        83045                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4403472021                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    559411000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    605812502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    589142001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6157837524                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.850875                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.413827                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.452501                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.446142                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.685382                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71201.746641                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82121.403406                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83399.298183                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 82698.203397                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74150.611403                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       611111                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       607278                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       607166                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       607841                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2433396                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2320489                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2313983                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      2313107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      2316238                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9263817                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 236656646976                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 236105170968                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 235944763477                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 236256223475                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 944962804896                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2931600                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2921261                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2920273                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2924079                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11697213                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.791544                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.792118                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.792086                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.792126                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.791968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101985.679301                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102034.099200                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 102003.393478                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 101999.977323                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102005.772016                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       124750                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       130992                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       131044                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       132160                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       518946                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2195739                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2182991                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      2182063                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      2184078                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8744871                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 207321877986                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 206481130976                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 206326838988                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 206537982482                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 826667830432                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.748990                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.747277                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.747212                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.746929                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.747603                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94420.091817                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94586.340931                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 94555.857914                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 94565.295966                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94531.735280                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  75075793000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    19262795                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16093585                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.196924                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.496604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.585543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.643840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.099436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.008028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.119536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.952274                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.108497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        7.986241                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.460884                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.024774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.135060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.125125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001868                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.124254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.124785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 174418673                       # Number of tag accesses
system.l2.tags.data_accesses                174418673                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  75075793000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3958080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     142417728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        435968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     140739200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        464896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     140664128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        455936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     140800896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          569936832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3958080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       435968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       464896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       455936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5314880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12807040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12807040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          61845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2225277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2199050                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        2197877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        2200014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8905263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       200110                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             200110                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         52721121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1896985997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          5807038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1874628217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          6192356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1873628268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          6073009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1875450000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7591486007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     52721121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      5807038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      6192356                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      6073009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         70793525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      170588142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            170588142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      170588142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        52721121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1896985997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         5807038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1874628217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         6192356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1873628268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         6073009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1875450000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7762074148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    116318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     61846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2201052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2176823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   2175333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   2177953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000509351750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7243                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7243                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13613961                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             109803                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8905264                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     200110                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8905264                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   200110                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  91057                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 83792                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             55982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             77949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             77792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             65053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            110381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            103157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2777075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3793840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1098145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             56910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           107822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           123873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           122684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           124160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            61968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            57416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 302392474474                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                44071035000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            467658855724                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34307.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53057.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7823863                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  104615                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8905264                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               200110                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  110716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  210270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  494758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  920623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1285880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1399741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1192266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  965750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  822085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  657566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 435659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 207889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  68262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  27706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  10796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1002044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    570.387536                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   341.143043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   427.063818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       261239     26.07%     26.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       113139     11.29%     37.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        58037      5.79%     43.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        44832      4.47%     47.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        35173      3.51%     51.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        29156      2.91%     54.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24216      2.42%     56.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20753      2.07%     58.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       415499     41.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1002044                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1216.925445                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    282.406268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1419.226300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4202     58.01%     58.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           26      0.36%     58.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           13      0.18%     58.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            4      0.06%     58.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           11      0.15%     58.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           37      0.51%     59.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           50      0.69%     59.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047          180      2.49%     62.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303          279      3.85%     66.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559          437      6.03%     72.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815          425      5.87%     78.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071          507      7.00%     85.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327          424      5.85%     91.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583          340      4.69%     95.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839          187      2.58%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           76      1.05%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           35      0.48%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            4      0.06%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7243                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.059092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.055331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.364601                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7036     97.14%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      0.41%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              146      2.02%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20      0.28%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.12%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7243                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              564109248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5827648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7444224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               569936896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12807040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7513.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7591.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    170.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        59.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    58.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   75075859000                       # Total gap between requests
system.mem_ctrls.avgGap                       8245.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3958144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    140867328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       435968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    139316672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       464896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    139221312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       455936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    139388992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7444224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 52721973.912416748703                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1876334866.019996643066                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5807038.228687108494                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1855680325.614409446716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 6192355.503990480676                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1854410142.560865163803                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 6073009.445268196985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1856643618.802667856216                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99156115.473865196109                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        61846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2225277                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6812                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2199050                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7264                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      2197877                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      2200014                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       200110                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1845700500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 116832228989                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    274040750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 116096719747                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    301490500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 115951660745                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    290807000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 116066207493                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1870598121250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29843.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52502.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40229.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52794.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41504.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     52756.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     40820.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     52757.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9347849.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2539019700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1349520975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12516262920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          111687120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       5926358880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33795081120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        370089120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        56608019835                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        754.011614                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    630135500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2506920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  71938737500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4615574460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2453236005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         50417167920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          495482400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       5926358880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      34072127910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        136786560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        98116734135                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1306.902401                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     52665750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2506920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  72516207250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1946                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          974                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5395109.856263                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8604258.881958                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          974    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     68206500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            974                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    69820956000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5254837000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  75075793000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       506826                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          506826                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       506826                       # number of overall hits
system.cpu1.icache.overall_hits::total         506826                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17448                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17448                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17448                       # number of overall misses
system.cpu1.icache.overall_misses::total        17448                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1005630000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1005630000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1005630000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1005630000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       524274                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       524274                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       524274                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       524274                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.033280                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.033280                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.033280                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.033280                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 57635.832187                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57635.832187                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 57635.832187                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57635.832187                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          217                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    36.166667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        16461                       # number of writebacks
system.cpu1.icache.writebacks::total            16461                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          987                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          987                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          987                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          987                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16461                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16461                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16461                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16461                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    941426500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    941426500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    941426500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    941426500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.031398                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.031398                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.031398                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.031398                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 57191.331025                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57191.331025                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 57191.331025                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57191.331025                       # average overall mshr miss latency
system.cpu1.icache.replacements                 16461                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       506826                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         506826                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17448                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17448                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1005630000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1005630000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       524274                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       524274                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.033280                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.033280                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 57635.832187                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57635.832187                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          987                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          987                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16461                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16461                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    941426500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    941426500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.031398                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.031398                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 57191.331025                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57191.331025                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  75075793000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             537571                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16493                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            32.593888                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1065009                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1065009                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  75075793000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2864212                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2864212                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2864212                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2864212                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5734974                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5734974                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5734974                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5734974                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 427690520167                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 427690520167                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 427690520167                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 427690520167                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8599186                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8599186                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8599186                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8599186                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.666921                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.666921                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.666921                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.666921                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 74575.842919                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74575.842919                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 74575.842919                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74575.842919                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    108084287                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        18130                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2535986                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            282                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    42.620222                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    64.290780                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2943495                       # number of writebacks
system.cpu1.dcache.writebacks::total          2943495                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2786690                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2786690                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2786690                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2786690                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2948284                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2948284                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2948284                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2948284                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 250742360211                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 250742360211                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 250742360211                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 250742360211                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.342856                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.342856                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.342856                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.342856                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85046.881580                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85046.881580                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85046.881580                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85046.881580                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2943495                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2658399                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2658399                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5596388                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5596388                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 416633764000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 416633764000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      8254787                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8254787                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.677957                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.677957                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74446.904682                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74446.904682                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2670735                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2670735                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2925653                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2925653                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 249118302000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 249118302000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.354419                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.354419                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85149.640781                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85149.640781                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       205813                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        205813                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       138586                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       138586                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  11056756167                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  11056756167                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       344399                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       344399                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.402400                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.402400                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79782.634371                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79782.634371                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       115955                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       115955                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        22631                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        22631                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1624058211                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1624058211                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.065712                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.065712                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 71762.547435                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71762.547435                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3169                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3169                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1025                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1025                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     31914000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     31914000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.244397                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.244397                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31135.609756                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31135.609756                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          496                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          496                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          529                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          529                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3151000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3151000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.126133                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.126133                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5956.521739                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5956.521739                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1468                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1468                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1446                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1446                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      9964500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      9964500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         2914                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2914                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.496225                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.496225                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6891.078838                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6891.078838                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1381                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1381                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      8847500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      8847500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.473919                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.473919                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6406.589428                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6406.589428                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3312000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3312000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3048000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3048000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1132                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1132                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         4314                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         4314                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    130046500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    130046500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         5446                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         5446                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.792141                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.792141                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 30145.224849                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 30145.224849                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            5                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         4309                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         4309                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    125724000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    125724000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.791223                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.791223                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 29177.071246                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 29177.071246                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75075793000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.589359                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5825951                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2951498                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.973896                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.589359                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.987167                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987167                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         20174948                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        20174948                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  75075793000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11838280                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           12                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       459543                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11667024                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15893411                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8571                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4636                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          13207                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          743                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          743                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           115184                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          115184                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        121166                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11717128                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       218050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8923728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        49383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8843305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        48159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8839239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        47904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8853221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              35822989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9303424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    380337408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2107008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    376839296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2054784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    376663616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2043904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    377227456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1526576896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16131843                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14593408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         28061081                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.610409                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.732868                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14576666     51.95%     51.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10357880     36.91%     88.86% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2645789      9.43%     98.29% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 443710      1.58%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  37036      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28061081                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23873636194                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             31.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4503402090                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25443851                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4511518374                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25233091                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4540817656                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         109202586                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4505754179                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          26136606                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
