<?xml version="1.0" encoding="UTF-8"?>
<ZeBuUiDoc type="xcui" version="1.0" creator="glog">
    <author>zTime_fpga</author>
    <date>Tue May 13 19:27:52 2025</date>
    <views>
        <view name="Warnings/Errors">
            <h1>TimingDB</h1>
                <h2>Warning</h2>
                <p>[OPTDB01] Use of the environment variable &#39;ZEBU_ENABLE_NEW_ZTDB_RB&#39; will be deprecated in a future release, please use &#39;set_app_var public::ztdb_rb_api 1&#39; in your utf/tcl file.</p>
                <p>[KTM0560W] zTime_clock_domain.cds not found</p>
                <p>[KTM0769W] Timing analysis command &#39;set_advanced_asynchronous_set_reset_analysis&#39; is deprecated, use optionsDB variable timing_advanced_async_set_reset_analysis instead.</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.F01_ts_clkbus_in[7]</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_17683760033340913968</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_4615901352719420397</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_10563144985268597479</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_4235327683240035090</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_3830294243856125173</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_3984315081942884252</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_346178806364307449</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_7900767817217595736</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_15243191125415055743</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_15822658261462781398</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_2386550705448559505</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_6774488396189771154</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F01.F01_ts_clkbus_in[8]</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_9381608657414026840</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_8820522856797679042</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_14351285661933920593</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_8496018540919577243</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_7537740905665114294</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_9874427958930599883</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_1363936433540621605</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_2951204365075976037</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_17501392680794861390</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_5994554879341424662</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_11878020862803189657</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_7979316453246418362</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_11741619952856858099</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_7215169931398036968</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_5480973022819466473</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_16313754172334808327</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_9998007281709205214</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_5590949607437080138</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_17235533021953005794</p>
                <p>[KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_2112739098195069504</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_17683760033340913968 (Node93)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_17683760033340913968 (Node93)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_4615901352719420397 (Node33)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_4615901352719420397 (Node33)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124764 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_4615901352719420397 (Node33)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_10563144985268597479 (Node125)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_10563144985268597479 (Node125)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_3830294243856125173 (Node37)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_3830294243856125173 (Node37)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_4235327683240035090 (Node129)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_4235327683240035090 (Node129)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_3984315081942884252 (Node133)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_3984315081942884252 (Node133)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_1363936433540621605 (Node137)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_1363936433540621605 (Node137)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_346178806364307449 (Node153)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_346178806364307449 (Node153)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_7900767817217595736 (Node69)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_7900767817217595736 (Node69)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_15243191125415055743 (Node157)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_15243191125415055743 (Node157)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_15822658261462781398 (Node73)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_15822658261462781398 (Node73)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_2386550705448559505 (Node77)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_2386550705448559505 (Node77)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_16313754172334808327 (Node81)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_16313754172334808327 (Node81)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_9381608657414026840 (Node97)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_9381608657414026840 (Node97)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_8820522856797679042 (Node113)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_8820522856797679042 (Node113)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_14351285661933920593 (Node101)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_14351285661933920593 (Node101)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_8496018540919577243 (Node117)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_8496018540919577243 (Node117)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_9874427958930599883 (Node121)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_9874427958930599883 (Node121)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.F01_ts_clkbus_out[6] (Node21)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.F01_ts_clkbus_out[6] (Node21)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124764 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.F01_ts_clkbus_out[6] (Node21)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_7537740905665114294 (Node105)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_7537740905665114294 (Node105)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_6774488396189771154 (Node109)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_6774488396189771154 (Node109)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_17501392680794861390 (Node141)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_17501392680794861390 (Node141)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_5994554879341424662 (Node57)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_5994554879341424662 (Node57)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_11878020862803189657 (Node145)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124925 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_11878020862803189657 (Node145)</p>
                <p>[KTM0824W] Cannot find clock domain clock 0.124924 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_7979316453246418362 (Node61)</p>
                <p>Too many warnings with id &#39;KTM0824W&#39;, they won&#39;t be printed anymore.</p>
                <p>[KTM0856W] drive_out_filter_paths is deprecated in fetch mode plus zCoreTiming flow</p>
        </view>
        <view name="Performance" order="-1100">
            <h1>Routing paths</h1>
            <p> Report a maximum of 100 first routing data path(s) </p>
            <p> </p>
            <p> +-------+--------------------+-------+------+---------------------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+</p>
            <p> | Slack |      Required Time | Delay | Fpga | Clock Domain Source | Clock Domain Target                         |Port Name Source                                                                                              |Port Name Target                                                                                                                                                                                                                      |</p>
            <p> +-------+--------------------+-------+------+---------------------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+</p>
            <p> |   0 ns|166 ns ( 1.0 dvrCk )| 166 ns|     3|0.124925 (posedge)   |DRIVERCLOCK (system)                         |U0_M0_F1.F01_ts_clkbus_out[6]                                                                                 |U0_M0_F1.F01_ts_clkbus_in[5]                                                                                                                                                                                                          |</p>
            <p> |   1 ns|166 ns ( 1.0 dvrCk )| 166 ns|     3|0.124925 (posedge)   |0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (posedge)|U0_M0_F1.zcbsplt_4615901352719420397                                                                          |U0_M0_F1.F01_ts_clkbus_in[8]                                                                                                                                                                                                          |</p>
            <p> |   9 ns|166 ns ( 1.0 dvrCk )| 157 ns|     2|0.124925 (posedge)   |0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (posedge)|U0_M0_F1.zcbsplt_4615901352719420397                                                                          |U0_M0_F0.zcbsplt_4615901352719420397                                                                                                                                                                                                  |</p>
            <p> |  16 ns|166 ns ( 1.0 dvrCk )| 150 ns|     2|0.124925 (posedge)   |DRIVERCLOCK (system)                         |U0_M0_F1.F01_ts_clkbus_out[6]                                                                                 |U0_M0_F0.F01_ts_clkbus_in[6]                                                                                                                                                                                                          |</p>
            <p> |  40 ns|166 ns ( 1.0 dvrCk )| 126 ns|     1|0.124592 (posedge)   |DRIVERCLOCK (system)                         |U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       |U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zmsg_out_ZEBU_VS_AMBA_MASTER_error__notifier_out_port_0/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_pclk_0/port_snd256_we_i_reg/D|</p>
            <p> |  64 ns|166 ns ( 1.0 dvrCk )| 102 ns|     1|DRIVERCLOCK (system) |0.20785 (posedge)                            |U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       |U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_slv_0/u_mid_ibp_splitter/split_num_gt_1_gen_wd_splt_info_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_r\[25\]/D                        |</p>
            <p> |  64 ns|166 ns ( 1.0 dvrCk )| 102 ns|     1|DRIVERCLOCK (system) |0.29067 (posedge)                            |U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       |U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/SDF_Mem_Inst_rw0_fd_posedge/D                                                                                   |</p>
            <p> |  65 ns|166 ns ( 1.0 dvrCk )| 101 ns|     1|DRIVERCLOCK (system) |0.20785 (posedge)                            |U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       |U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_slv_0/u_mid_ibp_splitter/split_num_gt_1_gen_wd_splt_info_fifo/fifo_dep_gt_1_rf_r\[58\]\[0\]/D                                     |</p>
            <p> |  65 ns|166 ns ( 1.0 dvrCk )| 101 ns|     1|DRIVERCLOCK (system) |0.20785 (posedge)                            |U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       |U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_slv_0/u_mid_ibp_splitter/split_num_gt_1_gen_wd_splt_info_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_r\[0\]/CE                        |</p>
            <p> |  66 ns|166 ns ( 1.0 dvrCk )| 100 ns|     1|DRIVERCLOCK (system) |0.582037 (posedge)                           |U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       |U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21116/R                                                                                                                             |</p>
            <p> |  67 ns|166 ns ( 1.0 dvrCk )| 100 ns|     1|DRIVERCLOCK (system) |0.21453 (posedge)                            |U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       |U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/idw_dbp/u1_bvci_to_axi/fm_cset_rewrite_i_wdata_top_r\[18\]/CE                                                                                            |</p>
            <p> | 137 ns|166 ns ( 1.0 dvrCk )|  29 ns|     1|DRIVERCLOCK (system) |DRIVERCLOCK (system)                         |U0/M0/F00/design/zkprctrl/wrapper/sysclk_dut_zs5_clkbus/u_xst_wrapper_0/sysclk_dut_zs5_bus/mmcme4_base/CLKOUT1|U0/M0/F00/design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[26\]/D                                                                                                            |</p>
            <p> +-------+--------------------+-------+------+---------------------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+</p>
            <p> A total of 12 inter-fpga path(s) displayed</p>
            <p></p>
            <p> Report a maximum of 50 first different delay(s) </p>
            <p> +-----------+-----------+-----------+-----------+-----------+</p>
            <p> | Delay     | Paths     | Max Fpga  | Max Hop   | Max Async |</p>
            <p> +-----------+-----------+-----------+-----------+-----------+</p>
            <p> |    166 ns |         2 |         3 |         0 |         1 |</p>
            <p> |    157 ns |         1 |         2 |         0 |         0 |</p>
            <p> |    150 ns |         1 |         2 |         0 |         0 |</p>
            <p> |    126 ns |         1 |         1 |         0 |         0 |</p>
            <p> |    102 ns |         2 |         1 |         0 |         0 |</p>
            <p> |    101 ns |         2 |         1 |         0 |         0 |</p>
            <p> |    100 ns |         3 |         1 |         0 |         0 |</p>
            <p> +-----------+-----------+-----------+-----------+-----------+</p>
            <p> A total of 7 different delay(s) displayed</p>
            <p></p>
            <p> Histogram with a maximum of 50 first different delay(s) </p>
            <p> +---------------------+--------------------------------------------------+</p>
            <p> | Delay               | Paths                                            |</p>
            <p> +---------------------+--------------------------------------------------+</p>
            <p> | [  100 ns:  122 ns] |----------------------------------------&#62;        7|</p>
            <p> | ]  122 ns:  144 ns] |-----&#62;                                           1|</p>
            <p> | ]  144 ns:  166 ns[ |----------------------&#62;                          4|</p>
            <p> +---------------------+--------------------------------------------------+</p>
            <p> A total of 7 different delay(s) encountered</p>
            <p></p>
        </view>
        <view name="Optimization">
            <h1>Timing analysis</h1>
            <p>Multicycle paths analysis enabled</p>
            <p></p>
            <p>0 false path(s) displayed</p>
        </view>
        <view name="Performance" order="-10000">
        <p>   Driver clock frequency is limited by routing data paths : 166ns</p>
        <p>   see Partitioning tab</p>
        <p>   see ^LINK(zTime_fpga.html)zTime_fpga.html^LINK-</p>
        <p></p>
        <p>   No inter-fpga filter path found</p>
        <p>   Max pessimistic delay (clock skew + routing data) is : 166 ns</p>
        <p>   Critical routing data path delay : 166 ns</p>
        <p>   . Constant part    : 156 ns</p>
        <p>   . Multiplexed part : 10 ns</p>
        <p>   Xclock frequency is : 1000 MHz</p>
        <p>   Longest memory latency is : 164 ns</p>
        <p>   No fast waveform captures found</p>
        <p>   Driver clock frequency is constrained at a maximum of 10000kHz (100ns)</p>
        </view>
        <view name="Performance" order="-11000">
            <h1>Timing Analysis</h1>
                <h2>Driver clock frequency: 5555 kHz</h2>
                <p></p>
        </view>
    </views>
</ZeBuUiDoc>
