<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>myaccelerator</spirit:name>
  <spirit:version>2.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>s00_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s00_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m01_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M01_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m01_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M01_AXIS_ACLK.ASSOCIATED_BUSIF">m01_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M01_AXIS_ACLK.ASSOCIATED_RESET">m01_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_BUSIF">s00_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ACLK.ASSOCIATED_BUSIF">s00_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ACLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m01_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s00_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.addr_width&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.data_width&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>acc_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5743b9b6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>acc_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5743b9b6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>acc_wrapper_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>92d8133a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45f95c13</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.addr_width&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.data_width&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.data_width&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.addr_width&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.data_width&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.data_width&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.data_width&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.data_width&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.data_width&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>INPUT_SIZE_BIT_WIDTH</spirit:name>
        <spirit:displayName>Input Size Bit Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.INPUT_SIZE_BIT_WIDTH" spirit:minimum="0" spirit:rangeType="long">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>INPUT_DEPTH_BIT_WIDTH</spirit:name>
        <spirit:displayName>Input Depth Bit Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.INPUT_DEPTH_BIT_WIDTH" spirit:minimum="0" spirit:rangeType="long">13</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>STRIDE_BIT_WIDTH</spirit:name>
        <spirit:displayName>Stride Bit Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.STRIDE_BIT_WIDTH" spirit:minimum="0" spirit:rangeType="long">3</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>KERNEL_DEPTH_BIT_WIDTH</spirit:name>
        <spirit:displayName>Kernel Depth Bit Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.KERNEL_DEPTH_BIT_WIDTH" spirit:minimum="0" spirit:rangeType="long">13</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>KERNEL_SIZE_BIT_WIDTH</spirit:name>
        <spirit:displayName>Kernel Size Bit Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.KERNEL_SIZE_BIT_WIDTH" spirit:minimum="0" spirit:rangeType="long">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>MAX_KERNEL_DEPTH</spirit:name>
        <spirit:displayName>Max Kernel Depth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MAX_KERNEL_DEPTH" spirit:minimum="0" spirit:rangeType="long">512</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>compute_byte</spirit:name>
        <spirit:displayName>Compute Byte</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.compute_byte" spirit:minimum="0" spirit:rangeType="long">25</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>data_width</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.data_width" spirit:minimum="0" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>addr_width</spirit:name>
        <spirit:displayName>Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.addr_width" spirit:minimum="0" spirit:rangeType="long">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>rowcol_width</spirit:name>
        <spirit:displayName>Rowcol Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.rowcol_width" spirit:minimum="0" spirit:rangeType="long">16</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>srcs/main_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>srcs/SPM.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>srcs/w_sticker.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>srcs/wgu.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>srcs/acc_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>srcs/MyAccelerator_v2_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>srcs/MyAccelerator_v2_0_M01_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_4040a40f</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>srcs/main_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>srcs/SPM.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>srcs/w_sticker.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>srcs/wgu.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>srcs/acc_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>srcs/MyAccelerator_v2_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>srcs/MyAccelerator_v2_0_M01_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>main_fms_tb_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>tb/acc_wrapper_tb.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/myaccelerator_v2_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_45f95c13</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>myaccelerator_V02</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>INPUT_SIZE_BIT_WIDTH</spirit:name>
      <spirit:displayName>Input Size Bit Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.INPUT_SIZE_BIT_WIDTH" spirit:minimum="0" spirit:rangeType="long">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>INPUT_DEPTH_BIT_WIDTH</spirit:name>
      <spirit:displayName>Input Depth Bit Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.INPUT_DEPTH_BIT_WIDTH" spirit:minimum="0" spirit:rangeType="long">13</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>STRIDE_BIT_WIDTH</spirit:name>
      <spirit:displayName>Stride Bit Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.STRIDE_BIT_WIDTH" spirit:minimum="0" spirit:rangeType="long">3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>KERNEL_DEPTH_BIT_WIDTH</spirit:name>
      <spirit:displayName>Kernel Depth Bit Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.KERNEL_DEPTH_BIT_WIDTH" spirit:minimum="0" spirit:rangeType="long">13</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>KERNEL_SIZE_BIT_WIDTH</spirit:name>
      <spirit:displayName>Kernel Size Bit Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.KERNEL_SIZE_BIT_WIDTH" spirit:minimum="0" spirit:rangeType="long">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MAX_KERNEL_DEPTH</spirit:name>
      <spirit:displayName>Max Kernel Depth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MAX_KERNEL_DEPTH" spirit:minimum="0" spirit:rangeType="long">512</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>compute_byte</spirit:name>
      <spirit:displayName>Compute Byte</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.compute_byte" spirit:minimum="0" spirit:rangeType="long">25</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>data_width</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.data_width" spirit:minimum="0" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>addr_width</spirit:name>
      <spirit:displayName>Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.addr_width" spirit:minimum="0" spirit:rangeType="long">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>rowcol_width</spirit:name>
      <spirit:displayName>Rowcol Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.rowcol_width" spirit:minimum="0" spirit:rangeType="long">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">acc_wrapper_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>myaccelerator_V02</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>13</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-12-27T15:14:39Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e1db8b1_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b6b8453_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@689ffd4a_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cbbd132_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63845482_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d877e2b_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29ea1b69_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f52097b_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@114efc3c_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e39f636_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@968bb6f_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dbea44_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2329b_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40f0bb2d_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c4ae34_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc70682_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd710f3_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e13a27_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ddf332_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1609a9da_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aae6110_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a575574_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e95321_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3180beda_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67bb645b_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7993b03b_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54efd722_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20fc767_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@527261b1_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@314f0b2e_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58df2ae7_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@87b81a9_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3304015_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e7757ff_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@238be22f_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53717a20_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c7eb04e_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4deabbcb_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@196be182_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dfaf223_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70c78ff7_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e34e7dd_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@652f70a1_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60163dd7_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c55a9b8_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd6150a_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@127bacef_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc158eb_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@435cd755_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27e2fac4_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79829572_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45012919_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc6ab21_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36f1fa9d_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cd638bc_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2423723a_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63b21c8d_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@778bf2bf_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e7cb1e5_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45217d7c_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fc30b82_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c294d8_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5238dec8_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ef1f916_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a3f8f3_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cddaf62_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4179f5c5_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b1465b_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4beb08f4_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6656f000_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73175fe0_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cadfeef_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54290bd4_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a92f507_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38d6fd9a_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f8b8fe6_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13ae7e41_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45739e52_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b3f983b_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ccdb681_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a2b9867_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a650f70_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af60230_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc6ae26_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@271ad266_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b2d0b0_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71cf7cfc_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72ccbd04_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3388509a_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17c7c1d0_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424e4a08_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f1c440_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bb1a47f_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c4d1a55_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c05792a_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d0d8f14_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f07251c_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65442aee_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@284802d7_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18feda45_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22fd7f9e_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4688f3e4_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@745bc1bc_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27829183_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b1b8726_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57720dc5_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac9de80_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538d96b7_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@464b1851_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65edf442_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6276f4a9_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@720c24f0_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79e5d94d_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@789c7a10_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@92a385a_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578fc4ae_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7151acba_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16855629_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@120b57e2_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578e9520_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50c8f33d_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47ba0ade_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b037885_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c522c9b_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c7b4e2_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ead048d_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c3abcae_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c349355_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cda9454_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed39585_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2adb6fbf_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a6457ab_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@807dfd_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37f9305b_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a58a51d_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec01ded_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32345ac6_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c12ee39_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38192108_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@190dc684_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@635dd40a_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2333d4ec_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59058031_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64178d57_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2366b257_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ca3c358_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48cbe1d4_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9339cfd_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@480e9fab_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b481c36_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@525850_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55b28cd4_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae54d0_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79bed88d_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c510f15_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b9e27c_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a197e09_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f1ff1c8_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dd70d57_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404e0986_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b9b74a0_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@226fc645_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a753f09_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ecacfbb_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6270ec6f_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5797fbb3_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e601f82_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e8bb680_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1566639f_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@298cd60b_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ce58e70_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@165bcfc3_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@397c033b_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a42c231_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77c80a72_ARCHIVE_LOCATION">d:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="b87c09bc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="af4b8ed8"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="646cf530"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="7848539e"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="e11e341d"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="a29801f7"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
