OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/home/vboxuser/caravel_user_project/openlane/user_project_wrapper/runs/24_10_18_11_24/results/placement/user_project_wrapper.odb'…
define_corners Typical
read_liberty -corner Typical /home/vboxuser/caravel_user_project/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_liberty -corner Typical /home/vboxuser/caravel_user_project/openlane/user_project_wrapper/../../lib/user_proj_example.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/home/vboxuser/caravel_user_project/openlane/user_project_wrapper/runs/24_10_18_11_24/tmp/floorplan/3-initial_fp.sdc'…
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 ^ input external delay
                  0.07    0.00    5.69 ^ wbs_dat_i[8] (in)
     1    0.02                           wbs_dat_i[8] (net)
                  0.07    0.00    5.69 ^ mprj/wbs_dat_i[8] (user_proj_example)
                                  5.69   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          4.75   10.58   library hold time
                                 10.58   data required time
-----------------------------------------------------------------------------
                                 10.58   data required time
                                 -5.69   data arrival time
-----------------------------------------------------------------------------
                                 -4.89   slack (VIOLATED)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.19    5.84 v input external delay
                  0.09    0.00    5.84 v wbs_sel_i[0] (in)
     1    0.02                           wbs_sel_i[0] (net)
                  0.09    0.00    5.84 v mprj/wbs_sel_i[0] (user_proj_example)
                                  5.84   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          4.89   10.72   library hold time
                                 10.72   data required time
-----------------------------------------------------------------------------
                                 10.72   data required time
                                 -5.84   data arrival time
-----------------------------------------------------------------------------
                                 -4.88   slack (VIOLATED)


Startpoint: wbs_cyc_i (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.69    6.34 v input external delay
                  0.09    0.00    6.34 v wbs_cyc_i (in)
     1    0.02                           wbs_cyc_i (net)
                  0.09    0.00    6.34 v mprj/wbs_cyc_i (user_proj_example)
                                  6.34   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          5.22   11.05   library hold time
                                 11.05   data required time
-----------------------------------------------------------------------------
                                 11.05   data required time
                                 -6.34   data arrival time
-----------------------------------------------------------------------------
                                 -4.71   slack (VIOLATED)


Startpoint: wbs_stb_i (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.86    6.51 v input external delay
                  0.15    0.00    6.51 v wbs_stb_i (in)
     1    0.02                           wbs_stb_i (net)
                  0.15    0.00    6.51 v mprj/wbs_stb_i (user_proj_example)
                                  6.51   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          5.39   11.22   library hold time
                                 11.22   data required time
-----------------------------------------------------------------------------
                                 11.22   data required time
                                 -6.51   data arrival time
-----------------------------------------------------------------------------
                                 -4.71   slack (VIOLATED)


Startpoint: la_oenb[48] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.30    4.95 v input external delay
                  0.06    0.00    4.95 v la_oenb[48] (in)
     1    0.01                           la_oenb[48] (net)
                  0.06    0.00    4.95 v mprj/la_oenb[48] (user_proj_example)
                                  4.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.81    9.64   library hold time
                                  9.64   data required time
-----------------------------------------------------------------------------
                                  9.64   data required time
                                 -4.95   data arrival time
-----------------------------------------------------------------------------
                                 -4.69   slack (VIOLATED)


Startpoint: la_oenb[50] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.30    4.95 v input external delay
                  0.06    0.00    4.95 v la_oenb[50] (in)
     1    0.00                           la_oenb[50] (net)
                  0.06    0.00    4.95 v mprj/la_oenb[50] (user_proj_example)
                                  4.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.79    9.62   library hold time
                                  9.62   data required time
-----------------------------------------------------------------------------
                                  9.62   data required time
                                 -4.95   data arrival time
-----------------------------------------------------------------------------
                                 -4.67   slack (VIOLATED)


Startpoint: la_oenb[51] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.30    4.95 ^ input external delay
                  0.06    0.00    4.95 ^ la_oenb[51] (in)
     1    0.01                           la_oenb[51] (net)
                  0.06    0.00    4.95 ^ mprj/la_oenb[51] (user_proj_example)
                                  4.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.78    9.62   library hold time
                                  9.62   data required time
-----------------------------------------------------------------------------
                                  9.62   data required time
                                 -4.95   data arrival time
-----------------------------------------------------------------------------
                                 -4.67   slack (VIOLATED)


Startpoint: la_oenb[65] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.30    4.95 v input external delay
                  0.06    0.00    4.95 v la_oenb[65] (in)
     1    0.01                           la_oenb[65] (net)
                  0.06    0.00    4.95 v mprj/la_oenb[65] (user_proj_example)
                                  4.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.76    9.59   library hold time
                                  9.59   data required time
-----------------------------------------------------------------------------
                                  9.59   data required time
                                 -4.95   data arrival time
-----------------------------------------------------------------------------
                                 -4.64   slack (VIOLATED)


Startpoint: la_oenb[49] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.30    4.95 v input external delay
                  0.06    0.00    4.95 v la_oenb[49] (in)
     1    0.00                           la_oenb[49] (net)
                  0.06    0.00    4.95 v mprj/la_oenb[49] (user_proj_example)
                                  4.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.71    9.54   library hold time
                                  9.54   data required time
-----------------------------------------------------------------------------
                                  9.54   data required time
                                 -4.95   data arrival time
-----------------------------------------------------------------------------
                                 -4.59   slack (VIOLATED)


Startpoint: la_oenb[52] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.30    4.95 ^ input external delay
                  0.06    0.00    4.95 ^ la_oenb[52] (in)
     1    0.00                           la_oenb[52] (net)
                  0.06    0.00    4.95 ^ mprj/la_oenb[52] (user_proj_example)
                                  4.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.67    9.50   library hold time
                                  9.50   data required time
-----------------------------------------------------------------------------
                                  9.50   data required time
                                 -4.95   data arrival time
-----------------------------------------------------------------------------
                                 -4.55   slack (VIOLATED)


Startpoint: la_oenb[62] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.30    4.95 v input external delay
                  0.06    0.00    4.95 v la_oenb[62] (in)
     1    0.01                           la_oenb[62] (net)
                  0.06    0.00    4.95 v mprj/la_oenb[62] (user_proj_example)
                                  4.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.66    9.49   library hold time
                                  9.49   data required time
-----------------------------------------------------------------------------
                                  9.49   data required time
                                 -4.95   data arrival time
-----------------------------------------------------------------------------
                                 -4.54   slack (VIOLATED)


Startpoint: la_oenb[63] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.30    4.95 ^ input external delay
                  0.06    0.00    4.95 ^ la_oenb[63] (in)
     1    0.01                           la_oenb[63] (net)
                  0.06    0.00    4.95 ^ mprj/la_oenb[63] (user_proj_example)
                                  4.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.64    9.47   library hold time
                                  9.47   data required time
-----------------------------------------------------------------------------
                                  9.47   data required time
                                 -4.95   data arrival time
-----------------------------------------------------------------------------
                                 -4.52   slack (VIOLATED)


Startpoint: la_oenb[56] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.30    4.95 v input external delay
                  0.06    0.00    4.95 v la_oenb[56] (in)
     1    0.01                           la_oenb[56] (net)
                  0.06    0.00    4.95 v mprj/la_oenb[56] (user_proj_example)
                                  4.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.64    9.47   library hold time
                                  9.47   data required time
-----------------------------------------------------------------------------
                                  9.47   data required time
                                 -4.95   data arrival time
-----------------------------------------------------------------------------
                                 -4.52   slack (VIOLATED)


Startpoint: la_oenb[55] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.30    4.95 v input external delay
                  0.06    0.00    4.95 v la_oenb[55] (in)
     1    0.01                           la_oenb[55] (net)
                  0.06    0.00    4.95 v mprj/la_oenb[55] (user_proj_example)
                                  4.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.63    9.46   library hold time
                                  9.46   data required time
-----------------------------------------------------------------------------
                                  9.46   data required time
                                 -4.95   data arrival time
-----------------------------------------------------------------------------
                                 -4.51   slack (VIOLATED)


Startpoint: la_oenb[57] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.30    4.95 v input external delay
                  0.06    0.00    4.95 v la_oenb[57] (in)
     1    0.01                           la_oenb[57] (net)
                  0.06    0.00    4.95 v mprj/la_oenb[57] (user_proj_example)
                                  4.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.62    9.45   library hold time
                                  9.45   data required time
-----------------------------------------------------------------------------
                                  9.45   data required time
                                 -4.95   data arrival time
-----------------------------------------------------------------------------
                                 -4.50   slack (VIOLATED)


Startpoint: la_oenb[61] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.30    4.95 ^ input external delay
                  0.06    0.00    4.95 ^ la_oenb[61] (in)
     1    0.01                           la_oenb[61] (net)
                  0.06    0.00    4.95 ^ mprj/la_oenb[61] (user_proj_example)
                                  4.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.59    9.43   library hold time
                                  9.43   data required time
-----------------------------------------------------------------------------
                                  9.43   data required time
                                 -4.95   data arrival time
-----------------------------------------------------------------------------
                                 -4.48   slack (VIOLATED)


Startpoint: la_oenb[59] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.30    4.95 v input external delay
                  0.06    0.00    4.95 v la_oenb[59] (in)
     1    0.01                           la_oenb[59] (net)
                  0.06    0.00    4.95 v mprj/la_oenb[59] (user_proj_example)
                                  4.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.59    9.43   library hold time
                                  9.43   data required time
-----------------------------------------------------------------------------
                                  9.43   data required time
                                 -4.95   data arrival time
-----------------------------------------------------------------------------
                                 -4.48   slack (VIOLATED)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.19    5.84 v input external delay
                  0.09    0.00    5.84 v wbs_sel_i[1] (in)
     1    0.02                           wbs_sel_i[1] (net)
                  0.09    0.00    5.84 v mprj/wbs_sel_i[1] (user_proj_example)
                                  5.84   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          4.48   10.31   library hold time
                                 10.31   data required time
-----------------------------------------------------------------------------
                                 10.31   data required time
                                 -5.84   data arrival time
-----------------------------------------------------------------------------
                                 -4.47   slack (VIOLATED)


Startpoint: la_data_in[56] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
                  0.07    0.00    4.83 ^ la_data_in[56] (in)
     1    0.01                           la_data_in[56] (net)
                  0.07    0.00    4.83 ^ mprj/la_data_in[56] (user_proj_example)
                                  4.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.46    9.29   library hold time
                                  9.29   data required time
-----------------------------------------------------------------------------
                                  9.29   data required time
                                 -4.83   data arrival time
-----------------------------------------------------------------------------
                                 -4.46   slack (VIOLATED)


Startpoint: la_oenb[60] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.30    4.95 v input external delay
                  0.06    0.00    4.95 v la_oenb[60] (in)
     1    0.01                           la_oenb[60] (net)
                  0.06    0.00    4.95 v mprj/la_oenb[60] (user_proj_example)
                                  4.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.57    9.40   library hold time
                                  9.40   data required time
-----------------------------------------------------------------------------
                                  9.40   data required time
                                 -4.95   data arrival time
-----------------------------------------------------------------------------
                                 -4.45   slack (VIOLATED)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.65    6.30 v input external delay
                  0.09    0.00    6.30 v wbs_we_i (in)
     1    0.02                           wbs_we_i (net)
                  0.09    0.00    6.30 v mprj/wbs_we_i (user_proj_example)
                                  6.30   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          4.90   10.73   library hold time
                                 10.73   data required time
-----------------------------------------------------------------------------
                                 10.73   data required time
                                 -6.30   data arrival time
-----------------------------------------------------------------------------
                                 -4.43   slack (VIOLATED)


Startpoint: la_data_in[49] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
                  0.07    0.00    4.83 ^ la_data_in[49] (in)
     1    0.01                           la_data_in[49] (net)
                  0.07    0.00    4.83 ^ mprj/la_data_in[49] (user_proj_example)
                                  4.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.36    9.19   library hold time
                                  9.19   data required time
-----------------------------------------------------------------------------
                                  9.19   data required time
                                 -4.83   data arrival time
-----------------------------------------------------------------------------
                                 -4.36   slack (VIOLATED)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 ^ input external delay
                  0.07    0.00    5.69 ^ wbs_dat_i[0] (in)
     1    0.02                           wbs_dat_i[0] (net)
                  0.07    0.00    5.69 ^ mprj/wbs_dat_i[0] (user_proj_example)
                                  5.69   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          4.21   10.05   library hold time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -5.69   data arrival time
-----------------------------------------------------------------------------
                                 -4.36   slack (VIOLATED)


Startpoint: la_oenb[53] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.30    4.95 v input external delay
                  0.06    0.00    4.95 v la_oenb[53] (in)
     1    0.00                           la_oenb[53] (net)
                  0.06    0.00    4.95 v mprj/la_oenb[53] (user_proj_example)
                                  4.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.45    9.28   library hold time
                                  9.28   data required time
-----------------------------------------------------------------------------
                                  9.28   data required time
                                 -4.95   data arrival time
-----------------------------------------------------------------------------
                                 -4.33   slack (VIOLATED)


Startpoint: la_data_in[60] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
                  0.07    0.00    4.83 ^ la_data_in[60] (in)
     1    0.01                           la_data_in[60] (net)
                  0.07    0.00    4.83 ^ mprj/la_data_in[60] (user_proj_example)
                                  4.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.33    9.16   library hold time
                                  9.16   data required time
-----------------------------------------------------------------------------
                                  9.16   data required time
                                 -4.83   data arrival time
-----------------------------------------------------------------------------
                                 -4.33   slack (VIOLATED)


Startpoint: la_data_in[57] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
                  0.07    0.00    4.83 ^ la_data_in[57] (in)
     1    0.01                           la_data_in[57] (net)
                  0.07    0.00    4.83 ^ mprj/la_data_in[57] (user_proj_example)
                                  4.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.29    9.13   library hold time
                                  9.13   data required time
-----------------------------------------------------------------------------
                                  9.13   data required time
                                 -4.83   data arrival time
-----------------------------------------------------------------------------
                                 -4.30   slack (VIOLATED)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 ^ input external delay
                  0.07    0.00    5.69 ^ wbs_dat_i[2] (in)
     1    0.02                           wbs_dat_i[2] (net)
                  0.07    0.00    5.69 ^ mprj/wbs_dat_i[2] (user_proj_example)
                                  5.69   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          4.15    9.98   library hold time
                                  9.98   data required time
-----------------------------------------------------------------------------
                                  9.98   data required time
                                 -5.69   data arrival time
-----------------------------------------------------------------------------
                                 -4.29   slack (VIOLATED)


Startpoint: la_data_in[59] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
                  0.07    0.00    4.83 ^ la_data_in[59] (in)
     1    0.01                           la_data_in[59] (net)
                  0.07    0.00    4.83 ^ mprj/la_data_in[59] (user_proj_example)
                                  4.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.28    9.12   library hold time
                                  9.12   data required time
-----------------------------------------------------------------------------
                                  9.12   data required time
                                 -4.83   data arrival time
-----------------------------------------------------------------------------
                                 -4.29   slack (VIOLATED)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 ^ input external delay
                  0.07    0.00    5.69 ^ wbs_dat_i[5] (in)
     1    0.02                           wbs_dat_i[5] (net)
                  0.07    0.00    5.69 ^ mprj/wbs_dat_i[5] (user_proj_example)
                                  5.69   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          4.11    9.95   library hold time
                                  9.95   data required time
-----------------------------------------------------------------------------
                                  9.95   data required time
                                 -5.69   data arrival time
-----------------------------------------------------------------------------
                                 -4.25   slack (VIOLATED)


Startpoint: la_data_in[61] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
                  0.07    0.00    4.83 ^ la_data_in[61] (in)
     1    0.01                           la_data_in[61] (net)
                  0.07    0.00    4.83 ^ mprj/la_data_in[61] (user_proj_example)
                                  4.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.25    9.08   library hold time
                                  9.08   data required time
-----------------------------------------------------------------------------
                                  9.08   data required time
                                 -4.83   data arrival time
-----------------------------------------------------------------------------
                                 -4.25   slack (VIOLATED)


Startpoint: la_data_in[62] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
                  0.07    0.00    4.83 ^ la_data_in[62] (in)
     1    0.01                           la_data_in[62] (net)
                  0.07    0.00    4.83 ^ mprj/la_data_in[62] (user_proj_example)
                                  4.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.25    9.08   library hold time
                                  9.08   data required time
-----------------------------------------------------------------------------
                                  9.08   data required time
                                 -4.83   data arrival time
-----------------------------------------------------------------------------
                                 -4.25   slack (VIOLATED)


Startpoint: la_data_in[63] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
                  0.07    0.00    4.83 ^ la_data_in[63] (in)
     1    0.01                           la_data_in[63] (net)
                  0.07    0.00    4.83 ^ mprj/la_data_in[63] (user_proj_example)
                                  4.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.24    9.07   library hold time
                                  9.07   data required time
-----------------------------------------------------------------------------
                                  9.07   data required time
                                 -4.83   data arrival time
-----------------------------------------------------------------------------
                                 -4.24   slack (VIOLATED)


Startpoint: la_data_in[48] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
                  0.07    0.00    4.83 ^ la_data_in[48] (in)
     1    0.00                           la_data_in[48] (net)
                  0.07    0.00    4.83 ^ mprj/la_data_in[48] (user_proj_example)
                                  4.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.22    9.05   library hold time
                                  9.05   data required time
-----------------------------------------------------------------------------
                                  9.05   data required time
                                 -4.83   data arrival time
-----------------------------------------------------------------------------
                                 -4.22   slack (VIOLATED)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 ^ input external delay
                  0.07    0.00    5.69 ^ wbs_dat_i[15] (in)
     1    0.01                           wbs_dat_i[15] (net)
                  0.07    0.00    5.69 ^ mprj/wbs_dat_i[15] (user_proj_example)
                                  5.69   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          4.08    9.91   library hold time
                                  9.91   data required time
-----------------------------------------------------------------------------
                                  9.91   data required time
                                 -5.69   data arrival time
-----------------------------------------------------------------------------
                                 -4.22   slack (VIOLATED)


Startpoint: la_oenb[54] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.30    4.95 ^ input external delay
                  0.06    0.00    4.95 ^ la_oenb[54] (in)
     1    0.00                           la_oenb[54] (net)
                  0.06    0.00    4.95 ^ mprj/la_oenb[54] (user_proj_example)
                                  4.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.31    9.15   library hold time
                                  9.15   data required time
-----------------------------------------------------------------------------
                                  9.15   data required time
                                 -4.95   data arrival time
-----------------------------------------------------------------------------
                                 -4.20   slack (VIOLATED)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 ^ input external delay
                  0.07    0.00    5.69 ^ wbs_dat_i[14] (in)
     1    0.01                           wbs_dat_i[14] (net)
                  0.07    0.00    5.69 ^ mprj/wbs_dat_i[14] (user_proj_example)
                                  5.69   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          4.03    9.86   library hold time
                                  9.86   data required time
-----------------------------------------------------------------------------
                                  9.86   data required time
                                 -5.69   data arrival time
-----------------------------------------------------------------------------
                                 -4.17   slack (VIOLATED)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 ^ input external delay
                  0.07    0.00    5.69 ^ wbs_dat_i[1] (in)
     1    0.02                           wbs_dat_i[1] (net)
                  0.07    0.00    5.69 ^ mprj/wbs_dat_i[1] (user_proj_example)
                                  5.69   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          4.02    9.85   library hold time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -5.69   data arrival time
-----------------------------------------------------------------------------
                                 -4.16   slack (VIOLATED)


Startpoint: la_data_in[50] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
                  0.07    0.00    4.83 ^ la_data_in[50] (in)
     1    0.00                           la_data_in[50] (net)
                  0.07    0.00    4.83 ^ mprj/la_data_in[50] (user_proj_example)
                                  4.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.15    8.99   library hold time
                                  8.99   data required time
-----------------------------------------------------------------------------
                                  8.99   data required time
                                 -4.83   data arrival time
-----------------------------------------------------------------------------
                                 -4.16   slack (VIOLATED)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 ^ input external delay
                  0.07    0.00    5.69 ^ wbs_dat_i[12] (in)
     1    0.01                           wbs_dat_i[12] (net)
                  0.07    0.00    5.69 ^ mprj/wbs_dat_i[12] (user_proj_example)
                                  5.69   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          4.00    9.84   library hold time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -5.69   data arrival time
-----------------------------------------------------------------------------
                                 -4.14   slack (VIOLATED)


Startpoint: la_oenb[58] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.30    4.95 v input external delay
                  0.06    0.00    4.95 v la_oenb[58] (in)
     1    0.01                           la_oenb[58] (net)
                  0.06    0.00    4.95 v mprj/la_oenb[58] (user_proj_example)
                                  4.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.25    9.09   library hold time
                                  9.09   data required time
-----------------------------------------------------------------------------
                                  9.09   data required time
                                 -4.95   data arrival time
-----------------------------------------------------------------------------
                                 -4.14   slack (VIOLATED)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 ^ input external delay
                  0.07    0.00    5.69 ^ wbs_dat_i[11] (in)
     1    0.01                           wbs_dat_i[11] (net)
                  0.07    0.00    5.69 ^ mprj/wbs_dat_i[11] (user_proj_example)
                                  5.69   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.98    9.81   library hold time
                                  9.81   data required time
-----------------------------------------------------------------------------
                                  9.81   data required time
                                 -5.69   data arrival time
-----------------------------------------------------------------------------
                                 -4.12   slack (VIOLATED)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 ^ input external delay
                  0.07    0.00    5.69 ^ wbs_dat_i[10] (in)
     1    0.01                           wbs_dat_i[10] (net)
                  0.07    0.00    5.69 ^ mprj/wbs_dat_i[10] (user_proj_example)
                                  5.69   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.98    9.81   library hold time
                                  9.81   data required time
-----------------------------------------------------------------------------
                                  9.81   data required time
                                 -5.69   data arrival time
-----------------------------------------------------------------------------
                                 -4.12   slack (VIOLATED)


Startpoint: la_data_in[65] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
                  0.07    0.00    4.83 ^ la_data_in[65] (in)
     1    0.01                           la_data_in[65] (net)
                  0.07    0.00    4.83 ^ mprj/la_data_in[65] (user_proj_example)
                                  4.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.11    8.95   library hold time
                                  8.95   data required time
-----------------------------------------------------------------------------
                                  8.95   data required time
                                 -4.83   data arrival time
-----------------------------------------------------------------------------
                                 -4.12   slack (VIOLATED)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 ^ input external delay
                  0.07    0.00    5.69 ^ wbs_dat_i[13] (in)
     1    0.01                           wbs_dat_i[13] (net)
                  0.07    0.00    5.69 ^ mprj/wbs_dat_i[13] (user_proj_example)
                                  5.69   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.97    9.80   library hold time
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -5.69   data arrival time
-----------------------------------------------------------------------------
                                 -4.11   slack (VIOLATED)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 ^ input external delay
                  0.07    0.00    5.69 ^ wbs_dat_i[9] (in)
     1    0.02                           wbs_dat_i[9] (net)
                  0.07    0.00    5.69 ^ mprj/wbs_dat_i[9] (user_proj_example)
                                  5.69   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.91    9.74   library hold time
                                  9.74   data required time
-----------------------------------------------------------------------------
                                  9.74   data required time
                                 -5.69   data arrival time
-----------------------------------------------------------------------------
                                 -4.05   slack (VIOLATED)


Startpoint: la_data_in[55] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
                  0.07    0.00    4.83 ^ la_data_in[55] (in)
     1    0.01                           la_data_in[55] (net)
                  0.07    0.00    4.83 ^ mprj/la_data_in[55] (user_proj_example)
                                  4.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.02    8.85   library hold time
                                  8.85   data required time
-----------------------------------------------------------------------------
                                  8.85   data required time
                                 -4.83   data arrival time
-----------------------------------------------------------------------------
                                 -4.02   slack (VIOLATED)


Startpoint: la_data_in[51] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
                  0.07    0.00    4.83 ^ la_data_in[51] (in)
     1    0.00                           la_data_in[51] (net)
                  0.07    0.00    4.83 ^ mprj/la_data_in[51] (user_proj_example)
                                  4.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.01    8.84   library hold time
                                  8.84   data required time
-----------------------------------------------------------------------------
                                  8.84   data required time
                                 -4.83   data arrival time
-----------------------------------------------------------------------------
                                 -4.01   slack (VIOLATED)


Startpoint: la_data_in[52] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
                  0.07    0.00    4.83 ^ la_data_in[52] (in)
     1    0.00                           la_data_in[52] (net)
                  0.07    0.00    4.83 ^ mprj/la_data_in[52] (user_proj_example)
                                  4.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.01    8.84   library hold time
                                  8.84   data required time
-----------------------------------------------------------------------------
                                  8.84   data required time
                                 -4.83   data arrival time
-----------------------------------------------------------------------------
                                 -4.01   slack (VIOLATED)


Startpoint: la_data_in[54] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
                  0.07    0.00    4.83 ^ la_data_in[54] (in)
     1    0.01                           la_data_in[54] (net)
                  0.07    0.00    4.83 ^ mprj/la_data_in[54] (user_proj_example)
                                  4.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          2.86    8.69   library hold time
                                  8.69   data required time
-----------------------------------------------------------------------------
                                  8.69   data required time
                                 -4.83   data arrival time
-----------------------------------------------------------------------------
                                 -3.86   slack (VIOLATED)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 ^ input external delay
                  0.07    0.00    5.69 ^ wbs_dat_i[7] (in)
     1    0.02                           wbs_dat_i[7] (net)
                  0.07    0.00    5.69 ^ mprj/wbs_dat_i[7] (user_proj_example)
                                  5.69   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.71    9.54   library hold time
                                  9.54   data required time
-----------------------------------------------------------------------------
                                  9.54   data required time
                                 -5.69   data arrival time
-----------------------------------------------------------------------------
                                 -3.85   slack (VIOLATED)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 ^ input external delay
                  0.07    0.00    5.69 ^ wbs_dat_i[4] (in)
     1    0.02                           wbs_dat_i[4] (net)
                  0.07    0.00    5.69 ^ mprj/wbs_dat_i[4] (user_proj_example)
                                  5.69   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.69    9.52   library hold time
                                  9.52   data required time
-----------------------------------------------------------------------------
                                  9.52   data required time
                                 -5.69   data arrival time
-----------------------------------------------------------------------------
                                 -3.83   slack (VIOLATED)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 ^ input external delay
                  0.07    0.00    5.69 ^ wbs_dat_i[6] (in)
     1    0.02                           wbs_dat_i[6] (net)
                  0.07    0.00    5.69 ^ mprj/wbs_dat_i[6] (user_proj_example)
                                  5.69   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.63    9.46   library hold time
                                  9.46   data required time
-----------------------------------------------------------------------------
                                  9.46   data required time
                                 -5.69   data arrival time
-----------------------------------------------------------------------------
                                 -3.77   slack (VIOLATED)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          1.04    5.69 ^ input external delay
                  0.07    0.00    5.69 ^ wbs_dat_i[3] (in)
     1    0.02                           wbs_dat_i[3] (net)
                  0.07    0.00    5.69 ^ mprj/wbs_dat_i[3] (user_proj_example)
                                  5.69   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          3.60    9.43   library hold time
                                  9.43   data required time
-----------------------------------------------------------------------------
                                  9.43   data required time
                                 -5.69   data arrival time
-----------------------------------------------------------------------------
                                 -3.74   slack (VIOLATED)


Startpoint: la_data_in[58] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
                  0.07    0.00    4.83 ^ la_data_in[58] (in)
     1    0.01                           la_data_in[58] (net)
                  0.07    0.00    4.83 ^ mprj/la_data_in[58] (user_proj_example)
                                  4.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          2.66    8.49   library hold time
                                  8.49   data required time
-----------------------------------------------------------------------------
                                  8.49   data required time
                                 -4.83   data arrival time
-----------------------------------------------------------------------------
                                 -3.66   slack (VIOLATED)


Startpoint: la_data_in[53] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
                  0.07    0.00    4.83 ^ la_data_in[53] (in)
     1    0.00                           la_data_in[53] (net)
                  0.07    0.00    4.83 ^ mprj/la_data_in[53] (user_proj_example)
                                  4.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          2.29    8.12   library hold time
                                  8.12   data required time
-----------------------------------------------------------------------------
                                  8.12   data required time
                                 -4.83   data arrival time
-----------------------------------------------------------------------------
                                 -3.29   slack (VIOLATED)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                         12.50   17.15 ^ input external delay
                  0.00    0.00   17.15 ^ wb_rst_i (in)
     1    0.02                           wb_rst_i (net)
                  0.00    0.00   17.15 ^ mprj/wb_rst_i (user_proj_example)
                                 17.15   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                          0.25    5.83   clock uncertainty
                          0.00    5.83   clock reconvergence pessimism
                          4.37   10.20   library hold time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                -17.15   data arrival time
-----------------------------------------------------------------------------
                                  6.95   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.09    8.26   12.92 v mprj/la_data_out[11] (user_proj_example)
     1    0.20                           la_data_out[11] (net)
                  0.10    0.01   12.93 v la_data_out[11] (out)
                                 12.93   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -12.93   data arrival time
-----------------------------------------------------------------------------
                                  7.11   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.09    8.32   12.98 v mprj/la_data_out[12] (user_proj_example)
     1    0.20                           la_data_out[12] (net)
                  0.10    0.01   12.99 v la_data_out[12] (out)
                                 12.99   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -12.99   data arrival time
-----------------------------------------------------------------------------
                                  7.17   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.09    8.35   13.01 v mprj/la_data_out[4] (user_proj_example)
     1    0.20                           la_data_out[4] (net)
                  0.11    0.01   13.02 v la_data_out[4] (out)
                                 13.02   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -13.02   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.09    8.39   13.05 v mprj/la_data_out[5] (user_proj_example)
     1    0.20                           la_data_out[5] (net)
                  0.11    0.01   13.06 v la_data_out[5] (out)
                                 13.06   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -13.06   data arrival time
-----------------------------------------------------------------------------
                                  7.24   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.10    7.25   11.91 v mprj/wbs_dat_o[15] (user_proj_example)
     1    0.20                           wbs_dat_o[15] (net)
                  0.11    0.02   11.93 v wbs_dat_o[15] (out)
                                 11.93   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -11.93   data arrival time
-----------------------------------------------------------------------------
                                  7.24   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.10    7.25   11.91 v mprj/wbs_dat_o[13] (user_proj_example)
     1    0.20                           wbs_dat_o[13] (net)
                  0.11    0.02   11.93 v wbs_dat_o[13] (out)
                                 11.93   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -11.93   data arrival time
-----------------------------------------------------------------------------
                                  7.24   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.10    7.25   11.91 v mprj/wbs_dat_o[12] (user_proj_example)
     1    0.20                           wbs_dat_o[12] (net)
                  0.11    0.02   11.93 v wbs_dat_o[12] (out)
                                 11.93   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -11.93   data arrival time
-----------------------------------------------------------------------------
                                  7.24   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.10    7.26   11.92 v mprj/wbs_dat_o[14] (user_proj_example)
     1    0.20                           wbs_dat_o[14] (net)
                  0.11    0.02   11.94 v wbs_dat_o[14] (out)
                                 11.94   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -11.94   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.10    7.26   11.92 v mprj/wbs_dat_o[9] (user_proj_example)
     1    0.20                           wbs_dat_o[9] (net)
                  0.11    0.02   11.94 v wbs_dat_o[9] (out)
                                 11.94   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -11.94   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.10    7.26   11.93 v mprj/wbs_dat_o[11] (user_proj_example)
     1    0.20                           wbs_dat_o[11] (net)
                  0.11    0.02   11.95 v wbs_dat_o[11] (out)
                                 11.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -11.95   data arrival time
-----------------------------------------------------------------------------
                                  7.26   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.10    7.27   11.93 v mprj/wbs_dat_o[8] (user_proj_example)
     1    0.20                           wbs_dat_o[8] (net)
                  0.11    0.02   11.95 v wbs_dat_o[8] (out)
                                 11.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -11.95   data arrival time
-----------------------------------------------------------------------------
                                  7.26   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.10    7.27   11.94 v mprj/wbs_dat_o[10] (user_proj_example)
     1    0.20                           wbs_dat_o[10] (net)
                  0.11    0.02   11.96 v wbs_dat_o[10] (out)
                                 11.96   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -11.96   data arrival time
-----------------------------------------------------------------------------
                                  7.27   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.10    7.28   11.94 v mprj/wbs_dat_o[7] (user_proj_example)
     1    0.20                           wbs_dat_o[7] (net)
                  0.11    0.02   11.96 v wbs_dat_o[7] (out)
                                 11.96   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -11.96   data arrival time
-----------------------------------------------------------------------------
                                  7.27   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.10    7.29   11.95 v mprj/wbs_dat_o[6] (user_proj_example)
     1    0.20                           wbs_dat_o[6] (net)
                  0.11    0.02   11.98 v wbs_dat_o[6] (out)
                                 11.98   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -11.98   data arrival time
-----------------------------------------------------------------------------
                                  7.29   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.10    7.33   11.99 v mprj/wbs_dat_o[3] (user_proj_example)
     1    0.20                           wbs_dat_o[3] (net)
                  0.11    0.02   12.01 v wbs_dat_o[3] (out)
                                 12.01   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                  7.32   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.10    7.33   12.00 v mprj/wbs_dat_o[5] (user_proj_example)
     1    0.20                           wbs_dat_o[5] (net)
                  0.11    0.02   12.02 v wbs_dat_o[5] (out)
                                 12.02   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -12.02   data arrival time
-----------------------------------------------------------------------------
                                  7.33   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.10    7.35   12.01 v mprj/wbs_dat_o[2] (user_proj_example)
     1    0.20                           wbs_dat_o[2] (net)
                  0.11    0.02   12.03 v wbs_dat_o[2] (out)
                                 12.03   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -12.03   data arrival time
-----------------------------------------------------------------------------
                                  7.34   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.10    7.36   12.02 v mprj/wbs_dat_o[1] (user_proj_example)
     1    0.20                           wbs_dat_o[1] (net)
                  0.11    0.02   12.05 v wbs_dat_o[1] (out)
                                 12.05   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -12.05   data arrival time
-----------------------------------------------------------------------------
                                  7.36   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.09    7.37   12.03 v mprj/wbs_dat_o[0] (user_proj_example)
     1    0.20                           wbs_dat_o[0] (net)
                  0.11    0.02   12.05 v wbs_dat_o[0] (out)
                                 12.05   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -12.05   data arrival time
-----------------------------------------------------------------------------
                                  7.36   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.10    7.37   12.03 v mprj/wbs_dat_o[4] (user_proj_example)
     1    0.20                           wbs_dat_o[4] (net)
                  0.11    0.02   12.06 v wbs_dat_o[4] (out)
                                 12.06   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.13    4.69   output external delay
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -12.06   data arrival time
-----------------------------------------------------------------------------
                                  7.37   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.09    8.55   13.21 v mprj/la_data_out[9] (user_proj_example)
     1    0.20                           la_data_out[9] (net)
                  0.10    0.01   13.22 v la_data_out[9] (out)
                                 13.22   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -13.22   data arrival time
-----------------------------------------------------------------------------
                                  7.40   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.09    8.56   13.22 v mprj/la_data_out[8] (user_proj_example)
     1    0.20                           la_data_out[8] (net)
                  0.10    0.01   13.23 v la_data_out[8] (out)
                                 13.23   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -13.23   data arrival time
-----------------------------------------------------------------------------
                                  7.41   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.09    8.56   13.23 v mprj/la_data_out[7] (user_proj_example)
     1    0.20                           la_data_out[7] (net)
                  0.10    0.01   13.23 v la_data_out[7] (out)
                                 13.23   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -13.23   data arrival time
-----------------------------------------------------------------------------
                                  7.41   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.09    8.57   13.23 v mprj/la_data_out[14] (user_proj_example)
     1    0.20                           la_data_out[14] (net)
                  0.10    0.01   13.24 v la_data_out[14] (out)
                                 13.24   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -13.24   data arrival time
-----------------------------------------------------------------------------
                                  7.42   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.09    8.59   13.25 v mprj/la_data_out[15] (user_proj_example)
     1    0.20                           la_data_out[15] (net)
                  0.10    0.01   13.26 v la_data_out[15] (out)
                                 13.26   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -13.26   data arrival time
-----------------------------------------------------------------------------
                                  7.44   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.09    8.59   13.26 v mprj/la_data_out[13] (user_proj_example)
     1    0.20                           la_data_out[13] (net)
                  0.10    0.01   13.26 v la_data_out[13] (out)
                                 13.26   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -13.26   data arrival time
-----------------------------------------------------------------------------
                                  7.44   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.09    8.62   13.28 v mprj/la_data_out[10] (user_proj_example)
     1    0.20                           la_data_out[10] (net)
                  0.10    0.01   13.29 v la_data_out[10] (out)
                                 13.29   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -13.29   data arrival time
-----------------------------------------------------------------------------
                                  7.47   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.09    8.65   13.31 v mprj/la_data_out[6] (user_proj_example)
     1    0.20                           la_data_out[6] (net)
                  0.10    0.01   13.32 v la_data_out[6] (out)
                                 13.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -13.32   data arrival time
-----------------------------------------------------------------------------
                                  7.50   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.09    8.71   13.38 v mprj/la_data_out[3] (user_proj_example)
     1    0.20                           la_data_out[3] (net)
                  0.11    0.01   13.38 v la_data_out[3] (out)
                                 13.38   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -13.38   data arrival time
-----------------------------------------------------------------------------
                                  7.56   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.09    8.72   13.38 v mprj/la_data_out[1] (user_proj_example)
     1    0.20                           la_data_out[1] (net)
                  0.11    0.01   13.39 v la_data_out[1] (out)
                                 13.39   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -13.39   data arrival time
-----------------------------------------------------------------------------
                                  7.57   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.10    8.73   13.39 v mprj/la_data_out[0] (user_proj_example)
     1    0.20                           la_data_out[0] (net)
                  0.11    0.01   13.40 v la_data_out[0] (out)
                                 13.40   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -13.40   data arrival time
-----------------------------------------------------------------------------
                                  7.58   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.09    8.80   13.46 v mprj/la_data_out[2] (user_proj_example)
     1    0.20                           la_data_out[2] (net)
                  0.11    0.01   13.47 v la_data_out[2] (out)
                                 13.47   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                          0.00    5.82   output external delay
                                  5.82   data required time
-----------------------------------------------------------------------------
                                  5.82   data required time
                                -13.47   data arrival time
-----------------------------------------------------------------------------
                                  7.65   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    4.66 ^ mprj/wb_clk_i (user_proj_example)
                  0.10    7.71   12.37 v mprj/wbs_ack_o (user_proj_example)
     1    0.20                           wbs_ack_o (net)
                  0.11    0.02   12.40 v wbs_ack_o (out)
                                 12.40   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          0.25    5.82   clock uncertainty
                          0.00    5.82   clock reconvergence pessimism
                         -1.37    4.45   output external delay
                                  4.45   data required time
-----------------------------------------------------------------------------
                                  4.45   data required time
                                -12.40   data arrival time
-----------------------------------------------------------------------------
                                  7.95   slack (MET)



min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    8.30   13.89 ^ mprj/wbs_dat_o[4] (user_proj_example)
     1    0.20                           wbs_dat_o[4] (net)
                  0.21    0.02   13.91 ^ wbs_dat_o[4] (out)
                                 13.91   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -3.62   25.78   output external delay
                                 25.78   data required time
-----------------------------------------------------------------------------
                                 25.78   data required time
                                -13.91   data arrival time
-----------------------------------------------------------------------------
                                 11.87   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    8.29   13.87 ^ mprj/wbs_dat_o[0] (user_proj_example)
     1    0.20                           wbs_dat_o[0] (net)
                  0.21    0.02   13.89 ^ wbs_dat_o[0] (out)
                                 13.89   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -3.62   25.78   output external delay
                                 25.78   data required time
-----------------------------------------------------------------------------
                                 25.78   data required time
                                -13.89   data arrival time
-----------------------------------------------------------------------------
                                 11.89   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    8.28   13.86 ^ mprj/wbs_dat_o[1] (user_proj_example)
     1    0.20                           wbs_dat_o[1] (net)
                  0.21    0.02   13.88 ^ wbs_dat_o[1] (out)
                                 13.88   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -3.62   25.78   output external delay
                                 25.78   data required time
-----------------------------------------------------------------------------
                                 25.78   data required time
                                -13.88   data arrival time
-----------------------------------------------------------------------------
                                 11.90   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    8.27   13.85 ^ mprj/wbs_dat_o[2] (user_proj_example)
     1    0.20                           wbs_dat_o[2] (net)
                  0.21    0.02   13.87 ^ wbs_dat_o[2] (out)
                                 13.87   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -3.62   25.78   output external delay
                                 25.78   data required time
-----------------------------------------------------------------------------
                                 25.78   data required time
                                -13.87   data arrival time
-----------------------------------------------------------------------------
                                 11.91   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    8.25   13.83 ^ mprj/wbs_dat_o[5] (user_proj_example)
     1    0.20                           wbs_dat_o[5] (net)
                  0.21    0.02   13.85 ^ wbs_dat_o[5] (out)
                                 13.85   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -3.62   25.78   output external delay
                                 25.78   data required time
-----------------------------------------------------------------------------
                                 25.78   data required time
                                -13.85   data arrival time
-----------------------------------------------------------------------------
                                 11.93   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    8.24   13.82 ^ mprj/wbs_dat_o[3] (user_proj_example)
     1    0.20                           wbs_dat_o[3] (net)
                  0.21    0.02   13.84 ^ wbs_dat_o[3] (out)
                                 13.84   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -3.62   25.78   output external delay
                                 25.78   data required time
-----------------------------------------------------------------------------
                                 25.78   data required time
                                -13.84   data arrival time
-----------------------------------------------------------------------------
                                 11.94   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    8.18   13.76 ^ mprj/wbs_dat_o[6] (user_proj_example)
     1    0.20                           wbs_dat_o[6] (net)
                  0.21    0.02   13.78 ^ wbs_dat_o[6] (out)
                                 13.78   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -3.62   25.78   output external delay
                                 25.78   data required time
-----------------------------------------------------------------------------
                                 25.78   data required time
                                -13.78   data arrival time
-----------------------------------------------------------------------------
                                 12.00   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    8.16   13.74 ^ mprj/wbs_dat_o[7] (user_proj_example)
     1    0.20                           wbs_dat_o[7] (net)
                  0.21    0.02   13.76 ^ wbs_dat_o[7] (out)
                                 13.76   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -3.62   25.78   output external delay
                                 25.78   data required time
-----------------------------------------------------------------------------
                                 25.78   data required time
                                -13.76   data arrival time
-----------------------------------------------------------------------------
                                 12.02   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    8.15   13.73 ^ mprj/wbs_dat_o[8] (user_proj_example)
     1    0.20                           wbs_dat_o[8] (net)
                  0.21    0.02   13.75 ^ wbs_dat_o[8] (out)
                                 13.75   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -3.62   25.78   output external delay
                                 25.78   data required time
-----------------------------------------------------------------------------
                                 25.78   data required time
                                -13.75   data arrival time
-----------------------------------------------------------------------------
                                 12.03   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    8.15   13.73 ^ mprj/wbs_dat_o[10] (user_proj_example)
     1    0.20                           wbs_dat_o[10] (net)
                  0.21    0.02   13.75 ^ wbs_dat_o[10] (out)
                                 13.75   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -3.62   25.78   output external delay
                                 25.78   data required time
-----------------------------------------------------------------------------
                                 25.78   data required time
                                -13.75   data arrival time
-----------------------------------------------------------------------------
                                 12.03   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    8.13   13.71 ^ mprj/wbs_dat_o[9] (user_proj_example)
     1    0.20                           wbs_dat_o[9] (net)
                  0.22    0.02   13.73 ^ wbs_dat_o[9] (out)
                                 13.73   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -3.62   25.78   output external delay
                                 25.78   data required time
-----------------------------------------------------------------------------
                                 25.78   data required time
                                -13.73   data arrival time
-----------------------------------------------------------------------------
                                 12.05   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    8.13   13.71 ^ mprj/wbs_dat_o[11] (user_proj_example)
     1    0.20                           wbs_dat_o[11] (net)
                  0.21    0.02   13.73 ^ wbs_dat_o[11] (out)
                                 13.73   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -3.62   25.78   output external delay
                                 25.78   data required time
-----------------------------------------------------------------------------
                                 25.78   data required time
                                -13.73   data arrival time
-----------------------------------------------------------------------------
                                 12.05   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    8.12   13.70 ^ mprj/wbs_dat_o[14] (user_proj_example)
     1    0.20                           wbs_dat_o[14] (net)
                  0.21    0.02   13.72 ^ wbs_dat_o[14] (out)
                                 13.72   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -3.62   25.78   output external delay
                                 25.78   data required time
-----------------------------------------------------------------------------
                                 25.78   data required time
                                -13.72   data arrival time
-----------------------------------------------------------------------------
                                 12.06   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    8.11   13.70 ^ mprj/wbs_dat_o[12] (user_proj_example)
     1    0.20                           wbs_dat_o[12] (net)
                  0.21    0.02   13.71 ^ wbs_dat_o[12] (out)
                                 13.71   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -3.62   25.78   output external delay
                                 25.78   data required time
-----------------------------------------------------------------------------
                                 25.78   data required time
                                -13.71   data arrival time
-----------------------------------------------------------------------------
                                 12.07   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    8.11   13.70 ^ mprj/wbs_dat_o[13] (user_proj_example)
     1    0.20                           wbs_dat_o[13] (net)
                  0.22    0.02   13.71 ^ wbs_dat_o[13] (out)
                                 13.71   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -3.62   25.78   output external delay
                                 25.78   data required time
-----------------------------------------------------------------------------
                                 25.78   data required time
                                -13.71   data arrival time
-----------------------------------------------------------------------------
                                 12.07   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    8.11   13.70 ^ mprj/wbs_dat_o[15] (user_proj_example)
     1    0.20                           wbs_dat_o[15] (net)
                  0.21    0.02   13.71 ^ wbs_dat_o[15] (out)
                                 13.71   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -3.62   25.78   output external delay
                                 25.78   data required time
-----------------------------------------------------------------------------
                                 25.78   data required time
                                -13.71   data arrival time
-----------------------------------------------------------------------------
                                 12.07   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21   10.25   15.83 ^ mprj/la_data_out[2] (user_proj_example)
     1    0.20                           la_data_out[2] (net)
                  0.21    0.01   15.84 ^ la_data_out[2] (out)
                                 15.84   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -1.00   28.40   output external delay
                                 28.40   data required time
-----------------------------------------------------------------------------
                                 28.40   data required time
                                -15.84   data arrival time
-----------------------------------------------------------------------------
                                 12.56   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21   10.14   15.72 ^ mprj/la_data_out[0] (user_proj_example)
     1    0.20                           la_data_out[0] (net)
                  0.21    0.01   15.73 ^ la_data_out[0] (out)
                                 15.73   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -1.00   28.40   output external delay
                                 28.40   data required time
-----------------------------------------------------------------------------
                                 28.40   data required time
                                -15.73   data arrival time
-----------------------------------------------------------------------------
                                 12.67   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21   10.12   15.70 ^ mprj/la_data_out[1] (user_proj_example)
     1    0.20                           la_data_out[1] (net)
                  0.21    0.01   15.72 ^ la_data_out[1] (out)
                                 15.72   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -1.00   28.40   output external delay
                                 28.40   data required time
-----------------------------------------------------------------------------
                                 28.40   data required time
                                -15.72   data arrival time
-----------------------------------------------------------------------------
                                 12.68   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21   10.11   15.69 ^ mprj/la_data_out[3] (user_proj_example)
     1    0.20                           la_data_out[3] (net)
                  0.21    0.01   15.71 ^ la_data_out[3] (out)
                                 15.71   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -1.00   28.40   output external delay
                                 28.40   data required time
-----------------------------------------------------------------------------
                                 28.40   data required time
                                -15.71   data arrival time
-----------------------------------------------------------------------------
                                 12.69   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
                  0.00    0.00   18.07 v wb_rst_i (in)
     1    0.02                           wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/wb_rst_i (user_proj_example)
                                 18.07   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.42   30.83   library setup time
                                 30.83   data required time
-----------------------------------------------------------------------------
                                 30.83   data required time
                                -18.07   data arrival time
-----------------------------------------------------------------------------
                                 12.76   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    9.99   15.57 ^ mprj/la_data_out[6] (user_proj_example)
     1    0.20                           la_data_out[6] (net)
                  0.21    0.01   15.58 ^ la_data_out[6] (out)
                                 15.58   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -1.00   28.40   output external delay
                                 28.40   data required time
-----------------------------------------------------------------------------
                                 28.40   data required time
                                -15.58   data arrival time
-----------------------------------------------------------------------------
                                 12.82   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    9.91   15.50 ^ mprj/la_data_out[13] (user_proj_example)
     1    0.20                           la_data_out[13] (net)
                  0.21    0.01   15.51 ^ la_data_out[13] (out)
                                 15.51   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -1.00   28.40   output external delay
                                 28.40   data required time
-----------------------------------------------------------------------------
                                 28.40   data required time
                                -15.51   data arrival time
-----------------------------------------------------------------------------
                                 12.89   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    9.90   15.48 ^ mprj/la_data_out[14] (user_proj_example)
     1    0.20                           la_data_out[14] (net)
                  0.21    0.01   15.49 ^ la_data_out[14] (out)
                                 15.49   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -1.00   28.40   output external delay
                                 28.40   data required time
-----------------------------------------------------------------------------
                                 28.40   data required time
                                -15.49   data arrival time
-----------------------------------------------------------------------------
                                 12.91   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    9.89   15.47 ^ mprj/la_data_out[10] (user_proj_example)
     1    0.20                           la_data_out[10] (net)
                  0.21    0.01   15.48 ^ la_data_out[10] (out)
                                 15.48   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -1.00   28.40   output external delay
                                 28.40   data required time
-----------------------------------------------------------------------------
                                 28.40   data required time
                                -15.48   data arrival time
-----------------------------------------------------------------------------
                                 12.92   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    9.88   15.46 ^ mprj/la_data_out[15] (user_proj_example)
     1    0.20                           la_data_out[15] (net)
                  0.21    0.01   15.47 ^ la_data_out[15] (out)
                                 15.47   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -1.00   28.40   output external delay
                                 28.40   data required time
-----------------------------------------------------------------------------
                                 28.40   data required time
                                -15.47   data arrival time
-----------------------------------------------------------------------------
                                 12.93   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    9.87   15.45 ^ mprj/la_data_out[7] (user_proj_example)
     1    0.20                           la_data_out[7] (net)
                  0.21    0.01   15.46 ^ la_data_out[7] (out)
                                 15.46   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -1.00   28.40   output external delay
                                 28.40   data required time
-----------------------------------------------------------------------------
                                 28.40   data required time
                                -15.46   data arrival time
-----------------------------------------------------------------------------
                                 12.94   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    9.82   15.40 ^ mprj/la_data_out[8] (user_proj_example)
     1    0.20                           la_data_out[8] (net)
                  0.21    0.01   15.41 ^ la_data_out[8] (out)
                                 15.41   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -1.00   28.40   output external delay
                                 28.40   data required time
-----------------------------------------------------------------------------
                                 28.40   data required time
                                -15.41   data arrival time
-----------------------------------------------------------------------------
                                 12.99   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    9.78   15.37 ^ mprj/la_data_out[9] (user_proj_example)
     1    0.20                           la_data_out[9] (net)
                  0.21    0.01   15.38 ^ la_data_out[9] (out)
                                 15.38   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -1.00   28.40   output external delay
                                 28.40   data required time
-----------------------------------------------------------------------------
                                 28.40   data required time
                                -15.38   data arrival time
-----------------------------------------------------------------------------
                                 13.02   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    9.54   15.13 ^ mprj/la_data_out[5] (user_proj_example)
     1    0.20                           la_data_out[5] (net)
                  0.21    0.01   15.14 ^ la_data_out[5] (out)
                                 15.14   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -1.00   28.40   output external delay
                                 28.40   data required time
-----------------------------------------------------------------------------
                                 28.40   data required time
                                -15.14   data arrival time
-----------------------------------------------------------------------------
                                 13.26   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    9.46   15.05 ^ mprj/la_data_out[4] (user_proj_example)
     1    0.20                           la_data_out[4] (net)
                  0.21    0.01   15.06 ^ la_data_out[4] (out)
                                 15.06   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -1.00   28.40   output external delay
                                 28.40   data required time
-----------------------------------------------------------------------------
                                 28.40   data required time
                                -15.06   data arrival time
-----------------------------------------------------------------------------
                                 13.34   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    9.39   14.98 ^ mprj/la_data_out[12] (user_proj_example)
     1    0.20                           la_data_out[12] (net)
                  0.21    0.01   14.99 ^ la_data_out[12] (out)
                                 14.99   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -1.00   28.40   output external delay
                                 28.40   data required time
-----------------------------------------------------------------------------
                                 28.40   data required time
                                -14.99   data arrival time
-----------------------------------------------------------------------------
                                 13.41   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    9.29   14.87 ^ mprj/la_data_out[11] (user_proj_example)
     1    0.20                           la_data_out[11] (net)
                  0.21    0.01   14.88 ^ la_data_out[11] (out)
                                 14.88   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -1.00   28.40   output external delay
                                 28.40   data required time
-----------------------------------------------------------------------------
                                 28.40   data required time
                                -14.88   data arrival time
-----------------------------------------------------------------------------
                                 13.52   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          4.61   10.18 v input external delay
                  0.84    0.00   10.18 v wbs_dat_i[3] (in)
     1    0.02                           wbs_dat_i[3] (net)
                  0.84    0.00   10.18 v mprj/wbs_dat_i[3] (user_proj_example)
                                 10.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          2.17   31.58   library setup time
                                 31.58   data required time
-----------------------------------------------------------------------------
                                 31.58   data required time
                                -10.18   data arrival time
-----------------------------------------------------------------------------
                                 21.40   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          4.61   10.18 v input external delay
                  0.84    0.00   10.18 v wbs_dat_i[7] (in)
     1    0.02                           wbs_dat_i[7] (net)
                  0.84    0.00   10.18 v mprj/wbs_dat_i[7] (user_proj_example)
                                 10.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          2.26   31.67   library setup time
                                 31.67   data required time
-----------------------------------------------------------------------------
                                 31.67   data required time
                                -10.18   data arrival time
-----------------------------------------------------------------------------
                                 21.49   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          4.61   10.18 v input external delay
                  0.84    0.00   10.18 v wbs_dat_i[6] (in)
     1    0.02                           wbs_dat_i[6] (net)
                  0.84    0.00   10.18 v mprj/wbs_dat_i[6] (user_proj_example)
                                 10.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          2.29   31.71   library setup time
                                 31.71   data required time
-----------------------------------------------------------------------------
                                 31.71   data required time
                                -10.18   data arrival time
-----------------------------------------------------------------------------
                                 21.52   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          4.61   10.18 v input external delay
                  0.84    0.00   10.18 v wbs_dat_i[4] (in)
     1    0.02                           wbs_dat_i[4] (net)
                  0.84    0.00   10.18 v mprj/wbs_dat_i[4] (user_proj_example)
                                 10.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          2.34   31.76   library setup time
                                 31.76   data required time
-----------------------------------------------------------------------------
                                 31.76   data required time
                                -10.18   data arrival time
-----------------------------------------------------------------------------
                                 21.57   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          4.61   10.18 v input external delay
                  0.84    0.00   10.18 v wbs_dat_i[10] (in)
     1    0.01                           wbs_dat_i[10] (net)
                  0.84    0.00   10.18 v mprj/wbs_dat_i[10] (user_proj_example)
                                 10.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          2.56   31.97   library setup time
                                 31.97   data required time
-----------------------------------------------------------------------------
                                 31.97   data required time
                                -10.18   data arrival time
-----------------------------------------------------------------------------
                                 21.79   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          4.61   10.18 v input external delay
                  0.84    0.00   10.18 v wbs_dat_i[13] (in)
     1    0.01                           wbs_dat_i[13] (net)
                  0.84    0.00   10.18 v mprj/wbs_dat_i[13] (user_proj_example)
                                 10.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          2.56   31.97   library setup time
                                 31.97   data required time
-----------------------------------------------------------------------------
                                 31.97   data required time
                                -10.18   data arrival time
-----------------------------------------------------------------------------
                                 21.79   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          4.61   10.18 v input external delay
                  0.84    0.00   10.18 v wbs_dat_i[11] (in)
     1    0.01                           wbs_dat_i[11] (net)
                  0.84    0.00   10.18 v mprj/wbs_dat_i[11] (user_proj_example)
                                 10.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          2.57   31.98   library setup time
                                 31.98   data required time
-----------------------------------------------------------------------------
                                 31.98   data required time
                                -10.18   data arrival time
-----------------------------------------------------------------------------
                                 21.80   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          4.61   10.18 v input external delay
                  0.84    0.00   10.18 v wbs_dat_i[1] (in)
     1    0.02                           wbs_dat_i[1] (net)
                  0.84    0.00   10.18 v mprj/wbs_dat_i[1] (user_proj_example)
                                 10.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          2.57   31.98   library setup time
                                 31.98   data required time
-----------------------------------------------------------------------------
                                 31.98   data required time
                                -10.18   data arrival time
-----------------------------------------------------------------------------
                                 21.80   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          4.61   10.18 v input external delay
                  0.84    0.00   10.18 v wbs_dat_i[15] (in)
     1    0.01                           wbs_dat_i[15] (net)
                  0.84    0.00   10.18 v mprj/wbs_dat_i[15] (user_proj_example)
                                 10.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          2.58   31.99   library setup time
                                 31.99   data required time
-----------------------------------------------------------------------------
                                 31.99   data required time
                                -10.18   data arrival time
-----------------------------------------------------------------------------
                                 21.81   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          4.61   10.18 v input external delay
                  0.84    0.00   10.18 v wbs_dat_i[9] (in)
     1    0.02                           wbs_dat_i[9] (net)
                  0.84    0.00   10.18 v mprj/wbs_dat_i[9] (user_proj_example)
                                 10.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          2.59   32.00   library setup time
                                 32.00   data required time
-----------------------------------------------------------------------------
                                 32.00   data required time
                                -10.18   data arrival time
-----------------------------------------------------------------------------
                                 21.82   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          4.61   10.18 v input external delay
                  0.84    0.00   10.18 v wbs_dat_i[12] (in)
     1    0.01                           wbs_dat_i[12] (net)
                  0.84    0.00   10.18 v mprj/wbs_dat_i[12] (user_proj_example)
                                 10.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          2.61   32.02   library setup time
                                 32.02   data required time
-----------------------------------------------------------------------------
                                 32.02   data required time
                                -10.18   data arrival time
-----------------------------------------------------------------------------
                                 21.84   slack (MET)


Startpoint: la_data_in[65] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.87    7.44 v input external delay
                  0.86    0.00    7.44 v la_data_in[65] (in)
     1    0.01                           la_data_in[65] (net)
                  0.86    0.00    7.44 v mprj/la_data_in[65] (user_proj_example)
                                  7.44   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                         -0.11   29.30   library setup time
                                 29.30   data required time
-----------------------------------------------------------------------------
                                 29.30   data required time
                                 -7.44   data arrival time
-----------------------------------------------------------------------------
                                 21.86   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          4.61   10.18 v input external delay
                  0.84    0.00   10.18 v wbs_dat_i[14] (in)
     1    0.01                           wbs_dat_i[14] (net)
                  0.84    0.00   10.18 v mprj/wbs_dat_i[14] (user_proj_example)
                                 10.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          2.66   32.07   library setup time
                                 32.07   data required time
-----------------------------------------------------------------------------
                                 32.07   data required time
                                -10.18   data arrival time
-----------------------------------------------------------------------------
                                 21.89   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          4.61   10.18 v input external delay
                  0.84    0.00   10.18 v wbs_dat_i[5] (in)
     1    0.02                           wbs_dat_i[5] (net)
                  0.84    0.00   10.18 v mprj/wbs_dat_i[5] (user_proj_example)
                                 10.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          2.69   32.10   library setup time
                                 32.10   data required time
-----------------------------------------------------------------------------
                                 32.10   data required time
                                -10.18   data arrival time
-----------------------------------------------------------------------------
                                 21.92   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          4.61   10.18 v input external delay
                  0.84    0.00   10.18 v wbs_dat_i[2] (in)
     1    0.02                           wbs_dat_i[2] (net)
                  0.84    0.00   10.18 v mprj/wbs_dat_i[2] (user_proj_example)
                                 10.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          2.76   32.17   library setup time
                                 32.17   data required time
-----------------------------------------------------------------------------
                                 32.17   data required time
                                -10.18   data arrival time
-----------------------------------------------------------------------------
                                 21.99   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          4.61   10.18 v input external delay
                  0.84    0.00   10.18 v wbs_dat_i[0] (in)
     1    0.02                           wbs_dat_i[0] (net)
                  0.84    0.00   10.18 v mprj/wbs_dat_i[0] (user_proj_example)
                                 10.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          2.89   32.30   library setup time
                                 32.30   data required time
-----------------------------------------------------------------------------
                                 32.30   data required time
                                -10.18   data arrival time
-----------------------------------------------------------------------------
                                 22.12   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          3.74    9.31 v input external delay
                  0.14    0.00    9.31 v wbs_we_i (in)
     1    0.02                           wbs_we_i (net)
                  0.14    0.00    9.31 v mprj/wbs_we_i (user_proj_example)
                                  9.31   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          2.27   31.69   library setup time
                                 31.69   data required time
-----------------------------------------------------------------------------
                                 31.69   data required time
                                 -9.31   data arrival time
-----------------------------------------------------------------------------
                                 22.37   slack (MET)


Startpoint: la_oenb[65] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
                  0.97    0.00    7.46 v la_oenb[65] (in)
     1    0.01                           la_oenb[65] (net)
                  0.97    0.00    7.46 v mprj/la_oenb[65] (user_proj_example)
                                  7.46   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          0.49   29.90   library setup time
                                 29.90   data required time
-----------------------------------------------------------------------------
                                 29.90   data required time
                                 -7.46   data arrival time
-----------------------------------------------------------------------------
                                 22.44   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          4.61   10.18 v input external delay
                  0.84    0.00   10.18 v wbs_dat_i[8] (in)
     1    0.02                           wbs_dat_i[8] (net)
                  0.84    0.00   10.18 v mprj/wbs_dat_i[8] (user_proj_example)
                                 10.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          3.32   32.73   library setup time
                                 32.73   data required time
-----------------------------------------------------------------------------
                                 32.73   data required time
                                -10.18   data arrival time
-----------------------------------------------------------------------------
                                 22.55   slack (MET)


Startpoint: la_oenb[53] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
                  0.97    0.00    7.46 v la_oenb[53] (in)
     1    0.00                           la_oenb[53] (net)
                  0.97    0.00    7.46 v mprj/la_oenb[53] (user_proj_example)
                                  7.46   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          0.62   30.03   library setup time
                                 30.03   data required time
-----------------------------------------------------------------------------
                                 30.03   data required time
                                 -7.46   data arrival time
-----------------------------------------------------------------------------
                                 22.57   slack (MET)


Startpoint: la_oenb[58] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
                  0.97    0.00    7.46 v la_oenb[58] (in)
     1    0.01                           la_oenb[58] (net)
                  0.97    0.00    7.46 v mprj/la_oenb[58] (user_proj_example)
                                  7.46   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          0.81   30.22   library setup time
                                 30.22   data required time
-----------------------------------------------------------------------------
                                 30.22   data required time
                                 -7.46   data arrival time
-----------------------------------------------------------------------------
                                 22.76   slack (MET)


Startpoint: la_oenb[54] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
                  0.97    0.00    7.46 v la_oenb[54] (in)
     1    0.00                           la_oenb[54] (net)
                  0.97    0.00    7.46 v mprj/la_oenb[54] (user_proj_example)
                                  7.46   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          0.86   30.28   library setup time
                                 30.28   data required time
-----------------------------------------------------------------------------
                                 30.28   data required time
                                 -7.46   data arrival time
-----------------------------------------------------------------------------
                                 22.82   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          3.17    8.74 v input external delay
                  0.18    0.00    8.74 v wbs_sel_i[0] (in)
     1    0.02                           wbs_sel_i[0] (net)
                  0.18    0.00    8.74 v mprj/wbs_sel_i[0] (user_proj_example)
                                  8.74   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          2.23   31.64   library setup time
                                 31.64   data required time
-----------------------------------------------------------------------------
                                 31.64   data required time
                                 -8.74   data arrival time
-----------------------------------------------------------------------------
                                 22.90   slack (MET)


Startpoint: la_data_in[53] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.87    7.44 v input external delay
                  0.86    0.00    7.44 v la_data_in[53] (in)
     1    0.00                           la_data_in[53] (net)
                  0.86    0.00    7.44 v mprj/la_data_in[53] (user_proj_example)
                                  7.44   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          0.93   30.34   library setup time
                                 30.34   data required time
-----------------------------------------------------------------------------
                                 30.34   data required time
                                 -7.44   data arrival time
-----------------------------------------------------------------------------
                                 22.90   slack (MET)


Startpoint: la_oenb[51] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 ^ input external delay
                  0.97    0.00    7.46 ^ la_oenb[51] (in)
     1    0.01                           la_oenb[51] (net)
                  0.97    0.00    7.46 ^ mprj/la_oenb[51] (user_proj_example)
                                  7.46   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.07   30.48   library setup time
                                 30.48   data required time
-----------------------------------------------------------------------------
                                 30.48   data required time
                                 -7.46   data arrival time
-----------------------------------------------------------------------------
                                 23.02   slack (MET)


Startpoint: la_oenb[52] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 ^ input external delay
                  0.97    0.00    7.46 ^ la_oenb[52] (in)
     1    0.00                           la_oenb[52] (net)
                  0.97    0.00    7.46 ^ mprj/la_oenb[52] (user_proj_example)
                                  7.46   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.11   30.53   library setup time
                                 30.53   data required time
-----------------------------------------------------------------------------
                                 30.53   data required time
                                 -7.46   data arrival time
-----------------------------------------------------------------------------
                                 23.07   slack (MET)


Startpoint: la_oenb[60] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
                  0.97    0.00    7.46 v la_oenb[60] (in)
     1    0.01                           la_oenb[60] (net)
                  0.97    0.00    7.46 v mprj/la_oenb[60] (user_proj_example)
                                  7.46   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.12   30.53   library setup time
                                 30.53   data required time
-----------------------------------------------------------------------------
                                 30.53   data required time
                                 -7.46   data arrival time
-----------------------------------------------------------------------------
                                 23.07   slack (MET)


Startpoint: la_oenb[61] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
                  0.97    0.00    7.46 v la_oenb[61] (in)
     1    0.01                           la_oenb[61] (net)
                  0.97    0.00    7.46 v mprj/la_oenb[61] (user_proj_example)
                                  7.46   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.13   30.54   library setup time
                                 30.54   data required time
-----------------------------------------------------------------------------
                                 30.54   data required time
                                 -7.46   data arrival time
-----------------------------------------------------------------------------
                                 23.08   slack (MET)


Startpoint: la_oenb[55] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 ^ input external delay
                  0.97    0.00    7.46 ^ la_oenb[55] (in)
     1    0.01                           la_oenb[55] (net)
                  0.97    0.00    7.46 ^ mprj/la_oenb[55] (user_proj_example)
                                  7.46   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.13   30.54   library setup time
                                 30.54   data required time
-----------------------------------------------------------------------------
                                 30.54   data required time
                                 -7.46   data arrival time
-----------------------------------------------------------------------------
                                 23.08   slack (MET)


Startpoint: la_oenb[59] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
                  0.97    0.00    7.46 v la_oenb[59] (in)
     1    0.01                           la_oenb[59] (net)
                  0.97    0.00    7.46 v mprj/la_oenb[59] (user_proj_example)
                                  7.46   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.14   30.56   library setup time
                                 30.56   data required time
-----------------------------------------------------------------------------
                                 30.56   data required time
                                 -7.46   data arrival time
-----------------------------------------------------------------------------
                                 23.10   slack (MET)


Startpoint: la_oenb[57] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
                  0.97    0.00    7.46 v la_oenb[57] (in)
     1    0.01                           la_oenb[57] (net)
                  0.97    0.00    7.46 v mprj/la_oenb[57] (user_proj_example)
                                  7.46   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.17   30.58   library setup time
                                 30.58   data required time
-----------------------------------------------------------------------------
                                 30.58   data required time
                                 -7.46   data arrival time
-----------------------------------------------------------------------------
                                 23.12   slack (MET)


Startpoint: la_oenb[63] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
                  0.97    0.00    7.46 v la_oenb[63] (in)
     1    0.01                           la_oenb[63] (net)
                  0.97    0.00    7.46 v mprj/la_oenb[63] (user_proj_example)
                                  7.46   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.18   30.59   library setup time
                                 30.59   data required time
-----------------------------------------------------------------------------
                                 30.59   data required time
                                 -7.46   data arrival time
-----------------------------------------------------------------------------
                                 23.13   slack (MET)


Startpoint: la_oenb[56] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
                  0.97    0.00    7.46 v la_oenb[56] (in)
     1    0.01                           la_oenb[56] (net)
                  0.97    0.00    7.46 v mprj/la_oenb[56] (user_proj_example)
                                  7.46   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.19   30.60   library setup time
                                 30.60   data required time
-----------------------------------------------------------------------------
                                 30.60   data required time
                                 -7.46   data arrival time
-----------------------------------------------------------------------------
                                 23.14   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          3.17    8.74 v input external delay
                  0.18    0.00    8.74 v wbs_sel_i[1] (in)
     1    0.02                           wbs_sel_i[1] (net)
                  0.18    0.00    8.74 v mprj/wbs_sel_i[1] (user_proj_example)
                                  8.74   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          2.47   31.88   library setup time
                                 31.88   data required time
-----------------------------------------------------------------------------
                                 31.88   data required time
                                 -8.74   data arrival time
-----------------------------------------------------------------------------
                                 23.14   slack (MET)


Startpoint: la_oenb[62] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
                  0.97    0.00    7.46 v la_oenb[62] (in)
     1    0.01                           la_oenb[62] (net)
                  0.97    0.00    7.46 v mprj/la_oenb[62] (user_proj_example)
                                  7.46   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.21   30.62   library setup time
                                 30.62   data required time
-----------------------------------------------------------------------------
                                 30.62   data required time
                                 -7.46   data arrival time
-----------------------------------------------------------------------------
                                 23.16   slack (MET)


Startpoint: la_oenb[50] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
                  0.97    0.00    7.46 v la_oenb[50] (in)
     1    0.00                           la_oenb[50] (net)
                  0.97    0.00    7.46 v mprj/la_oenb[50] (user_proj_example)
                                  7.46   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.21   30.62   library setup time
                                 30.62   data required time
-----------------------------------------------------------------------------
                                 30.62   data required time
                                 -7.46   data arrival time
-----------------------------------------------------------------------------
                                 23.16   slack (MET)


Startpoint: la_data_in[58] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.87    7.44 v input external delay
                  0.86    0.00    7.44 v la_data_in[58] (in)
     1    0.01                           la_data_in[58] (net)
                  0.86    0.00    7.44 v mprj/la_data_in[58] (user_proj_example)
                                  7.44   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.23   30.64   library setup time
                                 30.64   data required time
-----------------------------------------------------------------------------
                                 30.64   data required time
                                 -7.44   data arrival time
-----------------------------------------------------------------------------
                                 23.20   slack (MET)


Startpoint: la_oenb[49] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
                  0.97    0.00    7.46 v la_oenb[49] (in)
     1    0.00                           la_oenb[49] (net)
                  0.97    0.00    7.46 v mprj/la_oenb[49] (user_proj_example)
                                  7.46   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.26   30.67   library setup time
                                 30.67   data required time
-----------------------------------------------------------------------------
                                 30.67   data required time
                                 -7.46   data arrival time
-----------------------------------------------------------------------------
                                 23.21   slack (MET)


Startpoint: la_oenb[48] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
                  0.97    0.00    7.46 v la_oenb[48] (in)
     1    0.01                           la_oenb[48] (net)
                  0.97    0.00    7.46 v mprj/la_oenb[48] (user_proj_example)
                                  7.46   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.29   30.70   library setup time
                                 30.70   data required time
-----------------------------------------------------------------------------
                                 30.70   data required time
                                 -7.46   data arrival time
-----------------------------------------------------------------------------
                                 23.24   slack (MET)


Startpoint: la_data_in[54] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.87    7.44 v input external delay
                  0.86    0.00    7.44 v la_data_in[54] (in)
     1    0.01                           la_data_in[54] (net)
                  0.86    0.00    7.44 v mprj/la_data_in[54] (user_proj_example)
                                  7.44   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.49   30.90   library setup time
                                 30.90   data required time
-----------------------------------------------------------------------------
                                 30.90   data required time
                                 -7.44   data arrival time
-----------------------------------------------------------------------------
                                 23.46   slack (MET)


Startpoint: la_data_in[55] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.87    7.44 v input external delay
                  0.86    0.00    7.44 v la_data_in[55] (in)
     1    0.01                           la_data_in[55] (net)
                  0.86    0.00    7.44 v mprj/la_data_in[55] (user_proj_example)
                                  7.44   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.59   31.00   library setup time
                                 31.00   data required time
-----------------------------------------------------------------------------
                                 31.00   data required time
                                 -7.44   data arrival time
-----------------------------------------------------------------------------
                                 23.56   slack (MET)


Startpoint: la_data_in[51] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.87    7.44 v input external delay
                  0.86    0.00    7.44 v la_data_in[51] (in)
     1    0.00                           la_data_in[51] (net)
                  0.86    0.00    7.44 v mprj/la_data_in[51] (user_proj_example)
                                  7.44   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.63   31.05   library setup time
                                 31.05   data required time
-----------------------------------------------------------------------------
                                 31.05   data required time
                                 -7.44   data arrival time
-----------------------------------------------------------------------------
                                 23.61   slack (MET)


Startpoint: la_data_in[52] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.87    7.44 v input external delay
                  0.86    0.00    7.44 v la_data_in[52] (in)
     1    0.00                           la_data_in[52] (net)
                  0.86    0.00    7.44 v mprj/la_data_in[52] (user_proj_example)
                                  7.44   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.64   31.05   library setup time
                                 31.05   data required time
-----------------------------------------------------------------------------
                                 31.05   data required time
                                 -7.44   data arrival time
-----------------------------------------------------------------------------
                                 23.61   slack (MET)


Startpoint: la_data_in[50] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.87    7.44 v input external delay
                  0.86    0.00    7.44 v la_data_in[50] (in)
     1    0.00                           la_data_in[50] (net)
                  0.86    0.00    7.44 v mprj/la_data_in[50] (user_proj_example)
                                  7.44   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.77   31.18   library setup time
                                 31.18   data required time
-----------------------------------------------------------------------------
                                 31.18   data required time
                                 -7.44   data arrival time
-----------------------------------------------------------------------------
                                 23.74   slack (MET)


Startpoint: la_data_in[63] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.87    7.44 v input external delay
                  0.86    0.00    7.44 v la_data_in[63] (in)
     1    0.01                           la_data_in[63] (net)
                  0.86    0.00    7.44 v mprj/la_data_in[63] (user_proj_example)
                                  7.44   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.80   31.21   library setup time
                                 31.21   data required time
-----------------------------------------------------------------------------
                                 31.21   data required time
                                 -7.44   data arrival time
-----------------------------------------------------------------------------
                                 23.77   slack (MET)


Startpoint: la_data_in[48] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.87    7.44 v input external delay
                  0.86    0.00    7.44 v la_data_in[48] (in)
     1    0.00                           la_data_in[48] (net)
                  0.86    0.00    7.44 v mprj/la_data_in[48] (user_proj_example)
                                  7.44   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.81   31.22   library setup time
                                 31.22   data required time
-----------------------------------------------------------------------------
                                 31.22   data required time
                                 -7.44   data arrival time
-----------------------------------------------------------------------------
                                 23.78   slack (MET)


Startpoint: la_data_in[61] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.87    7.44 v input external delay
                  0.86    0.00    7.44 v la_data_in[61] (in)
     1    0.01                           la_data_in[61] (net)
                  0.86    0.00    7.44 v mprj/la_data_in[61] (user_proj_example)
                                  7.44   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.82   31.23   library setup time
                                 31.23   data required time
-----------------------------------------------------------------------------
                                 31.23   data required time
                                 -7.44   data arrival time
-----------------------------------------------------------------------------
                                 23.79   slack (MET)


Startpoint: la_data_in[59] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.87    7.44 v input external delay
                  0.86    0.00    7.44 v la_data_in[59] (in)
     1    0.01                           la_data_in[59] (net)
                  0.86    0.00    7.44 v mprj/la_data_in[59] (user_proj_example)
                                  7.44   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.84   31.25   library setup time
                                 31.25   data required time
-----------------------------------------------------------------------------
                                 31.25   data required time
                                 -7.44   data arrival time
-----------------------------------------------------------------------------
                                 23.81   slack (MET)


Startpoint: la_data_in[62] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.87    7.44 v input external delay
                  0.86    0.00    7.44 v la_data_in[62] (in)
     1    0.01                           la_data_in[62] (net)
                  0.86    0.00    7.44 v mprj/la_data_in[62] (user_proj_example)
                                  7.44   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.85   31.26   library setup time
                                 31.26   data required time
-----------------------------------------------------------------------------
                                 31.26   data required time
                                 -7.44   data arrival time
-----------------------------------------------------------------------------
                                 23.82   slack (MET)


Startpoint: la_data_in[57] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.87    7.44 v input external delay
                  0.86    0.00    7.44 v la_data_in[57] (in)
     1    0.01                           la_data_in[57] (net)
                  0.86    0.00    7.44 v mprj/la_data_in[57] (user_proj_example)
                                  7.44   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.86   31.27   library setup time
                                 31.27   data required time
-----------------------------------------------------------------------------
                                 31.27   data required time
                                 -7.44   data arrival time
-----------------------------------------------------------------------------
                                 23.83   slack (MET)


Startpoint: la_data_in[60] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.87    7.44 v input external delay
                  0.86    0.00    7.44 v la_data_in[60] (in)
     1    0.01                           la_data_in[60] (net)
                  0.86    0.00    7.44 v mprj/la_data_in[60] (user_proj_example)
                                  7.44   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.88   31.29   library setup time
                                 31.29   data required time
-----------------------------------------------------------------------------
                                 31.29   data required time
                                 -7.44   data arrival time
-----------------------------------------------------------------------------
                                 23.85   slack (MET)


Startpoint: la_data_in[49] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.87    7.44 v input external delay
                  0.86    0.00    7.44 v la_data_in[49] (in)
     1    0.01                           la_data_in[49] (net)
                  0.86    0.00    7.44 v mprj/la_data_in[49] (user_proj_example)
                                  7.44   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          1.91   31.32   library setup time
                                 31.32   data required time
-----------------------------------------------------------------------------
                                 31.32   data required time
                                 -7.44   data arrival time
-----------------------------------------------------------------------------
                                 23.88   slack (MET)


Startpoint: la_data_in[56] (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.87    7.44 v input external delay
                  0.86    0.00    7.44 v la_data_in[56] (in)
     1    0.01                           la_data_in[56] (net)
                  0.86    0.00    7.44 v mprj/la_data_in[56] (user_proj_example)
                                  7.44   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   29.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   29.41   clock uncertainty
                          0.00   29.41   clock reconvergence pessimism
                          2.14   31.55   library setup time
                                 31.55   data required time
-----------------------------------------------------------------------------
                                 31.55   data required time
                                 -7.44   data arrival time
-----------------------------------------------------------------------------
                                 24.11   slack (MET)


Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.22    8.71   14.29 ^ mprj/wbs_ack_o (user_proj_example)
     1    0.20                           wbs_ack_o (net)
                  0.22    0.02   14.31 ^ wbs_ack_o (out)
                                 14.31   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          4.65   54.65   clock network delay (propagated)
                         -0.25   54.40   clock uncertainty
                          0.00   54.40   clock reconvergence pessimism
                         -8.41   45.99   output external delay
                                 45.99   data required time
-----------------------------------------------------------------------------
                                 45.99   data required time
                                -14.31   data arrival time
-----------------------------------------------------------------------------
                                 31.68   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          4.74   10.31 v input external delay
                  0.17    0.00   10.31 v wbs_cyc_i (in)
     1    0.02                           wbs_cyc_i (net)
                  0.17    0.00   10.31 v mprj/wbs_cyc_i (user_proj_example)
                                 10.31   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          4.65   54.65   clock source latency
                  0.61    0.00   54.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   54.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   54.41   clock uncertainty
                          0.00   54.41   clock reconvergence pessimism
                          1.22   55.63   library setup time
                                 55.63   data required time
-----------------------------------------------------------------------------
                                 55.63   data required time
                                -10.31   data arrival time
-----------------------------------------------------------------------------
                                 45.32   slack (MET)


Startpoint: wbs_stb_i (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          4.13    9.70 v input external delay
                  0.15    0.00    9.70 v wbs_stb_i (in)
     1    0.02                           wbs_stb_i (net)
                  0.15    0.00    9.70 v mprj/wbs_stb_i (user_proj_example)
                                  9.70   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          4.65   54.65   clock source latency
                  0.61    0.00   54.65 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01   54.66 ^ mprj/wb_clk_i (user_proj_example)
                         -0.25   54.41   clock uncertainty
                          0.00   54.41   clock reconvergence pessimism
                          1.43   55.84   library setup time
                                 55.84   data required time
-----------------------------------------------------------------------------
                                 55.84   data required time
                                 -9.70   data arrival time
-----------------------------------------------------------------------------
                                 46.14   slack (MET)



max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.17                           wb_clk_i (net)
                  0.63    0.01    5.58 ^ mprj/wb_clk_i (user_proj_example)
                  0.21    8.30   13.89 ^ mprj/wbs_dat_o[4] (user_proj_example)
     1    0.20                           wbs_dat_o[4] (net)
                  0.21    0.02   13.91 ^ wbs_dat_o[4] (out)
                                 13.91   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.25   29.40   clock uncertainty
                          0.00   29.40   clock reconvergence pessimism
                         -3.62   25.78   output external delay
                                 25.78   data required time
-----------------------------------------------------------------------------
                                 25.78   data required time
                                -13.91   data arrival time
-----------------------------------------------------------------------------
                                 11.87   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================

max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
mprj/io_in[15]                          1.50    2.30   -0.80 (VIOLATED)
mprj/io_in[14]                          1.50    2.14   -0.64 (VIOLATED)
mprj/io_in[13]                          1.50    1.86   -0.36 (VIOLATED)
mprj/io_in[12]                          1.50    1.60   -0.10 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 593 unannotated drivers.
 analog_io[0]
 analog_io[10]
 analog_io[11]
 analog_io[12]
 analog_io[13]
 analog_io[14]
 analog_io[15]
 analog_io[16]
 analog_io[17]
 analog_io[18]
 analog_io[19]
 analog_io[1]
 analog_io[20]
 analog_io[21]
 analog_io[22]
 analog_io[23]
 analog_io[24]
 analog_io[25]
 analog_io[26]
 analog_io[27]
 analog_io[28]
 analog_io[2]
 analog_io[3]
 analog_io[4]
 analog_io[5]
 analog_io[6]
 analog_io[7]
 analog_io[8]
 analog_io[9]
 io_in[0]
 io_in[10]
 io_in[11]
 io_in[12]
 io_in[13]
 io_in[14]
 io_in[15]
 io_in[16]
 io_in[17]
 io_in[18]
 io_in[19]
 io_in[1]
 io_in[20]
 io_in[21]
 io_in[22]
 io_in[23]
 io_in[24]
 io_in[25]
 io_in[26]
 io_in[27]
 io_in[28]
 io_in[29]
 io_in[2]
 io_in[30]
 io_in[31]
 io_in[32]
 io_in[33]
 io_in[34]
 io_in[35]
 io_in[36]
 io_in[37]
 io_in[3]
 io_in[4]
 io_in[5]
 io_in[6]
 io_in[7]
 io_in[8]
 io_in[9]
 la_data_in[0]
 la_data_in[100]
 la_data_in[101]
 la_data_in[102]
 la_data_in[103]
 la_data_in[104]
 la_data_in[105]
 la_data_in[106]
 la_data_in[107]
 la_data_in[108]
 la_data_in[109]
 la_data_in[10]
 la_data_in[110]
 la_data_in[111]
 la_data_in[112]
 la_data_in[113]
 la_data_in[114]
 la_data_in[115]
 la_data_in[116]
 la_data_in[117]
 la_data_in[118]
 la_data_in[119]
 la_data_in[11]
 la_data_in[120]
 la_data_in[121]
 la_data_in[122]
 la_data_in[123]
 la_data_in[124]
 la_data_in[125]
 la_data_in[126]
 la_data_in[127]
 la_data_in[12]
 la_data_in[13]
 la_data_in[14]
 la_data_in[15]
 la_data_in[16]
 la_data_in[17]
 la_data_in[18]
 la_data_in[19]
 la_data_in[1]
 la_data_in[20]
 la_data_in[21]
 la_data_in[22]
 la_data_in[23]
 la_data_in[24]
 la_data_in[25]
 la_data_in[26]
 la_data_in[27]
 la_data_in[28]
 la_data_in[29]
 la_data_in[2]
 la_data_in[30]
 la_data_in[31]
 la_data_in[32]
 la_data_in[33]
 la_data_in[34]
 la_data_in[35]
 la_data_in[36]
 la_data_in[37]
 la_data_in[38]
 la_data_in[39]
 la_data_in[3]
 la_data_in[40]
 la_data_in[41]
 la_data_in[42]
 la_data_in[43]
 la_data_in[44]
 la_data_in[45]
 la_data_in[46]
 la_data_in[47]
 la_data_in[48]
 la_data_in[49]
 la_data_in[4]
 la_data_in[50]
 la_data_in[51]
 la_data_in[52]
 la_data_in[53]
 la_data_in[54]
 la_data_in[55]
 la_data_in[56]
 la_data_in[57]
 la_data_in[58]
 la_data_in[59]
 la_data_in[5]
 la_data_in[60]
 la_data_in[61]
 la_data_in[62]
 la_data_in[63]
 la_data_in[64]
 la_data_in[65]
 la_data_in[66]
 la_data_in[67]
 la_data_in[68]
 la_data_in[69]
 la_data_in[6]
 la_data_in[70]
 la_data_in[71]
 la_data_in[72]
 la_data_in[73]
 la_data_in[74]
 la_data_in[75]
 la_data_in[76]
 la_data_in[77]
 la_data_in[78]
 la_data_in[79]
 la_data_in[7]
 la_data_in[80]
 la_data_in[81]
 la_data_in[82]
 la_data_in[83]
 la_data_in[84]
 la_data_in[85]
 la_data_in[86]
 la_data_in[87]
 la_data_in[88]
 la_data_in[89]
 la_data_in[8]
 la_data_in[90]
 la_data_in[91]
 la_data_in[92]
 la_data_in[93]
 la_data_in[94]
 la_data_in[95]
 la_data_in[96]
 la_data_in[97]
 la_data_in[98]
 la_data_in[99]
 la_data_in[9]
 la_oenb[0]
 la_oenb[100]
 la_oenb[101]
 la_oenb[102]
 la_oenb[103]
 la_oenb[104]
 la_oenb[105]
 la_oenb[106]
 la_oenb[107]
 la_oenb[108]
 la_oenb[109]
 la_oenb[10]
 la_oenb[110]
 la_oenb[111]
 la_oenb[112]
 la_oenb[113]
 la_oenb[114]
 la_oenb[115]
 la_oenb[116]
 la_oenb[117]
 la_oenb[118]
 la_oenb[119]
 la_oenb[11]
 la_oenb[120]
 la_oenb[121]
 la_oenb[122]
 la_oenb[123]
 la_oenb[124]
 la_oenb[125]
 la_oenb[126]
 la_oenb[127]
 la_oenb[12]
 la_oenb[13]
 la_oenb[14]
 la_oenb[15]
 la_oenb[16]
 la_oenb[17]
 la_oenb[18]
 la_oenb[19]
 la_oenb[1]
 la_oenb[20]
 la_oenb[21]
 la_oenb[22]
 la_oenb[23]
 la_oenb[24]
 la_oenb[25]
 la_oenb[26]
 la_oenb[27]
 la_oenb[28]
 la_oenb[29]
 la_oenb[2]
 la_oenb[30]
 la_oenb[31]
 la_oenb[32]
 la_oenb[33]
 la_oenb[34]
 la_oenb[35]
 la_oenb[36]
 la_oenb[37]
 la_oenb[38]
 la_oenb[39]
 la_oenb[3]
 la_oenb[40]
 la_oenb[41]
 la_oenb[42]
 la_oenb[43]
 la_oenb[44]
 la_oenb[45]
 la_oenb[46]
 la_oenb[47]
 la_oenb[48]
 la_oenb[49]
 la_oenb[4]
 la_oenb[50]
 la_oenb[51]
 la_oenb[52]
 la_oenb[53]
 la_oenb[54]
 la_oenb[55]
 la_oenb[56]
 la_oenb[57]
 la_oenb[58]
 la_oenb[59]
 la_oenb[5]
 la_oenb[60]
 la_oenb[61]
 la_oenb[62]
 la_oenb[63]
 la_oenb[64]
 la_oenb[65]
 la_oenb[66]
 la_oenb[67]
 la_oenb[68]
 la_oenb[69]
 la_oenb[6]
 la_oenb[70]
 la_oenb[71]
 la_oenb[72]
 la_oenb[73]
 la_oenb[74]
 la_oenb[75]
 la_oenb[76]
 la_oenb[77]
 la_oenb[78]
 la_oenb[79]
 la_oenb[7]
 la_oenb[80]
 la_oenb[81]
 la_oenb[82]
 la_oenb[83]
 la_oenb[84]
 la_oenb[85]
 la_oenb[86]
 la_oenb[87]
 la_oenb[88]
 la_oenb[89]
 la_oenb[8]
 la_oenb[90]
 la_oenb[91]
 la_oenb[92]
 la_oenb[93]
 la_oenb[94]
 la_oenb[95]
 la_oenb[96]
 la_oenb[97]
 la_oenb[98]
 la_oenb[99]
 la_oenb[9]
 user_clock2
 wb_clk_i
 wb_rst_i
 wbs_adr_i[0]
 wbs_adr_i[10]
 wbs_adr_i[11]
 wbs_adr_i[12]
 wbs_adr_i[13]
 wbs_adr_i[14]
 wbs_adr_i[15]
 wbs_adr_i[16]
 wbs_adr_i[17]
 wbs_adr_i[18]
 wbs_adr_i[19]
 wbs_adr_i[1]
 wbs_adr_i[20]
 wbs_adr_i[21]
 wbs_adr_i[22]
 wbs_adr_i[23]
 wbs_adr_i[24]
 wbs_adr_i[25]
 wbs_adr_i[26]
 wbs_adr_i[27]
 wbs_adr_i[28]
 wbs_adr_i[29]
 wbs_adr_i[2]
 wbs_adr_i[30]
 wbs_adr_i[31]
 wbs_adr_i[3]
 wbs_adr_i[4]
 wbs_adr_i[5]
 wbs_adr_i[6]
 wbs_adr_i[7]
 wbs_adr_i[8]
 wbs_adr_i[9]
 wbs_cyc_i
 wbs_dat_i[0]
 wbs_dat_i[10]
 wbs_dat_i[11]
 wbs_dat_i[12]
 wbs_dat_i[13]
 wbs_dat_i[14]
 wbs_dat_i[15]
 wbs_dat_i[16]
 wbs_dat_i[17]
 wbs_dat_i[18]
 wbs_dat_i[19]
 wbs_dat_i[1]
 wbs_dat_i[20]
 wbs_dat_i[21]
 wbs_dat_i[22]
 wbs_dat_i[23]
 wbs_dat_i[24]
 wbs_dat_i[25]
 wbs_dat_i[26]
 wbs_dat_i[27]
 wbs_dat_i[28]
 wbs_dat_i[29]
 wbs_dat_i[2]
 wbs_dat_i[30]
 wbs_dat_i[31]
 wbs_dat_i[3]
 wbs_dat_i[4]
 wbs_dat_i[5]
 wbs_dat_i[6]
 wbs_dat_i[7]
 wbs_dat_i[8]
 wbs_dat_i[9]
 wbs_sel_i[0]
 wbs_sel_i[1]
 wbs_sel_i[2]
 wbs_sel_i[3]
 wbs_stb_i
 wbs_we_i
 mprj/io_oeb[0]
 mprj/io_oeb[10]
 mprj/io_oeb[11]
 mprj/io_oeb[12]
 mprj/io_oeb[13]
 mprj/io_oeb[14]
 mprj/io_oeb[15]
 mprj/io_oeb[1]
 mprj/io_oeb[2]
 mprj/io_oeb[3]
 mprj/io_oeb[4]
 mprj/io_oeb[5]
 mprj/io_oeb[6]
 mprj/io_oeb[7]
 mprj/io_oeb[8]
 mprj/io_oeb[9]
 mprj/io_out[0]
 mprj/io_out[10]
 mprj/io_out[11]
 mprj/io_out[12]
 mprj/io_out[13]
 mprj/io_out[14]
 mprj/io_out[15]
 mprj/io_out[1]
 mprj/io_out[2]
 mprj/io_out[3]
 mprj/io_out[4]
 mprj/io_out[5]
 mprj/io_out[6]
 mprj/io_out[7]
 mprj/io_out[8]
 mprj/io_out[9]
 mprj/irq[0]
 mprj/irq[1]
 mprj/irq[2]
 mprj/la_data_out[0]
 mprj/la_data_out[100]
 mprj/la_data_out[101]
 mprj/la_data_out[102]
 mprj/la_data_out[103]
 mprj/la_data_out[104]
 mprj/la_data_out[105]
 mprj/la_data_out[106]
 mprj/la_data_out[107]
 mprj/la_data_out[108]
 mprj/la_data_out[109]
 mprj/la_data_out[10]
 mprj/la_data_out[110]
 mprj/la_data_out[111]
 mprj/la_data_out[112]
 mprj/la_data_out[113]
 mprj/la_data_out[114]
 mprj/la_data_out[115]
 mprj/la_data_out[116]
 mprj/la_data_out[117]
 mprj/la_data_out[118]
 mprj/la_data_out[119]
 mprj/la_data_out[11]
 mprj/la_data_out[120]
 mprj/la_data_out[121]
 mprj/la_data_out[122]
 mprj/la_data_out[123]
 mprj/la_data_out[124]
 mprj/la_data_out[125]
 mprj/la_data_out[126]
 mprj/la_data_out[127]
 mprj/la_data_out[12]
 mprj/la_data_out[13]
 mprj/la_data_out[14]
 mprj/la_data_out[15]
 mprj/la_data_out[16]
 mprj/la_data_out[17]
 mprj/la_data_out[18]
 mprj/la_data_out[19]
 mprj/la_data_out[1]
 mprj/la_data_out[20]
 mprj/la_data_out[21]
 mprj/la_data_out[22]
 mprj/la_data_out[23]
 mprj/la_data_out[24]
 mprj/la_data_out[25]
 mprj/la_data_out[26]
 mprj/la_data_out[27]
 mprj/la_data_out[28]
 mprj/la_data_out[29]
 mprj/la_data_out[2]
 mprj/la_data_out[30]
 mprj/la_data_out[31]
 mprj/la_data_out[32]
 mprj/la_data_out[33]
 mprj/la_data_out[34]
 mprj/la_data_out[35]
 mprj/la_data_out[36]
 mprj/la_data_out[37]
 mprj/la_data_out[38]
 mprj/la_data_out[39]
 mprj/la_data_out[3]
 mprj/la_data_out[40]
 mprj/la_data_out[41]
 mprj/la_data_out[42]
 mprj/la_data_out[43]
 mprj/la_data_out[44]
 mprj/la_data_out[45]
 mprj/la_data_out[46]
 mprj/la_data_out[47]
 mprj/la_data_out[48]
 mprj/la_data_out[49]
 mprj/la_data_out[4]
 mprj/la_data_out[50]
 mprj/la_data_out[51]
 mprj/la_data_out[52]
 mprj/la_data_out[53]
 mprj/la_data_out[54]
 mprj/la_data_out[55]
 mprj/la_data_out[56]
 mprj/la_data_out[57]
 mprj/la_data_out[58]
 mprj/la_data_out[59]
 mprj/la_data_out[5]
 mprj/la_data_out[60]
 mprj/la_data_out[61]
 mprj/la_data_out[62]
 mprj/la_data_out[63]
 mprj/la_data_out[64]
 mprj/la_data_out[65]
 mprj/la_data_out[66]
 mprj/la_data_out[67]
 mprj/la_data_out[68]
 mprj/la_data_out[69]
 mprj/la_data_out[6]
 mprj/la_data_out[70]
 mprj/la_data_out[71]
 mprj/la_data_out[72]
 mprj/la_data_out[73]
 mprj/la_data_out[74]
 mprj/la_data_out[75]
 mprj/la_data_out[76]
 mprj/la_data_out[77]
 mprj/la_data_out[78]
 mprj/la_data_out[79]
 mprj/la_data_out[7]
 mprj/la_data_out[80]
 mprj/la_data_out[81]
 mprj/la_data_out[82]
 mprj/la_data_out[83]
 mprj/la_data_out[84]
 mprj/la_data_out[85]
 mprj/la_data_out[86]
 mprj/la_data_out[87]
 mprj/la_data_out[88]
 mprj/la_data_out[89]
 mprj/la_data_out[8]
 mprj/la_data_out[90]
 mprj/la_data_out[91]
 mprj/la_data_out[92]
 mprj/la_data_out[93]
 mprj/la_data_out[94]
 mprj/la_data_out[95]
 mprj/la_data_out[96]
 mprj/la_data_out[97]
 mprj/la_data_out[98]
 mprj/la_data_out[99]
 mprj/la_data_out[9]
 mprj/wbs_ack_o
 mprj/wbs_dat_o[0]
 mprj/wbs_dat_o[10]
 mprj/wbs_dat_o[11]
 mprj/wbs_dat_o[12]
 mprj/wbs_dat_o[13]
 mprj/wbs_dat_o[14]
 mprj/wbs_dat_o[15]
 mprj/wbs_dat_o[16]
 mprj/wbs_dat_o[17]
 mprj/wbs_dat_o[18]
 mprj/wbs_dat_o[19]
 mprj/wbs_dat_o[1]
 mprj/wbs_dat_o[20]
 mprj/wbs_dat_o[21]
 mprj/wbs_dat_o[22]
 mprj/wbs_dat_o[23]
 mprj/wbs_dat_o[24]
 mprj/wbs_dat_o[25]
 mprj/wbs_dat_o[26]
 mprj/wbs_dat_o[27]
 mprj/wbs_dat_o[28]
 mprj/wbs_dat_o[29]
 mprj/wbs_dat_o[2]
 mprj/wbs_dat_o[30]
 mprj/wbs_dat_o[31]
 mprj/wbs_dat_o[3]
 mprj/wbs_dat_o[4]
 mprj/wbs_dat_o[5]
 mprj/wbs_dat_o[6]
 mprj/wbs_dat_o[7]
 mprj/wbs_dat_o[8]
 mprj/wbs_dat_o[9]
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 4
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 68 input ports missing set_input_delay.
  analog_io[0]
  analog_io[10]
  analog_io[11]
  analog_io[12]
  analog_io[13]
  analog_io[14]
  analog_io[15]
  analog_io[16]
  analog_io[17]
  analog_io[18]
  analog_io[19]
  analog_io[1]
  analog_io[20]
  analog_io[21]
  analog_io[22]
  analog_io[23]
  analog_io[24]
  analog_io[25]
  analog_io[26]
  analog_io[27]
  analog_io[28]
  analog_io[2]
  analog_io[3]
  analog_io[4]
  analog_io[5]
  analog_io[6]
  analog_io[7]
  analog_io[8]
  analog_io[9]
  io_in[0]
  io_in[10]
  io_in[11]
  io_in[12]
  io_in[13]
  io_in[14]
  io_in[15]
  io_in[16]
  io_in[17]
  io_in[18]
  io_in[19]
  io_in[1]
  io_in[20]
  io_in[21]
  io_in[22]
  io_in[23]
  io_in[24]
  io_in[25]
  io_in[26]
  io_in[27]
  io_in[28]
  io_in[29]
  io_in[2]
  io_in[30]
  io_in[31]
  io_in[32]
  io_in[33]
  io_in[34]
  io_in[35]
  io_in[36]
  io_in[37]
  io_in[3]
  io_in[4]
  io_in[5]
  io_in[6]
  io_in[7]
  io_in[8]
  io_in[9]
  user_clock2
Warning: There are 236 unconstrained endpoints.
  analog_io[0]
  analog_io[10]
  analog_io[11]
  analog_io[12]
  analog_io[13]
  analog_io[14]
  analog_io[15]
  analog_io[16]
  analog_io[17]
  analog_io[18]
  analog_io[19]
  analog_io[1]
  analog_io[20]
  analog_io[21]
  analog_io[22]
  analog_io[23]
  analog_io[24]
  analog_io[25]
  analog_io[26]
  analog_io[27]
  analog_io[28]
  analog_io[2]
  analog_io[3]
  analog_io[4]
  analog_io[5]
  analog_io[6]
  analog_io[7]
  analog_io[8]
  analog_io[9]
  io_oeb[0]
  io_oeb[10]
  io_oeb[11]
  io_oeb[12]
  io_oeb[13]
  io_oeb[14]
  io_oeb[15]
  io_oeb[16]
  io_oeb[17]
  io_oeb[18]
  io_oeb[19]
  io_oeb[1]
  io_oeb[20]
  io_oeb[21]
  io_oeb[22]
  io_oeb[23]
  io_oeb[24]
  io_oeb[25]
  io_oeb[26]
  io_oeb[27]
  io_oeb[28]
  io_oeb[29]
  io_oeb[2]
  io_oeb[30]
  io_oeb[31]
  io_oeb[32]
  io_oeb[33]
  io_oeb[34]
  io_oeb[35]
  io_oeb[36]
  io_oeb[37]
  io_oeb[3]
  io_oeb[4]
  io_oeb[5]
  io_oeb[6]
  io_oeb[7]
  io_oeb[8]
  io_oeb[9]
  io_out[0]
  io_out[10]
  io_out[11]
  io_out[12]
  io_out[13]
  io_out[14]
  io_out[15]
  io_out[16]
  io_out[17]
  io_out[18]
  io_out[19]
  io_out[1]
  io_out[20]
  io_out[21]
  io_out[22]
  io_out[23]
  io_out[24]
  io_out[25]
  io_out[26]
  io_out[27]
  io_out[28]
  io_out[29]
  io_out[2]
  io_out[30]
  io_out[31]
  io_out[32]
  io_out[33]
  io_out[34]
  io_out[35]
  io_out[36]
  io_out[37]
  io_out[3]
  io_out[4]
  io_out[5]
  io_out[6]
  io_out[7]
  io_out[8]
  io_out[9]
  la_data_out[100]
  la_data_out[101]
  la_data_out[102]
  la_data_out[103]
  la_data_out[104]
  la_data_out[105]
  la_data_out[106]
  la_data_out[107]
  la_data_out[108]
  la_data_out[109]
  la_data_out[110]
  la_data_out[111]
  la_data_out[112]
  la_data_out[113]
  la_data_out[114]
  la_data_out[115]
  la_data_out[116]
  la_data_out[117]
  la_data_out[118]
  la_data_out[119]
  la_data_out[120]
  la_data_out[121]
  la_data_out[122]
  la_data_out[123]
  la_data_out[124]
  la_data_out[125]
  la_data_out[126]
  la_data_out[127]
  la_data_out[16]
  la_data_out[17]
  la_data_out[18]
  la_data_out[19]
  la_data_out[20]
  la_data_out[21]
  la_data_out[22]
  la_data_out[23]
  la_data_out[24]
  la_data_out[25]
  la_data_out[26]
  la_data_out[27]
  la_data_out[28]
  la_data_out[29]
  la_data_out[30]
  la_data_out[31]
  la_data_out[32]
  la_data_out[33]
  la_data_out[34]
  la_data_out[35]
  la_data_out[36]
  la_data_out[37]
  la_data_out[38]
  la_data_out[39]
  la_data_out[40]
  la_data_out[41]
  la_data_out[42]
  la_data_out[43]
  la_data_out[44]
  la_data_out[45]
  la_data_out[46]
  la_data_out[47]
  la_data_out[48]
  la_data_out[49]
  la_data_out[50]
  la_data_out[51]
  la_data_out[52]
  la_data_out[53]
  la_data_out[54]
  la_data_out[55]
  la_data_out[56]
  la_data_out[57]
  la_data_out[58]
  la_data_out[59]
  la_data_out[60]
  la_data_out[61]
  la_data_out[62]
  la_data_out[63]
  la_data_out[64]
  la_data_out[65]
  la_data_out[66]
  la_data_out[67]
  la_data_out[68]
  la_data_out[69]
  la_data_out[70]
  la_data_out[71]
  la_data_out[72]
  la_data_out[73]
  la_data_out[74]
  la_data_out[75]
  la_data_out[76]
  la_data_out[77]
  la_data_out[78]
  la_data_out[79]
  la_data_out[80]
  la_data_out[81]
  la_data_out[82]
  la_data_out[83]
  la_data_out[84]
  la_data_out[85]
  la_data_out[86]
  la_data_out[87]
  la_data_out[88]
  la_data_out[89]
  la_data_out[90]
  la_data_out[91]
  la_data_out[92]
  la_data_out[93]
  la_data_out[94]
  la_data_out[95]
  la_data_out[96]
  la_data_out[97]
  la_data_out[98]
  la_data_out[99]
  user_irq[0]
  user_irq[1]
  user_irq[2]
  wbs_dat_o[16]
  wbs_dat_o[17]
  wbs_dat_o[18]
  wbs_dat_o[19]
  wbs_dat_o[20]
  wbs_dat_o[21]
  wbs_dat_o[22]
  wbs_dat_o[23]
  wbs_dat_o[24]
  wbs_dat_o[25]
  wbs_dat_o[26]
  wbs_dat_o[27]
  wbs_dat_o[28]
  wbs_dat_o[29]
  wbs_dat_o[30]
  wbs_dat_o[31]
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
                           0.0%       0.0%       0.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock clk
No launch/capture paths found.

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 11.87

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack -4.89
summary_report_end
area_report

===========================================================================
report_design_area
============================================================================
Design area 4928000 u^2 48% utilization.
area_report_end
[WARNING] Did not save OpenROAD database!
Writing SDF to '/home/vboxuser/caravel_user_project/openlane/user_project_wrapper/runs/24_10_18_11_24/results/signoff/user_project_wrapper.sdf'…
