Nevine AbouGhazaleh , Alexandre Ferreira , Cosmin Rusu , Ruibin Xu , Frank Liberato , Bruce Childers , Daniel Mosse , Rami Melhem, Integrated CPU and l2 cache voltage scaling using machine learning, Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, June 13-15, 2007, San Diego, California, USA[doi>10.1145/1254766.1254773]
Amit Agarwal , Bipul C. Paul , Hamid Mahmoodi , Animesh Datta , Kaushik Roy, A process-tolerant cache architecture for improved yield in nanoscale technologies, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.1, p.27-38, January 2005[doi>10.1109/TVLSI.2004.840407]
ARM. 2010. ARM cortex-a8 technical reference manual. http://www.arm.com/products/CPUs/ARM_Cortex-A8.html.
Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
F. Behmann. 2009. Embedded.com - The itrs process roadmap and nextgen embedded multicore soc design. http://www.embedded.com/design/mcus-processors-and-socs/4008253/The-ITRS-process-roadmap-and-nextgen-embedded-multicore-SoC-design.
Yuan Cai , Marcus T. Schmitz , Alireza Ejlali , Bashir M. Al-Hashimi , Sudhakar M. Reddy, Cache size selection for performance, energy and reliability of time-constrained systems, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118507]
B. Calhoun and A. Chandrakasan. 2006. A 256kb sub-threshold sram in 65nm cmos. In IEEE International Solid State Circuits Conference Digest of Technical Papers (ISSCC'06). 2592--2601.
Vikas Chandra , Robert Aitken, Impact of voltage scaling on nanoscale SRAM reliability, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
L. Chang, D. Fried, J. Hergenrother, J. W. Sleight, R. H. Dennard, et al. 2005. Stable sram cell design for the 32 nm node and beyond. In Proceedings of the Symposium on VLSI Technology Digest of Technical Papers. 128--129.
Qikai Chen , Hamid Mahmoodi , Swarup Bhunia , Kaushik Roy, Modeling and Testing of SRAM for New Failure Mechanisms Due to Process Variations in Nanoscale CMOS, Proceedings of the 23rd IEEE Symposium on VLSI Test, p.292-297, May 01-05, 2005[doi>10.1109/VTS.2005.58]
Zeshan Chishti , Alaa R. Alameldeen , Chris Wilkerson , Wei Wu , Shih-Lien Lu, Improving cache lifetime reliability at ultra-low voltages, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669126]
Abdulkadir Utku Diril , Yuvraj Singh Dhillon , Abhijit Chatterjee , Adit D. Singh, Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltages, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.9, p.1103-1107, September 2005[doi>10.1109/TVLSI.2005.857149]
Amin Khajeh Djahromi , Ahmed M. Eltawil , Fadi J. Kurdahi , Rouwaida Kanj, Cross Layer Error Exploitation for Aggressive Voltage Scaling, Proceedings of the 8th International Symposium on Quality Electronic Design, p.192-197, March 26-28, 2007[doi>10.1109/ISQED.2007.53]
J. Fritts and W. Wolf. 2000. Multi-level cache hierarchy evaluation for programmable media processors. In Proceedings of the IEEE Workshop on Signal Processing Systems (SiPS'00). 228--237.
J. Fritts, W. Wolf, and B. Liu. 1999. Understanding multimedia application characteristics for designing programmable media processors. In Proceedings of the SPIE Conference on Media Processors. Vol. 3655.
P. Genua. 2004. A cache primer. http://www.csd.uwo.ca/âˆ¼moreno/CS433-CS9624/Resources/AN2663.pdf.
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
M. Y. Hsiao, A class of optimal minimum odd-weight-column SEC-DED codes, IBM Journal of Research and Development, v.14 n.4, p.395-401, July 1970[doi>10.1147/rd.144.0395]
Michael Huang , Jose Renau , Seung-Moon Yoo , Josep Torrellas, L1 data cache decomposition for energy efficiency, Proceedings of the 2001 international symposium on Low power electronics and design, p.10-15, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383086]
ITRS. 2008. International technology roadmap for semiconductors. http://www.itrs.net/Links/2008ITRS/home 2008.htm.
Amin Khajeh , Aseem Gupta , Nikil Dutt , Fadi Kurdahi , Ahmed Eltawil , Kamal Khouri , Magdy Abadir, TRAM: a tool for temperature and reliability aware memory design, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Jangwoo Kim , Nikos Hardavellas , Ken Mai , Babak Falsafi , James Hoe, Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.197-209, December 01-05, 2007[doi>10.1109/MICRO.2007.28]
J. kulkarni, K. Kim, and K. Roy. 2007. A 160 mv robust schmitt trigger based subthreshold sram. IEEE J. Solid State Circ. 42, 10, 2303--2313.
S. Lin and D. J. Costello. 1983. Error Control Coding: Fundamentals and Applications. Prentice Hall.
M. Makhzan, A. Khajeh, A. Eltawil, and F. Kurdahi. 2007. Limits on voltage scaling for caches utilizing fault tolerant techniques. In Proceedings of the International Conference on Computer Design (ICCD'07). 488--495.
M. Mamidipaka and N. Dutt. 2004. eCACTI: An enhanced power estimation model for on-chip caches. Tech. rep. R-04-28, CECS, University of California, Irvine. http://ftp.cecs.uci.edu/technical_report/TR04-28.pdf.
Pinaki Mazumder, Design of a Fault-Tolerant Three-Dimensional Dynamic Random-Access Memory with On-Chip Error-Correcting Circuit, IEEE Transactions on Computers, v.42 n.12, p.1453-1468, December 1993[doi>10.1109/12.260635]
Mesut Meterelliyoz , Jaydeep P. Kulkarni , Kaushik Roy, Thermal analysis of 8-T SRAM for nano-scaled technologies, Proceedings of the 2008 international symposium on Low Power Electronics & Design, August 11-13, 2008, Bangalore, India[doi>10.1145/1393921.1393953]
S. Mukhopadhyay , H. Mahmoodi , K. Roy, Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.12, p.1859-1880, November 2006[doi>10.1109/TCAD.2005.852295]
R. Naseer and J. Draper. 2008. Parallel double error correcting code design to mitigate multi-bit upsets in srams. In Proceedings of the 34<sup>th</sup> European Solid State Circuits Conference (ESSCIRC'08). 222--225.
PTM. 2010. Predictive technology model (ptm). http://ptm.asu.edu.
Sourav Roy, H-NMRU: A Low Area, High Performance Cache Replacement Policy for Embedded Processors, Proceedings of the 2009 22nd International Conference on VLSI Design, p.553-558, January 05-09, 2009[doi>10.1109/VLSI.Design.2009.32]
Avesta Sasan , Houman Homayoun , Ahmed Eltawil , Fadi Kurdahi, A fault tolerant cache architecture for sub 500mV operation: resizable data composer cache (RDC-cache), Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems, October 11-16, 2009, Grenoble, France[doi>10.1145/1629395.1629431]
Avesta Sasan (Mohammad A Makhzan) , Houman Homayoun , Ahmed Eltawil , Fadi Kurdahi, Process variation aware SRAM/cache for aggressive voltage-frequency scaling, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
S. Schuster. 1978. Multiple word/bit line redundancy for semiconductor memories. IEEE J. Solid State Circ. 13, 5, 698--703.
Philip P. Shirvani , Edward J. McCluskey, PADded Cache: A New Fault-Tolerance Technique for Cache Memories, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.440, April 26-30, 1999
G. S. Sohi, Cache Memory Organization to Enhance the Yield of High Performance VLSI Processors, IEEE Transactions on Computers, v.38 n.4, p.484-492, April 1989[doi>10.1109/12.21141]
D. Tarjan, S. Thoziyoor, and N. P. Jouppi. 2006. CACTI 4.0. Tech. rep. 2006-86, HP Laboratories. http://www.hpl.hp.com/techreports/2006/HPL-2006-86.pdf.
Chris Wilkerson , Hongliang Gao , Alaa R. Alameldeen , Zeshan Chishti , Muhammad Khellah , Shih-Lien Lu, Trading off Cache Capacity for Reliability to Enable Low Voltage Operation, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.203-214, June 21-25, 2008[doi>10.1109/ISCA.2008.22]
W. Wong, C.-K. Koh, Y. Chen, and H. Li. 2007. VOSCH: Voltage scaled cache hierarchies. In Proceedings of the 25<sup>th</sup> Conference on Computer Design (ICCD'07). 496--503.
Chuanjun Zhang , Frank Vahid , Walid Najjar, A highly configurable cache for low energy embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.4 n.2, p.363-387, May 2005[doi>10.1145/1067915.1067921]
W. Zhang, S. Gurumurthi, M. Kandemir, and A. Sivasubramaniam. 2003. ICR: In-cache replication for enhancing data cache reliability. In Proceedings of the International Conference on Dependable Systems and Networks (DSN'03). 293--300.
Wei Zhao , Yu Cao, Predictive technology model for nano-CMOS design exploration, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.1, p.1-es, April 2007[doi>10.1145/1229175.1229176]
