\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [2][-]{subsection.1.1}{Motivation}{section.1}% 2
\BOOKMARK [2][-]{subsection.1.2}{Objectives}{section.1}% 3
\BOOKMARK [1][-]{section.2}{Background}{}% 4
\BOOKMARK [2][-]{subsection.2.1}{Related work}{section.2}% 5
\BOOKMARK [2][-]{subsection.2.2}{Heterogeneous Systems}{section.2}% 6
\BOOKMARK [2][-]{subsection.2.3}{AdPredictor}{section.2}% 7
\BOOKMARK [2][-]{subsection.2.4}{Dataflow Engines}{section.2}% 8
\BOOKMARK [2][-]{subsection.2.5}{Simulation}{section.2}% 9
\BOOKMARK [2][-]{subsection.2.6}{SimGrid}{section.2}% 10
\BOOKMARK [2][-]{subsection.2.7}{Other Simulators}{section.2}% 11
\BOOKMARK [1][-]{section.3}{Design}{}% 12
\BOOKMARK [1][-]{section.4}{Modelling Heterogeneous Systems}{}% 13
\BOOKMARK [2][-]{subsection.4.1}{Multicore CPU}{section.4}% 14
\BOOKMARK [2][-]{subsection.4.2}{MultiDFE}{section.4}% 15
\BOOKMARK [2][-]{subsection.4.3}{CPU + DFE topology}{section.4}% 16
\BOOKMARK [2][-]{subsection.4.4}{Modelling a DFE}{section.4}% 17
\BOOKMARK [1][-]{section.5}{Evaluation}{}% 18
