{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530612214751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530612214759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 03 13:03:34 2018 " "Processing started: Tue Jul 03 13:03:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530612214759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612214759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BA1533_RX -c BA1533_RX " "Command: quartus_sta BA1533_RX -c BA1533_RX" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612214760 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1530612214870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612215836 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612215876 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612215876 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1530612216648 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1530612216648 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1530612216648 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1530612216648 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612216648 ""}
{ "Info" "ISTA_SDC_FOUND" "BA1533_RX.out.sdc " "Reading SDC File: 'BA1533_RX.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612216694 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 18 -duty_cycle 50.00 -name \{rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 18 -duty_cycle 50.00 -name \{rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530612216697 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 18 -duty_cycle 50.00 -name \{rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 18 -duty_cycle 50.00 -name \{rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530612216697 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530612216697 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\} \{rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\} \{rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530612216697 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612216697 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612216698 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "BA1533_RX.out.sdc 68 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at BA1533_RX.out.sdc(68): rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_RX/BA1533_RX.out.sdc" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_RX/BA1533_RX.out.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612216700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay BA1533_RX.out.sdc 68 Argument -clock is not an object ID " "Ignored set_input_delay at BA1533_RX.out.sdc(68): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\] \} 0 \[get_ports \{UART_RXD\}\] " "set_input_delay -clock \{ rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\] \} 0 \[get_ports \{UART_RXD\}\]" {  } { { "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_RX/BA1533_RX.out.sdc" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_RX/BA1533_RX.out.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1530612216701 ""}  } { { "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_RX/BA1533_RX.out.sdc" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_RX/BA1533_RX.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612216701 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "BA1533_RX.out.sdc 69 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\] clock " "Ignored filter at BA1533_RX.out.sdc(69): rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a clock" {  } { { "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_RX/BA1533_RX.out.sdc" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_RX/BA1533_RX.out.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612216702 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay BA1533_RX.out.sdc 69 Argument -clock is not an object ID " "Ignored set_input_delay at BA1533_RX.out.sdc(69): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\] \} 0 \[get_ports \{rx_bit_data\}\] " "set_input_delay -clock \{ rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\] \} 0 \[get_ports \{rx_bit_data\}\]" {  } { { "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_RX/BA1533_RX.out.sdc" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_RX/BA1533_RX.out.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1530612216702 ""}  } { { "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_RX/BA1533_RX.out.sdc" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_RX/BA1533_RX.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612216702 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay BA1533_RX.out.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at BA1533_RX.out.sdc(78): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\] \} 0 \[get_ports \{UART_TXD\}\] " "set_output_delay -clock \{ rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\] \} 0 \[get_ports \{UART_TXD\}\]" {  } { { "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_RX/BA1533_RX.out.sdc" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_RX/BA1533_RX.out.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1530612216702 ""}  } { { "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_RX/BA1533_RX.out.sdc" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_RX/BA1533_RX.out.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612216702 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_der " "Node: clk_der was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register rx:rx_c\|fail\[10\] clk_der " "Register rx:rx_c\|fail\[10\] is being clocked by clk_der" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1530612216729 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612216729 "|BA1533_RX|clk_der"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "clk9MHz_offset30 clk9MHz_offset30 " "No paths exist between clock target \"clk9MHz_offset30\" of clock \"clk9MHz_offset30\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612216736 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530612216745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530612216745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530612216745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530612216745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530612216745 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612216745 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612228259 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1530612228262 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1530612228285 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1530612228424 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612228424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.760 " "Worst-case setup slack is -2.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612228437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612228437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.760             -12.991 rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk  " "   -2.760             -12.991 rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612228437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.146               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    1.146               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612228437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.260               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    8.260               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612228437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.454               0.000 altera_reserved_tck  " "    9.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612228437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612228437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.005 " "Worst-case hold slack is -1.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612228474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612228474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.005              -4.520 rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk  " "   -1.005              -4.520 rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612228474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.366               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612228474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 altera_reserved_tck  " "    0.396               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612228474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.430               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612228474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612228474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.477 " "Worst-case recovery slack is 14.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612228489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612228489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.477               0.000 altera_reserved_tck  " "   14.477               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612228489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612228489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.746 " "Worst-case removal slack is 0.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612228504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612228504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.746               0.000 altera_reserved_tck  " "    0.746               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612228504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612228504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.111 " "Worst-case minimum pulse width slack is 1.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612228514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612228514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.111               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612228514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.324               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk  " "    4.324               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612228514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.900               0.000 clk  " "    9.900               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612228514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.257               0.000 altera_reserved_tck  " "   15.257               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612228514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.768               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.768               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612228514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   54.848               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   54.848               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612228514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612228514 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 205 synchronizer chains. " "Report Metastability: Found 205 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530612228581 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 205 " "Number of Synchronizer Chains Found: 205" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530612228581 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530612228581 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530612228581 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.275 ns " "Worst Case Available Settling Time: 38.275 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530612228581 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530612228581 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612228581 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1530612228596 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612228643 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612232871 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_der " "Node: clk_der was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register rx:rx_c\|fail\[10\] clk_der " "Register rx:rx_c\|fail\[10\] is being clocked by clk_der" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1530612233134 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612233134 "|BA1533_RX|clk_der"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "clk9MHz_offset30 clk9MHz_offset30 " "No paths exist between clock target \"clk9MHz_offset30\" of clock \"clk9MHz_offset30\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612233142 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530612233150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530612233150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530612233150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530612233150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530612233150 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612233150 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612245090 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1530612245182 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612245182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.448 " "Worst-case setup slack is -2.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612245188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612245188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.448             -11.814 rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk  " "   -2.448             -11.814 rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612245188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.334               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    1.334               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612245188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.381               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    8.381               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612245188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.638               0.000 altera_reserved_tck  " "    9.638               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612245188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612245188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.956 " "Worst-case hold slack is -0.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612245229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612245229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.956              -4.263 rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk  " "   -0.956              -4.263 rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612245229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.279               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612245229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 altera_reserved_tck  " "    0.394               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612245229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.431               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612245229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612245229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.606 " "Worst-case recovery slack is 14.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612245249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612245249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.606               0.000 altera_reserved_tck  " "   14.606               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612245249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612245249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.727 " "Worst-case removal slack is 0.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612245263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612245263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.727               0.000 altera_reserved_tck  " "    0.727               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612245263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612245263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.111 " "Worst-case minimum pulse width slack is 1.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612245271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612245271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.111               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612245271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.284               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk  " "    4.284               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612245271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.926               0.000 clk  " "    9.926               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612245271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.267               0.000 altera_reserved_tck  " "   15.267               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612245271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.729               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.729               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612245271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   54.786               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   54.786               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612245271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612245271 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 205 synchronizer chains. " "Report Metastability: Found 205 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530612245327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 205 " "Number of Synchronizer Chains Found: 205" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530612245327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530612245327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530612245327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.455 ns " "Worst Case Available Settling Time: 38.455 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530612245327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530612245327 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612245327 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1530612245343 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612245552 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612249689 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_der " "Node: clk_der was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register rx:rx_c\|fail\[10\] clk_der " "Register rx:rx_c\|fail\[10\] is being clocked by clk_der" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1530612249952 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612249952 "|BA1533_RX|clk_der"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "clk9MHz_offset30 clk9MHz_offset30 " "No paths exist between clock target \"clk9MHz_offset30\" of clock \"clk9MHz_offset30\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612249958 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530612249963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530612249963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530612249963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530612249963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530612249963 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612249963 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612261584 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1530612261610 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612261610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.078 " "Worst-case setup slack is -2.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612261627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612261627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.078              -9.414 rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk  " "   -2.078              -9.414 rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612261627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.160               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    2.160               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612261627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.292               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    9.292               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612261627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.547               0.000 altera_reserved_tck  " "   12.547               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612261627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612261627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.509 " "Worst-case hold slack is -0.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612261664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612261664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.509              -2.240 rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk  " "   -0.509              -2.240 rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612261664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 altera_reserved_tck  " "    0.139               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612261664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.181               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612261664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.263               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612261664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612261664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.538 " "Worst-case recovery slack is 15.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612261682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612261682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.538               0.000 altera_reserved_tck  " "   15.538               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612261682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612261682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.370 " "Worst-case removal slack is 0.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612261698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612261698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 altera_reserved_tck  " "    0.370               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612261698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612261698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.111 " "Worst-case minimum pulse width slack is 1.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612261708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612261708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.111               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612261708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.443               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk  " "    4.443               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612261708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 clk  " "    9.643               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612261708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.004               0.000 altera_reserved_tck  " "   15.004               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612261708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.885               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.885               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612261708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.106               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   55.106               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612261708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612261708 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 205 synchronizer chains. " "Report Metastability: Found 205 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530612261764 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 205 " "Number of Synchronizer Chains Found: 205" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530612261764 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530612261764 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530612261764 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 40.738 ns " "Worst Case Available Settling Time: 40.738 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530612261764 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530612261764 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612261764 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1530612261780 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_der " "Node: clk_der was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register rx:rx_c\|fail\[10\] clk_der " "Register rx:rx_c\|fail\[10\] is being clocked by clk_der" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1530612262108 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612262108 "|BA1533_RX|clk_der"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "clk9MHz_offset30 clk9MHz_offset30 " "No paths exist between clock target \"clk9MHz_offset30\" of clock \"clk9MHz_offset30\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612262117 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530612262122 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530612262122 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530612262122 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530612262122 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530612262122 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612262122 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612273885 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1530612273912 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612273912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.581 " "Worst-case setup slack is -1.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612273924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612273924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.581              -7.491 rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk  " "   -1.581              -7.491 rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612273924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.452               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    2.452               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612273924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.474               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    9.474               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612273924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.027               0.000 altera_reserved_tck  " "   13.027               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612273924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612273924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.484 " "Worst-case hold slack is -0.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612273954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612273954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.484              -2.111 rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk  " "   -0.484              -2.111 rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612273954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 altera_reserved_tck  " "    0.149               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612273954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.170               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612273954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.249               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612273954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612273954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.689 " "Worst-case recovery slack is 15.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612273968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612273968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.689               0.000 altera_reserved_tck  " "   15.689               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612273968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612273968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.333 " "Worst-case removal slack is 0.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612273989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612273989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 altera_reserved_tck  " "    0.333               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612273989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612273989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.111 " "Worst-case minimum pulse width slack is 1.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612273998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612273998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.111               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612273998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.444               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk  " "    4.444               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612273998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 clk  " "    9.632               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612273998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.048               0.000 altera_reserved_tck  " "   15.048               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612273998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.888               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.888               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612273998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.100               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   55.100               0.000 rx_pll_c\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530612273998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612273998 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 205 synchronizer chains. " "Report Metastability: Found 205 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530612274059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 205 " "Number of Synchronizer Chains Found: 205" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530612274059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530612274059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530612274059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 41.058 ns " "Worst Case Available Settling Time: 41.058 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530612274059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530612274059 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612274059 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612275579 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612275579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5380 " "Peak virtual memory: 5380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530612275743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 03 13:04:35 2018 " "Processing ended: Tue Jul 03 13:04:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530612275743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530612275743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530612275743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530612275743 ""}
