
IT_Intensive_RadioComm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006160  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000074  20000000  00006160  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000012dc  20000074  000061d4  00020074  2**2
                  ALLOC
  3 .stack        00002000  20001350  000074b0  00020074  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
  5 .comment      0000008c  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
  6 .debug_info   00035f34  00000000  00000000  00020128  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000600a  00000000  00000000  0005605c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000c9b6  00000000  00000000  0005c066  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000b38  00000000  00000000  00068a1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001098  00000000  00000000  00069554  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0002041e  00000000  00000000  0006a5ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00018951  00000000  00000000  0008aa0a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00088aa8  00000000  00000000  000a335b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000230c  00000000  00000000  0012be04  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20003350 	.word	0x20003350
       4:	000020bd 	.word	0x000020bd
       8:	000020b9 	.word	0x000020b9
       c:	000020b9 	.word	0x000020b9
	...
      2c:	000020b9 	.word	0x000020b9
	...
      38:	000020b9 	.word	0x000020b9
      3c:	000020b9 	.word	0x000020b9
      40:	000020b9 	.word	0x000020b9
      44:	000020b9 	.word	0x000020b9
      48:	000020b9 	.word	0x000020b9
      4c:	000020b9 	.word	0x000020b9
      50:	00000359 	.word	0x00000359
      54:	000020b9 	.word	0x000020b9
      58:	000020b9 	.word	0x000020b9
      5c:	000020b9 	.word	0x000020b9
      60:	000020b9 	.word	0x000020b9
      64:	0000095d 	.word	0x0000095d
      68:	0000096d 	.word	0x0000096d
      6c:	0000097d 	.word	0x0000097d
      70:	0000098d 	.word	0x0000098d
      74:	0000099d 	.word	0x0000099d
      78:	000009ad 	.word	0x000009ad
      7c:	000020b9 	.word	0x000020b9
      80:	000020b9 	.word	0x000020b9
      84:	000020b9 	.word	0x000020b9
      88:	00001d51 	.word	0x00001d51
      8c:	00001d61 	.word	0x00001d61
      90:	00001d71 	.word	0x00001d71
	...
      9c:	000020b9 	.word	0x000020b9
      a0:	000020b9 	.word	0x000020b9
      a4:	00000000 	.word	0x00000000
      a8:	000020b9 	.word	0x000020b9
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000074 	.word	0x20000074
      d4:	00000000 	.word	0x00000000
      d8:	00006160 	.word	0x00006160

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000078 	.word	0x20000078
     108:	00006160 	.word	0x00006160
     10c:	00006160 	.word	0x00006160
     110:	00000000 	.word	0x00000000

00000114 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     116:	2000      	movs	r0, #0
     118:	4b08      	ldr	r3, [pc, #32]	; (13c <delay_init+0x28>)
     11a:	4798      	blx	r3
     11c:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     11e:	4c08      	ldr	r4, [pc, #32]	; (140 <delay_init+0x2c>)
     120:	21fa      	movs	r1, #250	; 0xfa
     122:	0089      	lsls	r1, r1, #2
     124:	47a0      	blx	r4
     126:	4b07      	ldr	r3, [pc, #28]	; (144 <delay_init+0x30>)
     128:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     12a:	4907      	ldr	r1, [pc, #28]	; (148 <delay_init+0x34>)
     12c:	0028      	movs	r0, r5
     12e:	47a0      	blx	r4
     130:	4b06      	ldr	r3, [pc, #24]	; (14c <delay_init+0x38>)
     132:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     134:	2205      	movs	r2, #5
     136:	4b06      	ldr	r3, [pc, #24]	; (150 <delay_init+0x3c>)
     138:	601a      	str	r2, [r3, #0]
}
     13a:	bd70      	pop	{r4, r5, r6, pc}
     13c:	00001a55 	.word	0x00001a55
     140:	00004c8d 	.word	0x00004c8d
     144:	20000004 	.word	0x20000004
     148:	000f4240 	.word	0x000f4240
     14c:	20000000 	.word	0x20000000
     150:	e000e010 	.word	0xe000e010

00000154 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     154:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     156:	4b08      	ldr	r3, [pc, #32]	; (178 <delay_cycles_us+0x24>)
     158:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     15a:	4a08      	ldr	r2, [pc, #32]	; (17c <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     15c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     15e:	2180      	movs	r1, #128	; 0x80
     160:	0249      	lsls	r1, r1, #9
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
	while (n--) {
     162:	e006      	b.n	172 <delay_cycles_us+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     164:	2c00      	cmp	r4, #0
     166:	d004      	beq.n	172 <delay_cycles_us+0x1e>
		SysTick->LOAD = n;
     168:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     16a:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     16c:	6813      	ldr	r3, [r2, #0]
     16e:	420b      	tst	r3, r1
     170:	d0fc      	beq.n	16c <delay_cycles_us+0x18>
     172:	3801      	subs	r0, #1
     174:	d2f6      	bcs.n	164 <delay_cycles_us+0x10>
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
	}
}
     176:	bd30      	pop	{r4, r5, pc}
     178:	20000000 	.word	0x20000000
     17c:	e000e010 	.word	0xe000e010

00000180 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     180:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     182:	4b08      	ldr	r3, [pc, #32]	; (1a4 <delay_cycles_ms+0x24>)
     184:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     186:	4a08      	ldr	r2, [pc, #32]	; (1a8 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     188:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     18a:	2180      	movs	r1, #128	; 0x80
     18c:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
     18e:	e006      	b.n	19e <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     190:	2c00      	cmp	r4, #0
     192:	d004      	beq.n	19e <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
     194:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     196:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     198:	6813      	ldr	r3, [r2, #0]
     19a:	420b      	tst	r3, r1
     19c:	d0fc      	beq.n	198 <delay_cycles_ms+0x18>
     19e:	3801      	subs	r0, #1
     1a0:	d2f6      	bcs.n	190 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
     1a2:	bd30      	pop	{r4, r5, pc}
     1a4:	20000004 	.word	0x20000004
     1a8:	e000e010 	.word	0xe000e010

000001ac <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     1ac:	4b0c      	ldr	r3, [pc, #48]	; (1e0 <cpu_irq_enter_critical+0x34>)
     1ae:	681b      	ldr	r3, [r3, #0]
     1b0:	2b00      	cmp	r3, #0
     1b2:	d110      	bne.n	1d6 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     1b4:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     1b8:	2b00      	cmp	r3, #0
     1ba:	d109      	bne.n	1d0 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     1bc:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     1be:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     1c2:	2200      	movs	r2, #0
     1c4:	4b07      	ldr	r3, [pc, #28]	; (1e4 <cpu_irq_enter_critical+0x38>)
     1c6:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     1c8:	3201      	adds	r2, #1
     1ca:	4b07      	ldr	r3, [pc, #28]	; (1e8 <cpu_irq_enter_critical+0x3c>)
     1cc:	701a      	strb	r2, [r3, #0]
     1ce:	e002      	b.n	1d6 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     1d0:	2200      	movs	r2, #0
     1d2:	4b05      	ldr	r3, [pc, #20]	; (1e8 <cpu_irq_enter_critical+0x3c>)
     1d4:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     1d6:	4a02      	ldr	r2, [pc, #8]	; (1e0 <cpu_irq_enter_critical+0x34>)
     1d8:	6813      	ldr	r3, [r2, #0]
     1da:	3301      	adds	r3, #1
     1dc:	6013      	str	r3, [r2, #0]
}
     1de:	4770      	bx	lr
     1e0:	20000090 	.word	0x20000090
     1e4:	20000008 	.word	0x20000008
     1e8:	20000094 	.word	0x20000094

000001ec <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     1ec:	4b08      	ldr	r3, [pc, #32]	; (210 <cpu_irq_leave_critical+0x24>)
     1ee:	681a      	ldr	r2, [r3, #0]
     1f0:	3a01      	subs	r2, #1
     1f2:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     1f4:	681b      	ldr	r3, [r3, #0]
     1f6:	2b00      	cmp	r3, #0
     1f8:	d109      	bne.n	20e <cpu_irq_leave_critical+0x22>
     1fa:	4b06      	ldr	r3, [pc, #24]	; (214 <cpu_irq_leave_critical+0x28>)
     1fc:	781b      	ldrb	r3, [r3, #0]
     1fe:	2b00      	cmp	r3, #0
     200:	d005      	beq.n	20e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     202:	2201      	movs	r2, #1
     204:	4b04      	ldr	r3, [pc, #16]	; (218 <cpu_irq_leave_critical+0x2c>)
     206:	701a      	strb	r2, [r3, #0]
     208:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     20c:	b662      	cpsie	i
	}
}
     20e:	4770      	bx	lr
     210:	20000090 	.word	0x20000090
     214:	20000094 	.word	0x20000094
     218:	20000008 	.word	0x20000008

0000021c <system_board_init>:




void system_board_init(void)
{
     21c:	b5f0      	push	{r4, r5, r6, r7, lr}
     21e:	4647      	mov	r7, r8
     220:	b480      	push	{r7}
     222:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     224:	ac01      	add	r4, sp, #4
     226:	2601      	movs	r6, #1
     228:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     22a:	2700      	movs	r7, #0
     22c:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     22e:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     230:	0021      	movs	r1, r4
     232:	2013      	movs	r0, #19
     234:	4d27      	ldr	r5, [pc, #156]	; (2d4 <system_board_init+0xb8>)
     236:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     238:	4b27      	ldr	r3, [pc, #156]	; (2d8 <system_board_init+0xbc>)
     23a:	4698      	mov	r8, r3
     23c:	2380      	movs	r3, #128	; 0x80
     23e:	031b      	lsls	r3, r3, #12
     240:	4642      	mov	r2, r8
     242:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     244:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     246:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     248:	0021      	movs	r1, r4
     24a:	201c      	movs	r0, #28
     24c:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     24e:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     250:	70a7      	strb	r7, [r4, #2]
	
#ifdef CONF_BOARD_AT86RFX	

	port_get_config_defaults(&pin_conf);
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     252:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_SCK, &pin_conf);
     254:	0021      	movs	r1, r4
     256:	2052      	movs	r0, #82	; 0x52
     258:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_MOSI, &pin_conf);
     25a:	0021      	movs	r1, r4
     25c:	203e      	movs	r0, #62	; 0x3e
     25e:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_CS, &pin_conf);
     260:	0021      	movs	r1, r4
     262:	203f      	movs	r0, #63	; 0x3f
     264:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_RST_PIN, &pin_conf);
     266:	0021      	movs	r1, r4
     268:	202f      	movs	r0, #47	; 0x2f
     26a:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SLP_PIN, &pin_conf);
     26c:	0021      	movs	r1, r4
     26e:	2014      	movs	r0, #20
     270:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     272:	2280      	movs	r2, #128	; 0x80
     274:	02d2      	lsls	r2, r2, #11
     276:	4b19      	ldr	r3, [pc, #100]	; (2dc <system_board_init+0xc0>)
     278:	619a      	str	r2, [r3, #24]
     27a:	3b80      	subs	r3, #128	; 0x80
     27c:	2280      	movs	r2, #128	; 0x80
     27e:	05d2      	lsls	r2, r2, #23
     280:	619a      	str	r2, [r3, #24]
     282:	2280      	movs	r2, #128	; 0x80
     284:	0612      	lsls	r2, r2, #24
     286:	619a      	str	r2, [r3, #24]
     288:	2280      	movs	r2, #128	; 0x80
     28a:	0212      	lsls	r2, r2, #8
     28c:	619a      	str	r2, [r3, #24]
     28e:	2380      	movs	r3, #128	; 0x80
     290:	035b      	lsls	r3, r3, #13
     292:	4642      	mov	r2, r8
     294:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(AT86RFX_SPI_MOSI, true);
	port_pin_set_output_level(AT86RFX_SPI_CS, true);
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);

	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     296:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
     298:	0021      	movs	r1, r4
     29a:	2053      	movs	r0, #83	; 0x53
     29c:	47a8      	blx	r5
	
	/* SAMR21 Antenna Diversity Configuration */

	PM->APBCMASK.reg |= (1<<PM_APBCMASK_RFCTRL_Pos);
     29e:	4a10      	ldr	r2, [pc, #64]	; (2e0 <system_board_init+0xc4>)
     2a0:	6a13      	ldr	r3, [r2, #32]
     2a2:	2180      	movs	r1, #128	; 0x80
     2a4:	0389      	lsls	r1, r1, #14
     2a6:	430b      	orrs	r3, r1
     2a8:	6213      	str	r3, [r2, #32]
		
	/*Pins  PA12/RFCTRL2 and PA09/RFCTRL1 are used as DIG1 and DIG2 pins respectively in SAMR21 Xplained Pro*/	
	
	/* FECTRL register is Written with value 4 => F2CFG = 00 and F1CFG = 01 */	
	REG_RFCTRL_FECFG = RFCTRL_CFG_ANT_DIV;
     2aa:	2204      	movs	r2, #4
     2ac:	4b0d      	ldr	r3, [pc, #52]	; (2e4 <system_board_init+0xc8>)
     2ae:	801a      	strh	r2, [r3, #0]
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     2b0:	466b      	mov	r3, sp
     2b2:	709e      	strb	r6, [r3, #2]
	config->powersave    = false;
     2b4:	70df      	strb	r7, [r3, #3]
	struct system_pinmux_config config_pinmux;
	system_pinmux_get_config_defaults(&config_pinmux);
	
	/*MUX Position is 'F' i.e 5 for FECTRL Function and is same for all  FECTRL supported pins
	 * as provided in the data sheet */
	config_pinmux.mux_position = MUX_PA09F_RFCTRL_FECTRL1 ;
     2b6:	2305      	movs	r3, #5
     2b8:	466a      	mov	r2, sp
     2ba:	7013      	strb	r3, [r2, #0]
	
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
     2bc:	7056      	strb	r6, [r2, #1]
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
     2be:	4669      	mov	r1, sp
     2c0:	2009      	movs	r0, #9
     2c2:	4c09      	ldr	r4, [pc, #36]	; (2e8 <system_board_init+0xcc>)
     2c4:	47a0      	blx	r4
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
     2c6:	4669      	mov	r1, sp
     2c8:	200c      	movs	r0, #12
     2ca:	47a0      	blx	r4
#endif

}
     2cc:	b002      	add	sp, #8
     2ce:	bc04      	pop	{r2}
     2d0:	4690      	mov	r8, r2
     2d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2d4:	000004cd 	.word	0x000004cd
     2d8:	41004400 	.word	0x41004400
     2dc:	41004500 	.word	0x41004500
     2e0:	40000400 	.word	0x40000400
     2e4:	42005400 	.word	0x42005400
     2e8:	00001c65 	.word	0x00001c65

000002ec <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     2ec:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     2ee:	2a00      	cmp	r2, #0
     2f0:	d10d      	bne.n	30e <extint_register_callback+0x22>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
     2f2:	008b      	lsls	r3, r1, #2
     2f4:	4a07      	ldr	r2, [pc, #28]	; (314 <extint_register_callback+0x28>)
     2f6:	589b      	ldr	r3, [r3, r2]
     2f8:	2b00      	cmp	r3, #0
     2fa:	d103      	bne.n	304 <extint_register_callback+0x18>
		_extint_dev.callbacks[channel] = callback;
     2fc:	0089      	lsls	r1, r1, #2
     2fe:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     300:	2300      	movs	r3, #0
     302:	e004      	b.n	30e <extint_register_callback+0x22>
	} else if (_extint_dev.callbacks[channel] == callback) {
     304:	4283      	cmp	r3, r0
     306:	d001      	beq.n	30c <extint_register_callback+0x20>
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
     308:	231d      	movs	r3, #29
     30a:	e000      	b.n	30e <extint_register_callback+0x22>

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
     30c:	2300      	movs	r3, #0
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     30e:	0018      	movs	r0, r3
     310:	4770      	bx	lr
     312:	46c0      	nop			; (mov r8, r8)
     314:	20000774 	.word	0x20000774

00000318 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     318:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     31a:	2900      	cmp	r1, #0
     31c:	d107      	bne.n	32e <extint_chan_enable_callback+0x16>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     31e:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     320:	281f      	cmp	r0, #31
     322:	d800      	bhi.n	326 <extint_chan_enable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     324:	4a03      	ldr	r2, [pc, #12]	; (334 <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
     326:	2301      	movs	r3, #1
     328:	4083      	lsls	r3, r0
     32a:	60d3      	str	r3, [r2, #12]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     32c:	2300      	movs	r3, #0
}
     32e:	0018      	movs	r0, r3
     330:	4770      	bx	lr
     332:	46c0      	nop			; (mov r8, r8)
     334:	40001800 	.word	0x40001800

00000338 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     338:	2317      	movs	r3, #23
 */
enum status_code extint_chan_disable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     33a:	2900      	cmp	r1, #0
     33c:	d107      	bne.n	34e <extint_chan_disable_callback+0x16>
	} else {
		Assert(false);
		return NULL;
     33e:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     340:	281f      	cmp	r0, #31
     342:	d800      	bhi.n	346 <extint_chan_disable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     344:	4a03      	ldr	r2, [pc, #12]	; (354 <extint_chan_disable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENCLR.reg = (1UL << channel);
     346:	2301      	movs	r3, #1
     348:	4083      	lsls	r3, r0
     34a:	6093      	str	r3, [r2, #8]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     34c:	2300      	movs	r3, #0
}
     34e:	0018      	movs	r0, r3
     350:	4770      	bx	lr
     352:	46c0      	nop			; (mov r8, r8)
     354:	40001800 	.word	0x40001800

00000358 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     358:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     35a:	2200      	movs	r2, #0
     35c:	4b15      	ldr	r3, [pc, #84]	; (3b4 <EIC_Handler+0x5c>)
     35e:	701a      	strb	r2, [r3, #0]
     360:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     362:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     364:	4e14      	ldr	r6, [pc, #80]	; (3b8 <EIC_Handler+0x60>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     366:	4c13      	ldr	r4, [pc, #76]	; (3b4 <EIC_Handler+0x5c>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     368:	2b1f      	cmp	r3, #31
     36a:	d919      	bls.n	3a0 <EIC_Handler+0x48>
     36c:	e00f      	b.n	38e <EIC_Handler+0x36>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     36e:	2100      	movs	r1, #0
     370:	e000      	b.n	374 <EIC_Handler+0x1c>

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     372:	4912      	ldr	r1, [pc, #72]	; (3bc <EIC_Handler+0x64>)
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     374:	610a      	str	r2, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     376:	009b      	lsls	r3, r3, #2
     378:	599b      	ldr	r3, [r3, r6]
     37a:	2b00      	cmp	r3, #0
     37c:	d000      	beq.n	380 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     37e:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     380:	7823      	ldrb	r3, [r4, #0]
     382:	3301      	adds	r3, #1
     384:	b2db      	uxtb	r3, r3
     386:	7023      	strb	r3, [r4, #0]
     388:	2b0f      	cmp	r3, #15
     38a:	d9ed      	bls.n	368 <EIC_Handler+0x10>
     38c:	e011      	b.n	3b2 <EIC_Handler+0x5a>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     38e:	0029      	movs	r1, r5
     390:	4019      	ands	r1, r3
     392:	2201      	movs	r2, #1
     394:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
     396:	2100      	movs	r1, #0
     398:	6909      	ldr	r1, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     39a:	4211      	tst	r1, r2
     39c:	d1e7      	bne.n	36e <EIC_Handler+0x16>
     39e:	e7ef      	b.n	380 <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     3a0:	0029      	movs	r1, r5
     3a2:	4019      	ands	r1, r3
     3a4:	2201      	movs	r2, #1
     3a6:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
     3a8:	4904      	ldr	r1, [pc, #16]	; (3bc <EIC_Handler+0x64>)
     3aa:	6909      	ldr	r1, [r1, #16]
     3ac:	4211      	tst	r1, r2
     3ae:	d1e0      	bne.n	372 <EIC_Handler+0x1a>
     3b0:	e7e6      	b.n	380 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
     3b2:	bd70      	pop	{r4, r5, r6, pc}
     3b4:	20000770 	.word	0x20000770
     3b8:	20000774 	.word	0x20000774
     3bc:	40001800 	.word	0x40001800

000003c0 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     3c0:	4a04      	ldr	r2, [pc, #16]	; (3d4 <_extint_enable+0x14>)
     3c2:	7811      	ldrb	r1, [r2, #0]
     3c4:	2302      	movs	r3, #2
     3c6:	430b      	orrs	r3, r1
     3c8:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     3ca:	7853      	ldrb	r3, [r2, #1]
     3cc:	b25b      	sxtb	r3, r3
     3ce:	2b00      	cmp	r3, #0
     3d0:	dbfb      	blt.n	3ca <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     3d2:	4770      	bx	lr
     3d4:	40001800 	.word	0x40001800

000003d8 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
     3d8:	b500      	push	{lr}
     3da:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     3dc:	4a12      	ldr	r2, [pc, #72]	; (428 <_system_extint_init+0x50>)
     3de:	6991      	ldr	r1, [r2, #24]
     3e0:	2340      	movs	r3, #64	; 0x40
     3e2:	430b      	orrs	r3, r1
     3e4:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     3e6:	a901      	add	r1, sp, #4
     3e8:	2300      	movs	r3, #0
     3ea:	700b      	strb	r3, [r1, #0]

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     3ec:	2005      	movs	r0, #5
     3ee:	4b0f      	ldr	r3, [pc, #60]	; (42c <_system_extint_init+0x54>)
     3f0:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
     3f2:	2005      	movs	r0, #5
     3f4:	4b0e      	ldr	r3, [pc, #56]	; (430 <_system_extint_init+0x58>)
     3f6:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     3f8:	4a0e      	ldr	r2, [pc, #56]	; (434 <_system_extint_init+0x5c>)
     3fa:	7811      	ldrb	r1, [r2, #0]
     3fc:	2301      	movs	r3, #1
     3fe:	430b      	orrs	r3, r1
     400:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     402:	7853      	ldrb	r3, [r2, #1]
     404:	b25b      	sxtb	r3, r3
     406:	2b00      	cmp	r3, #0
     408:	dbfb      	blt.n	402 <_system_extint_init+0x2a>
     40a:	4b0b      	ldr	r3, [pc, #44]	; (438 <_system_extint_init+0x60>)
     40c:	0019      	movs	r1, r3
     40e:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
     410:	2200      	movs	r2, #0
     412:	c304      	stmia	r3!, {r2}
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     414:	4299      	cmp	r1, r3
     416:	d1fc      	bne.n	412 <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     418:	2210      	movs	r2, #16
     41a:	4b08      	ldr	r3, [pc, #32]	; (43c <_system_extint_init+0x64>)
     41c:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
     41e:	4b08      	ldr	r3, [pc, #32]	; (440 <_system_extint_init+0x68>)
     420:	4798      	blx	r3
}
     422:	b003      	add	sp, #12
     424:	bd00      	pop	{pc}
     426:	46c0      	nop			; (mov r8, r8)
     428:	40000400 	.word	0x40000400
     42c:	00001b6d 	.word	0x00001b6d
     430:	00001ae1 	.word	0x00001ae1
     434:	40001800 	.word	0x40001800
     438:	20000774 	.word	0x20000774
     43c:	e000e100 	.word	0xe000e100
     440:	000003c1 	.word	0x000003c1

00000444 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     444:	2300      	movs	r3, #0
     446:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     448:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     44a:	2201      	movs	r2, #1
     44c:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
     44e:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
     450:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     452:	3302      	adds	r3, #2
     454:	72c3      	strb	r3, [r0, #11]
}
     456:	4770      	bx	lr

00000458 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     458:	b5f0      	push	{r4, r5, r6, r7, lr}
     45a:	b083      	sub	sp, #12
     45c:	0005      	movs	r5, r0
     45e:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     460:	a901      	add	r1, sp, #4
     462:	2300      	movs	r3, #0
     464:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     466:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     468:	7923      	ldrb	r3, [r4, #4]
     46a:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     46c:	7a23      	ldrb	r3, [r4, #8]
     46e:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     470:	7820      	ldrb	r0, [r4, #0]
     472:	4b14      	ldr	r3, [pc, #80]	; (4c4 <extint_chan_set_config+0x6c>)
     474:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     476:	2000      	movs	r0, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     478:	2d1f      	cmp	r5, #31
     47a:	d800      	bhi.n	47e <extint_chan_set_config+0x26>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     47c:	4812      	ldr	r0, [pc, #72]	; (4c8 <extint_chan_set_config+0x70>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     47e:	2107      	movs	r1, #7
     480:	4029      	ands	r1, r5
     482:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     484:	7ae2      	ldrb	r2, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     486:	7aa3      	ldrb	r3, [r4, #10]
     488:	2b00      	cmp	r3, #0
     48a:	d001      	beq.n	490 <extint_chan_set_config+0x38>
		new_config |= EIC_CONFIG_FILTEN0;
     48c:	2308      	movs	r3, #8
     48e:	431a      	orrs	r2, r3
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
     490:	08eb      	lsrs	r3, r5, #3
     492:	009b      	lsls	r3, r3, #2
     494:	18c3      	adds	r3, r0, r3
		= (EIC_module->CONFIG[channel / 8].reg &
     496:	699e      	ldr	r6, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     498:	270f      	movs	r7, #15
     49a:	408f      	lsls	r7, r1
     49c:	43be      	bics	r6, r7
     49e:	408a      	lsls	r2, r1
     4a0:	4332      	orrs	r2, r6
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     4a2:	619a      	str	r2, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     4a4:	7a63      	ldrb	r3, [r4, #9]
     4a6:	2b00      	cmp	r3, #0
     4a8:	d005      	beq.n	4b6 <extint_chan_set_config+0x5e>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     4aa:	6942      	ldr	r2, [r0, #20]
     4ac:	2301      	movs	r3, #1
     4ae:	40ab      	lsls	r3, r5
     4b0:	4313      	orrs	r3, r2
     4b2:	6143      	str	r3, [r0, #20]
     4b4:	e004      	b.n	4c0 <extint_chan_set_config+0x68>
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     4b6:	6943      	ldr	r3, [r0, #20]
     4b8:	2201      	movs	r2, #1
     4ba:	40aa      	lsls	r2, r5
     4bc:	4393      	bics	r3, r2
     4be:	6143      	str	r3, [r0, #20]
	}
}
     4c0:	b003      	add	sp, #12
     4c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     4c4:	00001c65 	.word	0x00001c65
     4c8:	40001800 	.word	0x40001800

000004cc <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     4cc:	b500      	push	{lr}
     4ce:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     4d0:	ab01      	add	r3, sp, #4
     4d2:	2280      	movs	r2, #128	; 0x80
     4d4:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     4d6:	780a      	ldrb	r2, [r1, #0]
     4d8:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     4da:	784a      	ldrb	r2, [r1, #1]
     4dc:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     4de:	788a      	ldrb	r2, [r1, #2]
     4e0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     4e2:	0019      	movs	r1, r3
     4e4:	4b01      	ldr	r3, [pc, #4]	; (4ec <port_pin_set_config+0x20>)
     4e6:	4798      	blx	r3
}
     4e8:	b003      	add	sp, #12
     4ea:	bd00      	pop	{pc}
     4ec:	00001c65 	.word	0x00001c65

000004f0 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     4f0:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     4f2:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     4f4:	2340      	movs	r3, #64	; 0x40
     4f6:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     4f8:	4281      	cmp	r1, r0
     4fa:	d201      	bcs.n	500 <_sercom_get_sync_baud_val+0x10>
     4fc:	e00a      	b.n	514 <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
     4fe:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
     500:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     502:	1c63      	adds	r3, r4, #1
     504:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     506:	4288      	cmp	r0, r1
     508:	d9f9      	bls.n	4fe <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     50a:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     50c:	2cff      	cmp	r4, #255	; 0xff
     50e:	d801      	bhi.n	514 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
     510:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     512:	2300      	movs	r3, #0
	}
}
     514:	0018      	movs	r0, r3
     516:	bd10      	pop	{r4, pc}

00000518 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     518:	b5f0      	push	{r4, r5, r6, r7, lr}
     51a:	465f      	mov	r7, fp
     51c:	4656      	mov	r6, sl
     51e:	464d      	mov	r5, r9
     520:	4644      	mov	r4, r8
     522:	b4f0      	push	{r4, r5, r6, r7}
     524:	b089      	sub	sp, #36	; 0x24
     526:	000c      	movs	r4, r1
     528:	9205      	str	r2, [sp, #20]
     52a:	aa12      	add	r2, sp, #72	; 0x48
     52c:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     52e:	0002      	movs	r2, r0
     530:	434a      	muls	r2, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     532:	2540      	movs	r5, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     534:	42a2      	cmp	r2, r4
     536:	d900      	bls.n	53a <_sercom_get_async_baud_val+0x22>
     538:	e0c6      	b.n	6c8 <_sercom_get_async_baud_val+0x1b0>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     53a:	2b00      	cmp	r3, #0
     53c:	d151      	bne.n	5e2 <_sercom_get_async_baud_val+0xca>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     53e:	0002      	movs	r2, r0
     540:	0008      	movs	r0, r1
     542:	2100      	movs	r1, #0
     544:	4d64      	ldr	r5, [pc, #400]	; (6d8 <_sercom_get_async_baud_val+0x1c0>)
     546:	47a8      	blx	r5
     548:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
     54a:	0026      	movs	r6, r4
     54c:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     54e:	2300      	movs	r3, #0
     550:	2400      	movs	r4, #0
     552:	9300      	str	r3, [sp, #0]
     554:	9401      	str	r4, [sp, #4]
     556:	2200      	movs	r2, #0
     558:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     55a:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     55c:	2120      	movs	r1, #32
     55e:	468c      	mov	ip, r1
     560:	391f      	subs	r1, #31
     562:	9602      	str	r6, [sp, #8]
     564:	9703      	str	r7, [sp, #12]
     566:	2420      	movs	r4, #32
     568:	4264      	negs	r4, r4
     56a:	1904      	adds	r4, r0, r4
     56c:	d403      	bmi.n	576 <_sercom_get_async_baud_val+0x5e>
     56e:	000d      	movs	r5, r1
     570:	40a5      	lsls	r5, r4
     572:	46a8      	mov	r8, r5
     574:	e004      	b.n	580 <_sercom_get_async_baud_val+0x68>
     576:	4664      	mov	r4, ip
     578:	1a24      	subs	r4, r4, r0
     57a:	000d      	movs	r5, r1
     57c:	40e5      	lsrs	r5, r4
     57e:	46a8      	mov	r8, r5
     580:	000c      	movs	r4, r1
     582:	4084      	lsls	r4, r0
     584:	46a1      	mov	r9, r4

		r = r << 1;
     586:	0014      	movs	r4, r2
     588:	001d      	movs	r5, r3
     58a:	18a4      	adds	r4, r4, r2
     58c:	415d      	adcs	r5, r3
     58e:	0022      	movs	r2, r4
     590:	002b      	movs	r3, r5

		if (n & bit_shift) {
     592:	4646      	mov	r6, r8
     594:	465f      	mov	r7, fp
     596:	423e      	tst	r6, r7
     598:	d003      	beq.n	5a2 <_sercom_get_async_baud_val+0x8a>
			r |= 0x01;
     59a:	000e      	movs	r6, r1
     59c:	4326      	orrs	r6, r4
     59e:	0032      	movs	r2, r6
     5a0:	002b      	movs	r3, r5
		}

		if (r >= d) {
     5a2:	9c02      	ldr	r4, [sp, #8]
     5a4:	9d03      	ldr	r5, [sp, #12]
     5a6:	429d      	cmp	r5, r3
     5a8:	d80f      	bhi.n	5ca <_sercom_get_async_baud_val+0xb2>
     5aa:	d101      	bne.n	5b0 <_sercom_get_async_baud_val+0x98>
     5ac:	4294      	cmp	r4, r2
     5ae:	d80c      	bhi.n	5ca <_sercom_get_async_baud_val+0xb2>
			r = r - d;
     5b0:	9c02      	ldr	r4, [sp, #8]
     5b2:	9d03      	ldr	r5, [sp, #12]
     5b4:	1b12      	subs	r2, r2, r4
     5b6:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     5b8:	464d      	mov	r5, r9
     5ba:	9e00      	ldr	r6, [sp, #0]
     5bc:	9f01      	ldr	r7, [sp, #4]
     5be:	4335      	orrs	r5, r6
     5c0:	003c      	movs	r4, r7
     5c2:	4646      	mov	r6, r8
     5c4:	4334      	orrs	r4, r6
     5c6:	9500      	str	r5, [sp, #0]
     5c8:	9401      	str	r4, [sp, #4]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     5ca:	3801      	subs	r0, #1
     5cc:	d2cb      	bcs.n	566 <_sercom_get_async_baud_val+0x4e>
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
     5ce:	2200      	movs	r2, #0
     5d0:	2301      	movs	r3, #1
     5d2:	9800      	ldr	r0, [sp, #0]
     5d4:	9901      	ldr	r1, [sp, #4]
     5d6:	1a12      	subs	r2, r2, r0
     5d8:	418b      	sbcs	r3, r1
     5da:	0c12      	lsrs	r2, r2, #16
     5dc:	041b      	lsls	r3, r3, #16
     5de:	431a      	orrs	r2, r3
     5e0:	e06f      	b.n	6c2 <_sercom_get_async_baud_val+0x1aa>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
     5e2:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     5e4:	2b01      	cmp	r3, #1
     5e6:	d16c      	bne.n	6c2 <_sercom_get_async_baud_val+0x1aa>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
     5e8:	0f63      	lsrs	r3, r4, #29
     5ea:	9304      	str	r3, [sp, #16]
     5ec:	00e3      	lsls	r3, r4, #3
     5ee:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
     5f0:	000a      	movs	r2, r1
     5f2:	2300      	movs	r3, #0
     5f4:	2100      	movs	r1, #0
     5f6:	4c38      	ldr	r4, [pc, #224]	; (6d8 <_sercom_get_async_baud_val+0x1c0>)
     5f8:	47a0      	blx	r4
     5fa:	0004      	movs	r4, r0
     5fc:	000d      	movs	r5, r1
     5fe:	2300      	movs	r3, #0
     600:	469c      	mov	ip, r3
     602:	9306      	str	r3, [sp, #24]
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
     604:	3320      	adds	r3, #32
     606:	469b      	mov	fp, r3
     608:	2601      	movs	r6, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
     60a:	4663      	mov	r3, ip
     60c:	9307      	str	r3, [sp, #28]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     60e:	2300      	movs	r3, #0
     610:	9302      	str	r3, [sp, #8]
     612:	2200      	movs	r2, #0
     614:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     616:	213f      	movs	r1, #63	; 0x3f
     618:	9400      	str	r4, [sp, #0]
     61a:	9501      	str	r5, [sp, #4]
     61c:	000f      	movs	r7, r1
		bit_shift = (uint64_t)1 << i;
     61e:	2120      	movs	r1, #32
     620:	4249      	negs	r1, r1
     622:	1879      	adds	r1, r7, r1
     624:	d403      	bmi.n	62e <_sercom_get_async_baud_val+0x116>
     626:	0030      	movs	r0, r6
     628:	4088      	lsls	r0, r1
     62a:	4684      	mov	ip, r0
     62c:	e004      	b.n	638 <_sercom_get_async_baud_val+0x120>
     62e:	4659      	mov	r1, fp
     630:	1bc9      	subs	r1, r1, r7
     632:	0030      	movs	r0, r6
     634:	40c8      	lsrs	r0, r1
     636:	4684      	mov	ip, r0
     638:	0031      	movs	r1, r6
     63a:	40b9      	lsls	r1, r7
     63c:	4689      	mov	r9, r1

		r = r << 1;
     63e:	0010      	movs	r0, r2
     640:	0019      	movs	r1, r3
     642:	1880      	adds	r0, r0, r2
     644:	4159      	adcs	r1, r3
     646:	0002      	movs	r2, r0
     648:	000b      	movs	r3, r1

		if (n & bit_shift) {
     64a:	4644      	mov	r4, r8
     64c:	464d      	mov	r5, r9
     64e:	402c      	ands	r4, r5
     650:	46a2      	mov	sl, r4
     652:	4664      	mov	r4, ip
     654:	9d04      	ldr	r5, [sp, #16]
     656:	402c      	ands	r4, r5
     658:	46a4      	mov	ip, r4
     65a:	4654      	mov	r4, sl
     65c:	4665      	mov	r5, ip
     65e:	432c      	orrs	r4, r5
     660:	d003      	beq.n	66a <_sercom_get_async_baud_val+0x152>
			r |= 0x01;
     662:	0034      	movs	r4, r6
     664:	4304      	orrs	r4, r0
     666:	0022      	movs	r2, r4
     668:	000b      	movs	r3, r1
		}

		if (r >= d) {
     66a:	9800      	ldr	r0, [sp, #0]
     66c:	9901      	ldr	r1, [sp, #4]
     66e:	4299      	cmp	r1, r3
     670:	d80a      	bhi.n	688 <_sercom_get_async_baud_val+0x170>
     672:	d101      	bne.n	678 <_sercom_get_async_baud_val+0x160>
     674:	4290      	cmp	r0, r2
     676:	d807      	bhi.n	688 <_sercom_get_async_baud_val+0x170>
			r = r - d;
     678:	9800      	ldr	r0, [sp, #0]
     67a:	9901      	ldr	r1, [sp, #4]
     67c:	1a12      	subs	r2, r2, r0
     67e:	418b      	sbcs	r3, r1
			q |= bit_shift;
     680:	9902      	ldr	r1, [sp, #8]
     682:	4648      	mov	r0, r9
     684:	4301      	orrs	r1, r0
     686:	9102      	str	r1, [sp, #8]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     688:	3f01      	subs	r7, #1
     68a:	d2c8      	bcs.n	61e <_sercom_get_async_baud_val+0x106>
     68c:	9c00      	ldr	r4, [sp, #0]
     68e:	9d01      	ldr	r5, [sp, #4]
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
     690:	9902      	ldr	r1, [sp, #8]
     692:	9a07      	ldr	r2, [sp, #28]
     694:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
     696:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
     698:	4910      	ldr	r1, [pc, #64]	; (6dc <_sercom_get_async_baud_val+0x1c4>)
     69a:	428b      	cmp	r3, r1
     69c:	d90b      	bls.n	6b6 <_sercom_get_async_baud_val+0x19e>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
     69e:	9b06      	ldr	r3, [sp, #24]
     6a0:	3301      	adds	r3, #1
     6a2:	b2db      	uxtb	r3, r3
     6a4:	0019      	movs	r1, r3
     6a6:	9306      	str	r3, [sp, #24]
     6a8:	0013      	movs	r3, r2
     6aa:	3301      	adds	r3, #1
     6ac:	9307      	str	r3, [sp, #28]
     6ae:	2908      	cmp	r1, #8
     6b0:	d1ad      	bne.n	60e <_sercom_get_async_baud_val+0xf6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     6b2:	2540      	movs	r5, #64	; 0x40
     6b4:	e008      	b.n	6c8 <_sercom_get_async_baud_val+0x1b0>
     6b6:	2540      	movs	r5, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
     6b8:	9a06      	ldr	r2, [sp, #24]
     6ba:	2a08      	cmp	r2, #8
     6bc:	d004      	beq.n	6c8 <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
     6be:	0352      	lsls	r2, r2, #13
     6c0:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
     6c2:	9b05      	ldr	r3, [sp, #20]
     6c4:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
     6c6:	2500      	movs	r5, #0
}
     6c8:	0028      	movs	r0, r5
     6ca:	b009      	add	sp, #36	; 0x24
     6cc:	bc3c      	pop	{r2, r3, r4, r5}
     6ce:	4690      	mov	r8, r2
     6d0:	4699      	mov	r9, r3
     6d2:	46a2      	mov	sl, r4
     6d4:	46ab      	mov	fp, r5
     6d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
     6d8:	00004da5 	.word	0x00004da5
     6dc:	00001fff 	.word	0x00001fff

000006e0 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     6e0:	b510      	push	{r4, lr}
     6e2:	b082      	sub	sp, #8
     6e4:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     6e6:	4b0e      	ldr	r3, [pc, #56]	; (720 <sercom_set_gclk_generator+0x40>)
     6e8:	781b      	ldrb	r3, [r3, #0]
     6ea:	2b00      	cmp	r3, #0
     6ec:	d001      	beq.n	6f2 <sercom_set_gclk_generator+0x12>
     6ee:	2900      	cmp	r1, #0
     6f0:	d00d      	beq.n	70e <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
     6f2:	a901      	add	r1, sp, #4
     6f4:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     6f6:	2013      	movs	r0, #19
     6f8:	4b0a      	ldr	r3, [pc, #40]	; (724 <sercom_set_gclk_generator+0x44>)
     6fa:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     6fc:	2013      	movs	r0, #19
     6fe:	4b0a      	ldr	r3, [pc, #40]	; (728 <sercom_set_gclk_generator+0x48>)
     700:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
     702:	4b07      	ldr	r3, [pc, #28]	; (720 <sercom_set_gclk_generator+0x40>)
     704:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     706:	2201      	movs	r2, #1
     708:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     70a:	2000      	movs	r0, #0
     70c:	e006      	b.n	71c <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
     70e:	4b04      	ldr	r3, [pc, #16]	; (720 <sercom_set_gclk_generator+0x40>)
     710:	785b      	ldrb	r3, [r3, #1]
     712:	4283      	cmp	r3, r0
     714:	d001      	beq.n	71a <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     716:	201d      	movs	r0, #29
     718:	e000      	b.n	71c <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
     71a:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
     71c:	b002      	add	sp, #8
     71e:	bd10      	pop	{r4, pc}
     720:	20000098 	.word	0x20000098
     724:	00001b6d 	.word	0x00001b6d
     728:	00001ae1 	.word	0x00001ae1

0000072c <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     72c:	4b44      	ldr	r3, [pc, #272]	; (840 <_sercom_get_default_pad+0x114>)
     72e:	4298      	cmp	r0, r3
     730:	d033      	beq.n	79a <_sercom_get_default_pad+0x6e>
     732:	d806      	bhi.n	742 <_sercom_get_default_pad+0x16>
     734:	4b43      	ldr	r3, [pc, #268]	; (844 <_sercom_get_default_pad+0x118>)
     736:	4298      	cmp	r0, r3
     738:	d00d      	beq.n	756 <_sercom_get_default_pad+0x2a>
     73a:	4b43      	ldr	r3, [pc, #268]	; (848 <_sercom_get_default_pad+0x11c>)
     73c:	4298      	cmp	r0, r3
     73e:	d01b      	beq.n	778 <_sercom_get_default_pad+0x4c>
     740:	e06f      	b.n	822 <_sercom_get_default_pad+0xf6>
     742:	4b42      	ldr	r3, [pc, #264]	; (84c <_sercom_get_default_pad+0x120>)
     744:	4298      	cmp	r0, r3
     746:	d04a      	beq.n	7de <_sercom_get_default_pad+0xb2>
     748:	4b41      	ldr	r3, [pc, #260]	; (850 <_sercom_get_default_pad+0x124>)
     74a:	4298      	cmp	r0, r3
     74c:	d058      	beq.n	800 <_sercom_get_default_pad+0xd4>
     74e:	4b41      	ldr	r3, [pc, #260]	; (854 <_sercom_get_default_pad+0x128>)
     750:	4298      	cmp	r0, r3
     752:	d166      	bne.n	822 <_sercom_get_default_pad+0xf6>
     754:	e032      	b.n	7bc <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     756:	2901      	cmp	r1, #1
     758:	d006      	beq.n	768 <_sercom_get_default_pad+0x3c>
     75a:	2900      	cmp	r1, #0
     75c:	d063      	beq.n	826 <_sercom_get_default_pad+0xfa>
     75e:	2902      	cmp	r1, #2
     760:	d006      	beq.n	770 <_sercom_get_default_pad+0x44>
     762:	2903      	cmp	r1, #3
     764:	d006      	beq.n	774 <_sercom_get_default_pad+0x48>
     766:	e001      	b.n	76c <_sercom_get_default_pad+0x40>
     768:	483b      	ldr	r0, [pc, #236]	; (858 <_sercom_get_default_pad+0x12c>)
     76a:	e067      	b.n	83c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     76c:	2000      	movs	r0, #0
     76e:	e065      	b.n	83c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     770:	483a      	ldr	r0, [pc, #232]	; (85c <_sercom_get_default_pad+0x130>)
     772:	e063      	b.n	83c <_sercom_get_default_pad+0x110>
     774:	483a      	ldr	r0, [pc, #232]	; (860 <_sercom_get_default_pad+0x134>)
     776:	e061      	b.n	83c <_sercom_get_default_pad+0x110>
     778:	2901      	cmp	r1, #1
     77a:	d006      	beq.n	78a <_sercom_get_default_pad+0x5e>
     77c:	2900      	cmp	r1, #0
     77e:	d054      	beq.n	82a <_sercom_get_default_pad+0xfe>
     780:	2902      	cmp	r1, #2
     782:	d006      	beq.n	792 <_sercom_get_default_pad+0x66>
     784:	2903      	cmp	r1, #3
     786:	d006      	beq.n	796 <_sercom_get_default_pad+0x6a>
     788:	e001      	b.n	78e <_sercom_get_default_pad+0x62>
     78a:	4836      	ldr	r0, [pc, #216]	; (864 <_sercom_get_default_pad+0x138>)
     78c:	e056      	b.n	83c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     78e:	2000      	movs	r0, #0
     790:	e054      	b.n	83c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     792:	4835      	ldr	r0, [pc, #212]	; (868 <_sercom_get_default_pad+0x13c>)
     794:	e052      	b.n	83c <_sercom_get_default_pad+0x110>
     796:	4835      	ldr	r0, [pc, #212]	; (86c <_sercom_get_default_pad+0x140>)
     798:	e050      	b.n	83c <_sercom_get_default_pad+0x110>
     79a:	2901      	cmp	r1, #1
     79c:	d006      	beq.n	7ac <_sercom_get_default_pad+0x80>
     79e:	2900      	cmp	r1, #0
     7a0:	d045      	beq.n	82e <_sercom_get_default_pad+0x102>
     7a2:	2902      	cmp	r1, #2
     7a4:	d006      	beq.n	7b4 <_sercom_get_default_pad+0x88>
     7a6:	2903      	cmp	r1, #3
     7a8:	d006      	beq.n	7b8 <_sercom_get_default_pad+0x8c>
     7aa:	e001      	b.n	7b0 <_sercom_get_default_pad+0x84>
     7ac:	4830      	ldr	r0, [pc, #192]	; (870 <_sercom_get_default_pad+0x144>)
     7ae:	e045      	b.n	83c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     7b0:	2000      	movs	r0, #0
     7b2:	e043      	b.n	83c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7b4:	482f      	ldr	r0, [pc, #188]	; (874 <_sercom_get_default_pad+0x148>)
     7b6:	e041      	b.n	83c <_sercom_get_default_pad+0x110>
     7b8:	482f      	ldr	r0, [pc, #188]	; (878 <_sercom_get_default_pad+0x14c>)
     7ba:	e03f      	b.n	83c <_sercom_get_default_pad+0x110>
     7bc:	2901      	cmp	r1, #1
     7be:	d006      	beq.n	7ce <_sercom_get_default_pad+0xa2>
     7c0:	2900      	cmp	r1, #0
     7c2:	d036      	beq.n	832 <_sercom_get_default_pad+0x106>
     7c4:	2902      	cmp	r1, #2
     7c6:	d006      	beq.n	7d6 <_sercom_get_default_pad+0xaa>
     7c8:	2903      	cmp	r1, #3
     7ca:	d006      	beq.n	7da <_sercom_get_default_pad+0xae>
     7cc:	e001      	b.n	7d2 <_sercom_get_default_pad+0xa6>
     7ce:	482b      	ldr	r0, [pc, #172]	; (87c <_sercom_get_default_pad+0x150>)
     7d0:	e034      	b.n	83c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     7d2:	2000      	movs	r0, #0
     7d4:	e032      	b.n	83c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7d6:	482a      	ldr	r0, [pc, #168]	; (880 <_sercom_get_default_pad+0x154>)
     7d8:	e030      	b.n	83c <_sercom_get_default_pad+0x110>
     7da:	482a      	ldr	r0, [pc, #168]	; (884 <_sercom_get_default_pad+0x158>)
     7dc:	e02e      	b.n	83c <_sercom_get_default_pad+0x110>
     7de:	2901      	cmp	r1, #1
     7e0:	d006      	beq.n	7f0 <_sercom_get_default_pad+0xc4>
     7e2:	2900      	cmp	r1, #0
     7e4:	d027      	beq.n	836 <_sercom_get_default_pad+0x10a>
     7e6:	2902      	cmp	r1, #2
     7e8:	d006      	beq.n	7f8 <_sercom_get_default_pad+0xcc>
     7ea:	2903      	cmp	r1, #3
     7ec:	d006      	beq.n	7fc <_sercom_get_default_pad+0xd0>
     7ee:	e001      	b.n	7f4 <_sercom_get_default_pad+0xc8>
     7f0:	4825      	ldr	r0, [pc, #148]	; (888 <_sercom_get_default_pad+0x15c>)
     7f2:	e023      	b.n	83c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     7f4:	2000      	movs	r0, #0
     7f6:	e021      	b.n	83c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7f8:	4824      	ldr	r0, [pc, #144]	; (88c <_sercom_get_default_pad+0x160>)
     7fa:	e01f      	b.n	83c <_sercom_get_default_pad+0x110>
     7fc:	4824      	ldr	r0, [pc, #144]	; (890 <_sercom_get_default_pad+0x164>)
     7fe:	e01d      	b.n	83c <_sercom_get_default_pad+0x110>
     800:	2901      	cmp	r1, #1
     802:	d006      	beq.n	812 <_sercom_get_default_pad+0xe6>
     804:	2900      	cmp	r1, #0
     806:	d018      	beq.n	83a <_sercom_get_default_pad+0x10e>
     808:	2902      	cmp	r1, #2
     80a:	d006      	beq.n	81a <_sercom_get_default_pad+0xee>
     80c:	2903      	cmp	r1, #3
     80e:	d006      	beq.n	81e <_sercom_get_default_pad+0xf2>
     810:	e001      	b.n	816 <_sercom_get_default_pad+0xea>
     812:	4820      	ldr	r0, [pc, #128]	; (894 <_sercom_get_default_pad+0x168>)
     814:	e012      	b.n	83c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     816:	2000      	movs	r0, #0
     818:	e010      	b.n	83c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     81a:	481f      	ldr	r0, [pc, #124]	; (898 <_sercom_get_default_pad+0x16c>)
     81c:	e00e      	b.n	83c <_sercom_get_default_pad+0x110>
     81e:	481f      	ldr	r0, [pc, #124]	; (89c <_sercom_get_default_pad+0x170>)
     820:	e00c      	b.n	83c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     822:	2000      	movs	r0, #0
     824:	e00a      	b.n	83c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     826:	481e      	ldr	r0, [pc, #120]	; (8a0 <_sercom_get_default_pad+0x174>)
     828:	e008      	b.n	83c <_sercom_get_default_pad+0x110>
     82a:	2003      	movs	r0, #3
     82c:	e006      	b.n	83c <_sercom_get_default_pad+0x110>
     82e:	481d      	ldr	r0, [pc, #116]	; (8a4 <_sercom_get_default_pad+0x178>)
     830:	e004      	b.n	83c <_sercom_get_default_pad+0x110>
     832:	481d      	ldr	r0, [pc, #116]	; (8a8 <_sercom_get_default_pad+0x17c>)
     834:	e002      	b.n	83c <_sercom_get_default_pad+0x110>
     836:	481d      	ldr	r0, [pc, #116]	; (8ac <_sercom_get_default_pad+0x180>)
     838:	e000      	b.n	83c <_sercom_get_default_pad+0x110>
     83a:	481d      	ldr	r0, [pc, #116]	; (8b0 <_sercom_get_default_pad+0x184>)
	}

	Assert(false);
	return 0;
}
     83c:	4770      	bx	lr
     83e:	46c0      	nop			; (mov r8, r8)
     840:	42001000 	.word	0x42001000
     844:	42000800 	.word	0x42000800
     848:	42000c00 	.word	0x42000c00
     84c:	42001800 	.word	0x42001800
     850:	42001c00 	.word	0x42001c00
     854:	42001400 	.word	0x42001400
     858:	00050003 	.word	0x00050003
     85c:	00060003 	.word	0x00060003
     860:	00070003 	.word	0x00070003
     864:	00010003 	.word	0x00010003
     868:	001e0003 	.word	0x001e0003
     86c:	001f0003 	.word	0x001f0003
     870:	000d0002 	.word	0x000d0002
     874:	000e0002 	.word	0x000e0002
     878:	000f0002 	.word	0x000f0002
     87c:	00110003 	.word	0x00110003
     880:	00120003 	.word	0x00120003
     884:	00130003 	.word	0x00130003
     888:	003f0005 	.word	0x003f0005
     88c:	003e0005 	.word	0x003e0005
     890:	00520005 	.word	0x00520005
     894:	00170003 	.word	0x00170003
     898:	00180003 	.word	0x00180003
     89c:	00190003 	.word	0x00190003
     8a0:	00040003 	.word	0x00040003
     8a4:	000c0002 	.word	0x000c0002
     8a8:	00100003 	.word	0x00100003
     8ac:	00530005 	.word	0x00530005
     8b0:	00160003 	.word	0x00160003

000008b4 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     8b4:	b530      	push	{r4, r5, lr}
     8b6:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     8b8:	4b0c      	ldr	r3, [pc, #48]	; (8ec <_sercom_get_sercom_inst_index+0x38>)
     8ba:	466a      	mov	r2, sp
     8bc:	cb32      	ldmia	r3!, {r1, r4, r5}
     8be:	c232      	stmia	r2!, {r1, r4, r5}
     8c0:	cb32      	ldmia	r3!, {r1, r4, r5}
     8c2:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     8c4:	9b00      	ldr	r3, [sp, #0]
     8c6:	4283      	cmp	r3, r0
     8c8:	d006      	beq.n	8d8 <_sercom_get_sercom_inst_index+0x24>
     8ca:	2301      	movs	r3, #1
     8cc:	009a      	lsls	r2, r3, #2
     8ce:	4669      	mov	r1, sp
     8d0:	5852      	ldr	r2, [r2, r1]
     8d2:	4282      	cmp	r2, r0
     8d4:	d103      	bne.n	8de <_sercom_get_sercom_inst_index+0x2a>
     8d6:	e000      	b.n	8da <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     8d8:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
     8da:	b2d8      	uxtb	r0, r3
     8dc:	e003      	b.n	8e6 <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     8de:	3301      	adds	r3, #1
     8e0:	2b06      	cmp	r3, #6
     8e2:	d1f3      	bne.n	8cc <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     8e4:	2000      	movs	r0, #0
}
     8e6:	b007      	add	sp, #28
     8e8:	bd30      	pop	{r4, r5, pc}
     8ea:	46c0      	nop			; (mov r8, r8)
     8ec:	00005f98 	.word	0x00005f98

000008f0 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     8f0:	4770      	bx	lr
     8f2:	46c0      	nop			; (mov r8, r8)

000008f4 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     8f4:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
     8f6:	4b0a      	ldr	r3, [pc, #40]	; (920 <_sercom_set_handler+0x2c>)
     8f8:	781b      	ldrb	r3, [r3, #0]
     8fa:	2b00      	cmp	r3, #0
     8fc:	d10c      	bne.n	918 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     8fe:	4f09      	ldr	r7, [pc, #36]	; (924 <_sercom_set_handler+0x30>)
     900:	4e09      	ldr	r6, [pc, #36]	; (928 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
     902:	4d0a      	ldr	r5, [pc, #40]	; (92c <_sercom_set_handler+0x38>)
     904:	2400      	movs	r4, #0
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     906:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
     908:	195a      	adds	r2, r3, r5
     90a:	6014      	str	r4, [r2, #0]
     90c:	3304      	adds	r3, #4
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     90e:	2b18      	cmp	r3, #24
     910:	d1f9      	bne.n	906 <_sercom_set_handler+0x12>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
     912:	2201      	movs	r2, #1
     914:	4b02      	ldr	r3, [pc, #8]	; (920 <_sercom_set_handler+0x2c>)
     916:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     918:	0080      	lsls	r0, r0, #2
     91a:	4b02      	ldr	r3, [pc, #8]	; (924 <_sercom_set_handler+0x30>)
     91c:	50c1      	str	r1, [r0, r3]
}
     91e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     920:	2000009a 	.word	0x2000009a
     924:	2000009c 	.word	0x2000009c
     928:	000008f1 	.word	0x000008f1
     92c:	200007b4 	.word	0x200007b4

00000930 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     930:	b510      	push	{r4, lr}
     932:	b082      	sub	sp, #8
     934:	0004      	movs	r4, r0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     936:	2206      	movs	r2, #6
     938:	4905      	ldr	r1, [pc, #20]	; (950 <_sercom_get_interrupt_vector+0x20>)
     93a:	4668      	mov	r0, sp
     93c:	4b05      	ldr	r3, [pc, #20]	; (954 <_sercom_get_interrupt_vector+0x24>)
     93e:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     940:	0020      	movs	r0, r4
     942:	4b05      	ldr	r3, [pc, #20]	; (958 <_sercom_get_interrupt_vector+0x28>)
     944:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     946:	466b      	mov	r3, sp
     948:	5618      	ldrsb	r0, [r3, r0]
}
     94a:	b002      	add	sp, #8
     94c:	bd10      	pop	{r4, pc}
     94e:	46c0      	nop			; (mov r8, r8)
     950:	00005fb0 	.word	0x00005fb0
     954:	00004e49 	.word	0x00004e49
     958:	000008b5 	.word	0x000008b5

0000095c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     95c:	b510      	push	{r4, lr}
     95e:	4b02      	ldr	r3, [pc, #8]	; (968 <SERCOM0_Handler+0xc>)
     960:	681b      	ldr	r3, [r3, #0]
     962:	2000      	movs	r0, #0
     964:	4798      	blx	r3
     966:	bd10      	pop	{r4, pc}
     968:	2000009c 	.word	0x2000009c

0000096c <SERCOM1_Handler>:
     96c:	b510      	push	{r4, lr}
     96e:	4b02      	ldr	r3, [pc, #8]	; (978 <SERCOM1_Handler+0xc>)
     970:	685b      	ldr	r3, [r3, #4]
     972:	2001      	movs	r0, #1
     974:	4798      	blx	r3
     976:	bd10      	pop	{r4, pc}
     978:	2000009c 	.word	0x2000009c

0000097c <SERCOM2_Handler>:
     97c:	b510      	push	{r4, lr}
     97e:	4b02      	ldr	r3, [pc, #8]	; (988 <SERCOM2_Handler+0xc>)
     980:	689b      	ldr	r3, [r3, #8]
     982:	2002      	movs	r0, #2
     984:	4798      	blx	r3
     986:	bd10      	pop	{r4, pc}
     988:	2000009c 	.word	0x2000009c

0000098c <SERCOM3_Handler>:
     98c:	b510      	push	{r4, lr}
     98e:	4b02      	ldr	r3, [pc, #8]	; (998 <SERCOM3_Handler+0xc>)
     990:	68db      	ldr	r3, [r3, #12]
     992:	2003      	movs	r0, #3
     994:	4798      	blx	r3
     996:	bd10      	pop	{r4, pc}
     998:	2000009c 	.word	0x2000009c

0000099c <SERCOM4_Handler>:
     99c:	b510      	push	{r4, lr}
     99e:	4b02      	ldr	r3, [pc, #8]	; (9a8 <SERCOM4_Handler+0xc>)
     9a0:	691b      	ldr	r3, [r3, #16]
     9a2:	2004      	movs	r0, #4
     9a4:	4798      	blx	r3
     9a6:	bd10      	pop	{r4, pc}
     9a8:	2000009c 	.word	0x2000009c

000009ac <SERCOM5_Handler>:
     9ac:	b510      	push	{r4, lr}
     9ae:	4b02      	ldr	r3, [pc, #8]	; (9b8 <SERCOM5_Handler+0xc>)
     9b0:	695b      	ldr	r3, [r3, #20]
     9b2:	2005      	movs	r0, #5
     9b4:	4798      	blx	r3
     9b6:	bd10      	pop	{r4, pc}
     9b8:	2000009c 	.word	0x2000009c

000009bc <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
     9bc:	b5f0      	push	{r4, r5, r6, r7, lr}
     9be:	4657      	mov	r7, sl
     9c0:	464e      	mov	r6, r9
     9c2:	4645      	mov	r5, r8
     9c4:	b4e0      	push	{r5, r6, r7}
     9c6:	b08a      	sub	sp, #40	; 0x28
     9c8:	0005      	movs	r5, r0
     9ca:	000e      	movs	r6, r1
     9cc:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     9ce:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     9d0:	680b      	ldr	r3, [r1, #0]
     9d2:	079b      	lsls	r3, r3, #30
     9d4:	d400      	bmi.n	9d8 <spi_init+0x1c>
     9d6:	e08c      	b.n	af2 <spi_init+0x136>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
     9d8:	6a93      	ldr	r3, [r2, #40]	; 0x28
     9da:	9305      	str	r3, [sp, #20]
     9dc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
     9de:	9306      	str	r3, [sp, #24]
     9e0:	6b13      	ldr	r3, [r2, #48]	; 0x30
     9e2:	9307      	str	r3, [sp, #28]
     9e4:	6b53      	ldr	r3, [r2, #52]	; 0x34
     9e6:	9308      	str	r3, [sp, #32]
     9e8:	2700      	movs	r7, #0
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
     9ea:	231f      	movs	r3, #31
     9ec:	4699      	mov	r9, r3
     9ee:	b2f9      	uxtb	r1, r7
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     9f0:	00bb      	lsls	r3, r7, #2
     9f2:	aa05      	add	r2, sp, #20
     9f4:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     9f6:	2800      	cmp	r0, #0
     9f8:	d102      	bne.n	a00 <spi_init+0x44>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     9fa:	0030      	movs	r0, r6
     9fc:	4b8f      	ldr	r3, [pc, #572]	; (c3c <spi_init+0x280>)
     9fe:	4798      	blx	r3
		}

		if (current_pinmux == PINMUX_UNUSED) {
     a00:	1c43      	adds	r3, r0, #1
     a02:	d029      	beq.n	a58 <spi_init+0x9c>
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
     a04:	0402      	lsls	r2, r0, #16
     a06:	0c13      	lsrs	r3, r2, #16
     a08:	4698      	mov	r8, r3
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
     a0a:	0c00      	lsrs	r0, r0, #16
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a0c:	b2c1      	uxtb	r1, r0
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     a0e:	2300      	movs	r3, #0
     a10:	469c      	mov	ip, r3
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a12:	0603      	lsls	r3, r0, #24
     a14:	d404      	bmi.n	a20 <spi_init+0x64>
		return &(ports[port_index]->Group[group_index]);
     a16:	094b      	lsrs	r3, r1, #5
     a18:	01db      	lsls	r3, r3, #7
     a1a:	4a89      	ldr	r2, [pc, #548]	; (c40 <spi_init+0x284>)
     a1c:	4694      	mov	ip, r2
     a1e:	449c      	add	ip, r3
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
     a20:	464b      	mov	r3, r9
     a22:	400b      	ands	r3, r1

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
     a24:	4660      	mov	r0, ip
     a26:	18c0      	adds	r0, r0, r3
     a28:	3040      	adds	r0, #64	; 0x40
     a2a:	7800      	ldrb	r0, [r0, #0]
     a2c:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
     a2e:	2080      	movs	r0, #128	; 0x80
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
     a30:	4652      	mov	r2, sl
     a32:	07d2      	lsls	r2, r2, #31
     a34:	d50a      	bpl.n	a4c <spi_init+0x90>
		return SYSTEM_PINMUX_GPIO;
	}

	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
     a36:	085b      	lsrs	r3, r3, #1
     a38:	4463      	add	r3, ip
     a3a:	3330      	adds	r3, #48	; 0x30
     a3c:	7818      	ldrb	r0, [r3, #0]
     a3e:	b2c0      	uxtb	r0, r0

	if (pin_index & 1) {
     a40:	07cb      	lsls	r3, r1, #31
     a42:	d501      	bpl.n	a48 <spi_init+0x8c>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
     a44:	0900      	lsrs	r0, r0, #4
     a46:	e001      	b.n	a4c <spi_init+0x90>
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
     a48:	230f      	movs	r3, #15
     a4a:	4018      	ands	r0, r3

		if (current_pinmux == PINMUX_UNUSED) {
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
     a4c:	4580      	cmp	r8, r0
     a4e:	d003      	beq.n	a58 <spi_init+0x9c>
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
			module->hw = NULL;
     a50:	2300      	movs	r3, #0
     a52:	602b      	str	r3, [r5, #0]
			return STATUS_ERR_DENIED;
     a54:	201c      	movs	r0, #28
     a56:	e0ea      	b.n	c2e <spi_init+0x272>
     a58:	3701      	adds	r7, #1
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     a5a:	2f04      	cmp	r7, #4
     a5c:	d1c7      	bne.n	9ee <spi_init+0x32>
	}

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
     a5e:	2013      	movs	r0, #19
     a60:	4b78      	ldr	r3, [pc, #480]	; (c44 <spi_init+0x288>)
     a62:	4798      	blx	r3
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
     a64:	7822      	ldrb	r2, [r4, #0]
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
     a66:	2100      	movs	r1, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
     a68:	2a01      	cmp	r2, #1
     a6a:	d112      	bne.n	a92 <spi_init+0xd6>
		enum status_code error_code = _sercom_get_sync_baud_val(
     a6c:	aa04      	add	r2, sp, #16
     a6e:	0001      	movs	r1, r0
     a70:	69a0      	ldr	r0, [r4, #24]
     a72:	4b75      	ldr	r3, [pc, #468]	; (c48 <spi_init+0x28c>)
     a74:	4798      	blx	r3
     a76:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
     a78:	2017      	movs	r0, #23
	if (config->mode == SPI_MODE_MASTER) {
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
     a7a:	2b00      	cmp	r3, #0
     a7c:	d000      	beq.n	a80 <spi_init+0xc4>
     a7e:	e0d6      	b.n	c2e <spi_init+0x272>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
     a80:	7b33      	ldrb	r3, [r6, #12]
     a82:	b2db      	uxtb	r3, r3
     a84:	aa04      	add	r2, sp, #16
     a86:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
     a88:	3005      	adds	r0, #5
		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
     a8a:	429a      	cmp	r2, r3
     a8c:	d000      	beq.n	a90 <spi_init+0xd4>
     a8e:	e0ce      	b.n	c2e <spi_init+0x272>
			return STATUS_ERR_DENIED;
		}

		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
     a90:	210c      	movs	r1, #12

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
     a92:	6863      	ldr	r3, [r4, #4]
     a94:	68a2      	ldr	r2, [r4, #8]
     a96:	4313      	orrs	r3, r2
     a98:	68e2      	ldr	r2, [r4, #12]
     a9a:	4313      	orrs	r3, r2
     a9c:	430b      	orrs	r3, r1

	/* Set SPI character size */
	ctrlb |= config->character_size;
     a9e:	7c21      	ldrb	r1, [r4, #16]

	if (config->run_in_standby) {
     aa0:	7c62      	ldrb	r2, [r4, #17]
     aa2:	2a00      	cmp	r2, #0
     aa4:	d001      	beq.n	aaa <spi_init+0xee>
		/* Enable in sleep mode */
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     aa6:	2280      	movs	r2, #128	; 0x80
     aa8:	4313      	orrs	r3, r2
	}

	if (config->receiver_enable) {
     aaa:	7ca2      	ldrb	r2, [r4, #18]
     aac:	2a00      	cmp	r2, #0
     aae:	d002      	beq.n	ab6 <spi_init+0xfa>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     ab0:	2280      	movs	r2, #128	; 0x80
     ab2:	0292      	lsls	r2, r2, #10
     ab4:	4311      	orrs	r1, r2
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
     ab6:	7ce2      	ldrb	r2, [r4, #19]
     ab8:	2a00      	cmp	r2, #0
     aba:	d002      	beq.n	ac2 <spi_init+0x106>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     abc:	2280      	movs	r2, #128	; 0x80
     abe:	0092      	lsls	r2, r2, #2
     ac0:	4311      	orrs	r1, r2
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
     ac2:	7d22      	ldrb	r2, [r4, #20]
     ac4:	2a00      	cmp	r2, #0
     ac6:	d002      	beq.n	ace <spi_init+0x112>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     ac8:	2280      	movs	r2, #128	; 0x80
     aca:	0192      	lsls	r2, r2, #6
     acc:	4311      	orrs	r1, r2
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
     ace:	6830      	ldr	r0, [r6, #0]
     ad0:	2202      	movs	r2, #2
     ad2:	4313      	orrs	r3, r2
     ad4:	4283      	cmp	r3, r0
     ad6:	d108      	bne.n	aea <spi_init+0x12e>
			spi_module->CTRLB.reg == ctrlb) {
     ad8:	6873      	ldr	r3, [r6, #4]
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
     ada:	428b      	cmp	r3, r1
     adc:	d105      	bne.n	aea <spi_init+0x12e>
			spi_module->CTRLB.reg == ctrlb) {
		module->mode           = config->mode;
     ade:	7823      	ldrb	r3, [r4, #0]
     ae0:	716b      	strb	r3, [r5, #5]
		module->character_size = config->character_size;
     ae2:	7c23      	ldrb	r3, [r4, #16]
     ae4:	71ab      	strb	r3, [r5, #6]
		return STATUS_OK;
     ae6:	2000      	movs	r0, #0
     ae8:	e0a1      	b.n	c2e <spi_init+0x272>
	}

	/* Not same config, wipe module pointer and return */
	module->hw = NULL;
     aea:	2300      	movs	r3, #0
     aec:	602b      	str	r3, [r5, #0]

	return STATUS_ERR_DENIED;
     aee:	201c      	movs	r0, #28
     af0:	e09d      	b.n	c2e <spi_init+0x272>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     af2:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
     af4:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     af6:	07db      	lsls	r3, r3, #31
     af8:	d500      	bpl.n	afc <spi_init+0x140>
     afa:	e098      	b.n	c2e <spi_init+0x272>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     afc:	0008      	movs	r0, r1
     afe:	4b53      	ldr	r3, [pc, #332]	; (c4c <spi_init+0x290>)
     b00:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     b02:	4953      	ldr	r1, [pc, #332]	; (c50 <spi_init+0x294>)
     b04:	6a0a      	ldr	r2, [r1, #32]
     b06:	1c87      	adds	r7, r0, #2
     b08:	2301      	movs	r3, #1
     b0a:	40bb      	lsls	r3, r7
     b0c:	4313      	orrs	r3, r2
     b0e:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     b10:	a909      	add	r1, sp, #36	; 0x24
     b12:	2724      	movs	r7, #36	; 0x24
     b14:	5de3      	ldrb	r3, [r4, r7]
     b16:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     b18:	3014      	adds	r0, #20
     b1a:	b2c3      	uxtb	r3, r0
     b1c:	9301      	str	r3, [sp, #4]
     b1e:	0018      	movs	r0, r3
     b20:	4b4c      	ldr	r3, [pc, #304]	; (c54 <spi_init+0x298>)
     b22:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     b24:	9801      	ldr	r0, [sp, #4]
     b26:	4b4c      	ldr	r3, [pc, #304]	; (c58 <spi_init+0x29c>)
     b28:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     b2a:	5de0      	ldrb	r0, [r4, r7]
     b2c:	2100      	movs	r1, #0
     b2e:	4b4b      	ldr	r3, [pc, #300]	; (c5c <spi_init+0x2a0>)
     b30:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
     b32:	7823      	ldrb	r3, [r4, #0]
     b34:	2b01      	cmp	r3, #1
     b36:	d103      	bne.n	b40 <spi_init+0x184>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
     b38:	6832      	ldr	r2, [r6, #0]
     b3a:	330b      	adds	r3, #11
     b3c:	4313      	orrs	r3, r2
     b3e:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     b40:	682e      	ldr	r6, [r5, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     b42:	ab04      	add	r3, sp, #16
     b44:	2280      	movs	r2, #128	; 0x80
     b46:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     b48:	2200      	movs	r2, #0
     b4a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     b4c:	2101      	movs	r1, #1
     b4e:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
     b50:	70da      	strb	r2, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
     b52:	7823      	ldrb	r3, [r4, #0]
     b54:	2b00      	cmp	r3, #0
     b56:	d101      	bne.n	b5c <spi_init+0x1a0>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     b58:	ab04      	add	r3, sp, #16
     b5a:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
     b5c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     b5e:	9305      	str	r3, [sp, #20]
     b60:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
     b62:	9306      	str	r3, [sp, #24]
     b64:	6b23      	ldr	r3, [r4, #48]	; 0x30
     b66:	9307      	str	r3, [sp, #28]
     b68:	6b63      	ldr	r3, [r4, #52]	; 0x34
     b6a:	9308      	str	r3, [sp, #32]
     b6c:	2700      	movs	r7, #0
     b6e:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     b70:	00bb      	lsls	r3, r7, #2
     b72:	aa05      	add	r2, sp, #20
     b74:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     b76:	2800      	cmp	r0, #0
     b78:	d102      	bne.n	b80 <spi_init+0x1c4>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     b7a:	0030      	movs	r0, r6
     b7c:	4b2f      	ldr	r3, [pc, #188]	; (c3c <spi_init+0x280>)
     b7e:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
     b80:	1c43      	adds	r3, r0, #1
     b82:	d006      	beq.n	b92 <spi_init+0x1d6>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     b84:	ab02      	add	r3, sp, #8
     b86:	7218      	strb	r0, [r3, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     b88:	0c00      	lsrs	r0, r0, #16
     b8a:	b2c0      	uxtb	r0, r0
     b8c:	a904      	add	r1, sp, #16
     b8e:	4b34      	ldr	r3, [pc, #208]	; (c60 <spi_init+0x2a4>)
     b90:	4798      	blx	r3
     b92:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     b94:	2f04      	cmp	r7, #4
     b96:	d1ea      	bne.n	b6e <spi_init+0x1b2>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
     b98:	7823      	ldrb	r3, [r4, #0]
     b9a:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
     b9c:	7c23      	ldrb	r3, [r4, #16]
     b9e:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
     ba0:	7ca3      	ldrb	r3, [r4, #18]
     ba2:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
     ba4:	7d23      	ldrb	r3, [r4, #20]
     ba6:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
     ba8:	2200      	movs	r2, #0
     baa:	ab02      	add	r3, sp, #8
     bac:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
     bae:	7823      	ldrb	r3, [r4, #0]
     bb0:	2b01      	cmp	r3, #1
     bb2:	d114      	bne.n	bde <spi_init+0x222>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     bb4:	6828      	ldr	r0, [r5, #0]
     bb6:	4b25      	ldr	r3, [pc, #148]	; (c4c <spi_init+0x290>)
     bb8:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
     bba:	3014      	adds	r0, #20
     bbc:	b2c0      	uxtb	r0, r0
     bbe:	4b21      	ldr	r3, [pc, #132]	; (c44 <spi_init+0x288>)
     bc0:	4798      	blx	r3
     bc2:	0001      	movs	r1, r0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
     bc4:	ab02      	add	r3, sp, #8
     bc6:	1d9a      	adds	r2, r3, #6
     bc8:	69a0      	ldr	r0, [r4, #24]
     bca:	4b1f      	ldr	r3, [pc, #124]	; (c48 <spi_init+0x28c>)
     bcc:	4798      	blx	r3
     bce:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
     bd0:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
     bd2:	2b00      	cmp	r3, #0
     bd4:	d12b      	bne.n	c2e <spi_init+0x272>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
     bd6:	ab02      	add	r3, sp, #8
     bd8:	3306      	adds	r3, #6
     bda:	781b      	ldrb	r3, [r3, #0]
     bdc:	7333      	strb	r3, [r6, #12]
# endif
	/* Set data order */
	ctrla |= config->data_order;

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
     bde:	6863      	ldr	r3, [r4, #4]
     be0:	68a2      	ldr	r2, [r4, #8]
     be2:	4313      	orrs	r3, r2

	/* Set MUX setting */
	ctrla |= config->mux_setting;
     be4:	68e2      	ldr	r2, [r4, #12]
     be6:	4313      	orrs	r3, r2

	/* Set SPI character size */
	ctrlb |= config->character_size;
     be8:	7c22      	ldrb	r2, [r4, #16]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     bea:	7c61      	ldrb	r1, [r4, #17]
     bec:	2900      	cmp	r1, #0
     bee:	d103      	bne.n	bf8 <spi_init+0x23c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     bf0:	491c      	ldr	r1, [pc, #112]	; (c64 <spi_init+0x2a8>)
     bf2:	7889      	ldrb	r1, [r1, #2]
     bf4:	0789      	lsls	r1, r1, #30
     bf6:	d501      	bpl.n	bfc <spi_init+0x240>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     bf8:	2180      	movs	r1, #128	; 0x80
     bfa:	430b      	orrs	r3, r1
	}

	if (config->receiver_enable) {
     bfc:	7ca1      	ldrb	r1, [r4, #18]
     bfe:	2900      	cmp	r1, #0
     c00:	d002      	beq.n	c08 <spi_init+0x24c>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     c02:	2180      	movs	r1, #128	; 0x80
     c04:	0289      	lsls	r1, r1, #10
     c06:	430a      	orrs	r2, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
     c08:	7ce1      	ldrb	r1, [r4, #19]
     c0a:	2900      	cmp	r1, #0
     c0c:	d002      	beq.n	c14 <spi_init+0x258>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     c0e:	2180      	movs	r1, #128	; 0x80
     c10:	0089      	lsls	r1, r1, #2
     c12:	430a      	orrs	r2, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
     c14:	7d21      	ldrb	r1, [r4, #20]
     c16:	2900      	cmp	r1, #0
     c18:	d002      	beq.n	c20 <spi_init+0x264>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     c1a:	2180      	movs	r1, #128	; 0x80
     c1c:	0189      	lsls	r1, r1, #6
     c1e:	430a      	orrs	r2, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
     c20:	6831      	ldr	r1, [r6, #0]
     c22:	430b      	orrs	r3, r1
     c24:	6033      	str	r3, [r6, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
     c26:	6873      	ldr	r3, [r6, #4]
     c28:	4313      	orrs	r3, r2
     c2a:	6073      	str	r3, [r6, #4]

	return STATUS_OK;
     c2c:	2000      	movs	r0, #0
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
     c2e:	b00a      	add	sp, #40	; 0x28
     c30:	bc1c      	pop	{r2, r3, r4}
     c32:	4690      	mov	r8, r2
     c34:	4699      	mov	r9, r3
     c36:	46a2      	mov	sl, r4
     c38:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c3a:	46c0      	nop			; (mov r8, r8)
     c3c:	0000072d 	.word	0x0000072d
     c40:	41004400 	.word	0x41004400
     c44:	00001b89 	.word	0x00001b89
     c48:	000004f1 	.word	0x000004f1
     c4c:	000008b5 	.word	0x000008b5
     c50:	40000400 	.word	0x40000400
     c54:	00001b6d 	.word	0x00001b6d
     c58:	00001ae1 	.word	0x00001ae1
     c5c:	000006e1 	.word	0x000006e1
     c60:	00001c65 	.word	0x00001c65
     c64:	41002000 	.word	0x41002000

00000c68 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
     c68:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     c6a:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
     c6c:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     c6e:	2c01      	cmp	r4, #1
     c70:	d16e      	bne.n	d50 <spi_select_slave+0xe8>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
     c72:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     c74:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
     c76:	2c00      	cmp	r4, #0
     c78:	d16a      	bne.n	d50 <spi_select_slave+0xe8>
#  endif
	{
		if (select) {
     c7a:	2a00      	cmp	r2, #0
     c7c:	d058      	beq.n	d30 <spi_select_slave+0xc8>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
     c7e:	784b      	ldrb	r3, [r1, #1]
     c80:	2b00      	cmp	r3, #0
     c82:	d044      	beq.n	d0e <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     c84:	6803      	ldr	r3, [r0, #0]
     c86:	7e1b      	ldrb	r3, [r3, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
     c88:	07db      	lsls	r3, r3, #31
     c8a:	d410      	bmi.n	cae <spi_select_slave+0x46>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
     c8c:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     c8e:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     c90:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     c92:	2900      	cmp	r1, #0
     c94:	d104      	bne.n	ca0 <spi_select_slave+0x38>
		return &(ports[port_index]->Group[group_index]);
     c96:	095a      	lsrs	r2, r3, #5
     c98:	01d2      	lsls	r2, r2, #7
     c9a:	492e      	ldr	r1, [pc, #184]	; (d54 <spi_select_slave+0xec>)
     c9c:	468c      	mov	ip, r1
     c9e:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     ca0:	211f      	movs	r1, #31
     ca2:	400b      	ands	r3, r1
     ca4:	391e      	subs	r1, #30
     ca6:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     ca8:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
     caa:	2305      	movs	r3, #5
     cac:	e050      	b.n	d50 <spi_select_slave+0xe8>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
     cae:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     cb0:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     cb2:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     cb4:	2c00      	cmp	r4, #0
     cb6:	d104      	bne.n	cc2 <spi_select_slave+0x5a>
		return &(ports[port_index]->Group[group_index]);
     cb8:	095a      	lsrs	r2, r3, #5
     cba:	01d2      	lsls	r2, r2, #7
     cbc:	4c25      	ldr	r4, [pc, #148]	; (d54 <spi_select_slave+0xec>)
     cbe:	46a4      	mov	ip, r4
     cc0:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     cc2:	241f      	movs	r4, #31
     cc4:	4023      	ands	r3, r4
     cc6:	3c1e      	subs	r4, #30
     cc8:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     cca:	6154      	str	r4, [r2, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     ccc:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     cce:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     cd0:	07d2      	lsls	r2, r2, #31
     cd2:	d501      	bpl.n	cd8 <spi_select_slave+0x70>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     cd4:	788a      	ldrb	r2, [r1, #2]
     cd6:	629a      	str	r2, [r3, #40]	; 0x28

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
     cd8:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     cda:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
     cdc:	2a00      	cmp	r2, #0
     cde:	d137      	bne.n	d50 <spi_select_slave+0xe8>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     ce0:	6802      	ldr	r2, [r0, #0]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
     ce2:	2104      	movs	r1, #4

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     ce4:	7e13      	ldrb	r3, [r2, #24]
     ce6:	420b      	tst	r3, r1
     ce8:	d0fc      	beq.n	ce4 <spi_select_slave+0x7c>
     cea:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     cec:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     cee:	0749      	lsls	r1, r1, #29
     cf0:	d52e      	bpl.n	d50 <spi_select_slave+0xe8>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     cf2:	8b53      	ldrh	r3, [r2, #26]
     cf4:	075b      	lsls	r3, r3, #29
     cf6:	d501      	bpl.n	cfc <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     cf8:	2304      	movs	r3, #4
     cfa:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     cfc:	7983      	ldrb	r3, [r0, #6]
     cfe:	2b01      	cmp	r3, #1
     d00:	d102      	bne.n	d08 <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     d02:	6a93      	ldr	r3, [r2, #40]	; 0x28
     d04:	2300      	movs	r3, #0
     d06:	e023      	b.n	d50 <spi_select_slave+0xe8>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     d08:	6a93      	ldr	r3, [r2, #40]	; 0x28
     d0a:	2300      	movs	r3, #0
     d0c:	e020      	b.n	d50 <spi_select_slave+0xe8>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
     d0e:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d10:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     d12:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d14:	2900      	cmp	r1, #0
     d16:	d104      	bne.n	d22 <spi_select_slave+0xba>
		return &(ports[port_index]->Group[group_index]);
     d18:	095a      	lsrs	r2, r3, #5
     d1a:	01d2      	lsls	r2, r2, #7
     d1c:	490d      	ldr	r1, [pc, #52]	; (d54 <spi_select_slave+0xec>)
     d1e:	468c      	mov	ip, r1
     d20:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     d22:	211f      	movs	r1, #31
     d24:	400b      	ands	r3, r1
     d26:	391e      	subs	r1, #30
     d28:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     d2a:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     d2c:	2300      	movs	r3, #0
     d2e:	e00f      	b.n	d50 <spi_select_slave+0xe8>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
     d30:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d32:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     d34:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d36:	2900      	cmp	r1, #0
     d38:	d104      	bne.n	d44 <spi_select_slave+0xdc>
		return &(ports[port_index]->Group[group_index]);
     d3a:	095a      	lsrs	r2, r3, #5
     d3c:	01d2      	lsls	r2, r2, #7
     d3e:	4905      	ldr	r1, [pc, #20]	; (d54 <spi_select_slave+0xec>)
     d40:	468c      	mov	ip, r1
     d42:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     d44:	211f      	movs	r1, #31
     d46:	400b      	ands	r3, r1
     d48:	391e      	subs	r1, #30
     d4a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     d4c:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
     d4e:	2300      	movs	r3, #0
}
     d50:	0018      	movs	r0, r3
     d52:	bd10      	pop	{r4, pc}
     d54:	41004400 	.word	0x41004400

00000d58 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     d58:	b5f0      	push	{r4, r5, r6, r7, lr}
     d5a:	465f      	mov	r7, fp
     d5c:	4656      	mov	r6, sl
     d5e:	464d      	mov	r5, r9
     d60:	4644      	mov	r4, r8
     d62:	b4f0      	push	{r4, r5, r6, r7}
     d64:	b091      	sub	sp, #68	; 0x44
     d66:	0005      	movs	r5, r0
     d68:	000c      	movs	r4, r1
     d6a:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     d6c:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     d6e:	0008      	movs	r0, r1
     d70:	4bb9      	ldr	r3, [pc, #740]	; (1058 <usart_init+0x300>)
     d72:	4798      	blx	r3
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     d74:	6822      	ldr	r2, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     d76:	2305      	movs	r3, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     d78:	07d2      	lsls	r2, r2, #31
     d7a:	d500      	bpl.n	d7e <usart_init+0x26>
     d7c:	e164      	b.n	1048 <usart_init+0x2f0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     d7e:	6822      	ldr	r2, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
     d80:	3317      	adds	r3, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     d82:	0792      	lsls	r2, r2, #30
     d84:	d500      	bpl.n	d88 <usart_init+0x30>
     d86:	e15f      	b.n	1048 <usart_init+0x2f0>
     d88:	49b4      	ldr	r1, [pc, #720]	; (105c <usart_init+0x304>)
     d8a:	6a0a      	ldr	r2, [r1, #32]
     d8c:	1c87      	adds	r7, r0, #2
     d8e:	3b1b      	subs	r3, #27
     d90:	40bb      	lsls	r3, r7
     d92:	4313      	orrs	r3, r2
     d94:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     d96:	a90f      	add	r1, sp, #60	; 0x3c
     d98:	272d      	movs	r7, #45	; 0x2d
     d9a:	5df3      	ldrb	r3, [r6, r7]
     d9c:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     d9e:	3014      	adds	r0, #20
     da0:	b2c3      	uxtb	r3, r0
     da2:	9302      	str	r3, [sp, #8]
     da4:	0018      	movs	r0, r3
     da6:	4bae      	ldr	r3, [pc, #696]	; (1060 <usart_init+0x308>)
     da8:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     daa:	9802      	ldr	r0, [sp, #8]
     dac:	4bad      	ldr	r3, [pc, #692]	; (1064 <usart_init+0x30c>)
     dae:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     db0:	5df0      	ldrb	r0, [r6, r7]
     db2:	2100      	movs	r1, #0
     db4:	4bac      	ldr	r3, [pc, #688]	; (1068 <usart_init+0x310>)
     db6:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
     db8:	7af3      	ldrb	r3, [r6, #11]
     dba:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
     dbc:	2324      	movs	r3, #36	; 0x24
     dbe:	5cf3      	ldrb	r3, [r6, r3]
     dc0:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     dc2:	2325      	movs	r3, #37	; 0x25
     dc4:	5cf3      	ldrb	r3, [r6, r3]
     dc6:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
     dc8:	7ef3      	ldrb	r3, [r6, #27]
     dca:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     dcc:	7f33      	ldrb	r3, [r6, #28]
     dce:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     dd0:	682b      	ldr	r3, [r5, #0]
     dd2:	4699      	mov	r9, r3

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     dd4:	0018      	movs	r0, r3
     dd6:	4ba0      	ldr	r3, [pc, #640]	; (1058 <usart_init+0x300>)
     dd8:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     dda:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
     ddc:	2200      	movs	r2, #0
     dde:	230e      	movs	r3, #14
     de0:	a906      	add	r1, sp, #24
     de2:	468c      	mov	ip, r1
     de4:	4463      	add	r3, ip
     de6:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
     de8:	8a32      	ldrh	r2, [r6, #16]
     dea:	9202      	str	r2, [sp, #8]
     dec:	2380      	movs	r3, #128	; 0x80
     dee:	01db      	lsls	r3, r3, #7
     df0:	429a      	cmp	r2, r3
     df2:	d01a      	beq.n	e2a <usart_init+0xd2>
     df4:	d804      	bhi.n	e00 <usart_init+0xa8>
     df6:	2380      	movs	r3, #128	; 0x80
     df8:	019b      	lsls	r3, r3, #6
     dfa:	429a      	cmp	r2, r3
     dfc:	d00b      	beq.n	e16 <usart_init+0xbe>
     dfe:	e104      	b.n	100a <usart_init+0x2b2>
     e00:	23c0      	movs	r3, #192	; 0xc0
     e02:	01db      	lsls	r3, r3, #7
     e04:	9a02      	ldr	r2, [sp, #8]
     e06:	429a      	cmp	r2, r3
     e08:	d00a      	beq.n	e20 <usart_init+0xc8>
     e0a:	2380      	movs	r3, #128	; 0x80
     e0c:	021b      	lsls	r3, r3, #8
     e0e:	429a      	cmp	r2, r3
     e10:	d100      	bne.n	e14 <usart_init+0xbc>
     e12:	e0ff      	b.n	1014 <usart_init+0x2bc>
     e14:	e0f9      	b.n	100a <usart_init+0x2b2>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     e16:	2310      	movs	r3, #16
     e18:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     e1a:	3b0f      	subs	r3, #15
     e1c:	9307      	str	r3, [sp, #28]
     e1e:	e0fd      	b.n	101c <usart_init+0x2c4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     e20:	2308      	movs	r3, #8
     e22:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     e24:	3b07      	subs	r3, #7
     e26:	9307      	str	r3, [sp, #28]
     e28:	e0f8      	b.n	101c <usart_init+0x2c4>
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     e2a:	6833      	ldr	r3, [r6, #0]
     e2c:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
     e2e:	68f3      	ldr	r3, [r6, #12]
     e30:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     e32:	6973      	ldr	r3, [r6, #20]
     e34:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     e36:	7e33      	ldrb	r3, [r6, #24]
     e38:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     e3a:	2326      	movs	r3, #38	; 0x26
     e3c:	5cf3      	ldrb	r3, [r6, r3]
     e3e:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
     e40:	6873      	ldr	r3, [r6, #4]
     e42:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
     e44:	2b00      	cmp	r3, #0
     e46:	d015      	beq.n	e74 <usart_init+0x11c>
     e48:	2380      	movs	r3, #128	; 0x80
     e4a:	055b      	lsls	r3, r3, #21
     e4c:	459a      	cmp	sl, r3
     e4e:	d136      	bne.n	ebe <usart_init+0x166>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
     e50:	2327      	movs	r3, #39	; 0x27
     e52:	5cf3      	ldrb	r3, [r6, r3]
     e54:	2b00      	cmp	r3, #0
     e56:	d136      	bne.n	ec6 <usart_init+0x16e>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     e58:	6a33      	ldr	r3, [r6, #32]
     e5a:	001f      	movs	r7, r3
     e5c:	b2c0      	uxtb	r0, r0
     e5e:	4b83      	ldr	r3, [pc, #524]	; (106c <usart_init+0x314>)
     e60:	4798      	blx	r3
     e62:	0001      	movs	r1, r0
     e64:	220e      	movs	r2, #14
     e66:	ab06      	add	r3, sp, #24
     e68:	469c      	mov	ip, r3
     e6a:	4462      	add	r2, ip
     e6c:	0038      	movs	r0, r7
     e6e:	4b80      	ldr	r3, [pc, #512]	; (1070 <usart_init+0x318>)
     e70:	4798      	blx	r3
     e72:	e025      	b.n	ec0 <usart_init+0x168>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     e74:	2308      	movs	r3, #8
     e76:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     e78:	2300      	movs	r3, #0
     e7a:	9307      	str	r3, [sp, #28]
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
     e7c:	2327      	movs	r3, #39	; 0x27
     e7e:	5cf3      	ldrb	r3, [r6, r3]
     e80:	2b00      	cmp	r3, #0
     e82:	d00b      	beq.n	e9c <usart_init+0x144>
				status_code =
     e84:	9b06      	ldr	r3, [sp, #24]
     e86:	9300      	str	r3, [sp, #0]
     e88:	9b07      	ldr	r3, [sp, #28]
     e8a:	220e      	movs	r2, #14
     e8c:	a906      	add	r1, sp, #24
     e8e:	468c      	mov	ip, r1
     e90:	4462      	add	r2, ip
     e92:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     e94:	6a30      	ldr	r0, [r6, #32]
     e96:	4f77      	ldr	r7, [pc, #476]	; (1074 <usart_init+0x31c>)
     e98:	47b8      	blx	r7
     e9a:	e011      	b.n	ec0 <usart_init+0x168>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
     e9c:	6a33      	ldr	r3, [r6, #32]
     e9e:	001f      	movs	r7, r3
     ea0:	b2c0      	uxtb	r0, r0
     ea2:	4b72      	ldr	r3, [pc, #456]	; (106c <usart_init+0x314>)
     ea4:	4798      	blx	r3
     ea6:	0001      	movs	r1, r0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
     ea8:	9b06      	ldr	r3, [sp, #24]
     eaa:	9300      	str	r3, [sp, #0]
     eac:	9b07      	ldr	r3, [sp, #28]
     eae:	220e      	movs	r2, #14
     eb0:	a806      	add	r0, sp, #24
     eb2:	4684      	mov	ip, r0
     eb4:	4462      	add	r2, ip
     eb6:	0038      	movs	r0, r7
     eb8:	4f6e      	ldr	r7, [pc, #440]	; (1074 <usart_init+0x31c>)
     eba:	47b8      	blx	r7
     ebc:	e000      	b.n	ec0 <usart_init+0x168>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
     ebe:	2000      	movs	r0, #0
     ec0:	1e03      	subs	r3, r0, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
     ec2:	d000      	beq.n	ec6 <usart_init+0x16e>
     ec4:	e0c0      	b.n	1048 <usart_init+0x2f0>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
     ec6:	7e73      	ldrb	r3, [r6, #25]
     ec8:	2b00      	cmp	r3, #0
     eca:	d002      	beq.n	ed2 <usart_init+0x17a>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     ecc:	7eb3      	ldrb	r3, [r6, #26]
     ece:	464a      	mov	r2, r9
     ed0:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     ed2:	682a      	ldr	r2, [r5, #0]
     ed4:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     ed6:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     ed8:	2b00      	cmp	r3, #0
     eda:	d1fc      	bne.n	ed6 <usart_init+0x17e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
     edc:	330e      	adds	r3, #14
     ede:	aa06      	add	r2, sp, #24
     ee0:	4694      	mov	ip, r2
     ee2:	4463      	add	r3, ip
     ee4:	881b      	ldrh	r3, [r3, #0]
     ee6:	464a      	mov	r2, r9
     ee8:	8193      	strh	r3, [r2, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
     eea:	9b04      	ldr	r3, [sp, #16]
     eec:	465a      	mov	r2, fp
     eee:	4313      	orrs	r3, r2
     ef0:	9a03      	ldr	r2, [sp, #12]
     ef2:	4313      	orrs	r3, r2
     ef4:	4652      	mov	r2, sl
     ef6:	4313      	orrs	r3, r2
     ef8:	433b      	orrs	r3, r7
     efa:	4642      	mov	r2, r8
     efc:	0212      	lsls	r2, r2, #8
     efe:	4313      	orrs	r3, r2
     f00:	9a05      	ldr	r2, [sp, #20]
     f02:	0757      	lsls	r7, r2, #29
     f04:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
     f06:	2327      	movs	r3, #39	; 0x27
     f08:	5cf3      	ldrb	r3, [r6, r3]
     f0a:	2b00      	cmp	r3, #0
     f0c:	d101      	bne.n	f12 <usart_init+0x1ba>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     f0e:	3304      	adds	r3, #4
     f10:	431f      	orrs	r7, r3
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
     f12:	7e71      	ldrb	r1, [r6, #25]
     f14:	0289      	lsls	r1, r1, #10
     f16:	7f33      	ldrb	r3, [r6, #28]
     f18:	025b      	lsls	r3, r3, #9
     f1a:	4319      	orrs	r1, r3
     f1c:	7f73      	ldrb	r3, [r6, #29]
     f1e:	021b      	lsls	r3, r3, #8
     f20:	4319      	orrs	r1, r3
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     f22:	2324      	movs	r3, #36	; 0x24
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
     f24:	5cf3      	ldrb	r3, [r6, r3]
     f26:	045b      	lsls	r3, r3, #17
     f28:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     f2a:	2325      	movs	r3, #37	; 0x25
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
     f2c:	5cf2      	ldrb	r2, [r6, r3]
     f2e:	0412      	lsls	r2, r2, #16
     f30:	4311      	orrs	r1, r2
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
     f32:	7af3      	ldrb	r3, [r6, #11]
     f34:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
     f36:	8933      	ldrh	r3, [r6, #8]
     f38:	2bff      	cmp	r3, #255	; 0xff
     f3a:	d004      	beq.n	f46 <usart_init+0x1ee>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
     f3c:	2280      	movs	r2, #128	; 0x80
     f3e:	0452      	lsls	r2, r2, #17
     f40:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
     f42:	4319      	orrs	r1, r3
     f44:	e005      	b.n	f52 <usart_init+0x1fa>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
     f46:	7ef3      	ldrb	r3, [r6, #27]
     f48:	2b00      	cmp	r3, #0
     f4a:	d002      	beq.n	f52 <usart_init+0x1fa>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     f4c:	2380      	movs	r3, #128	; 0x80
     f4e:	04db      	lsls	r3, r3, #19
     f50:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     f52:	232c      	movs	r3, #44	; 0x2c
     f54:	5cf3      	ldrb	r3, [r6, r3]
     f56:	2b00      	cmp	r3, #0
     f58:	d103      	bne.n	f62 <usart_init+0x20a>
     f5a:	4b47      	ldr	r3, [pc, #284]	; (1078 <usart_init+0x320>)
     f5c:	789b      	ldrb	r3, [r3, #2]
     f5e:	079b      	lsls	r3, r3, #30
     f60:	d501      	bpl.n	f66 <usart_init+0x20e>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     f62:	2380      	movs	r3, #128	; 0x80
     f64:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     f66:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     f68:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     f6a:	2b00      	cmp	r3, #0
     f6c:	d1fc      	bne.n	f68 <usart_init+0x210>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
     f6e:	464b      	mov	r3, r9
     f70:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     f72:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     f74:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     f76:	2b00      	cmp	r3, #0
     f78:	d1fc      	bne.n	f74 <usart_init+0x21c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
     f7a:	464b      	mov	r3, r9
     f7c:	601f      	str	r7, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     f7e:	ab0e      	add	r3, sp, #56	; 0x38
     f80:	2280      	movs	r2, #128	; 0x80
     f82:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     f84:	2200      	movs	r2, #0
     f86:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     f88:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     f8a:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
     f8c:	6b33      	ldr	r3, [r6, #48]	; 0x30
     f8e:	930a      	str	r3, [sp, #40]	; 0x28
     f90:	6b73      	ldr	r3, [r6, #52]	; 0x34
     f92:	930b      	str	r3, [sp, #44]	; 0x2c
     f94:	6bb3      	ldr	r3, [r6, #56]	; 0x38
     f96:	930c      	str	r3, [sp, #48]	; 0x30
     f98:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
     f9a:	9302      	str	r3, [sp, #8]
     f9c:	930d      	str	r3, [sp, #52]	; 0x34
     f9e:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     fa0:	ae0e      	add	r6, sp, #56	; 0x38
     fa2:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     fa4:	00bb      	lsls	r3, r7, #2
     fa6:	aa0a      	add	r2, sp, #40	; 0x28
     fa8:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     faa:	2800      	cmp	r0, #0
     fac:	d102      	bne.n	fb4 <usart_init+0x25c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     fae:	0020      	movs	r0, r4
     fb0:	4b32      	ldr	r3, [pc, #200]	; (107c <usart_init+0x324>)
     fb2:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
     fb4:	1c43      	adds	r3, r0, #1
     fb6:	d005      	beq.n	fc4 <usart_init+0x26c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     fb8:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     fba:	0c00      	lsrs	r0, r0, #16
     fbc:	b2c0      	uxtb	r0, r0
     fbe:	0031      	movs	r1, r6
     fc0:	4b2f      	ldr	r3, [pc, #188]	; (1080 <usart_init+0x328>)
     fc2:	4798      	blx	r3
     fc4:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     fc6:	2f04      	cmp	r7, #4
     fc8:	d1eb      	bne.n	fa2 <usart_init+0x24a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
     fca:	2300      	movs	r3, #0
     fcc:	60eb      	str	r3, [r5, #12]
     fce:	612b      	str	r3, [r5, #16]
     fd0:	616b      	str	r3, [r5, #20]
     fd2:	61ab      	str	r3, [r5, #24]
     fd4:	61eb      	str	r3, [r5, #28]
     fd6:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
     fd8:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
     fda:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
     fdc:	2200      	movs	r2, #0
     fde:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
     fe0:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
     fe2:	3330      	adds	r3, #48	; 0x30
     fe4:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
     fe6:	3301      	adds	r3, #1
     fe8:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
     fea:	3301      	adds	r3, #1
     fec:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
     fee:	3301      	adds	r3, #1
     ff0:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     ff2:	6828      	ldr	r0, [r5, #0]
     ff4:	4b18      	ldr	r3, [pc, #96]	; (1058 <usart_init+0x300>)
     ff6:	4798      	blx	r3
     ff8:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
     ffa:	4922      	ldr	r1, [pc, #136]	; (1084 <usart_init+0x32c>)
     ffc:	4b22      	ldr	r3, [pc, #136]	; (1088 <usart_init+0x330>)
     ffe:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1000:	00a4      	lsls	r4, r4, #2
    1002:	4b22      	ldr	r3, [pc, #136]	; (108c <usart_init+0x334>)
    1004:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    1006:	2300      	movs	r3, #0
    1008:	e01e      	b.n	1048 <usart_init+0x2f0>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    100a:	2310      	movs	r3, #16
    100c:	9306      	str	r3, [sp, #24]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    100e:	2300      	movs	r3, #0
    1010:	9307      	str	r3, [sp, #28]
    1012:	e003      	b.n	101c <usart_init+0x2c4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    1014:	2303      	movs	r3, #3
    1016:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1018:	2300      	movs	r3, #0
    101a:	9307      	str	r3, [sp, #28]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    101c:	6833      	ldr	r3, [r6, #0]
    101e:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
    1020:	68f3      	ldr	r3, [r6, #12]
    1022:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    1024:	6973      	ldr	r3, [r6, #20]
    1026:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1028:	7e33      	ldrb	r3, [r6, #24]
    102a:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    102c:	2326      	movs	r3, #38	; 0x26
    102e:	5cf3      	ldrb	r3, [r6, r3]
    1030:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    1032:	6873      	ldr	r3, [r6, #4]
    1034:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    1036:	2b00      	cmp	r3, #0
    1038:	d100      	bne.n	103c <usart_init+0x2e4>
    103a:	e71f      	b.n	e7c <usart_init+0x124>
    103c:	2380      	movs	r3, #128	; 0x80
    103e:	055b      	lsls	r3, r3, #21
    1040:	459a      	cmp	sl, r3
    1042:	d100      	bne.n	1046 <usart_init+0x2ee>
    1044:	e704      	b.n	e50 <usart_init+0xf8>
    1046:	e73e      	b.n	ec6 <usart_init+0x16e>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    1048:	0018      	movs	r0, r3
    104a:	b011      	add	sp, #68	; 0x44
    104c:	bc3c      	pop	{r2, r3, r4, r5}
    104e:	4690      	mov	r8, r2
    1050:	4699      	mov	r9, r3
    1052:	46a2      	mov	sl, r4
    1054:	46ab      	mov	fp, r5
    1056:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1058:	000008b5 	.word	0x000008b5
    105c:	40000400 	.word	0x40000400
    1060:	00001b6d 	.word	0x00001b6d
    1064:	00001ae1 	.word	0x00001ae1
    1068:	000006e1 	.word	0x000006e1
    106c:	00001b89 	.word	0x00001b89
    1070:	000004f1 	.word	0x000004f1
    1074:	00000519 	.word	0x00000519
    1078:	41002000 	.word	0x41002000
    107c:	0000072d 	.word	0x0000072d
    1080:	00001c65 	.word	0x00001c65
    1084:	00001279 	.word	0x00001279
    1088:	000008f5 	.word	0x000008f5
    108c:	200007b4 	.word	0x200007b4

00001090 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1090:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    1092:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1094:	2a00      	cmp	r2, #0
    1096:	d00e      	beq.n	10b6 <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    1098:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    109a:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    109c:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    109e:	2a00      	cmp	r2, #0
    10a0:	d109      	bne.n	10b6 <usart_write_wait+0x26>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    10a2:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    10a4:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    10a6:	2a00      	cmp	r2, #0
    10a8:	d1fc      	bne.n	10a4 <usart_write_wait+0x14>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    10aa:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    10ac:	2102      	movs	r1, #2
    10ae:	7e1a      	ldrb	r2, [r3, #24]
    10b0:	420a      	tst	r2, r1
    10b2:	d0fc      	beq.n	10ae <usart_write_wait+0x1e>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    10b4:	2300      	movs	r3, #0
}
    10b6:	0018      	movs	r0, r3
    10b8:	4770      	bx	lr
    10ba:	46c0      	nop			; (mov r8, r8)

000010bc <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    10bc:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    10be:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    10c0:	2a00      	cmp	r2, #0
    10c2:	d030      	beq.n	1126 <usart_read_wait+0x6a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    10c4:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    10c6:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    10c8:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    10ca:	2a00      	cmp	r2, #0
    10cc:	d12b      	bne.n	1126 <usart_read_wait+0x6a>

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    10ce:	6802      	ldr	r2, [r0, #0]
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    10d0:	7e10      	ldrb	r0, [r2, #24]
    10d2:	0740      	lsls	r0, r0, #29
    10d4:	d527      	bpl.n	1126 <usart_read_wait+0x6a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    10d6:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    10d8:	2b00      	cmp	r3, #0
    10da:	d1fc      	bne.n	10d6 <usart_read_wait+0x1a>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    10dc:	8b53      	ldrh	r3, [r2, #26]
    10de:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    10e0:	0698      	lsls	r0, r3, #26
    10e2:	d01d      	beq.n	1120 <usart_read_wait+0x64>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    10e4:	0798      	lsls	r0, r3, #30
    10e6:	d503      	bpl.n	10f0 <usart_read_wait+0x34>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    10e8:	2302      	movs	r3, #2
    10ea:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_FORMAT;
    10ec:	3318      	adds	r3, #24
    10ee:	e01a      	b.n	1126 <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    10f0:	0758      	lsls	r0, r3, #29
    10f2:	d503      	bpl.n	10fc <usart_read_wait+0x40>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    10f4:	2304      	movs	r3, #4
    10f6:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_OVERFLOW;
    10f8:	331a      	adds	r3, #26
    10fa:	e014      	b.n	1126 <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    10fc:	07d8      	lsls	r0, r3, #31
    10fe:	d503      	bpl.n	1108 <usart_read_wait+0x4c>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1100:	2301      	movs	r3, #1
    1102:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_DATA;
    1104:	3312      	adds	r3, #18
    1106:	e00e      	b.n	1126 <usart_read_wait+0x6a>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    1108:	06d8      	lsls	r0, r3, #27
    110a:	d503      	bpl.n	1114 <usart_read_wait+0x58>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    110c:	2310      	movs	r3, #16
    110e:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PROTOCOL;
    1110:	3332      	adds	r3, #50	; 0x32
    1112:	e008      	b.n	1126 <usart_read_wait+0x6a>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    1114:	069b      	lsls	r3, r3, #26
    1116:	d503      	bpl.n	1120 <usart_read_wait+0x64>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1118:	2320      	movs	r3, #32
    111a:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PACKET_COLLISION;
    111c:	3321      	adds	r3, #33	; 0x21
    111e:	e002      	b.n	1126 <usart_read_wait+0x6a>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    1120:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    1122:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    1124:	2300      	movs	r3, #0
}
    1126:	0018      	movs	r0, r3
    1128:	4770      	bx	lr
    112a:	46c0      	nop			; (mov r8, r8)

0000112c <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    112c:	b5f0      	push	{r4, r5, r6, r7, lr}
    112e:	464f      	mov	r7, r9
    1130:	b480      	push	{r7}
    1132:	b082      	sub	sp, #8
    1134:	0004      	movs	r4, r0
    1136:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1138:	2017      	movs	r0, #23
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
    113a:	2a00      	cmp	r2, #0
    113c:	d049      	beq.n	11d2 <usart_write_buffer_wait+0xa6>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    113e:	79e3      	ldrb	r3, [r4, #7]
		return STATUS_ERR_DENIED;
    1140:	3005      	adds	r0, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1142:	2b00      	cmp	r3, #0
    1144:	d045      	beq.n	11d2 <usart_write_buffer_wait+0xa6>
		return STATUS_ERR_DENIED;
	}

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1146:	6827      	ldr	r7, [r4, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1148:	69fb      	ldr	r3, [r7, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    114a:	2b00      	cmp	r3, #0
    114c:	d1fc      	bne.n	1148 <usart_write_buffer_wait+0x1c>
    114e:	4691      	mov	r9, r2
    1150:	2500      	movs	r5, #0
	/* Blocks while buffer is being transferred */
	while (length--) {
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    1152:	2601      	movs	r6, #1
    1154:	e020      	b.n	1198 <usart_write_buffer_wait+0x6c>
    1156:	7e3a      	ldrb	r2, [r7, #24]
    1158:	4232      	tst	r2, r6
    115a:	d104      	bne.n	1166 <usart_write_buffer_wait+0x3a>
				break;
			} else if (i == USART_TIMEOUT) {
    115c:	2b01      	cmp	r3, #1
    115e:	d02a      	beq.n	11b6 <usart_write_buffer_wait+0x8a>
    1160:	3b01      	subs	r3, #1

	/* Blocks while buffer is being transferred */
	while (length--) {
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    1162:	2b00      	cmp	r3, #0
    1164:	d1f7      	bne.n	1156 <usart_write_buffer_wait+0x2a>
				return STATUS_ERR_TIMEOUT;
			}
		}

		/* Data to send is at least 8 bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    1166:	1c6a      	adds	r2, r5, #1
    1168:	b292      	uxth	r2, r2
    116a:	9b01      	ldr	r3, [sp, #4]
    116c:	5d5b      	ldrb	r3, [r3, r5]

		/* Check if the character size exceeds 8 bit */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    116e:	7961      	ldrb	r1, [r4, #5]
    1170:	2901      	cmp	r1, #1
    1172:	d002      	beq.n	117a <usart_write_buffer_wait+0x4e>
				return STATUS_ERR_TIMEOUT;
			}
		}

		/* Data to send is at least 8 bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    1174:	b299      	uxth	r1, r3
    1176:	0015      	movs	r5, r2
    1178:	e005      	b.n	1186 <usart_write_buffer_wait+0x5a>

		/* Check if the character size exceeds 8 bit */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    117a:	1ca9      	adds	r1, r5, #2
    117c:	b28d      	uxth	r5, r1
    117e:	9901      	ldr	r1, [sp, #4]
    1180:	5c89      	ldrb	r1, [r1, r2]
    1182:	0209      	lsls	r1, r1, #8
    1184:	4319      	orrs	r1, r3
		}

		/* Send the data through the USART module */
		usart_write_wait(module, data_to_send);
    1186:	0020      	movs	r0, r4
    1188:	4b14      	ldr	r3, [pc, #80]	; (11dc <usart_write_buffer_wait+0xb0>)
    118a:	4798      	blx	r3
    118c:	464a      	mov	r2, r9
    118e:	3a01      	subs	r2, #1
    1190:	b293      	uxth	r3, r2
    1192:	4699      	mov	r9, r3
	_usart_wait_for_sync(module);

	uint16_t tx_pos = 0;

	/* Blocks while buffer is being transferred */
	while (length--) {
    1194:	2b00      	cmp	r3, #0
    1196:	d016      	beq.n	11c6 <usart_write_buffer_wait+0x9a>
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    1198:	7e3b      	ldrb	r3, [r7, #24]
    119a:	4233      	tst	r3, r6
    119c:	d1e3      	bne.n	1166 <usart_write_buffer_wait+0x3a>
    119e:	4b10      	ldr	r3, [pc, #64]	; (11e0 <usart_write_buffer_wait+0xb4>)
    11a0:	e7d9      	b.n	1156 <usart_write_buffer_wait+0x2a>
		usart_write_wait(module, data_to_send);
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    11a2:	7e3a      	ldrb	r2, [r7, #24]
    11a4:	420a      	tst	r2, r1
    11a6:	d108      	bne.n	11ba <usart_write_buffer_wait+0x8e>
			break;
		} else if (i == USART_TIMEOUT) {
    11a8:	2b01      	cmp	r3, #1
    11aa:	d008      	beq.n	11be <usart_write_buffer_wait+0x92>
    11ac:	3b01      	subs	r3, #1
		/* Send the data through the USART module */
		usart_write_wait(module, data_to_send);
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    11ae:	2b00      	cmp	r3, #0
    11b0:	d1f7      	bne.n	11a2 <usart_write_buffer_wait+0x76>
		} else if (i == USART_TIMEOUT) {
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
    11b2:	2000      	movs	r0, #0
    11b4:	e00d      	b.n	11d2 <usart_write_buffer_wait+0xa6>
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
				break;
			} else if (i == USART_TIMEOUT) {
				return STATUS_ERR_TIMEOUT;
    11b6:	2012      	movs	r0, #18
    11b8:	e00b      	b.n	11d2 <usart_write_buffer_wait+0xa6>
		} else if (i == USART_TIMEOUT) {
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
    11ba:	2000      	movs	r0, #0
    11bc:	e009      	b.n	11d2 <usart_write_buffer_wait+0xa6>
	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
			break;
		} else if (i == USART_TIMEOUT) {
			return STATUS_ERR_TIMEOUT;
    11be:	2012      	movs	r0, #18
    11c0:	e007      	b.n	11d2 <usart_write_buffer_wait+0xa6>
		}
	}

	return STATUS_OK;
    11c2:	2000      	movs	r0, #0
    11c4:	e005      	b.n	11d2 <usart_write_buffer_wait+0xa6>
		usart_write_wait(module, data_to_send);
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    11c6:	7e3b      	ldrb	r3, [r7, #24]
    11c8:	079b      	lsls	r3, r3, #30
    11ca:	d4fa      	bmi.n	11c2 <usart_write_buffer_wait+0x96>
    11cc:	4b04      	ldr	r3, [pc, #16]	; (11e0 <usart_write_buffer_wait+0xb4>)
    11ce:	2102      	movs	r1, #2
    11d0:	e7e7      	b.n	11a2 <usart_write_buffer_wait+0x76>
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
}
    11d2:	b002      	add	sp, #8
    11d4:	bc04      	pop	{r2}
    11d6:	4691      	mov	r9, r2
    11d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    11da:	46c0      	nop			; (mov r8, r8)
    11dc:	00001091 	.word	0x00001091
    11e0:	0000ffff 	.word	0x0000ffff

000011e4 <usart_read_buffer_wait>:
 */
enum status_code usart_read_buffer_wait(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    11e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    11e6:	4657      	mov	r7, sl
    11e8:	b480      	push	{r7}
    11ea:	b084      	sub	sp, #16
    11ec:	0004      	movs	r4, r0
    11ee:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    11f0:	2017      	movs	r0, #23
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
    11f2:	2a00      	cmp	r2, #0
    11f4:	d038      	beq.n	1268 <usart_read_buffer_wait+0x84>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    11f6:	79a3      	ldrb	r3, [r4, #6]
		return STATUS_ERR_DENIED;
    11f8:	3005      	adds	r0, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    11fa:	2b00      	cmp	r3, #0
    11fc:	d034      	beq.n	1268 <usart_read_buffer_wait+0x84>
		return STATUS_ERR_DENIED;
	}

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    11fe:	6826      	ldr	r6, [r4, #0]
    1200:	4692      	mov	sl, r2
    1202:	2500      	movs	r5, #0
	/* Blocks while buffer is being received */
	while (length--) {
		/* Wait for the USART to have new data and abort operation if it
		 * doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    1204:	2704      	movs	r7, #4
    1206:	e02a      	b.n	125e <usart_read_buffer_wait+0x7a>
    1208:	7e32      	ldrb	r2, [r6, #24]
    120a:	423a      	tst	r2, r7
    120c:	d104      	bne.n	1218 <usart_read_buffer_wait+0x34>
				break;
			} else if (i == USART_TIMEOUT) {
    120e:	2b01      	cmp	r3, #1
    1210:	d023      	beq.n	125a <usart_read_buffer_wait+0x76>
    1212:	3b01      	subs	r3, #1

	/* Blocks while buffer is being received */
	while (length--) {
		/* Wait for the USART to have new data and abort operation if it
		 * doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    1214:	2b00      	cmp	r3, #0
    1216:	d1f7      	bne.n	1208 <usart_read_buffer_wait+0x24>
				return STATUS_ERR_TIMEOUT;
			}
		}

		enum status_code retval;
		uint16_t received_data = 0;
    1218:	2300      	movs	r3, #0
    121a:	aa02      	add	r2, sp, #8
    121c:	80d3      	strh	r3, [r2, #6]

		retval = usart_read_wait(module, &received_data);
    121e:	1d91      	adds	r1, r2, #6
    1220:	0020      	movs	r0, r4
    1222:	4b13      	ldr	r3, [pc, #76]	; (1270 <usart_read_buffer_wait+0x8c>)
    1224:	4798      	blx	r3

		if (retval != STATUS_OK) {
    1226:	2800      	cmp	r0, #0
    1228:	d11e      	bne.n	1268 <usart_read_buffer_wait+0x84>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    122a:	1c6b      	adds	r3, r5, #1
    122c:	b29b      	uxth	r3, r3
    122e:	aa02      	add	r2, sp, #8
    1230:	88d2      	ldrh	r2, [r2, #6]
    1232:	9901      	ldr	r1, [sp, #4]
    1234:	554a      	strb	r2, [r1, r5]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1236:	7961      	ldrb	r1, [r4, #5]
    1238:	2901      	cmp	r1, #1
    123a:	d105      	bne.n	1248 <usart_read_buffer_wait+0x64>
			rx_data[rx_pos++] = (received_data >> 8);
    123c:	1ca9      	adds	r1, r5, #2
    123e:	b28d      	uxth	r5, r1
    1240:	0a12      	lsrs	r2, r2, #8
    1242:	9901      	ldr	r1, [sp, #4]
    1244:	54ca      	strb	r2, [r1, r3]
    1246:	e000      	b.n	124a <usart_read_buffer_wait+0x66>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    1248:	001d      	movs	r5, r3
    124a:	4652      	mov	r2, sl
    124c:	3a01      	subs	r2, #1
    124e:	b293      	uxth	r3, r2
    1250:	469a      	mov	sl, r3
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint16_t rx_pos = 0;

	/* Blocks while buffer is being received */
	while (length--) {
    1252:	2b00      	cmp	r3, #0
    1254:	d103      	bne.n	125e <usart_read_buffer_wait+0x7a>
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
    1256:	2000      	movs	r0, #0
    1258:	e006      	b.n	1268 <usart_read_buffer_wait+0x84>
		 * doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
				break;
			} else if (i == USART_TIMEOUT) {
				return STATUS_ERR_TIMEOUT;
    125a:	2012      	movs	r0, #18
    125c:	e004      	b.n	1268 <usart_read_buffer_wait+0x84>
	/* Blocks while buffer is being received */
	while (length--) {
		/* Wait for the USART to have new data and abort operation if it
		 * doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    125e:	7e33      	ldrb	r3, [r6, #24]
    1260:	423b      	tst	r3, r7
    1262:	d1d9      	bne.n	1218 <usart_read_buffer_wait+0x34>
    1264:	4b03      	ldr	r3, [pc, #12]	; (1274 <usart_read_buffer_wait+0x90>)
    1266:	e7cf      	b.n	1208 <usart_read_buffer_wait+0x24>
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    1268:	b004      	add	sp, #16
    126a:	bc04      	pop	{r2}
    126c:	4692      	mov	sl, r2
    126e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1270:	000010bd 	.word	0x000010bd
    1274:	0000ffff 	.word	0x0000ffff

00001278 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    1278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    127a:	0080      	lsls	r0, r0, #2
    127c:	4b60      	ldr	r3, [pc, #384]	; (1400 <_usart_interrupt_handler+0x188>)
    127e:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    1280:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1282:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1284:	2b00      	cmp	r3, #0
    1286:	d1fc      	bne.n	1282 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    1288:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    128a:	7da6      	ldrb	r6, [r4, #22]
    128c:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    128e:	2330      	movs	r3, #48	; 0x30
    1290:	5ceb      	ldrb	r3, [r5, r3]
    1292:	2231      	movs	r2, #49	; 0x31
    1294:	5caf      	ldrb	r7, [r5, r2]
    1296:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    1298:	07f3      	lsls	r3, r6, #31
    129a:	d522      	bpl.n	12e2 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    129c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    129e:	b29b      	uxth	r3, r3
    12a0:	2b00      	cmp	r3, #0
    12a2:	d01c      	beq.n	12de <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    12a4:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    12a6:	7813      	ldrb	r3, [r2, #0]
    12a8:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    12aa:	1c51      	adds	r1, r2, #1
    12ac:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    12ae:	7969      	ldrb	r1, [r5, #5]
    12b0:	2901      	cmp	r1, #1
    12b2:	d001      	beq.n	12b8 <_usart_interrupt_handler+0x40>
	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
		if (module->remaining_tx_buffer_length) {
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    12b4:	b29b      	uxth	r3, r3
    12b6:	e004      	b.n	12c2 <_usart_interrupt_handler+0x4a>
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    12b8:	7851      	ldrb	r1, [r2, #1]
    12ba:	0209      	lsls	r1, r1, #8
    12bc:	430b      	orrs	r3, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    12be:	3202      	adds	r2, #2
    12c0:	62aa      	str	r2, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    12c2:	05db      	lsls	r3, r3, #23
    12c4:	0ddb      	lsrs	r3, r3, #23
    12c6:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    12c8:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    12ca:	3b01      	subs	r3, #1
    12cc:	b29b      	uxth	r3, r3
    12ce:	85eb      	strh	r3, [r5, #46]	; 0x2e
    12d0:	2b00      	cmp	r3, #0
    12d2:	d106      	bne.n	12e2 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    12d4:	3301      	adds	r3, #1
    12d6:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    12d8:	3301      	adds	r3, #1
    12da:	75a3      	strb	r3, [r4, #22]
    12dc:	e001      	b.n	12e2 <_usart_interrupt_handler+0x6a>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    12de:	2301      	movs	r3, #1
    12e0:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    12e2:	07b3      	lsls	r3, r6, #30
    12e4:	d509      	bpl.n	12fa <_usart_interrupt_handler+0x82>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    12e6:	2302      	movs	r3, #2
    12e8:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    12ea:	2200      	movs	r2, #0
    12ec:	3331      	adds	r3, #49	; 0x31
    12ee:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    12f0:	07fb      	lsls	r3, r7, #31
    12f2:	d502      	bpl.n	12fa <_usart_interrupt_handler+0x82>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    12f4:	0028      	movs	r0, r5
    12f6:	68eb      	ldr	r3, [r5, #12]
    12f8:	4798      	blx	r3

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    12fa:	0773      	lsls	r3, r6, #29
    12fc:	d560      	bpl.n	13c0 <_usart_interrupt_handler+0x148>

		if (module->remaining_rx_buffer_length) {
    12fe:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1300:	b29b      	uxth	r3, r3
    1302:	2b00      	cmp	r3, #0
    1304:	d05a      	beq.n	13bc <_usart_interrupt_handler+0x144>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1306:	8b63      	ldrh	r3, [r4, #26]
    1308:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    130a:	071a      	lsls	r2, r3, #28
    130c:	d402      	bmi.n	1314 <_usart_interrupt_handler+0x9c>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    130e:	223f      	movs	r2, #63	; 0x3f
    1310:	4013      	ands	r3, r2
    1312:	e001      	b.n	1318 <_usart_interrupt_handler+0xa0>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    1314:	2237      	movs	r2, #55	; 0x37
    1316:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    1318:	2b00      	cmp	r3, #0
    131a:	d02d      	beq.n	1378 <_usart_interrupt_handler+0x100>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    131c:	079a      	lsls	r2, r3, #30
    131e:	d505      	bpl.n	132c <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    1320:	221a      	movs	r2, #26
    1322:	2332      	movs	r3, #50	; 0x32
    1324:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1326:	3b30      	subs	r3, #48	; 0x30
    1328:	8363      	strh	r3, [r4, #26]
    132a:	e01f      	b.n	136c <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    132c:	075a      	lsls	r2, r3, #29
    132e:	d505      	bpl.n	133c <_usart_interrupt_handler+0xc4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    1330:	221e      	movs	r2, #30
    1332:	2332      	movs	r3, #50	; 0x32
    1334:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1336:	3b2e      	subs	r3, #46	; 0x2e
    1338:	8363      	strh	r3, [r4, #26]
    133a:	e017      	b.n	136c <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    133c:	07da      	lsls	r2, r3, #31
    133e:	d505      	bpl.n	134c <_usart_interrupt_handler+0xd4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    1340:	2213      	movs	r2, #19
    1342:	2332      	movs	r3, #50	; 0x32
    1344:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1346:	3b31      	subs	r3, #49	; 0x31
    1348:	8363      	strh	r3, [r4, #26]
    134a:	e00f      	b.n	136c <_usart_interrupt_handler+0xf4>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    134c:	06da      	lsls	r2, r3, #27
    134e:	d505      	bpl.n	135c <_usart_interrupt_handler+0xe4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    1350:	2242      	movs	r2, #66	; 0x42
    1352:	2332      	movs	r3, #50	; 0x32
    1354:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1356:	3b22      	subs	r3, #34	; 0x22
    1358:	8363      	strh	r3, [r4, #26]
    135a:	e007      	b.n	136c <_usart_interrupt_handler+0xf4>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    135c:	2220      	movs	r2, #32
    135e:	421a      	tst	r2, r3
    1360:	d004      	beq.n	136c <_usart_interrupt_handler+0xf4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1362:	3221      	adds	r2, #33	; 0x21
    1364:	2332      	movs	r3, #50	; 0x32
    1366:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1368:	3b12      	subs	r3, #18
    136a:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    136c:	077b      	lsls	r3, r7, #29
    136e:	d527      	bpl.n	13c0 <_usart_interrupt_handler+0x148>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    1370:	0028      	movs	r0, r5
    1372:	696b      	ldr	r3, [r5, #20]
    1374:	4798      	blx	r3
    1376:	e023      	b.n	13c0 <_usart_interrupt_handler+0x148>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    1378:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    137a:	05db      	lsls	r3, r3, #23
    137c:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    137e:	b2da      	uxtb	r2, r3
    1380:	6a69      	ldr	r1, [r5, #36]	; 0x24
    1382:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    1384:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    1386:	1c51      	adds	r1, r2, #1
    1388:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    138a:	7969      	ldrb	r1, [r5, #5]
    138c:	2901      	cmp	r1, #1
    138e:	d104      	bne.n	139a <_usart_interrupt_handler+0x122>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    1390:	0a1b      	lsrs	r3, r3, #8
    1392:	7053      	strb	r3, [r2, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    1394:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1396:	3301      	adds	r3, #1
    1398:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    139a:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    139c:	3b01      	subs	r3, #1
    139e:	b29b      	uxth	r3, r3
    13a0:	85ab      	strh	r3, [r5, #44]	; 0x2c
    13a2:	2b00      	cmp	r3, #0
    13a4:	d10c      	bne.n	13c0 <_usart_interrupt_handler+0x148>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    13a6:	3304      	adds	r3, #4
    13a8:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    13aa:	2200      	movs	r2, #0
    13ac:	332e      	adds	r3, #46	; 0x2e
    13ae:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    13b0:	07bb      	lsls	r3, r7, #30
    13b2:	d505      	bpl.n	13c0 <_usart_interrupt_handler+0x148>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    13b4:	0028      	movs	r0, r5
    13b6:	692b      	ldr	r3, [r5, #16]
    13b8:	4798      	blx	r3
    13ba:	e001      	b.n	13c0 <_usart_interrupt_handler+0x148>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    13bc:	2304      	movs	r3, #4
    13be:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    13c0:	06f3      	lsls	r3, r6, #27
    13c2:	d507      	bpl.n	13d4 <_usart_interrupt_handler+0x15c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    13c4:	2310      	movs	r3, #16
    13c6:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    13c8:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    13ca:	06fb      	lsls	r3, r7, #27
    13cc:	d502      	bpl.n	13d4 <_usart_interrupt_handler+0x15c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    13ce:	0028      	movs	r0, r5
    13d0:	69eb      	ldr	r3, [r5, #28]
    13d2:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    13d4:	06b3      	lsls	r3, r6, #26
    13d6:	d507      	bpl.n	13e8 <_usart_interrupt_handler+0x170>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    13d8:	2320      	movs	r3, #32
    13da:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    13dc:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    13de:	073b      	lsls	r3, r7, #28
    13e0:	d502      	bpl.n	13e8 <_usart_interrupt_handler+0x170>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    13e2:	0028      	movs	r0, r5
    13e4:	69ab      	ldr	r3, [r5, #24]
    13e6:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    13e8:	0733      	lsls	r3, r6, #28
    13ea:	d507      	bpl.n	13fc <_usart_interrupt_handler+0x184>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    13ec:	2308      	movs	r3, #8
    13ee:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    13f0:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    13f2:	06bb      	lsls	r3, r7, #26
    13f4:	d502      	bpl.n	13fc <_usart_interrupt_handler+0x184>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    13f6:	6a2b      	ldr	r3, [r5, #32]
    13f8:	0028      	movs	r0, r5
    13fa:	4798      	blx	r3
		}
	}
#endif
}
    13fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    13fe:	46c0      	nop			; (mov r8, r8)
    1400:	200007b4 	.word	0x200007b4

00001404 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1404:	b510      	push	{r4, lr}
	switch (clock_source) {
    1406:	2808      	cmp	r0, #8
    1408:	d803      	bhi.n	1412 <system_clock_source_get_hz+0xe>
    140a:	0080      	lsls	r0, r0, #2
    140c:	4b1b      	ldr	r3, [pc, #108]	; (147c <system_clock_source_get_hz+0x78>)
    140e:	581b      	ldr	r3, [r3, r0]
    1410:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    1412:	2000      	movs	r0, #0
    1414:	e030      	b.n	1478 <system_clock_source_get_hz+0x74>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    1416:	4b1a      	ldr	r3, [pc, #104]	; (1480 <system_clock_source_get_hz+0x7c>)
    1418:	6918      	ldr	r0, [r3, #16]
    141a:	e02d      	b.n	1478 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    141c:	4b19      	ldr	r3, [pc, #100]	; (1484 <system_clock_source_get_hz+0x80>)
    141e:	6a1b      	ldr	r3, [r3, #32]
    1420:	059b      	lsls	r3, r3, #22
    1422:	0f9b      	lsrs	r3, r3, #30
    1424:	4818      	ldr	r0, [pc, #96]	; (1488 <system_clock_source_get_hz+0x84>)
    1426:	40d8      	lsrs	r0, r3
    1428:	e026      	b.n	1478 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    142a:	4b15      	ldr	r3, [pc, #84]	; (1480 <system_clock_source_get_hz+0x7c>)
    142c:	6958      	ldr	r0, [r3, #20]
    142e:	e023      	b.n	1478 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1430:	4b13      	ldr	r3, [pc, #76]	; (1480 <system_clock_source_get_hz+0x7c>)
    1432:	681b      	ldr	r3, [r3, #0]
    1434:	2002      	movs	r0, #2
    1436:	4018      	ands	r0, r3
    1438:	d01e      	beq.n	1478 <system_clock_source_get_hz+0x74>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    143a:	4912      	ldr	r1, [pc, #72]	; (1484 <system_clock_source_get_hz+0x80>)
    143c:	2210      	movs	r2, #16
    143e:	68cb      	ldr	r3, [r1, #12]
    1440:	421a      	tst	r2, r3
    1442:	d0fc      	beq.n	143e <system_clock_source_get_hz+0x3a>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    1444:	4b0e      	ldr	r3, [pc, #56]	; (1480 <system_clock_source_get_hz+0x7c>)
    1446:	681b      	ldr	r3, [r3, #0]
    1448:	075b      	lsls	r3, r3, #29
    144a:	d514      	bpl.n	1476 <system_clock_source_get_hz+0x72>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    144c:	2000      	movs	r0, #0
    144e:	4b0f      	ldr	r3, [pc, #60]	; (148c <system_clock_source_get_hz+0x88>)
    1450:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    1452:	4b0b      	ldr	r3, [pc, #44]	; (1480 <system_clock_source_get_hz+0x7c>)
    1454:	689b      	ldr	r3, [r3, #8]
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1456:	041b      	lsls	r3, r3, #16
    1458:	0c1b      	lsrs	r3, r3, #16
    145a:	4358      	muls	r0, r3
    145c:	e00c      	b.n	1478 <system_clock_source_get_hz+0x74>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    145e:	2350      	movs	r3, #80	; 0x50
    1460:	4a08      	ldr	r2, [pc, #32]	; (1484 <system_clock_source_get_hz+0x80>)
    1462:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    1464:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1466:	075b      	lsls	r3, r3, #29
    1468:	d506      	bpl.n	1478 <system_clock_source_get_hz+0x74>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    146a:	4b05      	ldr	r3, [pc, #20]	; (1480 <system_clock_source_get_hz+0x7c>)
    146c:	68d8      	ldr	r0, [r3, #12]
    146e:	e003      	b.n	1478 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    1470:	2080      	movs	r0, #128	; 0x80
    1472:	0200      	lsls	r0, r0, #8
    1474:	e000      	b.n	1478 <system_clock_source_get_hz+0x74>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    1476:	4806      	ldr	r0, [pc, #24]	; (1490 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    1478:	bd10      	pop	{r4, pc}
    147a:	46c0      	nop			; (mov r8, r8)
    147c:	00005fb8 	.word	0x00005fb8
    1480:	200000b4 	.word	0x200000b4
    1484:	40000800 	.word	0x40000800
    1488:	007a1200 	.word	0x007a1200
    148c:	00001b89 	.word	0x00001b89
    1490:	02dc6c00 	.word	0x02dc6c00

00001494 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1494:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    1496:	4c0c      	ldr	r4, [pc, #48]	; (14c8 <system_clock_source_osc8m_set_config+0x34>)
    1498:	6a23      	ldr	r3, [r4, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    149a:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    149c:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    149e:	7842      	ldrb	r2, [r0, #1]
    14a0:	2001      	movs	r0, #1
    14a2:	4002      	ands	r2, r0
    14a4:	0192      	lsls	r2, r2, #6
    14a6:	2640      	movs	r6, #64	; 0x40
    14a8:	43b3      	bics	r3, r6
    14aa:	4313      	orrs	r3, r2
    14ac:	0002      	movs	r2, r0
    14ae:	402a      	ands	r2, r5
    14b0:	01d2      	lsls	r2, r2, #7
    14b2:	307f      	adds	r0, #127	; 0x7f
    14b4:	4383      	bics	r3, r0
    14b6:	4313      	orrs	r3, r2
    14b8:	2203      	movs	r2, #3
    14ba:	400a      	ands	r2, r1
    14bc:	0212      	lsls	r2, r2, #8
    14be:	4903      	ldr	r1, [pc, #12]	; (14cc <system_clock_source_osc8m_set_config+0x38>)
    14c0:	400b      	ands	r3, r1
    14c2:	4313      	orrs	r3, r2
    14c4:	6223      	str	r3, [r4, #32]
}
    14c6:	bd70      	pop	{r4, r5, r6, pc}
    14c8:	40000800 	.word	0x40000800
    14cc:	fffffcff 	.word	0xfffffcff

000014d0 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    14d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    14d2:	4657      	mov	r7, sl
    14d4:	464e      	mov	r6, r9
    14d6:	4645      	mov	r5, r8
    14d8:	b4e0      	push	{r5, r6, r7}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    14da:	4e1c      	ldr	r6, [pc, #112]	; (154c <system_clock_source_osc32k_set_config+0x7c>)
    14dc:	69b3      	ldr	r3, [r6, #24]
    14de:	469c      	mov	ip, r3

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    14e0:	7841      	ldrb	r1, [r0, #1]
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    14e2:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    14e4:	7907      	ldrb	r7, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    14e6:	78c3      	ldrb	r3, [r0, #3]
    14e8:	4699      	mov	r9, r3
	temp.bit.WRTLOCK  = config->write_once;
    14ea:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    14ec:	7883      	ldrb	r3, [r0, #2]
    14ee:	2001      	movs	r0, #1
    14f0:	4003      	ands	r3, r0
    14f2:	009b      	lsls	r3, r3, #2
    14f4:	469a      	mov	sl, r3
    14f6:	2204      	movs	r2, #4
    14f8:	4690      	mov	r8, r2
    14fa:	4662      	mov	r2, ip
    14fc:	4643      	mov	r3, r8
    14fe:	439a      	bics	r2, r3
    1500:	0013      	movs	r3, r2
    1502:	4652      	mov	r2, sl
    1504:	431a      	orrs	r2, r3
    1506:	0013      	movs	r3, r2
    1508:	4001      	ands	r1, r0
    150a:	00c9      	lsls	r1, r1, #3
    150c:	2208      	movs	r2, #8
    150e:	4393      	bics	r3, r2
    1510:	430b      	orrs	r3, r1
    1512:	464a      	mov	r2, r9
    1514:	4002      	ands	r2, r0
    1516:	0192      	lsls	r2, r2, #6
    1518:	2140      	movs	r1, #64	; 0x40
    151a:	438b      	bics	r3, r1
    151c:	4313      	orrs	r3, r2
    151e:	4007      	ands	r7, r0
    1520:	01ff      	lsls	r7, r7, #7
    1522:	2280      	movs	r2, #128	; 0x80
    1524:	4393      	bics	r3, r2
    1526:	433b      	orrs	r3, r7
    1528:	3a79      	subs	r2, #121	; 0x79
    152a:	4015      	ands	r5, r2
    152c:	022d      	lsls	r5, r5, #8
    152e:	4f08      	ldr	r7, [pc, #32]	; (1550 <system_clock_source_osc32k_set_config+0x80>)
    1530:	403b      	ands	r3, r7
    1532:	432b      	orrs	r3, r5
    1534:	4004      	ands	r4, r0
    1536:	0320      	lsls	r0, r4, #12
    1538:	4c06      	ldr	r4, [pc, #24]	; (1554 <system_clock_source_osc32k_set_config+0x84>)
    153a:	401c      	ands	r4, r3
    153c:	4304      	orrs	r4, r0
    153e:	61b4      	str	r4, [r6, #24]
}
    1540:	bc1c      	pop	{r2, r3, r4}
    1542:	4690      	mov	r8, r2
    1544:	4699      	mov	r9, r3
    1546:	46a2      	mov	sl, r4
    1548:	bdf0      	pop	{r4, r5, r6, r7, pc}
    154a:	46c0      	nop			; (mov r8, r8)
    154c:	40000800 	.word	0x40000800
    1550:	fffff8ff 	.word	0xfffff8ff
    1554:	ffffefff 	.word	0xffffefff

00001558 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    1558:	b5f0      	push	{r4, r5, r6, r7, lr}
    155a:	465f      	mov	r7, fp
    155c:	4656      	mov	r6, sl
    155e:	464d      	mov	r5, r9
    1560:	4644      	mov	r4, r8
    1562:	b4f0      	push	{r4, r5, r6, r7}
    1564:	b083      	sub	sp, #12
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    1566:	4e2e      	ldr	r6, [pc, #184]	; (1620 <system_clock_source_xosc32k_set_config+0xc8>)
    1568:	8ab3      	ldrh	r3, [r6, #20]
    156a:	469c      	mov	ip, r3

	temp.bit.STARTUP = config->startup_time;
    156c:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    156e:	7803      	ldrb	r3, [r0, #0]
    1570:	425a      	negs	r2, r3
    1572:	415a      	adcs	r2, r3
    1574:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    1576:	7883      	ldrb	r3, [r0, #2]
    1578:	469b      	mov	fp, r3
	temp.bit.EN1K = config->enable_1khz_output;
    157a:	78c3      	ldrb	r3, [r0, #3]
	temp.bit.EN32K = config->enable_32khz_output;
    157c:	7902      	ldrb	r2, [r0, #4]
    157e:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    1580:	7b47      	ldrb	r7, [r0, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    1582:	7b02      	ldrb	r2, [r0, #12]
    1584:	9201      	str	r2, [sp, #4]
	temp.bit.WRTLOCK  = config->write_once;
    1586:	7b84      	ldrb	r4, [r0, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    1588:	6882      	ldr	r2, [r0, #8]
    158a:	4826      	ldr	r0, [pc, #152]	; (1624 <system_clock_source_xosc32k_set_config+0xcc>)
    158c:	6142      	str	r2, [r0, #20]

	SYSCTRL->XOSC32K = temp;
    158e:	2001      	movs	r0, #1
    1590:	464a      	mov	r2, r9
    1592:	0092      	lsls	r2, r2, #2
    1594:	4691      	mov	r9, r2
    1596:	2204      	movs	r2, #4
    1598:	4692      	mov	sl, r2
    159a:	4662      	mov	r2, ip
    159c:	4651      	mov	r1, sl
    159e:	438a      	bics	r2, r1
    15a0:	4694      	mov	ip, r2
    15a2:	464a      	mov	r2, r9
    15a4:	4661      	mov	r1, ip
    15a6:	430a      	orrs	r2, r1
    15a8:	4694      	mov	ip, r2
    15aa:	4642      	mov	r2, r8
    15ac:	4002      	ands	r2, r0
    15ae:	00d2      	lsls	r2, r2, #3
    15b0:	4690      	mov	r8, r2
    15b2:	2208      	movs	r2, #8
    15b4:	4691      	mov	r9, r2
    15b6:	4662      	mov	r2, ip
    15b8:	4649      	mov	r1, r9
    15ba:	438a      	bics	r2, r1
    15bc:	4694      	mov	ip, r2
    15be:	4642      	mov	r2, r8
    15c0:	4661      	mov	r1, ip
    15c2:	430a      	orrs	r2, r1
    15c4:	4694      	mov	ip, r2
    15c6:	4003      	ands	r3, r0
    15c8:	011b      	lsls	r3, r3, #4
    15ca:	2210      	movs	r2, #16
    15cc:	4690      	mov	r8, r2
    15ce:	4662      	mov	r2, ip
    15d0:	4641      	mov	r1, r8
    15d2:	438a      	bics	r2, r1
    15d4:	4313      	orrs	r3, r2
    15d6:	4659      	mov	r1, fp
    15d8:	4001      	ands	r1, r0
    15da:	0149      	lsls	r1, r1, #5
    15dc:	2220      	movs	r2, #32
    15de:	4393      	bics	r3, r2
    15e0:	430b      	orrs	r3, r1
    15e2:	9a01      	ldr	r2, [sp, #4]
    15e4:	4002      	ands	r2, r0
    15e6:	0192      	lsls	r2, r2, #6
    15e8:	2140      	movs	r1, #64	; 0x40
    15ea:	438b      	bics	r3, r1
    15ec:	4313      	orrs	r3, r2
    15ee:	4007      	ands	r7, r0
    15f0:	01ff      	lsls	r7, r7, #7
    15f2:	2280      	movs	r2, #128	; 0x80
    15f4:	4393      	bics	r3, r2
    15f6:	433b      	orrs	r3, r7
    15f8:	3a79      	subs	r2, #121	; 0x79
    15fa:	4015      	ands	r5, r2
    15fc:	022d      	lsls	r5, r5, #8
    15fe:	4f0a      	ldr	r7, [pc, #40]	; (1628 <system_clock_source_xosc32k_set_config+0xd0>)
    1600:	403b      	ands	r3, r7
    1602:	432b      	orrs	r3, r5
    1604:	4004      	ands	r4, r0
    1606:	0320      	lsls	r0, r4, #12
    1608:	4c08      	ldr	r4, [pc, #32]	; (162c <system_clock_source_xosc32k_set_config+0xd4>)
    160a:	401c      	ands	r4, r3
    160c:	4304      	orrs	r4, r0
    160e:	82b4      	strh	r4, [r6, #20]
}
    1610:	b003      	add	sp, #12
    1612:	bc3c      	pop	{r2, r3, r4, r5}
    1614:	4690      	mov	r8, r2
    1616:	4699      	mov	r9, r3
    1618:	46a2      	mov	sl, r4
    161a:	46ab      	mov	fp, r5
    161c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    161e:	46c0      	nop			; (mov r8, r8)
    1620:	40000800 	.word	0x40000800
    1624:	200000b4 	.word	0x200000b4
    1628:	fffff8ff 	.word	0xfffff8ff
    162c:	ffffefff 	.word	0xffffefff

00001630 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    1630:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    1632:	7a03      	ldrb	r3, [r0, #8]
    1634:	069b      	lsls	r3, r3, #26
    1636:	0c1a      	lsrs	r2, r3, #16
    1638:	8943      	ldrh	r3, [r0, #10]
    163a:	059b      	lsls	r3, r3, #22
    163c:	0d9b      	lsrs	r3, r3, #22
    163e:	4313      	orrs	r3, r2
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    1640:	4c19      	ldr	r4, [pc, #100]	; (16a8 <system_clock_source_dfll_set_config+0x78>)
    1642:	6063      	str	r3, [r4, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    1644:	7981      	ldrb	r1, [r0, #6]
    1646:	79c3      	ldrb	r3, [r0, #7]
    1648:	4319      	orrs	r1, r3
    164a:	8843      	ldrh	r3, [r0, #2]
    164c:	8882      	ldrh	r2, [r0, #4]
    164e:	4313      	orrs	r3, r2
    1650:	430b      	orrs	r3, r1
    1652:	7842      	ldrb	r2, [r0, #1]
    1654:	01d2      	lsls	r2, r2, #7
    1656:	4313      	orrs	r3, r2
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    1658:	6023      	str	r3, [r4, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    165a:	7803      	ldrb	r3, [r0, #0]
    165c:	2b04      	cmp	r3, #4
    165e:	d10f      	bne.n	1680 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    1660:	7b03      	ldrb	r3, [r0, #12]
    1662:	069b      	lsls	r3, r3, #26
    1664:	8a02      	ldrh	r2, [r0, #16]
    1666:	4313      	orrs	r3, r2
    1668:	0019      	movs	r1, r3
    166a:	89c3      	ldrh	r3, [r0, #14]
    166c:	041b      	lsls	r3, r3, #16
    166e:	4a0f      	ldr	r2, [pc, #60]	; (16ac <system_clock_source_dfll_set_config+0x7c>)
    1670:	4013      	ands	r3, r2
    1672:	430b      	orrs	r3, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    1674:	60a3      	str	r3, [r4, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    1676:	6821      	ldr	r1, [r4, #0]
    1678:	2304      	movs	r3, #4
    167a:	430b      	orrs	r3, r1
    167c:	6023      	str	r3, [r4, #0]
    167e:	e011      	b.n	16a4 <system_clock_source_dfll_set_config+0x74>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    1680:	2b20      	cmp	r3, #32
    1682:	d10f      	bne.n	16a4 <system_clock_source_dfll_set_config+0x74>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    1684:	7b03      	ldrb	r3, [r0, #12]
    1686:	069b      	lsls	r3, r3, #26
    1688:	8a02      	ldrh	r2, [r0, #16]
    168a:	4313      	orrs	r3, r2
    168c:	0019      	movs	r1, r3
    168e:	89c3      	ldrh	r3, [r0, #14]
    1690:	041b      	lsls	r3, r3, #16
    1692:	4a06      	ldr	r2, [pc, #24]	; (16ac <system_clock_source_dfll_set_config+0x7c>)
    1694:	4013      	ands	r3, r2
    1696:	430b      	orrs	r3, r1
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    1698:	4a03      	ldr	r2, [pc, #12]	; (16a8 <system_clock_source_dfll_set_config+0x78>)
    169a:	6093      	str	r3, [r2, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    169c:	6813      	ldr	r3, [r2, #0]
    169e:	4904      	ldr	r1, [pc, #16]	; (16b0 <system_clock_source_dfll_set_config+0x80>)
    16a0:	430b      	orrs	r3, r1
    16a2:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    16a4:	bd10      	pop	{r4, pc}
    16a6:	46c0      	nop			; (mov r8, r8)
    16a8:	200000b4 	.word	0x200000b4
    16ac:	03ff0000 	.word	0x03ff0000
    16b0:	00000424 	.word	0x00000424

000016b4 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    16b4:	2808      	cmp	r0, #8
    16b6:	d803      	bhi.n	16c0 <system_clock_source_enable+0xc>
    16b8:	0080      	lsls	r0, r0, #2
    16ba:	4b25      	ldr	r3, [pc, #148]	; (1750 <system_clock_source_enable+0x9c>)
    16bc:	581b      	ldr	r3, [r3, r0]
    16be:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    16c0:	2017      	movs	r0, #23
    16c2:	e044      	b.n	174e <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    16c4:	4a23      	ldr	r2, [pc, #140]	; (1754 <system_clock_source_enable+0xa0>)
    16c6:	6a11      	ldr	r1, [r2, #32]
    16c8:	2302      	movs	r3, #2
    16ca:	430b      	orrs	r3, r1
    16cc:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    16ce:	2000      	movs	r0, #0
    16d0:	e03d      	b.n	174e <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    16d2:	4a20      	ldr	r2, [pc, #128]	; (1754 <system_clock_source_enable+0xa0>)
    16d4:	6991      	ldr	r1, [r2, #24]
    16d6:	2302      	movs	r3, #2
    16d8:	430b      	orrs	r3, r1
    16da:	6193      	str	r3, [r2, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    16dc:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    16de:	e036      	b.n	174e <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    16e0:	4a1c      	ldr	r2, [pc, #112]	; (1754 <system_clock_source_enable+0xa0>)
    16e2:	8a11      	ldrh	r1, [r2, #16]
    16e4:	2302      	movs	r3, #2
    16e6:	430b      	orrs	r3, r1
    16e8:	8213      	strh	r3, [r2, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    16ea:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    16ec:	e02f      	b.n	174e <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    16ee:	4a19      	ldr	r2, [pc, #100]	; (1754 <system_clock_source_enable+0xa0>)
    16f0:	8a91      	ldrh	r1, [r2, #20]
    16f2:	2302      	movs	r3, #2
    16f4:	430b      	orrs	r3, r1
    16f6:	8293      	strh	r3, [r2, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    16f8:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    16fa:	e028      	b.n	174e <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    16fc:	4916      	ldr	r1, [pc, #88]	; (1758 <system_clock_source_enable+0xa4>)
    16fe:	680b      	ldr	r3, [r1, #0]
    1700:	2202      	movs	r2, #2
    1702:	4313      	orrs	r3, r2
    1704:	600b      	str	r3, [r1, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    1706:	4b13      	ldr	r3, [pc, #76]	; (1754 <system_clock_source_enable+0xa0>)
    1708:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    170a:	0019      	movs	r1, r3
    170c:	320e      	adds	r2, #14
    170e:	68cb      	ldr	r3, [r1, #12]
    1710:	421a      	tst	r2, r3
    1712:	d0fc      	beq.n	170e <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1714:	4a10      	ldr	r2, [pc, #64]	; (1758 <system_clock_source_enable+0xa4>)
    1716:	6891      	ldr	r1, [r2, #8]
    1718:	4b0e      	ldr	r3, [pc, #56]	; (1754 <system_clock_source_enable+0xa0>)
    171a:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    171c:	6852      	ldr	r2, [r2, #4]
    171e:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    1720:	2200      	movs	r2, #0
    1722:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1724:	0019      	movs	r1, r3
    1726:	3210      	adds	r2, #16
    1728:	68cb      	ldr	r3, [r1, #12]
    172a:	421a      	tst	r2, r3
    172c:	d0fc      	beq.n	1728 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    172e:	4b0a      	ldr	r3, [pc, #40]	; (1758 <system_clock_source_enable+0xa4>)
    1730:	681b      	ldr	r3, [r3, #0]
    1732:	b29b      	uxth	r3, r3
    1734:	4a07      	ldr	r2, [pc, #28]	; (1754 <system_clock_source_enable+0xa0>)
    1736:	8493      	strh	r3, [r2, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1738:	2000      	movs	r0, #0
    173a:	e008      	b.n	174e <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    173c:	4905      	ldr	r1, [pc, #20]	; (1754 <system_clock_source_enable+0xa0>)
    173e:	2244      	movs	r2, #68	; 0x44
    1740:	5c88      	ldrb	r0, [r1, r2]
    1742:	2302      	movs	r3, #2
    1744:	4303      	orrs	r3, r0
    1746:	548b      	strb	r3, [r1, r2]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1748:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    174a:	e000      	b.n	174e <system_clock_source_enable+0x9a>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    174c:	2000      	movs	r0, #0
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    174e:	4770      	bx	lr
    1750:	00005fdc 	.word	0x00005fdc
    1754:	40000800 	.word	0x40000800
    1758:	200000b4 	.word	0x200000b4

0000175c <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    175c:	b5f0      	push	{r4, r5, r6, r7, lr}
    175e:	4657      	mov	r7, sl
    1760:	464e      	mov	r6, r9
    1762:	4645      	mov	r5, r8
    1764:	b4e0      	push	{r5, r6, r7}
    1766:	b090      	sub	sp, #64	; 0x40
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1768:	22c2      	movs	r2, #194	; 0xc2
    176a:	00d2      	lsls	r2, r2, #3
    176c:	4b62      	ldr	r3, [pc, #392]	; (18f8 <system_clock_init+0x19c>)
    176e:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    1770:	4962      	ldr	r1, [pc, #392]	; (18fc <system_clock_init+0x1a0>)
    1772:	684b      	ldr	r3, [r1, #4]
    1774:	221e      	movs	r2, #30
    1776:	4393      	bics	r3, r2
    1778:	3a1a      	subs	r2, #26
    177a:	4313      	orrs	r3, r2
    177c:	604b      	str	r3, [r1, #4]
#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
#elif CONF_CLOCK_GCLK_2_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_2;
#elif CONF_CLOCK_GCLK_3_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_3;
    177e:	3a01      	subs	r2, #1
    1780:	ab01      	add	r3, sp, #4
    1782:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1784:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    1786:	4d5e      	ldr	r5, [pc, #376]	; (1900 <system_clock_init+0x1a4>)
    1788:	b2e0      	uxtb	r0, r4
    178a:	a901      	add	r1, sp, #4
    178c:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    178e:	3401      	adds	r4, #1
    1790:	2c25      	cmp	r4, #37	; 0x25
    1792:	d1f9      	bne.n	1788 <system_clock_init+0x2c>
static inline void system_clock_source_xosc32k_get_config_defaults(
		struct system_clock_source_xosc32k_config *const config)
{
	Assert(config);

	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    1794:	a80c      	add	r0, sp, #48	; 0x30
    1796:	2300      	movs	r3, #0
    1798:	7003      	strb	r3, [r0, #0]
	config->startup_time        = SYSTEM_XOSC32K_STARTUP_16384;
	config->auto_gain_control   = false;
	config->frequency           = 32768UL;
    179a:	2280      	movs	r2, #128	; 0x80
    179c:	0212      	lsls	r2, r2, #8
    179e:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    17a0:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    17a2:	2201      	movs	r2, #1
    17a4:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    17a6:	7303      	strb	r3, [r0, #12]
	config->on_demand           = true;
	config->write_once          = false;
    17a8:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    17aa:	2106      	movs	r1, #6
    17ac:	7041      	strb	r1, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
    17ae:	7082      	strb	r2, [r0, #2]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    17b0:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    17b2:	4b54      	ldr	r3, [pc, #336]	; (1904 <system_clock_init+0x1a8>)
    17b4:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    17b6:	2005      	movs	r0, #5
    17b8:	4b53      	ldr	r3, [pc, #332]	; (1908 <system_clock_init+0x1ac>)
    17ba:	4798      	blx	r3

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    17bc:	494e      	ldr	r1, [pc, #312]	; (18f8 <system_clock_init+0x19c>)
	xosc32k_conf.on_demand           = false;
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    17be:	2202      	movs	r2, #2

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    17c0:	68cb      	ldr	r3, [r1, #12]
	xosc32k_conf.on_demand           = false;
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    17c2:	421a      	tst	r2, r3
    17c4:	d0fc      	beq.n	17c0 <system_clock_init+0x64>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    17c6:	494c      	ldr	r1, [pc, #304]	; (18f8 <system_clock_init+0x19c>)
    17c8:	8a8a      	ldrh	r2, [r1, #20]
    17ca:	2380      	movs	r3, #128	; 0x80
    17cc:	4313      	orrs	r3, r2
    17ce:	828b      	strh	r3, [r1, #20]


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    17d0:	4c4e      	ldr	r4, [pc, #312]	; (190c <system_clock_init+0x1b0>)
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    17d2:	6823      	ldr	r3, [r4, #0]
    17d4:	04da      	lsls	r2, r3, #19
    17d6:	6988      	ldr	r0, [r1, #24]
    17d8:	0e52      	lsrs	r2, r2, #25
    17da:	0412      	lsls	r2, r2, #16
    17dc:	4b4c      	ldr	r3, [pc, #304]	; (1910 <system_clock_init+0x1b4>)
    17de:	4003      	ands	r3, r0
    17e0:	4313      	orrs	r3, r2
    17e2:	618b      	str	r3, [r1, #24]
static inline void system_clock_source_osc32k_get_config_defaults(
		struct system_clock_source_osc32k_config *const config)
{
	Assert(config);

	config->enable_1khz_output  = true;
    17e4:	a80a      	add	r0, sp, #40	; 0x28
    17e6:	2301      	movs	r3, #1
    17e8:	7043      	strb	r3, [r0, #1]
	config->enable_32khz_output = true;
    17ea:	7083      	strb	r3, [r0, #2]
	config->run_in_standby      = false;
	config->on_demand           = true;
    17ec:	7103      	strb	r3, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    17ee:	2207      	movs	r2, #7
    17f0:	7002      	strb	r2, [r0, #0]
	config->write_once          = false;
    17f2:	2500      	movs	r5, #0
    17f4:	7145      	strb	r5, [r0, #5]

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    17f6:	70c3      	strb	r3, [r0, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    17f8:	4b46      	ldr	r3, [pc, #280]	; (1914 <system_clock_init+0x1b8>)
    17fa:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    17fc:	2004      	movs	r0, #4
    17fe:	4b42      	ldr	r3, [pc, #264]	; (1908 <system_clock_init+0x1ac>)
    1800:	4798      	blx	r3
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    1802:	ab05      	add	r3, sp, #20
    1804:	2200      	movs	r2, #0
    1806:	805d      	strh	r5, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    1808:	809d      	strh	r5, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    180a:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    180c:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
	config->fine_value      = 0xff / 4; /* Midpoint */
    180e:	213f      	movs	r1, #63	; 0x3f
    1810:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    1812:	393b      	subs	r1, #59	; 0x3b
    1814:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    1816:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    1818:	6823      	ldr	r3, [r4, #0]
    181a:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    181c:	2b3f      	cmp	r3, #63	; 0x3f
    181e:	d100      	bne.n	1822 <system_clock_init+0xc6>
		coarse = 0x1f;
    1820:	3b20      	subs	r3, #32
	}
	dfll_conf.coarse_value = coarse;
    1822:	a805      	add	r0, sp, #20
    1824:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    1826:	23b7      	movs	r3, #183	; 0xb7
    1828:	00db      	lsls	r3, r3, #3
    182a:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    182c:	2307      	movs	r3, #7
    182e:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    1830:	3338      	adds	r3, #56	; 0x38
    1832:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    1834:	4b38      	ldr	r3, [pc, #224]	; (1918 <system_clock_init+0x1bc>)
    1836:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    1838:	a804      	add	r0, sp, #16
    183a:	2500      	movs	r5, #0
    183c:	7045      	strb	r5, [r0, #1]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    183e:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    1840:	7085      	strb	r5, [r0, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    1842:	4b36      	ldr	r3, [pc, #216]	; (191c <system_clock_init+0x1c0>)
    1844:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1846:	2006      	movs	r0, #6
    1848:	4b2f      	ldr	r3, [pc, #188]	; (1908 <system_clock_init+0x1ac>)
    184a:	4699      	mov	r9, r3
    184c:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    184e:	4b34      	ldr	r3, [pc, #208]	; (1920 <system_clock_init+0x1c4>)
    1850:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    1852:	ac01      	add	r4, sp, #4
    1854:	2601      	movs	r6, #1
    1856:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    1858:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    185a:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    185c:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    185e:	2305      	movs	r3, #5
    1860:	7023      	strb	r3, [r4, #0]
    1862:	0021      	movs	r1, r4
    1864:	2001      	movs	r0, #1
    1866:	4b2f      	ldr	r3, [pc, #188]	; (1924 <system_clock_init+0x1c8>)
    1868:	4698      	mov	r8, r3
    186a:	4798      	blx	r3
    186c:	2001      	movs	r0, #1
    186e:	4f2e      	ldr	r7, [pc, #184]	; (1928 <system_clock_init+0x1cc>)
    1870:	47b8      	blx	r7
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    1872:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
	config->output_enable      = false;
    1874:	7265      	strb	r5, [r4, #9]
    1876:	2304      	movs	r3, #4
    1878:	7023      	strb	r3, [r4, #0]
    187a:	331c      	adds	r3, #28
    187c:	469a      	mov	sl, r3
    187e:	6063      	str	r3, [r4, #4]
    1880:	7226      	strb	r6, [r4, #8]
    1882:	0021      	movs	r1, r4
    1884:	2002      	movs	r0, #2
    1886:	47c0      	blx	r8
    1888:	2002      	movs	r0, #2
    188a:	47b8      	blx	r7
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    188c:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    188e:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    1890:	7265      	strb	r5, [r4, #9]
    1892:	2303      	movs	r3, #3
    1894:	7023      	strb	r3, [r4, #0]
    1896:	4653      	mov	r3, sl
    1898:	6063      	str	r3, [r4, #4]
    189a:	0021      	movs	r1, r4
    189c:	2004      	movs	r0, #4
    189e:	47c0      	blx	r8
    18a0:	2004      	movs	r0, #4
    18a2:	47b8      	blx	r7
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    18a4:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    18a6:	0021      	movs	r1, r4
    18a8:	2000      	movs	r0, #0
    18aa:	4b15      	ldr	r3, [pc, #84]	; (1900 <system_clock_init+0x1a4>)
    18ac:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    18ae:	2000      	movs	r0, #0
    18b0:	4b1e      	ldr	r3, [pc, #120]	; (192c <system_clock_init+0x1d0>)
    18b2:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    18b4:	2007      	movs	r0, #7
    18b6:	47c8      	blx	r9

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    18b8:	490f      	ldr	r1, [pc, #60]	; (18f8 <system_clock_init+0x19c>)


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    18ba:	22d0      	movs	r2, #208	; 0xd0

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    18bc:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    18be:	4013      	ands	r3, r2
    18c0:	2bd0      	cmp	r3, #208	; 0xd0
    18c2:	d1fb      	bne.n	18bc <system_clock_init+0x160>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    18c4:	4a1a      	ldr	r2, [pc, #104]	; (1930 <system_clock_init+0x1d4>)
    18c6:	2300      	movs	r3, #0
    18c8:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    18ca:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    18cc:	7293      	strb	r3, [r2, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    18ce:	72d3      	strb	r3, [r2, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    18d0:	a901      	add	r1, sp, #4
    18d2:	2201      	movs	r2, #1
    18d4:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    18d6:	704b      	strb	r3, [r1, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    18d8:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    18da:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    18dc:	3307      	adds	r3, #7
    18de:	700b      	strb	r3, [r1, #0]
    18e0:	2000      	movs	r0, #0
    18e2:	4b10      	ldr	r3, [pc, #64]	; (1924 <system_clock_init+0x1c8>)
    18e4:	4798      	blx	r3
    18e6:	2000      	movs	r0, #0
    18e8:	4b0f      	ldr	r3, [pc, #60]	; (1928 <system_clock_init+0x1cc>)
    18ea:	4798      	blx	r3
#endif
}
    18ec:	b010      	add	sp, #64	; 0x40
    18ee:	bc1c      	pop	{r2, r3, r4}
    18f0:	4690      	mov	r8, r2
    18f2:	4699      	mov	r9, r3
    18f4:	46a2      	mov	sl, r4
    18f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    18f8:	40000800 	.word	0x40000800
    18fc:	41004000 	.word	0x41004000
    1900:	00001b6d 	.word	0x00001b6d
    1904:	00001559 	.word	0x00001559
    1908:	000016b5 	.word	0x000016b5
    190c:	00806024 	.word	0x00806024
    1910:	ff80ffff 	.word	0xff80ffff
    1914:	000014d1 	.word	0x000014d1
    1918:	00001631 	.word	0x00001631
    191c:	00001495 	.word	0x00001495
    1920:	00001935 	.word	0x00001935
    1924:	00001959 	.word	0x00001959
    1928:	00001a11 	.word	0x00001a11
    192c:	00001ae1 	.word	0x00001ae1
    1930:	40000400 	.word	0x40000400

00001934 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    1934:	4a06      	ldr	r2, [pc, #24]	; (1950 <system_gclk_init+0x1c>)
    1936:	6991      	ldr	r1, [r2, #24]
    1938:	2308      	movs	r3, #8
    193a:	430b      	orrs	r3, r1
    193c:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    193e:	2201      	movs	r2, #1
    1940:	4b04      	ldr	r3, [pc, #16]	; (1954 <system_gclk_init+0x20>)
    1942:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1944:	0019      	movs	r1, r3
    1946:	780b      	ldrb	r3, [r1, #0]
    1948:	4213      	tst	r3, r2
    194a:	d1fc      	bne.n	1946 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    194c:	4770      	bx	lr
    194e:	46c0      	nop			; (mov r8, r8)
    1950:	40000400 	.word	0x40000400
    1954:	40000c00 	.word	0x40000c00

00001958 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1958:	b570      	push	{r4, r5, r6, lr}
    195a:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    195c:	0005      	movs	r5, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    195e:	780c      	ldrb	r4, [r1, #0]
    1960:	0224      	lsls	r4, r4, #8
    1962:	4304      	orrs	r4, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1964:	784b      	ldrb	r3, [r1, #1]
    1966:	2b00      	cmp	r3, #0
    1968:	d002      	beq.n	1970 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    196a:	2380      	movs	r3, #128	; 0x80
    196c:	02db      	lsls	r3, r3, #11
    196e:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1970:	7a4b      	ldrb	r3, [r1, #9]
    1972:	2b00      	cmp	r3, #0
    1974:	d002      	beq.n	197c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    1976:	2380      	movs	r3, #128	; 0x80
    1978:	031b      	lsls	r3, r3, #12
    197a:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    197c:	6848      	ldr	r0, [r1, #4]
    197e:	2801      	cmp	r0, #1
    1980:	d918      	bls.n	19b4 <system_gclk_gen_set_config+0x5c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    1982:	1e43      	subs	r3, r0, #1
    1984:	4218      	tst	r0, r3
    1986:	d110      	bne.n	19aa <system_gclk_gen_set_config+0x52>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1988:	2802      	cmp	r0, #2
    198a:	d906      	bls.n	199a <system_gclk_gen_set_config+0x42>
    198c:	2302      	movs	r3, #2
    198e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1990:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    1992:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1994:	4298      	cmp	r0, r3
    1996:	d8fb      	bhi.n	1990 <system_gclk_gen_set_config+0x38>
    1998:	e000      	b.n	199c <system_gclk_gen_set_config+0x44>
    199a:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    199c:	0212      	lsls	r2, r2, #8
    199e:	4332      	orrs	r2, r6
    19a0:	0015      	movs	r5, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    19a2:	2380      	movs	r3, #128	; 0x80
    19a4:	035b      	lsls	r3, r3, #13
    19a6:	431c      	orrs	r4, r3
    19a8:	e004      	b.n	19b4 <system_gclk_gen_set_config+0x5c>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    19aa:	0205      	lsls	r5, r0, #8
    19ac:	4335      	orrs	r5, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    19ae:	2380      	movs	r3, #128	; 0x80
    19b0:	029b      	lsls	r3, r3, #10
    19b2:	431c      	orrs	r4, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    19b4:	7a0b      	ldrb	r3, [r1, #8]
    19b6:	2b00      	cmp	r3, #0
    19b8:	d002      	beq.n	19c0 <system_gclk_gen_set_config+0x68>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    19ba:	2380      	movs	r3, #128	; 0x80
    19bc:	039b      	lsls	r3, r3, #14
    19be:	431c      	orrs	r4, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    19c0:	4a0f      	ldr	r2, [pc, #60]	; (1a00 <system_gclk_gen_set_config+0xa8>)
    19c2:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    19c4:	b25b      	sxtb	r3, r3
    19c6:	2b00      	cmp	r3, #0
    19c8:	dbfb      	blt.n	19c2 <system_gclk_gen_set_config+0x6a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    19ca:	4b0e      	ldr	r3, [pc, #56]	; (1a04 <system_gclk_gen_set_config+0xac>)
    19cc:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    19ce:	4b0e      	ldr	r3, [pc, #56]	; (1a08 <system_gclk_gen_set_config+0xb0>)
    19d0:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    19d2:	4a0b      	ldr	r2, [pc, #44]	; (1a00 <system_gclk_gen_set_config+0xa8>)
    19d4:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    19d6:	b25b      	sxtb	r3, r3
    19d8:	2b00      	cmp	r3, #0
    19da:	dbfb      	blt.n	19d4 <system_gclk_gen_set_config+0x7c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    19dc:	4b08      	ldr	r3, [pc, #32]	; (1a00 <system_gclk_gen_set_config+0xa8>)
    19de:	609d      	str	r5, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    19e0:	001a      	movs	r2, r3
    19e2:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    19e4:	b25b      	sxtb	r3, r3
    19e6:	2b00      	cmp	r3, #0
    19e8:	dbfb      	blt.n	19e2 <system_gclk_gen_set_config+0x8a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    19ea:	4a05      	ldr	r2, [pc, #20]	; (1a00 <system_gclk_gen_set_config+0xa8>)
    19ec:	6851      	ldr	r1, [r2, #4]
    19ee:	2380      	movs	r3, #128	; 0x80
    19f0:	025b      	lsls	r3, r3, #9
    19f2:	400b      	ands	r3, r1
    19f4:	431c      	orrs	r4, r3
    19f6:	6054      	str	r4, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    19f8:	4b04      	ldr	r3, [pc, #16]	; (1a0c <system_gclk_gen_set_config+0xb4>)
    19fa:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    19fc:	bd70      	pop	{r4, r5, r6, pc}
    19fe:	46c0      	nop			; (mov r8, r8)
    1a00:	40000c00 	.word	0x40000c00
    1a04:	000001ad 	.word	0x000001ad
    1a08:	40000c08 	.word	0x40000c08
    1a0c:	000001ed 	.word	0x000001ed

00001a10 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1a10:	b510      	push	{r4, lr}
    1a12:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a14:	4a0b      	ldr	r2, [pc, #44]	; (1a44 <system_gclk_gen_enable+0x34>)
    1a16:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    1a18:	b25b      	sxtb	r3, r3
    1a1a:	2b00      	cmp	r3, #0
    1a1c:	dbfb      	blt.n	1a16 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1a1e:	4b0a      	ldr	r3, [pc, #40]	; (1a48 <system_gclk_gen_enable+0x38>)
    1a20:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1a22:	4b0a      	ldr	r3, [pc, #40]	; (1a4c <system_gclk_gen_enable+0x3c>)
    1a24:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a26:	4a07      	ldr	r2, [pc, #28]	; (1a44 <system_gclk_gen_enable+0x34>)
    1a28:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    1a2a:	b25b      	sxtb	r3, r3
    1a2c:	2b00      	cmp	r3, #0
    1a2e:	dbfb      	blt.n	1a28 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1a30:	4a04      	ldr	r2, [pc, #16]	; (1a44 <system_gclk_gen_enable+0x34>)
    1a32:	6853      	ldr	r3, [r2, #4]
    1a34:	2180      	movs	r1, #128	; 0x80
    1a36:	0249      	lsls	r1, r1, #9
    1a38:	430b      	orrs	r3, r1
    1a3a:	6053      	str	r3, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1a3c:	4b04      	ldr	r3, [pc, #16]	; (1a50 <system_gclk_gen_enable+0x40>)
    1a3e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1a40:	bd10      	pop	{r4, pc}
    1a42:	46c0      	nop			; (mov r8, r8)
    1a44:	40000c00 	.word	0x40000c00
    1a48:	000001ad 	.word	0x000001ad
    1a4c:	40000c04 	.word	0x40000c04
    1a50:	000001ed 	.word	0x000001ed

00001a54 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1a54:	b570      	push	{r4, r5, r6, lr}
    1a56:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a58:	4a1a      	ldr	r2, [pc, #104]	; (1ac4 <system_gclk_gen_get_hz+0x70>)
    1a5a:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    1a5c:	b25b      	sxtb	r3, r3
    1a5e:	2b00      	cmp	r3, #0
    1a60:	dbfb      	blt.n	1a5a <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1a62:	4b19      	ldr	r3, [pc, #100]	; (1ac8 <system_gclk_gen_get_hz+0x74>)
    1a64:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1a66:	4b19      	ldr	r3, [pc, #100]	; (1acc <system_gclk_gen_get_hz+0x78>)
    1a68:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a6a:	4a16      	ldr	r2, [pc, #88]	; (1ac4 <system_gclk_gen_get_hz+0x70>)
    1a6c:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    1a6e:	b25b      	sxtb	r3, r3
    1a70:	2b00      	cmp	r3, #0
    1a72:	dbfb      	blt.n	1a6c <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1a74:	4e13      	ldr	r6, [pc, #76]	; (1ac4 <system_gclk_gen_get_hz+0x70>)
    1a76:	6870      	ldr	r0, [r6, #4]
    1a78:	04c0      	lsls	r0, r0, #19
    1a7a:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1a7c:	4b14      	ldr	r3, [pc, #80]	; (1ad0 <system_gclk_gen_get_hz+0x7c>)
    1a7e:	4798      	blx	r3
    1a80:	0005      	movs	r5, r0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1a82:	4b12      	ldr	r3, [pc, #72]	; (1acc <system_gclk_gen_get_hz+0x78>)
    1a84:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1a86:	6876      	ldr	r6, [r6, #4]
    1a88:	02f6      	lsls	r6, r6, #11
    1a8a:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1a8c:	4b11      	ldr	r3, [pc, #68]	; (1ad4 <system_gclk_gen_get_hz+0x80>)
    1a8e:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a90:	4a0c      	ldr	r2, [pc, #48]	; (1ac4 <system_gclk_gen_get_hz+0x70>)
    1a92:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    1a94:	b25b      	sxtb	r3, r3
    1a96:	2b00      	cmp	r3, #0
    1a98:	dbfb      	blt.n	1a92 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1a9a:	4b0a      	ldr	r3, [pc, #40]	; (1ac4 <system_gclk_gen_get_hz+0x70>)
    1a9c:	689c      	ldr	r4, [r3, #8]
    1a9e:	0224      	lsls	r4, r4, #8
    1aa0:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1aa2:	4b0d      	ldr	r3, [pc, #52]	; (1ad8 <system_gclk_gen_get_hz+0x84>)
    1aa4:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1aa6:	2e00      	cmp	r6, #0
    1aa8:	d107      	bne.n	1aba <system_gclk_gen_get_hz+0x66>
    1aaa:	2c01      	cmp	r4, #1
    1aac:	d907      	bls.n	1abe <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    1aae:	0021      	movs	r1, r4
    1ab0:	0028      	movs	r0, r5
    1ab2:	4b0a      	ldr	r3, [pc, #40]	; (1adc <system_gclk_gen_get_hz+0x88>)
    1ab4:	4798      	blx	r3
    1ab6:	0005      	movs	r5, r0
    1ab8:	e001      	b.n	1abe <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    1aba:	3401      	adds	r4, #1
    1abc:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    1abe:	0028      	movs	r0, r5
    1ac0:	bd70      	pop	{r4, r5, r6, pc}
    1ac2:	46c0      	nop			; (mov r8, r8)
    1ac4:	40000c00 	.word	0x40000c00
    1ac8:	000001ad 	.word	0x000001ad
    1acc:	40000c04 	.word	0x40000c04
    1ad0:	00001405 	.word	0x00001405
    1ad4:	40000c08 	.word	0x40000c08
    1ad8:	000001ed 	.word	0x000001ed
    1adc:	00004c8d 	.word	0x00004c8d

00001ae0 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1ae0:	b510      	push	{r4, lr}
    1ae2:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1ae4:	4b06      	ldr	r3, [pc, #24]	; (1b00 <system_gclk_chan_enable+0x20>)
    1ae6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1ae8:	4b06      	ldr	r3, [pc, #24]	; (1b04 <system_gclk_chan_enable+0x24>)
    1aea:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1aec:	4a06      	ldr	r2, [pc, #24]	; (1b08 <system_gclk_chan_enable+0x28>)
    1aee:	8851      	ldrh	r1, [r2, #2]
    1af0:	2380      	movs	r3, #128	; 0x80
    1af2:	01db      	lsls	r3, r3, #7
    1af4:	430b      	orrs	r3, r1
    1af6:	8053      	strh	r3, [r2, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1af8:	4b04      	ldr	r3, [pc, #16]	; (1b0c <system_gclk_chan_enable+0x2c>)
    1afa:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1afc:	bd10      	pop	{r4, pc}
    1afe:	46c0      	nop			; (mov r8, r8)
    1b00:	000001ad 	.word	0x000001ad
    1b04:	40000c02 	.word	0x40000c02
    1b08:	40000c00 	.word	0x40000c00
    1b0c:	000001ed 	.word	0x000001ed

00001b10 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1b10:	b510      	push	{r4, lr}
    1b12:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1b14:	4b0f      	ldr	r3, [pc, #60]	; (1b54 <system_gclk_chan_disable+0x44>)
    1b16:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1b18:	4b0f      	ldr	r3, [pc, #60]	; (1b58 <system_gclk_chan_disable+0x48>)
    1b1a:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1b1c:	4b0f      	ldr	r3, [pc, #60]	; (1b5c <system_gclk_chan_disable+0x4c>)
    1b1e:	885a      	ldrh	r2, [r3, #2]
    1b20:	0512      	lsls	r2, r2, #20
    1b22:	0f10      	lsrs	r0, r2, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1b24:	8859      	ldrh	r1, [r3, #2]
    1b26:	4a0e      	ldr	r2, [pc, #56]	; (1b60 <system_gclk_chan_disable+0x50>)
    1b28:	400a      	ands	r2, r1
    1b2a:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1b2c:	8859      	ldrh	r1, [r3, #2]
    1b2e:	4a0d      	ldr	r2, [pc, #52]	; (1b64 <system_gclk_chan_disable+0x54>)
    1b30:	400a      	ands	r2, r1
    1b32:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1b34:	0019      	movs	r1, r3
    1b36:	2280      	movs	r2, #128	; 0x80
    1b38:	01d2      	lsls	r2, r2, #7
    1b3a:	884b      	ldrh	r3, [r1, #2]
    1b3c:	4213      	tst	r3, r2
    1b3e:	d1fc      	bne.n	1b3a <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1b40:	4906      	ldr	r1, [pc, #24]	; (1b5c <system_gclk_chan_disable+0x4c>)
    1b42:	884c      	ldrh	r4, [r1, #2]
    1b44:	0202      	lsls	r2, r0, #8
    1b46:	4b06      	ldr	r3, [pc, #24]	; (1b60 <system_gclk_chan_disable+0x50>)
    1b48:	4023      	ands	r3, r4
    1b4a:	4313      	orrs	r3, r2
    1b4c:	804b      	strh	r3, [r1, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1b4e:	4b06      	ldr	r3, [pc, #24]	; (1b68 <system_gclk_chan_disable+0x58>)
    1b50:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1b52:	bd10      	pop	{r4, pc}
    1b54:	000001ad 	.word	0x000001ad
    1b58:	40000c02 	.word	0x40000c02
    1b5c:	40000c00 	.word	0x40000c00
    1b60:	fffff0ff 	.word	0xfffff0ff
    1b64:	ffffbfff 	.word	0xffffbfff
    1b68:	000001ed 	.word	0x000001ed

00001b6c <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    1b6c:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1b6e:	780c      	ldrb	r4, [r1, #0]
    1b70:	0224      	lsls	r4, r4, #8
    1b72:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    1b74:	4b02      	ldr	r3, [pc, #8]	; (1b80 <system_gclk_chan_set_config+0x14>)
    1b76:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1b78:	b2a4      	uxth	r4, r4
    1b7a:	4b02      	ldr	r3, [pc, #8]	; (1b84 <system_gclk_chan_set_config+0x18>)
    1b7c:	805c      	strh	r4, [r3, #2]
}
    1b7e:	bd10      	pop	{r4, pc}
    1b80:	00001b11 	.word	0x00001b11
    1b84:	40000c00 	.word	0x40000c00

00001b88 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1b88:	b510      	push	{r4, lr}
    1b8a:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1b8c:	4b06      	ldr	r3, [pc, #24]	; (1ba8 <system_gclk_chan_get_hz+0x20>)
    1b8e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1b90:	4b06      	ldr	r3, [pc, #24]	; (1bac <system_gclk_chan_get_hz+0x24>)
    1b92:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1b94:	4b06      	ldr	r3, [pc, #24]	; (1bb0 <system_gclk_chan_get_hz+0x28>)
    1b96:	885c      	ldrh	r4, [r3, #2]
    1b98:	0524      	lsls	r4, r4, #20
    1b9a:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1b9c:	4b05      	ldr	r3, [pc, #20]	; (1bb4 <system_gclk_chan_get_hz+0x2c>)
    1b9e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1ba0:	0020      	movs	r0, r4
    1ba2:	4b05      	ldr	r3, [pc, #20]	; (1bb8 <system_gclk_chan_get_hz+0x30>)
    1ba4:	4798      	blx	r3
}
    1ba6:	bd10      	pop	{r4, pc}
    1ba8:	000001ad 	.word	0x000001ad
    1bac:	40000c02 	.word	0x40000c02
    1bb0:	40000c00 	.word	0x40000c00
    1bb4:	000001ed 	.word	0x000001ed
    1bb8:	00001a55 	.word	0x00001a55

00001bbc <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1bbc:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1bbe:	78d3      	ldrb	r3, [r2, #3]
    1bc0:	2b00      	cmp	r3, #0
    1bc2:	d11e      	bne.n	1c02 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1bc4:	7813      	ldrb	r3, [r2, #0]
    1bc6:	2b80      	cmp	r3, #128	; 0x80
    1bc8:	d004      	beq.n	1bd4 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1bca:	061b      	lsls	r3, r3, #24
    1bcc:	2480      	movs	r4, #128	; 0x80
    1bce:	0264      	lsls	r4, r4, #9
    1bd0:	4323      	orrs	r3, r4
    1bd2:	e000      	b.n	1bd6 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    1bd4:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1bd6:	7854      	ldrb	r4, [r2, #1]
    1bd8:	2502      	movs	r5, #2
    1bda:	43ac      	bics	r4, r5
    1bdc:	d10a      	bne.n	1bf4 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1bde:	7894      	ldrb	r4, [r2, #2]
    1be0:	2c00      	cmp	r4, #0
    1be2:	d103      	bne.n	1bec <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    1be4:	2480      	movs	r4, #128	; 0x80
    1be6:	02a4      	lsls	r4, r4, #10
    1be8:	4323      	orrs	r3, r4
    1bea:	e002      	b.n	1bf2 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1bec:	24c0      	movs	r4, #192	; 0xc0
    1bee:	02e4      	lsls	r4, r4, #11
    1bf0:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1bf2:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1bf4:	7854      	ldrb	r4, [r2, #1]
    1bf6:	3c01      	subs	r4, #1
    1bf8:	2c01      	cmp	r4, #1
    1bfa:	d812      	bhi.n	1c22 <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1bfc:	4c18      	ldr	r4, [pc, #96]	; (1c60 <_system_pinmux_config+0xa4>)
    1bfe:	4023      	ands	r3, r4
    1c00:	e00f      	b.n	1c22 <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    1c02:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1c04:	040b      	lsls	r3, r1, #16
    1c06:	0c1b      	lsrs	r3, r3, #16
    1c08:	24a0      	movs	r4, #160	; 0xa0
    1c0a:	05e4      	lsls	r4, r4, #23
    1c0c:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1c0e:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1c10:	0c0b      	lsrs	r3, r1, #16
    1c12:	24d0      	movs	r4, #208	; 0xd0
    1c14:	0624      	lsls	r4, r4, #24
    1c16:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1c18:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1c1a:	78d3      	ldrb	r3, [r2, #3]
    1c1c:	2b00      	cmp	r3, #0
    1c1e:	d018      	beq.n	1c52 <_system_pinmux_config+0x96>
    1c20:	e01c      	b.n	1c5c <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1c22:	040c      	lsls	r4, r1, #16
    1c24:	0c24      	lsrs	r4, r4, #16
    1c26:	25a0      	movs	r5, #160	; 0xa0
    1c28:	05ed      	lsls	r5, r5, #23
    1c2a:	432c      	orrs	r4, r5
    1c2c:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1c2e:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1c30:	0c0c      	lsrs	r4, r1, #16
    1c32:	25d0      	movs	r5, #208	; 0xd0
    1c34:	062d      	lsls	r5, r5, #24
    1c36:	432c      	orrs	r4, r5
    1c38:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1c3a:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1c3c:	78d4      	ldrb	r4, [r2, #3]
    1c3e:	2c00      	cmp	r4, #0
    1c40:	d10c      	bne.n	1c5c <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1c42:	035b      	lsls	r3, r3, #13
    1c44:	d505      	bpl.n	1c52 <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1c46:	7893      	ldrb	r3, [r2, #2]
    1c48:	2b01      	cmp	r3, #1
    1c4a:	d101      	bne.n	1c50 <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    1c4c:	6181      	str	r1, [r0, #24]
    1c4e:	e000      	b.n	1c52 <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    1c50:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1c52:	7853      	ldrb	r3, [r2, #1]
    1c54:	3b01      	subs	r3, #1
    1c56:	2b01      	cmp	r3, #1
    1c58:	d800      	bhi.n	1c5c <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    1c5a:	6081      	str	r1, [r0, #8]
		}
	}
}
    1c5c:	bd30      	pop	{r4, r5, pc}
    1c5e:	46c0      	nop			; (mov r8, r8)
    1c60:	fffbffff 	.word	0xfffbffff

00001c64 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1c64:	b510      	push	{r4, lr}
    1c66:	0003      	movs	r3, r0
    1c68:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1c6a:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1c6c:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1c6e:	2900      	cmp	r1, #0
    1c70:	d104      	bne.n	1c7c <system_pinmux_pin_set_config+0x18>
		return &(ports[port_index]->Group[group_index]);
    1c72:	0958      	lsrs	r0, r3, #5
    1c74:	01c0      	lsls	r0, r0, #7
    1c76:	4905      	ldr	r1, [pc, #20]	; (1c8c <system_pinmux_pin_set_config+0x28>)
    1c78:	468c      	mov	ip, r1
    1c7a:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    1c7c:	211f      	movs	r1, #31
    1c7e:	400b      	ands	r3, r1
    1c80:	391e      	subs	r1, #30
    1c82:	4099      	lsls	r1, r3
    1c84:	4b02      	ldr	r3, [pc, #8]	; (1c90 <system_pinmux_pin_set_config+0x2c>)
    1c86:	4798      	blx	r3
}
    1c88:	bd10      	pop	{r4, pc}
    1c8a:	46c0      	nop			; (mov r8, r8)
    1c8c:	41004400 	.word	0x41004400
    1c90:	00001bbd 	.word	0x00001bbd

00001c94 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1c94:	4770      	bx	lr
    1c96:	46c0      	nop			; (mov r8, r8)

00001c98 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1c98:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1c9a:	4b05      	ldr	r3, [pc, #20]	; (1cb0 <system_init+0x18>)
    1c9c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1c9e:	4b05      	ldr	r3, [pc, #20]	; (1cb4 <system_init+0x1c>)
    1ca0:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1ca2:	4b05      	ldr	r3, [pc, #20]	; (1cb8 <system_init+0x20>)
    1ca4:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1ca6:	4b05      	ldr	r3, [pc, #20]	; (1cbc <system_init+0x24>)
    1ca8:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    1caa:	4b05      	ldr	r3, [pc, #20]	; (1cc0 <system_init+0x28>)
    1cac:	4798      	blx	r3
}
    1cae:	bd10      	pop	{r4, pc}
    1cb0:	0000175d 	.word	0x0000175d
    1cb4:	0000021d 	.word	0x0000021d
    1cb8:	00001c95 	.word	0x00001c95
    1cbc:	000003d9 	.word	0x000003d9
    1cc0:	00001c95 	.word	0x00001c95

00001cc4 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1cc4:	1c93      	adds	r3, r2, #2
    1cc6:	009b      	lsls	r3, r3, #2
    1cc8:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    1cca:	2a02      	cmp	r2, #2
    1ccc:	d104      	bne.n	1cd8 <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    1cce:	7e02      	ldrb	r2, [r0, #24]
    1cd0:	2310      	movs	r3, #16
    1cd2:	4313      	orrs	r3, r2
    1cd4:	7603      	strb	r3, [r0, #24]
    1cd6:	e00b      	b.n	1cf0 <tc_register_callback+0x2c>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    1cd8:	2a03      	cmp	r2, #3
    1cda:	d104      	bne.n	1ce6 <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    1cdc:	7e02      	ldrb	r2, [r0, #24]
    1cde:	2320      	movs	r3, #32
    1ce0:	4313      	orrs	r3, r2
    1ce2:	7603      	strb	r3, [r0, #24]
    1ce4:	e004      	b.n	1cf0 <tc_register_callback+0x2c>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    1ce6:	2301      	movs	r3, #1
    1ce8:	4093      	lsls	r3, r2
    1cea:	7e02      	ldrb	r2, [r0, #24]
    1cec:	4313      	orrs	r3, r2
    1cee:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    1cf0:	2000      	movs	r0, #0
    1cf2:	4770      	bx	lr

00001cf4 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    1cf4:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    1cf6:	0080      	lsls	r0, r0, #2
    1cf8:	4b14      	ldr	r3, [pc, #80]	; (1d4c <_tc_interrupt_handler+0x58>)
    1cfa:	58c5      	ldr	r5, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    1cfc:	682b      	ldr	r3, [r5, #0]
    1cfe:	7b9c      	ldrb	r4, [r3, #14]
    1d00:	7e2b      	ldrb	r3, [r5, #24]
    1d02:	401c      	ands	r4, r3
    1d04:	7e6b      	ldrb	r3, [r5, #25]
    1d06:	401c      	ands	r4, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    1d08:	07e3      	lsls	r3, r4, #31
    1d0a:	d505      	bpl.n	1d18 <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    1d0c:	0028      	movs	r0, r5
    1d0e:	68ab      	ldr	r3, [r5, #8]
    1d10:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    1d12:	2301      	movs	r3, #1
    1d14:	682a      	ldr	r2, [r5, #0]
    1d16:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    1d18:	07a3      	lsls	r3, r4, #30
    1d1a:	d505      	bpl.n	1d28 <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    1d1c:	0028      	movs	r0, r5
    1d1e:	68eb      	ldr	r3, [r5, #12]
    1d20:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    1d22:	2302      	movs	r3, #2
    1d24:	682a      	ldr	r2, [r5, #0]
    1d26:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    1d28:	06e3      	lsls	r3, r4, #27
    1d2a:	d505      	bpl.n	1d38 <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    1d2c:	0028      	movs	r0, r5
    1d2e:	692b      	ldr	r3, [r5, #16]
    1d30:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    1d32:	2310      	movs	r3, #16
    1d34:	682a      	ldr	r2, [r5, #0]
    1d36:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    1d38:	06a3      	lsls	r3, r4, #26
    1d3a:	d505      	bpl.n	1d48 <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    1d3c:	0028      	movs	r0, r5
    1d3e:	696b      	ldr	r3, [r5, #20]
    1d40:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    1d42:	682b      	ldr	r3, [r5, #0]
    1d44:	2220      	movs	r2, #32
    1d46:	739a      	strb	r2, [r3, #14]
	}
}
    1d48:	bd70      	pop	{r4, r5, r6, pc}
    1d4a:	46c0      	nop			; (mov r8, r8)
    1d4c:	200007cc 	.word	0x200007cc

00001d50 <TC3_Handler>:
#if (SAML21E) || (SAML21G)
	_TC_INTERRUPT_HANDLER(0,0)
	_TC_INTERRUPT_HANDLER(1,1)
	_TC_INTERRUPT_HANDLER(4,2)
#else
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    1d50:	b510      	push	{r4, lr}
    1d52:	2000      	movs	r0, #0
    1d54:	4b01      	ldr	r3, [pc, #4]	; (1d5c <TC3_Handler+0xc>)
    1d56:	4798      	blx	r3
    1d58:	bd10      	pop	{r4, pc}
    1d5a:	46c0      	nop			; (mov r8, r8)
    1d5c:	00001cf5 	.word	0x00001cf5

00001d60 <TC4_Handler>:
    1d60:	b510      	push	{r4, lr}
    1d62:	2001      	movs	r0, #1
    1d64:	4b01      	ldr	r3, [pc, #4]	; (1d6c <TC4_Handler+0xc>)
    1d66:	4798      	blx	r3
    1d68:	bd10      	pop	{r4, pc}
    1d6a:	46c0      	nop			; (mov r8, r8)
    1d6c:	00001cf5 	.word	0x00001cf5

00001d70 <TC5_Handler>:
    1d70:	b510      	push	{r4, lr}
    1d72:	2002      	movs	r0, #2
    1d74:	4b01      	ldr	r3, [pc, #4]	; (1d7c <TC5_Handler+0xc>)
    1d76:	4798      	blx	r3
    1d78:	bd10      	pop	{r4, pc}
    1d7a:	46c0      	nop			; (mov r8, r8)
    1d7c:	00001cf5 	.word	0x00001cf5

00001d80 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    1d80:	b530      	push	{r4, r5, lr}
    1d82:	b085      	sub	sp, #20
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    1d84:	aa01      	add	r2, sp, #4
    1d86:	4b0b      	ldr	r3, [pc, #44]	; (1db4 <_tc_get_inst_index+0x34>)
    1d88:	cb32      	ldmia	r3!, {r1, r4, r5}
    1d8a:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    1d8c:	9b01      	ldr	r3, [sp, #4]
    1d8e:	4298      	cmp	r0, r3
    1d90:	d00a      	beq.n	1da8 <_tc_get_inst_index+0x28>
    1d92:	9b02      	ldr	r3, [sp, #8]
    1d94:	4298      	cmp	r0, r3
    1d96:	d005      	beq.n	1da4 <_tc_get_inst_index+0x24>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    1d98:	2300      	movs	r3, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    1d9a:	9a03      	ldr	r2, [sp, #12]
    1d9c:	4282      	cmp	r2, r0
    1d9e:	d105      	bne.n	1dac <_tc_get_inst_index+0x2c>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    1da0:	3302      	adds	r3, #2
    1da2:	e002      	b.n	1daa <_tc_get_inst_index+0x2a>
    1da4:	2301      	movs	r3, #1
    1da6:	e000      	b.n	1daa <_tc_get_inst_index+0x2a>
    1da8:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
			return i;
    1daa:	b2db      	uxtb	r3, r3
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    1dac:	0018      	movs	r0, r3
    1dae:	b005      	add	sp, #20
    1db0:	bd30      	pop	{r4, r5, pc}
    1db2:	46c0      	nop			; (mov r8, r8)
    1db4:	00006000 	.word	0x00006000

00001db8 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    1db8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1dba:	464f      	mov	r7, r9
    1dbc:	4646      	mov	r6, r8
    1dbe:	b4c0      	push	{r6, r7}
    1dc0:	b087      	sub	sp, #28
    1dc2:	0004      	movs	r4, r0
    1dc4:	000e      	movs	r6, r1
    1dc6:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    1dc8:	0008      	movs	r0, r1
    1dca:	4b92      	ldr	r3, [pc, #584]	; (2014 <STACK_SIZE+0x14>)
    1dcc:	4798      	blx	r3
    1dce:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    1dd0:	4d91      	ldr	r5, [pc, #580]	; (2018 <STACK_SIZE+0x18>)
    1dd2:	0029      	movs	r1, r5
    1dd4:	310c      	adds	r1, #12
    1dd6:	2203      	movs	r2, #3
    1dd8:	a805      	add	r0, sp, #20
    1dda:	4f90      	ldr	r7, [pc, #576]	; (201c <STACK_SIZE+0x1c>)
    1ddc:	47b8      	blx	r7
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    1dde:	0029      	movs	r1, r5
    1de0:	3110      	adds	r1, #16
    1de2:	2206      	movs	r2, #6
    1de4:	a803      	add	r0, sp, #12
    1de6:	47b8      	blx	r7
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    1de8:	2300      	movs	r3, #0
    1dea:	60a3      	str	r3, [r4, #8]
    1dec:	60e3      	str	r3, [r4, #12]
    1dee:	6123      	str	r3, [r4, #16]
    1df0:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    1df2:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    1df4:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    1df6:	464b      	mov	r3, r9
    1df8:	009a      	lsls	r2, r3, #2
    1dfa:	4b89      	ldr	r3, [pc, #548]	; (2020 <STACK_SIZE+0x20>)
    1dfc:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    1dfe:	6026      	str	r6, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1e00:	4643      	mov	r3, r8
    1e02:	789b      	ldrb	r3, [r3, #2]
    1e04:	2b08      	cmp	r3, #8
    1e06:	d104      	bne.n	1e12 <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1e08:	2017      	movs	r0, #23
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1e0a:	464a      	mov	r2, r9
    1e0c:	07d2      	lsls	r2, r2, #31
    1e0e:	d400      	bmi.n	1e12 <tc_init+0x5a>
    1e10:	e0fb      	b.n	200a <STACK_SIZE+0xa>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    1e12:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1e14:	8833      	ldrh	r3, [r6, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    1e16:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1e18:	07db      	lsls	r3, r3, #31
    1e1a:	d500      	bpl.n	1e1e <tc_init+0x66>
    1e1c:	e0f5      	b.n	200a <STACK_SIZE+0xa>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1e1e:	7bf3      	ldrb	r3, [r6, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    1e20:	3017      	adds	r0, #23
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1e22:	06db      	lsls	r3, r3, #27
    1e24:	d500      	bpl.n	1e28 <tc_init+0x70>
    1e26:	e0f0      	b.n	200a <STACK_SIZE+0xa>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    1e28:	8833      	ldrh	r3, [r6, #0]
    1e2a:	079b      	lsls	r3, r3, #30
    1e2c:	d500      	bpl.n	1e30 <tc_init+0x78>
    1e2e:	e0ec      	b.n	200a <STACK_SIZE+0xa>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    1e30:	4643      	mov	r3, r8
    1e32:	7c1b      	ldrb	r3, [r3, #16]
    1e34:	2b00      	cmp	r3, #0
    1e36:	d00c      	beq.n	1e52 <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1e38:	a902      	add	r1, sp, #8
    1e3a:	2301      	movs	r3, #1
    1e3c:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1e3e:	2200      	movs	r2, #0
    1e40:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    1e42:	4642      	mov	r2, r8
    1e44:	7e12      	ldrb	r2, [r2, #24]
    1e46:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1e48:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1e4a:	4643      	mov	r3, r8
    1e4c:	7d18      	ldrb	r0, [r3, #20]
    1e4e:	4b75      	ldr	r3, [pc, #468]	; (2024 <STACK_SIZE+0x24>)
    1e50:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    1e52:	4643      	mov	r3, r8
    1e54:	7f1b      	ldrb	r3, [r3, #28]
    1e56:	2b00      	cmp	r3, #0
    1e58:	d00d      	beq.n	1e76 <tc_init+0xbe>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1e5a:	a902      	add	r1, sp, #8
    1e5c:	2301      	movs	r3, #1
    1e5e:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1e60:	2200      	movs	r2, #0
    1e62:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    1e64:	4642      	mov	r2, r8
    1e66:	6a52      	ldr	r2, [r2, #36]	; 0x24
    1e68:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1e6a:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1e6c:	4643      	mov	r3, r8
    1e6e:	6a1b      	ldr	r3, [r3, #32]
    1e70:	b2d8      	uxtb	r0, r3
    1e72:	4b6c      	ldr	r3, [pc, #432]	; (2024 <STACK_SIZE+0x24>)
    1e74:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    1e76:	496c      	ldr	r1, [pc, #432]	; (2028 <STACK_SIZE+0x28>)
    1e78:	6a0b      	ldr	r3, [r1, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    1e7a:	464a      	mov	r2, r9
    1e7c:	0052      	lsls	r2, r2, #1
    1e7e:	a803      	add	r0, sp, #12
    1e80:	5a12      	ldrh	r2, [r2, r0]
    1e82:	4313      	orrs	r3, r2
    1e84:	620b      	str	r3, [r1, #32]

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    1e86:	4643      	mov	r3, r8
    1e88:	789b      	ldrb	r3, [r3, #2]
    1e8a:	2b08      	cmp	r3, #8
    1e8c:	d106      	bne.n	1e9c <tc_init+0xe4>
    1e8e:	6a0b      	ldr	r3, [r1, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    1e90:	464a      	mov	r2, r9
    1e92:	3201      	adds	r2, #1
    1e94:	0052      	lsls	r2, r2, #1
    1e96:	5a12      	ldrh	r2, [r2, r0]
    1e98:	4313      	orrs	r3, r2
    1e9a:	620b      	str	r3, [r1, #32]
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    1e9c:	a901      	add	r1, sp, #4
    1e9e:	4643      	mov	r3, r8
    1ea0:	781b      	ldrb	r3, [r3, #0]
    1ea2:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    1ea4:	ab05      	add	r3, sp, #20
    1ea6:	464a      	mov	r2, r9
    1ea8:	5c9d      	ldrb	r5, [r3, r2]
    1eaa:	0028      	movs	r0, r5
    1eac:	4b5f      	ldr	r3, [pc, #380]	; (202c <STACK_SIZE+0x2c>)
    1eae:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    1eb0:	0028      	movs	r0, r5
    1eb2:	4b5f      	ldr	r3, [pc, #380]	; (2030 <STACK_SIZE+0x30>)
    1eb4:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    1eb6:	4643      	mov	r3, r8
    1eb8:	7898      	ldrb	r0, [r3, #2]
    1eba:	799b      	ldrb	r3, [r3, #6]
    1ebc:	0002      	movs	r2, r0
    1ebe:	431a      	orrs	r2, r3
    1ec0:	4643      	mov	r3, r8
    1ec2:	8918      	ldrh	r0, [r3, #8]
    1ec4:	889b      	ldrh	r3, [r3, #4]
    1ec6:	4303      	orrs	r3, r0
    1ec8:	431a      	orrs	r2, r3
    1eca:	0010      	movs	r0, r2
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    1ecc:	4643      	mov	r3, r8
    1ece:	785b      	ldrb	r3, [r3, #1]
    1ed0:	2b00      	cmp	r3, #0
    1ed2:	d002      	beq.n	1eda <tc_init+0x122>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    1ed4:	2380      	movs	r3, #128	; 0x80
    1ed6:	011b      	lsls	r3, r3, #4
    1ed8:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1eda:	6821      	ldr	r1, [r4, #0]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1edc:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1ede:	7bcb      	ldrb	r3, [r1, #15]
    1ee0:	4393      	bics	r3, r2
    1ee2:	d1fc      	bne.n	1ede <tc_init+0x126>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    1ee4:	8030      	strh	r0, [r6, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    1ee6:	4643      	mov	r3, r8
    1ee8:	7b58      	ldrb	r0, [r3, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    1eea:	1e43      	subs	r3, r0, #1
    1eec:	4198      	sbcs	r0, r3
    1eee:	0080      	lsls	r0, r0, #2
	}

	if (config->count_direction) {
    1ef0:	4643      	mov	r3, r8
    1ef2:	7b9b      	ldrb	r3, [r3, #14]
    1ef4:	2b00      	cmp	r3, #0
    1ef6:	d001      	beq.n	1efc <tc_init+0x144>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    1ef8:	2301      	movs	r3, #1
    1efa:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1efc:	6821      	ldr	r1, [r4, #0]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    1efe:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1f00:	7bcb      	ldrb	r3, [r1, #15]
    1f02:	4393      	bics	r3, r2
    1f04:	d1fc      	bne.n	1f00 <tc_init+0x148>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    1f06:	33ff      	adds	r3, #255	; 0xff
    1f08:	7133      	strb	r3, [r6, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    1f0a:	2800      	cmp	r0, #0
    1f0c:	d005      	beq.n	1f1a <tc_init+0x162>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1f0e:	6821      	ldr	r1, [r4, #0]
		while (tc_is_syncing(module_inst)) {
    1f10:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1f12:	7bcb      	ldrb	r3, [r1, #15]
    1f14:	4393      	bics	r3, r2
    1f16:	d1fc      	bne.n	1f12 <tc_init+0x15a>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    1f18:	7170      	strb	r0, [r6, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    1f1a:	4643      	mov	r3, r8
    1f1c:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    1f1e:	7adb      	ldrb	r3, [r3, #11]
    1f20:	2b00      	cmp	r3, #0
    1f22:	d001      	beq.n	1f28 <tc_init+0x170>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1f24:	2310      	movs	r3, #16
    1f26:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    1f28:	4643      	mov	r3, r8
    1f2a:	7b1b      	ldrb	r3, [r3, #12]
    1f2c:	2b00      	cmp	r3, #0
    1f2e:	d001      	beq.n	1f34 <tc_init+0x17c>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1f30:	2320      	movs	r3, #32
    1f32:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1f34:	6821      	ldr	r1, [r4, #0]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1f36:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1f38:	7bcb      	ldrb	r3, [r1, #15]
    1f3a:	4393      	bics	r3, r2
    1f3c:	d1fc      	bne.n	1f38 <tc_init+0x180>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    1f3e:	71b0      	strb	r0, [r6, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1f40:	6822      	ldr	r2, [r4, #0]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1f42:	217f      	movs	r1, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1f44:	7bd3      	ldrb	r3, [r2, #15]
    1f46:	438b      	bics	r3, r1
    1f48:	d1fc      	bne.n	1f44 <tc_init+0x18c>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    1f4a:	7923      	ldrb	r3, [r4, #4]
    1f4c:	2b04      	cmp	r3, #4
    1f4e:	d005      	beq.n	1f5c <tc_init+0x1a4>
    1f50:	2b08      	cmp	r3, #8
    1f52:	d041      	beq.n	1fd8 <tc_init+0x220>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    1f54:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    1f56:	2b00      	cmp	r3, #0
    1f58:	d157      	bne.n	200a <STACK_SIZE+0xa>
    1f5a:	e024      	b.n	1fa6 <tc_init+0x1ee>
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    1f5c:	217f      	movs	r1, #127	; 0x7f
    1f5e:	7bd3      	ldrb	r3, [r2, #15]
    1f60:	438b      	bics	r3, r1
    1f62:	d1fc      	bne.n	1f5e <tc_init+0x1a6>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    1f64:	3328      	adds	r3, #40	; 0x28
    1f66:	4642      	mov	r2, r8
    1f68:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    1f6a:	7433      	strb	r3, [r6, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1f6c:	6821      	ldr	r1, [r4, #0]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    1f6e:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1f70:	7bcb      	ldrb	r3, [r1, #15]
    1f72:	4393      	bics	r3, r2
    1f74:	d1fc      	bne.n	1f70 <tc_init+0x1b8>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    1f76:	3329      	adds	r3, #41	; 0x29
    1f78:	4642      	mov	r2, r8
    1f7a:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    1f7c:	7533      	strb	r3, [r6, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1f7e:	6821      	ldr	r1, [r4, #0]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    1f80:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1f82:	7bcb      	ldrb	r3, [r1, #15]
    1f84:	4393      	bics	r3, r2
    1f86:	d1fc      	bne.n	1f82 <tc_init+0x1ca>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    1f88:	332a      	adds	r3, #42	; 0x2a
    1f8a:	4642      	mov	r2, r8
    1f8c:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    1f8e:	7633      	strb	r3, [r6, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1f90:	6821      	ldr	r1, [r4, #0]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    1f92:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1f94:	7bcb      	ldrb	r3, [r1, #15]
    1f96:	4393      	bics	r3, r2
    1f98:	d1fc      	bne.n	1f94 <tc_init+0x1dc>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    1f9a:	332b      	adds	r3, #43	; 0x2b
    1f9c:	4642      	mov	r2, r8
    1f9e:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    1fa0:	7673      	strb	r3, [r6, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    1fa2:	2000      	movs	r0, #0
    1fa4:	e031      	b.n	200a <STACK_SIZE+0xa>

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    1fa6:	217f      	movs	r1, #127	; 0x7f
    1fa8:	7bd3      	ldrb	r3, [r2, #15]
    1faa:	438b      	bics	r3, r1
    1fac:	d1fc      	bne.n	1fa8 <tc_init+0x1f0>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    1fae:	4643      	mov	r3, r8
    1fb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1fb2:	8233      	strh	r3, [r6, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1fb4:	6821      	ldr	r1, [r4, #0]

			while (tc_is_syncing(module_inst)) {
    1fb6:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1fb8:	7bcb      	ldrb	r3, [r1, #15]
    1fba:	4393      	bics	r3, r2
    1fbc:	d1fc      	bne.n	1fb8 <tc_init+0x200>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    1fbe:	4643      	mov	r3, r8
    1fc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    1fc2:	8333      	strh	r3, [r6, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1fc4:	6821      	ldr	r1, [r4, #0]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    1fc6:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1fc8:	7bcb      	ldrb	r3, [r1, #15]
    1fca:	4393      	bics	r3, r2
    1fcc:	d1fc      	bne.n	1fc8 <tc_init+0x210>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    1fce:	4643      	mov	r3, r8
    1fd0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    1fd2:	8373      	strh	r3, [r6, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    1fd4:	2000      	movs	r0, #0
    1fd6:	e018      	b.n	200a <STACK_SIZE+0xa>

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    1fd8:	217f      	movs	r1, #127	; 0x7f
    1fda:	7bd3      	ldrb	r3, [r2, #15]
    1fdc:	438b      	bics	r3, r1
    1fde:	d1fc      	bne.n	1fda <tc_init+0x222>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    1fe0:	4643      	mov	r3, r8
    1fe2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1fe4:	6133      	str	r3, [r6, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1fe6:	6821      	ldr	r1, [r4, #0]

			while (tc_is_syncing(module_inst)) {
    1fe8:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1fea:	7bcb      	ldrb	r3, [r1, #15]
    1fec:	4393      	bics	r3, r2
    1fee:	d1fc      	bne.n	1fea <tc_init+0x232>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    1ff0:	4643      	mov	r3, r8
    1ff2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1ff4:	61b3      	str	r3, [r6, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1ff6:	6821      	ldr	r1, [r4, #0]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    1ff8:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1ffa:	7bcb      	ldrb	r3, [r1, #15]
    1ffc:	4393      	bics	r3, r2
    1ffe:	d1fc      	bne.n	1ffa <tc_init+0x242>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    2000:	4643      	mov	r3, r8
    2002:	6b1b      	ldr	r3, [r3, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    2004:	61f3      	str	r3, [r6, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    2006:	2000      	movs	r0, #0
    2008:	e7ff      	b.n	200a <STACK_SIZE+0xa>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    200a:	b007      	add	sp, #28
    200c:	bc0c      	pop	{r2, r3}
    200e:	4690      	mov	r8, r2
    2010:	4699      	mov	r9, r3
    2012:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2014:	00001d81 	.word	0x00001d81
    2018:	00006000 	.word	0x00006000
    201c:	00004e49 	.word	0x00004e49
    2020:	200007cc 	.word	0x200007cc
    2024:	00001c65 	.word	0x00001c65
    2028:	40000400 	.word	0x40000400
    202c:	00001b6d 	.word	0x00001b6d
    2030:	00001ae1 	.word	0x00001ae1

00002034 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    2034:	6802      	ldr	r2, [r0, #0]

	while (tc_is_syncing(module_inst)) {
    2036:	217f      	movs	r1, #127	; 0x7f
    2038:	7bd3      	ldrb	r3, [r2, #15]
    203a:	438b      	bics	r3, r1
    203c:	d1fc      	bne.n	2038 <tc_get_count_value+0x4>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    203e:	7903      	ldrb	r3, [r0, #4]
    2040:	2b04      	cmp	r3, #4
    2042:	d005      	beq.n	2050 <tc_get_count_value+0x1c>
    2044:	2b08      	cmp	r3, #8
    2046:	d009      	beq.n	205c <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    2048:	2000      	movs	r0, #0
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    204a:	2b00      	cmp	r3, #0
    204c:	d108      	bne.n	2060 <tc_get_count_value+0x2c>
    204e:	e002      	b.n	2056 <tc_get_count_value+0x22>
		case TC_COUNTER_SIZE_8BIT:
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    2050:	7c10      	ldrb	r0, [r2, #16]
    2052:	b2c0      	uxtb	r0, r0
    2054:	e004      	b.n	2060 <tc_get_count_value+0x2c>

		case TC_COUNTER_SIZE_16BIT:
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    2056:	8a10      	ldrh	r0, [r2, #16]
    2058:	b280      	uxth	r0, r0
    205a:	e001      	b.n	2060 <tc_get_count_value+0x2c>

		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
    205c:	6910      	ldr	r0, [r2, #16]
    205e:	e7ff      	b.n	2060 <tc_get_count_value+0x2c>
	}

	Assert(false);
	return 0;
}
    2060:	4770      	bx	lr
    2062:	46c0      	nop			; (mov r8, r8)

00002064 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    2064:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    2066:	6804      	ldr	r4, [r0, #0]

	while (tc_is_syncing(module_inst)) {
    2068:	257f      	movs	r5, #127	; 0x7f
    206a:	7be3      	ldrb	r3, [r4, #15]
    206c:	43ab      	bics	r3, r5
    206e:	d1fc      	bne.n	206a <tc_set_compare_value+0x6>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    2070:	7903      	ldrb	r3, [r0, #4]
    2072:	2b04      	cmp	r3, #4
    2074:	d005      	beq.n	2082 <tc_set_compare_value+0x1e>
    2076:	2b08      	cmp	r3, #8
    2078:	d014      	beq.n	20a4 <tc_set_compare_value+0x40>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    207a:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    207c:	2b00      	cmp	r3, #0
    207e:	d119      	bne.n	20b4 <tc_set_compare_value+0x50>
    2080:	e007      	b.n	2092 <tc_set_compare_value+0x2e>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    2082:	2017      	movs	r0, #23
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
		case TC_COUNTER_SIZE_8BIT:
			if (channel_index <
    2084:	2901      	cmp	r1, #1
    2086:	d815      	bhi.n	20b4 <tc_set_compare_value+0x50>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT8.CC[channel_index].reg  =
						(uint8_t)compare;
    2088:	b2d2      	uxtb	r2, r2
	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
		case TC_COUNTER_SIZE_8BIT:
			if (channel_index <
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT8.CC[channel_index].reg  =
    208a:	1861      	adds	r1, r4, r1
    208c:	760a      	strb	r2, [r1, #24]
						(uint8_t)compare;
				return STATUS_OK;
    208e:	2000      	movs	r0, #0
    2090:	e010      	b.n	20b4 <tc_set_compare_value+0x50>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    2092:	2017      	movs	r0, #23
						(uint8_t)compare;
				return STATUS_OK;
			}

		case TC_COUNTER_SIZE_16BIT:
			if (channel_index <
    2094:	2901      	cmp	r1, #1
    2096:	d80d      	bhi.n	20b4 <tc_set_compare_value+0x50>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT16.CC[channel_index].reg =
						(uint16_t)compare;
    2098:	b292      	uxth	r2, r2
			}

		case TC_COUNTER_SIZE_16BIT:
			if (channel_index <
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT16.CC[channel_index].reg =
    209a:	310c      	adds	r1, #12
    209c:	0049      	lsls	r1, r1, #1
    209e:	530a      	strh	r2, [r1, r4]
						(uint16_t)compare;
				return STATUS_OK;
    20a0:	2000      	movs	r0, #0
    20a2:	e007      	b.n	20b4 <tc_set_compare_value+0x50>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    20a4:	2017      	movs	r0, #23
						(uint16_t)compare;
				return STATUS_OK;
			}

		case TC_COUNTER_SIZE_32BIT:
			if (channel_index <
    20a6:	2901      	cmp	r1, #1
    20a8:	d804      	bhi.n	20b4 <tc_set_compare_value+0x50>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT32.CC[channel_index].reg =
    20aa:	3106      	adds	r1, #6
    20ac:	0089      	lsls	r1, r1, #2
    20ae:	510a      	str	r2, [r1, r4]
						(uint32_t)compare;
				return STATUS_OK;
    20b0:	2000      	movs	r0, #0
    20b2:	e7ff      	b.n	20b4 <tc_set_compare_value+0x50>
			}
	}

	return STATUS_ERR_INVALID_ARG;
}
    20b4:	bd30      	pop	{r4, r5, pc}
    20b6:	46c0      	nop			; (mov r8, r8)

000020b8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    20b8:	e7fe      	b.n	20b8 <Dummy_Handler>
    20ba:	46c0      	nop			; (mov r8, r8)

000020bc <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    20bc:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    20be:	4b2e      	ldr	r3, [pc, #184]	; (2178 <Reset_Handler+0xbc>)
    20c0:	4a2e      	ldr	r2, [pc, #184]	; (217c <Reset_Handler+0xc0>)
    20c2:	429a      	cmp	r2, r3
    20c4:	d003      	beq.n	20ce <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    20c6:	4b2e      	ldr	r3, [pc, #184]	; (2180 <Reset_Handler+0xc4>)
    20c8:	4a2b      	ldr	r2, [pc, #172]	; (2178 <Reset_Handler+0xbc>)
    20ca:	429a      	cmp	r2, r3
    20cc:	d304      	bcc.n	20d8 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    20ce:	4b2d      	ldr	r3, [pc, #180]	; (2184 <Reset_Handler+0xc8>)
    20d0:	4a2d      	ldr	r2, [pc, #180]	; (2188 <Reset_Handler+0xcc>)
    20d2:	429a      	cmp	r2, r3
    20d4:	d310      	bcc.n	20f8 <Reset_Handler+0x3c>
    20d6:	e01e      	b.n	2116 <Reset_Handler+0x5a>
    20d8:	4a2c      	ldr	r2, [pc, #176]	; (218c <Reset_Handler+0xd0>)
    20da:	4b29      	ldr	r3, [pc, #164]	; (2180 <Reset_Handler+0xc4>)
    20dc:	3303      	adds	r3, #3
    20de:	1a9b      	subs	r3, r3, r2
    20e0:	089b      	lsrs	r3, r3, #2
    20e2:	3301      	adds	r3, #1
    20e4:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    20e6:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    20e8:	4823      	ldr	r0, [pc, #140]	; (2178 <Reset_Handler+0xbc>)
    20ea:	4924      	ldr	r1, [pc, #144]	; (217c <Reset_Handler+0xc0>)
    20ec:	588c      	ldr	r4, [r1, r2]
    20ee:	5084      	str	r4, [r0, r2]
    20f0:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    20f2:	429a      	cmp	r2, r3
    20f4:	d1fa      	bne.n	20ec <Reset_Handler+0x30>
    20f6:	e7ea      	b.n	20ce <Reset_Handler+0x12>
    20f8:	4a25      	ldr	r2, [pc, #148]	; (2190 <Reset_Handler+0xd4>)
    20fa:	4b22      	ldr	r3, [pc, #136]	; (2184 <Reset_Handler+0xc8>)
    20fc:	3303      	adds	r3, #3
    20fe:	1a9b      	subs	r3, r3, r2
    2100:	089b      	lsrs	r3, r3, #2
    2102:	3301      	adds	r3, #1
    2104:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2106:	2200      	movs	r2, #0
                *pDest++ = 0;
    2108:	481f      	ldr	r0, [pc, #124]	; (2188 <Reset_Handler+0xcc>)
    210a:	2100      	movs	r1, #0
    210c:	1814      	adds	r4, r2, r0
    210e:	6021      	str	r1, [r4, #0]
    2110:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2112:	429a      	cmp	r2, r3
    2114:	d1fa      	bne.n	210c <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2116:	4a1f      	ldr	r2, [pc, #124]	; (2194 <Reset_Handler+0xd8>)
    2118:	21ff      	movs	r1, #255	; 0xff
    211a:	4b1f      	ldr	r3, [pc, #124]	; (2198 <Reset_Handler+0xdc>)
    211c:	438b      	bics	r3, r1
    211e:	6093      	str	r3, [r2, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2120:	39fd      	subs	r1, #253	; 0xfd
    2122:	2390      	movs	r3, #144	; 0x90
    2124:	005b      	lsls	r3, r3, #1
    2126:	4a1d      	ldr	r2, [pc, #116]	; (219c <Reset_Handler+0xe0>)
    2128:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    212a:	481d      	ldr	r0, [pc, #116]	; (21a0 <Reset_Handler+0xe4>)
    212c:	78c3      	ldrb	r3, [r0, #3]
    212e:	2403      	movs	r4, #3
    2130:	43a3      	bics	r3, r4
    2132:	2202      	movs	r2, #2
    2134:	4313      	orrs	r3, r2
    2136:	70c3      	strb	r3, [r0, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    2138:	78c3      	ldrb	r3, [r0, #3]
    213a:	260c      	movs	r6, #12
    213c:	43b3      	bics	r3, r6
    213e:	2108      	movs	r1, #8
    2140:	430b      	orrs	r3, r1
    2142:	70c3      	strb	r3, [r0, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    2144:	4b17      	ldr	r3, [pc, #92]	; (21a4 <Reset_Handler+0xe8>)
    2146:	7b98      	ldrb	r0, [r3, #14]
    2148:	2530      	movs	r5, #48	; 0x30
    214a:	43a8      	bics	r0, r5
    214c:	0005      	movs	r5, r0
    214e:	2020      	movs	r0, #32
    2150:	4328      	orrs	r0, r5
    2152:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2154:	7b98      	ldrb	r0, [r3, #14]
    2156:	43b0      	bics	r0, r6
    2158:	4301      	orrs	r1, r0
    215a:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    215c:	7b99      	ldrb	r1, [r3, #14]
    215e:	43a1      	bics	r1, r4
    2160:	430a      	orrs	r2, r1
    2162:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    2164:	4a10      	ldr	r2, [pc, #64]	; (21a8 <Reset_Handler+0xec>)
    2166:	6851      	ldr	r1, [r2, #4]
    2168:	2380      	movs	r3, #128	; 0x80
    216a:	430b      	orrs	r3, r1
    216c:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    216e:	4b0f      	ldr	r3, [pc, #60]	; (21ac <Reset_Handler+0xf0>)
    2170:	4798      	blx	r3

        /* Branch to main function */
        main();
    2172:	4b0f      	ldr	r3, [pc, #60]	; (21b0 <Reset_Handler+0xf4>)
    2174:	4798      	blx	r3
    2176:	e7fe      	b.n	2176 <Reset_Handler+0xba>
    2178:	20000000 	.word	0x20000000
    217c:	00006160 	.word	0x00006160
    2180:	20000074 	.word	0x20000074
    2184:	20001350 	.word	0x20001350
    2188:	20000074 	.word	0x20000074
    218c:	20000004 	.word	0x20000004
    2190:	20000078 	.word	0x20000078
    2194:	e000ed00 	.word	0xe000ed00
    2198:	00000000 	.word	0x00000000
    219c:	41007000 	.word	0x41007000
    21a0:	41005000 	.word	0x41005000
    21a4:	41004800 	.word	0x41004800
    21a8:	41004000 	.word	0x41004000
    21ac:	00004dfd 	.word	0x00004dfd
    21b0:	000049c5 	.word	0x000049c5

000021b4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    21b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    21b6:	4647      	mov	r7, r8
    21b8:	b480      	push	{r7}
    21ba:	000c      	movs	r4, r1
    21bc:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    21be:	2800      	cmp	r0, #0
    21c0:	d10d      	bne.n	21de <_read+0x2a>
		return -1;
	}

	for (; len > 0; --len) {
    21c2:	2a00      	cmp	r2, #0
    21c4:	dd0e      	ble.n	21e4 <_read+0x30>
    21c6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    21c8:	4e08      	ldr	r6, [pc, #32]	; (21ec <_read+0x38>)
    21ca:	4d09      	ldr	r5, [pc, #36]	; (21f0 <_read+0x3c>)
    21cc:	6830      	ldr	r0, [r6, #0]
    21ce:	0021      	movs	r1, r4
    21d0:	682b      	ldr	r3, [r5, #0]
    21d2:	4798      	blx	r3
		ptr++;
    21d4:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    21d6:	42a7      	cmp	r7, r4
    21d8:	d1f8      	bne.n	21cc <_read+0x18>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    21da:	4640      	mov	r0, r8
    21dc:	e003      	b.n	21e6 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    21de:	2001      	movs	r0, #1
    21e0:	4240      	negs	r0, r0
    21e2:	e000      	b.n	21e6 <_read+0x32>
	}

	for (; len > 0; --len) {
    21e4:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
    21e6:	bc04      	pop	{r2}
    21e8:	4690      	mov	r8, r2
    21ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    21ec:	200007e0 	.word	0x200007e0
    21f0:	200007d8 	.word	0x200007d8

000021f4 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    21f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    21f6:	4647      	mov	r7, r8
    21f8:	b480      	push	{r7}
    21fa:	000e      	movs	r6, r1
    21fc:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    21fe:	3801      	subs	r0, #1
    2200:	2802      	cmp	r0, #2
    2202:	d811      	bhi.n	2228 <_write+0x34>
		return -1;
	}

	for (; len != 0; --len) {
    2204:	2a00      	cmp	r2, #0
    2206:	d012      	beq.n	222e <_write+0x3a>
    2208:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    220a:	4b0c      	ldr	r3, [pc, #48]	; (223c <_write+0x48>)
    220c:	4698      	mov	r8, r3
    220e:	4f0c      	ldr	r7, [pc, #48]	; (2240 <_write+0x4c>)
    2210:	4643      	mov	r3, r8
    2212:	6818      	ldr	r0, [r3, #0]
    2214:	5d31      	ldrb	r1, [r6, r4]
    2216:	683b      	ldr	r3, [r7, #0]
    2218:	4798      	blx	r3
    221a:	2800      	cmp	r0, #0
    221c:	db09      	blt.n	2232 <_write+0x3e>
			return -1;
		}
		++nChars;
    221e:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    2220:	42a5      	cmp	r5, r4
    2222:	d1f5      	bne.n	2210 <_write+0x1c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
    2224:	0020      	movs	r0, r4
    2226:	e006      	b.n	2236 <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    2228:	2001      	movs	r0, #1
    222a:	4240      	negs	r0, r0
    222c:	e003      	b.n	2236 <_write+0x42>
	}

	for (; len != 0; --len) {
    222e:	2000      	movs	r0, #0
    2230:	e001      	b.n	2236 <_write+0x42>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    2232:	2001      	movs	r0, #1
    2234:	4240      	negs	r0, r0
		}
		++nChars;
	}
	return nChars;
}
    2236:	bc04      	pop	{r2}
    2238:	4690      	mov	r8, r2
    223a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    223c:	200007e0 	.word	0x200007e0
    2240:	200007dc 	.word	0x200007dc

00002244 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    2244:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    2246:	4a06      	ldr	r2, [pc, #24]	; (2260 <_sbrk+0x1c>)
    2248:	6812      	ldr	r2, [r2, #0]
    224a:	2a00      	cmp	r2, #0
    224c:	d102      	bne.n	2254 <_sbrk+0x10>
		heap = (unsigned char *)&_end;
    224e:	4905      	ldr	r1, [pc, #20]	; (2264 <_sbrk+0x20>)
    2250:	4a03      	ldr	r2, [pc, #12]	; (2260 <_sbrk+0x1c>)
    2252:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
    2254:	4a02      	ldr	r2, [pc, #8]	; (2260 <_sbrk+0x1c>)
    2256:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    2258:	18c3      	adds	r3, r0, r3
    225a:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    225c:	4770      	bx	lr
    225e:	46c0      	nop			; (mov r8, r8)
    2260:	200000cc 	.word	0x200000cc
    2264:	20003350 	.word	0x20003350

00002268 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    2268:	2001      	movs	r0, #1
    226a:	4240      	negs	r0, r0
    226c:	4770      	bx	lr
    226e:	46c0      	nop			; (mov r8, r8)

00002270 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    2270:	2380      	movs	r3, #128	; 0x80
    2272:	019b      	lsls	r3, r3, #6
    2274:	604b      	str	r3, [r1, #4]

	return 0;
}
    2276:	2000      	movs	r0, #0
    2278:	4770      	bx	lr
    227a:	46c0      	nop			; (mov r8, r8)

0000227c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    227c:	2001      	movs	r0, #1
    227e:	4770      	bx	lr

00002280 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    2280:	2000      	movs	r0, #0
    2282:	4770      	bx	lr

00002284 <NWK_Init>:

/*************************************************************************//**
*  @brief Initializes all network layer modules
*****************************************************************************/
void NWK_Init(void)
{
    2284:	b510      	push	{r4, lr}
	nwkIb.nwkSeqNum = 0;
    2286:	4a0d      	ldr	r2, [pc, #52]	; (22bc <NWK_Init+0x38>)
    2288:	2300      	movs	r3, #0
    228a:	7113      	strb	r3, [r2, #4]
	nwkIb.macSeqNum = 0;
    228c:	7153      	strb	r3, [r2, #5]
	nwkIb.addr = 0;
    228e:	8013      	strh	r3, [r2, #0]
	nwkIb.lock = 0;
    2290:	2158      	movs	r1, #88	; 0x58
    2292:	5253      	strh	r3, [r2, r1]
    2294:	0013      	movs	r3, r2
    2296:	3240      	adds	r2, #64	; 0x40

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
		nwkIb.endpoint[i] = NULL;
    2298:	2100      	movs	r1, #0
    229a:	6099      	str	r1, [r3, #8]
    229c:	3304      	adds	r3, #4
	nwkIb.nwkSeqNum = 0;
	nwkIb.macSeqNum = 0;
	nwkIb.addr = 0;
	nwkIb.lock = 0;

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    229e:	4293      	cmp	r3, r2
    22a0:	d1fb      	bne.n	229a <NWK_Init+0x16>
		nwkIb.endpoint[i] = NULL;
	}

	nwkTxInit();
    22a2:	4b07      	ldr	r3, [pc, #28]	; (22c0 <NWK_Init+0x3c>)
    22a4:	4798      	blx	r3
	nwkRxInit();
    22a6:	4b07      	ldr	r3, [pc, #28]	; (22c4 <NWK_Init+0x40>)
    22a8:	4798      	blx	r3
	nwkFrameInit();
    22aa:	4b07      	ldr	r3, [pc, #28]	; (22c8 <NWK_Init+0x44>)
    22ac:	4798      	blx	r3
	nwkDataReqInit();
    22ae:	4b07      	ldr	r3, [pc, #28]	; (22cc <NWK_Init+0x48>)
    22b0:	4798      	blx	r3

#ifdef NWK_ENABLE_ROUTING
	nwkRouteInit();
    22b2:	4b07      	ldr	r3, [pc, #28]	; (22d0 <NWK_Init+0x4c>)
    22b4:	4798      	blx	r3
#endif

#ifdef NWK_ENABLE_SECURITY
	nwkSecurityInit();
    22b6:	4b07      	ldr	r3, [pc, #28]	; (22d4 <NWK_Init+0x50>)
    22b8:	4798      	blx	r3
#endif

#ifdef NWK_ENABLE_ROUTE_DISCOVERY
	nwkRouteDiscoveryInit();
#endif
}
    22ba:	bd10      	pop	{r4, pc}
    22bc:	200007e4 	.word	0x200007e4
    22c0:	0000318d 	.word	0x0000318d
    22c4:	000029d5 	.word	0x000029d5
    22c8:	000024f9 	.word	0x000024f9
    22cc:	00002375 	.word	0x00002375
    22d0:	000025ed 	.word	0x000025ed
    22d4:	00002e69 	.word	0x00002e69

000022d8 <NWK_SetAddr>:
/*************************************************************************//**
*  @brief Sets network address of the node
*  @param[in] addr Adddress to set
*****************************************************************************/
void NWK_SetAddr(uint16_t addr)
{
    22d8:	b510      	push	{r4, lr}
	nwkIb.addr = addr;
    22da:	4b02      	ldr	r3, [pc, #8]	; (22e4 <NWK_SetAddr+0xc>)
    22dc:	8018      	strh	r0, [r3, #0]
	PHY_SetShortAddr(addr);
    22de:	4b02      	ldr	r3, [pc, #8]	; (22e8 <NWK_SetAddr+0x10>)
    22e0:	4798      	blx	r3
}
    22e2:	bd10      	pop	{r4, pc}
    22e4:	200007e4 	.word	0x200007e4
    22e8:	000035b9 	.word	0x000035b9

000022ec <NWK_SetPanId>:
/*************************************************************************//**
*  @brief Sets network identifier (PAN) of the node
*  @param[in] panId PAN ID to set
*****************************************************************************/
void NWK_SetPanId(uint16_t panId)
{
    22ec:	b510      	push	{r4, lr}
	nwkIb.panId = panId;
    22ee:	4b02      	ldr	r3, [pc, #8]	; (22f8 <NWK_SetPanId+0xc>)
    22f0:	8058      	strh	r0, [r3, #2]
	PHY_SetPanId(panId);
    22f2:	4b02      	ldr	r3, [pc, #8]	; (22fc <NWK_SetPanId+0x10>)
    22f4:	4798      	blx	r3
}
    22f6:	bd10      	pop	{r4, pc}
    22f8:	200007e4 	.word	0x200007e4
    22fc:	00003599 	.word	0x00003599

00002300 <NWK_OpenEndpoint>:
*  @param[in] id Endpoint index (1-15)
*  @param[in] handler Pointer to the callback function
*****************************************************************************/
void NWK_OpenEndpoint(uint8_t id, bool (*handler)(NWK_DataInd_t *ind))
{
	nwkIb.endpoint[id] = handler;
    2300:	3002      	adds	r0, #2
    2302:	0080      	lsls	r0, r0, #2
    2304:	4b01      	ldr	r3, [pc, #4]	; (230c <NWK_OpenEndpoint+0xc>)
    2306:	50c1      	str	r1, [r0, r3]
}
    2308:	4770      	bx	lr
    230a:	46c0      	nop			; (mov r8, r8)
    230c:	200007e4 	.word	0x200007e4

00002310 <NWK_TaskHandler>:

/*************************************************************************//**
*  @brief Network layer task handler
*****************************************************************************/
void NWK_TaskHandler(void)
{
    2310:	b510      	push	{r4, lr}
	nwkRxTaskHandler();
    2312:	4b04      	ldr	r3, [pc, #16]	; (2324 <NWK_TaskHandler+0x14>)
    2314:	4798      	blx	r3
	nwkTxTaskHandler();
    2316:	4b04      	ldr	r3, [pc, #16]	; (2328 <NWK_TaskHandler+0x18>)
    2318:	4798      	blx	r3
	nwkDataReqTaskHandler();
    231a:	4b04      	ldr	r3, [pc, #16]	; (232c <NWK_TaskHandler+0x1c>)
    231c:	4798      	blx	r3
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityTaskHandler();
    231e:	4b04      	ldr	r3, [pc, #16]	; (2330 <NWK_TaskHandler+0x20>)
    2320:	4798      	blx	r3
#endif
}
    2322:	bd10      	pop	{r4, pc}
    2324:	00002a75 	.word	0x00002a75
    2328:	0000338d 	.word	0x0000338d
    232c:	000023b5 	.word	0x000023b5
    2330:	00002f49 	.word	0x00002f49

00002334 <nwkDataReqTxConf>:
/*************************************************************************//**
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
    2334:	b510      	push	{r4, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2336:	4b0d      	ldr	r3, [pc, #52]	; (236c <nwkDataReqTxConf+0x38>)
    2338:	681b      	ldr	r3, [r3, #0]
    233a:	2b00      	cmp	r3, #0
    233c:	d012      	beq.n	2364 <nwkDataReqTxConf+0x30>
		if (req->frame == frame) {
    233e:	685a      	ldr	r2, [r3, #4]
    2340:	4290      	cmp	r0, r2
    2342:	d10c      	bne.n	235e <nwkDataReqTxConf+0x2a>
    2344:	e002      	b.n	234c <nwkDataReqTxConf+0x18>
    2346:	685a      	ldr	r2, [r3, #4]
    2348:	4282      	cmp	r2, r0
    234a:	d108      	bne.n	235e <nwkDataReqTxConf+0x2a>
			req->status = frame->tx.status;
    234c:	2285      	movs	r2, #133	; 0x85
    234e:	5c82      	ldrb	r2, [r0, r2]
    2350:	771a      	strb	r2, [r3, #28]
			req->control = frame->tx.control;
    2352:	2288      	movs	r2, #136	; 0x88
    2354:	5c82      	ldrb	r2, [r0, r2]
    2356:	775a      	strb	r2, [r3, #29]
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    2358:	2202      	movs	r2, #2
    235a:	721a      	strb	r2, [r3, #8]
			break;
    235c:	e002      	b.n	2364 <nwkDataReqTxConf+0x30>
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    235e:	681b      	ldr	r3, [r3, #0]
    2360:	2b00      	cmp	r3, #0
    2362:	d1f0      	bne.n	2346 <nwkDataReqTxConf+0x12>
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
			break;
		}
	}

	nwkFrameFree(frame);
    2364:	4b02      	ldr	r3, [pc, #8]	; (2370 <nwkDataReqTxConf+0x3c>)
    2366:	4798      	blx	r3
}
    2368:	bd10      	pop	{r4, pc}
    236a:	46c0      	nop			; (mov r8, r8)
    236c:	200000d0 	.word	0x200000d0
    2370:	0000257d 	.word	0x0000257d

00002374 <nwkDataReqInit>:
/*************************************************************************//**
*  @brief Initializes the Data Request module
*****************************************************************************/
void nwkDataReqInit(void)
{
	nwkDataReqQueue = NULL;
    2374:	2200      	movs	r2, #0
    2376:	4b01      	ldr	r3, [pc, #4]	; (237c <nwkDataReqInit+0x8>)
    2378:	601a      	str	r2, [r3, #0]
}
    237a:	4770      	bx	lr
    237c:	200000d0 	.word	0x200000d0

00002380 <NWK_DataReq>:
*  @brief Adds request @a req to the queue of outgoing requests
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
void NWK_DataReq(NWK_DataReq_t *req)
{
	req->state = NWK_DATA_REQ_STATE_INITIAL;
    2380:	2300      	movs	r3, #0
    2382:	7203      	strb	r3, [r0, #8]
	req->status = NWK_SUCCESS_STATUS;
    2384:	7703      	strb	r3, [r0, #28]
	req->frame = NULL;
    2386:	6043      	str	r3, [r0, #4]

	nwkIb.lock++;
    2388:	4908      	ldr	r1, [pc, #32]	; (23ac <NWK_DataReq+0x2c>)
    238a:	2258      	movs	r2, #88	; 0x58
    238c:	5a8b      	ldrh	r3, [r1, r2]
    238e:	3301      	adds	r3, #1
    2390:	528b      	strh	r3, [r1, r2]

	if (NULL == nwkDataReqQueue) {
    2392:	4b07      	ldr	r3, [pc, #28]	; (23b0 <NWK_DataReq+0x30>)
    2394:	681b      	ldr	r3, [r3, #0]
    2396:	2b00      	cmp	r3, #0
    2398:	d103      	bne.n	23a2 <NWK_DataReq+0x22>
		req->next = NULL;
    239a:	6003      	str	r3, [r0, #0]
		nwkDataReqQueue = req;
    239c:	4b04      	ldr	r3, [pc, #16]	; (23b0 <NWK_DataReq+0x30>)
    239e:	6018      	str	r0, [r3, #0]
    23a0:	e002      	b.n	23a8 <NWK_DataReq+0x28>
	} else {
		req->next = nwkDataReqQueue;
    23a2:	6003      	str	r3, [r0, #0]
		nwkDataReqQueue = req;
    23a4:	4b02      	ldr	r3, [pc, #8]	; (23b0 <NWK_DataReq+0x30>)
    23a6:	6018      	str	r0, [r3, #0]
	}
}
    23a8:	4770      	bx	lr
    23aa:	46c0      	nop			; (mov r8, r8)
    23ac:	200007e4 	.word	0x200007e4
    23b0:	200000d0 	.word	0x200000d0

000023b4 <nwkDataReqTaskHandler>:

/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
    23b4:	b570      	push	{r4, r5, r6, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    23b6:	4b4a      	ldr	r3, [pc, #296]	; (24e0 <nwkDataReqTaskHandler+0x12c>)
    23b8:	681a      	ldr	r2, [r3, #0]
    23ba:	2a00      	cmp	r2, #0
    23bc:	d100      	bne.n	23c0 <nwkDataReqTaskHandler+0xc>
    23be:	e08e      	b.n	24de <nwkDataReqTaskHandler+0x12a>
    23c0:	0014      	movs	r4, r2
		switch (req->state) {
    23c2:	7a23      	ldrb	r3, [r4, #8]
    23c4:	2b00      	cmp	r3, #0
    23c6:	d002      	beq.n	23ce <nwkDataReqTaskHandler+0x1a>
    23c8:	2b02      	cmp	r3, #2
    23ca:	d06f      	beq.n	24ac <nwkDataReqTaskHandler+0xf8>
    23cc:	e083      	b.n	24d6 <nwkDataReqTaskHandler+0x122>
*****************************************************************************/
static void nwkDataReqSendFrame(NWK_DataReq_t *req)
{
	NwkFrame_t *frame;

	if (NULL == (frame = nwkFrameAlloc())) {
    23ce:	4b45      	ldr	r3, [pc, #276]	; (24e4 <nwkDataReqTaskHandler+0x130>)
    23d0:	4798      	blx	r3
    23d2:	1e05      	subs	r5, r0, #0
    23d4:	d103      	bne.n	23de <nwkDataReqTaskHandler+0x2a>
		req->state = NWK_DATA_REQ_STATE_CONFIRM;
    23d6:	2302      	movs	r3, #2
    23d8:	7223      	strb	r3, [r4, #8]
		req->status = NWK_OUT_OF_MEMORY_STATUS;
    23da:	7723      	strb	r3, [r4, #28]
    23dc:	e07f      	b.n	24de <nwkDataReqTaskHandler+0x12a>
		return;
	}

	req->frame = frame;
    23de:	6060      	str	r0, [r4, #4]
	req->state = NWK_DATA_REQ_STATE_WAIT_CONF;
    23e0:	2601      	movs	r6, #1
    23e2:	7226      	strb	r6, [r4, #8]

	frame->tx.confirm = nwkDataReqTxConf;
    23e4:	4b40      	ldr	r3, [pc, #256]	; (24e8 <nwkDataReqTaskHandler+0x134>)
    23e6:	2289      	movs	r2, #137	; 0x89
    23e8:	5483      	strb	r3, [r0, r2]
    23ea:	0a19      	lsrs	r1, r3, #8
    23ec:	0002      	movs	r2, r0
    23ee:	3289      	adds	r2, #137	; 0x89
    23f0:	7051      	strb	r1, [r2, #1]
    23f2:	0c19      	lsrs	r1, r3, #16
    23f4:	7091      	strb	r1, [r2, #2]
    23f6:	0e1b      	lsrs	r3, r3, #24
    23f8:	70d3      	strb	r3, [r2, #3]
	frame->tx.control = req->options &
    23fa:	7ba3      	ldrb	r3, [r4, #14]
    23fc:	089b      	lsrs	r3, r3, #2
    23fe:	2201      	movs	r2, #1
    2400:	4013      	ands	r3, r2
    2402:	2188      	movs	r1, #136	; 0x88
    2404:	5443      	strb	r3, [r0, r1]
			NWK_OPT_BROADCAST_PAN_ID ?
			NWK_TX_CONTROL_BROADCAST_PAN_ID
			: 0;

	frame->header.nwkFcf.ackRequest = req->options &
    2406:	7ba1      	ldrb	r1, [r4, #14]
    2408:	4011      	ands	r1, r2
    240a:	0008      	movs	r0, r1
    240c:	7ae9      	ldrb	r1, [r5, #11]
    240e:	43b1      	bics	r1, r6
    2410:	4301      	orrs	r1, r0
    2412:	72e9      	strb	r1, [r5, #11]
			NWK_OPT_ACK_REQUEST ? 1 : 0;
	frame->header.nwkFcf.linkLocal = req->options &
    2414:	7ba1      	ldrb	r1, [r4, #14]
    2416:	08c9      	lsrs	r1, r1, #3
    2418:	4011      	ands	r1, r2
    241a:	0088      	lsls	r0, r1, #2
    241c:	7ae9      	ldrb	r1, [r5, #11]
    241e:	2304      	movs	r3, #4
    2420:	4399      	bics	r1, r3
    2422:	4301      	orrs	r1, r0
    2424:	72e9      	strb	r1, [r5, #11]
			NWK_OPT_LINK_LOCAL ? 1 : 0;

#ifdef NWK_ENABLE_SECURITY
	frame->header.nwkFcf.security = req->options &
    2426:	7ba3      	ldrb	r3, [r4, #14]
    2428:	085b      	lsrs	r3, r3, #1
    242a:	4013      	ands	r3, r2
    242c:	005a      	lsls	r2, r3, #1
    242e:	b2cb      	uxtb	r3, r1
    2430:	2102      	movs	r1, #2
    2432:	438b      	bics	r3, r1
    2434:	4313      	orrs	r3, r2
    2436:	72eb      	strb	r3, [r5, #11]
		frame->payload += sizeof(NwkFrameMulticastHeader_t);
		frame->size += sizeof(NwkFrameMulticastHeader_t);
	}
#endif

	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    2438:	4a2c      	ldr	r2, [pc, #176]	; (24ec <nwkDataReqTaskHandler+0x138>)
    243a:	7913      	ldrb	r3, [r2, #4]
    243c:	3301      	adds	r3, #1
    243e:	b2db      	uxtb	r3, r3
    2440:	7113      	strb	r3, [r2, #4]
    2442:	732b      	strb	r3, [r5, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    2444:	7813      	ldrb	r3, [r2, #0]
    2446:	736b      	strb	r3, [r5, #13]
    2448:	7853      	ldrb	r3, [r2, #1]
    244a:	73ab      	strb	r3, [r5, #14]
	frame->header.nwkDstAddr = req->dstAddr;
    244c:	8963      	ldrh	r3, [r4, #10]
    244e:	7aa2      	ldrb	r2, [r4, #10]
    2450:	73ea      	strb	r2, [r5, #15]
    2452:	0a1b      	lsrs	r3, r3, #8
    2454:	742b      	strb	r3, [r5, #16]
	frame->header.nwkSrcEndpoint = req->srcEndpoint;
    2456:	7b62      	ldrb	r2, [r4, #13]
    2458:	200f      	movs	r0, #15
    245a:	4002      	ands	r2, r0
    245c:	0011      	movs	r1, r2
    245e:	7c6a      	ldrb	r2, [r5, #17]
    2460:	230f      	movs	r3, #15
    2462:	439a      	bics	r2, r3
    2464:	430a      	orrs	r2, r1
    2466:	746a      	strb	r2, [r5, #17]
	frame->header.nwkDstEndpoint = req->dstEndpoint;
    2468:	7b22      	ldrb	r2, [r4, #12]
    246a:	0112      	lsls	r2, r2, #4
    246c:	7c6b      	ldrb	r3, [r5, #17]
    246e:	4003      	ands	r3, r0
    2470:	4313      	orrs	r3, r2
    2472:	746b      	strb	r3, [r5, #17]

	memcpy(frame->payload, req->data, req->size);
    2474:	2381      	movs	r3, #129	; 0x81
    2476:	5ce9      	ldrb	r1, [r5, r3]
    2478:	3301      	adds	r3, #1
    247a:	5ceb      	ldrb	r3, [r5, r3]
    247c:	021b      	lsls	r3, r3, #8
    247e:	430b      	orrs	r3, r1
    2480:	001a      	movs	r2, r3
    2482:	2383      	movs	r3, #131	; 0x83
    2484:	5ce8      	ldrb	r0, [r5, r3]
    2486:	0400      	lsls	r0, r0, #16
    2488:	0003      	movs	r3, r0
    248a:	4313      	orrs	r3, r2
    248c:	2284      	movs	r2, #132	; 0x84
    248e:	5ca8      	ldrb	r0, [r5, r2]
    2490:	0600      	lsls	r0, r0, #24
    2492:	4318      	orrs	r0, r3
    2494:	7d22      	ldrb	r2, [r4, #20]
    2496:	6921      	ldr	r1, [r4, #16]
    2498:	4b15      	ldr	r3, [pc, #84]	; (24f0 <nwkDataReqTaskHandler+0x13c>)
    249a:	4798      	blx	r3
	frame->size += req->size;
    249c:	786a      	ldrb	r2, [r5, #1]
    249e:	7d23      	ldrb	r3, [r4, #20]
    24a0:	18d3      	adds	r3, r2, r3
    24a2:	706b      	strb	r3, [r5, #1]

	nwkTxFrame(frame);
    24a4:	0028      	movs	r0, r5
    24a6:	4b13      	ldr	r3, [pc, #76]	; (24f4 <nwkDataReqTaskHandler+0x140>)
    24a8:	4798      	blx	r3
    24aa:	e018      	b.n	24de <nwkDataReqTaskHandler+0x12a>
*  @brief Confirms request @req to the application and remove it from the queue
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
static void nwkDataReqConfirm(NWK_DataReq_t *req)
{
	if (nwkDataReqQueue == req) {
    24ac:	42a2      	cmp	r2, r4
    24ae:	d104      	bne.n	24ba <nwkDataReqTaskHandler+0x106>
		nwkDataReqQueue = nwkDataReqQueue->next;
    24b0:	6812      	ldr	r2, [r2, #0]
    24b2:	4b0b      	ldr	r3, [pc, #44]	; (24e0 <nwkDataReqTaskHandler+0x12c>)
    24b4:	601a      	str	r2, [r3, #0]
    24b6:	e005      	b.n	24c4 <nwkDataReqTaskHandler+0x110>
	} else {
		NWK_DataReq_t *prev = nwkDataReqQueue;
		while (prev->next != req) {
			prev = prev->next;
    24b8:	001a      	movs	r2, r3
{
	if (nwkDataReqQueue == req) {
		nwkDataReqQueue = nwkDataReqQueue->next;
	} else {
		NWK_DataReq_t *prev = nwkDataReqQueue;
		while (prev->next != req) {
    24ba:	6813      	ldr	r3, [r2, #0]
    24bc:	42a3      	cmp	r3, r4
    24be:	d1fb      	bne.n	24b8 <nwkDataReqTaskHandler+0x104>
			prev = prev->next;
		}
		prev->next = ((NWK_DataReq_t *)prev->next)->next;
    24c0:	6823      	ldr	r3, [r4, #0]
    24c2:	6013      	str	r3, [r2, #0]
	}

	nwkIb.lock--;
    24c4:	4909      	ldr	r1, [pc, #36]	; (24ec <nwkDataReqTaskHandler+0x138>)
    24c6:	2258      	movs	r2, #88	; 0x58
    24c8:	5a8b      	ldrh	r3, [r1, r2]
    24ca:	3b01      	subs	r3, #1
    24cc:	528b      	strh	r3, [r1, r2]
	req->confirm(req);
    24ce:	69a3      	ldr	r3, [r4, #24]
    24d0:	0020      	movs	r0, r4
    24d2:	4798      	blx	r3
    24d4:	e003      	b.n	24de <nwkDataReqTaskHandler+0x12a>
/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    24d6:	6824      	ldr	r4, [r4, #0]
    24d8:	2c00      	cmp	r4, #0
    24da:	d000      	beq.n	24de <nwkDataReqTaskHandler+0x12a>
    24dc:	e771      	b.n	23c2 <nwkDataReqTaskHandler+0xe>

		default:
			break;
		}
	}
}
    24de:	bd70      	pop	{r4, r5, r6, pc}
    24e0:	200000d0 	.word	0x200000d0
    24e4:	0000250d 	.word	0x0000250d
    24e8:	00002335 	.word	0x00002335
    24ec:	200007e4 	.word	0x200007e4
    24f0:	00004e49 	.word	0x00004e49
    24f4:	000031c1 	.word	0x000031c1

000024f8 <nwkFrameInit>:
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
    24f8:	4b03      	ldr	r3, [pc, #12]	; (2508 <nwkFrameInit+0x10>)
    24fa:	2200      	movs	r2, #0
    24fc:	701a      	strb	r2, [r3, #0]
    24fe:	218d      	movs	r1, #141	; 0x8d
    2500:	545a      	strb	r2, [r3, r1]
    2502:	318d      	adds	r1, #141	; 0x8d
    2504:	545a      	strb	r2, [r3, r1]
	}
}
    2506:	4770      	bx	lr
    2508:	200000d4 	.word	0x200000d4

0000250c <nwkFrameAlloc>:
/*************************************************************************//**
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
    250c:	b510      	push	{r4, lr}
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    250e:	4b18      	ldr	r3, [pc, #96]	; (2570 <nwkFrameAlloc+0x64>)
    2510:	781b      	ldrb	r3, [r3, #0]
    2512:	2b00      	cmp	r3, #0
    2514:	d00e      	beq.n	2534 <nwkFrameAlloc+0x28>
    2516:	238d      	movs	r3, #141	; 0x8d
    2518:	4a15      	ldr	r2, [pc, #84]	; (2570 <nwkFrameAlloc+0x64>)
    251a:	5cd3      	ldrb	r3, [r2, r3]
    251c:	2b00      	cmp	r3, #0
    251e:	d007      	beq.n	2530 <nwkFrameAlloc+0x24>
    2520:	238d      	movs	r3, #141	; 0x8d
    2522:	005b      	lsls	r3, r3, #1
    2524:	5cd3      	ldrb	r3, [r2, r3]
					sizeof(NwkFrameHeader_t);
			nwkIb.lock++;
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
    2526:	2400      	movs	r4, #0
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    2528:	2b00      	cmp	r3, #0
    252a:	d11f      	bne.n	256c <nwkFrameAlloc+0x60>
    252c:	3402      	adds	r4, #2
    252e:	e002      	b.n	2536 <nwkFrameAlloc+0x2a>
    2530:	2401      	movs	r4, #1
    2532:	e000      	b.n	2536 <nwkFrameAlloc+0x2a>
    2534:	2400      	movs	r4, #0
			memset(&nwkFrameFrames[i], 0, sizeof(NwkFrame_t));
    2536:	238d      	movs	r3, #141	; 0x8d
    2538:	435c      	muls	r4, r3
    253a:	4b0d      	ldr	r3, [pc, #52]	; (2570 <nwkFrameAlloc+0x64>)
    253c:	191c      	adds	r4, r3, r4
    253e:	228d      	movs	r2, #141	; 0x8d
    2540:	2100      	movs	r1, #0
    2542:	0020      	movs	r0, r4
    2544:	4b0b      	ldr	r3, [pc, #44]	; (2574 <nwkFrameAlloc+0x68>)
    2546:	4798      	blx	r3
			nwkFrameFrames[i].size = sizeof(NwkFrameHeader_t);
    2548:	2310      	movs	r3, #16
    254a:	7063      	strb	r3, [r4, #1]
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data +
    254c:	0023      	movs	r3, r4
    254e:	3312      	adds	r3, #18
    2550:	0022      	movs	r2, r4
    2552:	3281      	adds	r2, #129	; 0x81
    2554:	7013      	strb	r3, [r2, #0]
    2556:	0a19      	lsrs	r1, r3, #8
    2558:	7051      	strb	r1, [r2, #1]
    255a:	0c19      	lsrs	r1, r3, #16
    255c:	7091      	strb	r1, [r2, #2]
    255e:	0e1b      	lsrs	r3, r3, #24
    2560:	70d3      	strb	r3, [r2, #3]
					sizeof(NwkFrameHeader_t);
			nwkIb.lock++;
    2562:	4905      	ldr	r1, [pc, #20]	; (2578 <nwkFrameAlloc+0x6c>)
    2564:	2258      	movs	r2, #88	; 0x58
    2566:	5a8b      	ldrh	r3, [r1, r2]
    2568:	3301      	adds	r3, #1
    256a:	528b      	strh	r3, [r1, r2]
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
}
    256c:	0020      	movs	r0, r4
    256e:	bd10      	pop	{r4, pc}
    2570:	200000d4 	.word	0x200000d4
    2574:	00004e5b 	.word	0x00004e5b
    2578:	200007e4 	.word	0x200007e4

0000257c <nwkFrameFree>:
*  @brief Frees a @a frame and returns it to the buffer pool
*  @param[in] frame Pointer to the frame to be freed
*****************************************************************************/
void nwkFrameFree(NwkFrame_t *frame)
{
	frame->state = NWK_FRAME_STATE_FREE;
    257c:	2300      	movs	r3, #0
    257e:	7003      	strb	r3, [r0, #0]
	nwkIb.lock--;
    2580:	4902      	ldr	r1, [pc, #8]	; (258c <nwkFrameFree+0x10>)
    2582:	2258      	movs	r2, #88	; 0x58
    2584:	5a8b      	ldrh	r3, [r1, r2]
    2586:	3b01      	subs	r3, #1
    2588:	528b      	strh	r3, [r1, r2]
}
    258a:	4770      	bx	lr
    258c:	200007e4 	.word	0x200007e4

00002590 <nwkFrameNext>:
*  @param[in] frame Pointer to the current frame or @c NULL for the first frame
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
	if (NULL == frame) {
    2590:	2800      	cmp	r0, #0
    2592:	d006      	beq.n	25a2 <nwkFrameNext+0x12>
		frame = nwkFrameFrames;
	} else {
		frame++;
    2594:	308d      	adds	r0, #141	; 0x8d
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    2596:	4b0c      	ldr	r3, [pc, #48]	; (25c8 <nwkFrameNext+0x38>)
    2598:	33a8      	adds	r3, #168	; 0xa8
    259a:	33ff      	adds	r3, #255	; 0xff
    259c:	4298      	cmp	r0, r3
    259e:	d301      	bcc.n	25a4 <nwkFrameNext+0x14>
    25a0:	e00f      	b.n	25c2 <nwkFrameNext+0x32>
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
	if (NULL == frame) {
		frame = nwkFrameFrames;
    25a2:	4809      	ldr	r0, [pc, #36]	; (25c8 <nwkFrameNext+0x38>)
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
		if (NWK_FRAME_STATE_FREE != frame->state) {
    25a4:	7803      	ldrb	r3, [r0, #0]
    25a6:	2b00      	cmp	r3, #0
    25a8:	d10c      	bne.n	25c4 <nwkFrameNext+0x34>
		frame = nwkFrameFrames;
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    25aa:	4a07      	ldr	r2, [pc, #28]	; (25c8 <nwkFrameNext+0x38>)
    25ac:	32a8      	adds	r2, #168	; 0xa8
    25ae:	32ff      	adds	r2, #255	; 0xff
    25b0:	e002      	b.n	25b8 <nwkFrameNext+0x28>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    25b2:	7803      	ldrb	r3, [r0, #0]
    25b4:	2b00      	cmp	r3, #0
    25b6:	d105      	bne.n	25c4 <nwkFrameNext+0x34>
		frame = nwkFrameFrames;
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    25b8:	308d      	adds	r0, #141	; 0x8d
    25ba:	4290      	cmp	r0, r2
    25bc:	d3f9      	bcc.n	25b2 <nwkFrameNext+0x22>
		if (NWK_FRAME_STATE_FREE != frame->state) {
			return frame;
		}
	}

	return NULL;
    25be:	2000      	movs	r0, #0
    25c0:	e000      	b.n	25c4 <nwkFrameNext+0x34>
    25c2:	2000      	movs	r0, #0
}
    25c4:	4770      	bx	lr
    25c6:	46c0      	nop			; (mov r8, r8)
    25c8:	200000d4 	.word	0x200000d4

000025cc <nwkFrameCommandInit>:
*  @brief Sets default parameters for the the command @a frame
*  @param[in] frame Pointer to the command frame
*****************************************************************************/
void nwkFrameCommandInit(NwkFrame_t *frame)
{
	frame->tx.status = NWK_SUCCESS_STATUS;
    25cc:	2200      	movs	r2, #0
    25ce:	2385      	movs	r3, #133	; 0x85
    25d0:	54c2      	strb	r2, [r0, r3]
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    25d2:	4a05      	ldr	r2, [pc, #20]	; (25e8 <nwkFrameCommandInit+0x1c>)
    25d4:	7913      	ldrb	r3, [r2, #4]
    25d6:	3301      	adds	r3, #1
    25d8:	b2db      	uxtb	r3, r3
    25da:	7113      	strb	r3, [r2, #4]
    25dc:	7303      	strb	r3, [r0, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    25de:	7813      	ldrb	r3, [r2, #0]
    25e0:	7343      	strb	r3, [r0, #13]
    25e2:	7853      	ldrb	r3, [r2, #1]
    25e4:	7383      	strb	r3, [r0, #14]
#ifdef NWK_ENABLE_SECURE_COMMANDS
	frame->header.nwkFcf.security = 1;
#endif
}
    25e6:	4770      	bx	lr
    25e8:	200007e4 	.word	0x200007e4

000025ec <nwkRouteInit>:

/*************************************************************************//**
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
    25ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    25ee:	4b09      	ldr	r3, [pc, #36]	; (2614 <nwkRouteInit+0x28>)
    25f0:	3302      	adds	r3, #2
    25f2:	2200      	movs	r2, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    25f4:	2701      	movs	r7, #1
    25f6:	427f      	negs	r7, r7
		nwkRouteTable[i].fixed = 0;
    25f8:	4c06      	ldr	r4, [pc, #24]	; (2614 <nwkRouteInit+0x28>)
    25fa:	2601      	movs	r6, #1
		nwkRouteTable[i].rank = 0;
    25fc:	2500      	movs	r5, #0
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    25fe:	801f      	strh	r7, [r3, #0]
		nwkRouteTable[i].fixed = 0;
    2600:	00d0      	lsls	r0, r2, #3
    2602:	5d01      	ldrb	r1, [r0, r4]
    2604:	43b1      	bics	r1, r6
    2606:	5501      	strb	r1, [r0, r4]
		nwkRouteTable[i].rank = 0;
    2608:	711d      	strb	r5, [r3, #4]
    260a:	3201      	adds	r2, #1
    260c:	3308      	adds	r3, #8
/*************************************************************************//**
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    260e:	2a64      	cmp	r2, #100	; 0x64
    2610:	d1f5      	bne.n	25fe <nwkRouteInit+0x12>
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
		nwkRouteTable[i].fixed = 0;
		nwkRouteTable[i].rank = 0;
	}
}
    2612:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2614:	2000027c 	.word	0x2000027c

00002618 <NWK_RouteFindEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
    2618:	b570      	push	{r4, r5, r6, lr}
    261a:	4a0b      	ldr	r2, [pc, #44]	; (2648 <NWK_RouteFindEntry+0x30>)
    261c:	3202      	adds	r2, #2
    261e:	2300      	movs	r3, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
				nwkRouteTable[i].multicast == multicast) {
    2620:	4e09      	ldr	r6, [pc, #36]	; (2648 <NWK_RouteFindEntry+0x30>)
/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
    2622:	8814      	ldrh	r4, [r2, #0]
    2624:	4284      	cmp	r4, r0
    2626:	d109      	bne.n	263c <NWK_RouteFindEntry+0x24>
				nwkRouteTable[i].multicast == multicast) {
    2628:	00dc      	lsls	r4, r3, #3
    262a:	5da4      	ldrb	r4, [r4, r6]
    262c:	07a4      	lsls	r4, r4, #30
/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
    262e:	0fe4      	lsrs	r4, r4, #31
    2630:	428c      	cmp	r4, r1
    2632:	d103      	bne.n	263c <NWK_RouteFindEntry+0x24>
				nwkRouteTable[i].multicast == multicast) {
			return &nwkRouteTable[i];
    2634:	00dd      	lsls	r5, r3, #3
    2636:	4804      	ldr	r0, [pc, #16]	; (2648 <NWK_RouteFindEntry+0x30>)
    2638:	1940      	adds	r0, r0, r5
    263a:	e004      	b.n	2646 <NWK_RouteFindEntry+0x2e>
    263c:	3301      	adds	r3, #1
    263e:	3208      	adds	r2, #8

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    2640:	2b64      	cmp	r3, #100	; 0x64
    2642:	d1ee      	bne.n	2622 <NWK_RouteFindEntry+0xa>
				nwkRouteTable[i].multicast == multicast) {
			return &nwkRouteTable[i];
		}
	}

	return NULL;
    2644:	2000      	movs	r0, #0
}
    2646:	bd70      	pop	{r4, r5, r6, pc}
    2648:	2000027c 	.word	0x2000027c

0000264c <NWK_RouteNewEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
    264c:	b530      	push	{r4, r5, lr}
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
	NWK_RouteTableEntry_t *entry = NULL;
    264e:	2200      	movs	r2, #0

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
    2650:	4812      	ldr	r0, [pc, #72]	; (269c <NWK_RouteNewEntry+0x50>)
	NWK_RouteTableEntry_t *entry = NULL;

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
		if (iter->fixed) {
    2652:	2401      	movs	r4, #1
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
	NWK_RouteTableEntry_t *entry = NULL;

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
    2654:	0003      	movs	r3, r0
    2656:	25c8      	movs	r5, #200	; 0xc8
    2658:	00ad      	lsls	r5, r5, #2
    265a:	46ac      	mov	ip, r5
    265c:	4463      	add	r3, ip
    265e:	0019      	movs	r1, r3
		if (iter->fixed) {
    2660:	7803      	ldrb	r3, [r0, #0]
    2662:	421c      	tst	r4, r3
    2664:	d10a      	bne.n	267c <NWK_RouteNewEntry+0x30>
			continue;
		}

		if (0 == iter->rank) {
    2666:	7983      	ldrb	r3, [r0, #6]
    2668:	2b00      	cmp	r3, #0
    266a:	d00b      	beq.n	2684 <NWK_RouteNewEntry+0x38>
			entry = iter;
			break;
		}

		if (NULL == entry || iter->rank < entry->rank) {
    266c:	2a00      	cmp	r2, #0
    266e:	d004      	beq.n	267a <NWK_RouteNewEntry+0x2e>
    2670:	7995      	ldrb	r5, [r2, #6]
    2672:	429d      	cmp	r5, r3
    2674:	d902      	bls.n	267c <NWK_RouteNewEntry+0x30>
    2676:	0002      	movs	r2, r0
    2678:	e000      	b.n	267c <NWK_RouteNewEntry+0x30>
    267a:	0002      	movs	r2, r0
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
	NWK_RouteTableEntry_t *entry = NULL;

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
    267c:	3008      	adds	r0, #8
    267e:	4288      	cmp	r0, r1
    2680:	d1ee      	bne.n	2660 <NWK_RouteNewEntry+0x14>
    2682:	0010      	movs	r0, r2
		if (NULL == entry || iter->rank < entry->rank) {
			entry = iter;
		}
	}

	entry->multicast = 0;
    2684:	7803      	ldrb	r3, [r0, #0]
	entry->score = NWK_ROUTE_DEFAULT_SCORE;
    2686:	2202      	movs	r2, #2
    2688:	4393      	bics	r3, r2
    268a:	320d      	adds	r2, #13
    268c:	4013      	ands	r3, r2
    268e:	2230      	movs	r2, #48	; 0x30
    2690:	4313      	orrs	r3, r2
    2692:	7003      	strb	r3, [r0, #0]
	entry->rank = NWK_ROUTE_DEFAULT_RANK;
    2694:	2380      	movs	r3, #128	; 0x80
    2696:	7183      	strb	r3, [r0, #6]

	return entry;
}
    2698:	bd30      	pop	{r4, r5, pc}
    269a:	46c0      	nop			; (mov r8, r8)
    269c:	2000027c 	.word	0x2000027c

000026a0 <NWK_RouteFreeEntry>:

/*************************************************************************//**
*****************************************************************************/
void NWK_RouteFreeEntry(NWK_RouteTableEntry_t *entry)
{
	if (entry->fixed) {
    26a0:	7803      	ldrb	r3, [r0, #0]
    26a2:	07db      	lsls	r3, r3, #31
    26a4:	d404      	bmi.n	26b0 <NWK_RouteFreeEntry+0x10>
		return;
	}

	entry->dstAddr = NWK_ROUTE_UNKNOWN;
    26a6:	2301      	movs	r3, #1
    26a8:	425b      	negs	r3, r3
    26aa:	8043      	strh	r3, [r0, #2]
	entry->rank = 0;
    26ac:	2300      	movs	r3, #0
    26ae:	7183      	strb	r3, [r0, #6]
}
    26b0:	4770      	bx	lr
    26b2:	46c0      	nop			; (mov r8, r8)

000026b4 <NWK_RouteNextHop>:

/*************************************************************************//**
*****************************************************************************/
uint16_t NWK_RouteNextHop(uint16_t dst, uint8_t multicast)
{
    26b4:	b510      	push	{r4, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    26b6:	4b04      	ldr	r3, [pc, #16]	; (26c8 <NWK_RouteNextHop+0x14>)
    26b8:	4798      	blx	r3
	if (entry) {
    26ba:	2800      	cmp	r0, #0
    26bc:	d001      	beq.n	26c2 <NWK_RouteNextHop+0xe>
		return entry->nextHopAddr;
    26be:	8880      	ldrh	r0, [r0, #4]
    26c0:	e000      	b.n	26c4 <NWK_RouteNextHop+0x10>
	}

	return NWK_ROUTE_UNKNOWN;
    26c2:	4802      	ldr	r0, [pc, #8]	; (26cc <NWK_RouteNextHop+0x18>)
}
    26c4:	bd10      	pop	{r4, pc}
    26c6:	46c0      	nop			; (mov r8, r8)
    26c8:	00002619 	.word	0x00002619
    26cc:	0000ffff 	.word	0x0000ffff

000026d0 <nwkRouteRemove>:
}

/*************************************************************************//**
*****************************************************************************/
void nwkRouteRemove(uint16_t dst, uint8_t multicast)
{
    26d0:	b510      	push	{r4, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    26d2:	4b03      	ldr	r3, [pc, #12]	; (26e0 <nwkRouteRemove+0x10>)
    26d4:	4798      	blx	r3
	if (entry) {
    26d6:	2800      	cmp	r0, #0
    26d8:	d001      	beq.n	26de <nwkRouteRemove+0xe>
		NWK_RouteFreeEntry(entry);
    26da:	4b02      	ldr	r3, [pc, #8]	; (26e4 <nwkRouteRemove+0x14>)
    26dc:	4798      	blx	r3
	}
}
    26de:	bd10      	pop	{r4, pc}
    26e0:	00002619 	.word	0x00002619
    26e4:	000026a1 	.word	0x000026a1

000026e8 <nwkRouteFrameReceived>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameReceived(NwkFrame_t *frame)
{
    26e8:	b570      	push	{r4, r5, r6, lr}
    26ea:	0004      	movs	r4, r0
#ifndef NWK_ENABLE_ROUTE_DISCOVERY
	NwkFrameHeader_t *header = &frame->header;
	NWK_RouteTableEntry_t *entry;

	if ((header->macSrcAddr & NWK_ROUTE_NON_ROUTING) &&
    26ec:	7a42      	ldrb	r2, [r0, #9]
    26ee:	7a85      	ldrb	r5, [r0, #10]
    26f0:	022d      	lsls	r5, r5, #8
    26f2:	4315      	orrs	r5, r2
    26f4:	b22b      	sxth	r3, r5
    26f6:	2b00      	cmp	r3, #0
    26f8:	da05      	bge.n	2706 <nwkRouteFrameReceived+0x1e>
			(header->macSrcAddr != header->nwkSrcAddr)) {
    26fa:	7b42      	ldrb	r2, [r0, #13]
    26fc:	7b83      	ldrb	r3, [r0, #14]
    26fe:	021b      	lsls	r3, r3, #8
{
#ifndef NWK_ENABLE_ROUTE_DISCOVERY
	NwkFrameHeader_t *header = &frame->header;
	NWK_RouteTableEntry_t *entry;

	if ((header->macSrcAddr & NWK_ROUTE_NON_ROUTING) &&
    2700:	4313      	orrs	r3, r2
    2702:	429d      	cmp	r5, r3
    2704:	d13f      	bne.n	2786 <nwkRouteFrameReceived+0x9e>
			(header->macSrcAddr != header->nwkSrcAddr)) {
		return;
	}

	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    2706:	7962      	ldrb	r2, [r4, #5]
    2708:	79a3      	ldrb	r3, [r4, #6]
    270a:	021b      	lsls	r3, r3, #8
    270c:	4313      	orrs	r3, r2
    270e:	4a1e      	ldr	r2, [pc, #120]	; (2788 <nwkRouteFrameReceived+0xa0>)
    2710:	4293      	cmp	r3, r2
    2712:	d038      	beq.n	2786 <nwkRouteFrameReceived+0x9e>
		return;
	}

	entry = NWK_RouteFindEntry(header->nwkSrcAddr, false);
    2714:	7b63      	ldrb	r3, [r4, #13]
    2716:	7ba0      	ldrb	r0, [r4, #14]
    2718:	0200      	lsls	r0, r0, #8
    271a:	4318      	orrs	r0, r3
    271c:	2100      	movs	r1, #0
    271e:	4b1b      	ldr	r3, [pc, #108]	; (278c <nwkRouteFrameReceived+0xa4>)
    2720:	4798      	blx	r3

	if (entry) {
    2722:	2800      	cmp	r0, #0
    2724:	d016      	beq.n	2754 <nwkRouteFrameReceived+0x6c>
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
    2726:	79e2      	ldrb	r2, [r4, #7]
    2728:	7a23      	ldrb	r3, [r4, #8]
    272a:	021b      	lsls	r3, r3, #8
    272c:	4313      	orrs	r3, r2
    272e:	4a16      	ldr	r2, [pc, #88]	; (2788 <nwkRouteFrameReceived+0xa0>)
    2730:	4293      	cmp	r3, r2
    2732:	d11f      	bne.n	2774 <nwkRouteFrameReceived+0x8c>
				nwkIb.addr == header->nwkDstAddr);
    2734:	7be2      	ldrb	r2, [r4, #15]
    2736:	7c23      	ldrb	r3, [r4, #16]
    2738:	021b      	lsls	r3, r3, #8
	}

	entry = NWK_RouteFindEntry(header->nwkSrcAddr, false);

	if (entry) {
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
    273a:	4915      	ldr	r1, [pc, #84]	; (2790 <nwkRouteFrameReceived+0xa8>)
    273c:	8809      	ldrh	r1, [r1, #0]
    273e:	4313      	orrs	r3, r2
    2740:	4299      	cmp	r1, r3
    2742:	d117      	bne.n	2774 <nwkRouteFrameReceived+0x8c>
				nwkIb.addr == header->nwkDstAddr);

		if ((entry->nextHopAddr != header->macSrcAddr && frame->rx.lqi >
				entry->lqi) || discovery) {
			entry->nextHopAddr = header->macSrcAddr;
    2744:	8085      	strh	r5, [r0, #4]
			entry->score = NWK_ROUTE_DEFAULT_SCORE;
    2746:	7803      	ldrb	r3, [r0, #0]
    2748:	220f      	movs	r2, #15
    274a:	4013      	ands	r3, r2
    274c:	2230      	movs	r2, #48	; 0x30
    274e:	4313      	orrs	r3, r2
    2750:	7003      	strb	r3, [r0, #0]
    2752:	e00b      	b.n	276c <nwkRouteFrameReceived+0x84>
		}
	} else {
		entry = NWK_RouteNewEntry();
    2754:	4b0f      	ldr	r3, [pc, #60]	; (2794 <nwkRouteFrameReceived+0xac>)
    2756:	4798      	blx	r3

		entry->dstAddr = header->nwkSrcAddr;
    2758:	7b61      	ldrb	r1, [r4, #13]
    275a:	7ba2      	ldrb	r2, [r4, #14]
    275c:	0212      	lsls	r2, r2, #8
    275e:	430a      	orrs	r2, r1
    2760:	8042      	strh	r2, [r0, #2]
		entry->nextHopAddr = header->macSrcAddr;
    2762:	7a62      	ldrb	r2, [r4, #9]
    2764:	7aa3      	ldrb	r3, [r4, #10]
    2766:	021b      	lsls	r3, r3, #8
    2768:	4313      	orrs	r3, r2
    276a:	8083      	strh	r3, [r0, #4]
	}

	entry->lqi = frame->rx.lqi;
    276c:	2385      	movs	r3, #133	; 0x85
    276e:	5ce3      	ldrb	r3, [r4, r3]
    2770:	71c3      	strb	r3, [r0, #7]
    2772:	e008      	b.n	2786 <nwkRouteFrameReceived+0x9e>

	if (entry) {
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
				nwkIb.addr == header->nwkDstAddr);

		if ((entry->nextHopAddr != header->macSrcAddr && frame->rx.lqi >
    2774:	8883      	ldrh	r3, [r0, #4]
    2776:	42ab      	cmp	r3, r5
    2778:	d0f8      	beq.n	276c <nwkRouteFrameReceived+0x84>
    277a:	79c2      	ldrb	r2, [r0, #7]
    277c:	2385      	movs	r3, #133	; 0x85
    277e:	5ce3      	ldrb	r3, [r4, r3]
    2780:	429a      	cmp	r2, r3
    2782:	d3df      	bcc.n	2744 <nwkRouteFrameReceived+0x5c>
    2784:	e7f2      	b.n	276c <nwkRouteFrameReceived+0x84>

	entry->lqi = frame->rx.lqi;
#else
	(void)frame;
#endif
}
    2786:	bd70      	pop	{r4, r5, r6, pc}
    2788:	0000ffff 	.word	0x0000ffff
    278c:	00002619 	.word	0x00002619
    2790:	200007e4 	.word	0x200007e4
    2794:	0000264d 	.word	0x0000264d

00002798 <nwkRouteFrameSent>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameSent(NwkFrame_t *frame)
{
    2798:	b510      	push	{r4, lr}
    279a:	0004      	movs	r4, r0
	NWK_RouteTableEntry_t *entry;

	if (NWK_BROADCAST_ADDR == frame->header.nwkDstAddr) {
    279c:	7bc3      	ldrb	r3, [r0, #15]
    279e:	7c00      	ldrb	r0, [r0, #16]
    27a0:	0200      	lsls	r0, r0, #8
    27a2:	4318      	orrs	r0, r3
    27a4:	4b1b      	ldr	r3, [pc, #108]	; (2814 <nwkRouteFrameSent+0x7c>)
    27a6:	4298      	cmp	r0, r3
    27a8:	d033      	beq.n	2812 <nwkRouteFrameSent+0x7a>
		return;
	}

	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
			frame->header.nwkFcf.multicast);
    27aa:	7ae1      	ldrb	r1, [r4, #11]
    27ac:	0709      	lsls	r1, r1, #28

	if (NWK_BROADCAST_ADDR == frame->header.nwkDstAddr) {
		return;
	}

	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
    27ae:	0fc9      	lsrs	r1, r1, #31
    27b0:	4b19      	ldr	r3, [pc, #100]	; (2818 <nwkRouteFrameSent+0x80>)
    27b2:	4798      	blx	r3
			frame->header.nwkFcf.multicast);

	if (NULL == entry || entry->fixed) {
    27b4:	2800      	cmp	r0, #0
    27b6:	d02c      	beq.n	2812 <nwkRouteFrameSent+0x7a>
    27b8:	7803      	ldrb	r3, [r0, #0]
    27ba:	07db      	lsls	r3, r3, #31
    27bc:	d429      	bmi.n	2812 <nwkRouteFrameSent+0x7a>
		return;
	}

	if (NWK_SUCCESS_STATUS == frame->tx.status) {
    27be:	2385      	movs	r3, #133	; 0x85
    27c0:	5ce3      	ldrb	r3, [r4, r3]
    27c2:	2b00      	cmp	r3, #0
    27c4:	d118      	bne.n	27f8 <nwkRouteFrameSent+0x60>
		entry->score = NWK_ROUTE_DEFAULT_SCORE;
    27c6:	7803      	ldrb	r3, [r0, #0]
    27c8:	220f      	movs	r2, #15
    27ca:	4013      	ands	r3, r2
    27cc:	2230      	movs	r2, #48	; 0x30
    27ce:	4313      	orrs	r3, r2
    27d0:	7003      	strb	r3, [r0, #0]

		if (NWK_ROUTE_MAX_RANK == ++entry->rank) {
    27d2:	7983      	ldrb	r3, [r0, #6]
    27d4:	3301      	adds	r3, #1
    27d6:	b2db      	uxtb	r3, r3
    27d8:	7183      	strb	r3, [r0, #6]
    27da:	2bff      	cmp	r3, #255	; 0xff
    27dc:	d119      	bne.n	2812 <nwkRouteFrameSent+0x7a>
    27de:	490f      	ldr	r1, [pc, #60]	; (281c <nwkRouteFrameSent+0x84>)
    27e0:	1d8a      	adds	r2, r1, #6
    27e2:	4b0f      	ldr	r3, [pc, #60]	; (2820 <nwkRouteFrameSent+0x88>)
    27e4:	469c      	mov	ip, r3
    27e6:	4461      	add	r1, ip
/*************************************************************************//**
*****************************************************************************/
static void nwkRouteNormalizeRanks(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].rank = (nwkRouteTable[i].rank >> 1) + 1;
    27e8:	7813      	ldrb	r3, [r2, #0]
    27ea:	085b      	lsrs	r3, r3, #1
    27ec:	3301      	adds	r3, #1
    27ee:	7013      	strb	r3, [r2, #0]
    27f0:	3208      	adds	r2, #8

/*************************************************************************//**
*****************************************************************************/
static void nwkRouteNormalizeRanks(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    27f2:	428a      	cmp	r2, r1
    27f4:	d1f8      	bne.n	27e8 <nwkRouteFrameSent+0x50>
    27f6:	e00c      	b.n	2812 <nwkRouteFrameSent+0x7a>

		if (NWK_ROUTE_MAX_RANK == ++entry->rank) {
			nwkRouteNormalizeRanks();
		}
	} else {
		if (0 == --entry->score) {
    27f8:	7802      	ldrb	r2, [r0, #0]
    27fa:	0913      	lsrs	r3, r2, #4
    27fc:	330f      	adds	r3, #15
    27fe:	240f      	movs	r4, #15
    2800:	4023      	ands	r3, r4
    2802:	0119      	lsls	r1, r3, #4
    2804:	4022      	ands	r2, r4
    2806:	430a      	orrs	r2, r1
    2808:	7002      	strb	r2, [r0, #0]
    280a:	2b00      	cmp	r3, #0
    280c:	d101      	bne.n	2812 <nwkRouteFrameSent+0x7a>
			NWK_RouteFreeEntry(entry);
    280e:	4b05      	ldr	r3, [pc, #20]	; (2824 <nwkRouteFrameSent+0x8c>)
    2810:	4798      	blx	r3
		}
	}
}
    2812:	bd10      	pop	{r4, pc}
    2814:	0000ffff 	.word	0x0000ffff
    2818:	00002619 	.word	0x00002619
    281c:	2000027c 	.word	0x2000027c
    2820:	00000326 	.word	0x00000326
    2824:	000026a1 	.word	0x000026a1

00002828 <nwkRoutePrepareTx>:

/*************************************************************************//**
*****************************************************************************/
void nwkRoutePrepareTx(NwkFrame_t *frame)
{
    2828:	b510      	push	{r4, lr}
    282a:	0004      	movs	r4, r0
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr) {
    282c:	7bc3      	ldrb	r3, [r0, #15]
    282e:	7c00      	ldrb	r0, [r0, #16]
    2830:	0200      	lsls	r0, r0, #8
    2832:	4318      	orrs	r0, r3
    2834:	4b0b      	ldr	r3, [pc, #44]	; (2864 <nwkRoutePrepareTx+0x3c>)
    2836:	4298      	cmp	r0, r3
    2838:	d104      	bne.n	2844 <nwkRoutePrepareTx+0x1c>
		header->macDstAddr = NWK_BROADCAST_ADDR;
    283a:	2301      	movs	r3, #1
    283c:	425b      	negs	r3, r3
    283e:	71e3      	strb	r3, [r4, #7]
    2840:	7223      	strb	r3, [r4, #8]
    2842:	e00e      	b.n	2862 <nwkRoutePrepareTx+0x3a>
	} else if (header->nwkFcf.linkLocal) {
    2844:	7ae3      	ldrb	r3, [r4, #11]
    2846:	075b      	lsls	r3, r3, #29
    2848:	d503      	bpl.n	2852 <nwkRoutePrepareTx+0x2a>
		header->macDstAddr = header->nwkDstAddr;
    284a:	71e0      	strb	r0, [r4, #7]
    284c:	0a00      	lsrs	r0, r0, #8
    284e:	7220      	strb	r0, [r4, #8]
    2850:	e007      	b.n	2862 <nwkRoutePrepareTx+0x3a>
	}
#endif

	else {
		header->macDstAddr = NWK_RouteNextHop(header->nwkDstAddr,
				header->nwkFcf.multicast);
    2852:	7ae1      	ldrb	r1, [r4, #11]
    2854:	0709      	lsls	r1, r1, #28
		header->nwkFcf.linkLocal = 1;
	}
#endif

	else {
		header->macDstAddr = NWK_RouteNextHop(header->nwkDstAddr,
    2856:	0fc9      	lsrs	r1, r1, #31
    2858:	4b03      	ldr	r3, [pc, #12]	; (2868 <nwkRoutePrepareTx+0x40>)
    285a:	4798      	blx	r3
    285c:	71e0      	strb	r0, [r4, #7]
    285e:	0a00      	lsrs	r0, r0, #8
    2860:	7220      	strb	r0, [r4, #8]
		if (NWK_ROUTE_UNKNOWN == header->macDstAddr) {
			nwkRouteDiscoveryRequest(frame);
		}
  #endif
	}
}
    2862:	bd10      	pop	{r4, pc}
    2864:	0000ffff 	.word	0x0000ffff
    2868:	000026b5 	.word	0x000026b5

0000286c <nwkRouteFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrame(NwkFrame_t *frame)
{
    286c:	b5f0      	push	{r4, r5, r6, r7, lr}
    286e:	4647      	mov	r7, r8
    2870:	b480      	push	{r7}
    2872:	0006      	movs	r6, r0
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_ROUTE_UNKNOWN !=
			NWK_RouteNextHop(header->nwkDstAddr,
    2874:	7bc2      	ldrb	r2, [r0, #15]
    2876:	7c07      	ldrb	r7, [r0, #16]
    2878:	023f      	lsls	r7, r7, #8
    287a:	4317      	orrs	r7, r2
			header->nwkFcf.multicast)) {
    287c:	7ac4      	ldrb	r4, [r0, #11]
    287e:	0724      	lsls	r4, r4, #28
    2880:	0fe4      	lsrs	r4, r4, #31
void nwkRouteFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_ROUTE_UNKNOWN !=
			NWK_RouteNextHop(header->nwkDstAddr,
    2882:	b2e1      	uxtb	r1, r4
    2884:	0038      	movs	r0, r7
    2886:	4b2a      	ldr	r3, [pc, #168]	; (2930 <nwkRouteFrame+0xc4>)
    2888:	4798      	blx	r3
*****************************************************************************/
void nwkRouteFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_ROUTE_UNKNOWN !=
    288a:	4b2a      	ldr	r3, [pc, #168]	; (2934 <nwkRouteFrame+0xc8>)
    288c:	4298      	cmp	r0, r3
    288e:	d00e      	beq.n	28ae <nwkRouteFrame+0x42>
			NWK_RouteNextHop(header->nwkDstAddr,
			header->nwkFcf.multicast)) {
		frame->tx.confirm = NULL;
    2890:	2200      	movs	r2, #0
    2892:	2389      	movs	r3, #137	; 0x89
    2894:	54f2      	strb	r2, [r6, r3]
    2896:	0033      	movs	r3, r6
    2898:	3389      	adds	r3, #137	; 0x89
    289a:	705a      	strb	r2, [r3, #1]
    289c:	709a      	strb	r2, [r3, #2]
    289e:	70da      	strb	r2, [r3, #3]
		frame->tx.control = NWK_TX_CONTROL_ROUTING;
    28a0:	3202      	adds	r2, #2
    28a2:	2388      	movs	r3, #136	; 0x88
    28a4:	54f2      	strb	r2, [r6, r3]
		nwkTxFrame(frame);
    28a6:	0030      	movs	r0, r6
    28a8:	4b23      	ldr	r3, [pc, #140]	; (2938 <nwkRouteFrame+0xcc>)
    28aa:	4798      	blx	r3
    28ac:	e03d      	b.n	292a <nwkRouteFrame+0xbe>
	} else {
		nwkRouteSendRouteError(header->nwkSrcAddr, header->nwkDstAddr,
    28ae:	7b72      	ldrb	r2, [r6, #13]
    28b0:	7bb3      	ldrb	r3, [r6, #14]
    28b2:	021b      	lsls	r3, r3, #8
    28b4:	4313      	orrs	r3, r2
    28b6:	4698      	mov	r8, r3
		uint8_t multicast)
{
	NwkFrame_t *frame;
	NwkCommandRouteError_t *command;

	if (NULL == (frame = nwkFrameAlloc())) {
    28b8:	4b20      	ldr	r3, [pc, #128]	; (293c <nwkRouteFrame+0xd0>)
    28ba:	4798      	blx	r3
    28bc:	1e05      	subs	r5, r0, #0
    28be:	d031      	beq.n	2924 <nwkRouteFrame+0xb8>
		return;
	}

	nwkFrameCommandInit(frame);
    28c0:	4b1f      	ldr	r3, [pc, #124]	; (2940 <nwkRouteFrame+0xd4>)
    28c2:	4798      	blx	r3

	frame->size += sizeof(NwkCommandRouteError_t);
    28c4:	786b      	ldrb	r3, [r5, #1]
    28c6:	3306      	adds	r3, #6
    28c8:	706b      	strb	r3, [r5, #1]
	frame->tx.confirm = NULL;
    28ca:	2200      	movs	r2, #0
    28cc:	2389      	movs	r3, #137	; 0x89
    28ce:	54ea      	strb	r2, [r5, r3]
    28d0:	002b      	movs	r3, r5
    28d2:	3389      	adds	r3, #137	; 0x89
    28d4:	705a      	strb	r2, [r3, #1]
    28d6:	709a      	strb	r2, [r3, #2]
    28d8:	70da      	strb	r2, [r3, #3]

	frame->header.nwkDstAddr = src;
    28da:	23ff      	movs	r3, #255	; 0xff
    28dc:	4642      	mov	r2, r8
    28de:	401a      	ands	r2, r3
    28e0:	4694      	mov	ip, r2
    28e2:	73ea      	strb	r2, [r5, #15]
    28e4:	4643      	mov	r3, r8
    28e6:	0a1b      	lsrs	r3, r3, #8
    28e8:	4698      	mov	r8, r3
    28ea:	742b      	strb	r3, [r5, #16]

	command = (NwkCommandRouteError_t *)frame->payload;
    28ec:	2381      	movs	r3, #129	; 0x81
    28ee:	5ce8      	ldrb	r0, [r5, r3]
    28f0:	3301      	adds	r3, #1
    28f2:	5cea      	ldrb	r2, [r5, r3]
    28f4:	0212      	lsls	r2, r2, #8
    28f6:	4302      	orrs	r2, r0
    28f8:	3301      	adds	r3, #1
    28fa:	5ceb      	ldrb	r3, [r5, r3]
    28fc:	041b      	lsls	r3, r3, #16
    28fe:	4313      	orrs	r3, r2
    2900:	001a      	movs	r2, r3
    2902:	2384      	movs	r3, #132	; 0x84
    2904:	5ceb      	ldrb	r3, [r5, r3]
    2906:	061b      	lsls	r3, r3, #24
    2908:	4313      	orrs	r3, r2
	command->id = NWK_COMMAND_ROUTE_ERROR;
    290a:	2201      	movs	r2, #1
    290c:	701a      	strb	r2, [r3, #0]
	command->srcAddr = src;
    290e:	4662      	mov	r2, ip
    2910:	705a      	strb	r2, [r3, #1]
    2912:	4642      	mov	r2, r8
    2914:	709a      	strb	r2, [r3, #2]
	command->dstAddr = dst;
    2916:	70df      	strb	r7, [r3, #3]
    2918:	0a3f      	lsrs	r7, r7, #8
    291a:	711f      	strb	r7, [r3, #4]
	command->multicast = multicast;
    291c:	715c      	strb	r4, [r3, #5]

	nwkTxFrame(frame);
    291e:	0028      	movs	r0, r5
    2920:	4b05      	ldr	r3, [pc, #20]	; (2938 <nwkRouteFrame+0xcc>)
    2922:	4798      	blx	r3
		frame->tx.control = NWK_TX_CONTROL_ROUTING;
		nwkTxFrame(frame);
	} else {
		nwkRouteSendRouteError(header->nwkSrcAddr, header->nwkDstAddr,
				header->nwkFcf.multicast);
		nwkFrameFree(frame);
    2924:	0030      	movs	r0, r6
    2926:	4b07      	ldr	r3, [pc, #28]	; (2944 <nwkRouteFrame+0xd8>)
    2928:	4798      	blx	r3
	}
}
    292a:	bc04      	pop	{r2}
    292c:	4690      	mov	r8, r2
    292e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2930:	000026b5 	.word	0x000026b5
    2934:	0000ffff 	.word	0x0000ffff
    2938:	000031c1 	.word	0x000031c1
    293c:	0000250d 	.word	0x0000250d
    2940:	000025cd 	.word	0x000025cd
    2944:	0000257d 	.word	0x0000257d

00002948 <nwkRouteErrorReceived>:
}

/*************************************************************************//**
*****************************************************************************/
bool nwkRouteErrorReceived(NWK_DataInd_t *ind)
{
    2948:	b510      	push	{r4, lr}
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;

	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    294a:	7b02      	ldrb	r2, [r0, #12]
		return false;
    294c:	2300      	movs	r3, #0
*****************************************************************************/
bool nwkRouteErrorReceived(NWK_DataInd_t *ind)
{
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;

	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    294e:	2a06      	cmp	r2, #6
    2950:	d108      	bne.n	2964 <nwkRouteErrorReceived+0x1c>

/*************************************************************************//**
*****************************************************************************/
bool nwkRouteErrorReceived(NWK_DataInd_t *ind)
{
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;
    2952:	6882      	ldr	r2, [r0, #8]

	if (sizeof(NwkCommandRouteError_t) != ind->size) {
		return false;
	}

	nwkRouteRemove(command->dstAddr, command->multicast);
    2954:	7951      	ldrb	r1, [r2, #5]
    2956:	78d3      	ldrb	r3, [r2, #3]
    2958:	7910      	ldrb	r0, [r2, #4]
    295a:	0200      	lsls	r0, r0, #8
    295c:	4318      	orrs	r0, r3
    295e:	4b02      	ldr	r3, [pc, #8]	; (2968 <nwkRouteErrorReceived+0x20>)
    2960:	4798      	blx	r3

	return true;
    2962:	2301      	movs	r3, #1
}
    2964:	0018      	movs	r0, r3
    2966:	bd10      	pop	{r4, pc}
    2968:	000026d1 	.word	0x000026d1

0000296c <nwkRxSeriveDataInd>:
}

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxSeriveDataInd(NWK_DataInd_t *ind)
{
    296c:	b510      	push	{r4, lr}
	if (0 == (ind->options & NWK_IND_OPT_SECURED)) {
		return false;
	}
#endif

	if (ind->size < 1) {
    296e:	7b02      	ldrb	r2, [r0, #12]
		return false;
    2970:	2300      	movs	r3, #0
	if (0 == (ind->options & NWK_IND_OPT_SECURED)) {
		return false;
	}
#endif

	if (ind->size < 1) {
    2972:	2a00      	cmp	r2, #0
    2974:	d00f      	beq.n	2996 <nwkRxSeriveDataInd+0x2a>
		return false;
	}

	switch (ind->data[0]) {
    2976:	6883      	ldr	r3, [r0, #8]
    2978:	781b      	ldrb	r3, [r3, #0]
    297a:	2b00      	cmp	r3, #0
    297c:	d002      	beq.n	2984 <nwkRxSeriveDataInd+0x18>
    297e:	2b01      	cmp	r3, #1
    2980:	d004      	beq.n	298c <nwkRxSeriveDataInd+0x20>
    2982:	e007      	b.n	2994 <nwkRxSeriveDataInd+0x28>
	case NWK_COMMAND_ACK:
		return nwkTxAckReceived(ind);
    2984:	4b05      	ldr	r3, [pc, #20]	; (299c <nwkRxSeriveDataInd+0x30>)
    2986:	4798      	blx	r3
    2988:	0003      	movs	r3, r0
    298a:	e004      	b.n	2996 <nwkRxSeriveDataInd+0x2a>

#ifdef NWK_ENABLE_ROUTING
	case NWK_COMMAND_ROUTE_ERROR:
		return nwkRouteErrorReceived(ind);
    298c:	4b04      	ldr	r3, [pc, #16]	; (29a0 <nwkRxSeriveDataInd+0x34>)
    298e:	4798      	blx	r3
    2990:	0003      	movs	r3, r0
    2992:	e000      	b.n	2996 <nwkRxSeriveDataInd+0x2a>
	case NWK_COMMAND_ROUTE_REPLY:
		return nwkRouteDiscoveryReplyReceived(ind);
#endif

	default:
		return false;
    2994:	2300      	movs	r3, #0
	}
}
    2996:	0018      	movs	r0, r3
    2998:	bd10      	pop	{r4, pc}
    299a:	46c0      	nop			; (mov r8, r8)
    299c:	00003305 	.word	0x00003305
    29a0:	00002949 	.word	0x00002949

000029a4 <nwkRxDuplicateRejectionTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
    29a4:	b570      	push	{r4, r5, r6, lr}
    29a6:	4909      	ldr	r1, [pc, #36]	; (29cc <nwkRxDuplicateRejectionTimerHandler+0x28>)
    29a8:	1d0b      	adds	r3, r1, #4
    29aa:	3140      	adds	r1, #64	; 0x40
	bool restart = false;
    29ac:	2400      	movs	r4, #0

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		if (nwkRxDuplicateRejectionTable[i].ttl) {
			nwkRxDuplicateRejectionTable[i].ttl--;
			restart = true;
    29ae:	2501      	movs	r5, #1
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
	bool restart = false;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		if (nwkRxDuplicateRejectionTable[i].ttl) {
    29b0:	781a      	ldrb	r2, [r3, #0]
    29b2:	2a00      	cmp	r2, #0
    29b4:	d002      	beq.n	29bc <nwkRxDuplicateRejectionTimerHandler+0x18>
			nwkRxDuplicateRejectionTable[i].ttl--;
    29b6:	3a01      	subs	r2, #1
    29b8:	701a      	strb	r2, [r3, #0]
			restart = true;
    29ba:	002c      	movs	r4, r5
    29bc:	3306      	adds	r3, #6
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
	bool restart = false;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    29be:	428b      	cmp	r3, r1
    29c0:	d1f6      	bne.n	29b0 <nwkRxDuplicateRejectionTimerHandler+0xc>
			nwkRxDuplicateRejectionTable[i].ttl--;
			restart = true;
		}
	}

	if (restart) {
    29c2:	2c00      	cmp	r4, #0
    29c4:	d001      	beq.n	29ca <nwkRxDuplicateRejectionTimerHandler+0x26>
		SYS_TimerStart(timer);
    29c6:	4b02      	ldr	r3, [pc, #8]	; (29d0 <nwkRxDuplicateRejectionTimerHandler+0x2c>)
    29c8:	4798      	blx	r3
	}
}
    29ca:	bd70      	pop	{r4, r5, r6, pc}
    29cc:	2000059c 	.word	0x2000059c
    29d0:	00003895 	.word	0x00003895

000029d4 <nwkRxInit>:

/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
    29d4:	b510      	push	{r4, lr}
    29d6:	4a0a      	ldr	r2, [pc, #40]	; (2a00 <nwkRxInit+0x2c>)
    29d8:	1d13      	adds	r3, r2, #4
    29da:	3240      	adds	r2, #64	; 0x40
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		nwkRxDuplicateRejectionTable[i].ttl = 0;
    29dc:	2100      	movs	r1, #0
    29de:	7019      	strb	r1, [r3, #0]
    29e0:	3306      	adds	r3, #6
/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    29e2:	4293      	cmp	r3, r2
    29e4:	d1fb      	bne.n	29de <nwkRxInit+0xa>
		nwkRxDuplicateRejectionTable[i].ttl = 0;
	}

	nwkRxDuplicateRejectionTimer.interval
		= NWK_RX_DUPLICATE_REJECTION_TIMER_INTERVAL;
    29e6:	4b07      	ldr	r3, [pc, #28]	; (2a04 <nwkRxInit+0x30>)
    29e8:	2264      	movs	r2, #100	; 0x64
    29ea:	609a      	str	r2, [r3, #8]
	nwkRxDuplicateRejectionTimer.mode = SYS_TIMER_INTERVAL_MODE;
    29ec:	2200      	movs	r2, #0
    29ee:	731a      	strb	r2, [r3, #12]
	nwkRxDuplicateRejectionTimer.handler
		= nwkRxDuplicateRejectionTimerHandler;
    29f0:	4a05      	ldr	r2, [pc, #20]	; (2a08 <nwkRxInit+0x34>)
    29f2:	611a      	str	r2, [r3, #16]

	NWK_OpenEndpoint(NWK_SERVICE_ENDPOINT_ID, nwkRxSeriveDataInd);
    29f4:	4905      	ldr	r1, [pc, #20]	; (2a0c <nwkRxInit+0x38>)
    29f6:	2000      	movs	r0, #0
    29f8:	4b05      	ldr	r3, [pc, #20]	; (2a10 <nwkRxInit+0x3c>)
    29fa:	4798      	blx	r3
}
    29fc:	bd10      	pop	{r4, pc}
    29fe:	46c0      	nop			; (mov r8, r8)
    2a00:	2000059c 	.word	0x2000059c
    2a04:	200005dc 	.word	0x200005dc
    2a08:	000029a5 	.word	0x000029a5
    2a0c:	0000296d 	.word	0x0000296d
    2a10:	00002301 	.word	0x00002301

00002a14 <PHY_DataInd>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataInd(PHY_DataInd_t *ind)
{
    2a14:	b510      	push	{r4, lr}
    2a16:	0004      	movs	r4, r0
	NwkFrame_t *frame;

	if (0x88 != ind->data[1] ||
    2a18:	6803      	ldr	r3, [r0, #0]
    2a1a:	785a      	ldrb	r2, [r3, #1]
    2a1c:	2a88      	cmp	r2, #136	; 0x88
    2a1e:	d11b      	bne.n	2a58 <PHY_DataInd+0x44>
			(0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
    2a20:	781b      	ldrb	r3, [r3, #0]
    2a22:	3a68      	subs	r2, #104	; 0x68
    2a24:	4393      	bics	r3, r2
    2a26:	2b41      	cmp	r3, #65	; 0x41
    2a28:	d116      	bne.n	2a58 <PHY_DataInd+0x44>
    2a2a:	7903      	ldrb	r3, [r0, #4]
    2a2c:	2b0f      	cmp	r3, #15
    2a2e:	d913      	bls.n	2a58 <PHY_DataInd+0x44>
			ind->size < sizeof(NwkFrameHeader_t)) {
		return;
	}

	if (NULL == (frame = nwkFrameAlloc())) {
    2a30:	4b0a      	ldr	r3, [pc, #40]	; (2a5c <PHY_DataInd+0x48>)
    2a32:	4798      	blx	r3
    2a34:	2800      	cmp	r0, #0
    2a36:	d00f      	beq.n	2a58 <PHY_DataInd+0x44>
		return;
	}

	frame->state = NWK_RX_STATE_RECEIVED;
    2a38:	2320      	movs	r3, #32
    2a3a:	7003      	strb	r3, [r0, #0]
	frame->size = ind->size;
    2a3c:	7923      	ldrb	r3, [r4, #4]
    2a3e:	7043      	strb	r3, [r0, #1]
	frame->rx.lqi = ind->lqi;
    2a40:	7962      	ldrb	r2, [r4, #5]
    2a42:	2385      	movs	r3, #133	; 0x85
    2a44:	54c2      	strb	r2, [r0, r3]
	frame->rx.rssi = ind->rssi;
    2a46:	2206      	movs	r2, #6
    2a48:	56a2      	ldrsb	r2, [r4, r2]
    2a4a:	3301      	adds	r3, #1
    2a4c:	54c2      	strb	r2, [r0, r3]
	memcpy(frame->data, ind->data, ind->size);
    2a4e:	3002      	adds	r0, #2
    2a50:	7922      	ldrb	r2, [r4, #4]
    2a52:	6821      	ldr	r1, [r4, #0]
    2a54:	4b02      	ldr	r3, [pc, #8]	; (2a60 <PHY_DataInd+0x4c>)
    2a56:	4798      	blx	r3
}
    2a58:	bd10      	pop	{r4, pc}
    2a5a:	46c0      	nop			; (mov r8, r8)
    2a5c:	0000250d 	.word	0x0000250d
    2a60:	00004e49 	.word	0x00004e49

00002a64 <nwkRxDecryptConf>:

/*************************************************************************//**
*****************************************************************************/
void nwkRxDecryptConf(NwkFrame_t *frame, bool status)
{
	if (status) {
    2a64:	2900      	cmp	r1, #0
    2a66:	d002      	beq.n	2a6e <nwkRxDecryptConf+0xa>
		frame->state = NWK_RX_STATE_INDICATE;
    2a68:	2322      	movs	r3, #34	; 0x22
    2a6a:	7003      	strb	r3, [r0, #0]
    2a6c:	e001      	b.n	2a72 <nwkRxDecryptConf+0xe>
	} else {
		frame->state = NWK_RX_STATE_FINISH;
    2a6e:	2324      	movs	r3, #36	; 0x24
    2a70:	7003      	strb	r3, [r0, #0]
	}
}
    2a72:	4770      	bx	lr

00002a74 <nwkRxTaskHandler>:

/*************************************************************************//**
*  @brief Rx Module task handler
*****************************************************************************/
void nwkRxTaskHandler(void)
{
    2a74:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a76:	464f      	mov	r7, r9
    2a78:	4646      	mov	r6, r8
    2a7a:	b4c0      	push	{r6, r7}
    2a7c:	b087      	sub	sp, #28
	NwkFrame_t *frame = NULL;
    2a7e:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    2a80:	4dd8      	ldr	r5, [pc, #864]	; (2de4 <nwkRxTaskHandler+0x370>)
		switch (frame->state) {
    2a82:	4ed9      	ldr	r6, [pc, #868]	; (2de8 <nwkRxTaskHandler+0x374>)
*****************************************************************************/
void nwkRxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    2a84:	e1d5      	b.n	2e32 <nwkRxTaskHandler+0x3be>
		switch (frame->state) {
    2a86:	7823      	ldrb	r3, [r4, #0]
    2a88:	3b20      	subs	r3, #32
    2a8a:	b2da      	uxtb	r2, r3
    2a8c:	2a04      	cmp	r2, #4
    2a8e:	d900      	bls.n	2a92 <nwkRxTaskHandler+0x1e>
    2a90:	e1cf      	b.n	2e32 <nwkRxTaskHandler+0x3be>
    2a92:	0093      	lsls	r3, r2, #2
    2a94:	58f3      	ldr	r3, [r6, r3]
    2a96:	469f      	mov	pc, r3
*****************************************************************************/
static void nwkRxHandleReceivedFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;

	frame->state = NWK_RX_STATE_FINISH;
    2a98:	2324      	movs	r3, #36	; 0x24
    2a9a:	7023      	strb	r3, [r4, #0]
	if (header->nwkFcf.multicast && header->nwkFcf.ackRequest) {
		return;
	}

#else
	if (header->nwkFcf.multicast) {
    2a9c:	7ae1      	ldrb	r1, [r4, #11]
    2a9e:	070b      	lsls	r3, r1, #28
    2aa0:	d500      	bpl.n	2aa4 <nwkRxTaskHandler+0x30>
    2aa2:	e1c6      	b.n	2e32 <nwkRxTaskHandler+0x3be>
		return;
	}
#endif

	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    2aa4:	7962      	ldrb	r2, [r4, #5]
    2aa6:	79a3      	ldrb	r3, [r4, #6]
    2aa8:	021b      	lsls	r3, r3, #8
    2aaa:	4313      	orrs	r3, r2
    2aac:	4acf      	ldr	r2, [pc, #828]	; (2dec <nwkRxTaskHandler+0x378>)
    2aae:	4293      	cmp	r3, r2
    2ab0:	d113      	bne.n	2ada <nwkRxTaskHandler+0x66>
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    2ab2:	7be2      	ldrb	r2, [r4, #15]
    2ab4:	7c23      	ldrb	r3, [r4, #16]
    2ab6:	021b      	lsls	r3, r3, #8
    2ab8:	4313      	orrs	r3, r2
    2aba:	4acd      	ldr	r2, [pc, #820]	; (2df0 <nwkRxTaskHandler+0x37c>)
    2abc:	8812      	ldrh	r2, [r2, #0]
    2abe:	429a      	cmp	r2, r3
    2ac0:	d003      	beq.n	2aca <nwkRxTaskHandler+0x56>
    2ac2:	4aca      	ldr	r2, [pc, #808]	; (2dec <nwkRxTaskHandler+0x378>)
    2ac4:	4293      	cmp	r3, r2
    2ac6:	d000      	beq.n	2aca <nwkRxTaskHandler+0x56>
    2ac8:	e1b3      	b.n	2e32 <nwkRxTaskHandler+0x3be>
				header->nwkDstAddr) {
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
    2aca:	078b      	lsls	r3, r1, #30
    2acc:	d502      	bpl.n	2ad4 <nwkRxTaskHandler+0x60>
				frame->state = NWK_RX_STATE_DECRYPT;
    2ace:	2321      	movs	r3, #33	; 0x21
    2ad0:	7023      	strb	r3, [r4, #0]
    2ad2:	e1ae      	b.n	2e32 <nwkRxTaskHandler+0x3be>
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    2ad4:	2322      	movs	r3, #34	; 0x22
    2ad6:	7023      	strb	r3, [r4, #0]
    2ad8:	e1ab      	b.n	2e32 <nwkRxTaskHandler+0x3be>
	if (!NWK_FilterAddress(header->macSrcAddr, &frame->rx.lqi)) {
		return;
	}
#endif

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr &&
    2ada:	7be2      	ldrb	r2, [r4, #15]
    2adc:	7c23      	ldrb	r3, [r4, #16]
    2ade:	021b      	lsls	r3, r3, #8
    2ae0:	4313      	orrs	r3, r2
    2ae2:	4ac2      	ldr	r2, [pc, #776]	; (2dec <nwkRxTaskHandler+0x378>)
    2ae4:	4293      	cmp	r3, r2
    2ae6:	d102      	bne.n	2aee <nwkRxTaskHandler+0x7a>
    2ae8:	07cb      	lsls	r3, r1, #31
    2aea:	d500      	bpl.n	2aee <nwkRxTaskHandler+0x7a>
    2aec:	e1a1      	b.n	2e32 <nwkRxTaskHandler+0x3be>
			header->nwkFcf.ackRequest) {
		return;
	}

	if (nwkIb.addr == header->nwkSrcAddr) {
    2aee:	7b62      	ldrb	r2, [r4, #13]
    2af0:	7ba3      	ldrb	r3, [r4, #14]
    2af2:	021b      	lsls	r3, r3, #8
    2af4:	49be      	ldr	r1, [pc, #760]	; (2df0 <nwkRxTaskHandler+0x37c>)
    2af6:	8809      	ldrh	r1, [r1, #0]
    2af8:	4313      	orrs	r3, r2
    2afa:	4299      	cmp	r1, r3
    2afc:	d100      	bne.n	2b00 <nwkRxTaskHandler+0x8c>
    2afe:	e198      	b.n	2e32 <nwkRxTaskHandler+0x3be>
		return;
	}

#ifdef NWK_ENABLE_ROUTING
	nwkRouteFrameReceived(frame);
    2b00:	0020      	movs	r0, r4
    2b02:	4bbc      	ldr	r3, [pc, #752]	; (2df4 <nwkRxTaskHandler+0x380>)
    2b04:	4798      	blx	r3
    2b06:	4bbc      	ldr	r3, [pc, #752]	; (2df8 <nwkRxTaskHandler+0x384>)
    2b08:	2200      	movs	r2, #0
/*************************************************************************//**
*****************************************************************************/
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;
    2b0a:	2100      	movs	r1, #0
    2b0c:	468c      	mov	ip, r1

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		entry = &nwkRxDuplicateRejectionTable[i];

		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    2b0e:	1ca0      	adds	r0, r4, #2
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		entry = &nwkRxDuplicateRejectionTable[i];
    2b10:	9201      	str	r2, [sp, #4]

		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    2b12:	7919      	ldrb	r1, [r3, #4]
    2b14:	2900      	cmp	r1, #0
    2b16:	d054      	beq.n	2bc2 <nwkRxTaskHandler+0x14e>
    2b18:	7ac7      	ldrb	r7, [r0, #11]
    2b1a:	7b01      	ldrb	r1, [r0, #12]
    2b1c:	0209      	lsls	r1, r1, #8
    2b1e:	4688      	mov	r8, r1
    2b20:	8819      	ldrh	r1, [r3, #0]
    2b22:	4689      	mov	r9, r1
    2b24:	4641      	mov	r1, r8
    2b26:	4339      	orrs	r1, r7
    2b28:	4589      	cmp	r9, r1
    2b2a:	d14b      	bne.n	2bc4 <nwkRxTaskHandler+0x150>
			uint8_t diff = (int8_t)entry->seq - header->nwkSeq;
    2b2c:	7b27      	ldrb	r7, [r4, #12]
    2b2e:	0011      	movs	r1, r2
    2b30:	0053      	lsls	r3, r2, #1
    2b32:	4694      	mov	ip, r2
    2b34:	4463      	add	r3, ip
    2b36:	005b      	lsls	r3, r3, #1
    2b38:	4aaf      	ldr	r2, [pc, #700]	; (2df8 <nwkRxTaskHandler+0x384>)
    2b3a:	18d3      	adds	r3, r2, r3
    2b3c:	789a      	ldrb	r2, [r3, #2]
    2b3e:	1bd2      	subs	r2, r2, r7
    2b40:	b2d2      	uxtb	r2, r2

			if (diff < 8) {
    2b42:	2a07      	cmp	r2, #7
    2b44:	d827      	bhi.n	2b96 <nwkRxTaskHandler+0x122>
				if (entry->mask & (1 << diff)) {
    2b46:	004b      	lsls	r3, r1, #1
    2b48:	4463      	add	r3, ip
    2b4a:	005b      	lsls	r3, r3, #1
    2b4c:	49aa      	ldr	r1, [pc, #680]	; (2df8 <nwkRxTaskHandler+0x384>)
    2b4e:	18cb      	adds	r3, r1, r3
    2b50:	78db      	ldrb	r3, [r3, #3]
    2b52:	0019      	movs	r1, r3
    2b54:	4111      	asrs	r1, r2
    2b56:	07c9      	lsls	r1, r1, #31
    2b58:	d512      	bpl.n	2b80 <nwkRxTaskHandler+0x10c>
	#ifdef NWK_ENABLE_ROUTING
					if (nwkIb.addr == header->macDstAddr) {
    2b5a:	79e2      	ldrb	r2, [r4, #7]
    2b5c:	7a23      	ldrb	r3, [r4, #8]
    2b5e:	021b      	lsls	r3, r3, #8
    2b60:	49a3      	ldr	r1, [pc, #652]	; (2df0 <nwkRxTaskHandler+0x37c>)
    2b62:	8809      	ldrh	r1, [r1, #0]
    2b64:	4313      	orrs	r3, r2
    2b66:	4299      	cmp	r1, r3
    2b68:	d000      	beq.n	2b6c <nwkRxTaskHandler+0xf8>
    2b6a:	e162      	b.n	2e32 <nwkRxTaskHandler+0x3be>
						nwkRouteRemove(
								header->nwkDstAddr,
								header->nwkFcf.multicast);
    2b6c:	7ae1      	ldrb	r1, [r4, #11]
    2b6e:	0709      	lsls	r1, r1, #28

			if (diff < 8) {
				if (entry->mask & (1 << diff)) {
	#ifdef NWK_ENABLE_ROUTING
					if (nwkIb.addr == header->macDstAddr) {
						nwkRouteRemove(
    2b70:	0fc9      	lsrs	r1, r1, #31
    2b72:	7be3      	ldrb	r3, [r4, #15]
    2b74:	7c20      	ldrb	r0, [r4, #16]
    2b76:	0200      	lsls	r0, r0, #8
    2b78:	4318      	orrs	r0, r3
    2b7a:	4ba0      	ldr	r3, [pc, #640]	; (2dfc <nwkRxTaskHandler+0x388>)
    2b7c:	4798      	blx	r3
    2b7e:	e158      	b.n	2e32 <nwkRxTaskHandler+0x3be>
					}
	#endif
					return true;
				}

				entry->mask |= (1 << diff);
    2b80:	9801      	ldr	r0, [sp, #4]
    2b82:	0041      	lsls	r1, r0, #1
    2b84:	1808      	adds	r0, r1, r0
    2b86:	0040      	lsls	r0, r0, #1
    2b88:	499b      	ldr	r1, [pc, #620]	; (2df8 <nwkRxTaskHandler+0x384>)
    2b8a:	1809      	adds	r1, r1, r0
    2b8c:	2001      	movs	r0, #1
    2b8e:	4090      	lsls	r0, r2
    2b90:	4303      	orrs	r3, r0
    2b92:	70cb      	strb	r3, [r1, #3]
    2b94:	e153      	b.n	2e3e <nwkRxTaskHandler+0x3ca>
				return false;
			} else {
				uint8_t shift = -(int8_t)diff;

				entry->seq = header->nwkSeq;
    2b96:	4b98      	ldr	r3, [pc, #608]	; (2df8 <nwkRxTaskHandler+0x384>)
    2b98:	9901      	ldr	r1, [sp, #4]
    2b9a:	0048      	lsls	r0, r1, #1
    2b9c:	1841      	adds	r1, r0, r1
    2b9e:	0049      	lsls	r1, r1, #1
    2ba0:	1859      	adds	r1, r3, r1
    2ba2:	708f      	strb	r7, [r1, #2]
				entry->mask = (entry->mask << shift) | 1;
    2ba4:	78cf      	ldrb	r7, [r1, #3]
    2ba6:	4252      	negs	r2, r2
    2ba8:	b2d2      	uxtb	r2, r2
    2baa:	4097      	lsls	r7, r2
    2bac:	2201      	movs	r2, #1
    2bae:	433a      	orrs	r2, r7
    2bb0:	70ca      	strb	r2, [r1, #3]
				entry->ttl = DUPLICATE_REJECTION_TTL;
    2bb2:	9901      	ldr	r1, [sp, #4]
    2bb4:	468c      	mov	ip, r1
    2bb6:	4460      	add	r0, ip
    2bb8:	0040      	lsls	r0, r0, #1
    2bba:	181b      	adds	r3, r3, r0
    2bbc:	221f      	movs	r2, #31
    2bbe:	711a      	strb	r2, [r3, #4]
    2bc0:	e13d      	b.n	2e3e <nwkRxTaskHandler+0x3ca>
				return false;
			}
		}

		if (0 == entry->ttl) {
			freeEntry = entry;
    2bc2:	469c      	mov	ip, r3
    2bc4:	3201      	adds	r2, #1
    2bc6:	3306      	adds	r3, #6
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    2bc8:	2a0a      	cmp	r2, #10
    2bca:	d1a1      	bne.n	2b10 <nwkRxTaskHandler+0x9c>
		if (0 == entry->ttl) {
			freeEntry = entry;
		}
	}

	if (NULL == freeEntry) {
    2bcc:	4663      	mov	r3, ip
    2bce:	2b00      	cmp	r3, #0
    2bd0:	d100      	bne.n	2bd4 <nwkRxTaskHandler+0x160>
    2bd2:	e12e      	b.n	2e32 <nwkRxTaskHandler+0x3be>
		return true;
	}

	freeEntry->src = header->nwkSrcAddr;
    2bd4:	7b61      	ldrb	r1, [r4, #13]
    2bd6:	7ba2      	ldrb	r2, [r4, #14]
    2bd8:	0212      	lsls	r2, r2, #8
    2bda:	430a      	orrs	r2, r1
    2bdc:	4661      	mov	r1, ip
    2bde:	800a      	strh	r2, [r1, #0]
	freeEntry->seq = header->nwkSeq;
    2be0:	7b23      	ldrb	r3, [r4, #12]
    2be2:	708b      	strb	r3, [r1, #2]
	freeEntry->mask = 1;
    2be4:	2301      	movs	r3, #1
    2be6:	70cb      	strb	r3, [r1, #3]
	freeEntry->ttl = DUPLICATE_REJECTION_TTL;
    2be8:	331e      	adds	r3, #30
    2bea:	710b      	strb	r3, [r1, #4]

	SYS_TimerStart(&nwkRxDuplicateRejectionTimer);
    2bec:	4884      	ldr	r0, [pc, #528]	; (2e00 <nwkRxTaskHandler+0x38c>)
    2bee:	4b85      	ldr	r3, [pc, #532]	; (2e04 <nwkRxTaskHandler+0x390>)
    2bf0:	4798      	blx	r3
    2bf2:	e124      	b.n	2e3e <nwkRxTaskHandler+0x3ca>
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    2bf4:	4b7e      	ldr	r3, [pc, #504]	; (2df0 <nwkRxTaskHandler+0x37c>)
    2bf6:	8819      	ldrh	r1, [r3, #0]
				header->nwkDstAddr &&
    2bf8:	7be2      	ldrb	r2, [r4, #15]
    2bfa:	7c23      	ldrb	r3, [r4, #16]
    2bfc:	021b      	lsls	r3, r3, #8
    2bfe:	4313      	orrs	r3, r2
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    2c00:	4299      	cmp	r1, r3
    2c02:	d010      	beq.n	2c26 <nwkRxTaskHandler+0x1b2>
				header->nwkDstAddr &&
    2c04:	7ae2      	ldrb	r2, [r4, #11]
    2c06:	0752      	lsls	r2, r2, #29
    2c08:	d40a      	bmi.n	2c20 <nwkRxTaskHandler+0x1ac>
				0 == header->nwkFcf.linkLocal) {
			nwkTxBroadcastFrame(frame);
    2c0a:	0020      	movs	r0, r4
    2c0c:	4b7e      	ldr	r3, [pc, #504]	; (2e08 <nwkRxTaskHandler+0x394>)
    2c0e:	4798      	blx	r3
		}

		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    2c10:	4b77      	ldr	r3, [pc, #476]	; (2df0 <nwkRxTaskHandler+0x37c>)
    2c12:	8819      	ldrh	r1, [r3, #0]
    2c14:	7be2      	ldrb	r2, [r4, #15]
    2c16:	7c23      	ldrb	r3, [r4, #16]
    2c18:	021b      	lsls	r3, r3, #8
    2c1a:	4313      	orrs	r3, r2
    2c1c:	4299      	cmp	r1, r3
    2c1e:	d002      	beq.n	2c26 <nwkRxTaskHandler+0x1b2>
    2c20:	4a72      	ldr	r2, [pc, #456]	; (2dec <nwkRxTaskHandler+0x378>)
    2c22:	4293      	cmp	r3, r2
    2c24:	d108      	bne.n	2c38 <nwkRxTaskHandler+0x1c4>
				header->nwkDstAddr) {
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
    2c26:	7ae3      	ldrb	r3, [r4, #11]
    2c28:	079b      	lsls	r3, r3, #30
    2c2a:	d502      	bpl.n	2c32 <nwkRxTaskHandler+0x1be>
				frame->state = NWK_RX_STATE_DECRYPT;
    2c2c:	2321      	movs	r3, #33	; 0x21
    2c2e:	7023      	strb	r3, [r4, #0]
    2c30:	e0ff      	b.n	2e32 <nwkRxTaskHandler+0x3be>
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    2c32:	2322      	movs	r3, #34	; 0x22
    2c34:	7023      	strb	r3, [r4, #0]
    2c36:	e0fc      	b.n	2e32 <nwkRxTaskHandler+0x3be>
		}

  #ifdef NWK_ENABLE_ROUTING
		else if (nwkIb.addr == header->macDstAddr) {
    2c38:	79e2      	ldrb	r2, [r4, #7]
    2c3a:	7a23      	ldrb	r3, [r4, #8]
    2c3c:	021b      	lsls	r3, r3, #8
    2c3e:	4313      	orrs	r3, r2
    2c40:	428b      	cmp	r3, r1
    2c42:	d000      	beq.n	2c46 <nwkRxTaskHandler+0x1d2>
    2c44:	e0f5      	b.n	2e32 <nwkRxTaskHandler+0x3be>
			frame->state = NWK_RX_STATE_ROUTE;
    2c46:	2323      	movs	r3, #35	; 0x23
    2c48:	7023      	strb	r3, [r4, #0]
    2c4a:	e0f2      	b.n	2e32 <nwkRxTaskHandler+0x3be>
		break;

#ifdef NWK_ENABLE_SECURITY
		case NWK_RX_STATE_DECRYPT:
		{
			nwkSecurityProcess(frame, false);
    2c4c:	2100      	movs	r1, #0
    2c4e:	0020      	movs	r0, r4
    2c50:	4b6e      	ldr	r3, [pc, #440]	; (2e0c <nwkRxTaskHandler+0x398>)
    2c52:	4798      	blx	r3
		}
		break;
    2c54:	e0ed      	b.n	2e32 <nwkRxTaskHandler+0x3be>
*****************************************************************************/
static void nwkRxHandleIndication(NwkFrame_t *frame)
{
	bool ack;

	nwkRxAckControl = 0;
    2c56:	2200      	movs	r2, #0
    2c58:	4b6d      	ldr	r3, [pc, #436]	; (2e10 <nwkRxTaskHandler+0x39c>)
    2c5a:	701a      	strb	r2, [r3, #0]
static bool nwkRxIndicateFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;
	NWK_DataInd_t ind;

	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
    2c5c:	7c60      	ldrb	r0, [r4, #17]
    2c5e:	0900      	lsrs	r0, r0, #4
    2c60:	b2c3      	uxtb	r3, r0
    2c62:	3302      	adds	r3, #2
    2c64:	009b      	lsls	r3, r3, #2
    2c66:	4a62      	ldr	r2, [pc, #392]	; (2df0 <nwkRxTaskHandler+0x37c>)
    2c68:	589b      	ldr	r3, [r3, r2]
    2c6a:	4698      	mov	r8, r3
    2c6c:	2b00      	cmp	r3, #0
    2c6e:	d05a      	beq.n	2d26 <nwkRxTaskHandler+0x2b2>
		return false;
	}

	ind.srcAddr = header->nwkSrcAddr;
    2c70:	1ca7      	adds	r7, r4, #2
    2c72:	7b63      	ldrb	r3, [r4, #13]
    2c74:	7ba2      	ldrb	r2, [r4, #14]
    2c76:	0212      	lsls	r2, r2, #8
    2c78:	431a      	orrs	r2, r3
    2c7a:	4691      	mov	r9, r2
    2c7c:	ab02      	add	r3, sp, #8
    2c7e:	801a      	strh	r2, [r3, #0]
	ind.dstAddr = header->nwkDstAddr;
    2c80:	7be3      	ldrb	r3, [r4, #15]
    2c82:	7c21      	ldrb	r1, [r4, #16]
    2c84:	0209      	lsls	r1, r1, #8
    2c86:	4319      	orrs	r1, r3
    2c88:	ab02      	add	r3, sp, #8
    2c8a:	8059      	strh	r1, [r3, #2]
	ind.srcEndpoint = header->nwkSrcEndpoint;
    2c8c:	7c63      	ldrb	r3, [r4, #17]
    2c8e:	071b      	lsls	r3, r3, #28
    2c90:	0f1b      	lsrs	r3, r3, #28
    2c92:	aa02      	add	r2, sp, #8
    2c94:	7113      	strb	r3, [r2, #4]
	ind.dstEndpoint = header->nwkDstEndpoint;
    2c96:	7150      	strb	r0, [r2, #5]
	ind.data = frame->payload;
    2c98:	2381      	movs	r3, #129	; 0x81
    2c9a:	5ce3      	ldrb	r3, [r4, r3]
    2c9c:	2082      	movs	r0, #130	; 0x82
    2c9e:	5c20      	ldrb	r0, [r4, r0]
    2ca0:	0200      	lsls	r0, r0, #8
    2ca2:	4318      	orrs	r0, r3
    2ca4:	2383      	movs	r3, #131	; 0x83
    2ca6:	5ce3      	ldrb	r3, [r4, r3]
    2ca8:	041b      	lsls	r3, r3, #16
    2caa:	4318      	orrs	r0, r3
    2cac:	2384      	movs	r3, #132	; 0x84
    2cae:	5ce3      	ldrb	r3, [r4, r3]
    2cb0:	061b      	lsls	r3, r3, #24
    2cb2:	4303      	orrs	r3, r0
    2cb4:	9304      	str	r3, [sp, #16]
	ind.size = nwkFramePayloadSize(frame);
    2cb6:	1bdb      	subs	r3, r3, r7
    2cb8:	7860      	ldrb	r0, [r4, #1]
    2cba:	1ac3      	subs	r3, r0, r3
    2cbc:	7313      	strb	r3, [r2, #12]
	ind.lqi = frame->rx.lqi;
    2cbe:	2385      	movs	r3, #133	; 0x85
    2cc0:	5ce3      	ldrb	r3, [r4, r3]
    2cc2:	7353      	strb	r3, [r2, #13]
	ind.rssi = frame->rx.rssi;
    2cc4:	2386      	movs	r3, #134	; 0x86
    2cc6:	5ce3      	ldrb	r3, [r4, r3]
    2cc8:	7393      	strb	r3, [r2, #14]

	ind.options
		= (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
    2cca:	7ae0      	ldrb	r0, [r4, #11]
	ind.options |= (header->nwkFcf.security) ? NWK_IND_OPT_SECURED : 0;
    2ccc:	2303      	movs	r3, #3
    2cce:	4003      	ands	r3, r0
    2cd0:	469c      	mov	ip, r3
	ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
    2cd2:	0743      	lsls	r3, r0, #29
    2cd4:	0fdb      	lsrs	r3, r3, #31
    2cd6:	015b      	lsls	r3, r3, #5
    2cd8:	4662      	mov	r2, ip
    2cda:	4313      	orrs	r3, r2
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
    2cdc:	0700      	lsls	r0, r0, #28
    2cde:	0fc0      	lsrs	r0, r0, #31
    2ce0:	0180      	lsls	r0, r0, #6
    2ce2:	4318      	orrs	r0, r3
	ind.options
		|= (NWK_BROADCAST_ADDR ==
    2ce4:	4b4b      	ldr	r3, [pc, #300]	; (2e14 <nwkRxTaskHandler+0x3a0>)
    2ce6:	469c      	mov	ip, r3
    2ce8:	4461      	add	r1, ip
    2cea:	424b      	negs	r3, r1
    2cec:	414b      	adcs	r3, r1
    2cee:	009b      	lsls	r3, r3, #2
    2cf0:	4303      	orrs	r3, r0
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
	ind.options
		|= (header->nwkSrcAddr ==
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
    2cf2:	79f8      	ldrb	r0, [r7, #7]
    2cf4:	7a39      	ldrb	r1, [r7, #8]
    2cf6:	0209      	lsls	r1, r1, #8
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
	ind.options
		|= (NWK_BROADCAST_ADDR ==
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
	ind.options
		|= (header->nwkSrcAddr ==
    2cf8:	4301      	orrs	r1, r0
    2cfa:	464a      	mov	r2, r9
    2cfc:	1a52      	subs	r2, r2, r1
    2cfe:	4251      	negs	r1, r2
    2d00:	414a      	adcs	r2, r1
    2d02:	00d2      	lsls	r2, r2, #3
    2d04:	4313      	orrs	r3, r2
    2d06:	aa02      	add	r2, sp, #8
    2d08:	7193      	strb	r3, [r2, #6]
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
	ind.options
		|= (NWK_BROADCAST_PANID ==
			header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;
    2d0a:	78f9      	ldrb	r1, [r7, #3]
    2d0c:	793a      	ldrb	r2, [r7, #4]
    2d0e:	0212      	lsls	r2, r2, #8
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
	ind.options
		|= (header->nwkSrcAddr ==
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
	ind.options
		|= (NWK_BROADCAST_PANID ==
    2d10:	430a      	orrs	r2, r1
    2d12:	4462      	add	r2, ip
    2d14:	4251      	negs	r1, r2
    2d16:	414a      	adcs	r2, r1
    2d18:	0112      	lsls	r2, r2, #4
    2d1a:	4313      	orrs	r3, r2
    2d1c:	aa02      	add	r2, sp, #8
    2d1e:	7193      	strb	r3, [r2, #6]
			header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;

	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    2d20:	0010      	movs	r0, r2
    2d22:	47c0      	blx	r8
    2d24:	e000      	b.n	2d28 <nwkRxTaskHandler+0x2b4>
{
	NwkFrameHeader_t *header = &frame->header;
	NWK_DataInd_t ind;

	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
		return false;
    2d26:	2000      	movs	r0, #0
	bool ack;

	nwkRxAckControl = 0;
	ack = nwkRxIndicateFrame(frame);

	if (0 == frame->header.nwkFcf.ackRequest) {
    2d28:	7ae1      	ldrb	r1, [r4, #11]
		ack = false;
    2d2a:	07cb      	lsls	r3, r1, #31
    2d2c:	17db      	asrs	r3, r3, #31
    2d2e:	4018      	ands	r0, r3
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    2d30:	79e2      	ldrb	r2, [r4, #7]
    2d32:	7a23      	ldrb	r3, [r4, #8]
    2d34:	021b      	lsls	r3, r3, #8
    2d36:	4313      	orrs	r3, r2
    2d38:	4a2c      	ldr	r2, [pc, #176]	; (2dec <nwkRxTaskHandler+0x378>)
    2d3a:	4293      	cmp	r3, r2
    2d3c:	d10a      	bne.n	2d54 <nwkRxTaskHandler+0x2e0>
			nwkIb.addr == frame->header.nwkDstAddr &&
    2d3e:	7be2      	ldrb	r2, [r4, #15]
    2d40:	7c23      	ldrb	r3, [r4, #16]
    2d42:	021b      	lsls	r3, r3, #8

	if (0 == frame->header.nwkFcf.ackRequest) {
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    2d44:	4f2a      	ldr	r7, [pc, #168]	; (2df0 <nwkRxTaskHandler+0x37c>)
    2d46:	883f      	ldrh	r7, [r7, #0]
    2d48:	4313      	orrs	r3, r2
    2d4a:	429f      	cmp	r7, r3
    2d4c:	d102      	bne.n	2d54 <nwkRxTaskHandler+0x2e0>
			nwkIb.addr == frame->header.nwkDstAddr &&
    2d4e:	070b      	lsls	r3, r1, #28
    2d50:	d400      	bmi.n	2d54 <nwkRxTaskHandler+0x2e0>
			0 == frame->header.nwkFcf.multicast) {
		ack = true;
    2d52:	2001      	movs	r0, #1
	}

	if (NWK_BROADCAST_PANID == frame->header.macDstPanId) {
    2d54:	7962      	ldrb	r2, [r4, #5]
    2d56:	79a3      	ldrb	r3, [r4, #6]
    2d58:	021b      	lsls	r3, r3, #8
    2d5a:	4313      	orrs	r3, r2
    2d5c:	4a23      	ldr	r2, [pc, #140]	; (2dec <nwkRxTaskHandler+0x378>)
    2d5e:	4293      	cmp	r3, r2
    2d60:	d03c      	beq.n	2ddc <nwkRxTaskHandler+0x368>
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == nwkIb.addr) {
    2d62:	4b23      	ldr	r3, [pc, #140]	; (2df0 <nwkRxTaskHandler+0x37c>)
    2d64:	881a      	ldrh	r2, [r3, #0]
    2d66:	4b21      	ldr	r3, [pc, #132]	; (2dec <nwkRxTaskHandler+0x378>)
    2d68:	429a      	cmp	r2, r3
    2d6a:	d037      	beq.n	2ddc <nwkRxTaskHandler+0x368>
		ack = false;
	}

	if (ack) {
    2d6c:	2800      	cmp	r0, #0
    2d6e:	d035      	beq.n	2ddc <nwkRxTaskHandler+0x368>
static void nwkRxSendAck(NwkFrame_t *frame)
{
	NwkFrame_t *ack;
	NwkCommandAck_t *command;

	if (NULL == (ack = nwkFrameAlloc())) {
    2d70:	4b29      	ldr	r3, [pc, #164]	; (2e18 <nwkRxTaskHandler+0x3a4>)
    2d72:	4798      	blx	r3
    2d74:	1e07      	subs	r7, r0, #0
    2d76:	d031      	beq.n	2ddc <nwkRxTaskHandler+0x368>
		return;
	}

	nwkFrameCommandInit(ack);
    2d78:	4b28      	ldr	r3, [pc, #160]	; (2e1c <nwkRxTaskHandler+0x3a8>)
    2d7a:	4798      	blx	r3

	ack->size += sizeof(NwkCommandAck_t);
    2d7c:	787b      	ldrb	r3, [r7, #1]
    2d7e:	3303      	adds	r3, #3
    2d80:	707b      	strb	r3, [r7, #1]
	ack->tx.confirm = NULL;
    2d82:	2200      	movs	r2, #0
    2d84:	2389      	movs	r3, #137	; 0x89
    2d86:	54fa      	strb	r2, [r7, r3]
    2d88:	003b      	movs	r3, r7
    2d8a:	3389      	adds	r3, #137	; 0x89
    2d8c:	705a      	strb	r2, [r3, #1]
    2d8e:	709a      	strb	r2, [r3, #2]
    2d90:	70da      	strb	r2, [r3, #3]

	ack->header.nwkFcf.security = frame->header.nwkFcf.security;
    2d92:	7ae2      	ldrb	r2, [r4, #11]
    2d94:	2302      	movs	r3, #2
    2d96:	401a      	ands	r2, r3
    2d98:	7afb      	ldrb	r3, [r7, #11]
    2d9a:	2102      	movs	r1, #2
    2d9c:	438b      	bics	r3, r1
    2d9e:	4313      	orrs	r3, r2
    2da0:	72fb      	strb	r3, [r7, #11]
	ack->header.nwkDstAddr = frame->header.nwkSrcAddr;
    2da2:	7b62      	ldrb	r2, [r4, #13]
    2da4:	7ba3      	ldrb	r3, [r4, #14]
    2da6:	73fa      	strb	r2, [r7, #15]
    2da8:	743b      	strb	r3, [r7, #16]

	command = (NwkCommandAck_t *)ack->payload;
    2daa:	2381      	movs	r3, #129	; 0x81
    2dac:	5cf8      	ldrb	r0, [r7, r3]
    2dae:	3301      	adds	r3, #1
    2db0:	5cfa      	ldrb	r2, [r7, r3]
    2db2:	0212      	lsls	r2, r2, #8
    2db4:	4302      	orrs	r2, r0
    2db6:	3301      	adds	r3, #1
    2db8:	5cfb      	ldrb	r3, [r7, r3]
    2dba:	041b      	lsls	r3, r3, #16
    2dbc:	4313      	orrs	r3, r2
    2dbe:	001a      	movs	r2, r3
    2dc0:	2384      	movs	r3, #132	; 0x84
    2dc2:	5cfb      	ldrb	r3, [r7, r3]
    2dc4:	061b      	lsls	r3, r3, #24
    2dc6:	4313      	orrs	r3, r2
	command->id = NWK_COMMAND_ACK;
    2dc8:	2200      	movs	r2, #0
    2dca:	701a      	strb	r2, [r3, #0]
	command->control = nwkRxAckControl;
    2dcc:	4a10      	ldr	r2, [pc, #64]	; (2e10 <nwkRxTaskHandler+0x39c>)
    2dce:	7812      	ldrb	r2, [r2, #0]
    2dd0:	709a      	strb	r2, [r3, #2]
	command->seq = frame->header.nwkSeq;
    2dd2:	7b22      	ldrb	r2, [r4, #12]
    2dd4:	705a      	strb	r2, [r3, #1]

	nwkTxFrame(ack);
    2dd6:	0038      	movs	r0, r7
    2dd8:	4b11      	ldr	r3, [pc, #68]	; (2e20 <nwkRxTaskHandler+0x3ac>)
    2dda:	4798      	blx	r3

	if (ack) {
		nwkRxSendAck(frame);
	}

	frame->state = NWK_RX_STATE_FINISH;
    2ddc:	2324      	movs	r3, #36	; 0x24
    2dde:	7023      	strb	r3, [r4, #0]
    2de0:	e027      	b.n	2e32 <nwkRxTaskHandler+0x3be>
    2de2:	46c0      	nop			; (mov r8, r8)
    2de4:	00002591 	.word	0x00002591
    2de8:	00006018 	.word	0x00006018
    2dec:	0000ffff 	.word	0x0000ffff
    2df0:	200007e4 	.word	0x200007e4
    2df4:	000026e9 	.word	0x000026e9
    2df8:	2000059c 	.word	0x2000059c
    2dfc:	000026d1 	.word	0x000026d1
    2e00:	200005dc 	.word	0x200005dc
    2e04:	00003895 	.word	0x00003895
    2e08:	0000327d 	.word	0x0000327d
    2e0c:	00002e7d 	.word	0x00002e7d
    2e10:	200005d8 	.word	0x200005d8
    2e14:	ffff0001 	.word	0xffff0001
    2e18:	0000250d 	.word	0x0000250d
    2e1c:	000025cd 	.word	0x000025cd
    2e20:	000031c1 	.word	0x000031c1
		break;

#ifdef NWK_ENABLE_ROUTING
		case NWK_RX_STATE_ROUTE:
		{
			nwkRouteFrame(frame);
    2e24:	0020      	movs	r0, r4
    2e26:	4b0d      	ldr	r3, [pc, #52]	; (2e5c <nwkRxTaskHandler+0x3e8>)
    2e28:	4798      	blx	r3
		}
		break;
    2e2a:	e002      	b.n	2e32 <nwkRxTaskHandler+0x3be>
#endif

		case NWK_RX_STATE_FINISH:
		{
			nwkFrameFree(frame);
    2e2c:	0020      	movs	r0, r4
    2e2e:	4b0c      	ldr	r3, [pc, #48]	; (2e60 <nwkRxTaskHandler+0x3ec>)
    2e30:	4798      	blx	r3
*****************************************************************************/
void nwkRxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    2e32:	0020      	movs	r0, r4
    2e34:	47a8      	blx	r5
    2e36:	1e04      	subs	r4, r0, #0
    2e38:	d000      	beq.n	2e3c <nwkRxTaskHandler+0x3c8>
    2e3a:	e624      	b.n	2a86 <nwkRxTaskHandler+0x12>
    2e3c:	e008      	b.n	2e50 <nwkRxTaskHandler+0x3dc>
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    2e3e:	79e2      	ldrb	r2, [r4, #7]
    2e40:	7a23      	ldrb	r3, [r4, #8]
    2e42:	021b      	lsls	r3, r3, #8
    2e44:	4313      	orrs	r3, r2
    2e46:	4a07      	ldr	r2, [pc, #28]	; (2e64 <nwkRxTaskHandler+0x3f0>)
    2e48:	4293      	cmp	r3, r2
    2e4a:	d000      	beq.n	2e4e <nwkRxTaskHandler+0x3da>
    2e4c:	e6e0      	b.n	2c10 <nwkRxTaskHandler+0x19c>
    2e4e:	e6d1      	b.n	2bf4 <nwkRxTaskHandler+0x180>
			nwkFrameFree(frame);
		}
		break;
		}
	}
}
    2e50:	b007      	add	sp, #28
    2e52:	bc0c      	pop	{r2, r3}
    2e54:	4690      	mov	r8, r2
    2e56:	4699      	mov	r9, r3
    2e58:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2e5a:	46c0      	nop			; (mov r8, r8)
    2e5c:	0000286d 	.word	0x0000286d
    2e60:	0000257d 	.word	0x0000257d
    2e64:	0000ffff 	.word	0x0000ffff

00002e68 <nwkSecurityInit>:
/*************************************************************************//**
*  @brief Initializes the Security module
*****************************************************************************/
void nwkSecurityInit(void)
{
	nwkSecurityActiveFrames = 0;
    2e68:	2300      	movs	r3, #0
    2e6a:	4a02      	ldr	r2, [pc, #8]	; (2e74 <nwkSecurityInit+0xc>)
    2e6c:	7013      	strb	r3, [r2, #0]
	nwkSecurityActiveFrame = NULL;
    2e6e:	4a02      	ldr	r2, [pc, #8]	; (2e78 <nwkSecurityInit+0x10>)
    2e70:	6013      	str	r3, [r2, #0]
}
    2e72:	4770      	bx	lr
    2e74:	200005f0 	.word	0x200005f0
    2e78:	200005f4 	.word	0x200005f4

00002e7c <nwkSecurityProcess>:

/*************************************************************************//**
*****************************************************************************/
void nwkSecurityProcess(NwkFrame_t *frame, bool encrypt)
{
	if (encrypt) {
    2e7c:	2900      	cmp	r1, #0
    2e7e:	d002      	beq.n	2e86 <nwkSecurityProcess+0xa>
		frame->state = NWK_SECURITY_STATE_ENCRYPT_PENDING;
    2e80:	2330      	movs	r3, #48	; 0x30
    2e82:	7003      	strb	r3, [r0, #0]
    2e84:	e001      	b.n	2e8a <nwkSecurityProcess+0xe>
	} else {
		frame->state = NWK_SECURITY_STATE_DECRYPT_PENDING;
    2e86:	2331      	movs	r3, #49	; 0x31
    2e88:	7003      	strb	r3, [r0, #0]
	}

	++nwkSecurityActiveFrames;
    2e8a:	4a02      	ldr	r2, [pc, #8]	; (2e94 <nwkSecurityProcess+0x18>)
    2e8c:	7813      	ldrb	r3, [r2, #0]
    2e8e:	3301      	adds	r3, #1
    2e90:	7013      	strb	r3, [r2, #0]
}
    2e92:	4770      	bx	lr
    2e94:	200005f0 	.word	0x200005f0

00002e98 <SYS_EncryptConf>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptConf(void)
{
    2e98:	b5f0      	push	{r4, r5, r6, r7, lr}
    2e9a:	4647      	mov	r7, r8
    2e9c:	b480      	push	{r7}
	uint8_t *vector = (uint8_t *)nwkSecurityVector;
	uint8_t *text = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    2e9e:	4b25      	ldr	r3, [pc, #148]	; (2f34 <SYS_EncryptConf+0x9c>)
    2ea0:	681b      	ldr	r3, [r3, #0]
    2ea2:	469c      	mov	ip, r3
    2ea4:	2381      	movs	r3, #129	; 0x81
    2ea6:	4662      	mov	r2, ip
    2ea8:	5cd0      	ldrb	r0, [r2, r3]
    2eaa:	3301      	adds	r3, #1
    2eac:	5cd3      	ldrb	r3, [r2, r3]
    2eae:	021b      	lsls	r3, r3, #8
    2eb0:	4303      	orrs	r3, r0
    2eb2:	001a      	movs	r2, r3
    2eb4:	2383      	movs	r3, #131	; 0x83
    2eb6:	4661      	mov	r1, ip
    2eb8:	5ccb      	ldrb	r3, [r1, r3]
    2eba:	041b      	lsls	r3, r3, #16
    2ebc:	4313      	orrs	r3, r2
    2ebe:	2284      	movs	r2, #132	; 0x84
    2ec0:	5c89      	ldrb	r1, [r1, r2]
    2ec2:	0609      	lsls	r1, r1, #24
    2ec4:	4319      	orrs	r1, r3
    2ec6:	4b1c      	ldr	r3, [pc, #112]	; (2f38 <SYS_EncryptConf+0xa0>)
    2ec8:	781b      	ldrb	r3, [r3, #0]
    2eca:	4698      	mov	r8, r3
	uint8_t block;

	block
		= (nwkSecuritySize <
    2ecc:	4b1b      	ldr	r3, [pc, #108]	; (2f3c <SYS_EncryptConf+0xa4>)
    2ece:	781e      	ldrb	r6, [r3, #0]
    2ed0:	1c37      	adds	r7, r6, #0
    2ed2:	2e10      	cmp	r6, #16
    2ed4:	d900      	bls.n	2ed8 <SYS_EncryptConf+0x40>
    2ed6:	2710      	movs	r7, #16
    2ed8:	b2ff      	uxtb	r7, r7
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
    2eda:	2f00      	cmp	r7, #0
    2edc:	d016      	beq.n	2f0c <SYS_EncryptConf+0x74>
		text[i] ^= vector[i];

		if (nwkSecurityEncrypt) {
    2ede:	4b18      	ldr	r3, [pc, #96]	; (2f40 <SYS_EncryptConf+0xa8>)
    2ee0:	781d      	ldrb	r5, [r3, #0]
    2ee2:	4441      	add	r1, r8
    2ee4:	4b17      	ldr	r3, [pc, #92]	; (2f44 <SYS_EncryptConf+0xac>)
    2ee6:	1e7c      	subs	r4, r7, #1
    2ee8:	b2e4      	uxtb	r4, r4
    2eea:	3401      	adds	r4, #1
    2eec:	191c      	adds	r4, r3, r4
		= (nwkSecuritySize <
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
		text[i] ^= vector[i];
    2eee:	7808      	ldrb	r0, [r1, #0]
    2ef0:	781a      	ldrb	r2, [r3, #0]
    2ef2:	4042      	eors	r2, r0
    2ef4:	700a      	strb	r2, [r1, #0]

		if (nwkSecurityEncrypt) {
    2ef6:	2d00      	cmp	r5, #0
    2ef8:	d001      	beq.n	2efe <SYS_EncryptConf+0x66>
			vector[i] = text[i];
    2efa:	701a      	strb	r2, [r3, #0]
    2efc:	e002      	b.n	2f04 <SYS_EncryptConf+0x6c>
		} else {
			vector[i] ^= text[i];
    2efe:	7818      	ldrb	r0, [r3, #0]
    2f00:	4042      	eors	r2, r0
    2f02:	701a      	strb	r2, [r3, #0]
    2f04:	3101      	adds	r1, #1
    2f06:	3301      	adds	r3, #1
	block
		= (nwkSecuritySize <
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
    2f08:	42a3      	cmp	r3, r4
    2f0a:	d1f0      	bne.n	2eee <SYS_EncryptConf+0x56>
		} else {
			vector[i] ^= text[i];
		}
	}

	nwkSecurityOffset += block;
    2f0c:	4643      	mov	r3, r8
    2f0e:	19db      	adds	r3, r3, r7
    2f10:	4a09      	ldr	r2, [pc, #36]	; (2f38 <SYS_EncryptConf+0xa0>)
    2f12:	7013      	strb	r3, [r2, #0]
	nwkSecuritySize -= block;
    2f14:	1bf6      	subs	r6, r6, r7
    2f16:	b2f6      	uxtb	r6, r6
    2f18:	4b08      	ldr	r3, [pc, #32]	; (2f3c <SYS_EncryptConf+0xa4>)
    2f1a:	701e      	strb	r6, [r3, #0]

	if (nwkSecuritySize > 0) {
    2f1c:	2e00      	cmp	r6, #0
    2f1e:	d003      	beq.n	2f28 <SYS_EncryptConf+0x90>
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    2f20:	2332      	movs	r3, #50	; 0x32
    2f22:	4662      	mov	r2, ip
    2f24:	7013      	strb	r3, [r2, #0]
    2f26:	e002      	b.n	2f2e <SYS_EncryptConf+0x96>
	} else {
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_CONFIRM;
    2f28:	2334      	movs	r3, #52	; 0x34
    2f2a:	4662      	mov	r2, ip
    2f2c:	7013      	strb	r3, [r2, #0]
	}
}
    2f2e:	bc04      	pop	{r2}
    2f30:	4690      	mov	r8, r2
    2f32:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2f34:	200005f4 	.word	0x200005f4
    2f38:	200005f8 	.word	0x200005f8
    2f3c:	200005f9 	.word	0x200005f9
    2f40:	200005fa 	.word	0x200005fa
    2f44:	200005fc 	.word	0x200005fc

00002f48 <nwkSecurityTaskHandler>:

/*************************************************************************//**
*  @brief Security Module task handler
*****************************************************************************/
void nwkSecurityTaskHandler(void)
{
    2f48:	b570      	push	{r4, r5, r6, lr}
    2f4a:	b082      	sub	sp, #8
	NwkFrame_t *frame = NULL;

	if (0 == nwkSecurityActiveFrames) {
    2f4c:	4b57      	ldr	r3, [pc, #348]	; (30ac <nwkSecurityTaskHandler+0x164>)
    2f4e:	781b      	ldrb	r3, [r3, #0]
    2f50:	2b00      	cmp	r3, #0
    2f52:	d100      	bne.n	2f56 <nwkSecurityTaskHandler+0xe>
    2f54:	e0a8      	b.n	30a8 <nwkSecurityTaskHandler+0x160>
		return;
	}

	if (nwkSecurityActiveFrame) {
    2f56:	4b56      	ldr	r3, [pc, #344]	; (30b0 <nwkSecurityTaskHandler+0x168>)
    2f58:	681c      	ldr	r4, [r3, #0]
    2f5a:	2c00      	cmp	r4, #0
    2f5c:	d100      	bne.n	2f60 <nwkSecurityTaskHandler+0x18>
    2f5e:	e09e      	b.n	309e <nwkSecurityTaskHandler+0x156>
		if (NWK_SECURITY_STATE_CONFIRM ==
				nwkSecurityActiveFrame->state) {
    2f60:	7823      	ldrb	r3, [r4, #0]
	if (0 == nwkSecurityActiveFrames) {
		return;
	}

	if (nwkSecurityActiveFrame) {
		if (NWK_SECURITY_STATE_CONFIRM ==
    2f62:	2b34      	cmp	r3, #52	; 0x34
    2f64:	d147      	bne.n	2ff6 <nwkSecurityTaskHandler+0xae>

/*************************************************************************//**
*****************************************************************************/
static bool nwkSecurityProcessMic(void)
{
	uint8_t *mic = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    2f66:	334d      	adds	r3, #77	; 0x4d
    2f68:	5ce1      	ldrb	r1, [r4, r3]
    2f6a:	3301      	adds	r3, #1
    2f6c:	5ce3      	ldrb	r3, [r4, r3]
    2f6e:	021b      	lsls	r3, r3, #8
    2f70:	430b      	orrs	r3, r1
    2f72:	001a      	movs	r2, r3
    2f74:	2383      	movs	r3, #131	; 0x83
    2f76:	5ce0      	ldrb	r0, [r4, r3]
    2f78:	0400      	lsls	r0, r0, #16
    2f7a:	0003      	movs	r3, r0
    2f7c:	4313      	orrs	r3, r2
    2f7e:	2284      	movs	r2, #132	; 0x84
    2f80:	5ca0      	ldrb	r0, [r4, r2]
    2f82:	0600      	lsls	r0, r0, #24
    2f84:	4318      	orrs	r0, r3
    2f86:	4b4b      	ldr	r3, [pc, #300]	; (30b4 <nwkSecurityTaskHandler+0x16c>)
    2f88:	7819      	ldrb	r1, [r3, #0]
    2f8a:	1840      	adds	r0, r0, r1
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    2f8c:	4b4a      	ldr	r3, [pc, #296]	; (30b8 <nwkSecurityTaskHandler+0x170>)
			nwkSecurityVector[2] ^ nwkSecurityVector[3];
    2f8e:	681e      	ldr	r6, [r3, #0]
    2f90:	685a      	ldr	r2, [r3, #4]
    2f92:	4056      	eors	r6, r2
    2f94:	689a      	ldr	r2, [r3, #8]
    2f96:	4056      	eors	r6, r2
    2f98:	68db      	ldr	r3, [r3, #12]
    2f9a:	405e      	eors	r6, r3
/*************************************************************************//**
*****************************************************************************/
static bool nwkSecurityProcessMic(void)
{
	uint8_t *mic = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    2f9c:	9600      	str	r6, [sp, #0]
			nwkSecurityVector[2] ^ nwkSecurityVector[3];
	uint32_t tmic;

	if (nwkSecurityEncrypt) {
    2f9e:	4b47      	ldr	r3, [pc, #284]	; (30bc <nwkSecurityTaskHandler+0x174>)
    2fa0:	781d      	ldrb	r5, [r3, #0]
    2fa2:	2d00      	cmp	r5, #0
    2fa4:	d007      	beq.n	2fb6 <nwkSecurityTaskHandler+0x6e>
		memcpy(mic, (uint8_t *)&vmic, NWK_SECURITY_MIC_SIZE);
    2fa6:	2204      	movs	r2, #4
    2fa8:	4669      	mov	r1, sp
    2faa:	4b45      	ldr	r3, [pc, #276]	; (30c0 <nwkSecurityTaskHandler+0x178>)
    2fac:	4798      	blx	r3
		nwkSecurityActiveFrame->size += NWK_SECURITY_MIC_SIZE;
    2fae:	7863      	ldrb	r3, [r4, #1]
    2fb0:	3304      	adds	r3, #4
    2fb2:	7063      	strb	r3, [r4, #1]
    2fb4:	e009      	b.n	2fca <nwkSecurityTaskHandler+0x82>
		return true;
	} else {
		memcpy((uint8_t *)&tmic, mic, NWK_SECURITY_MIC_SIZE);
    2fb6:	2204      	movs	r2, #4
    2fb8:	0001      	movs	r1, r0
    2fba:	a801      	add	r0, sp, #4
    2fbc:	4b40      	ldr	r3, [pc, #256]	; (30c0 <nwkSecurityTaskHandler+0x178>)
    2fbe:	4798      	blx	r3
		return vmic == tmic;
    2fc0:	9b01      	ldr	r3, [sp, #4]
    2fc2:	1b9d      	subs	r5, r3, r6
    2fc4:	426b      	negs	r3, r5
    2fc6:	416b      	adcs	r3, r5
    2fc8:	b2dd      	uxtb	r5, r3
	if (nwkSecurityActiveFrame) {
		if (NWK_SECURITY_STATE_CONFIRM ==
				nwkSecurityActiveFrame->state) {
			bool micStatus = nwkSecurityProcessMic();

			if (nwkSecurityEncrypt) {
    2fca:	4b3c      	ldr	r3, [pc, #240]	; (30bc <nwkSecurityTaskHandler+0x174>)
    2fcc:	781b      	ldrb	r3, [r3, #0]
    2fce:	2b00      	cmp	r3, #0
    2fd0:	d004      	beq.n	2fdc <nwkSecurityTaskHandler+0x94>
				nwkTxEncryptConf(nwkSecurityActiveFrame);
    2fd2:	4b37      	ldr	r3, [pc, #220]	; (30b0 <nwkSecurityTaskHandler+0x168>)
    2fd4:	6818      	ldr	r0, [r3, #0]
    2fd6:	4b3b      	ldr	r3, [pc, #236]	; (30c4 <nwkSecurityTaskHandler+0x17c>)
    2fd8:	4798      	blx	r3
    2fda:	e004      	b.n	2fe6 <nwkSecurityTaskHandler+0x9e>
			} else {
				nwkRxDecryptConf(nwkSecurityActiveFrame,
    2fdc:	4b34      	ldr	r3, [pc, #208]	; (30b0 <nwkSecurityTaskHandler+0x168>)
    2fde:	6818      	ldr	r0, [r3, #0]
    2fe0:	0029      	movs	r1, r5
    2fe2:	4b39      	ldr	r3, [pc, #228]	; (30c8 <nwkSecurityTaskHandler+0x180>)
    2fe4:	4798      	blx	r3
						micStatus);
			}

			nwkSecurityActiveFrame = NULL;
    2fe6:	2200      	movs	r2, #0
    2fe8:	4b31      	ldr	r3, [pc, #196]	; (30b0 <nwkSecurityTaskHandler+0x168>)
    2fea:	601a      	str	r2, [r3, #0]
			--nwkSecurityActiveFrames;
    2fec:	4a2f      	ldr	r2, [pc, #188]	; (30ac <nwkSecurityTaskHandler+0x164>)
    2fee:	7813      	ldrb	r3, [r2, #0]
    2ff0:	3b01      	subs	r3, #1
    2ff2:	7013      	strb	r3, [r2, #0]
    2ff4:	e058      	b.n	30a8 <nwkSecurityTaskHandler+0x160>
		} else if (NWK_SECURITY_STATE_PROCESS ==
    2ff6:	2b32      	cmp	r3, #50	; 0x32
    2ff8:	d156      	bne.n	30a8 <nwkSecurityTaskHandler+0x160>
				nwkSecurityActiveFrame->state) {
			nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_WAIT;
    2ffa:	3301      	adds	r3, #1
    2ffc:	7023      	strb	r3, [r4, #0]
			SYS_EncryptReq((uint32_t *)nwkSecurityVector,
    2ffe:	4933      	ldr	r1, [pc, #204]	; (30cc <nwkSecurityTaskHandler+0x184>)
    3000:	482d      	ldr	r0, [pc, #180]	; (30b8 <nwkSecurityTaskHandler+0x170>)
    3002:	4b33      	ldr	r3, [pc, #204]	; (30d0 <nwkSecurityTaskHandler+0x188>)
    3004:	4798      	blx	r3
    3006:	e04f      	b.n	30a8 <nwkSecurityTaskHandler+0x160>

		return;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_SECURITY_STATE_ENCRYPT_PENDING == frame->state ||
    3008:	7803      	ldrb	r3, [r0, #0]
    300a:	3b30      	subs	r3, #48	; 0x30
    300c:	2b01      	cmp	r3, #1
    300e:	d848      	bhi.n	30a2 <nwkSecurityTaskHandler+0x15a>
				NWK_SECURITY_STATE_DECRYPT_PENDING ==
				frame->state) {
			nwkSecurityActiveFrame = frame;
    3010:	4b27      	ldr	r3, [pc, #156]	; (30b0 <nwkSecurityTaskHandler+0x168>)
    3012:	6018      	str	r0, [r3, #0]
*****************************************************************************/
static void nwkSecurityStart(void)
{
	NwkFrameHeader_t *header = &nwkSecurityActiveFrame->header;

	nwkSecurityVector[0] = header->nwkSeq;
    3014:	4d28      	ldr	r5, [pc, #160]	; (30b8 <nwkSecurityTaskHandler+0x170>)
    3016:	7b02      	ldrb	r2, [r0, #12]
    3018:	602a      	str	r2, [r5, #0]
	nwkSecurityVector[1]
		= ((uint32_t)header->nwkDstAddr <<
    301a:	7bc4      	ldrb	r4, [r0, #15]
    301c:	7c02      	ldrb	r2, [r0, #16]
    301e:	0212      	lsls	r2, r2, #8
    3020:	4322      	orrs	r2, r4
    3022:	0411      	lsls	r1, r2, #16
			16) | header->nwkDstEndpoint;
    3024:	7c42      	ldrb	r2, [r0, #17]
{
	NwkFrameHeader_t *header = &nwkSecurityActiveFrame->header;

	nwkSecurityVector[0] = header->nwkSeq;
	nwkSecurityVector[1]
		= ((uint32_t)header->nwkDstAddr <<
    3026:	0912      	lsrs	r2, r2, #4
    3028:	430a      	orrs	r2, r1
    302a:	606a      	str	r2, [r5, #4]
			16) | header->nwkDstEndpoint;
	nwkSecurityVector[2]
		= ((uint32_t)header->nwkSrcAddr <<
    302c:	7b44      	ldrb	r4, [r0, #13]
    302e:	7b82      	ldrb	r2, [r0, #14]
    3030:	0212      	lsls	r2, r2, #8
    3032:	4322      	orrs	r2, r4
    3034:	0411      	lsls	r1, r2, #16
			16) | header->nwkSrcEndpoint;
    3036:	7c42      	ldrb	r2, [r0, #17]
    3038:	0712      	lsls	r2, r2, #28
	nwkSecurityVector[0] = header->nwkSeq;
	nwkSecurityVector[1]
		= ((uint32_t)header->nwkDstAddr <<
			16) | header->nwkDstEndpoint;
	nwkSecurityVector[2]
		= ((uint32_t)header->nwkSrcAddr <<
    303a:	0f12      	lsrs	r2, r2, #28
    303c:	430a      	orrs	r2, r1
    303e:	60aa      	str	r2, [r5, #8]
			16) | header->nwkSrcEndpoint;
	nwkSecurityVector[3]
		= ((uint32_t)header->macDstPanId <<
    3040:	7942      	ldrb	r2, [r0, #5]
    3042:	7983      	ldrb	r3, [r0, #6]
    3044:	021b      	lsls	r3, r3, #8
    3046:	4313      	orrs	r3, r2
    3048:	041b      	lsls	r3, r3, #16
    304a:	7ac2      	ldrb	r2, [r0, #11]
    304c:	4313      	orrs	r3, r2
    304e:	60eb      	str	r3, [r5, #12]
			16) | *(uint8_t *)&header->nwkFcf;

	if (NWK_SECURITY_STATE_DECRYPT_PENDING ==
			nwkSecurityActiveFrame->state) {
    3050:	7805      	ldrb	r5, [r0, #0]
			16) | header->nwkSrcEndpoint;
	nwkSecurityVector[3]
		= ((uint32_t)header->macDstPanId <<
			16) | *(uint8_t *)&header->nwkFcf;

	if (NWK_SECURITY_STATE_DECRYPT_PENDING ==
    3052:	2d31      	cmp	r5, #49	; 0x31
    3054:	d102      	bne.n	305c <nwkSecurityTaskHandler+0x114>
			nwkSecurityActiveFrame->state) {
		nwkSecurityActiveFrame->size -= NWK_SECURITY_MIC_SIZE;
    3056:	7843      	ldrb	r3, [r0, #1]
    3058:	3b04      	subs	r3, #4
    305a:	7043      	strb	r3, [r0, #1]

/*************************************************************************//**
*****************************************************************************/
static inline uint8_t nwkFramePayloadSize(NwkFrame_t *frame)
{
	return frame->size - (frame->payload - frame->data);
    305c:	2381      	movs	r3, #129	; 0x81
    305e:	5cc4      	ldrb	r4, [r0, r3]
    3060:	3301      	adds	r3, #1
    3062:	5cc2      	ldrb	r2, [r0, r3]
    3064:	0212      	lsls	r2, r2, #8
    3066:	4322      	orrs	r2, r4
    3068:	3301      	adds	r3, #1
    306a:	5cc3      	ldrb	r3, [r0, r3]
    306c:	041b      	lsls	r3, r3, #16
    306e:	4313      	orrs	r3, r2
    3070:	001a      	movs	r2, r3
    3072:	2384      	movs	r3, #132	; 0x84
    3074:	5cc3      	ldrb	r3, [r0, r3]
    3076:	061b      	lsls	r3, r3, #24
    3078:	4313      	orrs	r3, r2
    307a:	1c82      	adds	r2, r0, #2
	}

	nwkSecuritySize = nwkFramePayloadSize(nwkSecurityActiveFrame);
    307c:	1a9b      	subs	r3, r3, r2
    307e:	7842      	ldrb	r2, [r0, #1]
    3080:	1ad3      	subs	r3, r2, r3
    3082:	4a14      	ldr	r2, [pc, #80]	; (30d4 <nwkSecurityTaskHandler+0x18c>)
    3084:	7013      	strb	r3, [r2, #0]
	nwkSecurityOffset = 0;
    3086:	2200      	movs	r2, #0
    3088:	4b0a      	ldr	r3, [pc, #40]	; (30b4 <nwkSecurityTaskHandler+0x16c>)
    308a:	701a      	strb	r2, [r3, #0]
	nwkSecurityEncrypt
		= (NWK_SECURITY_STATE_ENCRYPT_PENDING ==
    308c:	002b      	movs	r3, r5
    308e:	3b30      	subs	r3, #48	; 0x30
    3090:	4259      	negs	r1, r3
    3092:	4159      	adcs	r1, r3
    3094:	4a09      	ldr	r2, [pc, #36]	; (30bc <nwkSecurityTaskHandler+0x174>)
    3096:	7011      	strb	r1, [r2, #0]
			nwkSecurityActiveFrame->state);

	nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    3098:	2332      	movs	r3, #50	; 0x32
    309a:	7003      	strb	r3, [r0, #0]
    309c:	e004      	b.n	30a8 <nwkSecurityTaskHandler+0x160>
    309e:	2000      	movs	r0, #0
		}

		return;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
    30a0:	4c0d      	ldr	r4, [pc, #52]	; (30d8 <nwkSecurityTaskHandler+0x190>)
    30a2:	47a0      	blx	r4
    30a4:	2800      	cmp	r0, #0
    30a6:	d1af      	bne.n	3008 <nwkSecurityTaskHandler+0xc0>
			nwkSecurityActiveFrame = frame;
			nwkSecurityStart();
			return;
		}
	}
}
    30a8:	b002      	add	sp, #8
    30aa:	bd70      	pop	{r4, r5, r6, pc}
    30ac:	200005f0 	.word	0x200005f0
    30b0:	200005f4 	.word	0x200005f4
    30b4:	200005f8 	.word	0x200005f8
    30b8:	200005fc 	.word	0x200005fc
    30bc:	200005fa 	.word	0x200005fa
    30c0:	00004e49 	.word	0x00004e49
    30c4:	00003345 	.word	0x00003345
    30c8:	00002a65 	.word	0x00002a65
    30cc:	2000082c 	.word	0x2000082c
    30d0:	00003759 	.word	0x00003759
    30d4:	200005f9 	.word	0x200005f9
    30d8:	00002591 	.word	0x00002591

000030dc <nwkTxDelayTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
    30dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    30de:	b083      	sub	sp, #12
    30e0:	9001      	str	r0, [sp, #4]
	NwkFrame_t *frame = NULL;
	bool restart = false;
    30e2:	2400      	movs	r4, #0

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
    30e4:	2000      	movs	r0, #0
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    30e6:	4d10      	ldr	r5, [pc, #64]	; (3128 <nwkTxDelayTimerHandler+0x4c>)
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
			restart = true;

			if (0 == --frame->tx.timeout) {
    30e8:	2686      	movs	r6, #134	; 0x86
    30ea:	2787      	movs	r7, #135	; 0x87
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    30ec:	e012      	b.n	3114 <nwkTxDelayTimerHandler+0x38>
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
    30ee:	7803      	ldrb	r3, [r0, #0]
    30f0:	2b11      	cmp	r3, #17
    30f2:	d10f      	bne.n	3114 <nwkTxDelayTimerHandler+0x38>
			restart = true;

			if (0 == --frame->tx.timeout) {
    30f4:	5d82      	ldrb	r2, [r0, r6]
    30f6:	5dc3      	ldrb	r3, [r0, r7]
    30f8:	021b      	lsls	r3, r3, #8
    30fa:	4313      	orrs	r3, r2
    30fc:	3b01      	subs	r3, #1
    30fe:	b29b      	uxth	r3, r3
    3100:	5583      	strb	r3, [r0, r6]
    3102:	0a19      	lsrs	r1, r3, #8
    3104:	0002      	movs	r2, r0
    3106:	3286      	adds	r2, #134	; 0x86
    3108:	7051      	strb	r1, [r2, #1]
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
			restart = true;
    310a:	2401      	movs	r4, #1

			if (0 == --frame->tx.timeout) {
    310c:	2b00      	cmp	r3, #0
    310e:	d101      	bne.n	3114 <nwkTxDelayTimerHandler+0x38>
				frame->state = NWK_TX_STATE_SEND;
    3110:	3313      	adds	r3, #19
    3112:	7003      	strb	r3, [r0, #0]
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3114:	47a8      	blx	r5
    3116:	2800      	cmp	r0, #0
    3118:	d1e9      	bne.n	30ee <nwkTxDelayTimerHandler+0x12>
				frame->state = NWK_TX_STATE_SEND;
			}
		}
	}

	if (restart) {
    311a:	2c00      	cmp	r4, #0
    311c:	d002      	beq.n	3124 <nwkTxDelayTimerHandler+0x48>
		SYS_TimerStart(timer);
    311e:	9801      	ldr	r0, [sp, #4]
    3120:	4b02      	ldr	r3, [pc, #8]	; (312c <nwkTxDelayTimerHandler+0x50>)
    3122:	4798      	blx	r3
	}
}
    3124:	b003      	add	sp, #12
    3126:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3128:	00002591 	.word	0x00002591
    312c:	00003895 	.word	0x00003895

00003130 <nwkTxAckWaitTimerHandler>:
}

/*************************************************************************//**
*****************************************************************************/
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
    3130:	b5f0      	push	{r4, r5, r6, r7, lr}
    3132:	b083      	sub	sp, #12
    3134:	9001      	str	r0, [sp, #4]
	NwkFrame_t *frame = NULL;
	bool restart = false;
    3136:	2400      	movs	r4, #0

/*************************************************************************//**
*****************************************************************************/
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
    3138:	2000      	movs	r0, #0
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    313a:	4d12      	ldr	r5, [pc, #72]	; (3184 <nwkTxAckWaitTimerHandler+0x54>)
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
			restart = true;

			if (0 == --frame->tx.timeout) {
    313c:	2686      	movs	r6, #134	; 0x86
    313e:	2787      	movs	r7, #135	; 0x87
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3140:	e015      	b.n	316e <nwkTxAckWaitTimerHandler+0x3e>
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
    3142:	7803      	ldrb	r3, [r0, #0]
    3144:	2b16      	cmp	r3, #22
    3146:	d112      	bne.n	316e <nwkTxAckWaitTimerHandler+0x3e>
			restart = true;

			if (0 == --frame->tx.timeout) {
    3148:	5d82      	ldrb	r2, [r0, r6]
    314a:	5dc3      	ldrb	r3, [r0, r7]
    314c:	021b      	lsls	r3, r3, #8
    314e:	4313      	orrs	r3, r2
    3150:	3b01      	subs	r3, #1
    3152:	b29b      	uxth	r3, r3
    3154:	5583      	strb	r3, [r0, r6]
    3156:	0a19      	lsrs	r1, r3, #8
    3158:	0002      	movs	r2, r0
    315a:	3286      	adds	r2, #134	; 0x86
    315c:	7051      	strb	r1, [r2, #1]
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
			restart = true;
    315e:	2401      	movs	r4, #1

			if (0 == --frame->tx.timeout) {
    3160:	2b00      	cmp	r3, #0
    3162:	d104      	bne.n	316e <nwkTxAckWaitTimerHandler+0x3e>

/*************************************************************************//**
*****************************************************************************/
void nwkTxConfirm(NwkFrame_t *frame, uint8_t status)
{
	frame->state = NWK_TX_STATE_CONFIRM;
    3164:	3317      	adds	r3, #23
    3166:	7003      	strb	r3, [r0, #0]
	frame->tx.status = status;
    3168:	2210      	movs	r2, #16
    316a:	336e      	adds	r3, #110	; 0x6e
    316c:	54c2      	strb	r2, [r0, r3]
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    316e:	47a8      	blx	r5
    3170:	2800      	cmp	r0, #0
    3172:	d1e6      	bne.n	3142 <nwkTxAckWaitTimerHandler+0x12>
				nwkTxConfirm(frame, NWK_NO_ACK_STATUS);
			}
		}
	}

	if (restart) {
    3174:	2c00      	cmp	r4, #0
    3176:	d002      	beq.n	317e <nwkTxAckWaitTimerHandler+0x4e>
		SYS_TimerStart(timer);
    3178:	9801      	ldr	r0, [sp, #4]
    317a:	4b03      	ldr	r3, [pc, #12]	; (3188 <nwkTxAckWaitTimerHandler+0x58>)
    317c:	4798      	blx	r3
	}
}
    317e:	b003      	add	sp, #12
    3180:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3182:	46c0      	nop			; (mov r8, r8)
    3184:	00002591 	.word	0x00002591
    3188:	00003895 	.word	0x00003895

0000318c <nwkTxInit>:
/*************************************************************************//**
*  @brief Initializes the Tx module
*****************************************************************************/
void nwkTxInit(void)
{
	nwkTxPhyActiveFrame = NULL;
    318c:	2200      	movs	r2, #0
    318e:	4b07      	ldr	r3, [pc, #28]	; (31ac <nwkTxInit+0x20>)
    3190:	601a      	str	r2, [r3, #0]

	nwkTxAckWaitTimer.interval = NWK_TX_ACK_WAIT_TIMER_INTERVAL;
    3192:	4b07      	ldr	r3, [pc, #28]	; (31b0 <nwkTxInit+0x24>)
    3194:	2132      	movs	r1, #50	; 0x32
    3196:	6099      	str	r1, [r3, #8]
	nwkTxAckWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3198:	731a      	strb	r2, [r3, #12]
	nwkTxAckWaitTimer.handler = nwkTxAckWaitTimerHandler;
    319a:	4906      	ldr	r1, [pc, #24]	; (31b4 <nwkTxInit+0x28>)
    319c:	6119      	str	r1, [r3, #16]

	nwkTxDelayTimer.interval = NWK_TX_DELAY_TIMER_INTERVAL;
    319e:	4b06      	ldr	r3, [pc, #24]	; (31b8 <nwkTxInit+0x2c>)
    31a0:	210a      	movs	r1, #10
    31a2:	6099      	str	r1, [r3, #8]
	nwkTxDelayTimer.mode = SYS_TIMER_INTERVAL_MODE;
    31a4:	731a      	strb	r2, [r3, #12]
	nwkTxDelayTimer.handler = nwkTxDelayTimerHandler;
    31a6:	4a05      	ldr	r2, [pc, #20]	; (31bc <nwkTxInit+0x30>)
    31a8:	611a      	str	r2, [r3, #16]
}
    31aa:	4770      	bx	lr
    31ac:	20000620 	.word	0x20000620
    31b0:	2000060c 	.word	0x2000060c
    31b4:	00003131 	.word	0x00003131
    31b8:	20000624 	.word	0x20000624
    31bc:	000030dd 	.word	0x000030dd

000031c0 <nwkTxFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxFrame(NwkFrame_t *frame)
{
    31c0:	b510      	push	{r4, lr}
    31c2:	0004      	movs	r4, r0
	NwkFrameHeader_t *header = &frame->header;

	if (frame->tx.control & NWK_TX_CONTROL_ROUTING) {
    31c4:	2388      	movs	r3, #136	; 0x88
    31c6:	5cc3      	ldrb	r3, [r0, r3]
    31c8:	079a      	lsls	r2, r3, #30
    31ca:	d502      	bpl.n	31d2 <nwkTxFrame+0x12>
		frame->state = NWK_TX_STATE_DELAY;
    31cc:	2212      	movs	r2, #18
    31ce:	7002      	strb	r2, [r0, #0]
    31d0:	e007      	b.n	31e2 <nwkTxFrame+0x22>
	} else {
  #ifdef NWK_ENABLE_SECURITY
		if (header->nwkFcf.security) {
    31d2:	7ac2      	ldrb	r2, [r0, #11]
    31d4:	0792      	lsls	r2, r2, #30
    31d6:	d502      	bpl.n	31de <nwkTxFrame+0x1e>
			frame->state = NWK_TX_STATE_ENCRYPT;
    31d8:	2210      	movs	r2, #16
    31da:	7002      	strb	r2, [r0, #0]
    31dc:	e001      	b.n	31e2 <nwkTxFrame+0x22>
		} else
  #endif
		frame->state = NWK_TX_STATE_DELAY;
    31de:	2212      	movs	r2, #18
    31e0:	7002      	strb	r2, [r0, #0]
	}

	frame->tx.status = NWK_SUCCESS_STATUS;
    31e2:	2100      	movs	r1, #0
    31e4:	2285      	movs	r2, #133	; 0x85
    31e6:	54a1      	strb	r1, [r4, r2]

	if (frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID) {
    31e8:	07da      	lsls	r2, r3, #31
    31ea:	d504      	bpl.n	31f6 <nwkTxFrame+0x36>
		header->macDstPanId = NWK_BROADCAST_PANID;
    31ec:	2201      	movs	r2, #1
    31ee:	4252      	negs	r2, r2
    31f0:	7162      	strb	r2, [r4, #5]
    31f2:	71a2      	strb	r2, [r4, #6]
    31f4:	e004      	b.n	3200 <nwkTxFrame+0x40>
	} else {
		header->macDstPanId = nwkIb.panId;
    31f6:	4a1d      	ldr	r2, [pc, #116]	; (326c <nwkTxFrame+0xac>)
    31f8:	7891      	ldrb	r1, [r2, #2]
    31fa:	7161      	strb	r1, [r4, #5]
    31fc:	78d2      	ldrb	r2, [r2, #3]
    31fe:	71a2      	strb	r2, [r4, #6]
	}

#ifdef NWK_ENABLE_ROUTING
	if (0 == (frame->tx.control & NWK_TX_CONTROL_DIRECT_LINK) &&
    3200:	2205      	movs	r2, #5
    3202:	421a      	tst	r2, r3
    3204:	d103      	bne.n	320e <nwkTxFrame+0x4e>
			0 ==
			(frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID)) {
		nwkRoutePrepareTx(frame);
    3206:	0020      	movs	r0, r4
    3208:	4b19      	ldr	r3, [pc, #100]	; (3270 <nwkTxFrame+0xb0>)
    320a:	4798      	blx	r3
    320c:	e003      	b.n	3216 <nwkTxFrame+0x56>
	} else
#endif
	header->macDstAddr = header->nwkDstAddr;
    320e:	7be2      	ldrb	r2, [r4, #15]
    3210:	7c23      	ldrb	r3, [r4, #16]
    3212:	71e2      	strb	r2, [r4, #7]
    3214:	7223      	strb	r3, [r4, #8]

	header->macSrcAddr = nwkIb.addr;
    3216:	4915      	ldr	r1, [pc, #84]	; (326c <nwkTxFrame+0xac>)
    3218:	780b      	ldrb	r3, [r1, #0]
    321a:	7263      	strb	r3, [r4, #9]
    321c:	784b      	ldrb	r3, [r1, #1]
    321e:	72a3      	strb	r3, [r4, #10]
	header->macSeq = ++nwkIb.macSeqNum;
    3220:	794b      	ldrb	r3, [r1, #5]
    3222:	3301      	adds	r3, #1
    3224:	b2db      	uxtb	r3, r3
    3226:	714b      	strb	r3, [r1, #5]
    3228:	7123      	strb	r3, [r4, #4]

	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
    322a:	79e1      	ldrb	r1, [r4, #7]
    322c:	7a23      	ldrb	r3, [r4, #8]
    322e:	021b      	lsls	r3, r3, #8
    3230:	430b      	orrs	r3, r1
    3232:	4a10      	ldr	r2, [pc, #64]	; (3274 <nwkTxFrame+0xb4>)
    3234:	4293      	cmp	r3, r2
    3236:	d10e      	bne.n	3256 <nwkTxFrame+0x96>
		header->macFcf = 0x8841;
    3238:	2341      	movs	r3, #65	; 0x41
    323a:	70a3      	strb	r3, [r4, #2]
    323c:	3bb9      	subs	r3, #185	; 0xb9
    323e:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    3240:	4b0d      	ldr	r3, [pc, #52]	; (3278 <nwkTxFrame+0xb8>)
    3242:	4798      	blx	r3
    3244:	2307      	movs	r3, #7
    3246:	4018      	ands	r0, r3
    3248:	3001      	adds	r0, #1
    324a:	337f      	adds	r3, #127	; 0x7f
    324c:	54e0      	strb	r0, [r4, r3]
    324e:	3486      	adds	r4, #134	; 0x86
    3250:	2300      	movs	r3, #0
    3252:	7063      	strb	r3, [r4, #1]
    3254:	e009      	b.n	326a <nwkTxFrame+0xaa>
	} else {
		header->macFcf = 0x8861;
    3256:	2361      	movs	r3, #97	; 0x61
    3258:	70a3      	strb	r3, [r4, #2]
    325a:	3bd9      	subs	r3, #217	; 0xd9
    325c:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = 0;
    325e:	2200      	movs	r2, #0
    3260:	33fe      	adds	r3, #254	; 0xfe
    3262:	54e2      	strb	r2, [r4, r3]
    3264:	3486      	adds	r4, #134	; 0x86
    3266:	2300      	movs	r3, #0
    3268:	7063      	strb	r3, [r4, #1]
	}
}
    326a:	bd10      	pop	{r4, pc}
    326c:	200007e4 	.word	0x200007e4
    3270:	00002829 	.word	0x00002829
    3274:	0000ffff 	.word	0x0000ffff
    3278:	00004f79 	.word	0x00004f79

0000327c <nwkTxBroadcastFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxBroadcastFrame(NwkFrame_t *frame)
{
    327c:	b570      	push	{r4, r5, r6, lr}
    327e:	0005      	movs	r5, r0
	NwkFrame_t *newFrame;

	if (NULL == (newFrame = nwkFrameAlloc())) {
    3280:	4b1c      	ldr	r3, [pc, #112]	; (32f4 <nwkTxBroadcastFrame+0x78>)
    3282:	4798      	blx	r3
    3284:	1e04      	subs	r4, r0, #0
    3286:	d033      	beq.n	32f0 <nwkTxBroadcastFrame+0x74>
		return;
	}

	newFrame->state = NWK_TX_STATE_DELAY;
    3288:	2312      	movs	r3, #18
    328a:	7003      	strb	r3, [r0, #0]
	newFrame->size = frame->size;
    328c:	786b      	ldrb	r3, [r5, #1]
    328e:	7043      	strb	r3, [r0, #1]
	newFrame->tx.status = NWK_SUCCESS_STATUS;
    3290:	2200      	movs	r2, #0
    3292:	2385      	movs	r3, #133	; 0x85
    3294:	54c2      	strb	r2, [r0, r3]
	newFrame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    3296:	4b18      	ldr	r3, [pc, #96]	; (32f8 <nwkTxBroadcastFrame+0x7c>)
    3298:	4798      	blx	r3
    329a:	2307      	movs	r3, #7
    329c:	4018      	ands	r0, r3
    329e:	3001      	adds	r0, #1
    32a0:	337f      	adds	r3, #127	; 0x7f
    32a2:	54e0      	strb	r0, [r4, r3]
    32a4:	0c00      	lsrs	r0, r0, #16
    32a6:	0023      	movs	r3, r4
    32a8:	3386      	adds	r3, #134	; 0x86
    32aa:	7058      	strb	r0, [r3, #1]
	newFrame->tx.confirm = NULL;
    32ac:	2200      	movs	r2, #0
    32ae:	2389      	movs	r3, #137	; 0x89
    32b0:	54e2      	strb	r2, [r4, r3]
    32b2:	0023      	movs	r3, r4
    32b4:	3389      	adds	r3, #137	; 0x89
    32b6:	705a      	strb	r2, [r3, #1]
    32b8:	709a      	strb	r2, [r3, #2]
    32ba:	70da      	strb	r2, [r3, #3]
	memcpy(newFrame->data, frame->data, frame->size);
    32bc:	1ca0      	adds	r0, r4, #2
    32be:	786a      	ldrb	r2, [r5, #1]
    32c0:	1ca9      	adds	r1, r5, #2
    32c2:	4b0e      	ldr	r3, [pc, #56]	; (32fc <nwkTxBroadcastFrame+0x80>)
    32c4:	4798      	blx	r3

	newFrame->header.macFcf = 0x8841;
    32c6:	2341      	movs	r3, #65	; 0x41
    32c8:	70a3      	strb	r3, [r4, #2]
    32ca:	3bb9      	subs	r3, #185	; 0xb9
    32cc:	70e3      	strb	r3, [r4, #3]
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
    32ce:	3377      	adds	r3, #119	; 0x77
    32d0:	71e3      	strb	r3, [r4, #7]
    32d2:	7223      	strb	r3, [r4, #8]
	newFrame->header.macDstPanId = frame->header.macDstPanId;
    32d4:	796a      	ldrb	r2, [r5, #5]
    32d6:	79ab      	ldrb	r3, [r5, #6]
    32d8:	7162      	strb	r2, [r4, #5]
    32da:	71a3      	strb	r3, [r4, #6]
	newFrame->header.macSrcAddr = nwkIb.addr;
    32dc:	4a08      	ldr	r2, [pc, #32]	; (3300 <nwkTxBroadcastFrame+0x84>)
    32de:	7813      	ldrb	r3, [r2, #0]
    32e0:	7263      	strb	r3, [r4, #9]
    32e2:	7853      	ldrb	r3, [r2, #1]
    32e4:	72a3      	strb	r3, [r4, #10]
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
    32e6:	7953      	ldrb	r3, [r2, #5]
    32e8:	3301      	adds	r3, #1
    32ea:	b2db      	uxtb	r3, r3
    32ec:	7153      	strb	r3, [r2, #5]
    32ee:	7123      	strb	r3, [r4, #4]
}
    32f0:	bd70      	pop	{r4, r5, r6, pc}
    32f2:	46c0      	nop			; (mov r8, r8)
    32f4:	0000250d 	.word	0x0000250d
    32f8:	00004f79 	.word	0x00004f79
    32fc:	00004e49 	.word	0x00004e49
    3300:	200007e4 	.word	0x200007e4

00003304 <nwkTxAckReceived>:

/*************************************************************************//**
*****************************************************************************/
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
    3304:	b570      	push	{r4, r5, r6, lr}
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
	NwkFrame_t *frame = NULL;

	if (sizeof(NwkCommandAck_t) != ind->size) {
    3306:	7b02      	ldrb	r2, [r0, #12]
		return false;
    3308:	2300      	movs	r3, #0
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
	NwkFrame_t *frame = NULL;

	if (sizeof(NwkCommandAck_t) != ind->size) {
    330a:	2a03      	cmp	r2, #3
    330c:	d115      	bne.n	333a <nwkTxAckReceived+0x36>
    330e:	e00d      	b.n	332c <nwkTxAckReceived+0x28>
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    3310:	7803      	ldrb	r3, [r0, #0]
    3312:	2b16      	cmp	r3, #22
    3314:	d10d      	bne.n	3332 <nwkTxAckReceived+0x2e>
    3316:	7b02      	ldrb	r2, [r0, #12]
    3318:	786b      	ldrb	r3, [r5, #1]
    331a:	429a      	cmp	r2, r3
    331c:	d109      	bne.n	3332 <nwkTxAckReceived+0x2e>
				frame->header.nwkSeq == command->seq) {
			frame->state = NWK_TX_STATE_CONFIRM;
    331e:	2317      	movs	r3, #23
    3320:	7003      	strb	r3, [r0, #0]
			frame->tx.control = command->control;
    3322:	78aa      	ldrb	r2, [r5, #2]
    3324:	3371      	adds	r3, #113	; 0x71
    3326:	54c2      	strb	r2, [r0, r3]
			return true;
    3328:	3b87      	subs	r3, #135	; 0x87
    332a:	e006      	b.n	333a <nwkTxAckReceived+0x36>

/*************************************************************************//**
*****************************************************************************/
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
    332c:	6885      	ldr	r5, [r0, #8]
    332e:	2000      	movs	r0, #0

	if (sizeof(NwkCommandAck_t) != ind->size) {
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
    3330:	4c03      	ldr	r4, [pc, #12]	; (3340 <nwkTxAckReceived+0x3c>)
    3332:	47a0      	blx	r4
    3334:	2800      	cmp	r0, #0
    3336:	d1eb      	bne.n	3310 <nwkTxAckReceived+0xc>
			frame->tx.control = command->control;
			return true;
		}
	}

	return false;
    3338:	2300      	movs	r3, #0
}
    333a:	0018      	movs	r0, r3
    333c:	bd70      	pop	{r4, r5, r6, pc}
    333e:	46c0      	nop			; (mov r8, r8)
    3340:	00002591 	.word	0x00002591

00003344 <nwkTxEncryptConf>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxEncryptConf(NwkFrame_t *frame)
{
	frame->state = NWK_TX_STATE_DELAY;
    3344:	2312      	movs	r3, #18
    3346:	7003      	strb	r3, [r0, #0]
}
    3348:	4770      	bx	lr
    334a:	46c0      	nop			; (mov r8, r8)

0000334c <PHY_DataConf>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    334c:	4b0d      	ldr	r3, [pc, #52]	; (3384 <PHY_DataConf+0x38>)
    334e:	681b      	ldr	r3, [r3, #0]

/*************************************************************************//**
*****************************************************************************/
static uint8_t nwkTxConvertPhyStatus(uint8_t status)
{
	switch (status) {
    3350:	2801      	cmp	r0, #1
    3352:	d005      	beq.n	3360 <PHY_DataConf+0x14>
    3354:	2800      	cmp	r0, #0
    3356:	d007      	beq.n	3368 <PHY_DataConf+0x1c>

	case PHY_STATUS_CHANNEL_ACCESS_FAILURE:
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;

	case PHY_STATUS_NO_ACK:
		return NWK_PHY_NO_ACK_STATUS;
    3358:	2221      	movs	r2, #33	; 0x21

/*************************************************************************//**
*****************************************************************************/
static uint8_t nwkTxConvertPhyStatus(uint8_t status)
{
	switch (status) {
    335a:	2802      	cmp	r0, #2
    335c:	d005      	beq.n	336a <PHY_DataConf+0x1e>
    335e:	e001      	b.n	3364 <PHY_DataConf+0x18>
	case PHY_STATUS_SUCCESS:
		return NWK_SUCCESS_STATUS;

	case PHY_STATUS_CHANNEL_ACCESS_FAILURE:
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;
    3360:	2220      	movs	r2, #32
    3362:	e002      	b.n	336a <PHY_DataConf+0x1e>

	case PHY_STATUS_NO_ACK:
		return NWK_PHY_NO_ACK_STATUS;

	default:
		return NWK_ERROR_STATUS;
    3364:	2201      	movs	r2, #1
    3366:	e000      	b.n	336a <PHY_DataConf+0x1e>
*****************************************************************************/
static uint8_t nwkTxConvertPhyStatus(uint8_t status)
{
	switch (status) {
	case PHY_STATUS_SUCCESS:
		return NWK_SUCCESS_STATUS;
    3368:	2200      	movs	r2, #0

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    336a:	2185      	movs	r1, #133	; 0x85
    336c:	545a      	strb	r2, [r3, r1]
	nwkTxPhyActiveFrame->state = NWK_TX_STATE_SENT;
    336e:	2215      	movs	r2, #21
    3370:	701a      	strb	r2, [r3, #0]
	nwkTxPhyActiveFrame = NULL;
    3372:	2200      	movs	r2, #0
    3374:	4b03      	ldr	r3, [pc, #12]	; (3384 <PHY_DataConf+0x38>)
    3376:	601a      	str	r2, [r3, #0]
	nwkIb.lock--;
    3378:	4903      	ldr	r1, [pc, #12]	; (3388 <PHY_DataConf+0x3c>)
    337a:	3258      	adds	r2, #88	; 0x58
    337c:	5a8b      	ldrh	r3, [r1, r2]
    337e:	3b01      	subs	r3, #1
    3380:	528b      	strh	r3, [r1, r2]
}
    3382:	4770      	bx	lr
    3384:	20000620 	.word	0x20000620
    3388:	200007e4 	.word	0x200007e4

0000338c <nwkTxTaskHandler>:

/*************************************************************************//**
*  @brief Tx Module task handler
*****************************************************************************/
void nwkTxTaskHandler(void)
{
    338c:	b570      	push	{r4, r5, r6, lr}
	NwkFrame_t *frame = NULL;
    338e:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    3390:	4d38      	ldr	r5, [pc, #224]	; (3474 <nwkTxTaskHandler+0xe8>)
		switch (frame->state) {
    3392:	4e39      	ldr	r6, [pc, #228]	; (3478 <nwkTxTaskHandler+0xec>)
*****************************************************************************/
void nwkTxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3394:	e068      	b.n	3468 <nwkTxTaskHandler+0xdc>
		switch (frame->state) {
    3396:	7823      	ldrb	r3, [r4, #0]
    3398:	3b10      	subs	r3, #16
    339a:	b2da      	uxtb	r2, r3
    339c:	2a07      	cmp	r2, #7
    339e:	d863      	bhi.n	3468 <nwkTxTaskHandler+0xdc>
    33a0:	0093      	lsls	r3, r2, #2
    33a2:	58f3      	ldr	r3, [r6, r3]
    33a4:	469f      	mov	pc, r3
#ifdef NWK_ENABLE_SECURITY
		case NWK_TX_STATE_ENCRYPT:
		{
			nwkSecurityProcess(frame, true);
    33a6:	2101      	movs	r1, #1
    33a8:	0020      	movs	r0, r4
    33aa:	4b34      	ldr	r3, [pc, #208]	; (347c <nwkTxTaskHandler+0xf0>)
    33ac:	4798      	blx	r3
		}
		break;
    33ae:	e05b      	b.n	3468 <nwkTxTaskHandler+0xdc>
#endif

		case NWK_TX_STATE_DELAY:
		{
			if (frame->tx.timeout > 0) {
    33b0:	2386      	movs	r3, #134	; 0x86
    33b2:	5ce2      	ldrb	r2, [r4, r3]
    33b4:	3301      	adds	r3, #1
    33b6:	5ce3      	ldrb	r3, [r4, r3]
    33b8:	021b      	lsls	r3, r3, #8
    33ba:	4313      	orrs	r3, r2
    33bc:	d005      	beq.n	33ca <nwkTxTaskHandler+0x3e>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
    33be:	2311      	movs	r3, #17
    33c0:	7023      	strb	r3, [r4, #0]
				SYS_TimerStart(&nwkTxDelayTimer);
    33c2:	482f      	ldr	r0, [pc, #188]	; (3480 <nwkTxTaskHandler+0xf4>)
    33c4:	4b2f      	ldr	r3, [pc, #188]	; (3484 <nwkTxTaskHandler+0xf8>)
    33c6:	4798      	blx	r3
    33c8:	e04e      	b.n	3468 <nwkTxTaskHandler+0xdc>
			} else {
				frame->state = NWK_TX_STATE_SEND;
    33ca:	2313      	movs	r3, #19
    33cc:	7023      	strb	r3, [r4, #0]
    33ce:	e04b      	b.n	3468 <nwkTxTaskHandler+0xdc>
		}
		break;

		case NWK_TX_STATE_SEND:
		{
			if (NULL == nwkTxPhyActiveFrame) {
    33d0:	4b2d      	ldr	r3, [pc, #180]	; (3488 <nwkTxTaskHandler+0xfc>)
    33d2:	681b      	ldr	r3, [r3, #0]
    33d4:	2b00      	cmp	r3, #0
    33d6:	d147      	bne.n	3468 <nwkTxTaskHandler+0xdc>
				nwkTxPhyActiveFrame = frame;
    33d8:	4b2b      	ldr	r3, [pc, #172]	; (3488 <nwkTxTaskHandler+0xfc>)
    33da:	601c      	str	r4, [r3, #0]
				frame->state = NWK_TX_STATE_WAIT_CONF;
    33dc:	2314      	movs	r3, #20
    33de:	7023      	strb	r3, [r4, #0]
				PHY_DataReq(&(frame->size));
    33e0:	1c60      	adds	r0, r4, #1
    33e2:	4b2a      	ldr	r3, [pc, #168]	; (348c <nwkTxTaskHandler+0x100>)
    33e4:	4798      	blx	r3
				nwkIb.lock++;
    33e6:	492a      	ldr	r1, [pc, #168]	; (3490 <nwkTxTaskHandler+0x104>)
    33e8:	2258      	movs	r2, #88	; 0x58
    33ea:	5a8b      	ldrh	r3, [r1, r2]
    33ec:	3301      	adds	r3, #1
    33ee:	528b      	strh	r3, [r1, r2]
    33f0:	e03a      	b.n	3468 <nwkTxTaskHandler+0xdc>
		case NWK_TX_STATE_WAIT_CONF:
			break;

		case NWK_TX_STATE_SENT:
		{
			if (NWK_SUCCESS_STATUS == frame->tx.status) {
    33f2:	2385      	movs	r3, #133	; 0x85
    33f4:	5ce3      	ldrb	r3, [r4, r3]
    33f6:	2b00      	cmp	r3, #0
    33f8:	d11a      	bne.n	3430 <nwkTxTaskHandler+0xa4>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    33fa:	7b62      	ldrb	r2, [r4, #13]
    33fc:	7ba3      	ldrb	r3, [r4, #14]
    33fe:	021b      	lsls	r3, r3, #8
    3400:	4923      	ldr	r1, [pc, #140]	; (3490 <nwkTxTaskHandler+0x104>)
    3402:	8809      	ldrh	r1, [r1, #0]
    3404:	4313      	orrs	r3, r2
    3406:	4299      	cmp	r1, r3
    3408:	d10f      	bne.n	342a <nwkTxTaskHandler+0x9e>
    340a:	7ae3      	ldrb	r3, [r4, #11]
    340c:	07db      	lsls	r3, r3, #31
    340e:	d50c      	bpl.n	342a <nwkTxTaskHandler+0x9e>
						frame->header.nwkFcf.
						ackRequest) {
					frame->state = NWK_TX_STATE_WAIT_ACK;
    3410:	2316      	movs	r3, #22
    3412:	7023      	strb	r3, [r4, #0]
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
    3414:	2215      	movs	r2, #21
    3416:	3370      	adds	r3, #112	; 0x70
    3418:	54e2      	strb	r2, [r4, r3]
    341a:	2200      	movs	r2, #0
    341c:	0023      	movs	r3, r4
    341e:	3386      	adds	r3, #134	; 0x86
    3420:	705a      	strb	r2, [r3, #1]
							NWK_TX_ACK_WAIT_TIMER_INTERVAL
							+ 1;
					SYS_TimerStart(&nwkTxAckWaitTimer);
    3422:	481c      	ldr	r0, [pc, #112]	; (3494 <nwkTxTaskHandler+0x108>)
    3424:	4b17      	ldr	r3, [pc, #92]	; (3484 <nwkTxTaskHandler+0xf8>)
    3426:	4798      	blx	r3
    3428:	e01e      	b.n	3468 <nwkTxTaskHandler+0xdc>
				} else {
					frame->state = NWK_TX_STATE_CONFIRM;
    342a:	2317      	movs	r3, #23
    342c:	7023      	strb	r3, [r4, #0]
    342e:	e01b      	b.n	3468 <nwkTxTaskHandler+0xdc>
				}
			} else {
				frame->state = NWK_TX_STATE_CONFIRM;
    3430:	2317      	movs	r3, #23
    3432:	7023      	strb	r3, [r4, #0]
    3434:	e018      	b.n	3468 <nwkTxTaskHandler+0xdc>
			break;

		case NWK_TX_STATE_CONFIRM:
		{
#ifdef NWK_ENABLE_ROUTING
			nwkRouteFrameSent(frame);
    3436:	0020      	movs	r0, r4
    3438:	4b17      	ldr	r3, [pc, #92]	; (3498 <nwkTxTaskHandler+0x10c>)
    343a:	4798      	blx	r3
#endif
			if (NULL == frame->tx.confirm) {
    343c:	2389      	movs	r3, #137	; 0x89
    343e:	5ce0      	ldrb	r0, [r4, r3]
    3440:	3301      	adds	r3, #1
    3442:	5ce2      	ldrb	r2, [r4, r3]
    3444:	0212      	lsls	r2, r2, #8
    3446:	4302      	orrs	r2, r0
    3448:	3301      	adds	r3, #1
    344a:	5ce3      	ldrb	r3, [r4, r3]
    344c:	041b      	lsls	r3, r3, #16
    344e:	4313      	orrs	r3, r2
    3450:	001a      	movs	r2, r3
    3452:	238c      	movs	r3, #140	; 0x8c
    3454:	5ce3      	ldrb	r3, [r4, r3]
    3456:	061b      	lsls	r3, r3, #24
    3458:	4313      	orrs	r3, r2
    345a:	d103      	bne.n	3464 <nwkTxTaskHandler+0xd8>
				nwkFrameFree(frame);
    345c:	0020      	movs	r0, r4
    345e:	4b0f      	ldr	r3, [pc, #60]	; (349c <nwkTxTaskHandler+0x110>)
    3460:	4798      	blx	r3
    3462:	e001      	b.n	3468 <nwkTxTaskHandler+0xdc>
			} else {
				frame->tx.confirm(frame);
    3464:	0020      	movs	r0, r4
    3466:	4798      	blx	r3
*****************************************************************************/
void nwkTxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3468:	0020      	movs	r0, r4
    346a:	47a8      	blx	r5
    346c:	1e04      	subs	r4, r0, #0
    346e:	d192      	bne.n	3396 <nwkTxTaskHandler+0xa>

		default:
			break;
		}
	}
}
    3470:	bd70      	pop	{r4, r5, r6, pc}
    3472:	46c0      	nop			; (mov r8, r8)
    3474:	00002591 	.word	0x00002591
    3478:	0000602c 	.word	0x0000602c
    347c:	00002e7d 	.word	0x00002e7d
    3480:	20000624 	.word	0x20000624
    3484:	00003895 	.word	0x00003895
    3488:	20000620 	.word	0x20000620
    348c:	000035e5 	.word	0x000035e5
    3490:	200007e4 	.word	0x200007e4
    3494:	2000060c 	.word	0x2000060c
    3498:	00002799 	.word	0x00002799
    349c:	0000257d 	.word	0x0000257d

000034a0 <phyTrxSetState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
    34a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    34a2:	0004      	movs	r4, r0

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    34a4:	4f0b      	ldr	r7, [pc, #44]	; (34d4 <phyTrxSetState+0x34>)
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    34a6:	4e0c      	ldr	r6, [pc, #48]	; (34d8 <phyTrxSetState+0x38>)
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    34a8:	251f      	movs	r5, #31

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    34aa:	2103      	movs	r1, #3
    34ac:	2002      	movs	r0, #2
    34ae:	47b8      	blx	r7
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    34b0:	2001      	movs	r0, #1
    34b2:	47b0      	blx	r6
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    34b4:	4028      	ands	r0, r5
    34b6:	2808      	cmp	r0, #8
    34b8:	d1f7      	bne.n	34aa <phyTrxSetState+0xa>

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    34ba:	4f06      	ldr	r7, [pc, #24]	; (34d4 <phyTrxSetState+0x34>)
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    34bc:	4e06      	ldr	r6, [pc, #24]	; (34d8 <phyTrxSetState+0x38>)
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    34be:	251f      	movs	r5, #31

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    34c0:	0021      	movs	r1, r4
    34c2:	2002      	movs	r0, #2
    34c4:	47b8      	blx	r7
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    34c6:	2001      	movs	r0, #1
    34c8:	47b0      	blx	r6
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    34ca:	4028      	ands	r0, r5
    34cc:	4284      	cmp	r4, r0
    34ce:	d1f7      	bne.n	34c0 <phyTrxSetState+0x20>
}
    34d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    34d2:	46c0      	nop			; (mov r8, r8)
    34d4:	00003ee1 	.word	0x00003ee1
    34d8:	00003de5 	.word	0x00003de5

000034dc <phySetRxState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phySetRxState(void)
{
    34dc:	b510      	push	{r4, lr}
	phyTrxSetState(TRX_CMD_TRX_OFF);
    34de:	2008      	movs	r0, #8
    34e0:	4b06      	ldr	r3, [pc, #24]	; (34fc <phySetRxState+0x20>)
    34e2:	4798      	blx	r3
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    34e4:	200f      	movs	r0, #15
    34e6:	4b06      	ldr	r3, [pc, #24]	; (3500 <phySetRxState+0x24>)
    34e8:	4798      	blx	r3
{
	phyTrxSetState(TRX_CMD_TRX_OFF);

	phyReadRegister(IRQ_STATUS_REG);

	if (phyRxState) {
    34ea:	4b06      	ldr	r3, [pc, #24]	; (3504 <phySetRxState+0x28>)
    34ec:	781b      	ldrb	r3, [r3, #0]
    34ee:	2b00      	cmp	r3, #0
    34f0:	d002      	beq.n	34f8 <phySetRxState+0x1c>
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    34f2:	2016      	movs	r0, #22
    34f4:	4b01      	ldr	r3, [pc, #4]	; (34fc <phySetRxState+0x20>)
    34f6:	4798      	blx	r3
	}
}
    34f8:	bd10      	pop	{r4, pc}
    34fa:	46c0      	nop			; (mov r8, r8)
    34fc:	000034a1 	.word	0x000034a1
    3500:	00003de5 	.word	0x00003de5
    3504:	200006b9 	.word	0x200006b9

00003508 <PHY_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void PHY_Init(void)
{
    3508:	b570      	push	{r4, r5, r6, lr}
	trx_spi_init();
    350a:	4b0e      	ldr	r3, [pc, #56]	; (3544 <PHY_Init+0x3c>)
    350c:	4798      	blx	r3
	PhyReset();
    350e:	4b0e      	ldr	r3, [pc, #56]	; (3548 <PHY_Init+0x40>)
    3510:	4798      	blx	r3
	phyRxState = false;
    3512:	2200      	movs	r2, #0
    3514:	4b0d      	ldr	r3, [pc, #52]	; (354c <PHY_Init+0x44>)
    3516:	701a      	strb	r2, [r3, #0]
	phyState = PHY_STATE_IDLE;
    3518:	3201      	adds	r2, #1
    351a:	4b0d      	ldr	r3, [pc, #52]	; (3550 <PHY_Init+0x48>)
    351c:	701a      	strb	r2, [r3, #0]

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    351e:	4e0d      	ldr	r6, [pc, #52]	; (3554 <PHY_Init+0x4c>)
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3520:	4d0d      	ldr	r5, [pc, #52]	; (3558 <PHY_Init+0x50>)
	phyRxState = false;
	phyState = PHY_STATE_IDLE;

	do {phyWriteRegister(TRX_STATE_REG, TRX_CMD_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3522:	241f      	movs	r4, #31

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3524:	2108      	movs	r1, #8
    3526:	2002      	movs	r0, #2
    3528:	47b0      	blx	r6
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    352a:	2001      	movs	r0, #1
    352c:	47a8      	blx	r5
	phyRxState = false;
	phyState = PHY_STATE_IDLE;

	do {phyWriteRegister(TRX_STATE_REG, TRX_CMD_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    352e:	4020      	ands	r0, r4
    3530:	2808      	cmp	r0, #8
    3532:	d1f7      	bne.n	3524 <PHY_Init+0x1c>

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3534:	212e      	movs	r1, #46	; 0x2e
    3536:	3804      	subs	r0, #4
    3538:	4c06      	ldr	r4, [pc, #24]	; (3554 <PHY_Init+0x4c>)
    353a:	47a0      	blx	r4
    353c:	21a0      	movs	r1, #160	; 0xa0
    353e:	200c      	movs	r0, #12
    3540:	47a0      	blx	r4
			(1 << TX_AUTO_CRC_ON) | (3 << SPI_CMD_MODE) |
			(1 << IRQ_MASK_MODE));

	phyWriteRegister(TRX_CTRL_2_REG,
			(1 << RX_SAFE_MODE) | (1 << OQPSK_SCRAM_EN));
}
    3542:	bd70      	pop	{r4, r5, r6, pc}
    3544:	00003c99 	.word	0x00003c99
    3548:	00003db5 	.word	0x00003db5
    354c:	200006b9 	.word	0x200006b9
    3550:	200006b8 	.word	0x200006b8
    3554:	00003ee1 	.word	0x00003ee1
    3558:	00003de5 	.word	0x00003de5

0000355c <PHY_SetRxState>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetRxState(bool rx)
{
    355c:	b510      	push	{r4, lr}
	phyRxState = rx;
    355e:	4b02      	ldr	r3, [pc, #8]	; (3568 <PHY_SetRxState+0xc>)
    3560:	7018      	strb	r0, [r3, #0]
	phySetRxState();
    3562:	4b02      	ldr	r3, [pc, #8]	; (356c <PHY_SetRxState+0x10>)
    3564:	4798      	blx	r3
}
    3566:	bd10      	pop	{r4, pc}
    3568:	200006b9 	.word	0x200006b9
    356c:	000034dd 	.word	0x000034dd

00003570 <PHY_SetChannel>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetChannel(uint8_t channel)
{
    3570:	b510      	push	{r4, lr}
    3572:	0004      	movs	r4, r0
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3574:	2008      	movs	r0, #8
    3576:	4b06      	ldr	r3, [pc, #24]	; (3590 <PHY_SetChannel+0x20>)
    3578:	4798      	blx	r3

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    357a:	231f      	movs	r3, #31
    357c:	0001      	movs	r1, r0
    357e:	4399      	bics	r1, r3
    3580:	0020      	movs	r0, r4
    3582:	4308      	orrs	r0, r1
    3584:	b2c1      	uxtb	r1, r0
    3586:	2008      	movs	r0, #8
    3588:	4b02      	ldr	r3, [pc, #8]	; (3594 <PHY_SetChannel+0x24>)
    358a:	4798      	blx	r3
{
	uint8_t reg;

	reg = phyReadRegister(PHY_CC_CCA_REG) & ~0x1f;
	phyWriteRegister(PHY_CC_CCA_REG, reg | channel);
}
    358c:	bd10      	pop	{r4, pc}
    358e:	46c0      	nop			; (mov r8, r8)
    3590:	00003de5 	.word	0x00003de5
    3594:	00003ee1 	.word	0x00003ee1

00003598 <PHY_SetPanId>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetPanId(uint16_t panId)
{
    3598:	b530      	push	{r4, r5, lr}
    359a:	b083      	sub	sp, #12
    359c:	466b      	mov	r3, sp
    359e:	1d9d      	adds	r5, r3, #6
    35a0:	80d8      	strh	r0, [r3, #6]

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    35a2:	b2c1      	uxtb	r1, r0
    35a4:	2022      	movs	r0, #34	; 0x22
    35a6:	4c03      	ldr	r4, [pc, #12]	; (35b4 <PHY_SetPanId+0x1c>)
    35a8:	47a0      	blx	r4
    35aa:	7869      	ldrb	r1, [r5, #1]
    35ac:	2023      	movs	r0, #35	; 0x23
    35ae:	47a0      	blx	r4
{
	uint8_t *d = (uint8_t *)&panId;

	phyWriteRegister(PAN_ID_0_REG, d[0]);
	phyWriteRegister(PAN_ID_1_REG, d[1]);
}
    35b0:	b003      	add	sp, #12
    35b2:	bd30      	pop	{r4, r5, pc}
    35b4:	00003ee1 	.word	0x00003ee1

000035b8 <PHY_SetShortAddr>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetShortAddr(uint16_t addr)
{
    35b8:	b570      	push	{r4, r5, r6, lr}
    35ba:	b082      	sub	sp, #8
    35bc:	466b      	mov	r3, sp
    35be:	1d9c      	adds	r4, r3, #6
    35c0:	80d8      	strh	r0, [r3, #6]
	uint8_t *d = (uint8_t *)&addr;

	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
    35c2:	b2c5      	uxtb	r5, r0

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    35c4:	0029      	movs	r1, r5
    35c6:	2020      	movs	r0, #32
    35c8:	4e05      	ldr	r6, [pc, #20]	; (35e0 <PHY_SetShortAddr+0x28>)
    35ca:	47b0      	blx	r6
void PHY_SetShortAddr(uint16_t addr)
{
	uint8_t *d = (uint8_t *)&addr;

	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
    35cc:	7864      	ldrb	r4, [r4, #1]

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    35ce:	0021      	movs	r1, r4
    35d0:	2021      	movs	r0, #33	; 0x21
    35d2:	47b0      	blx	r6
    35d4:	192c      	adds	r4, r5, r4
    35d6:	b2e1      	uxtb	r1, r4
    35d8:	202d      	movs	r0, #45	; 0x2d
    35da:	47b0      	blx	r6
	uint8_t *d = (uint8_t *)&addr;

	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
	phyWriteRegister(CSMA_SEED_0_REG, d[0] + d[1]);
}
    35dc:	b002      	add	sp, #8
    35de:	bd70      	pop	{r4, r5, r6, pc}
    35e0:	00003ee1 	.word	0x00003ee1

000035e4 <PHY_DataReq>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_DataReq(uint8_t *data)
{
    35e4:	b510      	push	{r4, lr}
    35e6:	0004      	movs	r4, r0
	phyTrxSetState(TRX_CMD_TX_ARET_ON);
    35e8:	2019      	movs	r0, #25
    35ea:	4b0c      	ldr	r3, [pc, #48]	; (361c <PHY_DataReq+0x38>)
    35ec:	4798      	blx	r3
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    35ee:	200f      	movs	r0, #15
    35f0:	4b0b      	ldr	r3, [pc, #44]	; (3620 <PHY_DataReq+0x3c>)
    35f2:	4798      	blx	r3
	phyReadRegister(IRQ_STATUS_REG);

	/* size of the buffer is sent as first byte of the data
	 * and data starts from second byte.
	 */
	data[0] += 2;
    35f4:	7821      	ldrb	r1, [r4, #0]
    35f6:	1c8b      	adds	r3, r1, #2
    35f8:	7023      	strb	r3, [r4, #0]
	trx_frame_write(data, (data[0] - 1) /* length value*/);
    35fa:	3101      	adds	r1, #1
    35fc:	b2c9      	uxtb	r1, r1
    35fe:	0020      	movs	r0, r4
    3600:	4b08      	ldr	r3, [pc, #32]	; (3624 <PHY_DataReq+0x40>)
    3602:	4798      	blx	r3

	phyState = PHY_STATE_TX_WAIT_END;
    3604:	2203      	movs	r2, #3
    3606:	4b08      	ldr	r3, [pc, #32]	; (3628 <PHY_DataReq+0x44>)
    3608:	701a      	strb	r2, [r3, #0]
    360a:	4b08      	ldr	r3, [pc, #32]	; (362c <PHY_DataReq+0x48>)
    360c:	2280      	movs	r2, #128	; 0x80
    360e:	0352      	lsls	r2, r2, #13
    3610:	619a      	str	r2, [r3, #24]

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
    3612:	46c0      	nop			; (mov r8, r8)
    3614:	46c0      	nop			; (mov r8, r8)
	} else {
		port_base->OUTCLR.reg = pin_mask;
    3616:	615a      	str	r2, [r3, #20]

	TRX_SLP_TR_HIGH();
	TRX_TRIG_DELAY();
	TRX_SLP_TR_LOW();
}
    3618:	bd10      	pop	{r4, pc}
    361a:	46c0      	nop			; (mov r8, r8)
    361c:	000034a1 	.word	0x000034a1
    3620:	00003de5 	.word	0x00003de5
    3624:	00004111 	.word	0x00004111
    3628:	200006b8 	.word	0x200006b8
    362c:	41004400 	.word	0x41004400

00003630 <PHY_EncryptReq>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_EncryptReq(uint8_t *text, uint8_t *key)
{
    3630:	b510      	push	{r4, lr}
    3632:	0004      	movs	r4, r0
    3634:	0008      	movs	r0, r1
	sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    3636:	2200      	movs	r2, #0
    3638:	2100      	movs	r1, #0
    363a:	4b05      	ldr	r3, [pc, #20]	; (3650 <PHY_EncryptReq+0x20>)
    363c:	4798      	blx	r3
#if (SAL_TYPE == AT86RF2xx)
	sal_aes_wrrd(text, NULL);
    363e:	2100      	movs	r1, #0
    3640:	0020      	movs	r0, r4
    3642:	4b04      	ldr	r3, [pc, #16]	; (3654 <PHY_EncryptReq+0x24>)
    3644:	4798      	blx	r3
#else
	sal_aes_exec(text);
#endif
	sal_aes_read(text);
    3646:	0020      	movs	r0, r4
    3648:	4b03      	ldr	r3, [pc, #12]	; (3658 <PHY_EncryptReq+0x28>)
    364a:	4798      	blx	r3
}
    364c:	bd10      	pop	{r4, pc}
    364e:	46c0      	nop			; (mov r8, r8)
    3650:	00003b31 	.word	0x00003b31
    3654:	00003ac5 	.word	0x00003ac5
    3658:	00003c69 	.word	0x00003c69

0000365c <PHY_TaskHandler>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
    365c:	b5f0      	push	{r4, r5, r6, r7, lr}
    365e:	b085      	sub	sp, #20
	if (PHY_STATE_SLEEP == phyState) {
    3660:	4b26      	ldr	r3, [pc, #152]	; (36fc <PHY_TaskHandler+0xa0>)
    3662:	781b      	ldrb	r3, [r3, #0]
    3664:	2b02      	cmp	r3, #2
    3666:	d047      	beq.n	36f8 <PHY_TaskHandler+0x9c>
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3668:	200f      	movs	r0, #15
    366a:	4b25      	ldr	r3, [pc, #148]	; (3700 <PHY_TaskHandler+0xa4>)
    366c:	4798      	blx	r3
{
	if (PHY_STATE_SLEEP == phyState) {
		return;
	}

	if (phyReadRegister(IRQ_STATUS_REG) & (1 << TRX_END)) {
    366e:	0703      	lsls	r3, r0, #28
    3670:	d542      	bpl.n	36f8 <PHY_TaskHandler+0x9c>
		if (PHY_STATE_IDLE == phyState) {
    3672:	4b22      	ldr	r3, [pc, #136]	; (36fc <PHY_TaskHandler+0xa0>)
    3674:	781b      	ldrb	r3, [r3, #0]
    3676:	2b01      	cmp	r3, #1
    3678:	d124      	bne.n	36c4 <PHY_TaskHandler+0x68>
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    367a:	2007      	movs	r0, #7
    367c:	4b20      	ldr	r3, [pc, #128]	; (3700 <PHY_TaskHandler+0xa4>)
    367e:	4798      	blx	r3
    3680:	0005      	movs	r5, r0
			uint8_t size;
			int8_t rssi;

			rssi = (int8_t)phyReadRegister(PHY_ED_LEVEL_REG);

			trx_frame_read(&size, 1);
    3682:	466b      	mov	r3, sp
    3684:	1ddc      	adds	r4, r3, #7
    3686:	2101      	movs	r1, #1
    3688:	0020      	movs	r0, r4
    368a:	4f1e      	ldr	r7, [pc, #120]	; (3704 <PHY_TaskHandler+0xa8>)
    368c:	47b8      	blx	r7

			trx_frame_read(phyRxBuffer, size + 2);
    368e:	7821      	ldrb	r1, [r4, #0]
    3690:	3102      	adds	r1, #2
    3692:	b2c9      	uxtb	r1, r1
    3694:	4e1c      	ldr	r6, [pc, #112]	; (3708 <PHY_TaskHandler+0xac>)
    3696:	0030      	movs	r0, r6
    3698:	47b8      	blx	r7

			ind.data = phyRxBuffer + 1;
    369a:	a802      	add	r0, sp, #8
    369c:	1c73      	adds	r3, r6, #1
    369e:	9302      	str	r3, [sp, #8]

			ind.size = size - PHY_CRC_SIZE;
    36a0:	7823      	ldrb	r3, [r4, #0]
    36a2:	1e9a      	subs	r2, r3, #2
    36a4:	7102      	strb	r2, [r0, #4]
			ind.lqi  = phyRxBuffer[size + 1];
    36a6:	18f3      	adds	r3, r6, r3
    36a8:	785b      	ldrb	r3, [r3, #1]
    36aa:	7143      	strb	r3, [r0, #5]
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
    36ac:	3d5b      	subs	r5, #91	; 0x5b
    36ae:	7185      	strb	r5, [r0, #6]
			PHY_DataInd(&ind);
    36b0:	4b16      	ldr	r3, [pc, #88]	; (370c <PHY_TaskHandler+0xb0>)
    36b2:	4798      	blx	r3
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    36b4:	4d12      	ldr	r5, [pc, #72]	; (3700 <PHY_TaskHandler+0xa4>)

/*************************************************************************//**
*****************************************************************************/
static void phyWaitState(uint8_t state)
{
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    36b6:	241f      	movs	r4, #31
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    36b8:	2001      	movs	r0, #1
    36ba:	47a8      	blx	r5

/*************************************************************************//**
*****************************************************************************/
static void phyWaitState(uint8_t state)
{
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    36bc:	4020      	ands	r0, r4
    36be:	2816      	cmp	r0, #22
    36c0:	d1fa      	bne.n	36b8 <PHY_TaskHandler+0x5c>
    36c2:	e019      	b.n	36f8 <PHY_TaskHandler+0x9c>
			ind.lqi  = phyRxBuffer[size + 1];
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
			PHY_DataInd(&ind);

			phyWaitState(TRX_STATUS_RX_AACK_ON);
		} else if (PHY_STATE_TX_WAIT_END == phyState) {
    36c4:	2b03      	cmp	r3, #3
    36c6:	d117      	bne.n	36f8 <PHY_TaskHandler+0x9c>
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    36c8:	2002      	movs	r0, #2
    36ca:	4b0d      	ldr	r3, [pc, #52]	; (3700 <PHY_TaskHandler+0xa4>)
    36cc:	4798      	blx	r3
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
			PHY_DataInd(&ind);

			phyWaitState(TRX_STATUS_RX_AACK_ON);
		} else if (PHY_STATE_TX_WAIT_END == phyState) {
			uint8_t status
    36ce:	0940      	lsrs	r0, r0, #5
    36d0:	b2c4      	uxtb	r4, r0
				= (phyReadRegister(TRX_STATE_REG) >>
					TRAC_STATUS) & 7;

			if (TRAC_STATUS_SUCCESS == status) {
    36d2:	2c00      	cmp	r4, #0
    36d4:	d008      	beq.n	36e8 <PHY_TaskHandler+0x8c>
				status = PHY_STATUS_SUCCESS;
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
    36d6:	2c03      	cmp	r4, #3
    36d8:	d005      	beq.n	36e6 <PHY_TaskHandler+0x8a>
					status) {
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
			} else if (TRAC_STATUS_NO_ACK == status) {
				status = PHY_STATUS_NO_ACK;
			} else {
				status = PHY_STATUS_ERROR;
    36da:	3c05      	subs	r4, #5
    36dc:	4263      	negs	r3, r4
    36de:	4163      	adcs	r3, r4
    36e0:	2403      	movs	r4, #3
    36e2:	1ae4      	subs	r4, r4, r3
    36e4:	e000      	b.n	36e8 <PHY_TaskHandler+0x8c>

			if (TRAC_STATUS_SUCCESS == status) {
				status = PHY_STATUS_SUCCESS;
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
					status) {
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    36e6:	2401      	movs	r4, #1
				status = PHY_STATUS_NO_ACK;
			} else {
				status = PHY_STATUS_ERROR;
			}

			phySetRxState();
    36e8:	4b09      	ldr	r3, [pc, #36]	; (3710 <PHY_TaskHandler+0xb4>)
    36ea:	4798      	blx	r3
			phyState = PHY_STATE_IDLE;
    36ec:	2201      	movs	r2, #1
    36ee:	4b03      	ldr	r3, [pc, #12]	; (36fc <PHY_TaskHandler+0xa0>)
    36f0:	701a      	strb	r2, [r3, #0]

			PHY_DataConf(status);
    36f2:	0020      	movs	r0, r4
    36f4:	4b07      	ldr	r3, [pc, #28]	; (3714 <PHY_TaskHandler+0xb8>)
    36f6:	4798      	blx	r3
		}
	}
}
    36f8:	b005      	add	sp, #20
    36fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    36fc:	200006b8 	.word	0x200006b8
    3700:	00003de5 	.word	0x00003de5
    3704:	00003fe1 	.word	0x00003fe1
    3708:	20000638 	.word	0x20000638
    370c:	00002a15 	.word	0x00002a15
    3710:	000034dd 	.word	0x000034dd
    3714:	0000334d 	.word	0x0000334d

00003718 <SYS_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_Init(void)
{
    3718:	b510      	push	{r4, lr}
	SYS_TimerInit();
    371a:	4b04      	ldr	r3, [pc, #16]	; (372c <SYS_Init+0x14>)
    371c:	4798      	blx	r3
#if SYS_SECURITY_MODE == 0
	sal_init();
    371e:	4b04      	ldr	r3, [pc, #16]	; (3730 <SYS_Init+0x18>)
    3720:	4798      	blx	r3
#endif
	PHY_Init();
    3722:	4b04      	ldr	r3, [pc, #16]	; (3734 <SYS_Init+0x1c>)
    3724:	4798      	blx	r3
	NWK_Init();
    3726:	4b04      	ldr	r3, [pc, #16]	; (3738 <SYS_Init+0x20>)
    3728:	4798      	blx	r3
}
    372a:	bd10      	pop	{r4, pc}
    372c:	000037e9 	.word	0x000037e9
    3730:	00003ac1 	.word	0x00003ac1
    3734:	00003509 	.word	0x00003509
    3738:	00002285 	.word	0x00002285

0000373c <SYS_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TaskHandler(void)
{
    373c:	b510      	push	{r4, lr}
	PHY_TaskHandler();
    373e:	4b03      	ldr	r3, [pc, #12]	; (374c <SYS_TaskHandler+0x10>)
    3740:	4798      	blx	r3
	NWK_TaskHandler();
    3742:	4b03      	ldr	r3, [pc, #12]	; (3750 <SYS_TaskHandler+0x14>)
    3744:	4798      	blx	r3
	SYS_TimerTaskHandler();
    3746:	4b03      	ldr	r3, [pc, #12]	; (3754 <SYS_TaskHandler+0x18>)
    3748:	4798      	blx	r3
}
    374a:	bd10      	pop	{r4, pc}
    374c:	0000365d 	.word	0x0000365d
    3750:	00002311 	.word	0x00002311
    3754:	000038b1 	.word	0x000038b1

00003758 <SYS_EncryptReq>:
#endif

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptReq(uint32_t *text, uint32_t *key)
{
    3758:	b510      	push	{r4, lr}
#if SYS_SECURITY_MODE == 0
	PHY_EncryptReq((uint8_t *)text, (uint8_t *)key);
    375a:	4b02      	ldr	r3, [pc, #8]	; (3764 <SYS_EncryptReq+0xc>)
    375c:	4798      	blx	r3
	text[2] ^= text[0];
	text[3] ^= text[1];
	xtea(&text[2], key);
#endif

	SYS_EncryptConf();
    375e:	4b02      	ldr	r3, [pc, #8]	; (3768 <SYS_EncryptReq+0x10>)
    3760:	4798      	blx	r3
}
    3762:	bd10      	pop	{r4, pc}
    3764:	00003631 	.word	0x00003631
    3768:	00002e99 	.word	0x00002e99

0000376c <placeTimer>:
}

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    376c:	b530      	push	{r4, r5, lr}
	if (timers) {
    376e:	4b15      	ldr	r3, [pc, #84]	; (37c4 <placeTimer+0x58>)
    3770:	681d      	ldr	r5, [r3, #0]
    3772:	2d00      	cmp	r5, #0
    3774:	d01e      	beq.n	37b4 <placeTimer+0x48>
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;
    3776:	6882      	ldr	r2, [r0, #8]

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
    3778:	6869      	ldr	r1, [r5, #4]
    377a:	428a      	cmp	r2, r1
    377c:	d305      	bcc.n	378a <placeTimer+0x1e>
    377e:	002c      	movs	r4, r5
    3780:	e009      	b.n	3796 <placeTimer+0x2a>
    3782:	6859      	ldr	r1, [r3, #4]
    3784:	4291      	cmp	r1, r2
    3786:	d905      	bls.n	3794 <placeTimer+0x28>
    3788:	e001      	b.n	378e <placeTimer+0x22>
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    378a:	002b      	movs	r3, r5
/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
    378c:	2400      	movs	r4, #0
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
				t->timeout -= timeout;
    378e:	1a89      	subs	r1, r1, r2
    3790:	6059      	str	r1, [r3, #4]
				break;
    3792:	e004      	b.n	379e <placeTimer+0x32>
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    3794:	001c      	movs	r4, r3
			if (timeout < t->timeout) {
				t->timeout -= timeout;
				break;
			} else {
				timeout -= t->timeout;
    3796:	1a52      	subs	r2, r2, r1
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    3798:	6823      	ldr	r3, [r4, #0]
    379a:	2b00      	cmp	r3, #0
    379c:	d1f1      	bne.n	3782 <placeTimer+0x16>
			}

			prev = t;
		}

		timer->timeout = timeout;
    379e:	6042      	str	r2, [r0, #4]

		if (prev) {
    37a0:	2c00      	cmp	r4, #0
    37a2:	d003      	beq.n	37ac <placeTimer+0x40>
			timer->next = prev->next;
    37a4:	6823      	ldr	r3, [r4, #0]
    37a6:	6003      	str	r3, [r0, #0]
			prev->next = timer;
    37a8:	6020      	str	r0, [r4, #0]
    37aa:	e009      	b.n	37c0 <placeTimer+0x54>
		} else {
			timer->next = timers;
    37ac:	6005      	str	r5, [r0, #0]
			timers = timer;
    37ae:	4b05      	ldr	r3, [pc, #20]	; (37c4 <placeTimer+0x58>)
    37b0:	6018      	str	r0, [r3, #0]
    37b2:	e005      	b.n	37c0 <placeTimer+0x54>
		}
	} else {
		timer->next = NULL;
    37b4:	2300      	movs	r3, #0
    37b6:	6003      	str	r3, [r0, #0]
		timer->timeout = timer->interval;
    37b8:	6883      	ldr	r3, [r0, #8]
    37ba:	6043      	str	r3, [r0, #4]
		timers = timer;
    37bc:	4b01      	ldr	r3, [pc, #4]	; (37c4 <placeTimer+0x58>)
    37be:	6018      	str	r0, [r3, #0]
	}
}
    37c0:	bd30      	pop	{r4, r5, pc}
    37c2:	46c0      	nop			; (mov r8, r8)
    37c4:	200006bc 	.word	0x200006bc

000037c8 <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
    37c8:	b510      	push	{r4, lr}
	SysTimerIrqCount++;
    37ca:	4a04      	ldr	r2, [pc, #16]	; (37dc <SYS_HwExpiry_Cb+0x14>)
    37cc:	7813      	ldrb	r3, [r2, #0]
    37ce:	3301      	adds	r3, #1
    37d0:	b2db      	uxtb	r3, r3
    37d2:	7013      	strb	r3, [r2, #0]
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    37d4:	4802      	ldr	r0, [pc, #8]	; (37e0 <SYS_HwExpiry_Cb+0x18>)
    37d6:	4b03      	ldr	r3, [pc, #12]	; (37e4 <SYS_HwExpiry_Cb+0x1c>)
    37d8:	4798      	blx	r3
}
    37da:	bd10      	pop	{r4, pc}
    37dc:	20000840 	.word	0x20000840
    37e0:	00002710 	.word	0x00002710
    37e4:	00004b91 	.word	0x00004b91

000037e8 <SYS_TimerInit>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerInit(void)
{
    37e8:	b510      	push	{r4, lr}
	SysTimerIrqCount = 0;
    37ea:	2400      	movs	r4, #0
    37ec:	4b06      	ldr	r3, [pc, #24]	; (3808 <SYS_TimerInit+0x20>)
    37ee:	701c      	strb	r4, [r3, #0]
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    37f0:	4806      	ldr	r0, [pc, #24]	; (380c <SYS_TimerInit+0x24>)
    37f2:	4b07      	ldr	r3, [pc, #28]	; (3810 <SYS_TimerInit+0x28>)
    37f4:	4798      	blx	r3
	common_tc_init();
    37f6:	4b07      	ldr	r3, [pc, #28]	; (3814 <SYS_TimerInit+0x2c>)
    37f8:	4798      	blx	r3
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    37fa:	4807      	ldr	r0, [pc, #28]	; (3818 <SYS_TimerInit+0x30>)
    37fc:	4b07      	ldr	r3, [pc, #28]	; (381c <SYS_TimerInit+0x34>)
    37fe:	4798      	blx	r3
	timers = NULL;
    3800:	4b07      	ldr	r3, [pc, #28]	; (3820 <SYS_TimerInit+0x38>)
    3802:	601c      	str	r4, [r3, #0]
}
    3804:	bd10      	pop	{r4, pc}
    3806:	46c0      	nop			; (mov r8, r8)
    3808:	20000840 	.word	0x20000840
    380c:	000037c9 	.word	0x000037c9
    3810:	00004c81 	.word	0x00004c81
    3814:	00004bfd 	.word	0x00004bfd
    3818:	00002710 	.word	0x00002710
    381c:	00004b91 	.word	0x00004b91
    3820:	200006bc 	.word	0x200006bc

00003824 <SYS_TimerStop>:
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    3824:	4b0f      	ldr	r3, [pc, #60]	; (3864 <SYS_TimerStop+0x40>)
    3826:	681a      	ldr	r2, [r3, #0]
    3828:	2a00      	cmp	r2, #0
    382a:	d01a      	beq.n	3862 <SYS_TimerStop+0x3e>
		if (t == timer) {
    382c:	4282      	cmp	r2, r0
    382e:	d115      	bne.n	385c <SYS_TimerStop+0x38>
    3830:	e006      	b.n	3840 <SYS_TimerStop+0x1c>
    3832:	4298      	cmp	r0, r3
    3834:	d111      	bne.n	385a <SYS_TimerStop+0x36>
			if (prev) {
    3836:	2a00      	cmp	r2, #0
    3838:	d003      	beq.n	3842 <SYS_TimerStop+0x1e>
				prev->next = t->next;
    383a:	6819      	ldr	r1, [r3, #0]
    383c:	6011      	str	r1, [r2, #0]
    383e:	e003      	b.n	3848 <SYS_TimerStop+0x24>
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    3840:	0003      	movs	r3, r0
		if (t == timer) {
			if (prev) {
				prev->next = t->next;
			} else {
				timers = t->next;
    3842:	4a08      	ldr	r2, [pc, #32]	; (3864 <SYS_TimerStop+0x40>)
    3844:	6819      	ldr	r1, [r3, #0]
    3846:	6011      	str	r1, [r2, #0]
			}

			if (t->next) {
    3848:	681b      	ldr	r3, [r3, #0]
    384a:	2b00      	cmp	r3, #0
    384c:	d009      	beq.n	3862 <SYS_TimerStop+0x3e>
				t->next->timeout += timer->timeout;
    384e:	6842      	ldr	r2, [r0, #4]
    3850:	6859      	ldr	r1, [r3, #4]
    3852:	468c      	mov	ip, r1
    3854:	4462      	add	r2, ip
    3856:	605a      	str	r2, [r3, #4]
    3858:	e003      	b.n	3862 <SYS_TimerStop+0x3e>
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    385a:	001a      	movs	r2, r3
    385c:	6813      	ldr	r3, [r2, #0]
    385e:	2b00      	cmp	r3, #0
    3860:	d1e7      	bne.n	3832 <SYS_TimerStop+0xe>
			break;
		}

		prev = t;
	}
}
    3862:	4770      	bx	lr
    3864:	200006bc 	.word	0x200006bc

00003868 <SYS_TimerStarted>:

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    3868:	4b09      	ldr	r3, [pc, #36]	; (3890 <SYS_TimerStarted+0x28>)
    386a:	681b      	ldr	r3, [r3, #0]
    386c:	2b00      	cmp	r3, #0
    386e:	d009      	beq.n	3884 <SYS_TimerStarted+0x1c>
		if (t == timer) {
    3870:	4283      	cmp	r3, r0
    3872:	d102      	bne.n	387a <SYS_TimerStarted+0x12>
    3874:	e008      	b.n	3888 <SYS_TimerStarted+0x20>
    3876:	4298      	cmp	r0, r3
    3878:	d008      	beq.n	388c <SYS_TimerStarted+0x24>

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    387a:	681b      	ldr	r3, [r3, #0]
    387c:	2b00      	cmp	r3, #0
    387e:	d1fa      	bne.n	3876 <SYS_TimerStarted+0xe>
		if (t == timer) {
			return true;
		}
	}
	return false;
    3880:	2000      	movs	r0, #0
    3882:	e004      	b.n	388e <SYS_TimerStarted+0x26>
    3884:	2000      	movs	r0, #0
    3886:	e002      	b.n	388e <SYS_TimerStarted+0x26>
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
		if (t == timer) {
			return true;
    3888:	2001      	movs	r0, #1
    388a:	e000      	b.n	388e <SYS_TimerStarted+0x26>
    388c:	2001      	movs	r0, #1
		}
	}
	return false;
}
    388e:	4770      	bx	lr
    3890:	200006bc 	.word	0x200006bc

00003894 <SYS_TimerStart>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerStart(SYS_Timer_t *timer)
{
    3894:	b510      	push	{r4, lr}
    3896:	0004      	movs	r4, r0
	if (!SYS_TimerStarted(timer)) {
    3898:	4b03      	ldr	r3, [pc, #12]	; (38a8 <SYS_TimerStart+0x14>)
    389a:	4798      	blx	r3
    389c:	2800      	cmp	r0, #0
    389e:	d102      	bne.n	38a6 <SYS_TimerStart+0x12>
		placeTimer(timer);
    38a0:	0020      	movs	r0, r4
    38a2:	4b02      	ldr	r3, [pc, #8]	; (38ac <SYS_TimerStart+0x18>)
    38a4:	4798      	blx	r3
	}
}
    38a6:	bd10      	pop	{r4, pc}
    38a8:	00003869 	.word	0x00003869
    38ac:	0000376d 	.word	0x0000376d

000038b0 <SYS_TimerTaskHandler>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerTaskHandler(void)
{
    38b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    38b2:	b083      	sub	sp, #12
	uint32_t elapsed;
	uint8_t cnt;
	irqflags_t flags;

	if (0 == SysTimerIrqCount) {
    38b4:	4b1c      	ldr	r3, [pc, #112]	; (3928 <SYS_TimerTaskHandler+0x78>)
    38b6:	781b      	ldrb	r3, [r3, #0]
    38b8:	2b00      	cmp	r3, #0
    38ba:	d033      	beq.n	3924 <SYS_TimerTaskHandler+0x74>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    38bc:	f3ef 8210 	mrs	r2, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    38c0:	4253      	negs	r3, r2
    38c2:	4153      	adcs	r3, r2
    38c4:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    38c6:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    38c8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    38cc:	2200      	movs	r2, #0
    38ce:	4b17      	ldr	r3, [pc, #92]	; (392c <SYS_TimerTaskHandler+0x7c>)
    38d0:	701a      	strb	r2, [r3, #0]
	return flags;
    38d2:	9901      	ldr	r1, [sp, #4]
		return;
	}

	/* Enter a critical section */
	flags = cpu_irq_save();
	cnt = SysTimerIrqCount;
    38d4:	4b14      	ldr	r3, [pc, #80]	; (3928 <SYS_TimerTaskHandler+0x78>)
    38d6:	781d      	ldrb	r5, [r3, #0]
    38d8:	b2ed      	uxtb	r5, r5
	SysTimerIrqCount = 0;
    38da:	701a      	strb	r2, [r3, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    38dc:	2900      	cmp	r1, #0
    38de:	d005      	beq.n	38ec <SYS_TimerTaskHandler+0x3c>
		cpu_irq_enable();
    38e0:	3201      	adds	r2, #1
    38e2:	4b12      	ldr	r3, [pc, #72]	; (392c <SYS_TimerTaskHandler+0x7c>)
    38e4:	701a      	strb	r2, [r3, #0]
    38e6:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    38ea:	b662      	cpsie	i
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;
    38ec:	00ab      	lsls	r3, r5, #2
    38ee:	195d      	adds	r5, r3, r5
    38f0:	006d      	lsls	r5, r5, #1

	while (timers && (timers->timeout <= elapsed)) {
    38f2:	4e0f      	ldr	r6, [pc, #60]	; (3930 <SYS_TimerTaskHandler+0x80>)
		SYS_Timer_t *timer = timers;

		elapsed -= timers->timeout;
		timers = timers->next;
    38f4:	0037      	movs	r7, r6
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;

	while (timers && (timers->timeout <= elapsed)) {
    38f6:	e00d      	b.n	3914 <SYS_TimerTaskHandler+0x64>
		SYS_Timer_t *timer = timers;

		elapsed -= timers->timeout;
    38f8:	1aed      	subs	r5, r5, r3
		timers = timers->next;
    38fa:	6823      	ldr	r3, [r4, #0]
    38fc:	603b      	str	r3, [r7, #0]
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    38fe:	7b23      	ldrb	r3, [r4, #12]
    3900:	2b01      	cmp	r3, #1
    3902:	d102      	bne.n	390a <SYS_TimerTaskHandler+0x5a>
			placeTimer(timer);
    3904:	0020      	movs	r0, r4
    3906:	4b0b      	ldr	r3, [pc, #44]	; (3934 <SYS_TimerTaskHandler+0x84>)
    3908:	4798      	blx	r3
		}

		if (timer->handler) {
    390a:	6923      	ldr	r3, [r4, #16]
    390c:	2b00      	cmp	r3, #0
    390e:	d001      	beq.n	3914 <SYS_TimerTaskHandler+0x64>
			timer->handler(timer);
    3910:	0020      	movs	r0, r4
    3912:	4798      	blx	r3
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;

	while (timers && (timers->timeout <= elapsed)) {
    3914:	6834      	ldr	r4, [r6, #0]
    3916:	2c00      	cmp	r4, #0
    3918:	d004      	beq.n	3924 <SYS_TimerTaskHandler+0x74>
    391a:	6863      	ldr	r3, [r4, #4]
    391c:	429d      	cmp	r5, r3
    391e:	d2eb      	bcs.n	38f8 <SYS_TimerTaskHandler+0x48>
			timer->handler(timer);
		}
	}

	if (timers) {
		timers->timeout -= elapsed;
    3920:	1b5d      	subs	r5, r3, r5
    3922:	6065      	str	r5, [r4, #4]
	}
}
    3924:	b003      	add	sp, #12
    3926:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3928:	20000840 	.word	0x20000840
    392c:	20000008 	.word	0x20000008
    3930:	200006bc 	.word	0x200006bc
    3934:	0000376d 	.word	0x0000376d

00003938 <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    3938:	b510      	push	{r4, lr}
	tmr_cca_callback();
    393a:	4b01      	ldr	r3, [pc, #4]	; (3940 <tc_cca_callback+0x8>)
    393c:	4798      	blx	r3
}
    393e:	bd10      	pop	{r4, pc}
    3940:	00004c65 	.word	0x00004c65

00003944 <tc_ovf_callback>:
{
	cpu_irq_restore((uint32_t)flags);
}

static void tc_ovf_callback(struct tc_module *const module_instance)
{
    3944:	b510      	push	{r4, lr}
	tmr_ovf_callback();
    3946:	4b01      	ldr	r3, [pc, #4]	; (394c <tc_ovf_callback+0x8>)
    3948:	4798      	blx	r3
}
    394a:	bd10      	pop	{r4, pc}
    394c:	00004c1d 	.word	0x00004c1d

00003950 <tmr_read_count>:
#endif

/*! \brief  read the actual timer count from register
 */
uint16_t tmr_read_count(void)
{
    3950:	b510      	push	{r4, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    3952:	4802      	ldr	r0, [pc, #8]	; (395c <tmr_read_count+0xc>)
    3954:	4b02      	ldr	r3, [pc, #8]	; (3960 <tmr_read_count+0x10>)
    3956:	4798      	blx	r3
    3958:	b280      	uxth	r0, r0
}
    395a:	bd10      	pop	{r4, pc}
    395c:	20000878 	.word	0x20000878
    3960:	00002035 	.word	0x00002035

00003964 <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    3964:	4b03      	ldr	r3, [pc, #12]	; (3974 <tmr_disable_cc_interrupt+0x10>)
    3966:	2110      	movs	r1, #16
    3968:	681a      	ldr	r2, [r3, #0]
    396a:	7311      	strb	r1, [r2, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    396c:	7e5a      	ldrb	r2, [r3, #25]
    396e:	438a      	bics	r2, r1
    3970:	765a      	strb	r2, [r3, #25]
/*! \brief  to disable compare interrupt
 */
void tmr_disable_cc_interrupt(void)
{
	tc_disable_callback(&module_inst, TC_CALLBACK_CC_CHANNEL0);
}
    3972:	4770      	bx	lr
    3974:	20000878 	.word	0x20000878

00003978 <tmr_enable_cc_interrupt>:

/*! \brief  to enable compare interrupt
 */
void tmr_enable_cc_interrupt(void)
{
    3978:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    397a:	4c0a      	ldr	r4, [pc, #40]	; (39a4 <tmr_enable_cc_interrupt+0x2c>)
    397c:	6820      	ldr	r0, [r4, #0]
    397e:	4b0a      	ldr	r3, [pc, #40]	; (39a8 <tmr_enable_cc_interrupt+0x30>)
    3980:	4798      	blx	r3
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    3982:	4b0a      	ldr	r3, [pc, #40]	; (39ac <tmr_enable_cc_interrupt+0x34>)
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    3984:	5c1b      	ldrb	r3, [r3, r0]
    3986:	221f      	movs	r2, #31
    3988:	401a      	ands	r2, r3
    398a:	2301      	movs	r3, #1
    398c:	4093      	lsls	r3, r2
    398e:	4a08      	ldr	r2, [pc, #32]	; (39b0 <tmr_enable_cc_interrupt+0x38>)
    3990:	6013      	str	r3, [r2, #0]
	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));

	/* Enable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    3992:	7e62      	ldrb	r2, [r4, #25]
    3994:	2310      	movs	r3, #16
    3996:	4313      	orrs	r3, r2
    3998:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    399a:	6823      	ldr	r3, [r4, #0]
    399c:	2210      	movs	r2, #16
    399e:	735a      	strb	r2, [r3, #13]
	tc_enable_callback(&module_inst, TC_CALLBACK_CC_CHANNEL0);
}
    39a0:	bd10      	pop	{r4, pc}
    39a2:	46c0      	nop			; (mov r8, r8)
    39a4:	20000878 	.word	0x20000878
    39a8:	00001d81 	.word	0x00001d81
    39ac:	0000604c 	.word	0x0000604c
    39b0:	e000e100 	.word	0xe000e100

000039b4 <tmr_write_cmpreg>:
}

/*! \brief  to load compare value in channel compare register
 */
void tmr_write_cmpreg(uint16_t compare_value)
{
    39b4:	b510      	push	{r4, lr}
    39b6:	0002      	movs	r2, r0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    39b8:	2100      	movs	r1, #0
    39ba:	4802      	ldr	r0, [pc, #8]	; (39c4 <tmr_write_cmpreg+0x10>)
    39bc:	4b02      	ldr	r3, [pc, #8]	; (39c8 <tmr_write_cmpreg+0x14>)
    39be:	4798      	blx	r3
			(uint32_t)compare_value);
}
    39c0:	bd10      	pop	{r4, pc}
    39c2:	46c0      	nop			; (mov r8, r8)
    39c4:	20000878 	.word	0x20000878
    39c8:	00002065 	.word	0x00002065

000039cc <tmr_init>:
}

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    39cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    39ce:	464f      	mov	r7, r9
    39d0:	4646      	mov	r6, r8
    39d2:	b4c0      	push	{r6, r7}
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    39d4:	4a2d      	ldr	r2, [pc, #180]	; (3a8c <tmr_init+0xc0>)
    39d6:	2300      	movs	r3, #0
    39d8:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    39da:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    39dc:	2100      	movs	r1, #0
    39de:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    39e0:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    39e2:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    39e4:	7051      	strb	r1, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    39e6:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    39e8:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    39ea:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    39ec:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    39ee:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    39f0:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    39f2:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    39f4:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    39f6:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    39f8:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    39fa:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    39fc:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    39fe:	8593      	strh	r3, [r2, #44]	; 0x2c
		timer_config.clock_source = GCLK_GENERATOR_1;
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}
	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    3a00:	3b01      	subs	r3, #1
    3a02:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    3a04:	4c22      	ldr	r4, [pc, #136]	; (3a90 <tmr_init+0xc4>)
    3a06:	4923      	ldr	r1, [pc, #140]	; (3a94 <tmr_init+0xc8>)
    3a08:	0020      	movs	r0, r4
    3a0a:	4b23      	ldr	r3, [pc, #140]	; (3a98 <tmr_init+0xcc>)
    3a0c:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    3a0e:	2200      	movs	r2, #0
    3a10:	4922      	ldr	r1, [pc, #136]	; (3a9c <tmr_init+0xd0>)
    3a12:	0020      	movs	r0, r4
    3a14:	4d22      	ldr	r5, [pc, #136]	; (3aa0 <tmr_init+0xd4>)
    3a16:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    3a18:	2202      	movs	r2, #2
    3a1a:	4922      	ldr	r1, [pc, #136]	; (3aa4 <tmr_init+0xd8>)
    3a1c:	0020      	movs	r0, r4
    3a1e:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    3a20:	6820      	ldr	r0, [r4, #0]
    3a22:	4b21      	ldr	r3, [pc, #132]	; (3aa8 <tmr_init+0xdc>)
    3a24:	4699      	mov	r9, r3
    3a26:	4798      	blx	r3
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    3a28:	4b20      	ldr	r3, [pc, #128]	; (3aac <tmr_init+0xe0>)
    3a2a:	4698      	mov	r8, r3
    3a2c:	5c1b      	ldrb	r3, [r3, r0]
    3a2e:	271f      	movs	r7, #31
    3a30:	403b      	ands	r3, r7
    3a32:	2501      	movs	r5, #1
    3a34:	002a      	movs	r2, r5
    3a36:	409a      	lsls	r2, r3
    3a38:	4e1d      	ldr	r6, [pc, #116]	; (3ab0 <tmr_init+0xe4>)
    3a3a:	6032      	str	r2, [r6, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    3a3c:	7e62      	ldrb	r2, [r4, #25]
    3a3e:	2301      	movs	r3, #1
    3a40:	4313      	orrs	r3, r2
    3a42:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    3a44:	6823      	ldr	r3, [r4, #0]
    3a46:	735d      	strb	r5, [r3, #13]
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    3a48:	0018      	movs	r0, r3
    3a4a:	47c8      	blx	r9
    3a4c:	4643      	mov	r3, r8
    3a4e:	5c1b      	ldrb	r3, [r3, r0]
    3a50:	403b      	ands	r3, r7
    3a52:	409d      	lsls	r5, r3
    3a54:	6035      	str	r5, [r6, #0]

	/* Enable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    3a56:	7e62      	ldrb	r2, [r4, #25]
    3a58:	2310      	movs	r3, #16
    3a5a:	4313      	orrs	r3, r2
    3a5c:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    3a5e:	6822      	ldr	r2, [r4, #0]
    3a60:	2310      	movs	r3, #16
    3a62:	7353      	strb	r3, [r2, #13]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    3a64:	217f      	movs	r1, #127	; 0x7f
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3a66:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    3a68:	438b      	bics	r3, r1
    3a6a:	d1fc      	bne.n	3a66 <tmr_init+0x9a>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    3a6c:	8811      	ldrh	r1, [r2, #0]
    3a6e:	3302      	adds	r3, #2
    3a70:	430b      	orrs	r3, r1
    3a72:	8013      	strh	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
    3a74:	2000      	movs	r0, #0
    3a76:	4b0f      	ldr	r3, [pc, #60]	; (3ab4 <tmr_init+0xe8>)
    3a78:	4798      	blx	r3
	#endif
	return timer_multiplier;
    3a7a:	490f      	ldr	r1, [pc, #60]	; (3ab8 <tmr_init+0xec>)
    3a7c:	4b0f      	ldr	r3, [pc, #60]	; (3abc <tmr_init+0xf0>)
    3a7e:	4798      	blx	r3
    3a80:	b2c0      	uxtb	r0, r0
}
    3a82:	bc0c      	pop	{r2, r3}
    3a84:	4690      	mov	r8, r2
    3a86:	4699      	mov	r9, r3
    3a88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3a8a:	46c0      	nop			; (mov r8, r8)
    3a8c:	20000844 	.word	0x20000844
    3a90:	20000878 	.word	0x20000878
    3a94:	42002c00 	.word	0x42002c00
    3a98:	00001db9 	.word	0x00001db9
    3a9c:	00003945 	.word	0x00003945
    3aa0:	00001cc5 	.word	0x00001cc5
    3aa4:	00003939 	.word	0x00003939
    3aa8:	00001d81 	.word	0x00001d81
    3aac:	0000604c 	.word	0x0000604c
    3ab0:	e000e100 	.word	0xe000e100
    3ab4:	00001a55 	.word	0x00001a55
    3ab8:	000f4240 	.word	0x000f4240
    3abc:	00004c8d 	.word	0x00004c8d

00003ac0 <sal_init>:
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
}
    3ac0:	4770      	bx	lr
    3ac2:	46c0      	nop			; (mov r8, r8)

00003ac4 <sal_aes_wrrd>:
 * @param[in]  idata  AES block to be en/decrypted
 * @param[out] odata  Result of previous operation
 *                    (odata may be NULL or equal to idata)
 */
void sal_aes_wrrd(uint8_t *idata, uint8_t *odata)
{
    3ac4:	b570      	push	{r4, r5, r6, lr}
    3ac6:	0003      	movs	r3, r0
    3ac8:	000d      	movs	r5, r1
	 * Write data and start the operation.
	 * AES_MODE in aes_buf[0] and aes_buf[AES_BLOCKSIZE+1] as well as
	 * AES_REQUEST in aes_buf[AES_BLOCKSIZE+1]
	 * were set before in sal_aes_setup()
	 */
	memcpy(aes_buf + 1, idata, AES_BLOCKSIZE);
    3aca:	4c14      	ldr	r4, [pc, #80]	; (3b1c <sal_aes_wrrd+0x58>)
    3acc:	1c60      	adds	r0, r4, #1
    3ace:	2210      	movs	r2, #16
    3ad0:	0019      	movs	r1, r3
    3ad2:	4b13      	ldr	r3, [pc, #76]	; (3b20 <sal_aes_wrrd+0x5c>)
    3ad4:	4798      	blx	r3

	/* trx_aes_wrrd() overwrites aes_buf, the last byte must be saved.
	**/
	save_cmd = aes_buf[AES_BLOCKSIZE + 1];
    3ad6:	7c64      	ldrb	r4, [r4, #17]

	if (setup_flag) {
    3ad8:	4b12      	ldr	r3, [pc, #72]	; (3b24 <sal_aes_wrrd+0x60>)
    3ada:	781b      	ldrb	r3, [r3, #0]
    3adc:	2b00      	cmp	r3, #0
    3ade:	d008      	beq.n	3af2 <sal_aes_wrrd+0x2e>
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    3ae0:	2212      	movs	r2, #18
    3ae2:	490e      	ldr	r1, [pc, #56]	; (3b1c <sal_aes_wrrd+0x58>)
    3ae4:	2083      	movs	r0, #131	; 0x83
    3ae6:	4b10      	ldr	r3, [pc, #64]	; (3b28 <sal_aes_wrrd+0x64>)
    3ae8:	4798      	blx	r3
				AES_BLOCKSIZE + 2);

		setup_flag = false;
    3aea:	2200      	movs	r2, #0
    3aec:	4b0d      	ldr	r3, [pc, #52]	; (3b24 <sal_aes_wrrd+0x60>)
    3aee:	701a      	strb	r2, [r3, #0]
    3af0:	e005      	b.n	3afe <sal_aes_wrrd+0x3a>
	} else {
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
    3af2:	2211      	movs	r2, #17
    3af4:	4909      	ldr	r1, [pc, #36]	; (3b1c <sal_aes_wrrd+0x58>)
    3af6:	3101      	adds	r1, #1
    3af8:	2084      	movs	r0, #132	; 0x84
    3afa:	4b0b      	ldr	r3, [pc, #44]	; (3b28 <sal_aes_wrrd+0x64>)
    3afc:	4798      	blx	r3
				aes_buf + 1, AES_BLOCKSIZE + 1);
	}

	/* Restore the result. */
	if (odata != NULL) {
    3afe:	2d00      	cmp	r5, #0
    3b00:	d005      	beq.n	3b0e <sal_aes_wrrd+0x4a>
		memcpy(odata, aes_buf + 1, AES_BLOCKSIZE);
    3b02:	2210      	movs	r2, #16
    3b04:	4905      	ldr	r1, [pc, #20]	; (3b1c <sal_aes_wrrd+0x58>)
    3b06:	3101      	adds	r1, #1
    3b08:	0028      	movs	r0, r5
    3b0a:	4b05      	ldr	r3, [pc, #20]	; (3b20 <sal_aes_wrrd+0x5c>)
    3b0c:	4798      	blx	r3
	}

	aes_buf[AES_BLOCKSIZE + 1] = save_cmd;
    3b0e:	4b03      	ldr	r3, [pc, #12]	; (3b1c <sal_aes_wrrd+0x58>)
    3b10:	745c      	strb	r4, [r3, #17]

	/* Wait for the operation to finish for 24 us. */
	delay_us(24);
    3b12:	2018      	movs	r0, #24
    3b14:	4b05      	ldr	r3, [pc, #20]	; (3b2c <sal_aes_wrrd+0x68>)
    3b16:	4798      	blx	r3
}
    3b18:	bd70      	pop	{r4, r5, r6, pc}
    3b1a:	46c0      	nop			; (mov r8, r8)
    3b1c:	200006e4 	.word	0x200006e4
    3b20:	00004e49 	.word	0x00004e49
    3b24:	200006f6 	.word	0x200006f6
    3b28:	0000451d 	.word	0x0000451d
    3b2c:	00000155 	.word	0x00000155

00003b30 <sal_aes_setup>:
 * @return  False if some parameter was illegal, true else
 */
bool sal_aes_setup(uint8_t *key,
		uint8_t enc_mode,
		uint8_t dir)
{
    3b30:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b32:	4647      	mov	r7, r8
    3b34:	b480      	push	{r7}
    3b36:	b084      	sub	sp, #16
    3b38:	0006      	movs	r6, r0
    3b3a:	000d      	movs	r5, r1
    3b3c:	0014      	movs	r4, r2
	if (key != NULL) {
    3b3e:	2800      	cmp	r0, #0
    3b40:	d017      	beq.n	3b72 <sal_aes_setup+0x42>
		/* Setup key. */
		dec_initialized = false;
    3b42:	2200      	movs	r2, #0
    3b44:	4b3e      	ldr	r3, [pc, #248]	; (3c40 <sal_aes_setup+0x110>)
    3b46:	701a      	strb	r2, [r3, #0]

		last_dir = AES_DIR_VOID;
    3b48:	3202      	adds	r2, #2
    3b4a:	4b3e      	ldr	r3, [pc, #248]	; (3c44 <sal_aes_setup+0x114>)
    3b4c:	701a      	strb	r2, [r3, #0]

		/* Save key for later use after decryption or sleep. */
		memcpy(enc_key, key, AES_KEYSIZE);
    3b4e:	320e      	adds	r2, #14
    3b50:	0001      	movs	r1, r0
    3b52:	483d      	ldr	r0, [pc, #244]	; (3c48 <sal_aes_setup+0x118>)
    3b54:	4b3d      	ldr	r3, [pc, #244]	; (3c4c <sal_aes_setup+0x11c>)
    3b56:	4698      	mov	r8, r3
    3b58:	4798      	blx	r3

		/* Set subregister AES_MODE (Bits 4:6 in AES_CON) to 1: KEY
		 * SETUP. */
		aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    3b5a:	4f3d      	ldr	r7, [pc, #244]	; (3c50 <sal_aes_setup+0x120>)
    3b5c:	2310      	movs	r3, #16
    3b5e:	703b      	strb	r3, [r7, #0]

		/* Fill in key. */
		memcpy(aes_buf + 1, key, AES_KEYSIZE);
    3b60:	1c78      	adds	r0, r7, #1
    3b62:	2210      	movs	r2, #16
    3b64:	0031      	movs	r1, r6
    3b66:	47c0      	blx	r8

		/* Write to SRAM in one step. */
		trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    3b68:	2211      	movs	r2, #17
    3b6a:	0039      	movs	r1, r7
    3b6c:	2083      	movs	r0, #131	; 0x83
    3b6e:	4b39      	ldr	r3, [pc, #228]	; (3c54 <sal_aes_setup+0x124>)
    3b70:	4798      	blx	r3
				AES_BLOCKSIZE + 1);
	}

	/* Set encryption direction. */
	switch (dir) {
    3b72:	2c00      	cmp	r4, #0
    3b74:	d002      	beq.n	3b7c <sal_aes_setup+0x4c>
    3b76:	2c01      	cmp	r4, #1
    3b78:	d012      	beq.n	3ba0 <sal_aes_setup+0x70>
    3b7a:	e05a      	b.n	3c32 <sal_aes_setup+0x102>
	case AES_DIR_ENCRYPT:
		if (last_dir == AES_DIR_DECRYPT) {
    3b7c:	4b31      	ldr	r3, [pc, #196]	; (3c44 <sal_aes_setup+0x114>)
    3b7e:	781b      	ldrb	r3, [r3, #0]
    3b80:	2b01      	cmp	r3, #1
    3b82:	d13d      	bne.n	3c00 <sal_aes_setup+0xd0>
			/*
			 * If the last operation was decryption, the encryption
			 * key must be stored in enc_key, so re-initialize it.
			 */
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    3b84:	4e32      	ldr	r6, [pc, #200]	; (3c50 <sal_aes_setup+0x120>)
    3b86:	330f      	adds	r3, #15
    3b88:	7033      	strb	r3, [r6, #0]

			/* Fill in key. */
			memcpy(aes_buf + 1, enc_key, AES_KEYSIZE);
    3b8a:	1c70      	adds	r0, r6, #1
    3b8c:	2210      	movs	r2, #16
    3b8e:	492e      	ldr	r1, [pc, #184]	; (3c48 <sal_aes_setup+0x118>)
    3b90:	4b2e      	ldr	r3, [pc, #184]	; (3c4c <sal_aes_setup+0x11c>)
    3b92:	4798      	blx	r3

			/* Write to SRAM in one step. */
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    3b94:	2211      	movs	r2, #17
    3b96:	0031      	movs	r1, r6
    3b98:	2083      	movs	r0, #131	; 0x83
    3b9a:	4b2e      	ldr	r3, [pc, #184]	; (3c54 <sal_aes_setup+0x124>)
    3b9c:	4798      	blx	r3
    3b9e:	e02f      	b.n	3c00 <sal_aes_setup+0xd0>
		}

		break;

	case AES_DIR_DECRYPT:
		if (last_dir != AES_DIR_DECRYPT) {
    3ba0:	4b28      	ldr	r3, [pc, #160]	; (3c44 <sal_aes_setup+0x114>)
    3ba2:	781b      	ldrb	r3, [r3, #0]
    3ba4:	2b01      	cmp	r3, #1
    3ba6:	d02b      	beq.n	3c00 <sal_aes_setup+0xd0>
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    3ba8:	2210      	movs	r2, #16
    3baa:	4b29      	ldr	r3, [pc, #164]	; (3c50 <sal_aes_setup+0x120>)
    3bac:	701a      	strb	r2, [r3, #0]

			if (!dec_initialized) {
    3bae:	4b24      	ldr	r3, [pc, #144]	; (3c40 <sal_aes_setup+0x110>)
    3bb0:	781b      	ldrb	r3, [r3, #0]
    3bb2:	2b00      	cmp	r3, #0
    3bb4:	d116      	bne.n	3be4 <sal_aes_setup+0xb4>

				/* Compute decryption key and initialize unit
				 * with it. */

				/* Dummy ECB encryption. */
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_ECB);
    3bb6:	4e26      	ldr	r6, [pc, #152]	; (3c50 <sal_aes_setup+0x120>)
    3bb8:	7033      	strb	r3, [r6, #0]
				aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(
    3bba:	3380      	adds	r3, #128	; 0x80
    3bbc:	7473      	strb	r3, [r6, #17]
						SR_AES_MODE, AES_MODE_ECB) |
						SR_MASK(SR_AES_REQUEST,
						AES_REQUEST);

				setup_flag = true; /* Needed in sal_aes_wrrd().
    3bbe:	3a0f      	subs	r2, #15
    3bc0:	4b25      	ldr	r3, [pc, #148]	; (3c58 <sal_aes_setup+0x128>)
    3bc2:	701a      	strb	r2, [r3, #0]
				                   **/
				sal_aes_wrrd(dummy, NULL);
    3bc4:	2100      	movs	r1, #0
    3bc6:	4668      	mov	r0, sp
    3bc8:	4b24      	ldr	r3, [pc, #144]	; (3c5c <sal_aes_setup+0x12c>)
    3bca:	4798      	blx	r3

				/* Read last round key: */

				/* Set to key mode. */
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    3bcc:	2310      	movs	r3, #16
    3bce:	7033      	strb	r3, [r6, #0]
				trx_sram_write(
    3bd0:	2201      	movs	r2, #1
    3bd2:	0031      	movs	r1, r6
    3bd4:	2083      	movs	r0, #131	; 0x83
    3bd6:	4b1f      	ldr	r3, [pc, #124]	; (3c54 <sal_aes_setup+0x124>)
    3bd8:	4798      	blx	r3
						(AES_BASE_ADDR + RG_AES_CTRL),
						aes_buf, 1);

				/* Read the key. */
				trx_sram_read((AES_BASE_ADDR +
    3bda:	2210      	movs	r2, #16
    3bdc:	4920      	ldr	r1, [pc, #128]	; (3c60 <sal_aes_setup+0x130>)
    3bde:	2084      	movs	r0, #132	; 0x84
    3be0:	4b20      	ldr	r3, [pc, #128]	; (3c64 <sal_aes_setup+0x134>)
    3be2:	4798      	blx	r3
			 * simply re-initialize the unit;
			 * aes_buf[0] is AES_MODE_KEY
			 */

			/* Fill in key. */
			memcpy(aes_buf + 1, dec_key, AES_KEYSIZE);
    3be4:	4e1a      	ldr	r6, [pc, #104]	; (3c50 <sal_aes_setup+0x120>)
    3be6:	1c70      	adds	r0, r6, #1
    3be8:	2210      	movs	r2, #16
    3bea:	491d      	ldr	r1, [pc, #116]	; (3c60 <sal_aes_setup+0x130>)
    3bec:	4b17      	ldr	r3, [pc, #92]	; (3c4c <sal_aes_setup+0x11c>)
    3bee:	4798      	blx	r3

			/* Write to SRAM in one step. */
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    3bf0:	2211      	movs	r2, #17
    3bf2:	0031      	movs	r1, r6
    3bf4:	2083      	movs	r0, #131	; 0x83
    3bf6:	4b17      	ldr	r3, [pc, #92]	; (3c54 <sal_aes_setup+0x124>)
    3bf8:	4798      	blx	r3
					aes_buf, AES_BLOCKSIZE + 1);

			dec_initialized = true;
    3bfa:	4b11      	ldr	r3, [pc, #68]	; (3c40 <sal_aes_setup+0x110>)
    3bfc:	2201      	movs	r2, #1
    3bfe:	701a      	strb	r2, [r3, #0]

	default:
		return false;
	}

	last_dir = dir;
    3c00:	4b10      	ldr	r3, [pc, #64]	; (3c44 <sal_aes_setup+0x114>)
    3c02:	701c      	strb	r4, [r3, #0]

	/* Set encryption mode. */
	switch (enc_mode) {
    3c04:	2d00      	cmp	r5, #0
    3c06:	d002      	beq.n	3c0e <sal_aes_setup+0xde>
				SR_MASK(SR_AES_REQUEST, AES_REQUEST);
	}
	break;

	default:
		return (false);
    3c08:	2000      	movs	r0, #0
	}

	last_dir = dir;

	/* Set encryption mode. */
	switch (enc_mode) {
    3c0a:	2d02      	cmp	r5, #2
    3c0c:	d113      	bne.n	3c36 <sal_aes_setup+0x106>
	case AES_MODE_ECB:
	case AES_MODE_CBC:
	{
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    3c0e:	012d      	lsls	r5, r5, #4
    3c10:	2370      	movs	r3, #112	; 0x70
    3c12:	401d      	ands	r5, r3
    3c14:	00e3      	lsls	r3, r4, #3
    3c16:	2408      	movs	r4, #8
    3c18:	401c      	ands	r4, r3
    3c1a:	432c      	orrs	r4, r5
    3c1c:	4b0c      	ldr	r3, [pc, #48]	; (3c50 <sal_aes_setup+0x120>)
    3c1e:	701c      	strb	r4, [r3, #0]
				SR_MASK(SR_AES_DIR, dir);
		aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(SR_AES_MODE, enc_mode) |
    3c20:	2280      	movs	r2, #128	; 0x80
    3c22:	4252      	negs	r2, r2
    3c24:	4314      	orrs	r4, r2
    3c26:	745c      	strb	r4, [r3, #17]

	default:
		return (false);
	}

	setup_flag = true;
    3c28:	3281      	adds	r2, #129	; 0x81
    3c2a:	4b0b      	ldr	r3, [pc, #44]	; (3c58 <sal_aes_setup+0x128>)
    3c2c:	701a      	strb	r2, [r3, #0]

	return (true);
    3c2e:	2001      	movs	r0, #1
    3c30:	e001      	b.n	3c36 <sal_aes_setup+0x106>
		}

		break;

	default:
		return false;
    3c32:	2000      	movs	r0, #0
    3c34:	e7ff      	b.n	3c36 <sal_aes_setup+0x106>
	}

	setup_flag = true;

	return (true);
}
    3c36:	b004      	add	sp, #16
    3c38:	bc04      	pop	{r2}
    3c3a:	4690      	mov	r8, r2
    3c3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3c3e:	46c0      	nop			; (mov r8, r8)
    3c40:	200006c0 	.word	0x200006c0
    3c44:	20000009 	.word	0x20000009
    3c48:	200006d4 	.word	0x200006d4
    3c4c:	00004e49 	.word	0x00004e49
    3c50:	200006e4 	.word	0x200006e4
    3c54:	0000422d 	.word	0x0000422d
    3c58:	200006f6 	.word	0x200006f6
    3c5c:	00003ac5 	.word	0x00003ac5
    3c60:	200006c4 	.word	0x200006c4
    3c64:	00004395 	.word	0x00004395

00003c68 <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    3c68:	b510      	push	{r4, lr}
    3c6a:	0001      	movs	r1, r0
	trx_sram_read((AES_BASE_ADDR + RG_AES_STATE_KEY_0), data,
    3c6c:	2210      	movs	r2, #16
    3c6e:	2084      	movs	r0, #132	; 0x84
    3c70:	4b01      	ldr	r3, [pc, #4]	; (3c78 <sal_aes_read+0x10>)
    3c72:	4798      	blx	r3
			AES_BLOCKSIZE);
}
    3c74:	bd10      	pop	{r4, pc}
    3c76:	46c0      	nop			; (mov r8, r8)
    3c78:	00004395 	.word	0x00004395

00003c7c <AT86RFX_ISR>:
void AT86RFX_ISR(void)
#else
AT86RFX_ISR()
#endif

{
    3c7c:	b510      	push	{r4, lr}
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    3c7e:	2201      	movs	r2, #1
    3c80:	4b03      	ldr	r3, [pc, #12]	; (3c90 <AT86RFX_ISR+0x14>)
    3c82:	611a      	str	r2, [r3, #16]
	/*Clearing the RF interrupt*/
	trx_irq_flag_clr();
  	/*Calling the interrupt routines*/
	if (irq_hdl_trx) {
    3c84:	4b03      	ldr	r3, [pc, #12]	; (3c94 <AT86RFX_ISR+0x18>)
    3c86:	681b      	ldr	r3, [r3, #0]
    3c88:	2b00      	cmp	r3, #0
    3c8a:	d000      	beq.n	3c8e <AT86RFX_ISR+0x12>
		irq_hdl_trx();
    3c8c:	4798      	blx	r3
	}
}
    3c8e:	bd10      	pop	{r4, pc}
    3c90:	40001800 	.word	0x40001800
    3c94:	200006f8 	.word	0x200006f8

00003c98 <trx_spi_init>:

void trx_spi_init(void)
{
    3c98:	b530      	push	{r4, r5, lr}
    3c9a:	b085      	sub	sp, #20
		struct spi_slave_inst_config *const config)
{
	Assert(config);

	config->ss_pin          = 10;
	config->address_enabled = false;
    3c9c:	4a34      	ldr	r2, [pc, #208]	; (3d70 <trx_spi_init+0xd8>)
    3c9e:	2300      	movs	r3, #0
    3ca0:	7053      	strb	r3, [r2, #1]
	config->address         = 0;
    3ca2:	7093      	strb	r3, [r2, #2]
	/* Initialize SPI in master mode to access the transceiver */
#if SAMD || SAMR21 || SAML21
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = AT86RFX_SPI_CS;
    3ca4:	213f      	movs	r1, #63	; 0x3f
    3ca6:	7011      	strb	r1, [r2, #0]
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    3ca8:	4c32      	ldr	r4, [pc, #200]	; (3d74 <trx_spi_init+0xdc>)
    3caa:	7021      	strb	r1, [r4, #0]
	slave->address_enabled = config->address_enabled;
    3cac:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    3cae:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    3cb0:	2201      	movs	r2, #1
    3cb2:	4669      	mov	r1, sp
    3cb4:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    3cb6:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    3cb8:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    3cba:	203f      	movs	r0, #63	; 0x3f
    3cbc:	4b2e      	ldr	r3, [pc, #184]	; (3d78 <trx_spi_init+0xe0>)
    3cbe:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    3cc0:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3cc2:	09da      	lsrs	r2, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    3cc4:	2100      	movs	r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3cc6:	2a00      	cmp	r2, #0
    3cc8:	d104      	bne.n	3cd4 <trx_spi_init+0x3c>
		return &(ports[port_index]->Group[group_index]);
    3cca:	0959      	lsrs	r1, r3, #5
    3ccc:	01c9      	lsls	r1, r1, #7
    3cce:	4a2b      	ldr	r2, [pc, #172]	; (3d7c <trx_spi_init+0xe4>)
    3cd0:	4694      	mov	ip, r2
    3cd2:	4461      	add	r1, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3cd4:	221f      	movs	r2, #31
    3cd6:	4013      	ands	r3, r2
    3cd8:	3a1e      	subs	r2, #30
    3cda:	0010      	movs	r0, r2
    3cdc:	4098      	lsls	r0, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    3cde:	6188      	str	r0, [r1, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    3ce0:	4c27      	ldr	r4, [pc, #156]	; (3d80 <trx_spi_init+0xe8>)
    3ce2:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    3ce4:	2300      	movs	r3, #0
    3ce6:	6063      	str	r3, [r4, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    3ce8:	60a3      	str	r3, [r4, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    3cea:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    3cec:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    3cee:	74a2      	strb	r2, [r4, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    3cf0:	74e2      	strb	r2, [r4, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    3cf2:	7523      	strb	r3, [r4, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    3cf4:	3223      	adds	r2, #35	; 0x23
    3cf6:	54a3      	strb	r3, [r4, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    3cf8:	0020      	movs	r0, r4
    3cfa:	3018      	adds	r0, #24
    3cfc:	3a18      	subs	r2, #24
    3cfe:	2100      	movs	r1, #0
    3d00:	4b20      	ldr	r3, [pc, #128]	; (3d84 <trx_spi_init+0xec>)
    3d02:	4798      	blx	r3
	spi_attach_slave(&slave, &slave_dev_config);
	spi_get_config_defaults(&config);
	config.mux_setting = AT86RFX_SPI_SERCOM_MUX_SETTING;
    3d04:	2380      	movs	r3, #128	; 0x80
    3d06:	025b      	lsls	r3, r3, #9
    3d08:	60e3      	str	r3, [r4, #12]
	config.mode_specific.master.baudrate = AT86RFX_SPI_BAUDRATE;
    3d0a:	4b1f      	ldr	r3, [pc, #124]	; (3d88 <trx_spi_init+0xf0>)
    3d0c:	61a3      	str	r3, [r4, #24]
	config.pinmux_pad0 = AT86RFX_SPI_SERCOM_PINMUX_PAD0;
    3d0e:	4b1f      	ldr	r3, [pc, #124]	; (3d8c <trx_spi_init+0xf4>)
    3d10:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = AT86RFX_SPI_SERCOM_PINMUX_PAD1;
    3d12:	2301      	movs	r3, #1
    3d14:	425b      	negs	r3, r3
    3d16:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = AT86RFX_SPI_SERCOM_PINMUX_PAD2;
    3d18:	4b1d      	ldr	r3, [pc, #116]	; (3d90 <trx_spi_init+0xf8>)
    3d1a:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = AT86RFX_SPI_SERCOM_PINMUX_PAD3;
    3d1c:	4b1d      	ldr	r3, [pc, #116]	; (3d94 <trx_spi_init+0xfc>)
    3d1e:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&master, AT86RFX_SPI, &config);
    3d20:	4d1d      	ldr	r5, [pc, #116]	; (3d98 <trx_spi_init+0x100>)
    3d22:	0022      	movs	r2, r4
    3d24:	491d      	ldr	r1, [pc, #116]	; (3d9c <trx_spi_init+0x104>)
    3d26:	0028      	movs	r0, r5
    3d28:	4b1d      	ldr	r3, [pc, #116]	; (3da0 <trx_spi_init+0x108>)
    3d2a:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3d2c:	682a      	ldr	r2, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    3d2e:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    3d30:	2b00      	cmp	r3, #0
    3d32:	d1fc      	bne.n	3d2e <trx_spi_init+0x96>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    3d34:	6813      	ldr	r3, [r2, #0]
    3d36:	2502      	movs	r5, #2
    3d38:	432b      	orrs	r3, r5
    3d3a:	6013      	str	r3, [r2, #0]
	spi_enable(&master);

	struct extint_chan_conf eint_chan_conf;
	extint_chan_get_config_defaults(&eint_chan_conf);
    3d3c:	ac01      	add	r4, sp, #4
    3d3e:	0020      	movs	r0, r4
    3d40:	4b18      	ldr	r3, [pc, #96]	; (3da4 <trx_spi_init+0x10c>)
    3d42:	4798      	blx	r3
	eint_chan_conf.gpio_pin = AT86RFX_IRQ_PIN;
    3d44:	2320      	movs	r3, #32
    3d46:	9301      	str	r3, [sp, #4]
	eint_chan_conf.gpio_pin_mux = AT86RFX_IRQ_PINMUX;
    3d48:	2380      	movs	r3, #128	; 0x80
    3d4a:	039b      	lsls	r3, r3, #14
    3d4c:	6063      	str	r3, [r4, #4]
	eint_chan_conf.gpio_pin_pull      = EXTINT_PULL_DOWN;
    3d4e:	7225      	strb	r5, [r4, #8]
	#if (SAML21)
	eint_chan_conf.enable_async_edge_detection = false;
	#else
	eint_chan_conf.wake_if_sleeping    = true;
    3d50:	2301      	movs	r3, #1
    3d52:	7263      	strb	r3, [r4, #9]
	#endif
	eint_chan_conf.filter_input_signal = false;
    3d54:	2200      	movs	r2, #0
    3d56:	72a2      	strb	r2, [r4, #10]
	eint_chan_conf.detection_criteria  = EXTINT_DETECT_RISING;
    3d58:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(AT86RFX_IRQ_CHAN, &eint_chan_conf);
    3d5a:	0021      	movs	r1, r4
    3d5c:	2000      	movs	r0, #0
    3d5e:	4b12      	ldr	r3, [pc, #72]	; (3da8 <trx_spi_init+0x110>)
    3d60:	4798      	blx	r3
	extint_register_callback(AT86RFX_ISR, AT86RFX_IRQ_CHAN,
    3d62:	2200      	movs	r2, #0
    3d64:	2100      	movs	r1, #0
    3d66:	4811      	ldr	r0, [pc, #68]	; (3dac <trx_spi_init+0x114>)
    3d68:	4b11      	ldr	r3, [pc, #68]	; (3db0 <trx_spi_init+0x118>)
    3d6a:	4798      	blx	r3
	spi_master_setup_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE, SPI_MODE_0,
			AT86RFX_SPI_BAUDRATE, 0);
	spi_enable(AT86RFX_SPI);
	AT86RFX_INTC_INIT();
#endif
}
    3d6c:	b005      	add	sp, #20
    3d6e:	bd30      	pop	{r4, r5, pc}
    3d70:	20000898 	.word	0x20000898
    3d74:	2000089c 	.word	0x2000089c
    3d78:	000004cd 	.word	0x000004cd
    3d7c:	41004400 	.word	0x41004400
    3d80:	200008a0 	.word	0x200008a0
    3d84:	00004e5b 	.word	0x00004e5b
    3d88:	004c4b40 	.word	0x004c4b40
    3d8c:	00530005 	.word	0x00530005
    3d90:	003e0005 	.word	0x003e0005
    3d94:	00520005 	.word	0x00520005
    3d98:	200008d8 	.word	0x200008d8
    3d9c:	42001800 	.word	0x42001800
    3da0:	000009bd 	.word	0x000009bd
    3da4:	00000445 	.word	0x00000445
    3da8:	00000459 	.word	0x00000459
    3dac:	00003c7d 	.word	0x00003c7d
    3db0:	000002ed 	.word	0x000002ed

00003db4 <PhyReset>:

void PhyReset(void)
{
    3db4:	b570      	push	{r4, r5, r6, lr}
    3db6:	4b09      	ldr	r3, [pc, #36]	; (3ddc <PhyReset+0x28>)
    3db8:	001c      	movs	r4, r3
    3dba:	3480      	adds	r4, #128	; 0x80
    3dbc:	2580      	movs	r5, #128	; 0x80
    3dbe:	022d      	lsls	r5, r5, #8
    3dc0:	61a5      	str	r5, [r4, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
    3dc2:	2280      	movs	r2, #128	; 0x80
    3dc4:	0352      	lsls	r2, r2, #13
    3dc6:	615a      	str	r2, [r3, #20]
	/* Ensure control lines have correct levels. */
	RST_HIGH();
	SLP_TR_LOW();

	/* Wait typical time of timer TR1. */
	delay_us(330);
    3dc8:	20a5      	movs	r0, #165	; 0xa5
    3dca:	0040      	lsls	r0, r0, #1
    3dcc:	4e04      	ldr	r6, [pc, #16]	; (3de0 <PhyReset+0x2c>)
    3dce:	47b0      	blx	r6
    3dd0:	6165      	str	r5, [r4, #20]

	RST_LOW();
	delay_us(10);
    3dd2:	200a      	movs	r0, #10
    3dd4:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    3dd6:	61a5      	str	r5, [r4, #24]
	RST_HIGH();
}
    3dd8:	bd70      	pop	{r4, r5, r6, pc}
    3dda:	46c0      	nop			; (mov r8, r8)
    3ddc:	41004400 	.word	0x41004400
    3de0:	00000155 	.word	0x00000155

00003de4 <trx_reg_read>:

uint8_t trx_reg_read(uint8_t addr)
{
    3de4:	b570      	push	{r4, r5, r6, lr}
    3de6:	b082      	sub	sp, #8
    3de8:	0005      	movs	r5, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3dea:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    3dee:	425a      	negs	r2, r3
    3df0:	4153      	adcs	r3, r2
    3df2:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    3df4:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    3df6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    3dfa:	2200      	movs	r2, #0
    3dfc:	4b33      	ldr	r3, [pc, #204]	; (3ecc <trx_reg_read+0xe8>)
    3dfe:	701a      	strb	r2, [r3, #0]
	return flags;
    3e00:	9c01      	ldr	r4, [sp, #4]
	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    3e02:	4e33      	ldr	r6, [pc, #204]	; (3ed0 <trx_reg_read+0xec>)
    3e04:	3201      	adds	r2, #1
    3e06:	4933      	ldr	r1, [pc, #204]	; (3ed4 <trx_reg_read+0xf0>)
    3e08:	0030      	movs	r0, r6
    3e0a:	4b33      	ldr	r3, [pc, #204]	; (3ed8 <trx_reg_read+0xf4>)
    3e0c:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3e0e:	6833      	ldr	r3, [r6, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    3e10:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3e12:	7e1a      	ldrb	r2, [r3, #24]
    3e14:	420a      	tst	r2, r1
    3e16:	d0fc      	beq.n	3e12 <trx_reg_read+0x2e>
    3e18:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    3e1a:	07d2      	lsls	r2, r2, #31
    3e1c:	d502      	bpl.n	3e24 <trx_reg_read+0x40>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3e1e:	2280      	movs	r2, #128	; 0x80
    3e20:	4315      	orrs	r5, r2
    3e22:	629d      	str	r5, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    3e24:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3e26:	7e1a      	ldrb	r2, [r3, #24]
    3e28:	420a      	tst	r2, r1
    3e2a:	d0fc      	beq.n	3e26 <trx_reg_read+0x42>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    3e2c:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3e2e:	7e1a      	ldrb	r2, [r3, #24]
    3e30:	420a      	tst	r2, r1
    3e32:	d0fc      	beq.n	3e2e <trx_reg_read+0x4a>
    3e34:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    3e36:	0752      	lsls	r2, r2, #29
    3e38:	d512      	bpl.n	3e60 <trx_reg_read+0x7c>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3e3a:	8b5a      	ldrh	r2, [r3, #26]
    3e3c:	0752      	lsls	r2, r2, #29
    3e3e:	d501      	bpl.n	3e44 <trx_reg_read+0x60>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3e40:	2204      	movs	r2, #4
    3e42:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3e44:	4a22      	ldr	r2, [pc, #136]	; (3ed0 <trx_reg_read+0xec>)
    3e46:	7992      	ldrb	r2, [r2, #6]
    3e48:	2a01      	cmp	r2, #1
    3e4a:	d105      	bne.n	3e58 <trx_reg_read+0x74>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3e4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3e4e:	05d2      	lsls	r2, r2, #23
    3e50:	0dd2      	lsrs	r2, r2, #23
    3e52:	4922      	ldr	r1, [pc, #136]	; (3edc <trx_reg_read+0xf8>)
    3e54:	800a      	strh	r2, [r1, #0]
    3e56:	e003      	b.n	3e60 <trx_reg_read+0x7c>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3e58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3e5a:	b2d2      	uxtb	r2, r2
    3e5c:	491f      	ldr	r1, [pc, #124]	; (3edc <trx_reg_read+0xf8>)
    3e5e:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	while (!spi_is_ready_to_write(&master)) {
    3e60:	2101      	movs	r1, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3e62:	7e1a      	ldrb	r2, [r3, #24]
    3e64:	420a      	tst	r2, r1
    3e66:	d0fc      	beq.n	3e62 <trx_reg_read+0x7e>
    3e68:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    3e6a:	07d2      	lsls	r2, r2, #31
    3e6c:	d501      	bpl.n	3e72 <trx_reg_read+0x8e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3e6e:	2200      	movs	r2, #0
    3e70:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    3e72:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3e74:	7e1a      	ldrb	r2, [r3, #24]
    3e76:	420a      	tst	r2, r1
    3e78:	d0fc      	beq.n	3e74 <trx_reg_read+0x90>
	}
	while (!spi_is_ready_to_read(&master)) {
    3e7a:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3e7c:	7e1a      	ldrb	r2, [r3, #24]
    3e7e:	420a      	tst	r2, r1
    3e80:	d0fc      	beq.n	3e7c <trx_reg_read+0x98>
    3e82:	7e1a      	ldrb	r2, [r3, #24]
}

uint8_t trx_reg_read(uint8_t addr)
{
#if SAMD || SAMR21 || SAML21
	uint16_t register_value = 0;
    3e84:	2500      	movs	r5, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    3e86:	0752      	lsls	r2, r2, #29
    3e88:	d50e      	bpl.n	3ea8 <trx_reg_read+0xc4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3e8a:	8b5a      	ldrh	r2, [r3, #26]
    3e8c:	0752      	lsls	r2, r2, #29
    3e8e:	d501      	bpl.n	3e94 <trx_reg_read+0xb0>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3e90:	2204      	movs	r2, #4
    3e92:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3e94:	4a0e      	ldr	r2, [pc, #56]	; (3ed0 <trx_reg_read+0xec>)
    3e96:	7992      	ldrb	r2, [r2, #6]
    3e98:	2a01      	cmp	r2, #1
    3e9a:	d103      	bne.n	3ea4 <trx_reg_read+0xc0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3e9c:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    3e9e:	05ed      	lsls	r5, r5, #23
    3ea0:	0ded      	lsrs	r5, r5, #23
    3ea2:	e001      	b.n	3ea8 <trx_reg_read+0xc4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3ea4:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    3ea6:	b2ed      	uxtb	r5, r5
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &register_value);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    3ea8:	2200      	movs	r2, #0
    3eaa:	490a      	ldr	r1, [pc, #40]	; (3ed4 <trx_reg_read+0xf0>)
    3eac:	4808      	ldr	r0, [pc, #32]	; (3ed0 <trx_reg_read+0xec>)
    3eae:	4b0a      	ldr	r3, [pc, #40]	; (3ed8 <trx_reg_read+0xf4>)
    3eb0:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    3eb2:	23ff      	movs	r3, #255	; 0xff
    3eb4:	4223      	tst	r3, r4
    3eb6:	d005      	beq.n	3ec4 <trx_reg_read+0xe0>
		cpu_irq_enable();
    3eb8:	2201      	movs	r2, #1
    3eba:	4b04      	ldr	r3, [pc, #16]	; (3ecc <trx_reg_read+0xe8>)
    3ebc:	701a      	strb	r2, [r3, #0]
    3ebe:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    3ec2:	b662      	cpsie	i

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();

	return register_value;
    3ec4:	b2e8      	uxtb	r0, r5
}
    3ec6:	b002      	add	sp, #8
    3ec8:	bd70      	pop	{r4, r5, r6, pc}
    3eca:	46c0      	nop			; (mov r8, r8)
    3ecc:	20000008 	.word	0x20000008
    3ed0:	200008d8 	.word	0x200008d8
    3ed4:	2000089c 	.word	0x2000089c
    3ed8:	00000c69 	.word	0x00000c69
    3edc:	20000894 	.word	0x20000894

00003ee0 <trx_reg_write>:

void trx_reg_write(uint8_t addr, uint8_t data)
{
    3ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
    3ee2:	b083      	sub	sp, #12
    3ee4:	0006      	movs	r6, r0
    3ee6:	000c      	movs	r4, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3ee8:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    3eec:	425a      	negs	r2, r3
    3eee:	4153      	adcs	r3, r2
    3ef0:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    3ef2:	b672      	cpsid	i
    3ef4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    3ef8:	2200      	movs	r2, #0
    3efa:	4b34      	ldr	r3, [pc, #208]	; (3fcc <trx_reg_write+0xec>)
    3efc:	701a      	strb	r2, [r3, #0]
	return flags;
    3efe:	9d01      	ldr	r5, [sp, #4]
	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    3f00:	4f33      	ldr	r7, [pc, #204]	; (3fd0 <trx_reg_write+0xf0>)
    3f02:	3201      	adds	r2, #1
    3f04:	4933      	ldr	r1, [pc, #204]	; (3fd4 <trx_reg_write+0xf4>)
    3f06:	0038      	movs	r0, r7
    3f08:	4b33      	ldr	r3, [pc, #204]	; (3fd8 <trx_reg_write+0xf8>)
    3f0a:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3f0c:	683b      	ldr	r3, [r7, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    3f0e:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3f10:	7e1a      	ldrb	r2, [r3, #24]
    3f12:	420a      	tst	r2, r1
    3f14:	d0fc      	beq.n	3f10 <trx_reg_write+0x30>
    3f16:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    3f18:	07d2      	lsls	r2, r2, #31
    3f1a:	d502      	bpl.n	3f22 <trx_reg_write+0x42>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3f1c:	22c0      	movs	r2, #192	; 0xc0
    3f1e:	4316      	orrs	r6, r2
    3f20:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    3f22:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3f24:	7e1a      	ldrb	r2, [r3, #24]
    3f26:	420a      	tst	r2, r1
    3f28:	d0fc      	beq.n	3f24 <trx_reg_write+0x44>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    3f2a:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3f2c:	7e1a      	ldrb	r2, [r3, #24]
    3f2e:	420a      	tst	r2, r1
    3f30:	d0fc      	beq.n	3f2c <trx_reg_write+0x4c>
    3f32:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    3f34:	0752      	lsls	r2, r2, #29
    3f36:	d512      	bpl.n	3f5e <trx_reg_write+0x7e>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3f38:	8b5a      	ldrh	r2, [r3, #26]
    3f3a:	0752      	lsls	r2, r2, #29
    3f3c:	d501      	bpl.n	3f42 <trx_reg_write+0x62>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3f3e:	2204      	movs	r2, #4
    3f40:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3f42:	4a23      	ldr	r2, [pc, #140]	; (3fd0 <trx_reg_write+0xf0>)
    3f44:	7992      	ldrb	r2, [r2, #6]
    3f46:	2a01      	cmp	r2, #1
    3f48:	d105      	bne.n	3f56 <trx_reg_write+0x76>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3f4a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3f4c:	05d2      	lsls	r2, r2, #23
    3f4e:	0dd2      	lsrs	r2, r2, #23
    3f50:	4922      	ldr	r1, [pc, #136]	; (3fdc <trx_reg_write+0xfc>)
    3f52:	800a      	strh	r2, [r1, #0]
    3f54:	e003      	b.n	3f5e <trx_reg_write+0x7e>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3f56:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3f58:	b2d2      	uxtb	r2, r2
    3f5a:	4920      	ldr	r1, [pc, #128]	; (3fdc <trx_reg_write+0xfc>)
    3f5c:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master)) {
    3f5e:	2101      	movs	r1, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3f60:	7e1a      	ldrb	r2, [r3, #24]
    3f62:	420a      	tst	r2, r1
    3f64:	d0fc      	beq.n	3f60 <trx_reg_write+0x80>
    3f66:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    3f68:	07d2      	lsls	r2, r2, #31
    3f6a:	d500      	bpl.n	3f6e <trx_reg_write+0x8e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3f6c:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, data);
	while (!spi_is_write_complete(&master)) {
    3f6e:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3f70:	7e1a      	ldrb	r2, [r3, #24]
    3f72:	420a      	tst	r2, r1
    3f74:	d0fc      	beq.n	3f70 <trx_reg_write+0x90>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    3f76:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3f78:	7e1a      	ldrb	r2, [r3, #24]
    3f7a:	420a      	tst	r2, r1
    3f7c:	d0fc      	beq.n	3f78 <trx_reg_write+0x98>
    3f7e:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    3f80:	0752      	lsls	r2, r2, #29
    3f82:	d512      	bpl.n	3faa <trx_reg_write+0xca>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3f84:	8b5a      	ldrh	r2, [r3, #26]
    3f86:	0752      	lsls	r2, r2, #29
    3f88:	d501      	bpl.n	3f8e <trx_reg_write+0xae>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3f8a:	2204      	movs	r2, #4
    3f8c:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3f8e:	4a10      	ldr	r2, [pc, #64]	; (3fd0 <trx_reg_write+0xf0>)
    3f90:	7992      	ldrb	r2, [r2, #6]
    3f92:	2a01      	cmp	r2, #1
    3f94:	d105      	bne.n	3fa2 <trx_reg_write+0xc2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3f96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3f98:	05db      	lsls	r3, r3, #23
    3f9a:	0ddb      	lsrs	r3, r3, #23
    3f9c:	4a0f      	ldr	r2, [pc, #60]	; (3fdc <trx_reg_write+0xfc>)
    3f9e:	8013      	strh	r3, [r2, #0]
    3fa0:	e003      	b.n	3faa <trx_reg_write+0xca>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3fa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3fa4:	b2db      	uxtb	r3, r3
    3fa6:	4a0d      	ldr	r2, [pc, #52]	; (3fdc <trx_reg_write+0xfc>)
    3fa8:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    3faa:	2200      	movs	r2, #0
    3fac:	4909      	ldr	r1, [pc, #36]	; (3fd4 <trx_reg_write+0xf4>)
    3fae:	4808      	ldr	r0, [pc, #32]	; (3fd0 <trx_reg_write+0xf0>)
    3fb0:	4b09      	ldr	r3, [pc, #36]	; (3fd8 <trx_reg_write+0xf8>)
    3fb2:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    3fb4:	23ff      	movs	r3, #255	; 0xff
    3fb6:	422b      	tst	r3, r5
    3fb8:	d005      	beq.n	3fc6 <trx_reg_write+0xe6>
		cpu_irq_enable();
    3fba:	2201      	movs	r2, #1
    3fbc:	4b03      	ldr	r3, [pc, #12]	; (3fcc <trx_reg_write+0xec>)
    3fbe:	701a      	strb	r2, [r3, #0]
    3fc0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    3fc4:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    3fc6:	b003      	add	sp, #12
    3fc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3fca:	46c0      	nop			; (mov r8, r8)
    3fcc:	20000008 	.word	0x20000008
    3fd0:	200008d8 	.word	0x200008d8
    3fd4:	2000089c 	.word	0x2000089c
    3fd8:	00000c69 	.word	0x00000c69
    3fdc:	20000894 	.word	0x20000894

00003fe0 <trx_frame_read>:
	new_value |= current_reg_value;
	trx_reg_write(reg_addr, new_value);
}

void trx_frame_read(uint8_t *data, uint8_t length)
{
    3fe0:	b5f0      	push	{r4, r5, r6, r7, lr}
    3fe2:	4657      	mov	r7, sl
    3fe4:	464e      	mov	r6, r9
    3fe6:	4645      	mov	r5, r8
    3fe8:	b4e0      	push	{r5, r6, r7}
    3fea:	b082      	sub	sp, #8
    3fec:	0005      	movs	r5, r0
    3fee:	000c      	movs	r4, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3ff0:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    3ff4:	425a      	negs	r2, r3
    3ff6:	4153      	adcs	r3, r2
    3ff8:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    3ffa:	b672      	cpsid	i
    3ffc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4000:	2200      	movs	r2, #0
    4002:	4b3e      	ldr	r3, [pc, #248]	; (40fc <trx_frame_read+0x11c>)
    4004:	701a      	strb	r2, [r3, #0]
	return flags;
    4006:	9b01      	ldr	r3, [sp, #4]
    4008:	4698      	mov	r8, r3
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    400a:	4f3d      	ldr	r7, [pc, #244]	; (4100 <trx_frame_read+0x120>)
    400c:	3201      	adds	r2, #1
    400e:	493d      	ldr	r1, [pc, #244]	; (4104 <trx_frame_read+0x124>)
    4010:	0038      	movs	r0, r7
    4012:	4b3d      	ldr	r3, [pc, #244]	; (4108 <trx_frame_read+0x128>)
    4014:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4016:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4018:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    401a:	7e1a      	ldrb	r2, [r3, #24]
    401c:	420a      	tst	r2, r1
    401e:	d0fc      	beq.n	401a <trx_frame_read+0x3a>
    4020:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4022:	07d2      	lsls	r2, r2, #31
    4024:	d501      	bpl.n	402a <trx_frame_read+0x4a>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4026:	2220      	movs	r2, #32
    4028:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    402a:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    402c:	7e1a      	ldrb	r2, [r3, #24]
    402e:	420a      	tst	r2, r1
    4030:	d0fc      	beq.n	402c <trx_frame_read+0x4c>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4032:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4034:	7e1a      	ldrb	r2, [r3, #24]
    4036:	420a      	tst	r2, r1
    4038:	d0fc      	beq.n	4034 <trx_frame_read+0x54>
    403a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    403c:	0752      	lsls	r2, r2, #29
    403e:	d512      	bpl.n	4066 <trx_frame_read+0x86>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4040:	8b5a      	ldrh	r2, [r3, #26]
    4042:	0752      	lsls	r2, r2, #29
    4044:	d501      	bpl.n	404a <trx_frame_read+0x6a>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4046:	2204      	movs	r2, #4
    4048:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    404a:	4a2d      	ldr	r2, [pc, #180]	; (4100 <trx_frame_read+0x120>)
    404c:	7992      	ldrb	r2, [r2, #6]
    404e:	2a01      	cmp	r2, #1
    4050:	d105      	bne.n	405e <trx_frame_read+0x7e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4054:	05db      	lsls	r3, r3, #23
    4056:	0ddb      	lsrs	r3, r3, #23
    4058:	4a2c      	ldr	r2, [pc, #176]	; (410c <trx_frame_read+0x12c>)
    405a:	8013      	strh	r3, [r2, #0]
    405c:	e003      	b.n	4066 <trx_frame_read+0x86>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    405e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4060:	b2db      	uxtb	r3, r3
    4062:	4a2a      	ldr	r2, [pc, #168]	; (410c <trx_frame_read+0x12c>)
    4064:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    4066:	1e63      	subs	r3, r4, #1
    4068:	b2db      	uxtb	r3, r3
    406a:	2c00      	cmp	r4, #0
    406c:	d030      	beq.n	40d0 <trx_frame_read+0xf0>
    406e:	3301      	adds	r3, #1
    4070:	469c      	mov	ip, r3
    4072:	44ac      	add	ip, r5
    4074:	2720      	movs	r7, #32
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4076:	4e22      	ldr	r6, [pc, #136]	; (4100 <trx_frame_read+0x120>)
		while (!spi_is_ready_to_write(&master)) {
    4078:	2001      	movs	r0, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    407a:	2300      	movs	r3, #0
    407c:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    407e:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4080:	2104      	movs	r1, #4
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4082:	46b1      	mov	r9, r6
    4084:	e022      	b.n	40cc <trx_frame_read+0xec>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4086:	7e1a      	ldrb	r2, [r3, #24]
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4088:	4202      	tst	r2, r0
    408a:	d0fc      	beq.n	4086 <trx_frame_read+0xa6>
    408c:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    408e:	4202      	tst	r2, r0
    4090:	d001      	beq.n	4096 <trx_frame_read+0xb6>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4092:	4652      	mov	r2, sl
    4094:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4096:	7e1a      	ldrb	r2, [r3, #24]
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    4098:	4222      	tst	r2, r4
    409a:	d0fc      	beq.n	4096 <trx_frame_read+0xb6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    409c:	7e1a      	ldrb	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    409e:	420a      	tst	r2, r1
    40a0:	d0fc      	beq.n	409c <trx_frame_read+0xbc>
    40a2:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    40a4:	420a      	tst	r2, r1
    40a6:	d00d      	beq.n	40c4 <trx_frame_read+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    40a8:	8b5a      	ldrh	r2, [r3, #26]
    40aa:	420a      	tst	r2, r1
    40ac:	d000      	beq.n	40b0 <trx_frame_read+0xd0>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    40ae:	8359      	strh	r1, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    40b0:	464a      	mov	r2, r9
    40b2:	7992      	ldrb	r2, [r2, #6]
    40b4:	2a01      	cmp	r2, #1
    40b6:	d103      	bne.n	40c0 <trx_frame_read+0xe0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    40b8:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    40ba:	05ff      	lsls	r7, r7, #23
    40bc:	0dff      	lsrs	r7, r7, #23
    40be:	e001      	b.n	40c4 <trx_frame_read+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    40c0:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    40c2:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    40c4:	702f      	strb	r7, [r5, #0]
		data++;
    40c6:	3501      	adds	r5, #1
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    40c8:	45ac      	cmp	ip, r5
    40ca:	d001      	beq.n	40d0 <trx_frame_read+0xf0>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    40cc:	6833      	ldr	r3, [r6, #0]
    40ce:	e7da      	b.n	4086 <trx_frame_read+0xa6>
		*data = temp;
		data++;
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    40d0:	2200      	movs	r2, #0
    40d2:	490c      	ldr	r1, [pc, #48]	; (4104 <trx_frame_read+0x124>)
    40d4:	480a      	ldr	r0, [pc, #40]	; (4100 <trx_frame_read+0x120>)
    40d6:	4b0c      	ldr	r3, [pc, #48]	; (4108 <trx_frame_read+0x128>)
    40d8:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    40da:	23ff      	movs	r3, #255	; 0xff
    40dc:	4642      	mov	r2, r8
    40de:	4213      	tst	r3, r2
    40e0:	d005      	beq.n	40ee <trx_frame_read+0x10e>
		cpu_irq_enable();
    40e2:	2201      	movs	r2, #1
    40e4:	4b05      	ldr	r3, [pc, #20]	; (40fc <trx_frame_read+0x11c>)
    40e6:	701a      	strb	r2, [r3, #0]
    40e8:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    40ec:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    40ee:	b002      	add	sp, #8
    40f0:	bc1c      	pop	{r2, r3, r4}
    40f2:	4690      	mov	r8, r2
    40f4:	4699      	mov	r9, r3
    40f6:	46a2      	mov	sl, r4
    40f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    40fa:	46c0      	nop			; (mov r8, r8)
    40fc:	20000008 	.word	0x20000008
    4100:	200008d8 	.word	0x200008d8
    4104:	2000089c 	.word	0x2000089c
    4108:	00000c69 	.word	0x00000c69
    410c:	20000894 	.word	0x20000894

00004110 <trx_frame_write>:

void trx_frame_write(uint8_t *data, uint8_t length)
{
    4110:	b5f0      	push	{r4, r5, r6, r7, lr}
    4112:	4647      	mov	r7, r8
    4114:	b480      	push	{r7}
    4116:	b082      	sub	sp, #8
    4118:	0004      	movs	r4, r0
    411a:	000d      	movs	r5, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    411c:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4120:	425a      	negs	r2, r3
    4122:	4153      	adcs	r3, r2
    4124:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    4126:	b672      	cpsid	i
    4128:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    412c:	2200      	movs	r2, #0
    412e:	4b3a      	ldr	r3, [pc, #232]	; (4218 <trx_frame_write+0x108>)
    4130:	701a      	strb	r2, [r3, #0]
	return flags;
    4132:	9b01      	ldr	r3, [sp, #4]
    4134:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4136:	4f39      	ldr	r7, [pc, #228]	; (421c <trx_frame_write+0x10c>)
    4138:	3201      	adds	r2, #1
    413a:	4939      	ldr	r1, [pc, #228]	; (4220 <trx_frame_write+0x110>)
    413c:	0038      	movs	r0, r7
    413e:	4b39      	ldr	r3, [pc, #228]	; (4224 <trx_frame_write+0x114>)
    4140:	4798      	blx	r3
    4142:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4144:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4146:	7e1a      	ldrb	r2, [r3, #24]
    4148:	420a      	tst	r2, r1
    414a:	d0fc      	beq.n	4146 <trx_frame_write+0x36>
    414c:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    414e:	07d2      	lsls	r2, r2, #31
    4150:	d501      	bpl.n	4156 <trx_frame_write+0x46>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4152:	2260      	movs	r2, #96	; 0x60
    4154:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4156:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4158:	7e1a      	ldrb	r2, [r3, #24]
    415a:	420a      	tst	r2, r1
    415c:	d0fc      	beq.n	4158 <trx_frame_write+0x48>
	} 
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    415e:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4160:	7e1a      	ldrb	r2, [r3, #24]
    4162:	420a      	tst	r2, r1
    4164:	d0fc      	beq.n	4160 <trx_frame_write+0x50>
    4166:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4168:	0752      	lsls	r2, r2, #29
    416a:	d512      	bpl.n	4192 <trx_frame_write+0x82>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    416c:	8b5a      	ldrh	r2, [r3, #26]
    416e:	0752      	lsls	r2, r2, #29
    4170:	d501      	bpl.n	4176 <trx_frame_write+0x66>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4172:	2204      	movs	r2, #4
    4174:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4176:	4a29      	ldr	r2, [pc, #164]	; (421c <trx_frame_write+0x10c>)
    4178:	7992      	ldrb	r2, [r2, #6]
    417a:	2a01      	cmp	r2, #1
    417c:	d105      	bne.n	418a <trx_frame_write+0x7a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    417e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4180:	05d2      	lsls	r2, r2, #23
    4182:	0dd2      	lsrs	r2, r2, #23
    4184:	4928      	ldr	r1, [pc, #160]	; (4228 <trx_frame_write+0x118>)
    4186:	800a      	strh	r2, [r1, #0]
    4188:	e003      	b.n	4192 <trx_frame_write+0x82>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    418a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    418c:	b2d2      	uxtb	r2, r2
    418e:	4926      	ldr	r1, [pc, #152]	; (4228 <trx_frame_write+0x118>)
    4190:	800a      	strh	r2, [r1, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4192:	4a22      	ldr	r2, [pc, #136]	; (421c <trx_frame_write+0x10c>)
    4194:	7992      	ldrb	r2, [r2, #6]
    4196:	4694      	mov	ip, r2
    4198:	0021      	movs	r1, r4
	}
	spi_read(&master, &dummy_read);
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    419a:	2701      	movs	r7, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    419c:	2002      	movs	r0, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    419e:	2404      	movs	r4, #4
    41a0:	e022      	b.n	41e8 <trx_frame_write+0xd8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    41a2:	7e1a      	ldrb	r2, [r3, #24]
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    41a4:	423a      	tst	r2, r7
    41a6:	d0fc      	beq.n	41a2 <trx_frame_write+0x92>
    41a8:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    41aa:	423a      	tst	r2, r7
    41ac:	d001      	beq.n	41b2 <trx_frame_write+0xa2>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    41ae:	780a      	ldrb	r2, [r1, #0]
    41b0:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    41b2:	7e1a      	ldrb	r2, [r3, #24]
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    41b4:	4202      	tst	r2, r0
    41b6:	d0fc      	beq.n	41b2 <trx_frame_write+0xa2>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    41b8:	7e1a      	ldrb	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    41ba:	4222      	tst	r2, r4
    41bc:	d0fc      	beq.n	41b8 <trx_frame_write+0xa8>
    41be:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    41c0:	4222      	tst	r2, r4
    41c2:	d010      	beq.n	41e6 <trx_frame_write+0xd6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    41c4:	8b5a      	ldrh	r2, [r3, #26]
    41c6:	4222      	tst	r2, r4
    41c8:	d000      	beq.n	41cc <trx_frame_write+0xbc>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    41ca:	835c      	strh	r4, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    41cc:	4662      	mov	r2, ip
    41ce:	2a01      	cmp	r2, #1
    41d0:	d105      	bne.n	41de <trx_frame_write+0xce>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    41d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    41d4:	05d2      	lsls	r2, r2, #23
    41d6:	0dd2      	lsrs	r2, r2, #23
    41d8:	4e13      	ldr	r6, [pc, #76]	; (4228 <trx_frame_write+0x118>)
    41da:	8032      	strh	r2, [r6, #0]
    41dc:	e003      	b.n	41e6 <trx_frame_write+0xd6>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    41de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    41e0:	b2d2      	uxtb	r2, r2
    41e2:	4e11      	ldr	r6, [pc, #68]	; (4228 <trx_frame_write+0x118>)
    41e4:	8032      	strh	r2, [r6, #0]
    41e6:	3101      	adds	r1, #1
	} 
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);
	while (length--) {
    41e8:	3d01      	subs	r5, #1
    41ea:	b2ed      	uxtb	r5, r5
    41ec:	2dff      	cmp	r5, #255	; 0xff
    41ee:	d1d8      	bne.n	41a2 <trx_frame_write+0x92>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    41f0:	2200      	movs	r2, #0
    41f2:	490b      	ldr	r1, [pc, #44]	; (4220 <trx_frame_write+0x110>)
    41f4:	4809      	ldr	r0, [pc, #36]	; (421c <trx_frame_write+0x10c>)
    41f6:	4b0b      	ldr	r3, [pc, #44]	; (4224 <trx_frame_write+0x114>)
    41f8:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    41fa:	23ff      	movs	r3, #255	; 0xff
    41fc:	4642      	mov	r2, r8
    41fe:	4213      	tst	r3, r2
    4200:	d005      	beq.n	420e <trx_frame_write+0xfe>
		cpu_irq_enable();
    4202:	2201      	movs	r2, #1
    4204:	4b04      	ldr	r3, [pc, #16]	; (4218 <trx_frame_write+0x108>)
    4206:	701a      	strb	r2, [r3, #0]
    4208:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    420c:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    420e:	b002      	add	sp, #8
    4210:	bc04      	pop	{r2}
    4212:	4690      	mov	r8, r2
    4214:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4216:	46c0      	nop			; (mov r8, r8)
    4218:	20000008 	.word	0x20000008
    421c:	200008d8 	.word	0x200008d8
    4220:	2000089c 	.word	0x2000089c
    4224:	00000c69 	.word	0x00000c69
    4228:	20000894 	.word	0x20000894

0000422c <trx_sram_write>:
 * @param addr Start address in the SRAM for the write operation
 * @param data Pointer to the data to be written into SRAM
 * @param length Number of bytes to be written into SRAM
 */
void trx_sram_write(uint8_t addr, uint8_t *data, uint8_t length)
{
    422c:	b5f0      	push	{r4, r5, r6, r7, lr}
    422e:	4647      	mov	r7, r8
    4230:	b480      	push	{r7}
    4232:	b082      	sub	sp, #8
    4234:	0006      	movs	r6, r0
    4236:	000d      	movs	r5, r1
    4238:	0014      	movs	r4, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    423a:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    423e:	425a      	negs	r2, r3
    4240:	4153      	adcs	r3, r2
    4242:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    4244:	b672      	cpsid	i
    4246:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    424a:	2200      	movs	r2, #0
    424c:	4b4c      	ldr	r3, [pc, #304]	; (4380 <trx_sram_write+0x154>)
    424e:	701a      	strb	r2, [r3, #0]
	return flags;
    4250:	9b01      	ldr	r3, [sp, #4]
    4252:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4254:	4f4b      	ldr	r7, [pc, #300]	; (4384 <trx_sram_write+0x158>)
    4256:	3201      	adds	r2, #1
    4258:	494b      	ldr	r1, [pc, #300]	; (4388 <trx_sram_write+0x15c>)
    425a:	0038      	movs	r0, r7
    425c:	4b4b      	ldr	r3, [pc, #300]	; (438c <trx_sram_write+0x160>)
    425e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4260:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4262:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4264:	7e1a      	ldrb	r2, [r3, #24]
    4266:	420a      	tst	r2, r1
    4268:	d0fc      	beq.n	4264 <trx_sram_write+0x38>
    426a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    426c:	07d2      	lsls	r2, r2, #31
    426e:	d501      	bpl.n	4274 <trx_sram_write+0x48>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4270:	2240      	movs	r2, #64	; 0x40
    4272:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4274:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4276:	7e1a      	ldrb	r2, [r3, #24]
    4278:	420a      	tst	r2, r1
    427a:	d0fc      	beq.n	4276 <trx_sram_write+0x4a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    427c:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    427e:	7e1a      	ldrb	r2, [r3, #24]
    4280:	420a      	tst	r2, r1
    4282:	d0fc      	beq.n	427e <trx_sram_write+0x52>
    4284:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4286:	0752      	lsls	r2, r2, #29
    4288:	d512      	bpl.n	42b0 <trx_sram_write+0x84>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    428a:	8b5a      	ldrh	r2, [r3, #26]
    428c:	0752      	lsls	r2, r2, #29
    428e:	d501      	bpl.n	4294 <trx_sram_write+0x68>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4290:	2204      	movs	r2, #4
    4292:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4294:	4a3b      	ldr	r2, [pc, #236]	; (4384 <trx_sram_write+0x158>)
    4296:	7992      	ldrb	r2, [r2, #6]
    4298:	2a01      	cmp	r2, #1
    429a:	d105      	bne.n	42a8 <trx_sram_write+0x7c>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    429c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    429e:	05d2      	lsls	r2, r2, #23
    42a0:	0dd2      	lsrs	r2, r2, #23
    42a2:	493b      	ldr	r1, [pc, #236]	; (4390 <trx_sram_write+0x164>)
    42a4:	800a      	strh	r2, [r1, #0]
    42a6:	e003      	b.n	42b0 <trx_sram_write+0x84>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    42a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    42aa:	b2d2      	uxtb	r2, r2
    42ac:	4938      	ldr	r1, [pc, #224]	; (4390 <trx_sram_write+0x164>)
    42ae:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the write operation should start */
	while (!spi_is_ready_to_write(&master)) {
    42b0:	2101      	movs	r1, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    42b2:	7e1a      	ldrb	r2, [r3, #24]
    42b4:	420a      	tst	r2, r1
    42b6:	d0fc      	beq.n	42b2 <trx_sram_write+0x86>
    42b8:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    42ba:	07d2      	lsls	r2, r2, #31
    42bc:	d500      	bpl.n	42c0 <trx_sram_write+0x94>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    42be:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    42c0:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    42c2:	7e1a      	ldrb	r2, [r3, #24]
    42c4:	420a      	tst	r2, r1
    42c6:	d0fc      	beq.n	42c2 <trx_sram_write+0x96>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    42c8:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    42ca:	7e1a      	ldrb	r2, [r3, #24]
    42cc:	420a      	tst	r2, r1
    42ce:	d0fc      	beq.n	42ca <trx_sram_write+0x9e>
    42d0:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    42d2:	0752      	lsls	r2, r2, #29
    42d4:	d512      	bpl.n	42fc <trx_sram_write+0xd0>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    42d6:	8b5a      	ldrh	r2, [r3, #26]
    42d8:	0752      	lsls	r2, r2, #29
    42da:	d501      	bpl.n	42e0 <trx_sram_write+0xb4>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    42dc:	2204      	movs	r2, #4
    42de:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    42e0:	4a28      	ldr	r2, [pc, #160]	; (4384 <trx_sram_write+0x158>)
    42e2:	7992      	ldrb	r2, [r2, #6]
    42e4:	2a01      	cmp	r2, #1
    42e6:	d105      	bne.n	42f4 <trx_sram_write+0xc8>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    42e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    42ea:	05d2      	lsls	r2, r2, #23
    42ec:	0dd2      	lsrs	r2, r2, #23
    42ee:	4928      	ldr	r1, [pc, #160]	; (4390 <trx_sram_write+0x164>)
    42f0:	800a      	strh	r2, [r1, #0]
    42f2:	e003      	b.n	42fc <trx_sram_write+0xd0>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    42f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    42f6:	b2d2      	uxtb	r2, r2
    42f8:	4925      	ldr	r1, [pc, #148]	; (4390 <trx_sram_write+0x164>)
    42fa:	800a      	strh	r2, [r1, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    42fc:	4a21      	ldr	r2, [pc, #132]	; (4384 <trx_sram_write+0x158>)
    42fe:	7992      	ldrb	r2, [r2, #6]
    4300:	4694      	mov	ip, r2
    4302:	0028      	movs	r0, r5
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4304:	2601      	movs	r6, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    4306:	2502      	movs	r5, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4308:	2104      	movs	r1, #4
    430a:	e022      	b.n	4352 <trx_sram_write+0x126>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    430c:	7e1a      	ldrb	r2, [r3, #24]
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    430e:	4232      	tst	r2, r6
    4310:	d0fc      	beq.n	430c <trx_sram_write+0xe0>
    4312:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4314:	4232      	tst	r2, r6
    4316:	d001      	beq.n	431c <trx_sram_write+0xf0>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4318:	7802      	ldrb	r2, [r0, #0]
    431a:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    431c:	7e1a      	ldrb	r2, [r3, #24]
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    431e:	422a      	tst	r2, r5
    4320:	d0fc      	beq.n	431c <trx_sram_write+0xf0>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4322:	7e1a      	ldrb	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4324:	420a      	tst	r2, r1
    4326:	d0fc      	beq.n	4322 <trx_sram_write+0xf6>
    4328:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    432a:	420a      	tst	r2, r1
    432c:	d010      	beq.n	4350 <trx_sram_write+0x124>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    432e:	8b5a      	ldrh	r2, [r3, #26]
    4330:	420a      	tst	r2, r1
    4332:	d000      	beq.n	4336 <trx_sram_write+0x10a>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4334:	8359      	strh	r1, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4336:	4662      	mov	r2, ip
    4338:	2a01      	cmp	r2, #1
    433a:	d105      	bne.n	4348 <trx_sram_write+0x11c>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    433c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    433e:	05d2      	lsls	r2, r2, #23
    4340:	0dd2      	lsrs	r2, r2, #23
    4342:	4f13      	ldr	r7, [pc, #76]	; (4390 <trx_sram_write+0x164>)
    4344:	803a      	strh	r2, [r7, #0]
    4346:	e003      	b.n	4350 <trx_sram_write+0x124>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4348:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    434a:	b2d2      	uxtb	r2, r2
    434c:	4f10      	ldr	r7, [pc, #64]	; (4390 <trx_sram_write+0x164>)
    434e:	803a      	strh	r2, [r7, #0]
    4350:	3001      	adds	r0, #1
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    4352:	3c01      	subs	r4, #1
    4354:	b2e4      	uxtb	r4, r4
    4356:	2cff      	cmp	r4, #255	; 0xff
    4358:	d1d8      	bne.n	430c <trx_sram_write+0xe0>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    435a:	2200      	movs	r2, #0
    435c:	490a      	ldr	r1, [pc, #40]	; (4388 <trx_sram_write+0x15c>)
    435e:	4809      	ldr	r0, [pc, #36]	; (4384 <trx_sram_write+0x158>)
    4360:	4b0a      	ldr	r3, [pc, #40]	; (438c <trx_sram_write+0x160>)
    4362:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    4364:	23ff      	movs	r3, #255	; 0xff
    4366:	4642      	mov	r2, r8
    4368:	4213      	tst	r3, r2
    436a:	d005      	beq.n	4378 <trx_sram_write+0x14c>
		cpu_irq_enable();
    436c:	2201      	movs	r2, #1
    436e:	4b04      	ldr	r3, [pc, #16]	; (4380 <trx_sram_write+0x154>)
    4370:	701a      	strb	r2, [r3, #0]
    4372:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    4376:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4378:	b002      	add	sp, #8
    437a:	bc04      	pop	{r2}
    437c:	4690      	mov	r8, r2
    437e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4380:	20000008 	.word	0x20000008
    4384:	200008d8 	.word	0x200008d8
    4388:	2000089c 	.word	0x2000089c
    438c:	00000c69 	.word	0x00000c69
    4390:	20000894 	.word	0x20000894

00004394 <trx_sram_read>:
 * @param[in] addr Start address in SRAM for read operation
 * @param[out] data Pointer to the location where data stored
 * @param[in] length Number of bytes to be read from SRAM
 */
void trx_sram_read(uint8_t addr, uint8_t *data, uint8_t length)
{
    4394:	b5f0      	push	{r4, r5, r6, r7, lr}
    4396:	4657      	mov	r7, sl
    4398:	464e      	mov	r6, r9
    439a:	4645      	mov	r5, r8
    439c:	b4e0      	push	{r5, r6, r7}
    439e:	b082      	sub	sp, #8
    43a0:	0004      	movs	r4, r0
    43a2:	000d      	movs	r5, r1
    43a4:	0017      	movs	r7, r2
	delay_us(1); /* wap_rf4ce */
    43a6:	2001      	movs	r0, #1
    43a8:	4b56      	ldr	r3, [pc, #344]	; (4504 <trx_sram_read+0x170>)
    43aa:	4798      	blx	r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    43ac:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    43b0:	425a      	negs	r2, r3
    43b2:	4153      	adcs	r3, r2
    43b4:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    43b6:	b672      	cpsid	i
    43b8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    43bc:	2200      	movs	r2, #0
    43be:	4b52      	ldr	r3, [pc, #328]	; (4508 <trx_sram_read+0x174>)
    43c0:	701a      	strb	r2, [r3, #0]
	return flags;
    43c2:	9b01      	ldr	r3, [sp, #4]
    43c4:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();
#if SAMD || SAMR21 || SAML21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    43c6:	4e51      	ldr	r6, [pc, #324]	; (450c <trx_sram_read+0x178>)
    43c8:	3201      	adds	r2, #1
    43ca:	4951      	ldr	r1, [pc, #324]	; (4510 <trx_sram_read+0x17c>)
    43cc:	0030      	movs	r0, r6
    43ce:	4b51      	ldr	r3, [pc, #324]	; (4514 <trx_sram_read+0x180>)
    43d0:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    43d2:	6833      	ldr	r3, [r6, #0]

	temp = TRX_CMD_SR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    43d4:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    43d6:	7e1a      	ldrb	r2, [r3, #24]
    43d8:	420a      	tst	r2, r1
    43da:	d0fc      	beq.n	43d6 <trx_sram_read+0x42>
    43dc:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    43de:	07d2      	lsls	r2, r2, #31
    43e0:	d501      	bpl.n	43e6 <trx_sram_read+0x52>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    43e2:	2200      	movs	r2, #0
    43e4:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    43e6:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    43e8:	7e1a      	ldrb	r2, [r3, #24]
    43ea:	420a      	tst	r2, r1
    43ec:	d0fc      	beq.n	43e8 <trx_sram_read+0x54>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    43ee:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    43f0:	7e1a      	ldrb	r2, [r3, #24]
    43f2:	420a      	tst	r2, r1
    43f4:	d0fc      	beq.n	43f0 <trx_sram_read+0x5c>
    43f6:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    43f8:	0752      	lsls	r2, r2, #29
    43fa:	d512      	bpl.n	4422 <trx_sram_read+0x8e>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    43fc:	8b5a      	ldrh	r2, [r3, #26]
    43fe:	0752      	lsls	r2, r2, #29
    4400:	d501      	bpl.n	4406 <trx_sram_read+0x72>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4402:	2204      	movs	r2, #4
    4404:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4406:	4a41      	ldr	r2, [pc, #260]	; (450c <trx_sram_read+0x178>)
    4408:	7992      	ldrb	r2, [r2, #6]
    440a:	2a01      	cmp	r2, #1
    440c:	d105      	bne.n	441a <trx_sram_read+0x86>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    440e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4410:	05d2      	lsls	r2, r2, #23
    4412:	0dd2      	lsrs	r2, r2, #23
    4414:	4940      	ldr	r1, [pc, #256]	; (4518 <trx_sram_read+0x184>)
    4416:	800a      	strh	r2, [r1, #0]
    4418:	e003      	b.n	4422 <trx_sram_read+0x8e>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    441a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    441c:	b2d2      	uxtb	r2, r2
    441e:	493e      	ldr	r1, [pc, #248]	; (4518 <trx_sram_read+0x184>)
    4420:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the read operation should start */
	while (!spi_is_ready_to_write(&master)) {
    4422:	2101      	movs	r1, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4424:	7e1a      	ldrb	r2, [r3, #24]
    4426:	420a      	tst	r2, r1
    4428:	d0fc      	beq.n	4424 <trx_sram_read+0x90>
    442a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    442c:	07d2      	lsls	r2, r2, #31
    442e:	d500      	bpl.n	4432 <trx_sram_read+0x9e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4430:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4432:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4434:	7e1a      	ldrb	r2, [r3, #24]
    4436:	420a      	tst	r2, r1
    4438:	d0fc      	beq.n	4434 <trx_sram_read+0xa0>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    443a:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    443c:	7e1a      	ldrb	r2, [r3, #24]
    443e:	420a      	tst	r2, r1
    4440:	d0fc      	beq.n	443c <trx_sram_read+0xa8>
    4442:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4444:	0752      	lsls	r2, r2, #29
    4446:	d512      	bpl.n	446e <trx_sram_read+0xda>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4448:	8b5a      	ldrh	r2, [r3, #26]
    444a:	0752      	lsls	r2, r2, #29
    444c:	d501      	bpl.n	4452 <trx_sram_read+0xbe>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    444e:	2204      	movs	r2, #4
    4450:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4452:	4a2e      	ldr	r2, [pc, #184]	; (450c <trx_sram_read+0x178>)
    4454:	7992      	ldrb	r2, [r2, #6]
    4456:	2a01      	cmp	r2, #1
    4458:	d105      	bne.n	4466 <trx_sram_read+0xd2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    445a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    445c:	05db      	lsls	r3, r3, #23
    445e:	0ddb      	lsrs	r3, r3, #23
    4460:	4a2d      	ldr	r2, [pc, #180]	; (4518 <trx_sram_read+0x184>)
    4462:	8013      	strh	r3, [r2, #0]
    4464:	e003      	b.n	446e <trx_sram_read+0xda>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4466:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4468:	b2db      	uxtb	r3, r3
    446a:	4a2b      	ldr	r2, [pc, #172]	; (4518 <trx_sram_read+0x184>)
    446c:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    446e:	1e7b      	subs	r3, r7, #1
    4470:	b2db      	uxtb	r3, r3
    4472:	2f00      	cmp	r7, #0
    4474:	d030      	beq.n	44d8 <trx_sram_read+0x144>
    4476:	3301      	adds	r3, #1
    4478:	469c      	mov	ip, r3
    447a:	44ac      	add	ip, r5
    447c:	2700      	movs	r7, #0
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    447e:	4e23      	ldr	r6, [pc, #140]	; (450c <trx_sram_read+0x178>)
		while (!spi_is_ready_to_write(&master)) {
    4480:	2001      	movs	r0, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4482:	2300      	movs	r3, #0
    4484:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    4486:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4488:	2104      	movs	r1, #4
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    448a:	46b1      	mov	r9, r6
    448c:	e022      	b.n	44d4 <trx_sram_read+0x140>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    448e:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4490:	4202      	tst	r2, r0
    4492:	d0fc      	beq.n	448e <trx_sram_read+0xfa>
    4494:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4496:	4202      	tst	r2, r0
    4498:	d001      	beq.n	449e <trx_sram_read+0x10a>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    449a:	4652      	mov	r2, sl
    449c:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    449e:	7e1a      	ldrb	r2, [r3, #24]
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    44a0:	4222      	tst	r2, r4
    44a2:	d0fc      	beq.n	449e <trx_sram_read+0x10a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    44a4:	7e1a      	ldrb	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    44a6:	420a      	tst	r2, r1
    44a8:	d0fc      	beq.n	44a4 <trx_sram_read+0x110>
    44aa:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    44ac:	420a      	tst	r2, r1
    44ae:	d00d      	beq.n	44cc <trx_sram_read+0x138>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    44b0:	8b5a      	ldrh	r2, [r3, #26]
    44b2:	420a      	tst	r2, r1
    44b4:	d000      	beq.n	44b8 <trx_sram_read+0x124>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    44b6:	8359      	strh	r1, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    44b8:	464a      	mov	r2, r9
    44ba:	7992      	ldrb	r2, [r2, #6]
    44bc:	2a01      	cmp	r2, #1
    44be:	d103      	bne.n	44c8 <trx_sram_read+0x134>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    44c0:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    44c2:	05ff      	lsls	r7, r7, #23
    44c4:	0dff      	lsrs	r7, r7, #23
    44c6:	e001      	b.n	44cc <trx_sram_read+0x138>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    44c8:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    44ca:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    44cc:	702f      	strb	r7, [r5, #0]
		data++;
    44ce:	3501      	adds	r5, #1
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    44d0:	45ac      	cmp	ip, r5
    44d2:	d001      	beq.n	44d8 <trx_sram_read+0x144>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    44d4:	6833      	ldr	r3, [r6, #0]
    44d6:	e7da      	b.n	448e <trx_sram_read+0xfa>
		*data = temp;
		data++;
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    44d8:	2200      	movs	r2, #0
    44da:	490d      	ldr	r1, [pc, #52]	; (4510 <trx_sram_read+0x17c>)
    44dc:	480b      	ldr	r0, [pc, #44]	; (450c <trx_sram_read+0x178>)
    44de:	4b0d      	ldr	r3, [pc, #52]	; (4514 <trx_sram_read+0x180>)
    44e0:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    44e2:	23ff      	movs	r3, #255	; 0xff
    44e4:	4642      	mov	r2, r8
    44e6:	4213      	tst	r3, r2
    44e8:	d005      	beq.n	44f6 <trx_sram_read+0x162>
		cpu_irq_enable();
    44ea:	2201      	movs	r2, #1
    44ec:	4b06      	ldr	r3, [pc, #24]	; (4508 <trx_sram_read+0x174>)
    44ee:	701a      	strb	r2, [r3, #0]
    44f0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    44f4:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    44f6:	b002      	add	sp, #8
    44f8:	bc1c      	pop	{r2, r3, r4}
    44fa:	4690      	mov	r8, r2
    44fc:	4699      	mov	r9, r3
    44fe:	46a2      	mov	sl, r4
    4500:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4502:	46c0      	nop			; (mov r8, r8)
    4504:	00000155 	.word	0x00000155
    4508:	20000008 	.word	0x20000008
    450c:	200008d8 	.word	0x200008d8
    4510:	2000089c 	.word	0x2000089c
    4514:	00000c69 	.word	0x00000c69
    4518:	20000894 	.word	0x20000894

0000451c <trx_aes_wrrd>:
 * @param addr Start address in the SRAM for the write operation
 * @param idata Pointer to the data written/read into/from SRAM
 * @param length Number of bytes written/read into/from SRAM
 */
void trx_aes_wrrd(uint8_t addr, uint8_t *idata, uint8_t length)
{
    451c:	b5f0      	push	{r4, r5, r6, r7, lr}
    451e:	4657      	mov	r7, sl
    4520:	464e      	mov	r6, r9
    4522:	4645      	mov	r5, r8
    4524:	b4e0      	push	{r5, r6, r7}
    4526:	0006      	movs	r6, r0
    4528:	468a      	mov	sl, r1
    452a:	0014      	movs	r4, r2
#if SAMD || SAMR21 || SAML21
	uint16_t odata_var = 0;
#endif
	uint8_t temp;

	delay_us(1); /* wap_rf4ce */
    452c:	2001      	movs	r0, #1
    452e:	4b76      	ldr	r3, [pc, #472]	; (4708 <trx_aes_wrrd+0x1ec>)
    4530:	4798      	blx	r3

	ENTER_TRX_REGION();
    4532:	2100      	movs	r1, #0
    4534:	2000      	movs	r0, #0
    4536:	4b75      	ldr	r3, [pc, #468]	; (470c <trx_aes_wrrd+0x1f0>)
    4538:	4798      	blx	r3
		/* wait until SPI gets available */
	}
#endif
#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    453a:	4f75      	ldr	r7, [pc, #468]	; (4710 <trx_aes_wrrd+0x1f4>)
    453c:	2201      	movs	r2, #1
    453e:	4975      	ldr	r1, [pc, #468]	; (4714 <trx_aes_wrrd+0x1f8>)
    4540:	0038      	movs	r0, r7
    4542:	4b75      	ldr	r3, [pc, #468]	; (4718 <trx_aes_wrrd+0x1fc>)
    4544:	4798      	blx	r3
    4546:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	while (!spi_is_ready_to_write(&master)) {
    4548:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    454a:	7e1a      	ldrb	r2, [r3, #24]
    454c:	420a      	tst	r2, r1
    454e:	d0fc      	beq.n	454a <trx_aes_wrrd+0x2e>
    4550:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4552:	07d2      	lsls	r2, r2, #31
    4554:	d501      	bpl.n	455a <trx_aes_wrrd+0x3e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4556:	2240      	movs	r2, #64	; 0x40
    4558:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    455a:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    455c:	7e1a      	ldrb	r2, [r3, #24]
    455e:	420a      	tst	r2, r1
    4560:	d0fc      	beq.n	455c <trx_aes_wrrd+0x40>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4562:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4564:	7e1a      	ldrb	r2, [r3, #24]
    4566:	420a      	tst	r2, r1
    4568:	d0fc      	beq.n	4564 <trx_aes_wrrd+0x48>
    456a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    456c:	0752      	lsls	r2, r2, #29
    456e:	d512      	bpl.n	4596 <trx_aes_wrrd+0x7a>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4570:	8b5a      	ldrh	r2, [r3, #26]
    4572:	0752      	lsls	r2, r2, #29
    4574:	d501      	bpl.n	457a <trx_aes_wrrd+0x5e>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4576:	2204      	movs	r2, #4
    4578:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    457a:	4a65      	ldr	r2, [pc, #404]	; (4710 <trx_aes_wrrd+0x1f4>)
    457c:	7992      	ldrb	r2, [r2, #6]
    457e:	2a01      	cmp	r2, #1
    4580:	d105      	bne.n	458e <trx_aes_wrrd+0x72>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4582:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4584:	05d2      	lsls	r2, r2, #23
    4586:	0dd2      	lsrs	r2, r2, #23
    4588:	4964      	ldr	r1, [pc, #400]	; (471c <trx_aes_wrrd+0x200>)
    458a:	800a      	strh	r2, [r1, #0]
    458c:	e003      	b.n	4596 <trx_aes_wrrd+0x7a>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    458e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4590:	b2d2      	uxtb	r2, r2
    4592:	4962      	ldr	r1, [pc, #392]	; (471c <trx_aes_wrrd+0x200>)
    4594:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* write SRAM start address */
	while (!spi_is_ready_to_write(&master)) {
    4596:	2101      	movs	r1, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4598:	7e1a      	ldrb	r2, [r3, #24]
    459a:	420a      	tst	r2, r1
    459c:	d0fc      	beq.n	4598 <trx_aes_wrrd+0x7c>
    459e:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    45a0:	07d2      	lsls	r2, r2, #31
    45a2:	d500      	bpl.n	45a6 <trx_aes_wrrd+0x8a>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    45a4:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    45a6:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    45a8:	7e1a      	ldrb	r2, [r3, #24]
    45aa:	420a      	tst	r2, r1
    45ac:	d0fc      	beq.n	45a8 <trx_aes_wrrd+0x8c>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    45ae:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    45b0:	7e1a      	ldrb	r2, [r3, #24]
    45b2:	420a      	tst	r2, r1
    45b4:	d0fc      	beq.n	45b0 <trx_aes_wrrd+0x94>
    45b6:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    45b8:	0752      	lsls	r2, r2, #29
    45ba:	d512      	bpl.n	45e2 <trx_aes_wrrd+0xc6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    45bc:	8b5a      	ldrh	r2, [r3, #26]
    45be:	0752      	lsls	r2, r2, #29
    45c0:	d501      	bpl.n	45c6 <trx_aes_wrrd+0xaa>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    45c2:	2204      	movs	r2, #4
    45c4:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    45c6:	4a52      	ldr	r2, [pc, #328]	; (4710 <trx_aes_wrrd+0x1f4>)
    45c8:	7992      	ldrb	r2, [r2, #6]
    45ca:	2a01      	cmp	r2, #1
    45cc:	d105      	bne.n	45da <trx_aes_wrrd+0xbe>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    45ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    45d0:	05d2      	lsls	r2, r2, #23
    45d2:	0dd2      	lsrs	r2, r2, #23
    45d4:	4951      	ldr	r1, [pc, #324]	; (471c <trx_aes_wrrd+0x200>)
    45d6:	800a      	strh	r2, [r1, #0]
    45d8:	e003      	b.n	45e2 <trx_aes_wrrd+0xc6>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    45da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    45dc:	b2d2      	uxtb	r2, r2
    45de:	494f      	ldr	r1, [pc, #316]	; (471c <trx_aes_wrrd+0x200>)
    45e0:	800a      	strh	r2, [r1, #0]

	/* now transfer data */
	odata = idata;

	/* write data byte 0 - the obtained value in SPDR is meaningless */
	while (!spi_is_ready_to_write(&master)) {
    45e2:	2101      	movs	r1, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    45e4:	7e1a      	ldrb	r2, [r3, #24]
    45e6:	420a      	tst	r2, r1
    45e8:	d0fc      	beq.n	45e4 <trx_aes_wrrd+0xc8>
    45ea:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    45ec:	07d2      	lsls	r2, r2, #31
    45ee:	d502      	bpl.n	45f6 <trx_aes_wrrd+0xda>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    45f0:	4652      	mov	r2, sl
    45f2:	7812      	ldrb	r2, [r2, #0]
    45f4:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, *idata++);
	while (!spi_is_write_complete(&master)) {
    45f6:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    45f8:	7e1a      	ldrb	r2, [r3, #24]
    45fa:	420a      	tst	r2, r1
    45fc:	d0fc      	beq.n	45f8 <trx_aes_wrrd+0xdc>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    45fe:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4600:	7e1a      	ldrb	r2, [r3, #24]
    4602:	420a      	tst	r2, r1
    4604:	d0fc      	beq.n	4600 <trx_aes_wrrd+0xe4>
    4606:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4608:	0752      	lsls	r2, r2, #29
    460a:	d512      	bpl.n	4632 <trx_aes_wrrd+0x116>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    460c:	8b5a      	ldrh	r2, [r3, #26]
    460e:	0752      	lsls	r2, r2, #29
    4610:	d501      	bpl.n	4616 <trx_aes_wrrd+0xfa>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4612:	2204      	movs	r2, #4
    4614:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4616:	4a3e      	ldr	r2, [pc, #248]	; (4710 <trx_aes_wrrd+0x1f4>)
    4618:	7992      	ldrb	r2, [r2, #6]
    461a:	2a01      	cmp	r2, #1
    461c:	d105      	bne.n	462a <trx_aes_wrrd+0x10e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    461e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4620:	05db      	lsls	r3, r3, #23
    4622:	0ddb      	lsrs	r3, r3, #23
    4624:	4a3d      	ldr	r2, [pc, #244]	; (471c <trx_aes_wrrd+0x200>)
    4626:	8013      	strh	r3, [r2, #0]
    4628:	e003      	b.n	4632 <trx_aes_wrrd+0x116>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    462a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    462c:	b2db      	uxtb	r3, r3
    462e:	4a3b      	ldr	r2, [pc, #236]	; (471c <trx_aes_wrrd+0x200>)
    4630:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    4632:	2c00      	cmp	r4, #0
    4634:	d031      	beq.n	469a <trx_aes_wrrd+0x17e>
    4636:	4656      	mov	r6, sl
    4638:	3c01      	subs	r4, #1
    463a:	b2e4      	uxtb	r4, r4
    463c:	3401      	adds	r4, #1
    463e:	44a2      	add	sl, r4
    4640:	46d0      	mov	r8, sl
    4642:	2700      	movs	r7, #0
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4644:	4d32      	ldr	r5, [pc, #200]	; (4710 <trx_aes_wrrd+0x1f4>)
		while (!spi_is_ready_to_write(&master)) {
    4646:	2001      	movs	r0, #1
		}
		spi_write(&master, *idata++);
		while (!spi_is_write_complete(&master)) {
    4648:	2402      	movs	r4, #2
		}
		while (!spi_is_ready_to_read(&master)) {
    464a:	2104      	movs	r1, #4
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    464c:	46a9      	mov	r9, r5
    464e:	e022      	b.n	4696 <trx_aes_wrrd+0x17a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4650:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
		while (!spi_is_ready_to_write(&master)) {
    4652:	4202      	tst	r2, r0
    4654:	d0fc      	beq.n	4650 <trx_aes_wrrd+0x134>
    4656:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4658:	4202      	tst	r2, r0
    465a:	d001      	beq.n	4660 <trx_aes_wrrd+0x144>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    465c:	7872      	ldrb	r2, [r6, #1]
    465e:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4660:	7e1a      	ldrb	r2, [r3, #24]
		}
		spi_write(&master, *idata++);
		while (!spi_is_write_complete(&master)) {
    4662:	4222      	tst	r2, r4
    4664:	d0fc      	beq.n	4660 <trx_aes_wrrd+0x144>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4666:	7e1a      	ldrb	r2, [r3, #24]
		}
		while (!spi_is_ready_to_read(&master)) {
    4668:	420a      	tst	r2, r1
    466a:	d0fc      	beq.n	4666 <trx_aes_wrrd+0x14a>
    466c:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    466e:	420a      	tst	r2, r1
    4670:	d00d      	beq.n	468e <trx_aes_wrrd+0x172>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4672:	8b5a      	ldrh	r2, [r3, #26]
    4674:	420a      	tst	r2, r1
    4676:	d000      	beq.n	467a <trx_aes_wrrd+0x15e>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4678:	8359      	strh	r1, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    467a:	464a      	mov	r2, r9
    467c:	7992      	ldrb	r2, [r2, #6]
    467e:	2a01      	cmp	r2, #1
    4680:	d103      	bne.n	468a <trx_aes_wrrd+0x16e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4682:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4684:	05ff      	lsls	r7, r7, #23
    4686:	0dff      	lsrs	r7, r7, #23
    4688:	e001      	b.n	468e <trx_aes_wrrd+0x172>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    468a:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    468c:	b2ff      	uxtb	r7, r7
		}

#if SAMD || SAMR21 || SAML21
		spi_read(&master, &odata_var);
		*odata++ = (uint8_t)odata_var;
    468e:	7037      	strb	r7, [r6, #0]
    4690:	3601      	adds	r6, #1
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    4692:	4546      	cmp	r6, r8
    4694:	d002      	beq.n	469c <trx_aes_wrrd+0x180>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4696:	682b      	ldr	r3, [r5, #0]
    4698:	e7da      	b.n	4650 <trx_aes_wrrd+0x134>
    469a:	2700      	movs	r7, #0
    469c:	4b1c      	ldr	r3, [pc, #112]	; (4710 <trx_aes_wrrd+0x1f4>)
    469e:	681b      	ldr	r3, [r3, #0]
#endif
		length--;
	}

	/* To get the last data byte, write some dummy byte */
	while (!spi_is_ready_to_write(&master)) {
    46a0:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    46a2:	7e1a      	ldrb	r2, [r3, #24]
    46a4:	420a      	tst	r2, r1
    46a6:	d0fc      	beq.n	46a2 <trx_aes_wrrd+0x186>
    46a8:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    46aa:	07d2      	lsls	r2, r2, #31
    46ac:	d501      	bpl.n	46b2 <trx_aes_wrrd+0x196>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    46ae:	2200      	movs	r2, #0
    46b0:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    46b2:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    46b4:	7e1a      	ldrb	r2, [r3, #24]
    46b6:	420a      	tst	r2, r1
    46b8:	d0fc      	beq.n	46b4 <trx_aes_wrrd+0x198>
	}
	while (!spi_is_ready_to_read(&master)) {
    46ba:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    46bc:	7e1a      	ldrb	r2, [r3, #24]
    46be:	420a      	tst	r2, r1
    46c0:	d0fc      	beq.n	46bc <trx_aes_wrrd+0x1a0>
    46c2:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    46c4:	0752      	lsls	r2, r2, #29
    46c6:	d50e      	bpl.n	46e6 <trx_aes_wrrd+0x1ca>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    46c8:	8b5a      	ldrh	r2, [r3, #26]
    46ca:	0752      	lsls	r2, r2, #29
    46cc:	d501      	bpl.n	46d2 <trx_aes_wrrd+0x1b6>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    46ce:	2204      	movs	r2, #4
    46d0:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    46d2:	4a0f      	ldr	r2, [pc, #60]	; (4710 <trx_aes_wrrd+0x1f4>)
    46d4:	7992      	ldrb	r2, [r2, #6]
    46d6:	2a01      	cmp	r2, #1
    46d8:	d103      	bne.n	46e2 <trx_aes_wrrd+0x1c6>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    46da:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    46dc:	05ff      	lsls	r7, r7, #23
    46de:	0dff      	lsrs	r7, r7, #23
    46e0:	e001      	b.n	46e6 <trx_aes_wrrd+0x1ca>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    46e2:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    46e4:	b2ff      	uxtb	r7, r7
	}
#if SAMD || SAMR21 || SAML21
	spi_read(&master, &odata_var);
	*odata = (uint8_t)odata_var;
    46e6:	4653      	mov	r3, sl
    46e8:	701f      	strb	r7, [r3, #0]
#else
	spi_read(&master, (uint16_t *)odata);
#endif

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    46ea:	2200      	movs	r2, #0
    46ec:	4909      	ldr	r1, [pc, #36]	; (4714 <trx_aes_wrrd+0x1f8>)
    46ee:	4808      	ldr	r0, [pc, #32]	; (4710 <trx_aes_wrrd+0x1f4>)
    46f0:	4b09      	ldr	r3, [pc, #36]	; (4718 <trx_aes_wrrd+0x1fc>)
    46f2:	4798      	blx	r3
	spi_read_packet(AT86RFX_SPI, odata, 1);

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	LEAVE_TRX_REGION();
    46f4:	2100      	movs	r1, #0
    46f6:	2000      	movs	r0, #0
    46f8:	4b09      	ldr	r3, [pc, #36]	; (4720 <trx_aes_wrrd+0x204>)
    46fa:	4798      	blx	r3
}
    46fc:	bc1c      	pop	{r2, r3, r4}
    46fe:	4690      	mov	r8, r2
    4700:	4699      	mov	r9, r3
    4702:	46a2      	mov	sl, r4
    4704:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4706:	46c0      	nop			; (mov r8, r8)
    4708:	00000155 	.word	0x00000155
    470c:	00000339 	.word	0x00000339
    4710:	200008d8 	.word	0x200008d8
    4714:	2000089c 	.word	0x2000089c
    4718:	00000c69 	.word	0x00000c69
    471c:	20000894 	.word	0x20000894
    4720:	00000319 	.word	0x00000319

00004724 <sendDonePKT>:
	LED_Toggle(LED0);
	return true;
}

static void sendDonePKT(NWK_DataReq_t *req) {
	sendBusy = false;
    4724:	2200      	movs	r2, #0
    4726:	4b01      	ldr	r3, [pc, #4]	; (472c <sendDonePKT+0x8>)
    4728:	701a      	strb	r2, [r3, #0]
}
    472a:	4770      	bx	lr
    472c:	20000730 	.word	0x20000730

00004730 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    4730:	b570      	push	{r4, r5, r6, lr}
    4732:	b082      	sub	sp, #8
    4734:	0005      	movs	r5, r0
    4736:	000e      	movs	r6, r1
	uint16_t temp = 0;
    4738:	2200      	movs	r2, #0
    473a:	466b      	mov	r3, sp
    473c:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    473e:	4c06      	ldr	r4, [pc, #24]	; (4758 <usart_serial_getchar+0x28>)
    4740:	466b      	mov	r3, sp
    4742:	1d99      	adds	r1, r3, #6
    4744:	0028      	movs	r0, r5
    4746:	47a0      	blx	r4
    4748:	2800      	cmp	r0, #0
    474a:	d1f9      	bne.n	4740 <usart_serial_getchar+0x10>

	*c = temp;
    474c:	466b      	mov	r3, sp
    474e:	3306      	adds	r3, #6
    4750:	881b      	ldrh	r3, [r3, #0]
    4752:	7033      	strb	r3, [r6, #0]
}
    4754:	b002      	add	sp, #8
    4756:	bd70      	pop	{r4, r5, r6, pc}
    4758:	000010bd 	.word	0x000010bd

0000475c <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    475c:	b570      	push	{r4, r5, r6, lr}
    475e:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    4760:	b28c      	uxth	r4, r1
    4762:	4e03      	ldr	r6, [pc, #12]	; (4770 <usart_serial_putchar+0x14>)
    4764:	0021      	movs	r1, r4
    4766:	0028      	movs	r0, r5
    4768:	47b0      	blx	r6
    476a:	2800      	cmp	r0, #0
    476c:	d1fa      	bne.n	4764 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    476e:	bd70      	pop	{r4, r5, r6, pc}
    4770:	00001091 	.word	0x00001091

00004774 <receivePKT>:
	
	usart_enable_transceiver(&usart_instance, USART_TRANSCEIVER_TX);
	usart_enable_transceiver(&usart_instance, USART_TRANSCEIVER_RX);
}

static bool receivePKT(NWK_DataInd_t *ind) {
    4774:	b510      	push	{r4, lr}
	
	printf("data:%s\n", ind->data);
    4776:	6881      	ldr	r1, [r0, #8]
    4778:	4804      	ldr	r0, [pc, #16]	; (478c <receivePKT+0x18>)
    477a:	4b05      	ldr	r3, [pc, #20]	; (4790 <receivePKT+0x1c>)
    477c:	4798      	blx	r3
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    477e:	2280      	movs	r2, #128	; 0x80
    4780:	0312      	lsls	r2, r2, #12
    4782:	4b04      	ldr	r3, [pc, #16]	; (4794 <receivePKT+0x20>)
    4784:	61da      	str	r2, [r3, #28]

	LED_Toggle(LED0);
	return true;
}
    4786:	2001      	movs	r0, #1
    4788:	bd10      	pop	{r4, pc}
    478a:	46c0      	nop			; (mov r8, r8)
    478c:	00006050 	.word	0x00006050
    4790:	00004e6d 	.word	0x00004e6d
    4794:	41004400 	.word	0x41004400

00004798 <sendMode>:
static void sendDonePKT(NWK_DataReq_t *req) {
	sendBusy = false;
}

int sendmode = 0;
static void sendMode(void) {
    4798:	b570      	push	{r4, r5, r6, lr}
	
	if(sendBusy)
    479a:	4b0e      	ldr	r3, [pc, #56]	; (47d4 <sendMode+0x3c>)
    479c:	781b      	ldrb	r3, [r3, #0]
    479e:	2b00      	cmp	r3, #0
    47a0:	d117      	bne.n	47d2 <sendMode+0x3a>
	return;
	
	appDataReq.dstAddr = 9;
    47a2:	480d      	ldr	r0, [pc, #52]	; (47d8 <sendMode+0x40>)
    47a4:	3309      	adds	r3, #9
    47a6:	8143      	strh	r3, [r0, #10]
	appDataReq.dstEndpoint = APP_ENDPOINT;
    47a8:	2401      	movs	r4, #1
    47aa:	7304      	strb	r4, [r0, #12]
	appDataReq.srcEndpoint = APP_ENDPOINT;
    47ac:	7344      	strb	r4, [r0, #13]
	appDataReq.data = mode;
    47ae:	4b0b      	ldr	r3, [pc, #44]	; (47dc <sendMode+0x44>)
    47b0:	6103      	str	r3, [r0, #16]
	appDataReq.size = 4;
    47b2:	2304      	movs	r3, #4
    47b4:	7503      	strb	r3, [r0, #20]
	appDataReq.confirm = sendDonePKT;
    47b6:	4b0a      	ldr	r3, [pc, #40]	; (47e0 <sendMode+0x48>)
    47b8:	6183      	str	r3, [r0, #24]
	NWK_DataReq(&appDataReq);
    47ba:	4b0a      	ldr	r3, [pc, #40]	; (47e4 <sendMode+0x4c>)
    47bc:	4798      	blx	r3
	
	printf("sendmode : %d\n", sendmode);
    47be:	4d0a      	ldr	r5, [pc, #40]	; (47e8 <sendMode+0x50>)
    47c0:	6829      	ldr	r1, [r5, #0]
    47c2:	480a      	ldr	r0, [pc, #40]	; (47ec <sendMode+0x54>)
    47c4:	4b0a      	ldr	r3, [pc, #40]	; (47f0 <sendMode+0x58>)
    47c6:	4798      	blx	r3
	sendmode++;
    47c8:	682b      	ldr	r3, [r5, #0]
    47ca:	3301      	adds	r3, #1
    47cc:	602b      	str	r3, [r5, #0]
	
	sendBusy = true;
    47ce:	4b01      	ldr	r3, [pc, #4]	; (47d4 <sendMode+0x3c>)
    47d0:	701c      	strb	r4, [r3, #0]
}
    47d2:	bd70      	pop	{r4, r5, r6, pc}
    47d4:	20000730 	.word	0x20000730
    47d8:	20000734 	.word	0x20000734
    47dc:	20001344 	.word	0x20001344
    47e0:	00004725 	.word	0x00004725
    47e4:	00002381 	.word	0x00002381
    47e8:	20000714 	.word	0x20000714
    47ec:	0000605c 	.word	0x0000605c
    47f0:	00004e6d 	.word	0x00004e6d

000047f4 <sendPKT>:

int line_count = 0;
static void sendPKT(void) {
    47f4:	b570      	push	{r4, r5, r6, lr}
	
	if(sendBusy)
    47f6:	4b17      	ldr	r3, [pc, #92]	; (4854 <sendPKT+0x60>)
    47f8:	781b      	ldrb	r3, [r3, #0]
    47fa:	2b00      	cmp	r3, #0
    47fc:	d128      	bne.n	4850 <sendPKT+0x5c>
	return;
	
	appDataReq.dstAddr = 9;
    47fe:	4816      	ldr	r0, [pc, #88]	; (4858 <sendPKT+0x64>)
    4800:	3309      	adds	r3, #9
    4802:	8143      	strh	r3, [r0, #10]
	appDataReq.dstEndpoint = APP_ENDPOINT;
    4804:	2501      	movs	r5, #1
    4806:	7305      	strb	r5, [r0, #12]
	appDataReq.srcEndpoint = APP_ENDPOINT;
    4808:	7345      	strb	r5, [r0, #13]
	appDataReq.data = r_data[line_count];
    480a:	4c14      	ldr	r4, [pc, #80]	; (485c <sendPKT+0x68>)
    480c:	6823      	ldr	r3, [r4, #0]
    480e:	005a      	lsls	r2, r3, #1
    4810:	18d3      	adds	r3, r2, r3
    4812:	011a      	lsls	r2, r3, #4
    4814:	189b      	adds	r3, r3, r2
    4816:	4a12      	ldr	r2, [pc, #72]	; (4860 <sendPKT+0x6c>)
    4818:	189b      	adds	r3, r3, r2
    481a:	6103      	str	r3, [r0, #16]
	appDataReq.size = 51;
    481c:	2333      	movs	r3, #51	; 0x33
    481e:	7503      	strb	r3, [r0, #20]
	appDataReq.confirm = sendDonePKT;
    4820:	4b10      	ldr	r3, [pc, #64]	; (4864 <sendPKT+0x70>)
    4822:	6183      	str	r3, [r0, #24]
	NWK_DataReq(&appDataReq);
    4824:	4b10      	ldr	r3, [pc, #64]	; (4868 <sendPKT+0x74>)
    4826:	4798      	blx	r3
	
	printf("sendPKT : %d\n", line_count);
    4828:	6821      	ldr	r1, [r4, #0]
    482a:	4810      	ldr	r0, [pc, #64]	; (486c <sendPKT+0x78>)
    482c:	4b10      	ldr	r3, [pc, #64]	; (4870 <sendPKT+0x7c>)
    482e:	4798      	blx	r3
	sendBusy = true;
    4830:	4b08      	ldr	r3, [pc, #32]	; (4854 <sendPKT+0x60>)
    4832:	701d      	strb	r5, [r3, #0]
	line_count++;
    4834:	6823      	ldr	r3, [r4, #0]
    4836:	3301      	adds	r3, #1
    4838:	6023      	str	r3, [r4, #0]
	if(line_count == height+1) {
    483a:	4a0e      	ldr	r2, [pc, #56]	; (4874 <sendPKT+0x80>)
    483c:	7812      	ldrb	r2, [r2, #0]
    483e:	3201      	adds	r2, #1
    4840:	4293      	cmp	r3, r2
    4842:	d105      	bne.n	4850 <sendPKT+0x5c>
		SYS_TimerStop(&sendT);
    4844:	480c      	ldr	r0, [pc, #48]	; (4878 <sendPKT+0x84>)
    4846:	4b0d      	ldr	r3, [pc, #52]	; (487c <sendPKT+0x88>)
    4848:	4798      	blx	r3
		line_count = 0;
    484a:	2200      	movs	r2, #0
    484c:	4b03      	ldr	r3, [pc, #12]	; (485c <sendPKT+0x68>)
    484e:	601a      	str	r2, [r3, #0]
	}
}
    4850:	bd70      	pop	{r4, r5, r6, pc}
    4852:	46c0      	nop			; (mov r8, r8)
    4854:	20000730 	.word	0x20000730
    4858:	20000734 	.word	0x20000734
    485c:	2000072c 	.word	0x2000072c
    4860:	20000918 	.word	0x20000918
    4864:	00004725 	.word	0x00004725
    4868:	00002381 	.word	0x00002381
    486c:	0000606c 	.word	0x0000606c
    4870:	00004e6d 	.word	0x00004e6d
    4874:	20001348 	.word	0x20001348
    4878:	20000700 	.word	0x20000700
    487c:	00003825 	.word	0x00003825

00004880 <configure_usart>:

uint8_t ack[4] = "okay";


void configure_usart(void)
{
    4880:	b570      	push	{r4, r5, r6, lr}
    4882:	b090      	sub	sp, #64	; 0x40
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    4884:	2380      	movs	r3, #128	; 0x80
    4886:	05db      	lsls	r3, r3, #23
    4888:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    488a:	2300      	movs	r3, #0
    488c:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    488e:	22ff      	movs	r2, #255	; 0xff
    4890:	4669      	mov	r1, sp
    4892:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    4894:	2200      	movs	r2, #0
    4896:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    4898:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    489a:	2196      	movs	r1, #150	; 0x96
    489c:	0189      	lsls	r1, r1, #6
    489e:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    48a0:	2101      	movs	r1, #1
    48a2:	2024      	movs	r0, #36	; 0x24
    48a4:	466c      	mov	r4, sp
    48a6:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    48a8:	3001      	adds	r0, #1
    48aa:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    48ac:	3125      	adds	r1, #37	; 0x25
    48ae:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    48b0:	3101      	adds	r1, #1
    48b2:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    48b4:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    48b6:	3105      	adds	r1, #5
    48b8:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    48ba:	3101      	adds	r1, #1
    48bc:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    48be:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    48c0:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    48c2:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    48c4:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    48c6:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    48c8:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    48ca:	2313      	movs	r3, #19
    48cc:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    48ce:	7762      	strb	r2, [r4, #29]
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);
	config_usart.baudrate		= 9600;
	config_usart.mux_setting	= EDBG_CDC_SERCOM_MUX_SETTING;
    48d0:	2380      	movs	r3, #128	; 0x80
    48d2:	035b      	lsls	r3, r3, #13
    48d4:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0	= EDBG_CDC_SERCOM_PINMUX_PAD0;
    48d6:	4b2d      	ldr	r3, [pc, #180]	; (498c <configure_usart+0x10c>)
    48d8:	930c      	str	r3, [sp, #48]	; 0x30
	config_usart.pinmux_pad1	= EDBG_CDC_SERCOM_PINMUX_PAD1;
    48da:	4b2d      	ldr	r3, [pc, #180]	; (4990 <configure_usart+0x110>)
    48dc:	930d      	str	r3, [sp, #52]	; 0x34
	config_usart.pinmux_pad2	= EDBG_CDC_SERCOM_PINMUX_PAD2;
    48de:	2301      	movs	r3, #1
    48e0:	425b      	negs	r3, r3
    48e2:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad3	= EDBG_CDC_SERCOM_PINMUX_PAD3;
    48e4:	930f      	str	r3, [sp, #60]	; 0x3c

	while(usart_init(&usart_instance, EDBG_CDC_MODULE, &config_usart) != STATUS_OK) {
    48e6:	4d2b      	ldr	r5, [pc, #172]	; (4994 <configure_usart+0x114>)
    48e8:	4c2b      	ldr	r4, [pc, #172]	; (4998 <configure_usart+0x118>)
    48ea:	466a      	mov	r2, sp
    48ec:	492b      	ldr	r1, [pc, #172]	; (499c <configure_usart+0x11c>)
    48ee:	0028      	movs	r0, r5
    48f0:	47a0      	blx	r4
    48f2:	2800      	cmp	r0, #0
    48f4:	d1f9      	bne.n	48ea <configure_usart+0x6a>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    48f6:	4d27      	ldr	r5, [pc, #156]	; (4994 <configure_usart+0x114>)
    48f8:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    48fa:	0020      	movs	r0, r4
    48fc:	4b28      	ldr	r3, [pc, #160]	; (49a0 <configure_usart+0x120>)
    48fe:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    4900:	231f      	movs	r3, #31
    4902:	4018      	ands	r0, r3
    4904:	3b1e      	subs	r3, #30
    4906:	4083      	lsls	r3, r0
    4908:	4a26      	ldr	r2, [pc, #152]	; (49a4 <configure_usart+0x124>)
    490a:	6013      	str	r3, [r2, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    490c:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    490e:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4910:	2b00      	cmp	r3, #0
    4912:	d1fc      	bne.n	490e <configure_usart+0x8e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    4914:	6822      	ldr	r2, [r4, #0]
    4916:	3302      	adds	r3, #2
    4918:	4313      	orrs	r3, r2
    491a:	6023      	str	r3, [r4, #0]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    491c:	4c1d      	ldr	r4, [pc, #116]	; (4994 <configure_usart+0x114>)
    491e:	4b22      	ldr	r3, [pc, #136]	; (49a8 <configure_usart+0x128>)
    4920:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    4922:	4a22      	ldr	r2, [pc, #136]	; (49ac <configure_usart+0x12c>)
    4924:	4b22      	ldr	r3, [pc, #136]	; (49b0 <configure_usart+0x130>)
    4926:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    4928:	4a22      	ldr	r2, [pc, #136]	; (49b4 <configure_usart+0x134>)
    492a:	4b23      	ldr	r3, [pc, #140]	; (49b8 <configure_usart+0x138>)
    492c:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    492e:	466a      	mov	r2, sp
    4930:	491a      	ldr	r1, [pc, #104]	; (499c <configure_usart+0x11c>)
    4932:	0020      	movs	r0, r4
    4934:	4b18      	ldr	r3, [pc, #96]	; (4998 <configure_usart+0x118>)
    4936:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    4938:	4e20      	ldr	r6, [pc, #128]	; (49bc <configure_usart+0x13c>)
    493a:	6833      	ldr	r3, [r6, #0]
    493c:	6898      	ldr	r0, [r3, #8]
    493e:	2100      	movs	r1, #0
    4940:	4d1f      	ldr	r5, [pc, #124]	; (49c0 <configure_usart+0x140>)
    4942:	47a8      	blx	r5
	setbuf(stdin, NULL);
    4944:	6833      	ldr	r3, [r6, #0]
    4946:	6858      	ldr	r0, [r3, #4]
    4948:	2100      	movs	r1, #0
    494a:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    494c:	6823      	ldr	r3, [r4, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    494e:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4950:	2a00      	cmp	r2, #0
    4952:	d1fc      	bne.n	494e <configure_usart+0xce>
			module->receiver_enabled = true;
			break;

		case USART_TRANSCEIVER_TX:
			/* Enable TX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_TXEN;
    4954:	685a      	ldr	r2, [r3, #4]
    4956:	2180      	movs	r1, #128	; 0x80
    4958:	0249      	lsls	r1, r1, #9
    495a:	430a      	orrs	r2, r1
    495c:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = true;
    495e:	2101      	movs	r1, #1
    4960:	4a0c      	ldr	r2, [pc, #48]	; (4994 <configure_usart+0x114>)
    4962:	71d1      	strb	r1, [r2, #7]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    4964:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4966:	2a00      	cmp	r2, #0
    4968:	d1fc      	bne.n	4964 <configure_usart+0xe4>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    496a:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    496c:	2a00      	cmp	r2, #0
    496e:	d1fc      	bne.n	496a <configure_usart+0xea>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Enable RX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
    4970:	685a      	ldr	r2, [r3, #4]
    4972:	2180      	movs	r1, #128	; 0x80
    4974:	0289      	lsls	r1, r1, #10
    4976:	430a      	orrs	r2, r1
    4978:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
    497a:	2101      	movs	r1, #1
    497c:	4a05      	ldr	r2, [pc, #20]	; (4994 <configure_usart+0x114>)
    497e:	7191      	strb	r1, [r2, #6]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    4980:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4982:	2a00      	cmp	r2, #0
    4984:	d1fc      	bne.n	4980 <configure_usart+0x100>

	stdio_serial_init(&usart_instance, EDBG_CDC_MODULE, &config_usart);
	
	usart_enable_transceiver(&usart_instance, USART_TRANSCEIVER_TX);
	usart_enable_transceiver(&usart_instance, USART_TRANSCEIVER_RX);
}
    4986:	b010      	add	sp, #64	; 0x40
    4988:	bd70      	pop	{r4, r5, r6, pc}
    498a:	46c0      	nop			; (mov r8, r8)
    498c:	00040003 	.word	0x00040003
    4990:	00050003 	.word	0x00050003
    4994:	200008e4 	.word	0x200008e4
    4998:	00000d59 	.word	0x00000d59
    499c:	42000800 	.word	0x42000800
    49a0:	00000931 	.word	0x00000931
    49a4:	e000e100 	.word	0xe000e100
    49a8:	200007e0 	.word	0x200007e0
    49ac:	0000475d 	.word	0x0000475d
    49b0:	200007dc 	.word	0x200007dc
    49b4:	00004731 	.word	0x00004731
    49b8:	200007d8 	.word	0x200007d8
    49bc:	20000070 	.word	0x20000070
    49c0:	00004ff1 	.word	0x00004ff1

000049c4 <main>:
void receive_picture () {
	
}

int main (void)
{
    49c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	irq_initialize_vectors();
	system_init();
    49c6:	4b4f      	ldr	r3, [pc, #316]	; (4b04 <main+0x140>)
    49c8:	4798      	blx	r3
	delay_init();
    49ca:	4b4f      	ldr	r3, [pc, #316]	; (4b08 <main+0x144>)
    49cc:	4798      	blx	r3
	SYS_Init();
    49ce:	4b4f      	ldr	r3, [pc, #316]	; (4b0c <main+0x148>)
    49d0:	4798      	blx	r3
	
	configure_usart();
    49d2:	4b4f      	ldr	r3, [pc, #316]	; (4b10 <main+0x14c>)
    49d4:	4798      	blx	r3
	cpu_irq_enable();
    49d6:	2401      	movs	r4, #1
    49d8:	4b4e      	ldr	r3, [pc, #312]	; (4b14 <main+0x150>)
    49da:	701c      	strb	r4, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    49dc:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    49e0:	b662      	cpsie	i
		line_count = 0;
	}
}

static void radioInit(void) {
	NWK_SetAddr(10);  // 
    49e2:	200a      	movs	r0, #10
    49e4:	4b4c      	ldr	r3, [pc, #304]	; (4b18 <main+0x154>)
    49e6:	4798      	blx	r3
	NWK_SetPanId(APP_PANID);  //PANID : Personal Area Network ID
    49e8:	484c      	ldr	r0, [pc, #304]	; (4b1c <main+0x158>)
    49ea:	4b4d      	ldr	r3, [pc, #308]	; (4b20 <main+0x15c>)
    49ec:	4798      	blx	r3
	PHY_SetChannel(APP_CHANNEL);
    49ee:	200f      	movs	r0, #15
    49f0:	4b4c      	ldr	r3, [pc, #304]	; (4b24 <main+0x160>)
    49f2:	4798      	blx	r3
	PHY_SetRxState(true);
    49f4:	2001      	movs	r0, #1
    49f6:	4b4c      	ldr	r3, [pc, #304]	; (4b28 <main+0x164>)
    49f8:	4798      	blx	r3
	NWK_OpenEndpoint(APP_ENDPOINT, receivePKT);
    49fa:	494c      	ldr	r1, [pc, #304]	; (4b2c <main+0x168>)
    49fc:	2001      	movs	r0, #1
    49fe:	4b4c      	ldr	r3, [pc, #304]	; (4b30 <main+0x16c>)
    4a00:	4798      	blx	r3
	
	sendT.interval = 200; //interval 200ms , periodic 200ms   
    4a02:	484c      	ldr	r0, [pc, #304]	; (4b34 <main+0x170>)
    4a04:	23c8      	movs	r3, #200	; 0xc8
    4a06:	6083      	str	r3, [r0, #8]
	sendT.mode =SYS_TIMER_PERIODIC_MODE;
    4a08:	7304      	strb	r4, [r0, #12]
	sendT.handler = sendPKT;
    4a0a:	4b4b      	ldr	r3, [pc, #300]	; (4b38 <main+0x174>)
    4a0c:	6103      	str	r3, [r0, #16]
	SYS_TimerStart(&sendT); // timer 
    4a0e:	4c4b      	ldr	r4, [pc, #300]	; (4b3c <main+0x178>)
    4a10:	47a0      	blx	r4
	
	sendM.interval = 100;
    4a12:	484b      	ldr	r0, [pc, #300]	; (4b40 <main+0x17c>)
    4a14:	2364      	movs	r3, #100	; 0x64
    4a16:	6083      	str	r3, [r0, #8]
	sendM.mode = SYS_TIMER_INTERVAL_MODE;
    4a18:	2300      	movs	r3, #0
    4a1a:	7303      	strb	r3, [r0, #12]
	sendM.handler = sendMode;
    4a1c:	4b49      	ldr	r3, [pc, #292]	; (4b44 <main+0x180>)
    4a1e:	6103      	str	r3, [r0, #16]
	SYS_TimerStart(&sendM);
    4a20:	47a0      	blx	r4

	bool sendflag = false;
	bool recvflag = true;
	
	while(true) {
		if (usart_read_buffer_wait(&usart_instance, mode, sizeof(mode)) == STATUS_OK) {
    4a22:	4e49      	ldr	r6, [pc, #292]	; (4b48 <main+0x184>)
    4a24:	4d49      	ldr	r5, [pc, #292]	; (4b4c <main+0x188>)
    4a26:	4c4a      	ldr	r4, [pc, #296]	; (4b50 <main+0x18c>)
    4a28:	2204      	movs	r2, #4
    4a2a:	0031      	movs	r1, r6
    4a2c:	0028      	movs	r0, r5
    4a2e:	47a0      	blx	r4
    4a30:	2800      	cmp	r0, #0
    4a32:	d1f9      	bne.n	4a28 <main+0x64>
    4a34:	2280      	movs	r2, #128	; 0x80
    4a36:	0312      	lsls	r2, r2, #12
    4a38:	4b46      	ldr	r3, [pc, #280]	; (4b54 <main+0x190>)
    4a3a:	61da      	str	r2, [r3, #28]
			LED_Toggle(LED0);
			usart_write_buffer_wait(&usart_instance, ack, sizeof(ack));
    4a3c:	2204      	movs	r2, #4
    4a3e:	4946      	ldr	r1, [pc, #280]	; (4b58 <main+0x194>)
    4a40:	4842      	ldr	r0, [pc, #264]	; (4b4c <main+0x188>)
    4a42:	4b46      	ldr	r3, [pc, #280]	; (4b5c <main+0x198>)
    4a44:	4798      	blx	r3
			
			if(!strcmp(mode, "draw")) {
    4a46:	4946      	ldr	r1, [pc, #280]	; (4b60 <main+0x19c>)
    4a48:	483f      	ldr	r0, [pc, #252]	; (4b48 <main+0x184>)
    4a4a:	4b46      	ldr	r3, [pc, #280]	; (4b64 <main+0x1a0>)
    4a4c:	4798      	blx	r3
    4a4e:	2800      	cmp	r0, #0
    4a50:	d145      	bne.n	4ade <main+0x11a>
				
				//Start receive start packet from computer
				while(true) {
					if (usart_read_buffer_wait(&usart_instance, frame, sizeof(frame)) == STATUS_OK) {
    4a52:	4e45      	ldr	r6, [pc, #276]	; (4b68 <main+0x1a4>)
    4a54:	4d3d      	ldr	r5, [pc, #244]	; (4b4c <main+0x188>)
    4a56:	4c3e      	ldr	r4, [pc, #248]	; (4b50 <main+0x18c>)
    4a58:	2202      	movs	r2, #2
    4a5a:	0031      	movs	r1, r6
    4a5c:	0028      	movs	r0, r5
    4a5e:	47a0      	blx	r4
    4a60:	2800      	cmp	r0, #0
    4a62:	d1f9      	bne.n	4a58 <main+0x94>
    4a64:	2280      	movs	r2, #128	; 0x80
    4a66:	0312      	lsls	r2, r2, #12
    4a68:	4b3a      	ldr	r3, [pc, #232]	; (4b54 <main+0x190>)
    4a6a:	61da      	str	r2, [r3, #28]
						LED_Toggle(LED0);
						height = frame[0];
    4a6c:	4b3e      	ldr	r3, [pc, #248]	; (4b68 <main+0x1a4>)
    4a6e:	7819      	ldrb	r1, [r3, #0]
    4a70:	4a3e      	ldr	r2, [pc, #248]	; (4b6c <main+0x1a8>)
    4a72:	7011      	strb	r1, [r2, #0]
						width = frame[1];
    4a74:	785a      	ldrb	r2, [r3, #1]
    4a76:	4b3e      	ldr	r3, [pc, #248]	; (4b70 <main+0x1ac>)
    4a78:	701a      	strb	r2, [r3, #0]
						
						for(int i = 0; i<2;i++) {
							r_data[0][i] = frame[i];	
    4a7a:	4b3e      	ldr	r3, [pc, #248]	; (4b74 <main+0x1b0>)
    4a7c:	7019      	strb	r1, [r3, #0]
    4a7e:	705a      	strb	r2, [r3, #1]
						}
						//strcpy(r_data[0], frame);
						usart_write_buffer_wait(&usart_instance, ack, sizeof(ack));
    4a80:	2204      	movs	r2, #4
    4a82:	4935      	ldr	r1, [pc, #212]	; (4b58 <main+0x194>)
    4a84:	4831      	ldr	r0, [pc, #196]	; (4b4c <main+0x188>)
    4a86:	4b35      	ldr	r3, [pc, #212]	; (4b5c <main+0x198>)
    4a88:	4798      	blx	r3
					}
				}
				//End receive start packet from computer
				
				//Start receiving Bit Packets from computer
				int line_num = 1;
    4a8a:	2401      	movs	r4, #1
				while (true) {
					
					if(recvflag) {
						if (usart_read_buffer_wait(&usart_instance, r_data[line_num], sizeof(r_data[line_num])) == STATUS_OK) {
    4a8c:	4f39      	ldr	r7, [pc, #228]	; (4b74 <main+0x1b0>)
    4a8e:	4e2f      	ldr	r6, [pc, #188]	; (4b4c <main+0x188>)
    4a90:	4d2f      	ldr	r5, [pc, #188]	; (4b50 <main+0x18c>)
    4a92:	0061      	lsls	r1, r4, #1
    4a94:	1909      	adds	r1, r1, r4
    4a96:	010b      	lsls	r3, r1, #4
    4a98:	18c9      	adds	r1, r1, r3
    4a9a:	19c9      	adds	r1, r1, r7
    4a9c:	2233      	movs	r2, #51	; 0x33
    4a9e:	0030      	movs	r0, r6
    4aa0:	47a8      	blx	r5
    4aa2:	2800      	cmp	r0, #0
    4aa4:	d1f5      	bne.n	4a92 <main+0xce>
    4aa6:	2280      	movs	r2, #128	; 0x80
    4aa8:	0312      	lsls	r2, r2, #12
    4aaa:	4b2a      	ldr	r3, [pc, #168]	; (4b54 <main+0x190>)
    4aac:	61da      	str	r2, [r3, #28]
							LED_Toggle(LED0);
							
							recvflag = false;
							sendflag = true;
							
							line_num++;
    4aae:	3401      	adds	r4, #1
						}
					}
					
					if(sendflag) {
						for(int i = 0;i<1;i++) {
							usart_write_buffer_wait(&usart_instance, ack, sizeof(ack));
    4ab0:	2204      	movs	r2, #4
    4ab2:	4929      	ldr	r1, [pc, #164]	; (4b58 <main+0x194>)
    4ab4:	4825      	ldr	r0, [pc, #148]	; (4b4c <main+0x188>)
    4ab6:	4b29      	ldr	r3, [pc, #164]	; (4b5c <main+0x198>)
    4ab8:	4798      	blx	r3
						}
						sendflag = false;
						recvflag = true;
						
						if(line_num >= height+1) {
    4aba:	4b2c      	ldr	r3, [pc, #176]	; (4b6c <main+0x1a8>)
    4abc:	781b      	ldrb	r3, [r3, #0]
    4abe:	3301      	adds	r3, #1
    4ac0:	429c      	cmp	r4, r3
    4ac2:	dbe6      	blt.n	4a92 <main+0xce>
							break;
						}
					}
				}
				
				delay_ms(2000);
    4ac4:	20fa      	movs	r0, #250	; 0xfa
    4ac6:	00c0      	lsls	r0, r0, #3
    4ac8:	4b2b      	ldr	r3, [pc, #172]	; (4b78 <main+0x1b4>)
    4aca:	4798      	blx	r3
				printf("draw mode\n");
    4acc:	482b      	ldr	r0, [pc, #172]	; (4b7c <main+0x1b8>)
    4ace:	4b2c      	ldr	r3, [pc, #176]	; (4b80 <main+0x1bc>)
    4ad0:	4798      	blx	r3
				sendMode();
    4ad2:	4b1c      	ldr	r3, [pc, #112]	; (4b44 <main+0x180>)
    4ad4:	4798      	blx	r3
				sendPKT();
    4ad6:	4b18      	ldr	r3, [pc, #96]	; (4b38 <main+0x174>)
    4ad8:	4798      	blx	r3
		}
		printf("\n");
	}
*/
	while (1) {
		SYS_TaskHandler();
    4ada:	4c2a      	ldr	r4, [pc, #168]	; (4b84 <main+0x1c0>)
    4adc:	e00f      	b.n	4afe <main+0x13a>
				sendMode();
				sendPKT();
				break;
			}
			
			else if(!strcmp(mode, "maze")) {
    4ade:	492a      	ldr	r1, [pc, #168]	; (4b88 <main+0x1c4>)
    4ae0:	4819      	ldr	r0, [pc, #100]	; (4b48 <main+0x184>)
    4ae2:	4b20      	ldr	r3, [pc, #128]	; (4b64 <main+0x1a0>)
    4ae4:	4798      	blx	r3
    4ae6:	2800      	cmp	r0, #0
    4ae8:	d19e      	bne.n	4a28 <main+0x64>
				delay_ms(2000);
    4aea:	20fa      	movs	r0, #250	; 0xfa
    4aec:	00c0      	lsls	r0, r0, #3
    4aee:	4b22      	ldr	r3, [pc, #136]	; (4b78 <main+0x1b4>)
    4af0:	4798      	blx	r3
				printf("maze mode\n");
    4af2:	4826      	ldr	r0, [pc, #152]	; (4b8c <main+0x1c8>)
    4af4:	4b22      	ldr	r3, [pc, #136]	; (4b80 <main+0x1bc>)
    4af6:	4798      	blx	r3
				sendMode();
    4af8:	4b12      	ldr	r3, [pc, #72]	; (4b44 <main+0x180>)
    4afa:	4798      	blx	r3
				break;
    4afc:	e7ed      	b.n	4ada <main+0x116>
		}
		printf("\n");
	}
*/
	while (1) {
		SYS_TaskHandler();
    4afe:	47a0      	blx	r4
    4b00:	e7fd      	b.n	4afe <main+0x13a>
    4b02:	46c0      	nop			; (mov r8, r8)
    4b04:	00001c99 	.word	0x00001c99
    4b08:	00000115 	.word	0x00000115
    4b0c:	00003719 	.word	0x00003719
    4b10:	00004881 	.word	0x00004881
    4b14:	20000008 	.word	0x20000008
    4b18:	000022d9 	.word	0x000022d9
    4b1c:	00004567 	.word	0x00004567
    4b20:	000022ed 	.word	0x000022ed
    4b24:	00003571 	.word	0x00003571
    4b28:	0000355d 	.word	0x0000355d
    4b2c:	00004775 	.word	0x00004775
    4b30:	00002301 	.word	0x00002301
    4b34:	20000700 	.word	0x20000700
    4b38:	000047f5 	.word	0x000047f5
    4b3c:	00003895 	.word	0x00003895
    4b40:	20000718 	.word	0x20000718
    4b44:	00004799 	.word	0x00004799
    4b48:	20001344 	.word	0x20001344
    4b4c:	200008e4 	.word	0x200008e4
    4b50:	000011e5 	.word	0x000011e5
    4b54:	41004400 	.word	0x41004400
    4b58:	2000000c 	.word	0x2000000c
    4b5c:	0000112d 	.word	0x0000112d
    4b60:	0000607c 	.word	0x0000607c
    4b64:	00005165 	.word	0x00005165
    4b68:	200006fc 	.word	0x200006fc
    4b6c:	20001348 	.word	0x20001348
    4b70:	20001349 	.word	0x20001349
    4b74:	20000918 	.word	0x20000918
    4b78:	00000181 	.word	0x00000181
    4b7c:	00006084 	.word	0x00006084
    4b80:	00004f65 	.word	0x00004f65
    4b84:	0000373d 	.word	0x0000373d
    4b88:	00006090 	.word	0x00006090
    4b8c:	00006098 	.word	0x00006098

00004b90 <common_tc_delay>:
    4b90:	b510      	push	{r4, lr}
    4b92:	1c04      	adds	r4, r0, #0
    4b94:	4b13      	ldr	r3, [pc, #76]	; (4be4 <common_tc_delay+0x54>)
    4b96:	4798      	blx	r3
    4b98:	4b13      	ldr	r3, [pc, #76]	; (4be8 <common_tc_delay+0x58>)
    4b9a:	781a      	ldrb	r2, [r3, #0]
    4b9c:	4362      	muls	r2, r4
    4b9e:	1881      	adds	r1, r0, r2
    4ba0:	4b12      	ldr	r3, [pc, #72]	; (4bec <common_tc_delay+0x5c>)
    4ba2:	6059      	str	r1, [r3, #4]
    4ba4:	6859      	ldr	r1, [r3, #4]
    4ba6:	0c09      	lsrs	r1, r1, #16
    4ba8:	6059      	str	r1, [r3, #4]
    4baa:	685b      	ldr	r3, [r3, #4]
    4bac:	2b00      	cmp	r3, #0
    4bae:	d007      	beq.n	4bc0 <common_tc_delay+0x30>
    4bb0:	4b0e      	ldr	r3, [pc, #56]	; (4bec <common_tc_delay+0x5c>)
    4bb2:	6859      	ldr	r1, [r3, #4]
    4bb4:	3201      	adds	r2, #1
    4bb6:	1880      	adds	r0, r0, r2
    4bb8:	8118      	strh	r0, [r3, #8]
    4bba:	4b0d      	ldr	r3, [pc, #52]	; (4bf0 <common_tc_delay+0x60>)
    4bbc:	4798      	blx	r3
    4bbe:	e004      	b.n	4bca <common_tc_delay+0x3a>
    4bc0:	1882      	adds	r2, r0, r2
    4bc2:	4b0a      	ldr	r3, [pc, #40]	; (4bec <common_tc_delay+0x5c>)
    4bc4:	811a      	strh	r2, [r3, #8]
    4bc6:	4b0b      	ldr	r3, [pc, #44]	; (4bf4 <common_tc_delay+0x64>)
    4bc8:	4798      	blx	r3
    4bca:	4b08      	ldr	r3, [pc, #32]	; (4bec <common_tc_delay+0x5c>)
    4bcc:	891b      	ldrh	r3, [r3, #8]
    4bce:	2b63      	cmp	r3, #99	; 0x63
    4bd0:	d802      	bhi.n	4bd8 <common_tc_delay+0x48>
    4bd2:	3364      	adds	r3, #100	; 0x64
    4bd4:	4a05      	ldr	r2, [pc, #20]	; (4bec <common_tc_delay+0x5c>)
    4bd6:	8113      	strh	r3, [r2, #8]
    4bd8:	4b04      	ldr	r3, [pc, #16]	; (4bec <common_tc_delay+0x5c>)
    4bda:	8918      	ldrh	r0, [r3, #8]
    4bdc:	4b06      	ldr	r3, [pc, #24]	; (4bf8 <common_tc_delay+0x68>)
    4bde:	4798      	blx	r3
    4be0:	bd10      	pop	{r4, pc}
    4be2:	46c0      	nop			; (mov r8, r8)
    4be4:	00003951 	.word	0x00003951
    4be8:	2000134a 	.word	0x2000134a
    4bec:	20000754 	.word	0x20000754
    4bf0:	00003965 	.word	0x00003965
    4bf4:	00003979 	.word	0x00003979
    4bf8:	000039b5 	.word	0x000039b5

00004bfc <common_tc_init>:
    4bfc:	b508      	push	{r3, lr}
    4bfe:	2200      	movs	r2, #0
    4c00:	4b03      	ldr	r3, [pc, #12]	; (4c10 <common_tc_init+0x14>)
    4c02:	701a      	strb	r2, [r3, #0]
    4c04:	4b03      	ldr	r3, [pc, #12]	; (4c14 <common_tc_init+0x18>)
    4c06:	4798      	blx	r3
    4c08:	4b03      	ldr	r3, [pc, #12]	; (4c18 <common_tc_init+0x1c>)
    4c0a:	7018      	strb	r0, [r3, #0]
    4c0c:	bd08      	pop	{r3, pc}
    4c0e:	46c0      	nop			; (mov r8, r8)
    4c10:	20000754 	.word	0x20000754
    4c14:	000039cd 	.word	0x000039cd
    4c18:	2000134a 	.word	0x2000134a

00004c1c <tmr_ovf_callback>:
    4c1c:	b508      	push	{r3, lr}
    4c1e:	4b0e      	ldr	r3, [pc, #56]	; (4c58 <tmr_ovf_callback+0x3c>)
    4c20:	685b      	ldr	r3, [r3, #4]
    4c22:	2b00      	cmp	r3, #0
    4c24:	d007      	beq.n	4c36 <tmr_ovf_callback+0x1a>
    4c26:	4a0c      	ldr	r2, [pc, #48]	; (4c58 <tmr_ovf_callback+0x3c>)
    4c28:	6853      	ldr	r3, [r2, #4]
    4c2a:	3b01      	subs	r3, #1
    4c2c:	6053      	str	r3, [r2, #4]
    4c2e:	2b00      	cmp	r3, #0
    4c30:	d101      	bne.n	4c36 <tmr_ovf_callback+0x1a>
    4c32:	4b0a      	ldr	r3, [pc, #40]	; (4c5c <tmr_ovf_callback+0x40>)
    4c34:	4798      	blx	r3
    4c36:	4a08      	ldr	r2, [pc, #32]	; (4c58 <tmr_ovf_callback+0x3c>)
    4c38:	7813      	ldrb	r3, [r2, #0]
    4c3a:	3301      	adds	r3, #1
    4c3c:	b2db      	uxtb	r3, r3
    4c3e:	7013      	strb	r3, [r2, #0]
    4c40:	4a07      	ldr	r2, [pc, #28]	; (4c60 <tmr_ovf_callback+0x44>)
    4c42:	7812      	ldrb	r2, [r2, #0]
    4c44:	429a      	cmp	r2, r3
    4c46:	d806      	bhi.n	4c56 <tmr_ovf_callback+0x3a>
    4c48:	4b03      	ldr	r3, [pc, #12]	; (4c58 <tmr_ovf_callback+0x3c>)
    4c4a:	2200      	movs	r2, #0
    4c4c:	701a      	strb	r2, [r3, #0]
    4c4e:	68db      	ldr	r3, [r3, #12]
    4c50:	2b00      	cmp	r3, #0
    4c52:	d000      	beq.n	4c56 <tmr_ovf_callback+0x3a>
    4c54:	4798      	blx	r3
    4c56:	bd08      	pop	{r3, pc}
    4c58:	20000754 	.word	0x20000754
    4c5c:	00003979 	.word	0x00003979
    4c60:	2000134a 	.word	0x2000134a

00004c64 <tmr_cca_callback>:
    4c64:	b508      	push	{r3, lr}
    4c66:	4b04      	ldr	r3, [pc, #16]	; (4c78 <tmr_cca_callback+0x14>)
    4c68:	4798      	blx	r3
    4c6a:	4b04      	ldr	r3, [pc, #16]	; (4c7c <tmr_cca_callback+0x18>)
    4c6c:	691b      	ldr	r3, [r3, #16]
    4c6e:	2b00      	cmp	r3, #0
    4c70:	d000      	beq.n	4c74 <tmr_cca_callback+0x10>
    4c72:	4798      	blx	r3
    4c74:	bd08      	pop	{r3, pc}
    4c76:	46c0      	nop			; (mov r8, r8)
    4c78:	00003965 	.word	0x00003965
    4c7c:	20000754 	.word	0x20000754

00004c80 <set_common_tc_expiry_callback>:
    4c80:	4b01      	ldr	r3, [pc, #4]	; (4c88 <set_common_tc_expiry_callback+0x8>)
    4c82:	6118      	str	r0, [r3, #16]
    4c84:	4770      	bx	lr
    4c86:	46c0      	nop			; (mov r8, r8)
    4c88:	20000754 	.word	0x20000754

00004c8c <__aeabi_uidiv>:
    4c8c:	2200      	movs	r2, #0
    4c8e:	0843      	lsrs	r3, r0, #1
    4c90:	428b      	cmp	r3, r1
    4c92:	d374      	bcc.n	4d7e <__aeabi_uidiv+0xf2>
    4c94:	0903      	lsrs	r3, r0, #4
    4c96:	428b      	cmp	r3, r1
    4c98:	d35f      	bcc.n	4d5a <__aeabi_uidiv+0xce>
    4c9a:	0a03      	lsrs	r3, r0, #8
    4c9c:	428b      	cmp	r3, r1
    4c9e:	d344      	bcc.n	4d2a <__aeabi_uidiv+0x9e>
    4ca0:	0b03      	lsrs	r3, r0, #12
    4ca2:	428b      	cmp	r3, r1
    4ca4:	d328      	bcc.n	4cf8 <__aeabi_uidiv+0x6c>
    4ca6:	0c03      	lsrs	r3, r0, #16
    4ca8:	428b      	cmp	r3, r1
    4caa:	d30d      	bcc.n	4cc8 <__aeabi_uidiv+0x3c>
    4cac:	22ff      	movs	r2, #255	; 0xff
    4cae:	0209      	lsls	r1, r1, #8
    4cb0:	ba12      	rev	r2, r2
    4cb2:	0c03      	lsrs	r3, r0, #16
    4cb4:	428b      	cmp	r3, r1
    4cb6:	d302      	bcc.n	4cbe <__aeabi_uidiv+0x32>
    4cb8:	1212      	asrs	r2, r2, #8
    4cba:	0209      	lsls	r1, r1, #8
    4cbc:	d065      	beq.n	4d8a <__aeabi_uidiv+0xfe>
    4cbe:	0b03      	lsrs	r3, r0, #12
    4cc0:	428b      	cmp	r3, r1
    4cc2:	d319      	bcc.n	4cf8 <__aeabi_uidiv+0x6c>
    4cc4:	e000      	b.n	4cc8 <__aeabi_uidiv+0x3c>
    4cc6:	0a09      	lsrs	r1, r1, #8
    4cc8:	0bc3      	lsrs	r3, r0, #15
    4cca:	428b      	cmp	r3, r1
    4ccc:	d301      	bcc.n	4cd2 <__aeabi_uidiv+0x46>
    4cce:	03cb      	lsls	r3, r1, #15
    4cd0:	1ac0      	subs	r0, r0, r3
    4cd2:	4152      	adcs	r2, r2
    4cd4:	0b83      	lsrs	r3, r0, #14
    4cd6:	428b      	cmp	r3, r1
    4cd8:	d301      	bcc.n	4cde <__aeabi_uidiv+0x52>
    4cda:	038b      	lsls	r3, r1, #14
    4cdc:	1ac0      	subs	r0, r0, r3
    4cde:	4152      	adcs	r2, r2
    4ce0:	0b43      	lsrs	r3, r0, #13
    4ce2:	428b      	cmp	r3, r1
    4ce4:	d301      	bcc.n	4cea <__aeabi_uidiv+0x5e>
    4ce6:	034b      	lsls	r3, r1, #13
    4ce8:	1ac0      	subs	r0, r0, r3
    4cea:	4152      	adcs	r2, r2
    4cec:	0b03      	lsrs	r3, r0, #12
    4cee:	428b      	cmp	r3, r1
    4cf0:	d301      	bcc.n	4cf6 <__aeabi_uidiv+0x6a>
    4cf2:	030b      	lsls	r3, r1, #12
    4cf4:	1ac0      	subs	r0, r0, r3
    4cf6:	4152      	adcs	r2, r2
    4cf8:	0ac3      	lsrs	r3, r0, #11
    4cfa:	428b      	cmp	r3, r1
    4cfc:	d301      	bcc.n	4d02 <__aeabi_uidiv+0x76>
    4cfe:	02cb      	lsls	r3, r1, #11
    4d00:	1ac0      	subs	r0, r0, r3
    4d02:	4152      	adcs	r2, r2
    4d04:	0a83      	lsrs	r3, r0, #10
    4d06:	428b      	cmp	r3, r1
    4d08:	d301      	bcc.n	4d0e <__aeabi_uidiv+0x82>
    4d0a:	028b      	lsls	r3, r1, #10
    4d0c:	1ac0      	subs	r0, r0, r3
    4d0e:	4152      	adcs	r2, r2
    4d10:	0a43      	lsrs	r3, r0, #9
    4d12:	428b      	cmp	r3, r1
    4d14:	d301      	bcc.n	4d1a <__aeabi_uidiv+0x8e>
    4d16:	024b      	lsls	r3, r1, #9
    4d18:	1ac0      	subs	r0, r0, r3
    4d1a:	4152      	adcs	r2, r2
    4d1c:	0a03      	lsrs	r3, r0, #8
    4d1e:	428b      	cmp	r3, r1
    4d20:	d301      	bcc.n	4d26 <__aeabi_uidiv+0x9a>
    4d22:	020b      	lsls	r3, r1, #8
    4d24:	1ac0      	subs	r0, r0, r3
    4d26:	4152      	adcs	r2, r2
    4d28:	d2cd      	bcs.n	4cc6 <__aeabi_uidiv+0x3a>
    4d2a:	09c3      	lsrs	r3, r0, #7
    4d2c:	428b      	cmp	r3, r1
    4d2e:	d301      	bcc.n	4d34 <__aeabi_uidiv+0xa8>
    4d30:	01cb      	lsls	r3, r1, #7
    4d32:	1ac0      	subs	r0, r0, r3
    4d34:	4152      	adcs	r2, r2
    4d36:	0983      	lsrs	r3, r0, #6
    4d38:	428b      	cmp	r3, r1
    4d3a:	d301      	bcc.n	4d40 <__aeabi_uidiv+0xb4>
    4d3c:	018b      	lsls	r3, r1, #6
    4d3e:	1ac0      	subs	r0, r0, r3
    4d40:	4152      	adcs	r2, r2
    4d42:	0943      	lsrs	r3, r0, #5
    4d44:	428b      	cmp	r3, r1
    4d46:	d301      	bcc.n	4d4c <__aeabi_uidiv+0xc0>
    4d48:	014b      	lsls	r3, r1, #5
    4d4a:	1ac0      	subs	r0, r0, r3
    4d4c:	4152      	adcs	r2, r2
    4d4e:	0903      	lsrs	r3, r0, #4
    4d50:	428b      	cmp	r3, r1
    4d52:	d301      	bcc.n	4d58 <__aeabi_uidiv+0xcc>
    4d54:	010b      	lsls	r3, r1, #4
    4d56:	1ac0      	subs	r0, r0, r3
    4d58:	4152      	adcs	r2, r2
    4d5a:	08c3      	lsrs	r3, r0, #3
    4d5c:	428b      	cmp	r3, r1
    4d5e:	d301      	bcc.n	4d64 <__aeabi_uidiv+0xd8>
    4d60:	00cb      	lsls	r3, r1, #3
    4d62:	1ac0      	subs	r0, r0, r3
    4d64:	4152      	adcs	r2, r2
    4d66:	0883      	lsrs	r3, r0, #2
    4d68:	428b      	cmp	r3, r1
    4d6a:	d301      	bcc.n	4d70 <__aeabi_uidiv+0xe4>
    4d6c:	008b      	lsls	r3, r1, #2
    4d6e:	1ac0      	subs	r0, r0, r3
    4d70:	4152      	adcs	r2, r2
    4d72:	0843      	lsrs	r3, r0, #1
    4d74:	428b      	cmp	r3, r1
    4d76:	d301      	bcc.n	4d7c <__aeabi_uidiv+0xf0>
    4d78:	004b      	lsls	r3, r1, #1
    4d7a:	1ac0      	subs	r0, r0, r3
    4d7c:	4152      	adcs	r2, r2
    4d7e:	1a41      	subs	r1, r0, r1
    4d80:	d200      	bcs.n	4d84 <__aeabi_uidiv+0xf8>
    4d82:	4601      	mov	r1, r0
    4d84:	4152      	adcs	r2, r2
    4d86:	4610      	mov	r0, r2
    4d88:	4770      	bx	lr
    4d8a:	e7ff      	b.n	4d8c <__aeabi_uidiv+0x100>
    4d8c:	b501      	push	{r0, lr}
    4d8e:	2000      	movs	r0, #0
    4d90:	f000 f806 	bl	4da0 <__aeabi_idiv0>
    4d94:	bd02      	pop	{r1, pc}
    4d96:	46c0      	nop			; (mov r8, r8)

00004d98 <__aeabi_uidivmod>:
    4d98:	2900      	cmp	r1, #0
    4d9a:	d0f7      	beq.n	4d8c <__aeabi_uidiv+0x100>
    4d9c:	e776      	b.n	4c8c <__aeabi_uidiv>
    4d9e:	4770      	bx	lr

00004da0 <__aeabi_idiv0>:
    4da0:	4770      	bx	lr
    4da2:	46c0      	nop			; (mov r8, r8)

00004da4 <__aeabi_lmul>:
    4da4:	b5f0      	push	{r4, r5, r6, r7, lr}
    4da6:	464f      	mov	r7, r9
    4da8:	4646      	mov	r6, r8
    4daa:	b4c0      	push	{r6, r7}
    4dac:	0416      	lsls	r6, r2, #16
    4dae:	0c36      	lsrs	r6, r6, #16
    4db0:	4699      	mov	r9, r3
    4db2:	0033      	movs	r3, r6
    4db4:	0405      	lsls	r5, r0, #16
    4db6:	0c2c      	lsrs	r4, r5, #16
    4db8:	0c07      	lsrs	r7, r0, #16
    4dba:	0c15      	lsrs	r5, r2, #16
    4dbc:	4363      	muls	r3, r4
    4dbe:	437e      	muls	r6, r7
    4dc0:	436f      	muls	r7, r5
    4dc2:	4365      	muls	r5, r4
    4dc4:	0c1c      	lsrs	r4, r3, #16
    4dc6:	19ad      	adds	r5, r5, r6
    4dc8:	1964      	adds	r4, r4, r5
    4dca:	469c      	mov	ip, r3
    4dcc:	42a6      	cmp	r6, r4
    4dce:	d903      	bls.n	4dd8 <__aeabi_lmul+0x34>
    4dd0:	2380      	movs	r3, #128	; 0x80
    4dd2:	025b      	lsls	r3, r3, #9
    4dd4:	4698      	mov	r8, r3
    4dd6:	4447      	add	r7, r8
    4dd8:	4663      	mov	r3, ip
    4dda:	0c25      	lsrs	r5, r4, #16
    4ddc:	19ef      	adds	r7, r5, r7
    4dde:	041d      	lsls	r5, r3, #16
    4de0:	464b      	mov	r3, r9
    4de2:	434a      	muls	r2, r1
    4de4:	4343      	muls	r3, r0
    4de6:	0c2d      	lsrs	r5, r5, #16
    4de8:	0424      	lsls	r4, r4, #16
    4dea:	1964      	adds	r4, r4, r5
    4dec:	1899      	adds	r1, r3, r2
    4dee:	19c9      	adds	r1, r1, r7
    4df0:	0020      	movs	r0, r4
    4df2:	bc0c      	pop	{r2, r3}
    4df4:	4690      	mov	r8, r2
    4df6:	4699      	mov	r9, r3
    4df8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4dfa:	46c0      	nop			; (mov r8, r8)

00004dfc <__libc_init_array>:
    4dfc:	4b0e      	ldr	r3, [pc, #56]	; (4e38 <__libc_init_array+0x3c>)
    4dfe:	b570      	push	{r4, r5, r6, lr}
    4e00:	2500      	movs	r5, #0
    4e02:	001e      	movs	r6, r3
    4e04:	4c0d      	ldr	r4, [pc, #52]	; (4e3c <__libc_init_array+0x40>)
    4e06:	1ae4      	subs	r4, r4, r3
    4e08:	10a4      	asrs	r4, r4, #2
    4e0a:	42a5      	cmp	r5, r4
    4e0c:	d004      	beq.n	4e18 <__libc_init_array+0x1c>
    4e0e:	00ab      	lsls	r3, r5, #2
    4e10:	58f3      	ldr	r3, [r6, r3]
    4e12:	4798      	blx	r3
    4e14:	3501      	adds	r5, #1
    4e16:	e7f8      	b.n	4e0a <__libc_init_array+0xe>
    4e18:	f001 f992 	bl	6140 <_init>
    4e1c:	4b08      	ldr	r3, [pc, #32]	; (4e40 <__libc_init_array+0x44>)
    4e1e:	2500      	movs	r5, #0
    4e20:	001e      	movs	r6, r3
    4e22:	4c08      	ldr	r4, [pc, #32]	; (4e44 <__libc_init_array+0x48>)
    4e24:	1ae4      	subs	r4, r4, r3
    4e26:	10a4      	asrs	r4, r4, #2
    4e28:	42a5      	cmp	r5, r4
    4e2a:	d004      	beq.n	4e36 <__libc_init_array+0x3a>
    4e2c:	00ab      	lsls	r3, r5, #2
    4e2e:	58f3      	ldr	r3, [r6, r3]
    4e30:	4798      	blx	r3
    4e32:	3501      	adds	r5, #1
    4e34:	e7f8      	b.n	4e28 <__libc_init_array+0x2c>
    4e36:	bd70      	pop	{r4, r5, r6, pc}
    4e38:	0000614c 	.word	0x0000614c
    4e3c:	0000614c 	.word	0x0000614c
    4e40:	0000614c 	.word	0x0000614c
    4e44:	00006150 	.word	0x00006150

00004e48 <memcpy>:
    4e48:	2300      	movs	r3, #0
    4e4a:	b510      	push	{r4, lr}
    4e4c:	429a      	cmp	r2, r3
    4e4e:	d003      	beq.n	4e58 <memcpy+0x10>
    4e50:	5ccc      	ldrb	r4, [r1, r3]
    4e52:	54c4      	strb	r4, [r0, r3]
    4e54:	3301      	adds	r3, #1
    4e56:	e7f9      	b.n	4e4c <memcpy+0x4>
    4e58:	bd10      	pop	{r4, pc}

00004e5a <memset>:
    4e5a:	0003      	movs	r3, r0
    4e5c:	1882      	adds	r2, r0, r2
    4e5e:	4293      	cmp	r3, r2
    4e60:	d002      	beq.n	4e68 <memset+0xe>
    4e62:	7019      	strb	r1, [r3, #0]
    4e64:	3301      	adds	r3, #1
    4e66:	e7fa      	b.n	4e5e <memset+0x4>
    4e68:	4770      	bx	lr
	...

00004e6c <iprintf>:
    4e6c:	b40f      	push	{r0, r1, r2, r3}
    4e6e:	4b0b      	ldr	r3, [pc, #44]	; (4e9c <iprintf+0x30>)
    4e70:	b513      	push	{r0, r1, r4, lr}
    4e72:	681c      	ldr	r4, [r3, #0]
    4e74:	2c00      	cmp	r4, #0
    4e76:	d005      	beq.n	4e84 <iprintf+0x18>
    4e78:	69a3      	ldr	r3, [r4, #24]
    4e7a:	2b00      	cmp	r3, #0
    4e7c:	d102      	bne.n	4e84 <iprintf+0x18>
    4e7e:	0020      	movs	r0, r4
    4e80:	f000 fb3c 	bl	54fc <__sinit>
    4e84:	ab05      	add	r3, sp, #20
    4e86:	9a04      	ldr	r2, [sp, #16]
    4e88:	68a1      	ldr	r1, [r4, #8]
    4e8a:	0020      	movs	r0, r4
    4e8c:	9301      	str	r3, [sp, #4]
    4e8e:	f000 fcfb 	bl	5888 <_vfiprintf_r>
    4e92:	bc16      	pop	{r1, r2, r4}
    4e94:	bc08      	pop	{r3}
    4e96:	b004      	add	sp, #16
    4e98:	4718      	bx	r3
    4e9a:	46c0      	nop			; (mov r8, r8)
    4e9c:	20000070 	.word	0x20000070

00004ea0 <_puts_r>:
    4ea0:	b570      	push	{r4, r5, r6, lr}
    4ea2:	0005      	movs	r5, r0
    4ea4:	000e      	movs	r6, r1
    4ea6:	2800      	cmp	r0, #0
    4ea8:	d004      	beq.n	4eb4 <_puts_r+0x14>
    4eaa:	6983      	ldr	r3, [r0, #24]
    4eac:	2b00      	cmp	r3, #0
    4eae:	d101      	bne.n	4eb4 <_puts_r+0x14>
    4eb0:	f000 fb24 	bl	54fc <__sinit>
    4eb4:	69ab      	ldr	r3, [r5, #24]
    4eb6:	68ac      	ldr	r4, [r5, #8]
    4eb8:	2b00      	cmp	r3, #0
    4eba:	d102      	bne.n	4ec2 <_puts_r+0x22>
    4ebc:	0028      	movs	r0, r5
    4ebe:	f000 fb1d 	bl	54fc <__sinit>
    4ec2:	4b25      	ldr	r3, [pc, #148]	; (4f58 <_puts_r+0xb8>)
    4ec4:	429c      	cmp	r4, r3
    4ec6:	d101      	bne.n	4ecc <_puts_r+0x2c>
    4ec8:	686c      	ldr	r4, [r5, #4]
    4eca:	e008      	b.n	4ede <_puts_r+0x3e>
    4ecc:	4b23      	ldr	r3, [pc, #140]	; (4f5c <_puts_r+0xbc>)
    4ece:	429c      	cmp	r4, r3
    4ed0:	d101      	bne.n	4ed6 <_puts_r+0x36>
    4ed2:	68ac      	ldr	r4, [r5, #8]
    4ed4:	e003      	b.n	4ede <_puts_r+0x3e>
    4ed6:	4b22      	ldr	r3, [pc, #136]	; (4f60 <_puts_r+0xc0>)
    4ed8:	429c      	cmp	r4, r3
    4eda:	d100      	bne.n	4ede <_puts_r+0x3e>
    4edc:	68ec      	ldr	r4, [r5, #12]
    4ede:	89a3      	ldrh	r3, [r4, #12]
    4ee0:	071b      	lsls	r3, r3, #28
    4ee2:	d502      	bpl.n	4eea <_puts_r+0x4a>
    4ee4:	6923      	ldr	r3, [r4, #16]
    4ee6:	2b00      	cmp	r3, #0
    4ee8:	d111      	bne.n	4f0e <_puts_r+0x6e>
    4eea:	0021      	movs	r1, r4
    4eec:	0028      	movs	r0, r5
    4eee:	f000 f99b 	bl	5228 <__swsetup_r>
    4ef2:	2800      	cmp	r0, #0
    4ef4:	d00b      	beq.n	4f0e <_puts_r+0x6e>
    4ef6:	2001      	movs	r0, #1
    4ef8:	4240      	negs	r0, r0
    4efa:	e02b      	b.n	4f54 <_puts_r+0xb4>
    4efc:	3b01      	subs	r3, #1
    4efe:	3601      	adds	r6, #1
    4f00:	60a3      	str	r3, [r4, #8]
    4f02:	2b00      	cmp	r3, #0
    4f04:	db08      	blt.n	4f18 <_puts_r+0x78>
    4f06:	6823      	ldr	r3, [r4, #0]
    4f08:	1c5a      	adds	r2, r3, #1
    4f0a:	6022      	str	r2, [r4, #0]
    4f0c:	7019      	strb	r1, [r3, #0]
    4f0e:	7831      	ldrb	r1, [r6, #0]
    4f10:	68a3      	ldr	r3, [r4, #8]
    4f12:	2900      	cmp	r1, #0
    4f14:	d1f2      	bne.n	4efc <_puts_r+0x5c>
    4f16:	e00b      	b.n	4f30 <_puts_r+0x90>
    4f18:	69a2      	ldr	r2, [r4, #24]
    4f1a:	4293      	cmp	r3, r2
    4f1c:	db01      	blt.n	4f22 <_puts_r+0x82>
    4f1e:	290a      	cmp	r1, #10
    4f20:	d1f1      	bne.n	4f06 <_puts_r+0x66>
    4f22:	0022      	movs	r2, r4
    4f24:	0028      	movs	r0, r5
    4f26:	f000 f927 	bl	5178 <__swbuf_r>
    4f2a:	1c43      	adds	r3, r0, #1
    4f2c:	d1ef      	bne.n	4f0e <_puts_r+0x6e>
    4f2e:	e7e2      	b.n	4ef6 <_puts_r+0x56>
    4f30:	3b01      	subs	r3, #1
    4f32:	60a3      	str	r3, [r4, #8]
    4f34:	2b00      	cmp	r3, #0
    4f36:	da08      	bge.n	4f4a <_puts_r+0xaa>
    4f38:	0022      	movs	r2, r4
    4f3a:	310a      	adds	r1, #10
    4f3c:	0028      	movs	r0, r5
    4f3e:	f000 f91b 	bl	5178 <__swbuf_r>
    4f42:	1c43      	adds	r3, r0, #1
    4f44:	d0d7      	beq.n	4ef6 <_puts_r+0x56>
    4f46:	200a      	movs	r0, #10
    4f48:	e004      	b.n	4f54 <_puts_r+0xb4>
    4f4a:	200a      	movs	r0, #10
    4f4c:	6823      	ldr	r3, [r4, #0]
    4f4e:	1c5a      	adds	r2, r3, #1
    4f50:	6022      	str	r2, [r4, #0]
    4f52:	7018      	strb	r0, [r3, #0]
    4f54:	bd70      	pop	{r4, r5, r6, pc}
    4f56:	46c0      	nop			; (mov r8, r8)
    4f58:	000060ac 	.word	0x000060ac
    4f5c:	000060cc 	.word	0x000060cc
    4f60:	000060ec 	.word	0x000060ec

00004f64 <puts>:
    4f64:	b510      	push	{r4, lr}
    4f66:	4b03      	ldr	r3, [pc, #12]	; (4f74 <puts+0x10>)
    4f68:	0001      	movs	r1, r0
    4f6a:	6818      	ldr	r0, [r3, #0]
    4f6c:	f7ff ff98 	bl	4ea0 <_puts_r>
    4f70:	bd10      	pop	{r4, pc}
    4f72:	46c0      	nop			; (mov r8, r8)
    4f74:	20000070 	.word	0x20000070

00004f78 <rand>:
    4f78:	4b15      	ldr	r3, [pc, #84]	; (4fd0 <rand+0x58>)
    4f7a:	b510      	push	{r4, lr}
    4f7c:	681c      	ldr	r4, [r3, #0]
    4f7e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    4f80:	2b00      	cmp	r3, #0
    4f82:	d115      	bne.n	4fb0 <rand+0x38>
    4f84:	2018      	movs	r0, #24
    4f86:	f000 fbb1 	bl	56ec <malloc>
    4f8a:	4b12      	ldr	r3, [pc, #72]	; (4fd4 <rand+0x5c>)
    4f8c:	63a0      	str	r0, [r4, #56]	; 0x38
    4f8e:	8003      	strh	r3, [r0, #0]
    4f90:	4b11      	ldr	r3, [pc, #68]	; (4fd8 <rand+0x60>)
    4f92:	2201      	movs	r2, #1
    4f94:	8043      	strh	r3, [r0, #2]
    4f96:	4b11      	ldr	r3, [pc, #68]	; (4fdc <rand+0x64>)
    4f98:	8083      	strh	r3, [r0, #4]
    4f9a:	4b11      	ldr	r3, [pc, #68]	; (4fe0 <rand+0x68>)
    4f9c:	80c3      	strh	r3, [r0, #6]
    4f9e:	4b11      	ldr	r3, [pc, #68]	; (4fe4 <rand+0x6c>)
    4fa0:	8103      	strh	r3, [r0, #8]
    4fa2:	2305      	movs	r3, #5
    4fa4:	8143      	strh	r3, [r0, #10]
    4fa6:	3306      	adds	r3, #6
    4fa8:	8183      	strh	r3, [r0, #12]
    4faa:	2300      	movs	r3, #0
    4fac:	6102      	str	r2, [r0, #16]
    4fae:	6143      	str	r3, [r0, #20]
    4fb0:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    4fb2:	4a0d      	ldr	r2, [pc, #52]	; (4fe8 <rand+0x70>)
    4fb4:	6920      	ldr	r0, [r4, #16]
    4fb6:	6961      	ldr	r1, [r4, #20]
    4fb8:	4b0c      	ldr	r3, [pc, #48]	; (4fec <rand+0x74>)
    4fba:	f7ff fef3 	bl	4da4 <__aeabi_lmul>
    4fbe:	2201      	movs	r2, #1
    4fc0:	2300      	movs	r3, #0
    4fc2:	1880      	adds	r0, r0, r2
    4fc4:	4159      	adcs	r1, r3
    4fc6:	6120      	str	r0, [r4, #16]
    4fc8:	6161      	str	r1, [r4, #20]
    4fca:	0048      	lsls	r0, r1, #1
    4fcc:	0840      	lsrs	r0, r0, #1
    4fce:	bd10      	pop	{r4, pc}
    4fd0:	20000070 	.word	0x20000070
    4fd4:	0000330e 	.word	0x0000330e
    4fd8:	ffffabcd 	.word	0xffffabcd
    4fdc:	00001234 	.word	0x00001234
    4fe0:	ffffe66d 	.word	0xffffe66d
    4fe4:	ffffdeec 	.word	0xffffdeec
    4fe8:	4c957f2d 	.word	0x4c957f2d
    4fec:	5851f42d 	.word	0x5851f42d

00004ff0 <setbuf>:
    4ff0:	424a      	negs	r2, r1
    4ff2:	414a      	adcs	r2, r1
    4ff4:	2380      	movs	r3, #128	; 0x80
    4ff6:	b510      	push	{r4, lr}
    4ff8:	0052      	lsls	r2, r2, #1
    4ffa:	00db      	lsls	r3, r3, #3
    4ffc:	f000 f802 	bl	5004 <setvbuf>
    5000:	bd10      	pop	{r4, pc}
	...

00005004 <setvbuf>:
    5004:	b5f0      	push	{r4, r5, r6, r7, lr}
    5006:	001d      	movs	r5, r3
    5008:	4b51      	ldr	r3, [pc, #324]	; (5150 <setvbuf+0x14c>)
    500a:	b085      	sub	sp, #20
    500c:	681e      	ldr	r6, [r3, #0]
    500e:	0004      	movs	r4, r0
    5010:	000f      	movs	r7, r1
    5012:	9200      	str	r2, [sp, #0]
    5014:	2e00      	cmp	r6, #0
    5016:	d005      	beq.n	5024 <setvbuf+0x20>
    5018:	69b3      	ldr	r3, [r6, #24]
    501a:	2b00      	cmp	r3, #0
    501c:	d102      	bne.n	5024 <setvbuf+0x20>
    501e:	0030      	movs	r0, r6
    5020:	f000 fa6c 	bl	54fc <__sinit>
    5024:	4b4b      	ldr	r3, [pc, #300]	; (5154 <setvbuf+0x150>)
    5026:	429c      	cmp	r4, r3
    5028:	d101      	bne.n	502e <setvbuf+0x2a>
    502a:	6874      	ldr	r4, [r6, #4]
    502c:	e008      	b.n	5040 <setvbuf+0x3c>
    502e:	4b4a      	ldr	r3, [pc, #296]	; (5158 <setvbuf+0x154>)
    5030:	429c      	cmp	r4, r3
    5032:	d101      	bne.n	5038 <setvbuf+0x34>
    5034:	68b4      	ldr	r4, [r6, #8]
    5036:	e003      	b.n	5040 <setvbuf+0x3c>
    5038:	4b48      	ldr	r3, [pc, #288]	; (515c <setvbuf+0x158>)
    503a:	429c      	cmp	r4, r3
    503c:	d100      	bne.n	5040 <setvbuf+0x3c>
    503e:	68f4      	ldr	r4, [r6, #12]
    5040:	9b00      	ldr	r3, [sp, #0]
    5042:	2b02      	cmp	r3, #2
    5044:	d005      	beq.n	5052 <setvbuf+0x4e>
    5046:	2b01      	cmp	r3, #1
    5048:	d900      	bls.n	504c <setvbuf+0x48>
    504a:	e07c      	b.n	5146 <setvbuf+0x142>
    504c:	2d00      	cmp	r5, #0
    504e:	da00      	bge.n	5052 <setvbuf+0x4e>
    5050:	e079      	b.n	5146 <setvbuf+0x142>
    5052:	0021      	movs	r1, r4
    5054:	0030      	movs	r0, r6
    5056:	f000 f9e3 	bl	5420 <_fflush_r>
    505a:	6b61      	ldr	r1, [r4, #52]	; 0x34
    505c:	2900      	cmp	r1, #0
    505e:	d008      	beq.n	5072 <setvbuf+0x6e>
    5060:	0023      	movs	r3, r4
    5062:	3344      	adds	r3, #68	; 0x44
    5064:	4299      	cmp	r1, r3
    5066:	d002      	beq.n	506e <setvbuf+0x6a>
    5068:	0030      	movs	r0, r6
    506a:	f000 fb49 	bl	5700 <_free_r>
    506e:	2300      	movs	r3, #0
    5070:	6363      	str	r3, [r4, #52]	; 0x34
    5072:	2300      	movs	r3, #0
    5074:	61a3      	str	r3, [r4, #24]
    5076:	6063      	str	r3, [r4, #4]
    5078:	89a3      	ldrh	r3, [r4, #12]
    507a:	061b      	lsls	r3, r3, #24
    507c:	d503      	bpl.n	5086 <setvbuf+0x82>
    507e:	6921      	ldr	r1, [r4, #16]
    5080:	0030      	movs	r0, r6
    5082:	f000 fb3d 	bl	5700 <_free_r>
    5086:	89a2      	ldrh	r2, [r4, #12]
    5088:	4b35      	ldr	r3, [pc, #212]	; (5160 <setvbuf+0x15c>)
    508a:	4013      	ands	r3, r2
    508c:	81a3      	strh	r3, [r4, #12]
    508e:	9b00      	ldr	r3, [sp, #0]
    5090:	2b02      	cmp	r3, #2
    5092:	d021      	beq.n	50d8 <setvbuf+0xd4>
    5094:	ab03      	add	r3, sp, #12
    5096:	aa02      	add	r2, sp, #8
    5098:	0021      	movs	r1, r4
    509a:	0030      	movs	r0, r6
    509c:	f000 fac2 	bl	5624 <__swhatbuf_r>
    50a0:	89a3      	ldrh	r3, [r4, #12]
    50a2:	4318      	orrs	r0, r3
    50a4:	81a0      	strh	r0, [r4, #12]
    50a6:	2d00      	cmp	r5, #0
    50a8:	d101      	bne.n	50ae <setvbuf+0xaa>
    50aa:	9d02      	ldr	r5, [sp, #8]
    50ac:	e001      	b.n	50b2 <setvbuf+0xae>
    50ae:	2f00      	cmp	r7, #0
    50b0:	d125      	bne.n	50fe <setvbuf+0xfa>
    50b2:	0028      	movs	r0, r5
    50b4:	f000 fb1a 	bl	56ec <malloc>
    50b8:	9501      	str	r5, [sp, #4]
    50ba:	1e07      	subs	r7, r0, #0
    50bc:	d11a      	bne.n	50f4 <setvbuf+0xf0>
    50be:	9b02      	ldr	r3, [sp, #8]
    50c0:	9301      	str	r3, [sp, #4]
    50c2:	42ab      	cmp	r3, r5
    50c4:	d102      	bne.n	50cc <setvbuf+0xc8>
    50c6:	2001      	movs	r0, #1
    50c8:	4240      	negs	r0, r0
    50ca:	e006      	b.n	50da <setvbuf+0xd6>
    50cc:	9801      	ldr	r0, [sp, #4]
    50ce:	f000 fb0d 	bl	56ec <malloc>
    50d2:	1e07      	subs	r7, r0, #0
    50d4:	d10e      	bne.n	50f4 <setvbuf+0xf0>
    50d6:	e7f6      	b.n	50c6 <setvbuf+0xc2>
    50d8:	2000      	movs	r0, #0
    50da:	2202      	movs	r2, #2
    50dc:	89a3      	ldrh	r3, [r4, #12]
    50de:	4313      	orrs	r3, r2
    50e0:	81a3      	strh	r3, [r4, #12]
    50e2:	2300      	movs	r3, #0
    50e4:	60a3      	str	r3, [r4, #8]
    50e6:	0023      	movs	r3, r4
    50e8:	3347      	adds	r3, #71	; 0x47
    50ea:	6023      	str	r3, [r4, #0]
    50ec:	6123      	str	r3, [r4, #16]
    50ee:	2301      	movs	r3, #1
    50f0:	6163      	str	r3, [r4, #20]
    50f2:	e02a      	b.n	514a <setvbuf+0x146>
    50f4:	2280      	movs	r2, #128	; 0x80
    50f6:	89a3      	ldrh	r3, [r4, #12]
    50f8:	9d01      	ldr	r5, [sp, #4]
    50fa:	4313      	orrs	r3, r2
    50fc:	81a3      	strh	r3, [r4, #12]
    50fe:	69b3      	ldr	r3, [r6, #24]
    5100:	2b00      	cmp	r3, #0
    5102:	d102      	bne.n	510a <setvbuf+0x106>
    5104:	0030      	movs	r0, r6
    5106:	f000 f9f9 	bl	54fc <__sinit>
    510a:	9b00      	ldr	r3, [sp, #0]
    510c:	2b01      	cmp	r3, #1
    510e:	d103      	bne.n	5118 <setvbuf+0x114>
    5110:	89a3      	ldrh	r3, [r4, #12]
    5112:	9a00      	ldr	r2, [sp, #0]
    5114:	431a      	orrs	r2, r3
    5116:	81a2      	strh	r2, [r4, #12]
    5118:	2308      	movs	r3, #8
    511a:	89a2      	ldrh	r2, [r4, #12]
    511c:	6027      	str	r7, [r4, #0]
    511e:	4013      	ands	r3, r2
    5120:	6127      	str	r7, [r4, #16]
    5122:	6165      	str	r5, [r4, #20]
    5124:	1e18      	subs	r0, r3, #0
    5126:	d00c      	beq.n	5142 <setvbuf+0x13e>
    5128:	2301      	movs	r3, #1
    512a:	401a      	ands	r2, r3
    512c:	2300      	movs	r3, #0
    512e:	1e10      	subs	r0, r2, #0
    5130:	4298      	cmp	r0, r3
    5132:	d004      	beq.n	513e <setvbuf+0x13a>
    5134:	426d      	negs	r5, r5
    5136:	60a3      	str	r3, [r4, #8]
    5138:	61a5      	str	r5, [r4, #24]
    513a:	0018      	movs	r0, r3
    513c:	e005      	b.n	514a <setvbuf+0x146>
    513e:	60a5      	str	r5, [r4, #8]
    5140:	e003      	b.n	514a <setvbuf+0x146>
    5142:	60a3      	str	r3, [r4, #8]
    5144:	e001      	b.n	514a <setvbuf+0x146>
    5146:	2001      	movs	r0, #1
    5148:	4240      	negs	r0, r0
    514a:	b005      	add	sp, #20
    514c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    514e:	46c0      	nop			; (mov r8, r8)
    5150:	20000070 	.word	0x20000070
    5154:	000060ac 	.word	0x000060ac
    5158:	000060cc 	.word	0x000060cc
    515c:	000060ec 	.word	0x000060ec
    5160:	fffff35c 	.word	0xfffff35c

00005164 <strcmp>:
    5164:	7802      	ldrb	r2, [r0, #0]
    5166:	780b      	ldrb	r3, [r1, #0]
    5168:	2a00      	cmp	r2, #0
    516a:	d003      	beq.n	5174 <strcmp+0x10>
    516c:	3001      	adds	r0, #1
    516e:	3101      	adds	r1, #1
    5170:	429a      	cmp	r2, r3
    5172:	d0f7      	beq.n	5164 <strcmp>
    5174:	1ad0      	subs	r0, r2, r3
    5176:	4770      	bx	lr

00005178 <__swbuf_r>:
    5178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    517a:	0005      	movs	r5, r0
    517c:	000f      	movs	r7, r1
    517e:	0014      	movs	r4, r2
    5180:	2800      	cmp	r0, #0
    5182:	d004      	beq.n	518e <__swbuf_r+0x16>
    5184:	6983      	ldr	r3, [r0, #24]
    5186:	2b00      	cmp	r3, #0
    5188:	d101      	bne.n	518e <__swbuf_r+0x16>
    518a:	f000 f9b7 	bl	54fc <__sinit>
    518e:	4b23      	ldr	r3, [pc, #140]	; (521c <__swbuf_r+0xa4>)
    5190:	429c      	cmp	r4, r3
    5192:	d101      	bne.n	5198 <__swbuf_r+0x20>
    5194:	686c      	ldr	r4, [r5, #4]
    5196:	e008      	b.n	51aa <__swbuf_r+0x32>
    5198:	4b21      	ldr	r3, [pc, #132]	; (5220 <__swbuf_r+0xa8>)
    519a:	429c      	cmp	r4, r3
    519c:	d101      	bne.n	51a2 <__swbuf_r+0x2a>
    519e:	68ac      	ldr	r4, [r5, #8]
    51a0:	e003      	b.n	51aa <__swbuf_r+0x32>
    51a2:	4b20      	ldr	r3, [pc, #128]	; (5224 <__swbuf_r+0xac>)
    51a4:	429c      	cmp	r4, r3
    51a6:	d100      	bne.n	51aa <__swbuf_r+0x32>
    51a8:	68ec      	ldr	r4, [r5, #12]
    51aa:	69a3      	ldr	r3, [r4, #24]
    51ac:	60a3      	str	r3, [r4, #8]
    51ae:	89a3      	ldrh	r3, [r4, #12]
    51b0:	071b      	lsls	r3, r3, #28
    51b2:	d50a      	bpl.n	51ca <__swbuf_r+0x52>
    51b4:	6923      	ldr	r3, [r4, #16]
    51b6:	2b00      	cmp	r3, #0
    51b8:	d007      	beq.n	51ca <__swbuf_r+0x52>
    51ba:	6823      	ldr	r3, [r4, #0]
    51bc:	6922      	ldr	r2, [r4, #16]
    51be:	b2fe      	uxtb	r6, r7
    51c0:	1a98      	subs	r0, r3, r2
    51c2:	6963      	ldr	r3, [r4, #20]
    51c4:	4298      	cmp	r0, r3
    51c6:	db0f      	blt.n	51e8 <__swbuf_r+0x70>
    51c8:	e008      	b.n	51dc <__swbuf_r+0x64>
    51ca:	0021      	movs	r1, r4
    51cc:	0028      	movs	r0, r5
    51ce:	f000 f82b 	bl	5228 <__swsetup_r>
    51d2:	2800      	cmp	r0, #0
    51d4:	d0f1      	beq.n	51ba <__swbuf_r+0x42>
    51d6:	2001      	movs	r0, #1
    51d8:	4240      	negs	r0, r0
    51da:	e01d      	b.n	5218 <__swbuf_r+0xa0>
    51dc:	0021      	movs	r1, r4
    51de:	0028      	movs	r0, r5
    51e0:	f000 f91e 	bl	5420 <_fflush_r>
    51e4:	2800      	cmp	r0, #0
    51e6:	d1f6      	bne.n	51d6 <__swbuf_r+0x5e>
    51e8:	68a3      	ldr	r3, [r4, #8]
    51ea:	3001      	adds	r0, #1
    51ec:	3b01      	subs	r3, #1
    51ee:	60a3      	str	r3, [r4, #8]
    51f0:	6823      	ldr	r3, [r4, #0]
    51f2:	1c5a      	adds	r2, r3, #1
    51f4:	6022      	str	r2, [r4, #0]
    51f6:	701f      	strb	r7, [r3, #0]
    51f8:	6963      	ldr	r3, [r4, #20]
    51fa:	4298      	cmp	r0, r3
    51fc:	d005      	beq.n	520a <__swbuf_r+0x92>
    51fe:	89a3      	ldrh	r3, [r4, #12]
    5200:	0030      	movs	r0, r6
    5202:	07db      	lsls	r3, r3, #31
    5204:	d508      	bpl.n	5218 <__swbuf_r+0xa0>
    5206:	2e0a      	cmp	r6, #10
    5208:	d106      	bne.n	5218 <__swbuf_r+0xa0>
    520a:	0021      	movs	r1, r4
    520c:	0028      	movs	r0, r5
    520e:	f000 f907 	bl	5420 <_fflush_r>
    5212:	2800      	cmp	r0, #0
    5214:	d1df      	bne.n	51d6 <__swbuf_r+0x5e>
    5216:	0030      	movs	r0, r6
    5218:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    521a:	46c0      	nop			; (mov r8, r8)
    521c:	000060ac 	.word	0x000060ac
    5220:	000060cc 	.word	0x000060cc
    5224:	000060ec 	.word	0x000060ec

00005228 <__swsetup_r>:
    5228:	4b36      	ldr	r3, [pc, #216]	; (5304 <__swsetup_r+0xdc>)
    522a:	b570      	push	{r4, r5, r6, lr}
    522c:	681d      	ldr	r5, [r3, #0]
    522e:	0006      	movs	r6, r0
    5230:	000c      	movs	r4, r1
    5232:	2d00      	cmp	r5, #0
    5234:	d005      	beq.n	5242 <__swsetup_r+0x1a>
    5236:	69ab      	ldr	r3, [r5, #24]
    5238:	2b00      	cmp	r3, #0
    523a:	d102      	bne.n	5242 <__swsetup_r+0x1a>
    523c:	0028      	movs	r0, r5
    523e:	f000 f95d 	bl	54fc <__sinit>
    5242:	4b31      	ldr	r3, [pc, #196]	; (5308 <__swsetup_r+0xe0>)
    5244:	429c      	cmp	r4, r3
    5246:	d101      	bne.n	524c <__swsetup_r+0x24>
    5248:	686c      	ldr	r4, [r5, #4]
    524a:	e008      	b.n	525e <__swsetup_r+0x36>
    524c:	4b2f      	ldr	r3, [pc, #188]	; (530c <__swsetup_r+0xe4>)
    524e:	429c      	cmp	r4, r3
    5250:	d101      	bne.n	5256 <__swsetup_r+0x2e>
    5252:	68ac      	ldr	r4, [r5, #8]
    5254:	e003      	b.n	525e <__swsetup_r+0x36>
    5256:	4b2e      	ldr	r3, [pc, #184]	; (5310 <__swsetup_r+0xe8>)
    5258:	429c      	cmp	r4, r3
    525a:	d100      	bne.n	525e <__swsetup_r+0x36>
    525c:	68ec      	ldr	r4, [r5, #12]
    525e:	220c      	movs	r2, #12
    5260:	5ea3      	ldrsh	r3, [r4, r2]
    5262:	b29a      	uxth	r2, r3
    5264:	0711      	lsls	r1, r2, #28
    5266:	d423      	bmi.n	52b0 <__swsetup_r+0x88>
    5268:	06d1      	lsls	r1, r2, #27
    526a:	d407      	bmi.n	527c <__swsetup_r+0x54>
    526c:	2209      	movs	r2, #9
    526e:	2001      	movs	r0, #1
    5270:	6032      	str	r2, [r6, #0]
    5272:	3237      	adds	r2, #55	; 0x37
    5274:	4313      	orrs	r3, r2
    5276:	81a3      	strh	r3, [r4, #12]
    5278:	4240      	negs	r0, r0
    527a:	e042      	b.n	5302 <__swsetup_r+0xda>
    527c:	0753      	lsls	r3, r2, #29
    527e:	d513      	bpl.n	52a8 <__swsetup_r+0x80>
    5280:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5282:	2900      	cmp	r1, #0
    5284:	d008      	beq.n	5298 <__swsetup_r+0x70>
    5286:	0023      	movs	r3, r4
    5288:	3344      	adds	r3, #68	; 0x44
    528a:	4299      	cmp	r1, r3
    528c:	d002      	beq.n	5294 <__swsetup_r+0x6c>
    528e:	0030      	movs	r0, r6
    5290:	f000 fa36 	bl	5700 <_free_r>
    5294:	2300      	movs	r3, #0
    5296:	6363      	str	r3, [r4, #52]	; 0x34
    5298:	2224      	movs	r2, #36	; 0x24
    529a:	89a3      	ldrh	r3, [r4, #12]
    529c:	4393      	bics	r3, r2
    529e:	81a3      	strh	r3, [r4, #12]
    52a0:	2300      	movs	r3, #0
    52a2:	6063      	str	r3, [r4, #4]
    52a4:	6923      	ldr	r3, [r4, #16]
    52a6:	6023      	str	r3, [r4, #0]
    52a8:	2208      	movs	r2, #8
    52aa:	89a3      	ldrh	r3, [r4, #12]
    52ac:	4313      	orrs	r3, r2
    52ae:	81a3      	strh	r3, [r4, #12]
    52b0:	6923      	ldr	r3, [r4, #16]
    52b2:	2b00      	cmp	r3, #0
    52b4:	d10b      	bne.n	52ce <__swsetup_r+0xa6>
    52b6:	23a0      	movs	r3, #160	; 0xa0
    52b8:	89a2      	ldrh	r2, [r4, #12]
    52ba:	009b      	lsls	r3, r3, #2
    52bc:	4013      	ands	r3, r2
    52be:	2280      	movs	r2, #128	; 0x80
    52c0:	0092      	lsls	r2, r2, #2
    52c2:	4293      	cmp	r3, r2
    52c4:	d003      	beq.n	52ce <__swsetup_r+0xa6>
    52c6:	0021      	movs	r1, r4
    52c8:	0030      	movs	r0, r6
    52ca:	f000 f9d1 	bl	5670 <__smakebuf_r>
    52ce:	2301      	movs	r3, #1
    52d0:	89a2      	ldrh	r2, [r4, #12]
    52d2:	4013      	ands	r3, r2
    52d4:	d005      	beq.n	52e2 <__swsetup_r+0xba>
    52d6:	2300      	movs	r3, #0
    52d8:	60a3      	str	r3, [r4, #8]
    52da:	6963      	ldr	r3, [r4, #20]
    52dc:	425b      	negs	r3, r3
    52de:	61a3      	str	r3, [r4, #24]
    52e0:	e003      	b.n	52ea <__swsetup_r+0xc2>
    52e2:	0792      	lsls	r2, r2, #30
    52e4:	d400      	bmi.n	52e8 <__swsetup_r+0xc0>
    52e6:	6963      	ldr	r3, [r4, #20]
    52e8:	60a3      	str	r3, [r4, #8]
    52ea:	2000      	movs	r0, #0
    52ec:	6923      	ldr	r3, [r4, #16]
    52ee:	4283      	cmp	r3, r0
    52f0:	d107      	bne.n	5302 <__swsetup_r+0xda>
    52f2:	220c      	movs	r2, #12
    52f4:	5ea3      	ldrsh	r3, [r4, r2]
    52f6:	061a      	lsls	r2, r3, #24
    52f8:	d503      	bpl.n	5302 <__swsetup_r+0xda>
    52fa:	2240      	movs	r2, #64	; 0x40
    52fc:	4313      	orrs	r3, r2
    52fe:	81a3      	strh	r3, [r4, #12]
    5300:	3801      	subs	r0, #1
    5302:	bd70      	pop	{r4, r5, r6, pc}
    5304:	20000070 	.word	0x20000070
    5308:	000060ac 	.word	0x000060ac
    530c:	000060cc 	.word	0x000060cc
    5310:	000060ec 	.word	0x000060ec

00005314 <__sflush_r>:
    5314:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5316:	898a      	ldrh	r2, [r1, #12]
    5318:	0005      	movs	r5, r0
    531a:	000c      	movs	r4, r1
    531c:	0713      	lsls	r3, r2, #28
    531e:	d45a      	bmi.n	53d6 <__sflush_r+0xc2>
    5320:	684b      	ldr	r3, [r1, #4]
    5322:	2b00      	cmp	r3, #0
    5324:	dc02      	bgt.n	532c <__sflush_r+0x18>
    5326:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    5328:	2b00      	cmp	r3, #0
    532a:	dd19      	ble.n	5360 <__sflush_r+0x4c>
    532c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    532e:	2f00      	cmp	r7, #0
    5330:	d016      	beq.n	5360 <__sflush_r+0x4c>
    5332:	2300      	movs	r3, #0
    5334:	682e      	ldr	r6, [r5, #0]
    5336:	602b      	str	r3, [r5, #0]
    5338:	2380      	movs	r3, #128	; 0x80
    533a:	015b      	lsls	r3, r3, #5
    533c:	401a      	ands	r2, r3
    533e:	d001      	beq.n	5344 <__sflush_r+0x30>
    5340:	6d60      	ldr	r0, [r4, #84]	; 0x54
    5342:	e014      	b.n	536e <__sflush_r+0x5a>
    5344:	2301      	movs	r3, #1
    5346:	6a21      	ldr	r1, [r4, #32]
    5348:	0028      	movs	r0, r5
    534a:	47b8      	blx	r7
    534c:	1c43      	adds	r3, r0, #1
    534e:	d10e      	bne.n	536e <__sflush_r+0x5a>
    5350:	682b      	ldr	r3, [r5, #0]
    5352:	2b00      	cmp	r3, #0
    5354:	d00b      	beq.n	536e <__sflush_r+0x5a>
    5356:	2b1d      	cmp	r3, #29
    5358:	d001      	beq.n	535e <__sflush_r+0x4a>
    535a:	2b16      	cmp	r3, #22
    535c:	d102      	bne.n	5364 <__sflush_r+0x50>
    535e:	602e      	str	r6, [r5, #0]
    5360:	2000      	movs	r0, #0
    5362:	e05a      	b.n	541a <__sflush_r+0x106>
    5364:	2240      	movs	r2, #64	; 0x40
    5366:	89a3      	ldrh	r3, [r4, #12]
    5368:	4313      	orrs	r3, r2
    536a:	81a3      	strh	r3, [r4, #12]
    536c:	e055      	b.n	541a <__sflush_r+0x106>
    536e:	89a3      	ldrh	r3, [r4, #12]
    5370:	075b      	lsls	r3, r3, #29
    5372:	d506      	bpl.n	5382 <__sflush_r+0x6e>
    5374:	6863      	ldr	r3, [r4, #4]
    5376:	1ac0      	subs	r0, r0, r3
    5378:	6b63      	ldr	r3, [r4, #52]	; 0x34
    537a:	2b00      	cmp	r3, #0
    537c:	d001      	beq.n	5382 <__sflush_r+0x6e>
    537e:	6c23      	ldr	r3, [r4, #64]	; 0x40
    5380:	1ac0      	subs	r0, r0, r3
    5382:	2300      	movs	r3, #0
    5384:	0002      	movs	r2, r0
    5386:	6a21      	ldr	r1, [r4, #32]
    5388:	0028      	movs	r0, r5
    538a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    538c:	47b8      	blx	r7
    538e:	89a3      	ldrh	r3, [r4, #12]
    5390:	1c42      	adds	r2, r0, #1
    5392:	d106      	bne.n	53a2 <__sflush_r+0x8e>
    5394:	6829      	ldr	r1, [r5, #0]
    5396:	291d      	cmp	r1, #29
    5398:	d83a      	bhi.n	5410 <__sflush_r+0xfc>
    539a:	4a20      	ldr	r2, [pc, #128]	; (541c <__sflush_r+0x108>)
    539c:	40ca      	lsrs	r2, r1
    539e:	07d2      	lsls	r2, r2, #31
    53a0:	d536      	bpl.n	5410 <__sflush_r+0xfc>
    53a2:	2200      	movs	r2, #0
    53a4:	6062      	str	r2, [r4, #4]
    53a6:	6922      	ldr	r2, [r4, #16]
    53a8:	6022      	str	r2, [r4, #0]
    53aa:	04db      	lsls	r3, r3, #19
    53ac:	d505      	bpl.n	53ba <__sflush_r+0xa6>
    53ae:	1c43      	adds	r3, r0, #1
    53b0:	d102      	bne.n	53b8 <__sflush_r+0xa4>
    53b2:	682b      	ldr	r3, [r5, #0]
    53b4:	2b00      	cmp	r3, #0
    53b6:	d100      	bne.n	53ba <__sflush_r+0xa6>
    53b8:	6560      	str	r0, [r4, #84]	; 0x54
    53ba:	6b61      	ldr	r1, [r4, #52]	; 0x34
    53bc:	602e      	str	r6, [r5, #0]
    53be:	2900      	cmp	r1, #0
    53c0:	d0ce      	beq.n	5360 <__sflush_r+0x4c>
    53c2:	0023      	movs	r3, r4
    53c4:	3344      	adds	r3, #68	; 0x44
    53c6:	4299      	cmp	r1, r3
    53c8:	d002      	beq.n	53d0 <__sflush_r+0xbc>
    53ca:	0028      	movs	r0, r5
    53cc:	f000 f998 	bl	5700 <_free_r>
    53d0:	2000      	movs	r0, #0
    53d2:	6360      	str	r0, [r4, #52]	; 0x34
    53d4:	e021      	b.n	541a <__sflush_r+0x106>
    53d6:	690f      	ldr	r7, [r1, #16]
    53d8:	2f00      	cmp	r7, #0
    53da:	d0c1      	beq.n	5360 <__sflush_r+0x4c>
    53dc:	680b      	ldr	r3, [r1, #0]
    53de:	600f      	str	r7, [r1, #0]
    53e0:	1bdb      	subs	r3, r3, r7
    53e2:	9301      	str	r3, [sp, #4]
    53e4:	2300      	movs	r3, #0
    53e6:	0792      	lsls	r2, r2, #30
    53e8:	d100      	bne.n	53ec <__sflush_r+0xd8>
    53ea:	694b      	ldr	r3, [r1, #20]
    53ec:	60a3      	str	r3, [r4, #8]
    53ee:	e003      	b.n	53f8 <__sflush_r+0xe4>
    53f0:	9b01      	ldr	r3, [sp, #4]
    53f2:	183f      	adds	r7, r7, r0
    53f4:	1a1b      	subs	r3, r3, r0
    53f6:	9301      	str	r3, [sp, #4]
    53f8:	9b01      	ldr	r3, [sp, #4]
    53fa:	2b00      	cmp	r3, #0
    53fc:	ddb0      	ble.n	5360 <__sflush_r+0x4c>
    53fe:	9b01      	ldr	r3, [sp, #4]
    5400:	003a      	movs	r2, r7
    5402:	6a21      	ldr	r1, [r4, #32]
    5404:	0028      	movs	r0, r5
    5406:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    5408:	47b0      	blx	r6
    540a:	2800      	cmp	r0, #0
    540c:	dcf0      	bgt.n	53f0 <__sflush_r+0xdc>
    540e:	89a3      	ldrh	r3, [r4, #12]
    5410:	2240      	movs	r2, #64	; 0x40
    5412:	2001      	movs	r0, #1
    5414:	4313      	orrs	r3, r2
    5416:	81a3      	strh	r3, [r4, #12]
    5418:	4240      	negs	r0, r0
    541a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    541c:	20400001 	.word	0x20400001

00005420 <_fflush_r>:
    5420:	690b      	ldr	r3, [r1, #16]
    5422:	b570      	push	{r4, r5, r6, lr}
    5424:	0005      	movs	r5, r0
    5426:	000c      	movs	r4, r1
    5428:	2b00      	cmp	r3, #0
    542a:	d101      	bne.n	5430 <_fflush_r+0x10>
    542c:	2000      	movs	r0, #0
    542e:	e01c      	b.n	546a <_fflush_r+0x4a>
    5430:	2800      	cmp	r0, #0
    5432:	d004      	beq.n	543e <_fflush_r+0x1e>
    5434:	6983      	ldr	r3, [r0, #24]
    5436:	2b00      	cmp	r3, #0
    5438:	d101      	bne.n	543e <_fflush_r+0x1e>
    543a:	f000 f85f 	bl	54fc <__sinit>
    543e:	4b0b      	ldr	r3, [pc, #44]	; (546c <_fflush_r+0x4c>)
    5440:	429c      	cmp	r4, r3
    5442:	d101      	bne.n	5448 <_fflush_r+0x28>
    5444:	686c      	ldr	r4, [r5, #4]
    5446:	e008      	b.n	545a <_fflush_r+0x3a>
    5448:	4b09      	ldr	r3, [pc, #36]	; (5470 <_fflush_r+0x50>)
    544a:	429c      	cmp	r4, r3
    544c:	d101      	bne.n	5452 <_fflush_r+0x32>
    544e:	68ac      	ldr	r4, [r5, #8]
    5450:	e003      	b.n	545a <_fflush_r+0x3a>
    5452:	4b08      	ldr	r3, [pc, #32]	; (5474 <_fflush_r+0x54>)
    5454:	429c      	cmp	r4, r3
    5456:	d100      	bne.n	545a <_fflush_r+0x3a>
    5458:	68ec      	ldr	r4, [r5, #12]
    545a:	220c      	movs	r2, #12
    545c:	5ea3      	ldrsh	r3, [r4, r2]
    545e:	2b00      	cmp	r3, #0
    5460:	d0e4      	beq.n	542c <_fflush_r+0xc>
    5462:	0021      	movs	r1, r4
    5464:	0028      	movs	r0, r5
    5466:	f7ff ff55 	bl	5314 <__sflush_r>
    546a:	bd70      	pop	{r4, r5, r6, pc}
    546c:	000060ac 	.word	0x000060ac
    5470:	000060cc 	.word	0x000060cc
    5474:	000060ec 	.word	0x000060ec

00005478 <_cleanup_r>:
    5478:	b510      	push	{r4, lr}
    547a:	4902      	ldr	r1, [pc, #8]	; (5484 <_cleanup_r+0xc>)
    547c:	f000 f8b0 	bl	55e0 <_fwalk_reent>
    5480:	bd10      	pop	{r4, pc}
    5482:	46c0      	nop			; (mov r8, r8)
    5484:	00005421 	.word	0x00005421

00005488 <std.isra.0>:
    5488:	2300      	movs	r3, #0
    548a:	b510      	push	{r4, lr}
    548c:	0004      	movs	r4, r0
    548e:	6003      	str	r3, [r0, #0]
    5490:	6043      	str	r3, [r0, #4]
    5492:	6083      	str	r3, [r0, #8]
    5494:	8181      	strh	r1, [r0, #12]
    5496:	6643      	str	r3, [r0, #100]	; 0x64
    5498:	81c2      	strh	r2, [r0, #14]
    549a:	6103      	str	r3, [r0, #16]
    549c:	6143      	str	r3, [r0, #20]
    549e:	6183      	str	r3, [r0, #24]
    54a0:	0019      	movs	r1, r3
    54a2:	2208      	movs	r2, #8
    54a4:	305c      	adds	r0, #92	; 0x5c
    54a6:	f7ff fcd8 	bl	4e5a <memset>
    54aa:	4b05      	ldr	r3, [pc, #20]	; (54c0 <std.isra.0+0x38>)
    54ac:	6224      	str	r4, [r4, #32]
    54ae:	6263      	str	r3, [r4, #36]	; 0x24
    54b0:	4b04      	ldr	r3, [pc, #16]	; (54c4 <std.isra.0+0x3c>)
    54b2:	62a3      	str	r3, [r4, #40]	; 0x28
    54b4:	4b04      	ldr	r3, [pc, #16]	; (54c8 <std.isra.0+0x40>)
    54b6:	62e3      	str	r3, [r4, #44]	; 0x2c
    54b8:	4b04      	ldr	r3, [pc, #16]	; (54cc <std.isra.0+0x44>)
    54ba:	6323      	str	r3, [r4, #48]	; 0x30
    54bc:	bd10      	pop	{r4, pc}
    54be:	46c0      	nop			; (mov r8, r8)
    54c0:	00005e05 	.word	0x00005e05
    54c4:	00005e2d 	.word	0x00005e2d
    54c8:	00005e65 	.word	0x00005e65
    54cc:	00005e91 	.word	0x00005e91

000054d0 <__sfmoreglue>:
    54d0:	b570      	push	{r4, r5, r6, lr}
    54d2:	2568      	movs	r5, #104	; 0x68
    54d4:	1e4b      	subs	r3, r1, #1
    54d6:	435d      	muls	r5, r3
    54d8:	000e      	movs	r6, r1
    54da:	0029      	movs	r1, r5
    54dc:	3174      	adds	r1, #116	; 0x74
    54de:	f000 f955 	bl	578c <_malloc_r>
    54e2:	1e04      	subs	r4, r0, #0
    54e4:	d008      	beq.n	54f8 <__sfmoreglue+0x28>
    54e6:	2100      	movs	r1, #0
    54e8:	002a      	movs	r2, r5
    54ea:	6001      	str	r1, [r0, #0]
    54ec:	6046      	str	r6, [r0, #4]
    54ee:	300c      	adds	r0, #12
    54f0:	60a0      	str	r0, [r4, #8]
    54f2:	3268      	adds	r2, #104	; 0x68
    54f4:	f7ff fcb1 	bl	4e5a <memset>
    54f8:	0020      	movs	r0, r4
    54fa:	bd70      	pop	{r4, r5, r6, pc}

000054fc <__sinit>:
    54fc:	6983      	ldr	r3, [r0, #24]
    54fe:	b513      	push	{r0, r1, r4, lr}
    5500:	0004      	movs	r4, r0
    5502:	2b00      	cmp	r3, #0
    5504:	d128      	bne.n	5558 <__sinit+0x5c>
    5506:	6483      	str	r3, [r0, #72]	; 0x48
    5508:	64c3      	str	r3, [r0, #76]	; 0x4c
    550a:	6503      	str	r3, [r0, #80]	; 0x50
    550c:	4b13      	ldr	r3, [pc, #76]	; (555c <__sinit+0x60>)
    550e:	4a14      	ldr	r2, [pc, #80]	; (5560 <__sinit+0x64>)
    5510:	681b      	ldr	r3, [r3, #0]
    5512:	6282      	str	r2, [r0, #40]	; 0x28
    5514:	9301      	str	r3, [sp, #4]
    5516:	4298      	cmp	r0, r3
    5518:	d101      	bne.n	551e <__sinit+0x22>
    551a:	2301      	movs	r3, #1
    551c:	6183      	str	r3, [r0, #24]
    551e:	0020      	movs	r0, r4
    5520:	f000 f820 	bl	5564 <__sfp>
    5524:	6060      	str	r0, [r4, #4]
    5526:	0020      	movs	r0, r4
    5528:	f000 f81c 	bl	5564 <__sfp>
    552c:	60a0      	str	r0, [r4, #8]
    552e:	0020      	movs	r0, r4
    5530:	f000 f818 	bl	5564 <__sfp>
    5534:	2200      	movs	r2, #0
    5536:	60e0      	str	r0, [r4, #12]
    5538:	2104      	movs	r1, #4
    553a:	6860      	ldr	r0, [r4, #4]
    553c:	f7ff ffa4 	bl	5488 <std.isra.0>
    5540:	2201      	movs	r2, #1
    5542:	2109      	movs	r1, #9
    5544:	68a0      	ldr	r0, [r4, #8]
    5546:	f7ff ff9f 	bl	5488 <std.isra.0>
    554a:	2202      	movs	r2, #2
    554c:	2112      	movs	r1, #18
    554e:	68e0      	ldr	r0, [r4, #12]
    5550:	f7ff ff9a 	bl	5488 <std.isra.0>
    5554:	2301      	movs	r3, #1
    5556:	61a3      	str	r3, [r4, #24]
    5558:	bd13      	pop	{r0, r1, r4, pc}
    555a:	46c0      	nop			; (mov r8, r8)
    555c:	000060a8 	.word	0x000060a8
    5560:	00005479 	.word	0x00005479

00005564 <__sfp>:
    5564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5566:	4b1d      	ldr	r3, [pc, #116]	; (55dc <__sfp+0x78>)
    5568:	0006      	movs	r6, r0
    556a:	681d      	ldr	r5, [r3, #0]
    556c:	69ab      	ldr	r3, [r5, #24]
    556e:	2b00      	cmp	r3, #0
    5570:	d102      	bne.n	5578 <__sfp+0x14>
    5572:	0028      	movs	r0, r5
    5574:	f7ff ffc2 	bl	54fc <__sinit>
    5578:	3548      	adds	r5, #72	; 0x48
    557a:	68ac      	ldr	r4, [r5, #8]
    557c:	686b      	ldr	r3, [r5, #4]
    557e:	3b01      	subs	r3, #1
    5580:	d405      	bmi.n	558e <__sfp+0x2a>
    5582:	220c      	movs	r2, #12
    5584:	5ea7      	ldrsh	r7, [r4, r2]
    5586:	2f00      	cmp	r7, #0
    5588:	d010      	beq.n	55ac <__sfp+0x48>
    558a:	3468      	adds	r4, #104	; 0x68
    558c:	e7f7      	b.n	557e <__sfp+0x1a>
    558e:	682b      	ldr	r3, [r5, #0]
    5590:	2b00      	cmp	r3, #0
    5592:	d001      	beq.n	5598 <__sfp+0x34>
    5594:	682d      	ldr	r5, [r5, #0]
    5596:	e7f0      	b.n	557a <__sfp+0x16>
    5598:	2104      	movs	r1, #4
    559a:	0030      	movs	r0, r6
    559c:	f7ff ff98 	bl	54d0 <__sfmoreglue>
    55a0:	6028      	str	r0, [r5, #0]
    55a2:	2800      	cmp	r0, #0
    55a4:	d1f6      	bne.n	5594 <__sfp+0x30>
    55a6:	230c      	movs	r3, #12
    55a8:	6033      	str	r3, [r6, #0]
    55aa:	e016      	b.n	55da <__sfp+0x76>
    55ac:	2301      	movs	r3, #1
    55ae:	0020      	movs	r0, r4
    55b0:	425b      	negs	r3, r3
    55b2:	81e3      	strh	r3, [r4, #14]
    55b4:	3302      	adds	r3, #2
    55b6:	81a3      	strh	r3, [r4, #12]
    55b8:	6667      	str	r7, [r4, #100]	; 0x64
    55ba:	6027      	str	r7, [r4, #0]
    55bc:	60a7      	str	r7, [r4, #8]
    55be:	6067      	str	r7, [r4, #4]
    55c0:	6127      	str	r7, [r4, #16]
    55c2:	6167      	str	r7, [r4, #20]
    55c4:	61a7      	str	r7, [r4, #24]
    55c6:	305c      	adds	r0, #92	; 0x5c
    55c8:	2208      	movs	r2, #8
    55ca:	0039      	movs	r1, r7
    55cc:	f7ff fc45 	bl	4e5a <memset>
    55d0:	0020      	movs	r0, r4
    55d2:	6367      	str	r7, [r4, #52]	; 0x34
    55d4:	63a7      	str	r7, [r4, #56]	; 0x38
    55d6:	64a7      	str	r7, [r4, #72]	; 0x48
    55d8:	64e7      	str	r7, [r4, #76]	; 0x4c
    55da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    55dc:	000060a8 	.word	0x000060a8

000055e0 <_fwalk_reent>:
    55e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    55e2:	0004      	movs	r4, r0
    55e4:	0007      	movs	r7, r0
    55e6:	2600      	movs	r6, #0
    55e8:	9101      	str	r1, [sp, #4]
    55ea:	3448      	adds	r4, #72	; 0x48
    55ec:	2c00      	cmp	r4, #0
    55ee:	d016      	beq.n	561e <_fwalk_reent+0x3e>
    55f0:	6863      	ldr	r3, [r4, #4]
    55f2:	68a5      	ldr	r5, [r4, #8]
    55f4:	9300      	str	r3, [sp, #0]
    55f6:	9b00      	ldr	r3, [sp, #0]
    55f8:	3b01      	subs	r3, #1
    55fa:	9300      	str	r3, [sp, #0]
    55fc:	d40d      	bmi.n	561a <_fwalk_reent+0x3a>
    55fe:	89ab      	ldrh	r3, [r5, #12]
    5600:	2b01      	cmp	r3, #1
    5602:	d908      	bls.n	5616 <_fwalk_reent+0x36>
    5604:	220e      	movs	r2, #14
    5606:	5eab      	ldrsh	r3, [r5, r2]
    5608:	3301      	adds	r3, #1
    560a:	d004      	beq.n	5616 <_fwalk_reent+0x36>
    560c:	0029      	movs	r1, r5
    560e:	0038      	movs	r0, r7
    5610:	9b01      	ldr	r3, [sp, #4]
    5612:	4798      	blx	r3
    5614:	4306      	orrs	r6, r0
    5616:	3568      	adds	r5, #104	; 0x68
    5618:	e7ed      	b.n	55f6 <_fwalk_reent+0x16>
    561a:	6824      	ldr	r4, [r4, #0]
    561c:	e7e6      	b.n	55ec <_fwalk_reent+0xc>
    561e:	0030      	movs	r0, r6
    5620:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00005624 <__swhatbuf_r>:
    5624:	b570      	push	{r4, r5, r6, lr}
    5626:	000e      	movs	r6, r1
    5628:	001d      	movs	r5, r3
    562a:	230e      	movs	r3, #14
    562c:	5ec9      	ldrsh	r1, [r1, r3]
    562e:	b090      	sub	sp, #64	; 0x40
    5630:	0014      	movs	r4, r2
    5632:	2900      	cmp	r1, #0
    5634:	da06      	bge.n	5644 <__swhatbuf_r+0x20>
    5636:	2300      	movs	r3, #0
    5638:	602b      	str	r3, [r5, #0]
    563a:	89b3      	ldrh	r3, [r6, #12]
    563c:	061b      	lsls	r3, r3, #24
    563e:	d50f      	bpl.n	5660 <__swhatbuf_r+0x3c>
    5640:	2340      	movs	r3, #64	; 0x40
    5642:	e00f      	b.n	5664 <__swhatbuf_r+0x40>
    5644:	aa01      	add	r2, sp, #4
    5646:	f000 fc4f 	bl	5ee8 <_fstat_r>
    564a:	2800      	cmp	r0, #0
    564c:	dbf3      	blt.n	5636 <__swhatbuf_r+0x12>
    564e:	23f0      	movs	r3, #240	; 0xf0
    5650:	9a02      	ldr	r2, [sp, #8]
    5652:	021b      	lsls	r3, r3, #8
    5654:	4013      	ands	r3, r2
    5656:	4a05      	ldr	r2, [pc, #20]	; (566c <__swhatbuf_r+0x48>)
    5658:	189b      	adds	r3, r3, r2
    565a:	425a      	negs	r2, r3
    565c:	4153      	adcs	r3, r2
    565e:	602b      	str	r3, [r5, #0]
    5660:	2380      	movs	r3, #128	; 0x80
    5662:	00db      	lsls	r3, r3, #3
    5664:	2000      	movs	r0, #0
    5666:	6023      	str	r3, [r4, #0]
    5668:	b010      	add	sp, #64	; 0x40
    566a:	bd70      	pop	{r4, r5, r6, pc}
    566c:	ffffe000 	.word	0xffffe000

00005670 <__smakebuf_r>:
    5670:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5672:	2602      	movs	r6, #2
    5674:	898b      	ldrh	r3, [r1, #12]
    5676:	0005      	movs	r5, r0
    5678:	000c      	movs	r4, r1
    567a:	4233      	tst	r3, r6
    567c:	d110      	bne.n	56a0 <__smakebuf_r+0x30>
    567e:	ab01      	add	r3, sp, #4
    5680:	466a      	mov	r2, sp
    5682:	f7ff ffcf 	bl	5624 <__swhatbuf_r>
    5686:	9900      	ldr	r1, [sp, #0]
    5688:	0007      	movs	r7, r0
    568a:	0028      	movs	r0, r5
    568c:	f000 f87e 	bl	578c <_malloc_r>
    5690:	2800      	cmp	r0, #0
    5692:	d10c      	bne.n	56ae <__smakebuf_r+0x3e>
    5694:	220c      	movs	r2, #12
    5696:	5ea3      	ldrsh	r3, [r4, r2]
    5698:	059a      	lsls	r2, r3, #22
    569a:	d423      	bmi.n	56e4 <__smakebuf_r+0x74>
    569c:	4333      	orrs	r3, r6
    569e:	81a3      	strh	r3, [r4, #12]
    56a0:	0023      	movs	r3, r4
    56a2:	3347      	adds	r3, #71	; 0x47
    56a4:	6023      	str	r3, [r4, #0]
    56a6:	6123      	str	r3, [r4, #16]
    56a8:	2301      	movs	r3, #1
    56aa:	6163      	str	r3, [r4, #20]
    56ac:	e01a      	b.n	56e4 <__smakebuf_r+0x74>
    56ae:	2280      	movs	r2, #128	; 0x80
    56b0:	4b0d      	ldr	r3, [pc, #52]	; (56e8 <__smakebuf_r+0x78>)
    56b2:	62ab      	str	r3, [r5, #40]	; 0x28
    56b4:	89a3      	ldrh	r3, [r4, #12]
    56b6:	6020      	str	r0, [r4, #0]
    56b8:	4313      	orrs	r3, r2
    56ba:	81a3      	strh	r3, [r4, #12]
    56bc:	9b00      	ldr	r3, [sp, #0]
    56be:	6120      	str	r0, [r4, #16]
    56c0:	6163      	str	r3, [r4, #20]
    56c2:	9b01      	ldr	r3, [sp, #4]
    56c4:	2b00      	cmp	r3, #0
    56c6:	d00a      	beq.n	56de <__smakebuf_r+0x6e>
    56c8:	230e      	movs	r3, #14
    56ca:	5ee1      	ldrsh	r1, [r4, r3]
    56cc:	0028      	movs	r0, r5
    56ce:	f000 fc1d 	bl	5f0c <_isatty_r>
    56d2:	2800      	cmp	r0, #0
    56d4:	d003      	beq.n	56de <__smakebuf_r+0x6e>
    56d6:	2201      	movs	r2, #1
    56d8:	89a3      	ldrh	r3, [r4, #12]
    56da:	4313      	orrs	r3, r2
    56dc:	81a3      	strh	r3, [r4, #12]
    56de:	89a3      	ldrh	r3, [r4, #12]
    56e0:	431f      	orrs	r7, r3
    56e2:	81a7      	strh	r7, [r4, #12]
    56e4:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    56e6:	46c0      	nop			; (mov r8, r8)
    56e8:	00005479 	.word	0x00005479

000056ec <malloc>:
    56ec:	b510      	push	{r4, lr}
    56ee:	4b03      	ldr	r3, [pc, #12]	; (56fc <malloc+0x10>)
    56f0:	0001      	movs	r1, r0
    56f2:	6818      	ldr	r0, [r3, #0]
    56f4:	f000 f84a 	bl	578c <_malloc_r>
    56f8:	bd10      	pop	{r4, pc}
    56fa:	46c0      	nop			; (mov r8, r8)
    56fc:	20000070 	.word	0x20000070

00005700 <_free_r>:
    5700:	b530      	push	{r4, r5, lr}
    5702:	2900      	cmp	r1, #0
    5704:	d03e      	beq.n	5784 <_free_r+0x84>
    5706:	3904      	subs	r1, #4
    5708:	680b      	ldr	r3, [r1, #0]
    570a:	2b00      	cmp	r3, #0
    570c:	da00      	bge.n	5710 <_free_r+0x10>
    570e:	18c9      	adds	r1, r1, r3
    5710:	4a1d      	ldr	r2, [pc, #116]	; (5788 <_free_r+0x88>)
    5712:	6813      	ldr	r3, [r2, #0]
    5714:	0014      	movs	r4, r2
    5716:	2b00      	cmp	r3, #0
    5718:	d102      	bne.n	5720 <_free_r+0x20>
    571a:	604b      	str	r3, [r1, #4]
    571c:	6011      	str	r1, [r2, #0]
    571e:	e031      	b.n	5784 <_free_r+0x84>
    5720:	428b      	cmp	r3, r1
    5722:	d90d      	bls.n	5740 <_free_r+0x40>
    5724:	680a      	ldr	r2, [r1, #0]
    5726:	1888      	adds	r0, r1, r2
    5728:	4283      	cmp	r3, r0
    572a:	d103      	bne.n	5734 <_free_r+0x34>
    572c:	6818      	ldr	r0, [r3, #0]
    572e:	685b      	ldr	r3, [r3, #4]
    5730:	1882      	adds	r2, r0, r2
    5732:	600a      	str	r2, [r1, #0]
    5734:	604b      	str	r3, [r1, #4]
    5736:	6021      	str	r1, [r4, #0]
    5738:	e024      	b.n	5784 <_free_r+0x84>
    573a:	428a      	cmp	r2, r1
    573c:	d803      	bhi.n	5746 <_free_r+0x46>
    573e:	0013      	movs	r3, r2
    5740:	685a      	ldr	r2, [r3, #4]
    5742:	2a00      	cmp	r2, #0
    5744:	d1f9      	bne.n	573a <_free_r+0x3a>
    5746:	681d      	ldr	r5, [r3, #0]
    5748:	195c      	adds	r4, r3, r5
    574a:	428c      	cmp	r4, r1
    574c:	d10b      	bne.n	5766 <_free_r+0x66>
    574e:	6809      	ldr	r1, [r1, #0]
    5750:	1869      	adds	r1, r5, r1
    5752:	1858      	adds	r0, r3, r1
    5754:	6019      	str	r1, [r3, #0]
    5756:	4282      	cmp	r2, r0
    5758:	d114      	bne.n	5784 <_free_r+0x84>
    575a:	6810      	ldr	r0, [r2, #0]
    575c:	6852      	ldr	r2, [r2, #4]
    575e:	1841      	adds	r1, r0, r1
    5760:	6019      	str	r1, [r3, #0]
    5762:	605a      	str	r2, [r3, #4]
    5764:	e00e      	b.n	5784 <_free_r+0x84>
    5766:	428c      	cmp	r4, r1
    5768:	d902      	bls.n	5770 <_free_r+0x70>
    576a:	230c      	movs	r3, #12
    576c:	6003      	str	r3, [r0, #0]
    576e:	e009      	b.n	5784 <_free_r+0x84>
    5770:	6808      	ldr	r0, [r1, #0]
    5772:	180c      	adds	r4, r1, r0
    5774:	42a2      	cmp	r2, r4
    5776:	d103      	bne.n	5780 <_free_r+0x80>
    5778:	6814      	ldr	r4, [r2, #0]
    577a:	6852      	ldr	r2, [r2, #4]
    577c:	1820      	adds	r0, r4, r0
    577e:	6008      	str	r0, [r1, #0]
    5780:	604a      	str	r2, [r1, #4]
    5782:	6059      	str	r1, [r3, #4]
    5784:	bd30      	pop	{r4, r5, pc}
    5786:	46c0      	nop			; (mov r8, r8)
    5788:	2000076c 	.word	0x2000076c

0000578c <_malloc_r>:
    578c:	2303      	movs	r3, #3
    578e:	b570      	push	{r4, r5, r6, lr}
    5790:	1ccd      	adds	r5, r1, #3
    5792:	439d      	bics	r5, r3
    5794:	3508      	adds	r5, #8
    5796:	0006      	movs	r6, r0
    5798:	2d0c      	cmp	r5, #12
    579a:	d201      	bcs.n	57a0 <_malloc_r+0x14>
    579c:	250c      	movs	r5, #12
    579e:	e005      	b.n	57ac <_malloc_r+0x20>
    57a0:	2d00      	cmp	r5, #0
    57a2:	da03      	bge.n	57ac <_malloc_r+0x20>
    57a4:	230c      	movs	r3, #12
    57a6:	2000      	movs	r0, #0
    57a8:	6033      	str	r3, [r6, #0]
    57aa:	e040      	b.n	582e <_malloc_r+0xa2>
    57ac:	42a9      	cmp	r1, r5
    57ae:	d8f9      	bhi.n	57a4 <_malloc_r+0x18>
    57b0:	4b1f      	ldr	r3, [pc, #124]	; (5830 <_malloc_r+0xa4>)
    57b2:	681c      	ldr	r4, [r3, #0]
    57b4:	001a      	movs	r2, r3
    57b6:	0021      	movs	r1, r4
    57b8:	2900      	cmp	r1, #0
    57ba:	d013      	beq.n	57e4 <_malloc_r+0x58>
    57bc:	680b      	ldr	r3, [r1, #0]
    57be:	1b5b      	subs	r3, r3, r5
    57c0:	d40d      	bmi.n	57de <_malloc_r+0x52>
    57c2:	2b0b      	cmp	r3, #11
    57c4:	d902      	bls.n	57cc <_malloc_r+0x40>
    57c6:	600b      	str	r3, [r1, #0]
    57c8:	18cc      	adds	r4, r1, r3
    57ca:	e01e      	b.n	580a <_malloc_r+0x7e>
    57cc:	428c      	cmp	r4, r1
    57ce:	d102      	bne.n	57d6 <_malloc_r+0x4a>
    57d0:	6863      	ldr	r3, [r4, #4]
    57d2:	6013      	str	r3, [r2, #0]
    57d4:	e01a      	b.n	580c <_malloc_r+0x80>
    57d6:	684b      	ldr	r3, [r1, #4]
    57d8:	6063      	str	r3, [r4, #4]
    57da:	000c      	movs	r4, r1
    57dc:	e016      	b.n	580c <_malloc_r+0x80>
    57de:	000c      	movs	r4, r1
    57e0:	6849      	ldr	r1, [r1, #4]
    57e2:	e7e9      	b.n	57b8 <_malloc_r+0x2c>
    57e4:	4c13      	ldr	r4, [pc, #76]	; (5834 <_malloc_r+0xa8>)
    57e6:	6823      	ldr	r3, [r4, #0]
    57e8:	2b00      	cmp	r3, #0
    57ea:	d103      	bne.n	57f4 <_malloc_r+0x68>
    57ec:	0030      	movs	r0, r6
    57ee:	f000 faf7 	bl	5de0 <_sbrk_r>
    57f2:	6020      	str	r0, [r4, #0]
    57f4:	0029      	movs	r1, r5
    57f6:	0030      	movs	r0, r6
    57f8:	f000 faf2 	bl	5de0 <_sbrk_r>
    57fc:	1c43      	adds	r3, r0, #1
    57fe:	d0d1      	beq.n	57a4 <_malloc_r+0x18>
    5800:	2303      	movs	r3, #3
    5802:	1cc4      	adds	r4, r0, #3
    5804:	439c      	bics	r4, r3
    5806:	42a0      	cmp	r0, r4
    5808:	d10a      	bne.n	5820 <_malloc_r+0x94>
    580a:	6025      	str	r5, [r4, #0]
    580c:	0020      	movs	r0, r4
    580e:	2207      	movs	r2, #7
    5810:	300b      	adds	r0, #11
    5812:	1d23      	adds	r3, r4, #4
    5814:	4390      	bics	r0, r2
    5816:	1ac3      	subs	r3, r0, r3
    5818:	d009      	beq.n	582e <_malloc_r+0xa2>
    581a:	425a      	negs	r2, r3
    581c:	50e2      	str	r2, [r4, r3]
    581e:	e006      	b.n	582e <_malloc_r+0xa2>
    5820:	1a21      	subs	r1, r4, r0
    5822:	0030      	movs	r0, r6
    5824:	f000 fadc 	bl	5de0 <_sbrk_r>
    5828:	1c43      	adds	r3, r0, #1
    582a:	d1ee      	bne.n	580a <_malloc_r+0x7e>
    582c:	e7ba      	b.n	57a4 <_malloc_r+0x18>
    582e:	bd70      	pop	{r4, r5, r6, pc}
    5830:	2000076c 	.word	0x2000076c
    5834:	20000768 	.word	0x20000768

00005838 <__sfputc_r>:
    5838:	6893      	ldr	r3, [r2, #8]
    583a:	b510      	push	{r4, lr}
    583c:	3b01      	subs	r3, #1
    583e:	6093      	str	r3, [r2, #8]
    5840:	2b00      	cmp	r3, #0
    5842:	da05      	bge.n	5850 <__sfputc_r+0x18>
    5844:	6994      	ldr	r4, [r2, #24]
    5846:	42a3      	cmp	r3, r4
    5848:	db08      	blt.n	585c <__sfputc_r+0x24>
    584a:	b2cb      	uxtb	r3, r1
    584c:	2b0a      	cmp	r3, #10
    584e:	d005      	beq.n	585c <__sfputc_r+0x24>
    5850:	6813      	ldr	r3, [r2, #0]
    5852:	1c58      	adds	r0, r3, #1
    5854:	6010      	str	r0, [r2, #0]
    5856:	7019      	strb	r1, [r3, #0]
    5858:	b2c8      	uxtb	r0, r1
    585a:	e001      	b.n	5860 <__sfputc_r+0x28>
    585c:	f7ff fc8c 	bl	5178 <__swbuf_r>
    5860:	bd10      	pop	{r4, pc}

00005862 <__sfputs_r>:
    5862:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5864:	0006      	movs	r6, r0
    5866:	000f      	movs	r7, r1
    5868:	0014      	movs	r4, r2
    586a:	18d5      	adds	r5, r2, r3
    586c:	42ac      	cmp	r4, r5
    586e:	d008      	beq.n	5882 <__sfputs_r+0x20>
    5870:	7821      	ldrb	r1, [r4, #0]
    5872:	003a      	movs	r2, r7
    5874:	0030      	movs	r0, r6
    5876:	f7ff ffdf 	bl	5838 <__sfputc_r>
    587a:	3401      	adds	r4, #1
    587c:	1c43      	adds	r3, r0, #1
    587e:	d1f5      	bne.n	586c <__sfputs_r+0xa>
    5880:	e000      	b.n	5884 <__sfputs_r+0x22>
    5882:	2000      	movs	r0, #0
    5884:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00005888 <_vfiprintf_r>:
    5888:	b5f0      	push	{r4, r5, r6, r7, lr}
    588a:	b09f      	sub	sp, #124	; 0x7c
    588c:	0006      	movs	r6, r0
    588e:	000f      	movs	r7, r1
    5890:	9202      	str	r2, [sp, #8]
    5892:	9305      	str	r3, [sp, #20]
    5894:	2800      	cmp	r0, #0
    5896:	d004      	beq.n	58a2 <_vfiprintf_r+0x1a>
    5898:	6983      	ldr	r3, [r0, #24]
    589a:	2b00      	cmp	r3, #0
    589c:	d101      	bne.n	58a2 <_vfiprintf_r+0x1a>
    589e:	f7ff fe2d 	bl	54fc <__sinit>
    58a2:	4b7f      	ldr	r3, [pc, #508]	; (5aa0 <_vfiprintf_r+0x218>)
    58a4:	429f      	cmp	r7, r3
    58a6:	d101      	bne.n	58ac <_vfiprintf_r+0x24>
    58a8:	6877      	ldr	r7, [r6, #4]
    58aa:	e008      	b.n	58be <_vfiprintf_r+0x36>
    58ac:	4b7d      	ldr	r3, [pc, #500]	; (5aa4 <_vfiprintf_r+0x21c>)
    58ae:	429f      	cmp	r7, r3
    58b0:	d101      	bne.n	58b6 <_vfiprintf_r+0x2e>
    58b2:	68b7      	ldr	r7, [r6, #8]
    58b4:	e003      	b.n	58be <_vfiprintf_r+0x36>
    58b6:	4b7c      	ldr	r3, [pc, #496]	; (5aa8 <_vfiprintf_r+0x220>)
    58b8:	429f      	cmp	r7, r3
    58ba:	d100      	bne.n	58be <_vfiprintf_r+0x36>
    58bc:	68f7      	ldr	r7, [r6, #12]
    58be:	89bb      	ldrh	r3, [r7, #12]
    58c0:	071b      	lsls	r3, r3, #28
    58c2:	d50a      	bpl.n	58da <_vfiprintf_r+0x52>
    58c4:	693b      	ldr	r3, [r7, #16]
    58c6:	2b00      	cmp	r3, #0
    58c8:	d007      	beq.n	58da <_vfiprintf_r+0x52>
    58ca:	2300      	movs	r3, #0
    58cc:	ad06      	add	r5, sp, #24
    58ce:	616b      	str	r3, [r5, #20]
    58d0:	3320      	adds	r3, #32
    58d2:	766b      	strb	r3, [r5, #25]
    58d4:	3310      	adds	r3, #16
    58d6:	76ab      	strb	r3, [r5, #26]
    58d8:	e03d      	b.n	5956 <_vfiprintf_r+0xce>
    58da:	0039      	movs	r1, r7
    58dc:	0030      	movs	r0, r6
    58de:	f7ff fca3 	bl	5228 <__swsetup_r>
    58e2:	2800      	cmp	r0, #0
    58e4:	d0f1      	beq.n	58ca <_vfiprintf_r+0x42>
    58e6:	2001      	movs	r0, #1
    58e8:	4240      	negs	r0, r0
    58ea:	e0d6      	b.n	5a9a <_vfiprintf_r+0x212>
    58ec:	9a05      	ldr	r2, [sp, #20]
    58ee:	1d11      	adds	r1, r2, #4
    58f0:	6812      	ldr	r2, [r2, #0]
    58f2:	9105      	str	r1, [sp, #20]
    58f4:	2a00      	cmp	r2, #0
    58f6:	da00      	bge.n	58fa <_vfiprintf_r+0x72>
    58f8:	e07f      	b.n	59fa <_vfiprintf_r+0x172>
    58fa:	9209      	str	r2, [sp, #36]	; 0x24
    58fc:	3401      	adds	r4, #1
    58fe:	7823      	ldrb	r3, [r4, #0]
    5900:	2b2e      	cmp	r3, #46	; 0x2e
    5902:	d100      	bne.n	5906 <_vfiprintf_r+0x7e>
    5904:	e08d      	b.n	5a22 <_vfiprintf_r+0x19a>
    5906:	7821      	ldrb	r1, [r4, #0]
    5908:	2203      	movs	r2, #3
    590a:	4868      	ldr	r0, [pc, #416]	; (5aac <_vfiprintf_r+0x224>)
    590c:	f000 fb24 	bl	5f58 <memchr>
    5910:	2800      	cmp	r0, #0
    5912:	d007      	beq.n	5924 <_vfiprintf_r+0x9c>
    5914:	4b65      	ldr	r3, [pc, #404]	; (5aac <_vfiprintf_r+0x224>)
    5916:	682a      	ldr	r2, [r5, #0]
    5918:	1ac0      	subs	r0, r0, r3
    591a:	2340      	movs	r3, #64	; 0x40
    591c:	4083      	lsls	r3, r0
    591e:	4313      	orrs	r3, r2
    5920:	602b      	str	r3, [r5, #0]
    5922:	3401      	adds	r4, #1
    5924:	7821      	ldrb	r1, [r4, #0]
    5926:	1c63      	adds	r3, r4, #1
    5928:	2206      	movs	r2, #6
    592a:	4861      	ldr	r0, [pc, #388]	; (5ab0 <_vfiprintf_r+0x228>)
    592c:	9302      	str	r3, [sp, #8]
    592e:	7629      	strb	r1, [r5, #24]
    5930:	f000 fb12 	bl	5f58 <memchr>
    5934:	2800      	cmp	r0, #0
    5936:	d100      	bne.n	593a <_vfiprintf_r+0xb2>
    5938:	e09d      	b.n	5a76 <_vfiprintf_r+0x1ee>
    593a:	4b5e      	ldr	r3, [pc, #376]	; (5ab4 <_vfiprintf_r+0x22c>)
    593c:	2b00      	cmp	r3, #0
    593e:	d000      	beq.n	5942 <_vfiprintf_r+0xba>
    5940:	e090      	b.n	5a64 <_vfiprintf_r+0x1dc>
    5942:	2207      	movs	r2, #7
    5944:	9b05      	ldr	r3, [sp, #20]
    5946:	3307      	adds	r3, #7
    5948:	4393      	bics	r3, r2
    594a:	3308      	adds	r3, #8
    594c:	9305      	str	r3, [sp, #20]
    594e:	696b      	ldr	r3, [r5, #20]
    5950:	9a03      	ldr	r2, [sp, #12]
    5952:	189b      	adds	r3, r3, r2
    5954:	616b      	str	r3, [r5, #20]
    5956:	9c02      	ldr	r4, [sp, #8]
    5958:	7823      	ldrb	r3, [r4, #0]
    595a:	2b00      	cmp	r3, #0
    595c:	d104      	bne.n	5968 <_vfiprintf_r+0xe0>
    595e:	9b02      	ldr	r3, [sp, #8]
    5960:	1ae3      	subs	r3, r4, r3
    5962:	9304      	str	r3, [sp, #16]
    5964:	d012      	beq.n	598c <_vfiprintf_r+0x104>
    5966:	e003      	b.n	5970 <_vfiprintf_r+0xe8>
    5968:	2b25      	cmp	r3, #37	; 0x25
    596a:	d0f8      	beq.n	595e <_vfiprintf_r+0xd6>
    596c:	3401      	adds	r4, #1
    596e:	e7f3      	b.n	5958 <_vfiprintf_r+0xd0>
    5970:	9b04      	ldr	r3, [sp, #16]
    5972:	9a02      	ldr	r2, [sp, #8]
    5974:	0039      	movs	r1, r7
    5976:	0030      	movs	r0, r6
    5978:	f7ff ff73 	bl	5862 <__sfputs_r>
    597c:	1c43      	adds	r3, r0, #1
    597e:	d100      	bne.n	5982 <_vfiprintf_r+0xfa>
    5980:	e086      	b.n	5a90 <_vfiprintf_r+0x208>
    5982:	696a      	ldr	r2, [r5, #20]
    5984:	9b04      	ldr	r3, [sp, #16]
    5986:	4694      	mov	ip, r2
    5988:	4463      	add	r3, ip
    598a:	616b      	str	r3, [r5, #20]
    598c:	7823      	ldrb	r3, [r4, #0]
    598e:	2b00      	cmp	r3, #0
    5990:	d07e      	beq.n	5a90 <_vfiprintf_r+0x208>
    5992:	2201      	movs	r2, #1
    5994:	2300      	movs	r3, #0
    5996:	4252      	negs	r2, r2
    5998:	606a      	str	r2, [r5, #4]
    599a:	a902      	add	r1, sp, #8
    599c:	3254      	adds	r2, #84	; 0x54
    599e:	1852      	adds	r2, r2, r1
    59a0:	3401      	adds	r4, #1
    59a2:	602b      	str	r3, [r5, #0]
    59a4:	60eb      	str	r3, [r5, #12]
    59a6:	60ab      	str	r3, [r5, #8]
    59a8:	7013      	strb	r3, [r2, #0]
    59aa:	65ab      	str	r3, [r5, #88]	; 0x58
    59ac:	7821      	ldrb	r1, [r4, #0]
    59ae:	2205      	movs	r2, #5
    59b0:	4841      	ldr	r0, [pc, #260]	; (5ab8 <_vfiprintf_r+0x230>)
    59b2:	f000 fad1 	bl	5f58 <memchr>
    59b6:	2800      	cmp	r0, #0
    59b8:	d008      	beq.n	59cc <_vfiprintf_r+0x144>
    59ba:	4b3f      	ldr	r3, [pc, #252]	; (5ab8 <_vfiprintf_r+0x230>)
    59bc:	682a      	ldr	r2, [r5, #0]
    59be:	1ac0      	subs	r0, r0, r3
    59c0:	2301      	movs	r3, #1
    59c2:	4083      	lsls	r3, r0
    59c4:	4313      	orrs	r3, r2
    59c6:	602b      	str	r3, [r5, #0]
    59c8:	3401      	adds	r4, #1
    59ca:	e7ef      	b.n	59ac <_vfiprintf_r+0x124>
    59cc:	682b      	ldr	r3, [r5, #0]
    59ce:	06da      	lsls	r2, r3, #27
    59d0:	d504      	bpl.n	59dc <_vfiprintf_r+0x154>
    59d2:	2253      	movs	r2, #83	; 0x53
    59d4:	2120      	movs	r1, #32
    59d6:	a802      	add	r0, sp, #8
    59d8:	1812      	adds	r2, r2, r0
    59da:	7011      	strb	r1, [r2, #0]
    59dc:	071a      	lsls	r2, r3, #28
    59de:	d504      	bpl.n	59ea <_vfiprintf_r+0x162>
    59e0:	2253      	movs	r2, #83	; 0x53
    59e2:	212b      	movs	r1, #43	; 0x2b
    59e4:	a802      	add	r0, sp, #8
    59e6:	1812      	adds	r2, r2, r0
    59e8:	7011      	strb	r1, [r2, #0]
    59ea:	7822      	ldrb	r2, [r4, #0]
    59ec:	2a2a      	cmp	r2, #42	; 0x2a
    59ee:	d100      	bne.n	59f2 <_vfiprintf_r+0x16a>
    59f0:	e77c      	b.n	58ec <_vfiprintf_r+0x64>
    59f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    59f4:	2000      	movs	r0, #0
    59f6:	210a      	movs	r1, #10
    59f8:	e005      	b.n	5a06 <_vfiprintf_r+0x17e>
    59fa:	4252      	negs	r2, r2
    59fc:	60ea      	str	r2, [r5, #12]
    59fe:	2202      	movs	r2, #2
    5a00:	4313      	orrs	r3, r2
    5a02:	602b      	str	r3, [r5, #0]
    5a04:	e77a      	b.n	58fc <_vfiprintf_r+0x74>
    5a06:	7822      	ldrb	r2, [r4, #0]
    5a08:	3a30      	subs	r2, #48	; 0x30
    5a0a:	2a09      	cmp	r2, #9
    5a0c:	d804      	bhi.n	5a18 <_vfiprintf_r+0x190>
    5a0e:	434b      	muls	r3, r1
    5a10:	3401      	adds	r4, #1
    5a12:	189b      	adds	r3, r3, r2
    5a14:	2001      	movs	r0, #1
    5a16:	e7f6      	b.n	5a06 <_vfiprintf_r+0x17e>
    5a18:	2800      	cmp	r0, #0
    5a1a:	d100      	bne.n	5a1e <_vfiprintf_r+0x196>
    5a1c:	e76f      	b.n	58fe <_vfiprintf_r+0x76>
    5a1e:	9309      	str	r3, [sp, #36]	; 0x24
    5a20:	e76d      	b.n	58fe <_vfiprintf_r+0x76>
    5a22:	7863      	ldrb	r3, [r4, #1]
    5a24:	2b2a      	cmp	r3, #42	; 0x2a
    5a26:	d10a      	bne.n	5a3e <_vfiprintf_r+0x1b6>
    5a28:	9b05      	ldr	r3, [sp, #20]
    5a2a:	3402      	adds	r4, #2
    5a2c:	1d1a      	adds	r2, r3, #4
    5a2e:	681b      	ldr	r3, [r3, #0]
    5a30:	9205      	str	r2, [sp, #20]
    5a32:	2b00      	cmp	r3, #0
    5a34:	da01      	bge.n	5a3a <_vfiprintf_r+0x1b2>
    5a36:	2301      	movs	r3, #1
    5a38:	425b      	negs	r3, r3
    5a3a:	9307      	str	r3, [sp, #28]
    5a3c:	e763      	b.n	5906 <_vfiprintf_r+0x7e>
    5a3e:	2300      	movs	r3, #0
    5a40:	200a      	movs	r0, #10
    5a42:	001a      	movs	r2, r3
    5a44:	3401      	adds	r4, #1
    5a46:	606b      	str	r3, [r5, #4]
    5a48:	7821      	ldrb	r1, [r4, #0]
    5a4a:	3930      	subs	r1, #48	; 0x30
    5a4c:	2909      	cmp	r1, #9
    5a4e:	d804      	bhi.n	5a5a <_vfiprintf_r+0x1d2>
    5a50:	4342      	muls	r2, r0
    5a52:	3401      	adds	r4, #1
    5a54:	1852      	adds	r2, r2, r1
    5a56:	2301      	movs	r3, #1
    5a58:	e7f6      	b.n	5a48 <_vfiprintf_r+0x1c0>
    5a5a:	2b00      	cmp	r3, #0
    5a5c:	d100      	bne.n	5a60 <_vfiprintf_r+0x1d8>
    5a5e:	e752      	b.n	5906 <_vfiprintf_r+0x7e>
    5a60:	9207      	str	r2, [sp, #28]
    5a62:	e750      	b.n	5906 <_vfiprintf_r+0x7e>
    5a64:	ab05      	add	r3, sp, #20
    5a66:	9300      	str	r3, [sp, #0]
    5a68:	003a      	movs	r2, r7
    5a6a:	4b14      	ldr	r3, [pc, #80]	; (5abc <_vfiprintf_r+0x234>)
    5a6c:	0029      	movs	r1, r5
    5a6e:	0030      	movs	r0, r6
    5a70:	e000      	b.n	5a74 <_vfiprintf_r+0x1ec>
    5a72:	bf00      	nop
    5a74:	e007      	b.n	5a86 <_vfiprintf_r+0x1fe>
    5a76:	ab05      	add	r3, sp, #20
    5a78:	9300      	str	r3, [sp, #0]
    5a7a:	003a      	movs	r2, r7
    5a7c:	4b0f      	ldr	r3, [pc, #60]	; (5abc <_vfiprintf_r+0x234>)
    5a7e:	0029      	movs	r1, r5
    5a80:	0030      	movs	r0, r6
    5a82:	f000 f88b 	bl	5b9c <_printf_i>
    5a86:	9003      	str	r0, [sp, #12]
    5a88:	9b03      	ldr	r3, [sp, #12]
    5a8a:	3301      	adds	r3, #1
    5a8c:	d000      	beq.n	5a90 <_vfiprintf_r+0x208>
    5a8e:	e75e      	b.n	594e <_vfiprintf_r+0xc6>
    5a90:	89bb      	ldrh	r3, [r7, #12]
    5a92:	065b      	lsls	r3, r3, #25
    5a94:	d500      	bpl.n	5a98 <_vfiprintf_r+0x210>
    5a96:	e726      	b.n	58e6 <_vfiprintf_r+0x5e>
    5a98:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5a9a:	b01f      	add	sp, #124	; 0x7c
    5a9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5a9e:	46c0      	nop			; (mov r8, r8)
    5aa0:	000060ac 	.word	0x000060ac
    5aa4:	000060cc 	.word	0x000060cc
    5aa8:	000060ec 	.word	0x000060ec
    5aac:	00006112 	.word	0x00006112
    5ab0:	00006116 	.word	0x00006116
    5ab4:	00000000 	.word	0x00000000
    5ab8:	0000610c 	.word	0x0000610c
    5abc:	00005863 	.word	0x00005863

00005ac0 <_printf_common>:
    5ac0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5ac2:	0017      	movs	r7, r2
    5ac4:	9301      	str	r3, [sp, #4]
    5ac6:	688a      	ldr	r2, [r1, #8]
    5ac8:	690b      	ldr	r3, [r1, #16]
    5aca:	9000      	str	r0, [sp, #0]
    5acc:	000c      	movs	r4, r1
    5ace:	4293      	cmp	r3, r2
    5ad0:	da00      	bge.n	5ad4 <_printf_common+0x14>
    5ad2:	0013      	movs	r3, r2
    5ad4:	0022      	movs	r2, r4
    5ad6:	603b      	str	r3, [r7, #0]
    5ad8:	3243      	adds	r2, #67	; 0x43
    5ada:	7812      	ldrb	r2, [r2, #0]
    5adc:	2a00      	cmp	r2, #0
    5ade:	d001      	beq.n	5ae4 <_printf_common+0x24>
    5ae0:	3301      	adds	r3, #1
    5ae2:	603b      	str	r3, [r7, #0]
    5ae4:	6823      	ldr	r3, [r4, #0]
    5ae6:	069b      	lsls	r3, r3, #26
    5ae8:	d502      	bpl.n	5af0 <_printf_common+0x30>
    5aea:	683b      	ldr	r3, [r7, #0]
    5aec:	3302      	adds	r3, #2
    5aee:	603b      	str	r3, [r7, #0]
    5af0:	2506      	movs	r5, #6
    5af2:	6823      	ldr	r3, [r4, #0]
    5af4:	401d      	ands	r5, r3
    5af6:	d01e      	beq.n	5b36 <_printf_common+0x76>
    5af8:	0023      	movs	r3, r4
    5afa:	3343      	adds	r3, #67	; 0x43
    5afc:	781b      	ldrb	r3, [r3, #0]
    5afe:	1e5a      	subs	r2, r3, #1
    5b00:	4193      	sbcs	r3, r2
    5b02:	6822      	ldr	r2, [r4, #0]
    5b04:	0692      	lsls	r2, r2, #26
    5b06:	d51c      	bpl.n	5b42 <_printf_common+0x82>
    5b08:	2030      	movs	r0, #48	; 0x30
    5b0a:	18e1      	adds	r1, r4, r3
    5b0c:	3143      	adds	r1, #67	; 0x43
    5b0e:	7008      	strb	r0, [r1, #0]
    5b10:	0021      	movs	r1, r4
    5b12:	1c5a      	adds	r2, r3, #1
    5b14:	3145      	adds	r1, #69	; 0x45
    5b16:	7809      	ldrb	r1, [r1, #0]
    5b18:	18a2      	adds	r2, r4, r2
    5b1a:	3243      	adds	r2, #67	; 0x43
    5b1c:	3302      	adds	r3, #2
    5b1e:	7011      	strb	r1, [r2, #0]
    5b20:	e00f      	b.n	5b42 <_printf_common+0x82>
    5b22:	0022      	movs	r2, r4
    5b24:	2301      	movs	r3, #1
    5b26:	3219      	adds	r2, #25
    5b28:	9901      	ldr	r1, [sp, #4]
    5b2a:	9800      	ldr	r0, [sp, #0]
    5b2c:	9e08      	ldr	r6, [sp, #32]
    5b2e:	47b0      	blx	r6
    5b30:	1c43      	adds	r3, r0, #1
    5b32:	d00e      	beq.n	5b52 <_printf_common+0x92>
    5b34:	3501      	adds	r5, #1
    5b36:	68e3      	ldr	r3, [r4, #12]
    5b38:	683a      	ldr	r2, [r7, #0]
    5b3a:	1a9b      	subs	r3, r3, r2
    5b3c:	429d      	cmp	r5, r3
    5b3e:	dbf0      	blt.n	5b22 <_printf_common+0x62>
    5b40:	e7da      	b.n	5af8 <_printf_common+0x38>
    5b42:	0022      	movs	r2, r4
    5b44:	9901      	ldr	r1, [sp, #4]
    5b46:	3243      	adds	r2, #67	; 0x43
    5b48:	9800      	ldr	r0, [sp, #0]
    5b4a:	9d08      	ldr	r5, [sp, #32]
    5b4c:	47a8      	blx	r5
    5b4e:	1c43      	adds	r3, r0, #1
    5b50:	d102      	bne.n	5b58 <_printf_common+0x98>
    5b52:	2001      	movs	r0, #1
    5b54:	4240      	negs	r0, r0
    5b56:	e020      	b.n	5b9a <_printf_common+0xda>
    5b58:	2306      	movs	r3, #6
    5b5a:	6820      	ldr	r0, [r4, #0]
    5b5c:	68e1      	ldr	r1, [r4, #12]
    5b5e:	683a      	ldr	r2, [r7, #0]
    5b60:	4003      	ands	r3, r0
    5b62:	2500      	movs	r5, #0
    5b64:	2b04      	cmp	r3, #4
    5b66:	d103      	bne.n	5b70 <_printf_common+0xb0>
    5b68:	1a8d      	subs	r5, r1, r2
    5b6a:	43eb      	mvns	r3, r5
    5b6c:	17db      	asrs	r3, r3, #31
    5b6e:	401d      	ands	r5, r3
    5b70:	68a3      	ldr	r3, [r4, #8]
    5b72:	6922      	ldr	r2, [r4, #16]
    5b74:	4293      	cmp	r3, r2
    5b76:	dd01      	ble.n	5b7c <_printf_common+0xbc>
    5b78:	1a9b      	subs	r3, r3, r2
    5b7a:	18ed      	adds	r5, r5, r3
    5b7c:	2700      	movs	r7, #0
    5b7e:	42bd      	cmp	r5, r7
    5b80:	d00a      	beq.n	5b98 <_printf_common+0xd8>
    5b82:	0022      	movs	r2, r4
    5b84:	2301      	movs	r3, #1
    5b86:	321a      	adds	r2, #26
    5b88:	9901      	ldr	r1, [sp, #4]
    5b8a:	9800      	ldr	r0, [sp, #0]
    5b8c:	9e08      	ldr	r6, [sp, #32]
    5b8e:	47b0      	blx	r6
    5b90:	1c43      	adds	r3, r0, #1
    5b92:	d0de      	beq.n	5b52 <_printf_common+0x92>
    5b94:	3701      	adds	r7, #1
    5b96:	e7f2      	b.n	5b7e <_printf_common+0xbe>
    5b98:	2000      	movs	r0, #0
    5b9a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00005b9c <_printf_i>:
    5b9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5b9e:	b08b      	sub	sp, #44	; 0x2c
    5ba0:	9206      	str	r2, [sp, #24]
    5ba2:	000a      	movs	r2, r1
    5ba4:	3243      	adds	r2, #67	; 0x43
    5ba6:	9307      	str	r3, [sp, #28]
    5ba8:	9005      	str	r0, [sp, #20]
    5baa:	9204      	str	r2, [sp, #16]
    5bac:	7e0a      	ldrb	r2, [r1, #24]
    5bae:	000c      	movs	r4, r1
    5bb0:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5bb2:	2a6e      	cmp	r2, #110	; 0x6e
    5bb4:	d100      	bne.n	5bb8 <_printf_i+0x1c>
    5bb6:	e0ab      	b.n	5d10 <_printf_i+0x174>
    5bb8:	d811      	bhi.n	5bde <_printf_i+0x42>
    5bba:	2a63      	cmp	r2, #99	; 0x63
    5bbc:	d022      	beq.n	5c04 <_printf_i+0x68>
    5bbe:	d809      	bhi.n	5bd4 <_printf_i+0x38>
    5bc0:	2a00      	cmp	r2, #0
    5bc2:	d100      	bne.n	5bc6 <_printf_i+0x2a>
    5bc4:	e0b5      	b.n	5d32 <_printf_i+0x196>
    5bc6:	2a58      	cmp	r2, #88	; 0x58
    5bc8:	d000      	beq.n	5bcc <_printf_i+0x30>
    5bca:	e0c5      	b.n	5d58 <_printf_i+0x1bc>
    5bcc:	3145      	adds	r1, #69	; 0x45
    5bce:	700a      	strb	r2, [r1, #0]
    5bd0:	4a81      	ldr	r2, [pc, #516]	; (5dd8 <_printf_i+0x23c>)
    5bd2:	e04f      	b.n	5c74 <_printf_i+0xd8>
    5bd4:	2a64      	cmp	r2, #100	; 0x64
    5bd6:	d01d      	beq.n	5c14 <_printf_i+0x78>
    5bd8:	2a69      	cmp	r2, #105	; 0x69
    5bda:	d01b      	beq.n	5c14 <_printf_i+0x78>
    5bdc:	e0bc      	b.n	5d58 <_printf_i+0x1bc>
    5bde:	2a73      	cmp	r2, #115	; 0x73
    5be0:	d100      	bne.n	5be4 <_printf_i+0x48>
    5be2:	e0aa      	b.n	5d3a <_printf_i+0x19e>
    5be4:	d809      	bhi.n	5bfa <_printf_i+0x5e>
    5be6:	2a6f      	cmp	r2, #111	; 0x6f
    5be8:	d029      	beq.n	5c3e <_printf_i+0xa2>
    5bea:	2a70      	cmp	r2, #112	; 0x70
    5bec:	d000      	beq.n	5bf0 <_printf_i+0x54>
    5bee:	e0b3      	b.n	5d58 <_printf_i+0x1bc>
    5bf0:	2220      	movs	r2, #32
    5bf2:	6809      	ldr	r1, [r1, #0]
    5bf4:	430a      	orrs	r2, r1
    5bf6:	6022      	str	r2, [r4, #0]
    5bf8:	e037      	b.n	5c6a <_printf_i+0xce>
    5bfa:	2a75      	cmp	r2, #117	; 0x75
    5bfc:	d01f      	beq.n	5c3e <_printf_i+0xa2>
    5bfe:	2a78      	cmp	r2, #120	; 0x78
    5c00:	d033      	beq.n	5c6a <_printf_i+0xce>
    5c02:	e0a9      	b.n	5d58 <_printf_i+0x1bc>
    5c04:	000e      	movs	r6, r1
    5c06:	681a      	ldr	r2, [r3, #0]
    5c08:	3642      	adds	r6, #66	; 0x42
    5c0a:	1d11      	adds	r1, r2, #4
    5c0c:	6019      	str	r1, [r3, #0]
    5c0e:	6813      	ldr	r3, [r2, #0]
    5c10:	7033      	strb	r3, [r6, #0]
    5c12:	e0a4      	b.n	5d5e <_printf_i+0x1c2>
    5c14:	6821      	ldr	r1, [r4, #0]
    5c16:	681a      	ldr	r2, [r3, #0]
    5c18:	0608      	lsls	r0, r1, #24
    5c1a:	d406      	bmi.n	5c2a <_printf_i+0x8e>
    5c1c:	0649      	lsls	r1, r1, #25
    5c1e:	d504      	bpl.n	5c2a <_printf_i+0x8e>
    5c20:	1d11      	adds	r1, r2, #4
    5c22:	6019      	str	r1, [r3, #0]
    5c24:	2300      	movs	r3, #0
    5c26:	5ed5      	ldrsh	r5, [r2, r3]
    5c28:	e002      	b.n	5c30 <_printf_i+0x94>
    5c2a:	1d11      	adds	r1, r2, #4
    5c2c:	6019      	str	r1, [r3, #0]
    5c2e:	6815      	ldr	r5, [r2, #0]
    5c30:	2d00      	cmp	r5, #0
    5c32:	da3b      	bge.n	5cac <_printf_i+0x110>
    5c34:	232d      	movs	r3, #45	; 0x2d
    5c36:	9a04      	ldr	r2, [sp, #16]
    5c38:	426d      	negs	r5, r5
    5c3a:	7013      	strb	r3, [r2, #0]
    5c3c:	e036      	b.n	5cac <_printf_i+0x110>
    5c3e:	6821      	ldr	r1, [r4, #0]
    5c40:	681a      	ldr	r2, [r3, #0]
    5c42:	0608      	lsls	r0, r1, #24
    5c44:	d406      	bmi.n	5c54 <_printf_i+0xb8>
    5c46:	0649      	lsls	r1, r1, #25
    5c48:	d504      	bpl.n	5c54 <_printf_i+0xb8>
    5c4a:	6815      	ldr	r5, [r2, #0]
    5c4c:	1d11      	adds	r1, r2, #4
    5c4e:	6019      	str	r1, [r3, #0]
    5c50:	b2ad      	uxth	r5, r5
    5c52:	e002      	b.n	5c5a <_printf_i+0xbe>
    5c54:	1d11      	adds	r1, r2, #4
    5c56:	6019      	str	r1, [r3, #0]
    5c58:	6815      	ldr	r5, [r2, #0]
    5c5a:	4b5f      	ldr	r3, [pc, #380]	; (5dd8 <_printf_i+0x23c>)
    5c5c:	7e22      	ldrb	r2, [r4, #24]
    5c5e:	9303      	str	r3, [sp, #12]
    5c60:	2708      	movs	r7, #8
    5c62:	2a6f      	cmp	r2, #111	; 0x6f
    5c64:	d01d      	beq.n	5ca2 <_printf_i+0x106>
    5c66:	270a      	movs	r7, #10
    5c68:	e01b      	b.n	5ca2 <_printf_i+0x106>
    5c6a:	0022      	movs	r2, r4
    5c6c:	2178      	movs	r1, #120	; 0x78
    5c6e:	3245      	adds	r2, #69	; 0x45
    5c70:	7011      	strb	r1, [r2, #0]
    5c72:	4a5a      	ldr	r2, [pc, #360]	; (5ddc <_printf_i+0x240>)
    5c74:	6819      	ldr	r1, [r3, #0]
    5c76:	9203      	str	r2, [sp, #12]
    5c78:	1d08      	adds	r0, r1, #4
    5c7a:	6822      	ldr	r2, [r4, #0]
    5c7c:	6018      	str	r0, [r3, #0]
    5c7e:	680d      	ldr	r5, [r1, #0]
    5c80:	0610      	lsls	r0, r2, #24
    5c82:	d402      	bmi.n	5c8a <_printf_i+0xee>
    5c84:	0650      	lsls	r0, r2, #25
    5c86:	d500      	bpl.n	5c8a <_printf_i+0xee>
    5c88:	b2ad      	uxth	r5, r5
    5c8a:	07d3      	lsls	r3, r2, #31
    5c8c:	d502      	bpl.n	5c94 <_printf_i+0xf8>
    5c8e:	2320      	movs	r3, #32
    5c90:	431a      	orrs	r2, r3
    5c92:	6022      	str	r2, [r4, #0]
    5c94:	2710      	movs	r7, #16
    5c96:	2d00      	cmp	r5, #0
    5c98:	d103      	bne.n	5ca2 <_printf_i+0x106>
    5c9a:	2320      	movs	r3, #32
    5c9c:	6822      	ldr	r2, [r4, #0]
    5c9e:	439a      	bics	r2, r3
    5ca0:	6022      	str	r2, [r4, #0]
    5ca2:	0023      	movs	r3, r4
    5ca4:	2200      	movs	r2, #0
    5ca6:	3343      	adds	r3, #67	; 0x43
    5ca8:	701a      	strb	r2, [r3, #0]
    5caa:	e002      	b.n	5cb2 <_printf_i+0x116>
    5cac:	270a      	movs	r7, #10
    5cae:	4b4a      	ldr	r3, [pc, #296]	; (5dd8 <_printf_i+0x23c>)
    5cb0:	9303      	str	r3, [sp, #12]
    5cb2:	6863      	ldr	r3, [r4, #4]
    5cb4:	60a3      	str	r3, [r4, #8]
    5cb6:	2b00      	cmp	r3, #0
    5cb8:	db09      	blt.n	5cce <_printf_i+0x132>
    5cba:	2204      	movs	r2, #4
    5cbc:	6821      	ldr	r1, [r4, #0]
    5cbe:	4391      	bics	r1, r2
    5cc0:	6021      	str	r1, [r4, #0]
    5cc2:	2d00      	cmp	r5, #0
    5cc4:	d105      	bne.n	5cd2 <_printf_i+0x136>
    5cc6:	9e04      	ldr	r6, [sp, #16]
    5cc8:	2b00      	cmp	r3, #0
    5cca:	d011      	beq.n	5cf0 <_printf_i+0x154>
    5ccc:	e07b      	b.n	5dc6 <_printf_i+0x22a>
    5cce:	2d00      	cmp	r5, #0
    5cd0:	d079      	beq.n	5dc6 <_printf_i+0x22a>
    5cd2:	9e04      	ldr	r6, [sp, #16]
    5cd4:	0028      	movs	r0, r5
    5cd6:	0039      	movs	r1, r7
    5cd8:	f7ff f85e 	bl	4d98 <__aeabi_uidivmod>
    5cdc:	9b03      	ldr	r3, [sp, #12]
    5cde:	3e01      	subs	r6, #1
    5ce0:	5c5b      	ldrb	r3, [r3, r1]
    5ce2:	0028      	movs	r0, r5
    5ce4:	7033      	strb	r3, [r6, #0]
    5ce6:	0039      	movs	r1, r7
    5ce8:	f7fe ffd0 	bl	4c8c <__aeabi_uidiv>
    5cec:	1e05      	subs	r5, r0, #0
    5cee:	d1f1      	bne.n	5cd4 <_printf_i+0x138>
    5cf0:	2f08      	cmp	r7, #8
    5cf2:	d109      	bne.n	5d08 <_printf_i+0x16c>
    5cf4:	6823      	ldr	r3, [r4, #0]
    5cf6:	07db      	lsls	r3, r3, #31
    5cf8:	d506      	bpl.n	5d08 <_printf_i+0x16c>
    5cfa:	6863      	ldr	r3, [r4, #4]
    5cfc:	6922      	ldr	r2, [r4, #16]
    5cfe:	4293      	cmp	r3, r2
    5d00:	dc02      	bgt.n	5d08 <_printf_i+0x16c>
    5d02:	2330      	movs	r3, #48	; 0x30
    5d04:	3e01      	subs	r6, #1
    5d06:	7033      	strb	r3, [r6, #0]
    5d08:	9b04      	ldr	r3, [sp, #16]
    5d0a:	1b9b      	subs	r3, r3, r6
    5d0c:	6123      	str	r3, [r4, #16]
    5d0e:	e02b      	b.n	5d68 <_printf_i+0x1cc>
    5d10:	6809      	ldr	r1, [r1, #0]
    5d12:	681a      	ldr	r2, [r3, #0]
    5d14:	0608      	lsls	r0, r1, #24
    5d16:	d407      	bmi.n	5d28 <_printf_i+0x18c>
    5d18:	0649      	lsls	r1, r1, #25
    5d1a:	d505      	bpl.n	5d28 <_printf_i+0x18c>
    5d1c:	1d11      	adds	r1, r2, #4
    5d1e:	6019      	str	r1, [r3, #0]
    5d20:	6813      	ldr	r3, [r2, #0]
    5d22:	8aa2      	ldrh	r2, [r4, #20]
    5d24:	801a      	strh	r2, [r3, #0]
    5d26:	e004      	b.n	5d32 <_printf_i+0x196>
    5d28:	1d11      	adds	r1, r2, #4
    5d2a:	6019      	str	r1, [r3, #0]
    5d2c:	6813      	ldr	r3, [r2, #0]
    5d2e:	6962      	ldr	r2, [r4, #20]
    5d30:	601a      	str	r2, [r3, #0]
    5d32:	2300      	movs	r3, #0
    5d34:	9e04      	ldr	r6, [sp, #16]
    5d36:	6123      	str	r3, [r4, #16]
    5d38:	e016      	b.n	5d68 <_printf_i+0x1cc>
    5d3a:	681a      	ldr	r2, [r3, #0]
    5d3c:	1d11      	adds	r1, r2, #4
    5d3e:	6019      	str	r1, [r3, #0]
    5d40:	6816      	ldr	r6, [r2, #0]
    5d42:	2100      	movs	r1, #0
    5d44:	6862      	ldr	r2, [r4, #4]
    5d46:	0030      	movs	r0, r6
    5d48:	f000 f906 	bl	5f58 <memchr>
    5d4c:	2800      	cmp	r0, #0
    5d4e:	d001      	beq.n	5d54 <_printf_i+0x1b8>
    5d50:	1b80      	subs	r0, r0, r6
    5d52:	6060      	str	r0, [r4, #4]
    5d54:	6863      	ldr	r3, [r4, #4]
    5d56:	e003      	b.n	5d60 <_printf_i+0x1c4>
    5d58:	0026      	movs	r6, r4
    5d5a:	3642      	adds	r6, #66	; 0x42
    5d5c:	7032      	strb	r2, [r6, #0]
    5d5e:	2301      	movs	r3, #1
    5d60:	6123      	str	r3, [r4, #16]
    5d62:	2300      	movs	r3, #0
    5d64:	9a04      	ldr	r2, [sp, #16]
    5d66:	7013      	strb	r3, [r2, #0]
    5d68:	9b07      	ldr	r3, [sp, #28]
    5d6a:	aa09      	add	r2, sp, #36	; 0x24
    5d6c:	9300      	str	r3, [sp, #0]
    5d6e:	0021      	movs	r1, r4
    5d70:	9b06      	ldr	r3, [sp, #24]
    5d72:	9805      	ldr	r0, [sp, #20]
    5d74:	f7ff fea4 	bl	5ac0 <_printf_common>
    5d78:	1c43      	adds	r3, r0, #1
    5d7a:	d102      	bne.n	5d82 <_printf_i+0x1e6>
    5d7c:	2001      	movs	r0, #1
    5d7e:	4240      	negs	r0, r0
    5d80:	e027      	b.n	5dd2 <_printf_i+0x236>
    5d82:	6923      	ldr	r3, [r4, #16]
    5d84:	0032      	movs	r2, r6
    5d86:	9906      	ldr	r1, [sp, #24]
    5d88:	9805      	ldr	r0, [sp, #20]
    5d8a:	9d07      	ldr	r5, [sp, #28]
    5d8c:	47a8      	blx	r5
    5d8e:	1c43      	adds	r3, r0, #1
    5d90:	d0f4      	beq.n	5d7c <_printf_i+0x1e0>
    5d92:	6823      	ldr	r3, [r4, #0]
    5d94:	2500      	movs	r5, #0
    5d96:	079b      	lsls	r3, r3, #30
    5d98:	d40f      	bmi.n	5dba <_printf_i+0x21e>
    5d9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5d9c:	68e0      	ldr	r0, [r4, #12]
    5d9e:	4298      	cmp	r0, r3
    5da0:	da17      	bge.n	5dd2 <_printf_i+0x236>
    5da2:	0018      	movs	r0, r3
    5da4:	e015      	b.n	5dd2 <_printf_i+0x236>
    5da6:	0022      	movs	r2, r4
    5da8:	2301      	movs	r3, #1
    5daa:	3219      	adds	r2, #25
    5dac:	9906      	ldr	r1, [sp, #24]
    5dae:	9805      	ldr	r0, [sp, #20]
    5db0:	9e07      	ldr	r6, [sp, #28]
    5db2:	47b0      	blx	r6
    5db4:	1c43      	adds	r3, r0, #1
    5db6:	d0e1      	beq.n	5d7c <_printf_i+0x1e0>
    5db8:	3501      	adds	r5, #1
    5dba:	68e3      	ldr	r3, [r4, #12]
    5dbc:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5dbe:	1a9b      	subs	r3, r3, r2
    5dc0:	429d      	cmp	r5, r3
    5dc2:	dbf0      	blt.n	5da6 <_printf_i+0x20a>
    5dc4:	e7e9      	b.n	5d9a <_printf_i+0x1fe>
    5dc6:	0026      	movs	r6, r4
    5dc8:	9b03      	ldr	r3, [sp, #12]
    5dca:	3642      	adds	r6, #66	; 0x42
    5dcc:	781b      	ldrb	r3, [r3, #0]
    5dce:	7033      	strb	r3, [r6, #0]
    5dd0:	e78e      	b.n	5cf0 <_printf_i+0x154>
    5dd2:	b00b      	add	sp, #44	; 0x2c
    5dd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5dd6:	46c0      	nop			; (mov r8, r8)
    5dd8:	0000611d 	.word	0x0000611d
    5ddc:	0000612e 	.word	0x0000612e

00005de0 <_sbrk_r>:
    5de0:	2300      	movs	r3, #0
    5de2:	b570      	push	{r4, r5, r6, lr}
    5de4:	4c06      	ldr	r4, [pc, #24]	; (5e00 <_sbrk_r+0x20>)
    5de6:	0005      	movs	r5, r0
    5de8:	0008      	movs	r0, r1
    5dea:	6023      	str	r3, [r4, #0]
    5dec:	f7fc fa2a 	bl	2244 <_sbrk>
    5df0:	1c43      	adds	r3, r0, #1
    5df2:	d103      	bne.n	5dfc <_sbrk_r+0x1c>
    5df4:	6823      	ldr	r3, [r4, #0]
    5df6:	2b00      	cmp	r3, #0
    5df8:	d000      	beq.n	5dfc <_sbrk_r+0x1c>
    5dfa:	602b      	str	r3, [r5, #0]
    5dfc:	bd70      	pop	{r4, r5, r6, pc}
    5dfe:	46c0      	nop			; (mov r8, r8)
    5e00:	2000134c 	.word	0x2000134c

00005e04 <__sread>:
    5e04:	b570      	push	{r4, r5, r6, lr}
    5e06:	000c      	movs	r4, r1
    5e08:	250e      	movs	r5, #14
    5e0a:	5f49      	ldrsh	r1, [r1, r5]
    5e0c:	f000 f8b0 	bl	5f70 <_read_r>
    5e10:	2800      	cmp	r0, #0
    5e12:	db03      	blt.n	5e1c <__sread+0x18>
    5e14:	6d63      	ldr	r3, [r4, #84]	; 0x54
    5e16:	181b      	adds	r3, r3, r0
    5e18:	6563      	str	r3, [r4, #84]	; 0x54
    5e1a:	e003      	b.n	5e24 <__sread+0x20>
    5e1c:	89a2      	ldrh	r2, [r4, #12]
    5e1e:	4b02      	ldr	r3, [pc, #8]	; (5e28 <__sread+0x24>)
    5e20:	4013      	ands	r3, r2
    5e22:	81a3      	strh	r3, [r4, #12]
    5e24:	bd70      	pop	{r4, r5, r6, pc}
    5e26:	46c0      	nop			; (mov r8, r8)
    5e28:	ffffefff 	.word	0xffffefff

00005e2c <__swrite>:
    5e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5e2e:	001f      	movs	r7, r3
    5e30:	898b      	ldrh	r3, [r1, #12]
    5e32:	0005      	movs	r5, r0
    5e34:	000c      	movs	r4, r1
    5e36:	0016      	movs	r6, r2
    5e38:	05db      	lsls	r3, r3, #23
    5e3a:	d505      	bpl.n	5e48 <__swrite+0x1c>
    5e3c:	230e      	movs	r3, #14
    5e3e:	5ec9      	ldrsh	r1, [r1, r3]
    5e40:	2200      	movs	r2, #0
    5e42:	2302      	movs	r3, #2
    5e44:	f000 f874 	bl	5f30 <_lseek_r>
    5e48:	89a2      	ldrh	r2, [r4, #12]
    5e4a:	4b05      	ldr	r3, [pc, #20]	; (5e60 <__swrite+0x34>)
    5e4c:	0028      	movs	r0, r5
    5e4e:	4013      	ands	r3, r2
    5e50:	81a3      	strh	r3, [r4, #12]
    5e52:	0032      	movs	r2, r6
    5e54:	230e      	movs	r3, #14
    5e56:	5ee1      	ldrsh	r1, [r4, r3]
    5e58:	003b      	movs	r3, r7
    5e5a:	f000 f81f 	bl	5e9c <_write_r>
    5e5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5e60:	ffffefff 	.word	0xffffefff

00005e64 <__sseek>:
    5e64:	b570      	push	{r4, r5, r6, lr}
    5e66:	000c      	movs	r4, r1
    5e68:	250e      	movs	r5, #14
    5e6a:	5f49      	ldrsh	r1, [r1, r5]
    5e6c:	f000 f860 	bl	5f30 <_lseek_r>
    5e70:	89a3      	ldrh	r3, [r4, #12]
    5e72:	1c42      	adds	r2, r0, #1
    5e74:	d103      	bne.n	5e7e <__sseek+0x1a>
    5e76:	4a05      	ldr	r2, [pc, #20]	; (5e8c <__sseek+0x28>)
    5e78:	4013      	ands	r3, r2
    5e7a:	81a3      	strh	r3, [r4, #12]
    5e7c:	e004      	b.n	5e88 <__sseek+0x24>
    5e7e:	2280      	movs	r2, #128	; 0x80
    5e80:	0152      	lsls	r2, r2, #5
    5e82:	4313      	orrs	r3, r2
    5e84:	81a3      	strh	r3, [r4, #12]
    5e86:	6560      	str	r0, [r4, #84]	; 0x54
    5e88:	bd70      	pop	{r4, r5, r6, pc}
    5e8a:	46c0      	nop			; (mov r8, r8)
    5e8c:	ffffefff 	.word	0xffffefff

00005e90 <__sclose>:
    5e90:	b510      	push	{r4, lr}
    5e92:	230e      	movs	r3, #14
    5e94:	5ec9      	ldrsh	r1, [r1, r3]
    5e96:	f000 f815 	bl	5ec4 <_close_r>
    5e9a:	bd10      	pop	{r4, pc}

00005e9c <_write_r>:
    5e9c:	b570      	push	{r4, r5, r6, lr}
    5e9e:	0005      	movs	r5, r0
    5ea0:	0008      	movs	r0, r1
    5ea2:	0011      	movs	r1, r2
    5ea4:	2200      	movs	r2, #0
    5ea6:	4c06      	ldr	r4, [pc, #24]	; (5ec0 <_write_r+0x24>)
    5ea8:	6022      	str	r2, [r4, #0]
    5eaa:	001a      	movs	r2, r3
    5eac:	f7fc f9a2 	bl	21f4 <_write>
    5eb0:	1c43      	adds	r3, r0, #1
    5eb2:	d103      	bne.n	5ebc <_write_r+0x20>
    5eb4:	6823      	ldr	r3, [r4, #0]
    5eb6:	2b00      	cmp	r3, #0
    5eb8:	d000      	beq.n	5ebc <_write_r+0x20>
    5eba:	602b      	str	r3, [r5, #0]
    5ebc:	bd70      	pop	{r4, r5, r6, pc}
    5ebe:	46c0      	nop			; (mov r8, r8)
    5ec0:	2000134c 	.word	0x2000134c

00005ec4 <_close_r>:
    5ec4:	2300      	movs	r3, #0
    5ec6:	b570      	push	{r4, r5, r6, lr}
    5ec8:	4c06      	ldr	r4, [pc, #24]	; (5ee4 <_close_r+0x20>)
    5eca:	0005      	movs	r5, r0
    5ecc:	0008      	movs	r0, r1
    5ece:	6023      	str	r3, [r4, #0]
    5ed0:	f7fc f9ca 	bl	2268 <_close>
    5ed4:	1c43      	adds	r3, r0, #1
    5ed6:	d103      	bne.n	5ee0 <_close_r+0x1c>
    5ed8:	6823      	ldr	r3, [r4, #0]
    5eda:	2b00      	cmp	r3, #0
    5edc:	d000      	beq.n	5ee0 <_close_r+0x1c>
    5ede:	602b      	str	r3, [r5, #0]
    5ee0:	bd70      	pop	{r4, r5, r6, pc}
    5ee2:	46c0      	nop			; (mov r8, r8)
    5ee4:	2000134c 	.word	0x2000134c

00005ee8 <_fstat_r>:
    5ee8:	2300      	movs	r3, #0
    5eea:	b570      	push	{r4, r5, r6, lr}
    5eec:	4c06      	ldr	r4, [pc, #24]	; (5f08 <_fstat_r+0x20>)
    5eee:	0005      	movs	r5, r0
    5ef0:	0008      	movs	r0, r1
    5ef2:	0011      	movs	r1, r2
    5ef4:	6023      	str	r3, [r4, #0]
    5ef6:	f7fc f9bb 	bl	2270 <_fstat>
    5efa:	1c43      	adds	r3, r0, #1
    5efc:	d103      	bne.n	5f06 <_fstat_r+0x1e>
    5efe:	6823      	ldr	r3, [r4, #0]
    5f00:	2b00      	cmp	r3, #0
    5f02:	d000      	beq.n	5f06 <_fstat_r+0x1e>
    5f04:	602b      	str	r3, [r5, #0]
    5f06:	bd70      	pop	{r4, r5, r6, pc}
    5f08:	2000134c 	.word	0x2000134c

00005f0c <_isatty_r>:
    5f0c:	2300      	movs	r3, #0
    5f0e:	b570      	push	{r4, r5, r6, lr}
    5f10:	4c06      	ldr	r4, [pc, #24]	; (5f2c <_isatty_r+0x20>)
    5f12:	0005      	movs	r5, r0
    5f14:	0008      	movs	r0, r1
    5f16:	6023      	str	r3, [r4, #0]
    5f18:	f7fc f9b0 	bl	227c <_isatty>
    5f1c:	1c43      	adds	r3, r0, #1
    5f1e:	d103      	bne.n	5f28 <_isatty_r+0x1c>
    5f20:	6823      	ldr	r3, [r4, #0]
    5f22:	2b00      	cmp	r3, #0
    5f24:	d000      	beq.n	5f28 <_isatty_r+0x1c>
    5f26:	602b      	str	r3, [r5, #0]
    5f28:	bd70      	pop	{r4, r5, r6, pc}
    5f2a:	46c0      	nop			; (mov r8, r8)
    5f2c:	2000134c 	.word	0x2000134c

00005f30 <_lseek_r>:
    5f30:	b570      	push	{r4, r5, r6, lr}
    5f32:	0005      	movs	r5, r0
    5f34:	0008      	movs	r0, r1
    5f36:	0011      	movs	r1, r2
    5f38:	2200      	movs	r2, #0
    5f3a:	4c06      	ldr	r4, [pc, #24]	; (5f54 <_lseek_r+0x24>)
    5f3c:	6022      	str	r2, [r4, #0]
    5f3e:	001a      	movs	r2, r3
    5f40:	f7fc f99e 	bl	2280 <_lseek>
    5f44:	1c43      	adds	r3, r0, #1
    5f46:	d103      	bne.n	5f50 <_lseek_r+0x20>
    5f48:	6823      	ldr	r3, [r4, #0]
    5f4a:	2b00      	cmp	r3, #0
    5f4c:	d000      	beq.n	5f50 <_lseek_r+0x20>
    5f4e:	602b      	str	r3, [r5, #0]
    5f50:	bd70      	pop	{r4, r5, r6, pc}
    5f52:	46c0      	nop			; (mov r8, r8)
    5f54:	2000134c 	.word	0x2000134c

00005f58 <memchr>:
    5f58:	b2c9      	uxtb	r1, r1
    5f5a:	1882      	adds	r2, r0, r2
    5f5c:	4290      	cmp	r0, r2
    5f5e:	d004      	beq.n	5f6a <memchr+0x12>
    5f60:	7803      	ldrb	r3, [r0, #0]
    5f62:	428b      	cmp	r3, r1
    5f64:	d002      	beq.n	5f6c <memchr+0x14>
    5f66:	3001      	adds	r0, #1
    5f68:	e7f8      	b.n	5f5c <memchr+0x4>
    5f6a:	2000      	movs	r0, #0
    5f6c:	4770      	bx	lr
	...

00005f70 <_read_r>:
    5f70:	b570      	push	{r4, r5, r6, lr}
    5f72:	0005      	movs	r5, r0
    5f74:	0008      	movs	r0, r1
    5f76:	0011      	movs	r1, r2
    5f78:	2200      	movs	r2, #0
    5f7a:	4c06      	ldr	r4, [pc, #24]	; (5f94 <_read_r+0x24>)
    5f7c:	6022      	str	r2, [r4, #0]
    5f7e:	001a      	movs	r2, r3
    5f80:	f7fc f918 	bl	21b4 <_read>
    5f84:	1c43      	adds	r3, r0, #1
    5f86:	d103      	bne.n	5f90 <_read_r+0x20>
    5f88:	6823      	ldr	r3, [r4, #0]
    5f8a:	2b00      	cmp	r3, #0
    5f8c:	d000      	beq.n	5f90 <_read_r+0x20>
    5f8e:	602b      	str	r3, [r5, #0]
    5f90:	bd70      	pop	{r4, r5, r6, pc}
    5f92:	46c0      	nop			; (mov r8, r8)
    5f94:	2000134c 	.word	0x2000134c
    5f98:	42000800 	.word	0x42000800
    5f9c:	42000c00 	.word	0x42000c00
    5fa0:	42001000 	.word	0x42001000
    5fa4:	42001400 	.word	0x42001400
    5fa8:	42001800 	.word	0x42001800
    5fac:	42001c00 	.word	0x42001c00
    5fb0:	0c0b0a09 	.word	0x0c0b0a09
    5fb4:	00000e0d 	.word	0x00000e0d
    5fb8:	00001416 	.word	0x00001416
    5fbc:	00001412 	.word	0x00001412
    5fc0:	00001412 	.word	0x00001412
    5fc4:	00001470 	.word	0x00001470
    5fc8:	00001470 	.word	0x00001470
    5fcc:	0000142a 	.word	0x0000142a
    5fd0:	0000141c 	.word	0x0000141c
    5fd4:	00001430 	.word	0x00001430
    5fd8:	0000145e 	.word	0x0000145e
    5fdc:	000016e0 	.word	0x000016e0
    5fe0:	000016c0 	.word	0x000016c0
    5fe4:	000016c0 	.word	0x000016c0
    5fe8:	0000174c 	.word	0x0000174c
    5fec:	000016d2 	.word	0x000016d2
    5ff0:	000016ee 	.word	0x000016ee
    5ff4:	000016c4 	.word	0x000016c4
    5ff8:	000016fc 	.word	0x000016fc
    5ffc:	0000173c 	.word	0x0000173c
    6000:	42002c00 	.word	0x42002c00
    6004:	42003000 	.word	0x42003000
    6008:	42003400 	.word	0x42003400
    600c:	001c1c1b 	.word	0x001c1c1b
    6010:	10000800 	.word	0x10000800
    6014:	00002000 	.word	0x00002000
    6018:	00002a98 	.word	0x00002a98
    601c:	00002c4c 	.word	0x00002c4c
    6020:	00002c56 	.word	0x00002c56
    6024:	00002e24 	.word	0x00002e24
    6028:	00002e2c 	.word	0x00002e2c
    602c:	000033a6 	.word	0x000033a6
    6030:	00003468 	.word	0x00003468
    6034:	000033b0 	.word	0x000033b0
    6038:	000033d0 	.word	0x000033d0
    603c:	00003468 	.word	0x00003468
    6040:	000033f2 	.word	0x000033f2
    6044:	00003468 	.word	0x00003468
    6048:	00003436 	.word	0x00003436

0000604c <tc_interrupt_vectors.11902>:
    604c:	00141312 61746164 0a73253a 00000000     ....data:%s.....
    605c:	646e6573 65646f6d 25203a20 00000a64     sendmode : %d...
    606c:	646e6573 20544b50 6425203a 0000000a     sendPKT : %d....
    607c:	77617264 00000000 77617264 646f6d20     draw....draw mod
    608c:	00000065 657a616d 00000000 657a616d     e...maze....maze
    609c:	646f6d20 00000065 00000043               mode...C...

000060a8 <_global_impure_ptr>:
    60a8:	20000010                                ... 

000060ac <__sf_fake_stdin>:
	...

000060cc <__sf_fake_stdout>:
	...

000060ec <__sf_fake_stderr>:
	...
    610c:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    611c:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    612c:	31300046 35343332 39383736 64636261     F.0123456789abcd
    613c:	00006665                                ef..

00006140 <_init>:
    6140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6142:	46c0      	nop			; (mov r8, r8)
    6144:	bcf8      	pop	{r3, r4, r5, r6, r7}
    6146:	bc08      	pop	{r3}
    6148:	469e      	mov	lr, r3
    614a:	4770      	bx	lr

0000614c <__init_array_start>:
    614c:	000000dd 	.word	0x000000dd

00006150 <_fini>:
    6150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6152:	46c0      	nop			; (mov r8, r8)
    6154:	bcf8      	pop	{r3, r4, r5, r6, r7}
    6156:	bc08      	pop	{r3}
    6158:	469e      	mov	lr, r3
    615a:	4770      	bx	lr

0000615c <__fini_array_start>:
    615c:	000000b5 	.word	0x000000b5
