ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"main.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.StartDefaultTask,"ax",%progbits
  17              		.align	1
  18              		.p2align 2,,3
  19              		.global	StartDefaultTask
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-d16
  26              	StartDefaultTask:
  27              	.LFB158:
  28              		.file 1 ".//User/code/Src/main.c"
   1:.//User/code/Src/main.c **** /* USER CODE BEGIN Header */
   2:.//User/code/Src/main.c **** /**
   3:.//User/code/Src/main.c ****   ******************************************************************************
   4:.//User/code/Src/main.c ****   * @file           : main.c
   5:.//User/code/Src/main.c ****   * @brief          : Main program body
   6:.//User/code/Src/main.c ****   ******************************************************************************
   7:.//User/code/Src/main.c ****   * @attention
   8:.//User/code/Src/main.c ****   *
   9:.//User/code/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:.//User/code/Src/main.c ****   * All rights reserved.</center></h2>
  11:.//User/code/Src/main.c ****   *
  12:.//User/code/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:.//User/code/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:.//User/code/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:.//User/code/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:.//User/code/Src/main.c ****   *
  17:.//User/code/Src/main.c ****   ******************************************************************************
  18:.//User/code/Src/main.c ****   */
  19:.//User/code/Src/main.c **** /* USER CODE END Header */
  20:.//User/code/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:.//User/code/Src/main.c **** #include "main.h"
  22:.//User/code/Src/main.c **** #include "cmsis_os.h"
  23:.//User/code/Src/main.c **** #include "fatfs.h"
  24:.//User/code/Src/main.c **** 
  25:.//User/code/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  26:.//User/code/Src/main.c **** /* USER CODE BEGIN Includes */
  27:.//User/code/Src/main.c **** 
  28:.//User/code/Src/main.c **** /* USER CODE END Includes */
  29:.//User/code/Src/main.c **** 
  30:.//User/code/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 2


  31:.//User/code/Src/main.c **** /* USER CODE BEGIN PTD */
  32:.//User/code/Src/main.c **** 
  33:.//User/code/Src/main.c **** /* USER CODE END PTD */
  34:.//User/code/Src/main.c **** 
  35:.//User/code/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:.//User/code/Src/main.c **** /* USER CODE BEGIN PD */
  37:.//User/code/Src/main.c **** 
  38:.//User/code/Src/main.c **** #ifndef HSEM_ID_0
  39:.//User/code/Src/main.c **** #define HSEM_ID_0 (0U) /* HW semaphore 0*/
  40:.//User/code/Src/main.c **** #endif
  41:.//User/code/Src/main.c **** /* USER CODE END PD */
  42:.//User/code/Src/main.c **** 
  43:.//User/code/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  44:.//User/code/Src/main.c **** /* USER CODE BEGIN PM */
  45:.//User/code/Src/main.c **** 
  46:.//User/code/Src/main.c **** /* USER CODE END PM */
  47:.//User/code/Src/main.c **** 
  48:.//User/code/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  49:.//User/code/Src/main.c **** 
  50:.//User/code/Src/main.c **** CRC_HandleTypeDef hcrc;
  51:.//User/code/Src/main.c **** 
  52:.//User/code/Src/main.c **** DSI_HandleTypeDef hdsi;
  53:.//User/code/Src/main.c **** 
  54:.//User/code/Src/main.c **** I2C_HandleTypeDef hi2c4;
  55:.//User/code/Src/main.c **** DMA_HandleTypeDef hdma_i2c4_rx;
  56:.//User/code/Src/main.c **** DMA_HandleTypeDef hdma_i2c4_tx;
  57:.//User/code/Src/main.c **** 
  58:.//User/code/Src/main.c **** LTDC_HandleTypeDef hltdc;
  59:.//User/code/Src/main.c **** 
  60:.//User/code/Src/main.c **** UART_HandleTypeDef huart1;
  61:.//User/code/Src/main.c **** 
  62:.//User/code/Src/main.c **** /* Definitions for defaultTask */
  63:.//User/code/Src/main.c **** osThreadId_t defaultTaskHandle;
  64:.//User/code/Src/main.c **** const osThreadAttr_t defaultTask_attributes = {
  65:.//User/code/Src/main.c ****   .name = "defaultTask",
  66:.//User/code/Src/main.c ****   .stack_size = 128 * 4,
  67:.//User/code/Src/main.c ****   .priority = (osPriority_t) osPriorityNormal,
  68:.//User/code/Src/main.c **** };
  69:.//User/code/Src/main.c **** /* USER CODE BEGIN PV */
  70:.//User/code/Src/main.c **** 
  71:.//User/code/Src/main.c **** /* USER CODE END PV */
  72:.//User/code/Src/main.c **** 
  73:.//User/code/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  74:.//User/code/Src/main.c **** void SystemClock_Config(void);
  75:.//User/code/Src/main.c **** void PeriphCommonClock_Config(void);
  76:.//User/code/Src/main.c **** static void MX_GPIO_Init(void);
  77:.//User/code/Src/main.c **** static void MX_BDMA_Init(void);
  78:.//User/code/Src/main.c **** static void MX_I2C4_Init(void);
  79:.//User/code/Src/main.c **** static void MX_USART1_UART_Init(void);
  80:.//User/code/Src/main.c **** static void MX_DSIHOST_DSI_Init(void);
  81:.//User/code/Src/main.c **** static void MX_LTDC_Init(void);
  82:.//User/code/Src/main.c **** static void MX_CRC_Init(void);
  83:.//User/code/Src/main.c **** void StartDefaultTask(void *argument);
  84:.//User/code/Src/main.c **** 
  85:.//User/code/Src/main.c **** /* USER CODE BEGIN PFP */
  86:.//User/code/Src/main.c **** 
  87:.//User/code/Src/main.c **** /* USER CODE END PFP */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 3


  88:.//User/code/Src/main.c **** 
  89:.//User/code/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  90:.//User/code/Src/main.c **** /* USER CODE BEGIN 0 */
  91:.//User/code/Src/main.c **** 
  92:.//User/code/Src/main.c **** /* USER CODE END 0 */
  93:.//User/code/Src/main.c **** 
  94:.//User/code/Src/main.c **** /**
  95:.//User/code/Src/main.c ****   * @brief  The application entry point.
  96:.//User/code/Src/main.c ****   * @retval int
  97:.//User/code/Src/main.c ****   */
  98:.//User/code/Src/main.c **** int main(void)
  99:.//User/code/Src/main.c **** {
 100:.//User/code/Src/main.c ****   /* USER CODE BEGIN 1 */
 101:.//User/code/Src/main.c **** 
 102:.//User/code/Src/main.c ****   /* USER CODE END 1 */
 103:.//User/code/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_0 */
 104:.//User/code/Src/main.c ****   int32_t timeout;
 105:.//User/code/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
 106:.//User/code/Src/main.c **** 
 107:.//User/code/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_1 */
 108:.//User/code/Src/main.c ****   /* Wait until CPU2 boots and enters in stop mode or timeout*/
 109:.//User/code/Src/main.c ****   timeout = 0xFFFF;
 110:.//User/code/Src/main.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 111:.//User/code/Src/main.c ****   if ( timeout < 0 )
 112:.//User/code/Src/main.c ****   {
 113:.//User/code/Src/main.c ****   Error_Handler();
 114:.//User/code/Src/main.c ****   }
 115:.//User/code/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_1 */
 116:.//User/code/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 117:.//User/code/Src/main.c **** 
 118:.//User/code/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 119:.//User/code/Src/main.c ****   HAL_Init();
 120:.//User/code/Src/main.c **** 
 121:.//User/code/Src/main.c ****   /* USER CODE BEGIN Init */
 122:.//User/code/Src/main.c **** 
 123:.//User/code/Src/main.c ****   /* USER CODE END Init */
 124:.//User/code/Src/main.c **** 
 125:.//User/code/Src/main.c ****   /* Configure the system clock */
 126:.//User/code/Src/main.c ****   SystemClock_Config();
 127:.//User/code/Src/main.c **** 
 128:.//User/code/Src/main.c **** /* Configure the peripherals common clocks */
 129:.//User/code/Src/main.c ****   PeriphCommonClock_Config();
 130:.//User/code/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 131:.//User/code/Src/main.c **** /* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
 132:.//User/code/Src/main.c **** HSEM notification */
 133:.//User/code/Src/main.c **** /*HW semaphore Clock enable*/
 134:.//User/code/Src/main.c **** __HAL_RCC_HSEM_CLK_ENABLE();
 135:.//User/code/Src/main.c **** /*Take HSEM */
 136:.//User/code/Src/main.c **** HAL_HSEM_FastTake(HSEM_ID_0);
 137:.//User/code/Src/main.c **** /*Release HSEM in order to notify the CPU2(CM4)*/
 138:.//User/code/Src/main.c **** HAL_HSEM_Release(HSEM_ID_0,0);
 139:.//User/code/Src/main.c **** /* wait until CPU2 wakes up from stop mode */
 140:.//User/code/Src/main.c **** timeout = 0xFFFF;
 141:.//User/code/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 142:.//User/code/Src/main.c **** if ( timeout < 0 )
 143:.//User/code/Src/main.c **** {
 144:.//User/code/Src/main.c **** Error_Handler();
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 4


 145:.//User/code/Src/main.c **** }
 146:.//User/code/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_2 */
 147:.//User/code/Src/main.c **** 
 148:.//User/code/Src/main.c ****   /* USER CODE BEGIN SysInit */
 149:.//User/code/Src/main.c **** 
 150:.//User/code/Src/main.c ****   /* USER CODE END SysInit */
 151:.//User/code/Src/main.c **** 
 152:.//User/code/Src/main.c ****   /* Initialize all configured peripherals */
 153:.//User/code/Src/main.c ****   MX_GPIO_Init();
 154:.//User/code/Src/main.c ****   MX_BDMA_Init();
 155:.//User/code/Src/main.c ****   MX_I2C4_Init();
 156:.//User/code/Src/main.c ****   MX_USART1_UART_Init();
 157:.//User/code/Src/main.c ****   MX_DSIHOST_DSI_Init();
 158:.//User/code/Src/main.c ****   MX_LTDC_Init();
 159:.//User/code/Src/main.c ****   MX_CRC_Init();
 160:.//User/code/Src/main.c ****   MX_FATFS_Init();
 161:.//User/code/Src/main.c ****   /* USER CODE BEGIN 2 */
 162:.//User/code/Src/main.c **** 
 163:.//User/code/Src/main.c ****   /* USER CODE END 2 */
 164:.//User/code/Src/main.c **** 
 165:.//User/code/Src/main.c ****   /* Init scheduler */
 166:.//User/code/Src/main.c ****   osKernelInitialize();
 167:.//User/code/Src/main.c **** 
 168:.//User/code/Src/main.c ****   /* USER CODE BEGIN RTOS_MUTEX */
 169:.//User/code/Src/main.c ****   /* add mutexes, ... */
 170:.//User/code/Src/main.c ****   /* USER CODE END RTOS_MUTEX */
 171:.//User/code/Src/main.c **** 
 172:.//User/code/Src/main.c ****   /* USER CODE BEGIN RTOS_SEMAPHORES */
 173:.//User/code/Src/main.c ****   /* add semaphores, ... */
 174:.//User/code/Src/main.c ****   /* USER CODE END RTOS_SEMAPHORES */
 175:.//User/code/Src/main.c **** 
 176:.//User/code/Src/main.c ****   /* USER CODE BEGIN RTOS_TIMERS */
 177:.//User/code/Src/main.c ****   /* start timers, add new ones, ... */
 178:.//User/code/Src/main.c ****   /* USER CODE END RTOS_TIMERS */
 179:.//User/code/Src/main.c **** 
 180:.//User/code/Src/main.c ****   /* USER CODE BEGIN RTOS_QUEUES */
 181:.//User/code/Src/main.c ****   /* add queues, ... */
 182:.//User/code/Src/main.c ****   /* USER CODE END RTOS_QUEUES */
 183:.//User/code/Src/main.c **** 
 184:.//User/code/Src/main.c ****   /* Create the thread(s) */
 185:.//User/code/Src/main.c ****   /* creation of defaultTask */
 186:.//User/code/Src/main.c ****   defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 187:.//User/code/Src/main.c **** 
 188:.//User/code/Src/main.c ****   /* USER CODE BEGIN RTOS_THREADS */
 189:.//User/code/Src/main.c ****   /* add threads, ... */
 190:.//User/code/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 191:.//User/code/Src/main.c **** 
 192:.//User/code/Src/main.c ****   /* USER CODE BEGIN RTOS_EVENTS */
 193:.//User/code/Src/main.c ****   /* add events, ... */
 194:.//User/code/Src/main.c ****   /* USER CODE END RTOS_EVENTS */
 195:.//User/code/Src/main.c **** 
 196:.//User/code/Src/main.c ****   /* Start scheduler */
 197:.//User/code/Src/main.c ****   osKernelStart();
 198:.//User/code/Src/main.c **** 
 199:.//User/code/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 200:.//User/code/Src/main.c ****   /* Infinite loop */
 201:.//User/code/Src/main.c ****   /* USER CODE BEGIN WHILE */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 5


 202:.//User/code/Src/main.c ****   while (1)
 203:.//User/code/Src/main.c ****   {
 204:.//User/code/Src/main.c ****     /* USER CODE END WHILE */
 205:.//User/code/Src/main.c **** 
 206:.//User/code/Src/main.c ****     /* USER CODE BEGIN 3 */
 207:.//User/code/Src/main.c ****   }
 208:.//User/code/Src/main.c ****   /* USER CODE END 3 */
 209:.//User/code/Src/main.c **** }
 210:.//User/code/Src/main.c **** 
 211:.//User/code/Src/main.c **** /**
 212:.//User/code/Src/main.c ****   * @brief System Clock Configuration
 213:.//User/code/Src/main.c ****   * @retval None
 214:.//User/code/Src/main.c ****   */
 215:.//User/code/Src/main.c **** void SystemClock_Config(void)
 216:.//User/code/Src/main.c **** {
 217:.//User/code/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 218:.//User/code/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 219:.//User/code/Src/main.c **** 
 220:.//User/code/Src/main.c ****   /** Supply configuration update enable
 221:.//User/code/Src/main.c ****   */
 222:.//User/code/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 223:.//User/code/Src/main.c ****   /** Configure the main internal regulator output voltage
 224:.//User/code/Src/main.c ****   */
 225:.//User/code/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 226:.//User/code/Src/main.c **** 
 227:.//User/code/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 228:.//User/code/Src/main.c ****   /** Macro to configure the PLL clock source
 229:.//User/code/Src/main.c ****   */
 230:.//User/code/Src/main.c ****   __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 231:.//User/code/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 232:.//User/code/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 233:.//User/code/Src/main.c ****   */
 234:.//User/code/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 235:.//User/code/Src/main.c ****                               |RCC_OSCILLATORTYPE_HSE;
 236:.//User/code/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 237:.//User/code/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 238:.//User/code/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 239:.//User/code/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 240:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 241:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 242:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 2;
 243:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 64;
 244:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 245:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 13;
 246:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 247:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 248:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 249:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 250:.//User/code/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 251:.//User/code/Src/main.c ****   {
 252:.//User/code/Src/main.c ****     Error_Handler();
 253:.//User/code/Src/main.c ****   }
 254:.//User/code/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 255:.//User/code/Src/main.c ****   */
 256:.//User/code/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 257:.//User/code/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 258:.//User/code/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 6


 259:.//User/code/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 260:.//User/code/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 261:.//User/code/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 262:.//User/code/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 263:.//User/code/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 264:.//User/code/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 265:.//User/code/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 266:.//User/code/Src/main.c **** 
 267:.//User/code/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 268:.//User/code/Src/main.c ****   {
 269:.//User/code/Src/main.c ****     Error_Handler();
 270:.//User/code/Src/main.c ****   }
 271:.//User/code/Src/main.c ****   HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 272:.//User/code/Src/main.c **** }
 273:.//User/code/Src/main.c **** 
 274:.//User/code/Src/main.c **** /**
 275:.//User/code/Src/main.c ****   * @brief Peripherals Common Clock Configuration
 276:.//User/code/Src/main.c ****   * @retval None
 277:.//User/code/Src/main.c ****   */
 278:.//User/code/Src/main.c **** void PeriphCommonClock_Config(void)
 279:.//User/code/Src/main.c **** {
 280:.//User/code/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 281:.//User/code/Src/main.c **** 
 282:.//User/code/Src/main.c ****   /** Initializes the peripherals clock
 283:.//User/code/Src/main.c ****   */
 284:.//User/code/Src/main.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 285:.//User/code/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2M = 2;
 286:.//User/code/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2N = 12;
 287:.//User/code/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2P = 2;
 288:.//User/code/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2Q = 2;
 289:.//User/code/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2R = 2;
 290:.//User/code/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 291:.//User/code/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 292:.//User/code/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 293:.//User/code/Src/main.c ****   PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 294:.//User/code/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 295:.//User/code/Src/main.c ****   {
 296:.//User/code/Src/main.c ****     Error_Handler();
 297:.//User/code/Src/main.c ****   }
 298:.//User/code/Src/main.c **** }
 299:.//User/code/Src/main.c **** 
 300:.//User/code/Src/main.c **** /**
 301:.//User/code/Src/main.c ****   * @brief CRC Initialization Function
 302:.//User/code/Src/main.c ****   * @param None
 303:.//User/code/Src/main.c ****   * @retval None
 304:.//User/code/Src/main.c ****   */
 305:.//User/code/Src/main.c **** static void MX_CRC_Init(void)
 306:.//User/code/Src/main.c **** {
 307:.//User/code/Src/main.c **** 
 308:.//User/code/Src/main.c ****   /* USER CODE BEGIN CRC_Init 0 */
 309:.//User/code/Src/main.c **** 
 310:.//User/code/Src/main.c ****   /* USER CODE END CRC_Init 0 */
 311:.//User/code/Src/main.c **** 
 312:.//User/code/Src/main.c ****   /* USER CODE BEGIN CRC_Init 1 */
 313:.//User/code/Src/main.c **** 
 314:.//User/code/Src/main.c ****   /* USER CODE END CRC_Init 1 */
 315:.//User/code/Src/main.c ****   hcrc.Instance = CRC;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 7


 316:.//User/code/Src/main.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 317:.//User/code/Src/main.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 318:.//User/code/Src/main.c ****   hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 319:.//User/code/Src/main.c ****   hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 320:.//User/code/Src/main.c ****   hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 321:.//User/code/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 322:.//User/code/Src/main.c ****   {
 323:.//User/code/Src/main.c ****     Error_Handler();
 324:.//User/code/Src/main.c ****   }
 325:.//User/code/Src/main.c ****   /* USER CODE BEGIN CRC_Init 2 */
 326:.//User/code/Src/main.c **** 
 327:.//User/code/Src/main.c ****   /* USER CODE END CRC_Init 2 */
 328:.//User/code/Src/main.c **** 
 329:.//User/code/Src/main.c **** }
 330:.//User/code/Src/main.c **** 
 331:.//User/code/Src/main.c **** /**
 332:.//User/code/Src/main.c ****   * @brief DSIHOST Initialization Function
 333:.//User/code/Src/main.c ****   * @param None
 334:.//User/code/Src/main.c ****   * @retval None
 335:.//User/code/Src/main.c ****   */
 336:.//User/code/Src/main.c **** static void MX_DSIHOST_DSI_Init(void)
 337:.//User/code/Src/main.c **** {
 338:.//User/code/Src/main.c **** 
 339:.//User/code/Src/main.c ****   /* USER CODE BEGIN DSIHOST_Init 0 */
 340:.//User/code/Src/main.c **** 
 341:.//User/code/Src/main.c ****   /* USER CODE END DSIHOST_Init 0 */
 342:.//User/code/Src/main.c **** 
 343:.//User/code/Src/main.c ****   DSI_PLLInitTypeDef PLLInit = {0};
 344:.//User/code/Src/main.c ****   DSI_HOST_TimeoutTypeDef HostTimeouts = {0};
 345:.//User/code/Src/main.c ****   DSI_PHY_TimerTypeDef PhyTimings = {0};
 346:.//User/code/Src/main.c ****   DSI_LPCmdTypeDef LPCmd = {0};
 347:.//User/code/Src/main.c ****   DSI_CmdCfgTypeDef CmdCfg = {0};
 348:.//User/code/Src/main.c **** 
 349:.//User/code/Src/main.c ****   /* USER CODE BEGIN DSIHOST_Init 1 */
 350:.//User/code/Src/main.c **** 
 351:.//User/code/Src/main.c ****   /* USER CODE END DSIHOST_Init 1 */
 352:.//User/code/Src/main.c ****   hdsi.Instance = DSI;
 353:.//User/code/Src/main.c ****   hdsi.Init.AutomaticClockLaneControl = DSI_AUTO_CLK_LANE_CTRL_DISABLE;
 354:.//User/code/Src/main.c ****   hdsi.Init.TXEscapeCkdiv = 2;
 355:.//User/code/Src/main.c ****   hdsi.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 356:.//User/code/Src/main.c ****   PLLInit.PLLNDIV = 10;
 357:.//User/code/Src/main.c ****   PLLInit.PLLIDF = DSI_PLL_IN_DIV1;
 358:.//User/code/Src/main.c ****   PLLInit.PLLODF = DSI_PLL_OUT_DIV1;
 359:.//User/code/Src/main.c ****   if (HAL_DSI_Init(&hdsi, &PLLInit) != HAL_OK)
 360:.//User/code/Src/main.c ****   {
 361:.//User/code/Src/main.c ****     Error_Handler();
 362:.//User/code/Src/main.c ****   }
 363:.//User/code/Src/main.c ****   HostTimeouts.TimeoutCkdiv = 1;
 364:.//User/code/Src/main.c ****   HostTimeouts.HighSpeedTransmissionTimeout = 0;
 365:.//User/code/Src/main.c ****   HostTimeouts.LowPowerReceptionTimeout = 0;
 366:.//User/code/Src/main.c ****   HostTimeouts.HighSpeedReadTimeout = 0;
 367:.//User/code/Src/main.c ****   HostTimeouts.LowPowerReadTimeout = 0;
 368:.//User/code/Src/main.c ****   HostTimeouts.HighSpeedWriteTimeout = 0;
 369:.//User/code/Src/main.c ****   HostTimeouts.HighSpeedWritePrespMode = DSI_HS_PM_DISABLE;
 370:.//User/code/Src/main.c ****   HostTimeouts.LowPowerWriteTimeout = 0;
 371:.//User/code/Src/main.c ****   HostTimeouts.BTATimeout = 0;
 372:.//User/code/Src/main.c ****   if (HAL_DSI_ConfigHostTimeouts(&hdsi, &HostTimeouts) != HAL_OK)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 8


 373:.//User/code/Src/main.c ****   {
 374:.//User/code/Src/main.c ****     Error_Handler();
 375:.//User/code/Src/main.c ****   }
 376:.//User/code/Src/main.c ****   PhyTimings.ClockLaneHS2LPTime = 20;
 377:.//User/code/Src/main.c ****   PhyTimings.ClockLaneLP2HSTime = 18;
 378:.//User/code/Src/main.c ****   PhyTimings.DataLaneHS2LPTime = 10;
 379:.//User/code/Src/main.c ****   PhyTimings.DataLaneLP2HSTime = 13;
 380:.//User/code/Src/main.c ****   PhyTimings.DataLaneMaxReadTime = 0;
 381:.//User/code/Src/main.c ****   PhyTimings.StopWaitTime = 0;
 382:.//User/code/Src/main.c ****   if (HAL_DSI_ConfigPhyTimer(&hdsi, &PhyTimings) != HAL_OK)
 383:.//User/code/Src/main.c ****   {
 384:.//User/code/Src/main.c ****     Error_Handler();
 385:.//User/code/Src/main.c ****   }
 386:.//User/code/Src/main.c ****   if (HAL_DSI_ConfigFlowControl(&hdsi, DSI_FLOW_CONTROL_BTA) != HAL_OK)
 387:.//User/code/Src/main.c ****   {
 388:.//User/code/Src/main.c ****     Error_Handler();
 389:.//User/code/Src/main.c ****   }
 390:.//User/code/Src/main.c ****   if (HAL_DSI_SetLowPowerRXFilter(&hdsi, 10000) != HAL_OK)
 391:.//User/code/Src/main.c ****   {
 392:.//User/code/Src/main.c ****     Error_Handler();
 393:.//User/code/Src/main.c ****   }
 394:.//User/code/Src/main.c ****   if (HAL_DSI_ConfigErrorMonitor(&hdsi, HAL_DSI_ERROR_NONE) != HAL_OK)
 395:.//User/code/Src/main.c ****   {
 396:.//User/code/Src/main.c ****     Error_Handler();
 397:.//User/code/Src/main.c ****   }
 398:.//User/code/Src/main.c ****   LPCmd.LPGenShortWriteNoP = DSI_LP_GSW0P_DISABLE;
 399:.//User/code/Src/main.c ****   LPCmd.LPGenShortWriteOneP = DSI_LP_GSW1P_DISABLE;
 400:.//User/code/Src/main.c ****   LPCmd.LPGenShortWriteTwoP = DSI_LP_GSW2P_DISABLE;
 401:.//User/code/Src/main.c ****   LPCmd.LPGenShortReadNoP = DSI_LP_GSR0P_DISABLE;
 402:.//User/code/Src/main.c ****   LPCmd.LPGenShortReadOneP = DSI_LP_GSR1P_DISABLE;
 403:.//User/code/Src/main.c ****   LPCmd.LPGenShortReadTwoP = DSI_LP_GSR2P_DISABLE;
 404:.//User/code/Src/main.c ****   LPCmd.LPGenLongWrite = DSI_LP_GLW_DISABLE;
 405:.//User/code/Src/main.c ****   LPCmd.LPDcsShortWriteNoP = DSI_LP_DSW0P_DISABLE;
 406:.//User/code/Src/main.c ****   LPCmd.LPDcsShortWriteOneP = DSI_LP_DSW1P_DISABLE;
 407:.//User/code/Src/main.c ****   LPCmd.LPDcsShortReadNoP = DSI_LP_DSR0P_DISABLE;
 408:.//User/code/Src/main.c ****   LPCmd.LPDcsLongWrite = DSI_LP_DLW_DISABLE;
 409:.//User/code/Src/main.c ****   LPCmd.LPMaxReadPacket = DSI_LP_MRDP_DISABLE;
 410:.//User/code/Src/main.c ****   LPCmd.AcknowledgeRequest = DSI_ACKNOWLEDGE_DISABLE;
 411:.//User/code/Src/main.c ****   if (HAL_DSI_ConfigCommand(&hdsi, &LPCmd) != HAL_OK)
 412:.//User/code/Src/main.c ****   {
 413:.//User/code/Src/main.c ****     Error_Handler();
 414:.//User/code/Src/main.c ****   }
 415:.//User/code/Src/main.c ****   CmdCfg.VirtualChannelID = 0;
 416:.//User/code/Src/main.c ****   CmdCfg.ColorCoding = DSI_RGB888;
 417:.//User/code/Src/main.c ****   CmdCfg.CommandSize = 400;
 418:.//User/code/Src/main.c ****   CmdCfg.TearingEffectSource = DSI_TE_EXTERNAL;
 419:.//User/code/Src/main.c ****   CmdCfg.TearingEffectPolarity = DSI_TE_RISING_EDGE;
 420:.//User/code/Src/main.c ****   CmdCfg.HSPolarity = DSI_HSYNC_ACTIVE_LOW;
 421:.//User/code/Src/main.c ****   CmdCfg.VSPolarity = DSI_VSYNC_ACTIVE_LOW;
 422:.//User/code/Src/main.c ****   CmdCfg.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;
 423:.//User/code/Src/main.c ****   CmdCfg.VSyncPol = DSI_VSYNC_FALLING;
 424:.//User/code/Src/main.c ****   CmdCfg.AutomaticRefresh = DSI_AR_ENABLE;
 425:.//User/code/Src/main.c ****   CmdCfg.TEAcknowledgeRequest = DSI_TE_ACKNOWLEDGE_DISABLE;
 426:.//User/code/Src/main.c ****   if (HAL_DSI_ConfigAdaptedCommandMode(&hdsi, &CmdCfg) != HAL_OK)
 427:.//User/code/Src/main.c ****   {
 428:.//User/code/Src/main.c ****     Error_Handler();
 429:.//User/code/Src/main.c ****   }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 9


 430:.//User/code/Src/main.c ****   if (HAL_DSI_SetGenericVCID(&hdsi, 0) != HAL_OK)
 431:.//User/code/Src/main.c ****   {
 432:.//User/code/Src/main.c ****     Error_Handler();
 433:.//User/code/Src/main.c ****   }
 434:.//User/code/Src/main.c ****   /* USER CODE BEGIN DSIHOST_Init 2 */
 435:.//User/code/Src/main.c **** 
 436:.//User/code/Src/main.c ****   /* USER CODE END DSIHOST_Init 2 */
 437:.//User/code/Src/main.c **** 
 438:.//User/code/Src/main.c **** }
 439:.//User/code/Src/main.c **** 
 440:.//User/code/Src/main.c **** /**
 441:.//User/code/Src/main.c ****   * @brief I2C4 Initialization Function
 442:.//User/code/Src/main.c ****   * @param None
 443:.//User/code/Src/main.c ****   * @retval None
 444:.//User/code/Src/main.c ****   */
 445:.//User/code/Src/main.c **** static void MX_I2C4_Init(void)
 446:.//User/code/Src/main.c **** {
 447:.//User/code/Src/main.c **** 
 448:.//User/code/Src/main.c ****   /* USER CODE BEGIN I2C4_Init 0 */
 449:.//User/code/Src/main.c **** 
 450:.//User/code/Src/main.c ****   /* USER CODE END I2C4_Init 0 */
 451:.//User/code/Src/main.c **** 
 452:.//User/code/Src/main.c ****   /* USER CODE BEGIN I2C4_Init 1 */
 453:.//User/code/Src/main.c **** 
 454:.//User/code/Src/main.c ****   /* USER CODE END I2C4_Init 1 */
 455:.//User/code/Src/main.c ****   hi2c4.Instance = I2C4;
 456:.//User/code/Src/main.c ****   hi2c4.Init.Timing = 0x10C0ECFF;
 457:.//User/code/Src/main.c ****   hi2c4.Init.OwnAddress1 = 0;
 458:.//User/code/Src/main.c ****   hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 459:.//User/code/Src/main.c ****   hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 460:.//User/code/Src/main.c ****   hi2c4.Init.OwnAddress2 = 0;
 461:.//User/code/Src/main.c ****   hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 462:.//User/code/Src/main.c ****   hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 463:.//User/code/Src/main.c ****   hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 464:.//User/code/Src/main.c ****   if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 465:.//User/code/Src/main.c ****   {
 466:.//User/code/Src/main.c ****     Error_Handler();
 467:.//User/code/Src/main.c ****   }
 468:.//User/code/Src/main.c ****   /** Configure Analogue filter
 469:.//User/code/Src/main.c ****   */
 470:.//User/code/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 471:.//User/code/Src/main.c ****   {
 472:.//User/code/Src/main.c ****     Error_Handler();
 473:.//User/code/Src/main.c ****   }
 474:.//User/code/Src/main.c ****   /** Configure Digital filter
 475:.//User/code/Src/main.c ****   */
 476:.//User/code/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 477:.//User/code/Src/main.c ****   {
 478:.//User/code/Src/main.c ****     Error_Handler();
 479:.//User/code/Src/main.c ****   }
 480:.//User/code/Src/main.c ****   /* USER CODE BEGIN I2C4_Init 2 */
 481:.//User/code/Src/main.c **** 
 482:.//User/code/Src/main.c ****   /* USER CODE END I2C4_Init 2 */
 483:.//User/code/Src/main.c **** 
 484:.//User/code/Src/main.c **** }
 485:.//User/code/Src/main.c **** 
 486:.//User/code/Src/main.c **** /**
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 10


 487:.//User/code/Src/main.c ****   * @brief LTDC Initialization Function
 488:.//User/code/Src/main.c ****   * @param None
 489:.//User/code/Src/main.c ****   * @retval None
 490:.//User/code/Src/main.c ****   */
 491:.//User/code/Src/main.c **** static void MX_LTDC_Init(void)
 492:.//User/code/Src/main.c **** {
 493:.//User/code/Src/main.c **** 
 494:.//User/code/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 0 */
 495:.//User/code/Src/main.c **** 
 496:.//User/code/Src/main.c ****   /* USER CODE END LTDC_Init 0 */
 497:.//User/code/Src/main.c **** 
 498:.//User/code/Src/main.c ****   LTDC_LayerCfgTypeDef pLayerCfg = {0};
 499:.//User/code/Src/main.c ****   LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 500:.//User/code/Src/main.c **** 
 501:.//User/code/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 1 */
 502:.//User/code/Src/main.c **** 
 503:.//User/code/Src/main.c ****   /* USER CODE END LTDC_Init 1 */
 504:.//User/code/Src/main.c ****   hltdc.Instance = LTDC;
 505:.//User/code/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 506:.//User/code/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 507:.//User/code/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 508:.//User/code/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 509:.//User/code/Src/main.c ****   hltdc.Init.HorizontalSync = 1;
 510:.//User/code/Src/main.c ****   hltdc.Init.VerticalSync = 1;
 511:.//User/code/Src/main.c ****   hltdc.Init.AccumulatedHBP = 2;
 512:.//User/code/Src/main.c ****   hltdc.Init.AccumulatedVBP = 2;
 513:.//User/code/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 402;
 514:.//User/code/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 482;
 515:.//User/code/Src/main.c ****   hltdc.Init.TotalWidth = 403;
 516:.//User/code/Src/main.c ****   hltdc.Init.TotalHeigh = 483;
 517:.//User/code/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 518:.//User/code/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 519:.//User/code/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 520:.//User/code/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 521:.//User/code/Src/main.c ****   {
 522:.//User/code/Src/main.c ****     Error_Handler();
 523:.//User/code/Src/main.c ****   }
 524:.//User/code/Src/main.c ****   pLayerCfg.WindowX0 = 0;
 525:.//User/code/Src/main.c ****   pLayerCfg.WindowX1 = 0;
 526:.//User/code/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 527:.//User/code/Src/main.c ****   pLayerCfg.WindowY1 = 0;
 528:.//User/code/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 529:.//User/code/Src/main.c ****   pLayerCfg.Alpha = 0;
 530:.//User/code/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 531:.//User/code/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 532:.//User/code/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 533:.//User/code/Src/main.c ****   pLayerCfg.FBStartAdress = 0;
 534:.//User/code/Src/main.c ****   pLayerCfg.ImageWidth = 0;
 535:.//User/code/Src/main.c ****   pLayerCfg.ImageHeight = 0;
 536:.//User/code/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 537:.//User/code/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 538:.//User/code/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 539:.//User/code/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 540:.//User/code/Src/main.c ****   {
 541:.//User/code/Src/main.c ****     Error_Handler();
 542:.//User/code/Src/main.c ****   }
 543:.//User/code/Src/main.c ****   pLayerCfg1.WindowX0 = 0;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 11


 544:.//User/code/Src/main.c ****   pLayerCfg1.WindowX1 = 0;
 545:.//User/code/Src/main.c ****   pLayerCfg1.WindowY0 = 0;
 546:.//User/code/Src/main.c ****   pLayerCfg1.WindowY1 = 0;
 547:.//User/code/Src/main.c ****   pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 548:.//User/code/Src/main.c ****   pLayerCfg1.Alpha = 0;
 549:.//User/code/Src/main.c ****   pLayerCfg1.Alpha0 = 0;
 550:.//User/code/Src/main.c ****   pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 551:.//User/code/Src/main.c ****   pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 552:.//User/code/Src/main.c ****   pLayerCfg1.FBStartAdress = 0;
 553:.//User/code/Src/main.c ****   pLayerCfg1.ImageWidth = 0;
 554:.//User/code/Src/main.c ****   pLayerCfg1.ImageHeight = 0;
 555:.//User/code/Src/main.c ****   pLayerCfg1.Backcolor.Blue = 0;
 556:.//User/code/Src/main.c ****   pLayerCfg1.Backcolor.Green = 0;
 557:.//User/code/Src/main.c ****   pLayerCfg1.Backcolor.Red = 0;
 558:.//User/code/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 559:.//User/code/Src/main.c ****   {
 560:.//User/code/Src/main.c ****     Error_Handler();
 561:.//User/code/Src/main.c ****   }
 562:.//User/code/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 2 */
 563:.//User/code/Src/main.c **** 
 564:.//User/code/Src/main.c ****   /* USER CODE END LTDC_Init 2 */
 565:.//User/code/Src/main.c **** 
 566:.//User/code/Src/main.c **** }
 567:.//User/code/Src/main.c **** 
 568:.//User/code/Src/main.c **** /**
 569:.//User/code/Src/main.c ****   * @brief USART1 Initialization Function
 570:.//User/code/Src/main.c ****   * @param None
 571:.//User/code/Src/main.c ****   * @retval None
 572:.//User/code/Src/main.c ****   */
 573:.//User/code/Src/main.c **** static void MX_USART1_UART_Init(void)
 574:.//User/code/Src/main.c **** {
 575:.//User/code/Src/main.c **** 
 576:.//User/code/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 577:.//User/code/Src/main.c **** 
 578:.//User/code/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 579:.//User/code/Src/main.c **** 
 580:.//User/code/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 581:.//User/code/Src/main.c **** 
 582:.//User/code/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 583:.//User/code/Src/main.c ****   huart1.Instance = USART1;
 584:.//User/code/Src/main.c ****   huart1.Init.BaudRate = 115200;
 585:.//User/code/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 586:.//User/code/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 587:.//User/code/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 588:.//User/code/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 589:.//User/code/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 590:.//User/code/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 591:.//User/code/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 592:.//User/code/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 593:.//User/code/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 594:.//User/code/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 595:.//User/code/Src/main.c ****   {
 596:.//User/code/Src/main.c ****     Error_Handler();
 597:.//User/code/Src/main.c ****   }
 598:.//User/code/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 599:.//User/code/Src/main.c ****   {
 600:.//User/code/Src/main.c ****     Error_Handler();
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 12


 601:.//User/code/Src/main.c ****   }
 602:.//User/code/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 603:.//User/code/Src/main.c ****   {
 604:.//User/code/Src/main.c ****     Error_Handler();
 605:.//User/code/Src/main.c ****   }
 606:.//User/code/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 607:.//User/code/Src/main.c ****   {
 608:.//User/code/Src/main.c ****     Error_Handler();
 609:.//User/code/Src/main.c ****   }
 610:.//User/code/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 611:.//User/code/Src/main.c **** 
 612:.//User/code/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 613:.//User/code/Src/main.c **** 
 614:.//User/code/Src/main.c **** }
 615:.//User/code/Src/main.c **** 
 616:.//User/code/Src/main.c **** /**
 617:.//User/code/Src/main.c ****   * Enable DMA controller clock
 618:.//User/code/Src/main.c ****   */
 619:.//User/code/Src/main.c **** static void MX_BDMA_Init(void)
 620:.//User/code/Src/main.c **** {
 621:.//User/code/Src/main.c **** 
 622:.//User/code/Src/main.c ****   /* DMA controller clock enable */
 623:.//User/code/Src/main.c ****   __HAL_RCC_BDMA_CLK_ENABLE();
 624:.//User/code/Src/main.c **** 
 625:.//User/code/Src/main.c ****   /* DMA interrupt init */
 626:.//User/code/Src/main.c ****   /* BDMA_Channel0_IRQn interrupt configuration */
 627:.//User/code/Src/main.c ****   HAL_NVIC_SetPriority(BDMA_Channel0_IRQn, 5, 0);
 628:.//User/code/Src/main.c ****   HAL_NVIC_EnableIRQ(BDMA_Channel0_IRQn);
 629:.//User/code/Src/main.c ****   /* BDMA_Channel1_IRQn interrupt configuration */
 630:.//User/code/Src/main.c ****   HAL_NVIC_SetPriority(BDMA_Channel1_IRQn, 5, 0);
 631:.//User/code/Src/main.c ****   HAL_NVIC_EnableIRQ(BDMA_Channel1_IRQn);
 632:.//User/code/Src/main.c **** 
 633:.//User/code/Src/main.c **** }
 634:.//User/code/Src/main.c **** 
 635:.//User/code/Src/main.c **** /**
 636:.//User/code/Src/main.c ****   * @brief GPIO Initialization Function
 637:.//User/code/Src/main.c ****   * @param None
 638:.//User/code/Src/main.c ****   * @retval None
 639:.//User/code/Src/main.c ****   */
 640:.//User/code/Src/main.c **** static void MX_GPIO_Init(void)
 641:.//User/code/Src/main.c **** {
 642:.//User/code/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 643:.//User/code/Src/main.c **** 
 644:.//User/code/Src/main.c ****   /* GPIO Ports Clock Enable */
 645:.//User/code/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 646:.//User/code/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 647:.//User/code/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 648:.//User/code/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 649:.//User/code/Src/main.c **** 
 650:.//User/code/Src/main.c ****   /*Configure GPIO pin : CEC_CK_MCO1_Pin */
 651:.//User/code/Src/main.c ****   GPIO_InitStruct.Pin = CEC_CK_MCO1_Pin;
 652:.//User/code/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 653:.//User/code/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 654:.//User/code/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 655:.//User/code/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 656:.//User/code/Src/main.c ****   HAL_GPIO_Init(CEC_CK_MCO1_GPIO_Port, &GPIO_InitStruct);
 657:.//User/code/Src/main.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 13


 658:.//User/code/Src/main.c **** }
 659:.//User/code/Src/main.c **** 
 660:.//User/code/Src/main.c **** /* USER CODE BEGIN 4 */
 661:.//User/code/Src/main.c **** 
 662:.//User/code/Src/main.c **** /* USER CODE END 4 */
 663:.//User/code/Src/main.c **** 
 664:.//User/code/Src/main.c **** /* USER CODE BEGIN Header_StartDefaultTask */
 665:.//User/code/Src/main.c **** /**
 666:.//User/code/Src/main.c ****   * @brief  Function implementing the defaultTask thread.
 667:.//User/code/Src/main.c ****   * @param  argument: Not used
 668:.//User/code/Src/main.c ****   * @retval None
 669:.//User/code/Src/main.c ****   */
 670:.//User/code/Src/main.c **** /* USER CODE END Header_StartDefaultTask */
 671:.//User/code/Src/main.c **** void StartDefaultTask(void *argument)
 672:.//User/code/Src/main.c **** {
  29              		.loc 1 672 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              	.LVL0:
  35              		.loc 1 672 1 is_stmt 0 view .LVU1
  36 0000 08B5     		push	{r3, lr}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 8
  39              		.cfi_offset 3, -8
  40              		.cfi_offset 14, -4
  41              	.LVL1:
  42              	.L2:
 673:.//User/code/Src/main.c ****   /* USER CODE BEGIN 5 */
 674:.//User/code/Src/main.c ****   /* Infinite loop */
 675:.//User/code/Src/main.c ****   for(;;)
  43              		.loc 1 675 3 is_stmt 1 discriminator 1 view .LVU2
 676:.//User/code/Src/main.c ****   {
 677:.//User/code/Src/main.c ****     osDelay(1);
  44              		.loc 1 677 5 discriminator 1 view .LVU3
  45 0002 0120     		movs	r0, #1
  46 0004 FFF7FEFF 		bl	osDelay
  47              	.LVL2:
 675:.//User/code/Src/main.c ****   {
  48              		.loc 1 675 8 discriminator 1 view .LVU4
  49 0008 FBE7     		b	.L2
  50              		.cfi_endproc
  51              	.LFE158:
  53 000a 00BF     		.section	.text.SystemClock_Config,"ax",%progbits
  54              		.align	1
  55              		.p2align 2,,3
  56              		.global	SystemClock_Config
  57              		.syntax unified
  58              		.thumb
  59              		.thumb_func
  60              		.fpu fpv5-d16
  62              	SystemClock_Config:
  63              	.LFB149:
 216:.//User/code/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  64              		.loc 1 216 1 view -0
  65              		.cfi_startproc
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 14


  66              		@ args = 0, pretend = 0, frame = 112
  67              		@ frame_needed = 0, uses_anonymous_args = 0
 217:.//User/code/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  68              		.loc 1 217 3 view .LVU6
 216:.//User/code/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  69              		.loc 1 216 1 is_stmt 0 view .LVU7
  70 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  71              	.LCFI1:
  72              		.cfi_def_cfa_offset 20
  73              		.cfi_offset 4, -20
  74              		.cfi_offset 5, -16
  75              		.cfi_offset 6, -12
  76              		.cfi_offset 7, -8
  77              		.cfi_offset 14, -4
  78 0002 9DB0     		sub	sp, sp, #116
  79              	.LCFI2:
  80              		.cfi_def_cfa_offset 136
 217:.//User/code/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  81              		.loc 1 217 22 view .LVU8
  82 0004 4C22     		movs	r2, #76
  83 0006 0021     		movs	r1, #0
  84 0008 09A8     		add	r0, sp, #36
  85 000a FFF7FEFF 		bl	memset
  86              	.LVL3:
 218:.//User/code/Src/main.c **** 
  87              		.loc 1 218 3 is_stmt 1 view .LVU9
 218:.//User/code/Src/main.c **** 
  88              		.loc 1 218 22 is_stmt 0 view .LVU10
  89 000e 2022     		movs	r2, #32
  90 0010 0021     		movs	r1, #0
  91 0012 01A8     		add	r0, sp, #4
  92 0014 FFF7FEFF 		bl	memset
  93              	.LVL4:
 222:.//User/code/Src/main.c ****   /** Configure the main internal regulator output voltage
  94              		.loc 1 222 3 is_stmt 1 view .LVU11
  95 0018 0420     		movs	r0, #4
  96 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
  97              	.LVL5:
 225:.//User/code/Src/main.c **** 
  98              		.loc 1 225 3 view .LVU12
  99              	.LBB106:
 225:.//User/code/Src/main.c **** 
 100              		.loc 1 225 3 view .LVU13
 101 001e 2D4A     		ldr	r2, .L14
 102 0020 0023     		movs	r3, #0
 103 0022 0093     		str	r3, [sp]
 225:.//User/code/Src/main.c **** 
 104              		.loc 1 225 3 view .LVU14
 225:.//User/code/Src/main.c **** 
 105              		.loc 1 225 3 view .LVU15
 106 0024 D16A     		ldr	r1, [r2, #44]
 107 0026 2C4B     		ldr	r3, .L14+4
 108 0028 21F00101 		bic	r1, r1, #1
 109              	.LBE106:
 227:.//User/code/Src/main.c ****   /** Macro to configure the PLL clock source
 110              		.loc 1 227 10 is_stmt 0 view .LVU16
 111 002c 1846     		mov	r0, r3
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 15


 112              	.LBB107:
 225:.//User/code/Src/main.c **** 
 113              		.loc 1 225 3 view .LVU17
 114 002e D162     		str	r1, [r2, #44]
 225:.//User/code/Src/main.c **** 
 115              		.loc 1 225 3 is_stmt 1 view .LVU18
 116 0030 D26A     		ldr	r2, [r2, #44]
 117 0032 02F00102 		and	r2, r2, #1
 118 0036 0092     		str	r2, [sp]
 225:.//User/code/Src/main.c **** 
 119              		.loc 1 225 3 view .LVU19
 120 0038 9A69     		ldr	r2, [r3, #24]
 121 003a 42F44042 		orr	r2, r2, #49152
 122 003e 9A61     		str	r2, [r3, #24]
 225:.//User/code/Src/main.c **** 
 123              		.loc 1 225 3 view .LVU20
 124 0040 9B69     		ldr	r3, [r3, #24]
 125 0042 03F44043 		and	r3, r3, #49152
 126 0046 0093     		str	r3, [sp]
 225:.//User/code/Src/main.c **** 
 127              		.loc 1 225 3 view .LVU21
 128 0048 009B     		ldr	r3, [sp]
 129              	.LBE107:
 225:.//User/code/Src/main.c **** 
 130              		.loc 1 225 3 view .LVU22
 227:.//User/code/Src/main.c ****   /** Macro to configure the PLL clock source
 131              		.loc 1 227 3 view .LVU23
 132              	.L6:
 227:.//User/code/Src/main.c ****   /** Macro to configure the PLL clock source
 133              		.loc 1 227 48 discriminator 1 view .LVU24
 227:.//User/code/Src/main.c ****   /** Macro to configure the PLL clock source
 134              		.loc 1 227 8 discriminator 1 view .LVU25
 227:.//User/code/Src/main.c ****   /** Macro to configure the PLL clock source
 135              		.loc 1 227 10 is_stmt 0 discriminator 1 view .LVU26
 136 004a 8369     		ldr	r3, [r0, #24]
 227:.//User/code/Src/main.c ****   /** Macro to configure the PLL clock source
 137              		.loc 1 227 8 discriminator 1 view .LVU27
 138 004c 9B04     		lsls	r3, r3, #18
 139 004e FCD5     		bpl	.L6
 230:.//User/code/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 140              		.loc 1 230 3 is_stmt 1 view .LVU28
 141 0050 2249     		ldr	r1, .L14+8
 234:.//User/code/Src/main.c ****                               |RCC_OSCILLATORTYPE_HSE;
 142              		.loc 1 234 36 is_stmt 0 view .LVU29
 143 0052 0B26     		movs	r6, #11
 240:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 144              		.loc 1 240 34 view .LVU30
 145 0054 0224     		movs	r4, #2
 237:.//User/code/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 146              		.loc 1 237 30 view .LVU31
 147 0056 0122     		movs	r2, #1
 230:.//User/code/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 148              		.loc 1 230 3 view .LVU32
 149 0058 8B6A     		ldr	r3, [r1, #40]
 238:.//User/code/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 150              		.loc 1 238 41 view .LVU33
 151 005a 4025     		movs	r5, #64
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 16


 236:.//User/code/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 152              		.loc 1 236 30 view .LVU34
 153 005c 4FF48037 		mov	r7, #65536
 250:.//User/code/Src/main.c ****   {
 154              		.loc 1 250 7 view .LVU35
 155 0060 09A8     		add	r0, sp, #36
 230:.//User/code/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 156              		.loc 1 230 3 view .LVU36
 157 0062 23F00303 		bic	r3, r3, #3
 158 0066 43F00203 		orr	r3, r3, #2
 159 006a 8B62     		str	r3, [r1, #40]
 234:.//User/code/Src/main.c ****                               |RCC_OSCILLATORTYPE_HSE;
 160              		.loc 1 234 3 is_stmt 1 view .LVU37
 248:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 161              		.loc 1 248 35 is_stmt 0 view .LVU38
 162 006c 0023     		movs	r3, #0
 247:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 163              		.loc 1 247 32 view .LVU39
 164 006e 0C21     		movs	r1, #12
 234:.//User/code/Src/main.c ****                               |RCC_OSCILLATORTYPE_HSE;
 165              		.loc 1 234 36 view .LVU40
 166 0070 0996     		str	r6, [sp, #36]
 236:.//User/code/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 167              		.loc 1 236 3 is_stmt 1 view .LVU41
 245:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 168              		.loc 1 245 30 is_stmt 0 view .LVU42
 169 0072 0D26     		movs	r6, #13
 249:.//User/code/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 170              		.loc 1 249 34 view .LVU43
 171 0074 1B93     		str	r3, [sp, #108]
 236:.//User/code/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 172              		.loc 1 236 30 view .LVU44
 173 0076 0A97     		str	r7, [sp, #40]
 237:.//User/code/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 174              		.loc 1 237 3 is_stmt 1 view .LVU45
 237:.//User/code/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 175              		.loc 1 237 30 is_stmt 0 view .LVU46
 176 0078 0C92     		str	r2, [sp, #48]
 238:.//User/code/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 177              		.loc 1 238 3 is_stmt 1 view .LVU47
 243:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 178              		.loc 1 243 30 is_stmt 0 view .LVU48
 179 007a 1595     		str	r5, [sp, #84]
 242:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 64;
 180              		.loc 1 242 30 view .LVU49
 181 007c 1494     		str	r4, [sp, #80]
 244:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 13;
 182              		.loc 1 244 30 view .LVU50
 183 007e 1694     		str	r4, [sp, #88]
 248:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 184              		.loc 1 248 35 view .LVU51
 185 0080 CDE91913 		strd	r1, r3, [sp, #100]
 238:.//User/code/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 186              		.loc 1 238 41 view .LVU52
 187 0084 CDE90D52 		strd	r5, r2, [sp, #52]
 239:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 188              		.loc 1 239 3 is_stmt 1 view .LVU53
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 17


 240:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 189              		.loc 1 240 3 view .LVU54
 241:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 2;
 190              		.loc 1 241 35 is_stmt 0 view .LVU55
 191 0088 CDE91244 		strd	r4, r4, [sp, #72]
 242:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 64;
 192              		.loc 1 242 3 is_stmt 1 view .LVU56
 243:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 193              		.loc 1 243 3 view .LVU57
 244:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 13;
 194              		.loc 1 244 3 view .LVU58
 245:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 195              		.loc 1 245 3 view .LVU59
 245:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 196              		.loc 1 245 30 is_stmt 0 view .LVU60
 197 008c CDE91764 		strd	r6, r4, [sp, #92]
 246:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 198              		.loc 1 246 3 is_stmt 1 view .LVU61
 247:.//User/code/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 199              		.loc 1 247 3 view .LVU62
 249:.//User/code/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 200              		.loc 1 249 3 view .LVU63
 250:.//User/code/Src/main.c ****   {
 201              		.loc 1 250 3 view .LVU64
 250:.//User/code/Src/main.c ****   {
 202              		.loc 1 250 7 is_stmt 0 view .LVU65
 203 0090 FFF7FEFF 		bl	HAL_RCC_OscConfig
 204              	.LVL6:
 250:.//User/code/Src/main.c ****   {
 205              		.loc 1 250 6 view .LVU66
 206 0094 0346     		mov	r3, r0
 207 0096 08B1     		cbz	r0, .L7
 252:.//User/code/Src/main.c ****   }
 208              		.loc 1 252 5 is_stmt 1 view .LVU67
 209              	.LBB108:
 210              	.LBI108:
 678:.//User/code/Src/main.c ****   }
 679:.//User/code/Src/main.c ****   /* USER CODE END 5 */
 680:.//User/code/Src/main.c **** }
 681:.//User/code/Src/main.c **** 
 682:.//User/code/Src/main.c ****  /**
 683:.//User/code/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 684:.//User/code/Src/main.c ****   * @note   This function is called  when TIM2 interrupt took place, inside
 685:.//User/code/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 686:.//User/code/Src/main.c ****   * a global variable "uwTick" used as application time base.
 687:.//User/code/Src/main.c ****   * @param  htim : TIM handle
 688:.//User/code/Src/main.c ****   * @retval None
 689:.//User/code/Src/main.c ****   */
 690:.//User/code/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 691:.//User/code/Src/main.c **** {
 692:.//User/code/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 693:.//User/code/Src/main.c **** 
 694:.//User/code/Src/main.c ****   /* USER CODE END Callback 0 */
 695:.//User/code/Src/main.c ****   if (htim->Instance == TIM2) {
 696:.//User/code/Src/main.c ****     HAL_IncTick();
 697:.//User/code/Src/main.c ****   }
 698:.//User/code/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 18


 699:.//User/code/Src/main.c **** 
 700:.//User/code/Src/main.c ****   /* USER CODE END Callback 1 */
 701:.//User/code/Src/main.c **** }
 702:.//User/code/Src/main.c **** 
 703:.//User/code/Src/main.c **** /**
 704:.//User/code/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 705:.//User/code/Src/main.c ****   * @retval None
 706:.//User/code/Src/main.c ****   */
 707:.//User/code/Src/main.c **** void Error_Handler(void)
 211              		.loc 1 707 6 view .LVU68
 212              	.LBE108:
 708:.//User/code/Src/main.c **** {
 709:.//User/code/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 710:.//User/code/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 711:.//User/code/Src/main.c ****   __disable_irq();
 213              		.loc 1 711 3 view .LVU69
 214              	.LBB111:
 215              	.LBB109:
 216              	.LBI109:
 217              		.file 2 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h"
   1:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 19


  38:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 20


  95:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 130:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 135:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 141:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 146:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 21


 152:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 156:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 157:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 163:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 166:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 168:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 189:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 190:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 191:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 192:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 196:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 198:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 200:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 201:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 202:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 203:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 218              		.loc 2 207 27 view .LVU70
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 22


 219              	.LBB110:
 208:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 209:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 220              		.loc 2 209 3 view .LVU71
 221              		.syntax unified
 222              	@ 209 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 223 0098 72B6     		cpsid i
 224              	@ 0 "" 2
 225              		.thumb
 226              		.syntax unified
 227              	.L8:
 228              	.LBE110:
 229              	.LBE109:
 230              	.LBE111:
 712:.//User/code/Src/main.c ****   while (1)
 231              		.loc 1 712 3 view .LVU72
 713:.//User/code/Src/main.c ****   {
 714:.//User/code/Src/main.c ****   }
 232              		.loc 1 714 3 view .LVU73
 712:.//User/code/Src/main.c ****   while (1)
 233              		.loc 1 712 9 view .LVU74
 712:.//User/code/Src/main.c ****   while (1)
 234              		.loc 1 712 3 view .LVU75
 235              		.loc 1 714 3 view .LVU76
 712:.//User/code/Src/main.c ****   while (1)
 236              		.loc 1 712 9 view .LVU77
 237 009a FEE7     		b	.L8
 238              	.L7:
 256:.//User/code/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 239              		.loc 1 256 3 view .LVU78
 261:.//User/code/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 240              		.loc 1 261 35 is_stmt 0 view .LVU79
 241 009c 0822     		movs	r2, #8
 260:.//User/code/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 242              		.loc 1 260 35 view .LVU80
 243 009e 0393     		str	r3, [sp, #12]
 256:.//User/code/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 244              		.loc 1 256 31 view .LVU81
 245 00a0 3F27     		movs	r7, #63
 264:.//User/code/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 246              		.loc 1 264 36 view .LVU82
 247 00a2 4FF48063 		mov	r3, #1024
 259:.//User/code/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 248              		.loc 1 259 34 view .LVU83
 249 00a6 0326     		movs	r6, #3
 267:.//User/code/Src/main.c ****   {
 250              		.loc 1 267 7 view .LVU84
 251 00a8 2146     		mov	r1, r4
 252 00aa 01A8     		add	r0, sp, #4
 262:.//User/code/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 253              		.loc 1 262 36 view .LVU85
 254 00ac 0595     		str	r5, [sp, #20]
 263:.//User/code/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 255              		.loc 1 263 36 view .LVU86
 256 00ae 0695     		str	r5, [sp, #24]
 265:.//User/code/Src/main.c **** 
 257              		.loc 1 265 36 view .LVU87
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 23


 258 00b0 0895     		str	r5, [sp, #32]
 261:.//User/code/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 259              		.loc 1 261 35 view .LVU88
 260 00b2 0492     		str	r2, [sp, #16]
 264:.//User/code/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 261              		.loc 1 264 36 view .LVU89
 262 00b4 0793     		str	r3, [sp, #28]
 259:.//User/code/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 263              		.loc 1 259 34 view .LVU90
 264 00b6 CDE90176 		strd	r7, r6, [sp, #4]
 260:.//User/code/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 265              		.loc 1 260 3 is_stmt 1 view .LVU91
 261:.//User/code/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 266              		.loc 1 261 3 view .LVU92
 262:.//User/code/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 267              		.loc 1 262 3 view .LVU93
 263:.//User/code/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 268              		.loc 1 263 3 view .LVU94
 264:.//User/code/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 269              		.loc 1 264 3 view .LVU95
 265:.//User/code/Src/main.c **** 
 270              		.loc 1 265 3 view .LVU96
 267:.//User/code/Src/main.c ****   {
 271              		.loc 1 267 3 view .LVU97
 267:.//User/code/Src/main.c ****   {
 272              		.loc 1 267 7 is_stmt 0 view .LVU98
 273 00ba FFF7FEFF 		bl	HAL_RCC_ClockConfig
 274              	.LVL7:
 267:.//User/code/Src/main.c ****   {
 275              		.loc 1 267 6 view .LVU99
 276 00be 0146     		mov	r1, r0
 277 00c0 08B1     		cbz	r0, .L9
 269:.//User/code/Src/main.c ****   }
 278              		.loc 1 269 5 is_stmt 1 view .LVU100
 279              	.LBB112:
 280              	.LBI112:
 707:.//User/code/Src/main.c **** {
 281              		.loc 1 707 6 view .LVU101
 282              	.LBE112:
 711:.//User/code/Src/main.c ****   while (1)
 283              		.loc 1 711 3 view .LVU102
 284              	.LBB115:
 285              	.LBB113:
 286              	.LBI113:
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 287              		.loc 2 207 27 view .LVU103
 288              	.LBB114:
 289              		.loc 2 209 3 view .LVU104
 290              		.syntax unified
 291              	@ 209 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 292 00c2 72B6     		cpsid i
 293              	@ 0 "" 2
 294              		.thumb
 295              		.syntax unified
 296              	.L10:
 297              	.LBE114:
 298              	.LBE113:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 24


 299              	.LBE115:
 712:.//User/code/Src/main.c ****   {
 300              		.loc 1 712 3 view .LVU105
 301              		.loc 1 714 3 view .LVU106
 712:.//User/code/Src/main.c ****   {
 302              		.loc 1 712 9 view .LVU107
 712:.//User/code/Src/main.c ****   {
 303              		.loc 1 712 3 view .LVU108
 304              		.loc 1 714 3 view .LVU109
 712:.//User/code/Src/main.c ****   {
 305              		.loc 1 712 9 view .LVU110
 306 00c4 FEE7     		b	.L10
 307              	.L9:
 271:.//User/code/Src/main.c **** }
 308              		.loc 1 271 3 view .LVU111
 309 00c6 4FF48022 		mov	r2, #262144
 310 00ca FFF7FEFF 		bl	HAL_RCC_MCOConfig
 311              	.LVL8:
 272:.//User/code/Src/main.c **** 
 312              		.loc 1 272 1 is_stmt 0 view .LVU112
 313 00ce 1DB0     		add	sp, sp, #116
 314              	.LCFI3:
 315              		.cfi_def_cfa_offset 20
 316              		@ sp needed
 317 00d0 F0BD     		pop	{r4, r5, r6, r7, pc}
 318              	.L15:
 319 00d2 00BF     		.align	2
 320              	.L14:
 321 00d4 00040058 		.word	1476396032
 322 00d8 00480258 		.word	1476544512
 323 00dc 00440258 		.word	1476543488
 324              		.cfi_endproc
 325              	.LFE149:
 327              		.section	.text.PeriphCommonClock_Config,"ax",%progbits
 328              		.align	1
 329              		.p2align 2,,3
 330              		.global	PeriphCommonClock_Config
 331              		.syntax unified
 332              		.thumb
 333              		.thumb_func
 334              		.fpu fpv5-d16
 336              	PeriphCommonClock_Config:
 337              	.LFB150:
 279:.//User/code/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 338              		.loc 1 279 1 is_stmt 1 view -0
 339              		.cfi_startproc
 340              		@ args = 0, pretend = 0, frame = 192
 341              		@ frame_needed = 0, uses_anonymous_args = 0
 280:.//User/code/Src/main.c **** 
 342              		.loc 1 280 3 view .LVU114
 279:.//User/code/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 343              		.loc 1 279 1 is_stmt 0 view .LVU115
 344 0000 30B5     		push	{r4, r5, lr}
 345              	.LCFI4:
 346              		.cfi_def_cfa_offset 12
 347              		.cfi_offset 4, -12
 348              		.cfi_offset 5, -8
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 25


 349              		.cfi_offset 14, -4
 350 0002 B1B0     		sub	sp, sp, #196
 351              	.LCFI5:
 352              		.cfi_def_cfa_offset 208
 280:.//User/code/Src/main.c **** 
 353              		.loc 1 280 28 view .LVU116
 354 0004 9C22     		movs	r2, #156
 355 0006 0021     		movs	r1, #0
 286:.//User/code/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2P = 2;
 356              		.loc 1 286 34 view .LVU117
 357 0008 0C25     		movs	r5, #12
 280:.//User/code/Src/main.c **** 
 358              		.loc 1 280 28 view .LVU118
 359 000a 09A8     		add	r0, sp, #36
 290:.//User/code/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 360              		.loc 1 290 36 view .LVU119
 361 000c C024     		movs	r4, #192
 280:.//User/code/Src/main.c **** 
 362              		.loc 1 280 28 view .LVU120
 363 000e FFF7FEFF 		bl	memset
 364              	.LVL9:
 284:.//User/code/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2M = 2;
 365              		.loc 1 284 3 is_stmt 1 view .LVU121
 284:.//User/code/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2M = 2;
 366              		.loc 1 284 44 is_stmt 0 view .LVU122
 367 0012 4FF40020 		mov	r0, #524288
 285:.//User/code/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2N = 12;
 368              		.loc 1 285 34 view .LVU123
 369 0016 0223     		movs	r3, #2
 291:.//User/code/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 370              		.loc 1 291 39 view .LVU124
 371 0018 2021     		movs	r1, #32
 292:.//User/code/Src/main.c ****   PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 372              		.loc 1 292 38 view .LVU125
 373 001a 0022     		movs	r2, #0
 284:.//User/code/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2M = 2;
 374              		.loc 1 284 44 view .LVU126
 375 001c 0090     		str	r0, [sp]
 285:.//User/code/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2N = 12;
 376              		.loc 1 285 3 is_stmt 1 view .LVU127
 294:.//User/code/Src/main.c ****   {
 377              		.loc 1 294 7 is_stmt 0 view .LVU128
 378 001e 6846     		mov	r0, sp
 285:.//User/code/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2N = 12;
 379              		.loc 1 285 34 view .LVU129
 380 0020 0193     		str	r3, [sp, #4]
 286:.//User/code/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2P = 2;
 381              		.loc 1 286 3 is_stmt 1 view .LVU130
 289:.//User/code/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 382              		.loc 1 289 34 is_stmt 0 view .LVU131
 383 0022 0593     		str	r3, [sp, #20]
 286:.//User/code/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2P = 2;
 384              		.loc 1 286 34 view .LVU132
 385 0024 0295     		str	r5, [sp, #8]
 287:.//User/code/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2Q = 2;
 386              		.loc 1 287 3 is_stmt 1 view .LVU133
 288:.//User/code/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2R = 2;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 26


 387              		.loc 1 288 3 view .LVU134
 289:.//User/code/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 388              		.loc 1 289 3 view .LVU135
 290:.//User/code/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 389              		.loc 1 290 3 view .LVU136
 292:.//User/code/Src/main.c ****   PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 390              		.loc 1 292 38 is_stmt 0 view .LVU137
 391 0026 0892     		str	r2, [sp, #32]
 288:.//User/code/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2R = 2;
 392              		.loc 1 288 34 view .LVU138
 393 0028 CDE90333 		strd	r3, r3, [sp, #12]
 291:.//User/code/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 394              		.loc 1 291 39 view .LVU139
 395 002c CDE90641 		strd	r4, r1, [sp, #24]
 292:.//User/code/Src/main.c ****   PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 396              		.loc 1 292 3 is_stmt 1 view .LVU140
 293:.//User/code/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 397              		.loc 1 293 3 view .LVU141
 294:.//User/code/Src/main.c ****   {
 398              		.loc 1 294 3 view .LVU142
 294:.//User/code/Src/main.c ****   {
 399              		.loc 1 294 7 is_stmt 0 view .LVU143
 400 0030 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 401              	.LVL10:
 294:.//User/code/Src/main.c ****   {
 402              		.loc 1 294 6 view .LVU144
 403 0034 08B1     		cbz	r0, .L16
 296:.//User/code/Src/main.c ****   }
 404              		.loc 1 296 5 is_stmt 1 view .LVU145
 405              	.LBB116:
 406              	.LBI116:
 707:.//User/code/Src/main.c **** {
 407              		.loc 1 707 6 view .LVU146
 408              	.LBE116:
 711:.//User/code/Src/main.c ****   while (1)
 409              		.loc 1 711 3 view .LVU147
 410              	.LBB119:
 411              	.LBB117:
 412              	.LBI117:
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 413              		.loc 2 207 27 view .LVU148
 414              	.LBB118:
 415              		.loc 2 209 3 view .LVU149
 416              		.syntax unified
 417              	@ 209 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 418 0036 72B6     		cpsid i
 419              	@ 0 "" 2
 420              		.thumb
 421              		.syntax unified
 422              	.L18:
 423              	.LBE118:
 424              	.LBE117:
 425              	.LBE119:
 712:.//User/code/Src/main.c ****   {
 426              		.loc 1 712 3 view .LVU150
 427              		.loc 1 714 3 view .LVU151
 712:.//User/code/Src/main.c ****   {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 27


 428              		.loc 1 712 9 view .LVU152
 712:.//User/code/Src/main.c ****   {
 429              		.loc 1 712 3 view .LVU153
 430              		.loc 1 714 3 view .LVU154
 712:.//User/code/Src/main.c ****   {
 431              		.loc 1 712 9 view .LVU155
 432 0038 FEE7     		b	.L18
 433              	.L16:
 298:.//User/code/Src/main.c **** 
 434              		.loc 1 298 1 is_stmt 0 view .LVU156
 435 003a 31B0     		add	sp, sp, #196
 436              	.LCFI6:
 437              		.cfi_def_cfa_offset 12
 438              		@ sp needed
 439 003c 30BD     		pop	{r4, r5, pc}
 440              		.cfi_endproc
 441              	.LFE150:
 443 003e 00BF     		.section	.text.startup.main,"ax",%progbits
 444              		.align	1
 445              		.p2align 2,,3
 446              		.global	main
 447              		.syntax unified
 448              		.thumb
 449              		.thumb_func
 450              		.fpu fpv5-d16
 452              	main:
 453              	.LFB148:
  99:.//User/code/Src/main.c ****   /* USER CODE BEGIN 1 */
 454              		.loc 1 99 1 is_stmt 1 view -0
 455              		.cfi_startproc
 456              		@ args = 0, pretend = 0, frame = 200
 457              		@ frame_needed = 0, uses_anonymous_args = 0
 104:.//User/code/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
 458              		.loc 1 104 3 view .LVU158
 109:.//User/code/Src/main.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 459              		.loc 1 109 3 view .LVU159
 460              	.LVL11:
 110:.//User/code/Src/main.c ****   if ( timeout < 0 )
 461              		.loc 1 110 3 view .LVU160
  99:.//User/code/Src/main.c ****   /* USER CODE BEGIN 1 */
 462              		.loc 1 99 1 is_stmt 0 view .LVU161
 463 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 464              	.LCFI7:
 465              		.cfi_def_cfa_offset 24
 466              		.cfi_offset 4, -24
 467              		.cfi_offset 5, -20
 468              		.cfi_offset 6, -16
 469              		.cfi_offset 7, -12
 470              		.cfi_offset 8, -8
 471              		.cfi_offset 14, -4
 110:.//User/code/Src/main.c ****   if ( timeout < 0 )
 472              		.loc 1 110 8 view .LVU162
 473 0004 4FF48032 		mov	r2, #65536
  99:.//User/code/Src/main.c ****   /* USER CODE BEGIN 1 */
 474              		.loc 1 99 1 view .LVU163
 475 0008 B2B0     		sub	sp, sp, #200
 476              	.LCFI8:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 28


 477              		.cfi_def_cfa_offset 224
 110:.//User/code/Src/main.c ****   if ( timeout < 0 )
 478              		.loc 1 110 10 view .LVU164
 479 000a B14E     		ldr	r6, .L82
 110:.//User/code/Src/main.c ****   if ( timeout < 0 )
 480              		.loc 1 110 8 view .LVU165
 481 000c 02E0     		b	.L22
 482              	.LVL12:
 483              	.L78:
 110:.//User/code/Src/main.c ****   if ( timeout < 0 )
 484              		.loc 1 110 57 discriminator 1 view .LVU166
 485 000e 013A     		subs	r2, r2, #1
 486              	.LVL13:
 110:.//User/code/Src/main.c ****   if ( timeout < 0 )
 487              		.loc 1 110 57 discriminator 1 view .LVU167
 488 0010 00F09280 		beq	.L77
 489              	.LVL14:
 490              	.L22:
 110:.//User/code/Src/main.c ****   if ( timeout < 0 )
 491              		.loc 1 110 76 is_stmt 1 discriminator 2 view .LVU168
 110:.//User/code/Src/main.c ****   if ( timeout < 0 )
 492              		.loc 1 110 8 discriminator 2 view .LVU169
 110:.//User/code/Src/main.c ****   if ( timeout < 0 )
 493              		.loc 1 110 10 is_stmt 0 discriminator 2 view .LVU170
 494 0014 3568     		ldr	r5, [r6]
 110:.//User/code/Src/main.c ****   if ( timeout < 0 )
 495              		.loc 1 110 8 discriminator 2 view .LVU171
 496 0016 15F40045 		ands	r5, r5, #32768
 497 001a F8D1     		bne	.L78
 498              	.LVL15:
 111:.//User/code/Src/main.c ****   {
 499              		.loc 1 111 3 is_stmt 1 view .LVU172
 119:.//User/code/Src/main.c **** 
 500              		.loc 1 119 3 view .LVU173
 501 001c FFF7FEFF 		bl	HAL_Init
 502              	.LVL16:
 126:.//User/code/Src/main.c **** 
 503              		.loc 1 126 3 view .LVU174
 141:.//User/code/Src/main.c **** if ( timeout < 0 )
 504              		.loc 1 141 8 is_stmt 0 view .LVU175
 505 0020 AB4C     		ldr	r4, .L82
 126:.//User/code/Src/main.c **** 
 506              		.loc 1 126 3 view .LVU176
 507 0022 FFF7FEFF 		bl	SystemClock_Config
 508              	.LVL17:
 129:.//User/code/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 509              		.loc 1 129 3 is_stmt 1 view .LVU177
 510 0026 FFF7FEFF 		bl	PeriphCommonClock_Config
 511              	.LVL18:
 134:.//User/code/Src/main.c **** /*Take HSEM */
 512              		.loc 1 134 1 view .LVU178
 513              	.LBB206:
 134:.//User/code/Src/main.c **** /*Take HSEM */
 514              		.loc 1 134 1 view .LVU179
 134:.//User/code/Src/main.c **** /*Take HSEM */
 515              		.loc 1 134 1 view .LVU180
 516 002a D6F8E030 		ldr	r3, [r6, #224]
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 29


 517              	.LBE206:
 136:.//User/code/Src/main.c **** /*Release HSEM in order to notify the CPU2(CM4)*/
 518              		.loc 1 136 1 is_stmt 0 view .LVU181
 519 002e 2846     		mov	r0, r5
 520              	.LBB207:
 134:.//User/code/Src/main.c **** /*Take HSEM */
 521              		.loc 1 134 1 view .LVU182
 522 0030 43F00073 		orr	r3, r3, #33554432
 523 0034 C6F8E030 		str	r3, [r6, #224]
 134:.//User/code/Src/main.c **** /*Take HSEM */
 524              		.loc 1 134 1 is_stmt 1 view .LVU183
 525 0038 D6F8E030 		ldr	r3, [r6, #224]
 526 003c 03F00073 		and	r3, r3, #33554432
 527 0040 0093     		str	r3, [sp]
 134:.//User/code/Src/main.c **** /*Take HSEM */
 528              		.loc 1 134 1 view .LVU184
 529 0042 009B     		ldr	r3, [sp]
 530              	.LBE207:
 134:.//User/code/Src/main.c **** /*Take HSEM */
 531              		.loc 1 134 1 view .LVU185
 136:.//User/code/Src/main.c **** /*Release HSEM in order to notify the CPU2(CM4)*/
 532              		.loc 1 136 1 view .LVU186
 533 0044 FFF7FEFF 		bl	HAL_HSEM_FastTake
 534              	.LVL19:
 138:.//User/code/Src/main.c **** /* wait until CPU2 wakes up from stop mode */
 535              		.loc 1 138 1 view .LVU187
 536 0048 2946     		mov	r1, r5
 537 004a 2846     		mov	r0, r5
 538 004c FFF7FEFF 		bl	HAL_HSEM_Release
 539              	.LVL20:
 140:.//User/code/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 540              		.loc 1 140 1 view .LVU188
 141:.//User/code/Src/main.c **** if ( timeout < 0 )
 541              		.loc 1 141 1 view .LVU189
 141:.//User/code/Src/main.c **** if ( timeout < 0 )
 542              		.loc 1 141 6 is_stmt 0 view .LVU190
 543 0050 4FF48033 		mov	r3, #65536
 544 0054 01E0     		b	.L26
 545              	.LVL21:
 546              	.L80:
 141:.//User/code/Src/main.c **** if ( timeout < 0 )
 547              		.loc 1 141 55 discriminator 1 view .LVU191
 548 0056 013B     		subs	r3, r3, #1
 549              	.LVL22:
 141:.//User/code/Src/main.c **** if ( timeout < 0 )
 550              		.loc 1 141 55 discriminator 1 view .LVU192
 551 0058 70D0     		beq	.L79
 552              	.LVL23:
 553              	.L26:
 141:.//User/code/Src/main.c **** if ( timeout < 0 )
 554              		.loc 1 141 74 is_stmt 1 discriminator 2 view .LVU193
 141:.//User/code/Src/main.c **** if ( timeout < 0 )
 555              		.loc 1 141 6 discriminator 2 view .LVU194
 141:.//User/code/Src/main.c **** if ( timeout < 0 )
 556              		.loc 1 141 8 is_stmt 0 discriminator 2 view .LVU195
 557 005a 2268     		ldr	r2, [r4]
 141:.//User/code/Src/main.c **** if ( timeout < 0 )
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 30


 558              		.loc 1 141 6 discriminator 2 view .LVU196
 559 005c 1204     		lsls	r2, r2, #16
 560 005e FAD5     		bpl	.L80
 561              	.LVL24:
 142:.//User/code/Src/main.c **** {
 562              		.loc 1 142 1 is_stmt 1 view .LVU197
 153:.//User/code/Src/main.c ****   MX_BDMA_Init();
 563              		.loc 1 153 3 view .LVU198
 564              	.LBB208:
 565              	.LBI208:
 640:.//User/code/Src/main.c **** {
 566              		.loc 1 640 13 view .LVU199
 567              	.LBB209:
 642:.//User/code/Src/main.c **** 
 568              		.loc 1 642 3 view .LVU200
 645:.//User/code/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 569              		.loc 1 645 3 view .LVU201
 570              	.LBB210:
 645:.//User/code/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 571              		.loc 1 645 3 view .LVU202
 645:.//User/code/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 572              		.loc 1 645 3 view .LVU203
 573 0060 D4F8E030 		ldr	r3, [r4, #224]
 574              	.LVL25:
 645:.//User/code/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 575              		.loc 1 645 3 is_stmt 0 view .LVU204
 576              	.LBE210:
 577              	.LBE209:
 578              	.LBE208:
 579              	.LBB218:
 580              	.LBB219:
 458:.//User/code/Src/main.c ****   hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 581              		.loc 1 458 29 view .LVU205
 582 0064 0126     		movs	r6, #1
 583              	.LBE219:
 584              	.LBE218:
 585              	.LBB239:
 586              	.LBB217:
 653:.//User/code/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 587              		.loc 1 653 24 view .LVU206
 588 0066 0025     		movs	r5, #0
 651:.//User/code/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 589              		.loc 1 651 23 view .LVU207
 590 0068 4FF48072 		mov	r2, #256
 591              	.LBB211:
 645:.//User/code/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 592              		.loc 1 645 3 view .LVU208
 593 006c 43F00103 		orr	r3, r3, #1
 594              	.LBE211:
 652:.//User/code/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 595              		.loc 1 652 24 view .LVU209
 596 0070 0227     		movs	r7, #2
 656:.//User/code/Src/main.c **** 
 597              		.loc 1 656 3 view .LVU210
 598 0072 25A9     		add	r1, sp, #148
 599 0074 9748     		ldr	r0, .L82+4
 600              	.LBB212:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 31


 645:.//User/code/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 601              		.loc 1 645 3 view .LVU211
 602 0076 C4F8E030 		str	r3, [r4, #224]
 645:.//User/code/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 603              		.loc 1 645 3 is_stmt 1 view .LVU212
 604 007a D4F8E030 		ldr	r3, [r4, #224]
 605 007e 3340     		ands	r3, r3, r6
 606 0080 0293     		str	r3, [sp, #8]
 645:.//User/code/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 607              		.loc 1 645 3 view .LVU213
 608 0082 029B     		ldr	r3, [sp, #8]
 609              	.LBE212:
 645:.//User/code/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 610              		.loc 1 645 3 view .LVU214
 646:.//User/code/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 611              		.loc 1 646 3 view .LVU215
 612              	.LBB213:
 646:.//User/code/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 613              		.loc 1 646 3 view .LVU216
 646:.//User/code/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 614              		.loc 1 646 3 view .LVU217
 615 0084 D4F8E030 		ldr	r3, [r4, #224]
 616 0088 43F00403 		orr	r3, r3, #4
 617 008c C4F8E030 		str	r3, [r4, #224]
 646:.//User/code/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 618              		.loc 1 646 3 view .LVU218
 619 0090 D4F8E030 		ldr	r3, [r4, #224]
 620 0094 03F00403 		and	r3, r3, #4
 621 0098 0393     		str	r3, [sp, #12]
 646:.//User/code/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 622              		.loc 1 646 3 view .LVU219
 623 009a 039B     		ldr	r3, [sp, #12]
 624              	.LBE213:
 646:.//User/code/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 625              		.loc 1 646 3 view .LVU220
 647:.//User/code/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 626              		.loc 1 647 3 view .LVU221
 627              	.LBB214:
 647:.//User/code/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 628              		.loc 1 647 3 view .LVU222
 647:.//User/code/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 629              		.loc 1 647 3 view .LVU223
 630 009c D4F8E030 		ldr	r3, [r4, #224]
 631 00a0 43F08003 		orr	r3, r3, #128
 632 00a4 C4F8E030 		str	r3, [r4, #224]
 647:.//User/code/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 633              		.loc 1 647 3 view .LVU224
 634 00a8 D4F8E030 		ldr	r3, [r4, #224]
 635 00ac 03F08003 		and	r3, r3, #128
 636 00b0 0493     		str	r3, [sp, #16]
 647:.//User/code/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 637              		.loc 1 647 3 view .LVU225
 638 00b2 049B     		ldr	r3, [sp, #16]
 639              	.LBE214:
 647:.//User/code/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 640              		.loc 1 647 3 view .LVU226
 648:.//User/code/Src/main.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 32


 641              		.loc 1 648 3 view .LVU227
 642              	.LBB215:
 648:.//User/code/Src/main.c **** 
 643              		.loc 1 648 3 view .LVU228
 648:.//User/code/Src/main.c **** 
 644              		.loc 1 648 3 view .LVU229
 645 00b4 D4F8E030 		ldr	r3, [r4, #224]
 646 00b8 43F00803 		orr	r3, r3, #8
 647 00bc C4F8E030 		str	r3, [r4, #224]
 648:.//User/code/Src/main.c **** 
 648              		.loc 1 648 3 view .LVU230
 649 00c0 D4F8E030 		ldr	r3, [r4, #224]
 650              	.LBE215:
 651:.//User/code/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 651              		.loc 1 651 23 is_stmt 0 view .LVU231
 652 00c4 2592     		str	r2, [sp, #148]
 653              	.LBB216:
 648:.//User/code/Src/main.c **** 
 654              		.loc 1 648 3 view .LVU232
 655 00c6 03F00803 		and	r3, r3, #8
 656 00ca 0593     		str	r3, [sp, #20]
 648:.//User/code/Src/main.c **** 
 657              		.loc 1 648 3 is_stmt 1 view .LVU233
 658 00cc 059B     		ldr	r3, [sp, #20]
 659              	.LBE216:
 648:.//User/code/Src/main.c **** 
 660              		.loc 1 648 3 view .LVU234
 651:.//User/code/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 661              		.loc 1 651 3 view .LVU235
 652:.//User/code/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 662              		.loc 1 652 3 view .LVU236
 653:.//User/code/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 663              		.loc 1 653 3 view .LVU237
 654:.//User/code/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 664              		.loc 1 654 3 view .LVU238
 653:.//User/code/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 665              		.loc 1 653 24 is_stmt 0 view .LVU239
 666 00ce CDE92675 		strd	r7, r5, [sp, #152]
 655:.//User/code/Src/main.c ****   HAL_GPIO_Init(CEC_CK_MCO1_GPIO_Port, &GPIO_InitStruct);
 667              		.loc 1 655 29 view .LVU240
 668 00d2 CDE92855 		strd	r5, r5, [sp, #160]
 656:.//User/code/Src/main.c **** 
 669              		.loc 1 656 3 is_stmt 1 view .LVU241
 670 00d6 FFF7FEFF 		bl	HAL_GPIO_Init
 671              	.LVL26:
 672              	.LBE217:
 673              	.LBE239:
 154:.//User/code/Src/main.c ****   MX_I2C4_Init();
 674              		.loc 1 154 3 view .LVU242
 675              	.LBB240:
 676              	.LBI240:
 619:.//User/code/Src/main.c **** {
 677              		.loc 1 619 13 view .LVU243
 678              	.LBB241:
 623:.//User/code/Src/main.c **** 
 679              		.loc 1 623 3 view .LVU244
 680              	.LBB242:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 33


 623:.//User/code/Src/main.c **** 
 681              		.loc 1 623 3 view .LVU245
 623:.//User/code/Src/main.c **** 
 682              		.loc 1 623 3 view .LVU246
 683 00da D4F8E030 		ldr	r3, [r4, #224]
 684              	.LBE242:
 627:.//User/code/Src/main.c ****   HAL_NVIC_EnableIRQ(BDMA_Channel0_IRQn);
 685              		.loc 1 627 3 is_stmt 0 view .LVU247
 686 00de 2A46     		mov	r2, r5
 687 00e0 0521     		movs	r1, #5
 688              	.LBB243:
 623:.//User/code/Src/main.c **** 
 689              		.loc 1 623 3 view .LVU248
 690 00e2 43F40013 		orr	r3, r3, #2097152
 691              	.LBE243:
 627:.//User/code/Src/main.c ****   HAL_NVIC_EnableIRQ(BDMA_Channel0_IRQn);
 692              		.loc 1 627 3 view .LVU249
 693 00e6 8120     		movs	r0, #129
 694              	.LBB244:
 623:.//User/code/Src/main.c **** 
 695              		.loc 1 623 3 view .LVU250
 696 00e8 C4F8E030 		str	r3, [r4, #224]
 623:.//User/code/Src/main.c **** 
 697              		.loc 1 623 3 is_stmt 1 view .LVU251
 698 00ec D4F8E030 		ldr	r3, [r4, #224]
 699              	.LBE244:
 700              	.LBE241:
 701              	.LBE240:
 702              	.LBB247:
 703              	.LBB232:
 455:.//User/code/Src/main.c ****   hi2c4.Init.Timing = 0x10C0ECFF;
 704              		.loc 1 455 18 is_stmt 0 view .LVU252
 705 00f0 794C     		ldr	r4, .L82+8
 706              	.LBE232:
 707              	.LBE247:
 708              	.LBB248:
 709              	.LBB246:
 710              	.LBB245:
 623:.//User/code/Src/main.c **** 
 711              		.loc 1 623 3 view .LVU253
 712 00f2 03F40013 		and	r3, r3, #2097152
 713 00f6 0193     		str	r3, [sp, #4]
 623:.//User/code/Src/main.c **** 
 714              		.loc 1 623 3 is_stmt 1 view .LVU254
 715 00f8 019B     		ldr	r3, [sp, #4]
 716              	.LBE245:
 623:.//User/code/Src/main.c **** 
 717              		.loc 1 623 3 view .LVU255
 627:.//User/code/Src/main.c ****   HAL_NVIC_EnableIRQ(BDMA_Channel0_IRQn);
 718              		.loc 1 627 3 view .LVU256
 719 00fa FFF7FEFF 		bl	HAL_NVIC_SetPriority
 720              	.LVL27:
 628:.//User/code/Src/main.c ****   /* BDMA_Channel1_IRQn interrupt configuration */
 721              		.loc 1 628 3 view .LVU257
 722 00fe 8120     		movs	r0, #129
 723 0100 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 724              	.LVL28:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 34


 630:.//User/code/Src/main.c ****   HAL_NVIC_EnableIRQ(BDMA_Channel1_IRQn);
 725              		.loc 1 630 3 view .LVU258
 726 0104 0521     		movs	r1, #5
 727 0106 2A46     		mov	r2, r5
 728 0108 8220     		movs	r0, #130
 729 010a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 730              	.LVL29:
 631:.//User/code/Src/main.c **** 
 731              		.loc 1 631 3 view .LVU259
 732 010e 8220     		movs	r0, #130
 733 0110 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 734              	.LVL30:
 735              	.LBE246:
 736              	.LBE248:
 155:.//User/code/Src/main.c ****   MX_USART1_UART_Init();
 737              		.loc 1 155 3 view .LVU260
 738              	.LBB249:
 739              	.LBI218:
 445:.//User/code/Src/main.c **** {
 740              		.loc 1 445 13 view .LVU261
 741              	.LBB233:
 455:.//User/code/Src/main.c ****   hi2c4.Init.Timing = 0x10C0ECFF;
 742              		.loc 1 455 3 view .LVU262
 455:.//User/code/Src/main.c ****   hi2c4.Init.Timing = 0x10C0ECFF;
 743              		.loc 1 455 18 is_stmt 0 view .LVU263
 744 0114 714A     		ldr	r2, .L82+12
 456:.//User/code/Src/main.c ****   hi2c4.Init.OwnAddress1 = 0;
 745              		.loc 1 456 21 view .LVU264
 746 0116 724B     		ldr	r3, .L82+16
 464:.//User/code/Src/main.c ****   {
 747              		.loc 1 464 7 view .LVU265
 748 0118 2046     		mov	r0, r4
 457:.//User/code/Src/main.c ****   hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 749              		.loc 1 457 26 view .LVU266
 750 011a A560     		str	r5, [r4, #8]
 463:.//User/code/Src/main.c ****   if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 751              		.loc 1 463 28 view .LVU267
 752 011c 2562     		str	r5, [r4, #32]
 458:.//User/code/Src/main.c ****   hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 753              		.loc 1 458 29 view .LVU268
 754 011e E660     		str	r6, [r4, #12]
 460:.//User/code/Src/main.c ****   hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 755              		.loc 1 460 26 view .LVU269
 756 0120 C4E90455 		strd	r5, r5, [r4, #16]
 462:.//User/code/Src/main.c ****   hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 757              		.loc 1 462 30 view .LVU270
 758 0124 C4E90655 		strd	r5, r5, [r4, #24]
 456:.//User/code/Src/main.c ****   hi2c4.Init.OwnAddress1 = 0;
 759              		.loc 1 456 21 view .LVU271
 760 0128 C4E90023 		strd	r2, r3, [r4]
 457:.//User/code/Src/main.c ****   hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 761              		.loc 1 457 3 is_stmt 1 view .LVU272
 458:.//User/code/Src/main.c ****   hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 762              		.loc 1 458 3 view .LVU273
 459:.//User/code/Src/main.c ****   hi2c4.Init.OwnAddress2 = 0;
 763              		.loc 1 459 3 view .LVU274
 460:.//User/code/Src/main.c ****   hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 35


 764              		.loc 1 460 3 view .LVU275
 461:.//User/code/Src/main.c ****   hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 765              		.loc 1 461 3 view .LVU276
 462:.//User/code/Src/main.c ****   hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 766              		.loc 1 462 3 view .LVU277
 463:.//User/code/Src/main.c ****   if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 767              		.loc 1 463 3 view .LVU278
 464:.//User/code/Src/main.c ****   {
 768              		.loc 1 464 3 view .LVU279
 464:.//User/code/Src/main.c ****   {
 769              		.loc 1 464 7 is_stmt 0 view .LVU280
 770 012c FFF7FEFF 		bl	HAL_I2C_Init
 771              	.LVL31:
 464:.//User/code/Src/main.c ****   {
 772              		.loc 1 464 6 view .LVU281
 773 0130 0146     		mov	r1, r0
 774 0132 28B1     		cbz	r0, .L81
 466:.//User/code/Src/main.c ****   }
 775              		.loc 1 466 5 is_stmt 1 view .LVU282
 776              	.LBB220:
 777              	.LBI220:
 707:.//User/code/Src/main.c **** {
 778              		.loc 1 707 6 view .LVU283
 779              	.LBE220:
 780              	.LBE233:
 781              	.LBE249:
 711:.//User/code/Src/main.c ****   while (1)
 782              		.loc 1 711 3 view .LVU284
 783              	.LBB250:
 784              	.LBB234:
 785              	.LBB223:
 786              	.LBB221:
 787              	.LBI221:
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 788              		.loc 2 207 27 view .LVU285
 789              	.LBB222:
 790              		.loc 2 209 3 view .LVU286
 791              		.syntax unified
 792              	@ 209 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 793 0134 72B6     		cpsid i
 794              	@ 0 "" 2
 795              		.thumb
 796              		.syntax unified
 797              	.L29:
 798              	.LBE222:
 799              	.LBE221:
 800              	.LBE223:
 801              	.LBE234:
 802              	.LBE250:
 712:.//User/code/Src/main.c ****   {
 803              		.loc 1 712 3 view .LVU287
 804              		.loc 1 714 3 view .LVU288
 712:.//User/code/Src/main.c ****   {
 805              		.loc 1 712 9 view .LVU289
 712:.//User/code/Src/main.c ****   {
 806              		.loc 1 712 3 view .LVU290
 807              		.loc 1 714 3 view .LVU291
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 36


 712:.//User/code/Src/main.c ****   {
 808              		.loc 1 712 9 view .LVU292
 809 0136 FEE7     		b	.L29
 810              	.LVL32:
 811              	.L77:
 111:.//User/code/Src/main.c ****   {
 812              		.loc 1 111 3 view .LVU293
 113:.//User/code/Src/main.c ****   }
 813              		.loc 1 113 3 view .LVU294
 814              	.LBB251:
 815              	.LBI251:
 707:.//User/code/Src/main.c **** {
 816              		.loc 1 707 6 view .LVU295
 817              	.LBE251:
 711:.//User/code/Src/main.c ****   while (1)
 818              		.loc 1 711 3 view .LVU296
 819              	.LBB254:
 820              	.LBB252:
 821              	.LBI252:
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 822              		.loc 2 207 27 view .LVU297
 823              	.LBB253:
 824              		.loc 2 209 3 view .LVU298
 825              		.syntax unified
 826              	@ 209 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 827 0138 72B6     		cpsid i
 828              	@ 0 "" 2
 829              		.thumb
 830              		.syntax unified
 831              	.L24:
 832              	.LBE253:
 833              	.LBE252:
 834              	.LBE254:
 712:.//User/code/Src/main.c ****   {
 835              		.loc 1 712 3 view .LVU299
 836              		.loc 1 714 3 view .LVU300
 712:.//User/code/Src/main.c ****   {
 837              		.loc 1 712 9 view .LVU301
 712:.//User/code/Src/main.c ****   {
 838              		.loc 1 712 3 view .LVU302
 839              		.loc 1 714 3 view .LVU303
 712:.//User/code/Src/main.c ****   {
 840              		.loc 1 712 9 view .LVU304
 841 013a FEE7     		b	.L24
 842              	.LVL33:
 843              	.L79:
 142:.//User/code/Src/main.c **** {
 844              		.loc 1 142 1 view .LVU305
 144:.//User/code/Src/main.c **** }
 845              		.loc 1 144 1 view .LVU306
 846              	.LBB255:
 847              	.LBI255:
 707:.//User/code/Src/main.c **** {
 848              		.loc 1 707 6 view .LVU307
 849              	.LBE255:
 711:.//User/code/Src/main.c ****   while (1)
 850              		.loc 1 711 3 view .LVU308
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 37


 851              	.LBB258:
 852              	.LBB256:
 853              	.LBI256:
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 854              		.loc 2 207 27 view .LVU309
 855              	.LBB257:
 856              		.loc 2 209 3 view .LVU310
 857              		.syntax unified
 858              	@ 209 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 859 013c 72B6     		cpsid i
 860              	@ 0 "" 2
 861              		.thumb
 862              		.syntax unified
 863              	.L28:
 864              	.LBE257:
 865              	.LBE256:
 866              	.LBE258:
 712:.//User/code/Src/main.c ****   {
 867              		.loc 1 712 3 view .LVU311
 868              		.loc 1 714 3 view .LVU312
 712:.//User/code/Src/main.c ****   {
 869              		.loc 1 712 9 view .LVU313
 712:.//User/code/Src/main.c ****   {
 870              		.loc 1 712 3 view .LVU314
 871              		.loc 1 714 3 view .LVU315
 712:.//User/code/Src/main.c ****   {
 872              		.loc 1 712 9 view .LVU316
 873 013e FEE7     		b	.L28
 874              	.LVL34:
 875              	.L81:
 876              	.LBB259:
 877              	.LBB235:
 470:.//User/code/Src/main.c ****   {
 878              		.loc 1 470 3 view .LVU317
 470:.//User/code/Src/main.c ****   {
 879              		.loc 1 470 7 is_stmt 0 view .LVU318
 880 0140 2046     		mov	r0, r4
 881 0142 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 882              	.LVL35:
 470:.//User/code/Src/main.c ****   {
 883              		.loc 1 470 6 view .LVU319
 884 0146 0146     		mov	r1, r0
 885 0148 08B1     		cbz	r0, .L30
 472:.//User/code/Src/main.c ****   }
 886              		.loc 1 472 5 is_stmt 1 view .LVU320
 887              	.LBB224:
 888              	.LBI224:
 707:.//User/code/Src/main.c **** {
 889              		.loc 1 707 6 view .LVU321
 890              	.LBE224:
 891              	.LBE235:
 892              	.LBE259:
 711:.//User/code/Src/main.c ****   while (1)
 893              		.loc 1 711 3 view .LVU322
 894              	.LBB260:
 895              	.LBB236:
 896              	.LBB227:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 38


 897              	.LBB225:
 898              	.LBI225:
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 899              		.loc 2 207 27 view .LVU323
 900              	.LBB226:
 901              		.loc 2 209 3 view .LVU324
 902              		.syntax unified
 903              	@ 209 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 904 014a 72B6     		cpsid i
 905              	@ 0 "" 2
 906              		.thumb
 907              		.syntax unified
 908              	.L31:
 909              	.LBE226:
 910              	.LBE225:
 911              	.LBE227:
 912              	.LBE236:
 913              	.LBE260:
 712:.//User/code/Src/main.c ****   {
 914              		.loc 1 712 3 view .LVU325
 915              		.loc 1 714 3 view .LVU326
 712:.//User/code/Src/main.c ****   {
 916              		.loc 1 712 9 view .LVU327
 712:.//User/code/Src/main.c ****   {
 917              		.loc 1 712 3 view .LVU328
 918              		.loc 1 714 3 view .LVU329
 712:.//User/code/Src/main.c ****   {
 919              		.loc 1 712 9 view .LVU330
 920 014c FEE7     		b	.L31
 921              	.L30:
 922              	.LBB261:
 923              	.LBB237:
 476:.//User/code/Src/main.c ****   {
 924              		.loc 1 476 3 view .LVU331
 476:.//User/code/Src/main.c ****   {
 925              		.loc 1 476 7 is_stmt 0 view .LVU332
 926 014e 2046     		mov	r0, r4
 927 0150 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 928              	.LVL36:
 476:.//User/code/Src/main.c ****   {
 929              		.loc 1 476 6 view .LVU333
 930 0154 08B1     		cbz	r0, .L32
 478:.//User/code/Src/main.c ****   }
 931              		.loc 1 478 5 is_stmt 1 view .LVU334
 932              	.LBB228:
 933              	.LBI228:
 707:.//User/code/Src/main.c **** {
 934              		.loc 1 707 6 view .LVU335
 935              	.LBE228:
 936              	.LBE237:
 937              	.LBE261:
 711:.//User/code/Src/main.c ****   while (1)
 938              		.loc 1 711 3 view .LVU336
 939              	.LBB262:
 940              	.LBB238:
 941              	.LBB231:
 942              	.LBB229:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 39


 943              	.LBI229:
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 944              		.loc 2 207 27 view .LVU337
 945              	.LBB230:
 946              		.loc 2 209 3 view .LVU338
 947              		.syntax unified
 948              	@ 209 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 949 0156 72B6     		cpsid i
 950              	@ 0 "" 2
 951              		.thumb
 952              		.syntax unified
 953              	.L33:
 954              	.LBE230:
 955              	.LBE229:
 956              	.LBE231:
 957              	.LBE238:
 958              	.LBE262:
 712:.//User/code/Src/main.c ****   {
 959              		.loc 1 712 3 view .LVU339
 960              		.loc 1 714 3 view .LVU340
 712:.//User/code/Src/main.c ****   {
 961              		.loc 1 712 9 view .LVU341
 712:.//User/code/Src/main.c ****   {
 962              		.loc 1 712 3 view .LVU342
 963              		.loc 1 714 3 view .LVU343
 712:.//User/code/Src/main.c ****   {
 964              		.loc 1 712 9 view .LVU344
 965 0158 FEE7     		b	.L33
 966              	.L32:
 156:.//User/code/Src/main.c ****   MX_DSIHOST_DSI_Init();
 967              		.loc 1 156 3 view .LVU345
 968              	.LBB263:
 969              	.LBI263:
 573:.//User/code/Src/main.c **** {
 970              		.loc 1 573 13 view .LVU346
 971              	.LBB264:
 583:.//User/code/Src/main.c ****   huart1.Init.BaudRate = 115200;
 972              		.loc 1 583 3 view .LVU347
 583:.//User/code/Src/main.c ****   huart1.Init.BaudRate = 115200;
 973              		.loc 1 583 19 is_stmt 0 view .LVU348
 974 015a 624C     		ldr	r4, .L82+20
 584:.//User/code/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 975              		.loc 1 584 24 view .LVU349
 976 015c 4FF4E132 		mov	r2, #115200
 583:.//User/code/Src/main.c ****   huart1.Init.BaudRate = 115200;
 977              		.loc 1 583 19 view .LVU350
 978 0160 6149     		ldr	r1, .L82+24
 588:.//User/code/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 979              		.loc 1 588 20 view .LVU351
 980 0162 0C23     		movs	r3, #12
 587:.//User/code/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 981              		.loc 1 587 22 view .LVU352
 982 0164 2061     		str	r0, [r4, #16]
 593:.//User/code/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 983              		.loc 1 593 38 view .LVU353
 984 0166 A062     		str	r0, [r4, #40]
 588:.//User/code/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 40


 985              		.loc 1 588 20 view .LVU354
 986 0168 6361     		str	r3, [r4, #20]
 586:.//User/code/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 987              		.loc 1 586 24 view .LVU355
 988 016a C4E90200 		strd	r0, r0, [r4, #8]
 590:.//User/code/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 989              		.loc 1 590 28 view .LVU356
 990 016e C4E90600 		strd	r0, r0, [r4, #24]
 592:.//User/code/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 991              		.loc 1 592 30 view .LVU357
 992 0172 C4E90800 		strd	r0, r0, [r4, #32]
 594:.//User/code/Src/main.c ****   {
 993              		.loc 1 594 7 view .LVU358
 994 0176 2046     		mov	r0, r4
 584:.//User/code/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 995              		.loc 1 584 24 view .LVU359
 996 0178 C4E90012 		strd	r1, r2, [r4]
 585:.//User/code/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 997              		.loc 1 585 3 is_stmt 1 view .LVU360
 586:.//User/code/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 998              		.loc 1 586 3 view .LVU361
 587:.//User/code/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 999              		.loc 1 587 3 view .LVU362
 588:.//User/code/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1000              		.loc 1 588 3 view .LVU363
 589:.//User/code/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1001              		.loc 1 589 3 view .LVU364
 590:.//User/code/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1002              		.loc 1 590 3 view .LVU365
 591:.//User/code/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1003              		.loc 1 591 3 view .LVU366
 592:.//User/code/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1004              		.loc 1 592 3 view .LVU367
 593:.//User/code/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1005              		.loc 1 593 3 view .LVU368
 594:.//User/code/Src/main.c ****   {
 1006              		.loc 1 594 3 view .LVU369
 594:.//User/code/Src/main.c ****   {
 1007              		.loc 1 594 7 is_stmt 0 view .LVU370
 1008 017c FFF7FEFF 		bl	HAL_UART_Init
 1009              	.LVL37:
 594:.//User/code/Src/main.c ****   {
 1010              		.loc 1 594 6 view .LVU371
 1011 0180 0146     		mov	r1, r0
 1012 0182 08B1     		cbz	r0, .L34
 596:.//User/code/Src/main.c ****   }
 1013              		.loc 1 596 5 is_stmt 1 view .LVU372
 1014              	.LBB265:
 1015              	.LBI265:
 707:.//User/code/Src/main.c **** {
 1016              		.loc 1 707 6 view .LVU373
 1017              	.LBE265:
 1018              	.LBE264:
 1019              	.LBE263:
 711:.//User/code/Src/main.c ****   while (1)
 1020              		.loc 1 711 3 view .LVU374
 1021              	.LBB288:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 41


 1022              	.LBB281:
 1023              	.LBB268:
 1024              	.LBB266:
 1025              	.LBI266:
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1026              		.loc 2 207 27 view .LVU375
 1027              	.LBB267:
 1028              		.loc 2 209 3 view .LVU376
 1029              		.syntax unified
 1030              	@ 209 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1031 0184 72B6     		cpsid i
 1032              	@ 0 "" 2
 1033              		.thumb
 1034              		.syntax unified
 1035              	.L35:
 1036              	.LBE267:
 1037              	.LBE266:
 1038              	.LBE268:
 1039              	.LBE281:
 1040              	.LBE288:
 712:.//User/code/Src/main.c ****   {
 1041              		.loc 1 712 3 view .LVU377
 1042              		.loc 1 714 3 view .LVU378
 712:.//User/code/Src/main.c ****   {
 1043              		.loc 1 712 9 view .LVU379
 712:.//User/code/Src/main.c ****   {
 1044              		.loc 1 712 3 view .LVU380
 1045              		.loc 1 714 3 view .LVU381
 712:.//User/code/Src/main.c ****   {
 1046              		.loc 1 712 9 view .LVU382
 1047 0186 FEE7     		b	.L35
 1048              	.L34:
 1049              	.LBB289:
 1050              	.LBB282:
 598:.//User/code/Src/main.c ****   {
 1051              		.loc 1 598 3 view .LVU383
 598:.//User/code/Src/main.c ****   {
 1052              		.loc 1 598 7 is_stmt 0 view .LVU384
 1053 0188 2046     		mov	r0, r4
 1054 018a FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 1055              	.LVL38:
 598:.//User/code/Src/main.c ****   {
 1056              		.loc 1 598 6 view .LVU385
 1057 018e 0146     		mov	r1, r0
 1058 0190 08B1     		cbz	r0, .L36
 600:.//User/code/Src/main.c ****   }
 1059              		.loc 1 600 5 is_stmt 1 view .LVU386
 1060              	.LBB269:
 1061              	.LBI269:
 707:.//User/code/Src/main.c **** {
 1062              		.loc 1 707 6 view .LVU387
 1063              	.LBE269:
 1064              	.LBE282:
 1065              	.LBE289:
 711:.//User/code/Src/main.c ****   while (1)
 1066              		.loc 1 711 3 view .LVU388
 1067              	.LBB290:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 42


 1068              	.LBB283:
 1069              	.LBB272:
 1070              	.LBB270:
 1071              	.LBI270:
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1072              		.loc 2 207 27 view .LVU389
 1073              	.LBB271:
 1074              		.loc 2 209 3 view .LVU390
 1075              		.syntax unified
 1076              	@ 209 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1077 0192 72B6     		cpsid i
 1078              	@ 0 "" 2
 1079              		.thumb
 1080              		.syntax unified
 1081              	.L37:
 1082              	.LBE271:
 1083              	.LBE270:
 1084              	.LBE272:
 1085              	.LBE283:
 1086              	.LBE290:
 712:.//User/code/Src/main.c ****   {
 1087              		.loc 1 712 3 view .LVU391
 1088              		.loc 1 714 3 view .LVU392
 712:.//User/code/Src/main.c ****   {
 1089              		.loc 1 712 9 view .LVU393
 712:.//User/code/Src/main.c ****   {
 1090              		.loc 1 712 3 view .LVU394
 1091              		.loc 1 714 3 view .LVU395
 712:.//User/code/Src/main.c ****   {
 1092              		.loc 1 712 9 view .LVU396
 1093 0194 FEE7     		b	.L37
 1094              	.L36:
 1095              	.LBB291:
 1096              	.LBB284:
 602:.//User/code/Src/main.c ****   {
 1097              		.loc 1 602 3 view .LVU397
 602:.//User/code/Src/main.c ****   {
 1098              		.loc 1 602 7 is_stmt 0 view .LVU398
 1099 0196 2046     		mov	r0, r4
 1100 0198 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1101              	.LVL39:
 602:.//User/code/Src/main.c ****   {
 1102              		.loc 1 602 6 view .LVU399
 1103 019c 08B1     		cbz	r0, .L38
 604:.//User/code/Src/main.c ****   }
 1104              		.loc 1 604 5 is_stmt 1 view .LVU400
 1105              	.LBB273:
 1106              	.LBI273:
 707:.//User/code/Src/main.c **** {
 1107              		.loc 1 707 6 view .LVU401
 1108              	.LBE273:
 1109              	.LBE284:
 1110              	.LBE291:
 711:.//User/code/Src/main.c ****   while (1)
 1111              		.loc 1 711 3 view .LVU402
 1112              	.LBB292:
 1113              	.LBB285:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 43


 1114              	.LBB276:
 1115              	.LBB274:
 1116              	.LBI274:
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1117              		.loc 2 207 27 view .LVU403
 1118              	.LBB275:
 1119              		.loc 2 209 3 view .LVU404
 1120              		.syntax unified
 1121              	@ 209 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1122 019e 72B6     		cpsid i
 1123              	@ 0 "" 2
 1124              		.thumb
 1125              		.syntax unified
 1126              	.L39:
 1127              	.LBE275:
 1128              	.LBE274:
 1129              	.LBE276:
 1130              	.LBE285:
 1131              	.LBE292:
 712:.//User/code/Src/main.c ****   {
 1132              		.loc 1 712 3 view .LVU405
 1133              		.loc 1 714 3 view .LVU406
 712:.//User/code/Src/main.c ****   {
 1134              		.loc 1 712 9 view .LVU407
 712:.//User/code/Src/main.c ****   {
 1135              		.loc 1 712 3 view .LVU408
 1136              		.loc 1 714 3 view .LVU409
 712:.//User/code/Src/main.c ****   {
 1137              		.loc 1 712 9 view .LVU410
 1138 01a0 FEE7     		b	.L39
 1139              	.L38:
 1140              	.LBB293:
 1141              	.LBB286:
 606:.//User/code/Src/main.c ****   {
 1142              		.loc 1 606 3 view .LVU411
 606:.//User/code/Src/main.c ****   {
 1143              		.loc 1 606 7 is_stmt 0 view .LVU412
 1144 01a2 2046     		mov	r0, r4
 1145 01a4 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1146              	.LVL40:
 606:.//User/code/Src/main.c ****   {
 1147              		.loc 1 606 6 view .LVU413
 1148 01a8 0446     		mov	r4, r0
 1149 01aa 08B1     		cbz	r0, .L40
 608:.//User/code/Src/main.c ****   }
 1150              		.loc 1 608 5 is_stmt 1 view .LVU414
 1151              	.LBB277:
 1152              	.LBI277:
 707:.//User/code/Src/main.c **** {
 1153              		.loc 1 707 6 view .LVU415
 1154              	.LBE277:
 1155              	.LBE286:
 1156              	.LBE293:
 711:.//User/code/Src/main.c ****   while (1)
 1157              		.loc 1 711 3 view .LVU416
 1158              	.LBB294:
 1159              	.LBB287:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 44


 1160              	.LBB280:
 1161              	.LBB278:
 1162              	.LBI278:
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1163              		.loc 2 207 27 view .LVU417
 1164              	.LBB279:
 1165              		.loc 2 209 3 view .LVU418
 1166              		.syntax unified
 1167              	@ 209 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1168 01ac 72B6     		cpsid i
 1169              	@ 0 "" 2
 1170              		.thumb
 1171              		.syntax unified
 1172              	.L41:
 1173              	.LBE279:
 1174              	.LBE278:
 1175              	.LBE280:
 1176              	.LBE287:
 1177              	.LBE294:
 712:.//User/code/Src/main.c ****   {
 1178              		.loc 1 712 3 view .LVU419
 1179              		.loc 1 714 3 view .LVU420
 712:.//User/code/Src/main.c ****   {
 1180              		.loc 1 712 9 view .LVU421
 712:.//User/code/Src/main.c ****   {
 1181              		.loc 1 712 3 view .LVU422
 1182              		.loc 1 714 3 view .LVU423
 712:.//User/code/Src/main.c ****   {
 1183              		.loc 1 712 9 view .LVU424
 1184 01ae FEE7     		b	.L41
 1185              	.L40:
 157:.//User/code/Src/main.c ****   MX_LTDC_Init();
 1186              		.loc 1 157 3 view .LVU425
 1187              	.LBB295:
 1188              	.LBI295:
 336:.//User/code/Src/main.c **** {
 1189              		.loc 1 336 13 view .LVU426
 1190              	.LBB296:
 343:.//User/code/Src/main.c ****   DSI_HOST_TimeoutTypeDef HostTimeouts = {0};
 1191              		.loc 1 343 3 view .LVU427
 344:.//User/code/Src/main.c ****   DSI_PHY_TimerTypeDef PhyTimings = {0};
 1192              		.loc 1 344 3 view .LVU428
 344:.//User/code/Src/main.c ****   DSI_PHY_TimerTypeDef PhyTimings = {0};
 1193              		.loc 1 344 27 is_stmt 0 view .LVU429
 1194 01b0 0146     		mov	r1, r0
 1195 01b2 2422     		movs	r2, #36
 1196 01b4 0FA8     		add	r0, sp, #60
 352:.//User/code/Src/main.c ****   hdsi.Init.AutomaticClockLaneControl = DSI_AUTO_CLK_LANE_CTRL_DISABLE;
 1197              		.loc 1 352 17 view .LVU430
 1198 01b6 4D4D     		ldr	r5, .L82+28
 344:.//User/code/Src/main.c ****   DSI_PHY_TimerTypeDef PhyTimings = {0};
 1199              		.loc 1 344 27 view .LVU431
 1200 01b8 FFF7FEFF 		bl	memset
 1201              	.LVL41:
 345:.//User/code/Src/main.c ****   DSI_LPCmdTypeDef LPCmd = {0};
 1202              		.loc 1 345 3 is_stmt 1 view .LVU432
 346:.//User/code/Src/main.c ****   DSI_CmdCfgTypeDef CmdCfg = {0};
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 45


 1203              		.loc 1 346 20 is_stmt 0 view .LVU433
 1204 01bc 3422     		movs	r2, #52
 1205 01be 2146     		mov	r1, r4
 1206 01c0 25A8     		add	r0, sp, #148
 345:.//User/code/Src/main.c ****   DSI_LPCmdTypeDef LPCmd = {0};
 1207              		.loc 1 345 24 view .LVU434
 1208 01c2 CDE90944 		strd	r4, r4, [sp, #36]
 1209 01c6 CDE90B44 		strd	r4, r4, [sp, #44]
 1210 01ca CDE90D44 		strd	r4, r4, [sp, #52]
 346:.//User/code/Src/main.c ****   DSI_CmdCfgTypeDef CmdCfg = {0};
 1211              		.loc 1 346 3 is_stmt 1 view .LVU435
 346:.//User/code/Src/main.c ****   DSI_CmdCfgTypeDef CmdCfg = {0};
 1212              		.loc 1 346 20 is_stmt 0 view .LVU436
 1213 01ce FFF7FEFF 		bl	memset
 1214              	.LVL42:
 347:.//User/code/Src/main.c **** 
 1215              		.loc 1 347 3 is_stmt 1 view .LVU437
 347:.//User/code/Src/main.c **** 
 1216              		.loc 1 347 21 is_stmt 0 view .LVU438
 1217 01d2 2C22     		movs	r2, #44
 1218 01d4 2146     		mov	r1, r4
 1219 01d6 18A8     		add	r0, sp, #96
 1220 01d8 FFF7FEFF 		bl	memset
 1221              	.LVL43:
 352:.//User/code/Src/main.c ****   hdsi.Init.AutomaticClockLaneControl = DSI_AUTO_CLK_LANE_CTRL_DISABLE;
 1222              		.loc 1 352 3 is_stmt 1 view .LVU439
 356:.//User/code/Src/main.c ****   PLLInit.PLLIDF = DSI_PLL_IN_DIV1;
 1223              		.loc 1 356 19 is_stmt 0 view .LVU440
 1224 01dc 0A23     		movs	r3, #10
 352:.//User/code/Src/main.c ****   hdsi.Init.AutomaticClockLaneControl = DSI_AUTO_CLK_LANE_CTRL_DISABLE;
 1225              		.loc 1 352 17 view .LVU441
 1226 01de 4FF0A042 		mov	r2, #1342177280
 359:.//User/code/Src/main.c ****   {
 1227              		.loc 1 359 7 view .LVU442
 1228 01e2 2846     		mov	r0, r5
 1229 01e4 06A9     		add	r1, sp, #24
 356:.//User/code/Src/main.c ****   PLLInit.PLLIDF = DSI_PLL_IN_DIV1;
 1230              		.loc 1 356 19 view .LVU443
 1231 01e6 0693     		str	r3, [sp, #24]
 357:.//User/code/Src/main.c ****   PLLInit.PLLODF = DSI_PLL_OUT_DIV1;
 1232              		.loc 1 357 18 view .LVU444
 1233 01e8 0796     		str	r6, [sp, #28]
 358:.//User/code/Src/main.c ****   if (HAL_DSI_Init(&hdsi, &PLLInit) != HAL_OK)
 1234              		.loc 1 358 18 view .LVU445
 1235 01ea 0894     		str	r4, [sp, #32]
 355:.//User/code/Src/main.c ****   PLLInit.PLLNDIV = 10;
 1236              		.loc 1 355 27 view .LVU446
 1237 01ec EE60     		str	r6, [r5, #12]
 352:.//User/code/Src/main.c ****   hdsi.Init.AutomaticClockLaneControl = DSI_AUTO_CLK_LANE_CTRL_DISABLE;
 1238              		.loc 1 352 17 view .LVU447
 1239 01ee 2A60     		str	r2, [r5]
 353:.//User/code/Src/main.c ****   hdsi.Init.TXEscapeCkdiv = 2;
 1240              		.loc 1 353 3 is_stmt 1 view .LVU448
 354:.//User/code/Src/main.c ****   hdsi.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 1241              		.loc 1 354 3 view .LVU449
 355:.//User/code/Src/main.c ****   PLLInit.PLLNDIV = 10;
 1242              		.loc 1 355 3 view .LVU450
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 46


 356:.//User/code/Src/main.c ****   PLLInit.PLLIDF = DSI_PLL_IN_DIV1;
 1243              		.loc 1 356 3 view .LVU451
 357:.//User/code/Src/main.c ****   PLLInit.PLLODF = DSI_PLL_OUT_DIV1;
 1244              		.loc 1 357 3 view .LVU452
 358:.//User/code/Src/main.c ****   if (HAL_DSI_Init(&hdsi, &PLLInit) != HAL_OK)
 1245              		.loc 1 358 3 view .LVU453
 359:.//User/code/Src/main.c ****   {
 1246              		.loc 1 359 3 view .LVU454
 354:.//User/code/Src/main.c ****   hdsi.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 1247              		.loc 1 354 27 is_stmt 0 view .LVU455
 1248 01f0 C5E90147 		strd	r4, r7, [r5, #4]
 359:.//User/code/Src/main.c ****   {
 1249              		.loc 1 359 7 view .LVU456
 1250 01f4 FFF7FEFF 		bl	HAL_DSI_Init
 1251              	.LVL44:
 359:.//User/code/Src/main.c ****   {
 1252              		.loc 1 359 6 view .LVU457
 1253 01f8 0346     		mov	r3, r0
 1254 01fa 08B1     		cbz	r0, .L42
 361:.//User/code/Src/main.c ****   }
 1255              		.loc 1 361 5 is_stmt 1 view .LVU458
 1256              	.LBB297:
 1257              	.LBI297:
 707:.//User/code/Src/main.c **** {
 1258              		.loc 1 707 6 view .LVU459
 1259              	.LBE297:
 1260              	.LBE296:
 1261              	.LBE295:
 711:.//User/code/Src/main.c ****   while (1)
 1262              		.loc 1 711 3 view .LVU460
 1263              	.LBB350:
 1264              	.LBB333:
 1265              	.LBB300:
 1266              	.LBB298:
 1267              	.LBI298:
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1268              		.loc 2 207 27 view .LVU461
 1269              	.LBB299:
 1270              		.loc 2 209 3 view .LVU462
 1271              		.syntax unified
 1272              	@ 209 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1273 01fc 72B6     		cpsid i
 1274              	@ 0 "" 2
 1275              		.thumb
 1276              		.syntax unified
 1277              	.L43:
 1278              	.LBE299:
 1279              	.LBE298:
 1280              	.LBE300:
 1281              	.LBE333:
 1282              	.LBE350:
 712:.//User/code/Src/main.c ****   {
 1283              		.loc 1 712 3 view .LVU463
 1284              		.loc 1 714 3 view .LVU464
 712:.//User/code/Src/main.c ****   {
 1285              		.loc 1 712 9 view .LVU465
 712:.//User/code/Src/main.c ****   {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 47


 1286              		.loc 1 712 3 view .LVU466
 1287              		.loc 1 714 3 view .LVU467
 712:.//User/code/Src/main.c ****   {
 1288              		.loc 1 712 9 view .LVU468
 1289 01fe FEE7     		b	.L43
 1290              	.L42:
 1291              	.LBB351:
 1292              	.LBB334:
 363:.//User/code/Src/main.c ****   HostTimeouts.HighSpeedTransmissionTimeout = 0;
 1293              		.loc 1 363 3 view .LVU469
 372:.//User/code/Src/main.c ****   {
 1294              		.loc 1 372 7 is_stmt 0 view .LVU470
 1295 0200 0FA9     		add	r1, sp, #60
 1296 0202 2846     		mov	r0, r5
 371:.//User/code/Src/main.c ****   if (HAL_DSI_ConfigHostTimeouts(&hdsi, &HostTimeouts) != HAL_OK)
 1297              		.loc 1 371 27 view .LVU471
 1298 0204 1793     		str	r3, [sp, #92]
 364:.//User/code/Src/main.c ****   HostTimeouts.LowPowerReceptionTimeout = 0;
 1299              		.loc 1 364 45 view .LVU472
 1300 0206 CDE90F63 		strd	r6, r3, [sp, #60]
 365:.//User/code/Src/main.c ****   HostTimeouts.HighSpeedReadTimeout = 0;
 1301              		.loc 1 365 3 is_stmt 1 view .LVU473
 366:.//User/code/Src/main.c ****   HostTimeouts.LowPowerReadTimeout = 0;
 1302              		.loc 1 366 37 is_stmt 0 view .LVU474
 1303 020a CDE91133 		strd	r3, r3, [sp, #68]
 367:.//User/code/Src/main.c ****   HostTimeouts.HighSpeedWriteTimeout = 0;
 1304              		.loc 1 367 3 is_stmt 1 view .LVU475
 368:.//User/code/Src/main.c ****   HostTimeouts.HighSpeedWritePrespMode = DSI_HS_PM_DISABLE;
 1305              		.loc 1 368 38 is_stmt 0 view .LVU476
 1306 020e CDE91333 		strd	r3, r3, [sp, #76]
 369:.//User/code/Src/main.c ****   HostTimeouts.LowPowerWriteTimeout = 0;
 1307              		.loc 1 369 3 is_stmt 1 view .LVU477
 370:.//User/code/Src/main.c ****   HostTimeouts.BTATimeout = 0;
 1308              		.loc 1 370 37 is_stmt 0 view .LVU478
 1309 0212 CDE91533 		strd	r3, r3, [sp, #84]
 371:.//User/code/Src/main.c ****   if (HAL_DSI_ConfigHostTimeouts(&hdsi, &HostTimeouts) != HAL_OK)
 1310              		.loc 1 371 3 is_stmt 1 view .LVU479
 372:.//User/code/Src/main.c ****   {
 1311              		.loc 1 372 3 view .LVU480
 372:.//User/code/Src/main.c ****   {
 1312              		.loc 1 372 7 is_stmt 0 view .LVU481
 1313 0216 FFF7FEFF 		bl	HAL_DSI_ConfigHostTimeouts
 1314              	.LVL45:
 372:.//User/code/Src/main.c ****   {
 1315              		.loc 1 372 6 view .LVU482
 1316 021a 08B1     		cbz	r0, .L44
 374:.//User/code/Src/main.c ****   }
 1317              		.loc 1 374 5 is_stmt 1 view .LVU483
 1318              	.LBB301:
 1319              	.LBI301:
 707:.//User/code/Src/main.c **** {
 1320              		.loc 1 707 6 view .LVU484
 1321              	.LBE301:
 1322              	.LBE334:
 1323              	.LBE351:
 711:.//User/code/Src/main.c ****   while (1)
 1324              		.loc 1 711 3 view .LVU485
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 48


 1325              	.LBB352:
 1326              	.LBB335:
 1327              	.LBB304:
 1328              	.LBB302:
 1329              	.LBI302:
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1330              		.loc 2 207 27 view .LVU486
 1331              	.LBB303:
 1332              		.loc 2 209 3 view .LVU487
 1333              		.syntax unified
 1334              	@ 209 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1335 021c 72B6     		cpsid i
 1336              	@ 0 "" 2
 1337              		.thumb
 1338              		.syntax unified
 1339              	.L45:
 1340              	.LBE303:
 1341              	.LBE302:
 1342              	.LBE304:
 1343              	.LBE335:
 1344              	.LBE352:
 712:.//User/code/Src/main.c ****   {
 1345              		.loc 1 712 3 view .LVU488
 1346              		.loc 1 714 3 view .LVU489
 712:.//User/code/Src/main.c ****   {
 1347              		.loc 1 712 9 view .LVU490
 712:.//User/code/Src/main.c ****   {
 1348              		.loc 1 712 3 view .LVU491
 1349              		.loc 1 714 3 view .LVU492
 712:.//User/code/Src/main.c ****   {
 1350              		.loc 1 712 9 view .LVU493
 1351 021e FEE7     		b	.L45
 1352              	.L44:
 1353              	.LBB353:
 1354              	.LBB336:
 376:.//User/code/Src/main.c ****   PhyTimings.ClockLaneLP2HSTime = 18;
 1355              		.loc 1 376 3 view .LVU494
 376:.//User/code/Src/main.c ****   PhyTimings.ClockLaneLP2HSTime = 18;
 1356              		.loc 1 376 33 is_stmt 0 view .LVU495
 1357 0220 1422     		movs	r2, #20
 377:.//User/code/Src/main.c ****   PhyTimings.DataLaneHS2LPTime = 10;
 1358              		.loc 1 377 33 view .LVU496
 1359 0222 1223     		movs	r3, #18
 378:.//User/code/Src/main.c ****   PhyTimings.DataLaneLP2HSTime = 13;
 1360              		.loc 1 378 32 view .LVU497
 1361 0224 0A20     		movs	r0, #10
 382:.//User/code/Src/main.c ****   {
 1362              		.loc 1 382 7 view .LVU498
 1363 0226 09A9     		add	r1, sp, #36
 376:.//User/code/Src/main.c ****   PhyTimings.ClockLaneLP2HSTime = 18;
 1364              		.loc 1 376 33 view .LVU499
 1365 0228 0992     		str	r2, [sp, #36]
 377:.//User/code/Src/main.c ****   PhyTimings.DataLaneHS2LPTime = 10;
 1366              		.loc 1 377 3 is_stmt 1 view .LVU500
 379:.//User/code/Src/main.c ****   PhyTimings.DataLaneMaxReadTime = 0;
 1367              		.loc 1 379 32 is_stmt 0 view .LVU501
 1368 022a 0D22     		movs	r2, #13
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 49


 377:.//User/code/Src/main.c ****   PhyTimings.DataLaneHS2LPTime = 10;
 1369              		.loc 1 377 33 view .LVU502
 1370 022c 0A93     		str	r3, [sp, #40]
 378:.//User/code/Src/main.c ****   PhyTimings.DataLaneLP2HSTime = 13;
 1371              		.loc 1 378 3 is_stmt 1 view .LVU503
 380:.//User/code/Src/main.c ****   PhyTimings.StopWaitTime = 0;
 1372              		.loc 1 380 34 is_stmt 0 view .LVU504
 1373 022e 0023     		movs	r3, #0
 378:.//User/code/Src/main.c ****   PhyTimings.DataLaneLP2HSTime = 13;
 1374              		.loc 1 378 32 view .LVU505
 1375 0230 0B90     		str	r0, [sp, #44]
 379:.//User/code/Src/main.c ****   PhyTimings.DataLaneMaxReadTime = 0;
 1376              		.loc 1 379 3 is_stmt 1 view .LVU506
 382:.//User/code/Src/main.c ****   {
 1377              		.loc 1 382 7 is_stmt 0 view .LVU507
 1378 0232 2E48     		ldr	r0, .L82+28
 381:.//User/code/Src/main.c ****   if (HAL_DSI_ConfigPhyTimer(&hdsi, &PhyTimings) != HAL_OK)
 1379              		.loc 1 381 27 view .LVU508
 1380 0234 0E93     		str	r3, [sp, #56]
 380:.//User/code/Src/main.c ****   PhyTimings.StopWaitTime = 0;
 1381              		.loc 1 380 34 view .LVU509
 1382 0236 CDE90C23 		strd	r2, r3, [sp, #48]
 381:.//User/code/Src/main.c ****   if (HAL_DSI_ConfigPhyTimer(&hdsi, &PhyTimings) != HAL_OK)
 1383              		.loc 1 381 3 is_stmt 1 view .LVU510
 382:.//User/code/Src/main.c ****   {
 1384              		.loc 1 382 3 view .LVU511
 382:.//User/code/Src/main.c ****   {
 1385              		.loc 1 382 7 is_stmt 0 view .LVU512
 1386 023a FFF7FEFF 		bl	HAL_DSI_ConfigPhyTimer
 1387              	.LVL46:
 382:.//User/code/Src/main.c ****   {
 1388              		.loc 1 382 6 view .LVU513
 1389 023e 08B1     		cbz	r0, .L46
 384:.//User/code/Src/main.c ****   }
 1390              		.loc 1 384 5 is_stmt 1 view .LVU514
 1391              	.LBB305:
 1392              	.LBI305:
 707:.//User/code/Src/main.c **** {
 1393              		.loc 1 707 6 view .LVU515
 1394              	.LBE305:
 1395              	.LBE336:
 1396              	.LBE353:
 711:.//User/code/Src/main.c ****   while (1)
 1397              		.loc 1 711 3 view .LVU516
 1398              	.LBB354:
 1399              	.LBB337:
 1400              	.LBB308:
 1401              	.LBB306:
 1402              	.LBI306:
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1403              		.loc 2 207 27 view .LVU517
 1404              	.LBB307:
 1405              		.loc 2 209 3 view .LVU518
 1406              		.syntax unified
 1407              	@ 209 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1408 0240 72B6     		cpsid i
 1409              	@ 0 "" 2
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 50


 1410              		.thumb
 1411              		.syntax unified
 1412              	.L47:
 1413              	.LBE307:
 1414              	.LBE306:
 1415              	.LBE308:
 1416              	.LBE337:
 1417              	.LBE354:
 712:.//User/code/Src/main.c ****   {
 1418              		.loc 1 712 3 view .LVU519
 1419              		.loc 1 714 3 view .LVU520
 712:.//User/code/Src/main.c ****   {
 1420              		.loc 1 712 9 view .LVU521
 712:.//User/code/Src/main.c ****   {
 1421              		.loc 1 712 3 view .LVU522
 1422              		.loc 1 714 3 view .LVU523
 712:.//User/code/Src/main.c ****   {
 1423              		.loc 1 712 9 view .LVU524
 1424 0242 FEE7     		b	.L47
 1425              	.L46:
 1426              	.LBB355:
 1427              	.LBB338:
 386:.//User/code/Src/main.c ****   {
 1428              		.loc 1 386 3 view .LVU525
 386:.//User/code/Src/main.c ****   {
 1429              		.loc 1 386 7 is_stmt 0 view .LVU526
 1430 0244 0421     		movs	r1, #4
 1431 0246 2948     		ldr	r0, .L82+28
 1432 0248 FFF7FEFF 		bl	HAL_DSI_ConfigFlowControl
 1433              	.LVL47:
 386:.//User/code/Src/main.c ****   {
 1434              		.loc 1 386 6 view .LVU527
 1435 024c 08B1     		cbz	r0, .L48
 388:.//User/code/Src/main.c ****   }
 1436              		.loc 1 388 5 is_stmt 1 view .LVU528
 1437              	.LBB309:
 1438              	.LBI309:
 707:.//User/code/Src/main.c **** {
 1439              		.loc 1 707 6 view .LVU529
 1440              	.LBE309:
 1441              	.LBE338:
 1442              	.LBE355:
 711:.//User/code/Src/main.c ****   while (1)
 1443              		.loc 1 711 3 view .LVU530
 1444              	.LBB356:
 1445              	.LBB339:
 1446              	.LBB312:
 1447              	.LBB310:
 1448              	.LBI310:
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1449              		.loc 2 207 27 view .LVU531
 1450              	.LBB311:
 1451              		.loc 2 209 3 view .LVU532
 1452              		.syntax unified
 1453              	@ 209 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1454 024e 72B6     		cpsid i
 1455              	@ 0 "" 2
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 51


 1456              		.thumb
 1457              		.syntax unified
 1458              	.L49:
 1459              	.LBE311:
 1460              	.LBE310:
 1461              	.LBE312:
 1462              	.LBE339:
 1463              	.LBE356:
 712:.//User/code/Src/main.c ****   {
 1464              		.loc 1 712 3 view .LVU533
 1465              		.loc 1 714 3 view .LVU534
 712:.//User/code/Src/main.c ****   {
 1466              		.loc 1 712 9 view .LVU535
 712:.//User/code/Src/main.c ****   {
 1467              		.loc 1 712 3 view .LVU536
 1468              		.loc 1 714 3 view .LVU537
 712:.//User/code/Src/main.c ****   {
 1469              		.loc 1 712 9 view .LVU538
 1470 0250 FEE7     		b	.L49
 1471              	.L48:
 1472              	.LBB357:
 1473              	.LBB340:
 390:.//User/code/Src/main.c ****   {
 1474              		.loc 1 390 3 view .LVU539
 390:.//User/code/Src/main.c ****   {
 1475              		.loc 1 390 7 is_stmt 0 view .LVU540
 1476 0252 42F21071 		movw	r1, #10000
 1477 0256 2548     		ldr	r0, .L82+28
 1478 0258 FFF7FEFF 		bl	HAL_DSI_SetLowPowerRXFilter
 1479              	.LVL48:
 390:.//User/code/Src/main.c ****   {
 1480              		.loc 1 390 6 view .LVU541
 1481 025c 0146     		mov	r1, r0
 1482 025e 08B1     		cbz	r0, .L50
 392:.//User/code/Src/main.c ****   }
 1483              		.loc 1 392 5 is_stmt 1 view .LVU542
 1484              	.LBB313:
 1485              	.LBI313:
 707:.//User/code/Src/main.c **** {
 1486              		.loc 1 707 6 view .LVU543
 1487              	.LBE313:
 1488              	.LBE340:
 1489              	.LBE357:
 711:.//User/code/Src/main.c ****   while (1)
 1490              		.loc 1 711 3 view .LVU544
 1491              	.LBB358:
 1492              	.LBB341:
 1493              	.LBB316:
 1494              	.LBB314:
 1495              	.LBI314:
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1496              		.loc 2 207 27 view .LVU545
 1497              	.LBB315:
 1498              		.loc 2 209 3 view .LVU546
 1499              		.syntax unified
 1500              	@ 209 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1501 0260 72B6     		cpsid i
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 52


 1502              	@ 0 "" 2
 1503              		.thumb
 1504              		.syntax unified
 1505              	.L51:
 1506              	.LBE315:
 1507              	.LBE314:
 1508              	.LBE316:
 1509              	.LBE341:
 1510              	.LBE358:
 712:.//User/code/Src/main.c ****   {
 1511              		.loc 1 712 3 view .LVU547
 1512              		.loc 1 714 3 view .LVU548
 712:.//User/code/Src/main.c ****   {
 1513              		.loc 1 712 9 view .LVU549
 712:.//User/code/Src/main.c ****   {
 1514              		.loc 1 712 3 view .LVU550
 1515              		.loc 1 714 3 view .LVU551
 712:.//User/code/Src/main.c ****   {
 1516              		.loc 1 712 9 view .LVU552
 1517 0262 FEE7     		b	.L51
 1518              	.L50:
 1519              	.LBB359:
 1520              	.LBB342:
 394:.//User/code/Src/main.c ****   {
 1521              		.loc 1 394 3 view .LVU553
 394:.//User/code/Src/main.c ****   {
 1522              		.loc 1 394 7 is_stmt 0 view .LVU554
 1523 0264 2148     		ldr	r0, .L82+28
 1524 0266 FFF7FEFF 		bl	HAL_DSI_ConfigErrorMonitor
 1525              	.LVL49:
 394:.//User/code/Src/main.c ****   {
 1526              		.loc 1 394 6 view .LVU555
 1527 026a 0346     		mov	r3, r0
 1528 026c 08B1     		cbz	r0, .L52
 396:.//User/code/Src/main.c ****   }
 1529              		.loc 1 396 5 is_stmt 1 view .LVU556
 1530              	.LBB317:
 1531              	.LBI317:
 707:.//User/code/Src/main.c **** {
 1532              		.loc 1 707 6 view .LVU557
 1533              	.LBE317:
 1534              	.LBE342:
 1535              	.LBE359:
 711:.//User/code/Src/main.c ****   while (1)
 1536              		.loc 1 711 3 view .LVU558
 1537              	.LBB360:
 1538              	.LBB343:
 1539              	.LBB320:
 1540              	.LBB318:
 1541              	.LBI318:
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1542              		.loc 2 207 27 view .LVU559
 1543              	.LBB319:
 1544              		.loc 2 209 3 view .LVU560
 1545              		.syntax unified
 1546              	@ 209 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1547 026e 72B6     		cpsid i
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 53


 1548              	@ 0 "" 2
 1549              		.thumb
 1550              		.syntax unified
 1551              	.L53:
 1552              	.LBE319:
 1553              	.LBE318:
 1554              	.LBE320:
 1555              	.LBE343:
 1556              	.LBE360:
 712:.//User/code/Src/main.c ****   {
 1557              		.loc 1 712 3 view .LVU561
 1558              		.loc 1 714 3 view .LVU562
 712:.//User/code/Src/main.c ****   {
 1559              		.loc 1 712 9 view .LVU563
 712:.//User/code/Src/main.c ****   {
 1560              		.loc 1 712 3 view .LVU564
 1561              		.loc 1 714 3 view .LVU565
 712:.//User/code/Src/main.c ****   {
 1562              		.loc 1 712 9 view .LVU566
 1563 0270 FEE7     		b	.L53
 1564              	.L52:
 1565              	.LBB361:
 1566              	.LBB344:
 398:.//User/code/Src/main.c ****   LPCmd.LPGenShortWriteOneP = DSI_LP_GSW1P_DISABLE;
 1567              		.loc 1 398 3 view .LVU567
 411:.//User/code/Src/main.c ****   {
 1568              		.loc 1 411 7 is_stmt 0 view .LVU568
 1569 0272 25A9     		add	r1, sp, #148
 1570 0274 1D48     		ldr	r0, .L82+28
 410:.//User/code/Src/main.c ****   if (HAL_DSI_ConfigCommand(&hdsi, &LPCmd) != HAL_OK)
 1571              		.loc 1 410 28 view .LVU569
 1572 0276 3193     		str	r3, [sp, #196]
 399:.//User/code/Src/main.c ****   LPCmd.LPGenShortWriteTwoP = DSI_LP_GSW2P_DISABLE;
 1573              		.loc 1 399 29 view .LVU570
 1574 0278 CDE92533 		strd	r3, r3, [sp, #148]
 400:.//User/code/Src/main.c ****   LPCmd.LPGenShortReadNoP = DSI_LP_GSR0P_DISABLE;
 1575              		.loc 1 400 3 is_stmt 1 view .LVU571
 401:.//User/code/Src/main.c ****   LPCmd.LPGenShortReadOneP = DSI_LP_GSR1P_DISABLE;
 1576              		.loc 1 401 27 is_stmt 0 view .LVU572
 1577 027c CDE92733 		strd	r3, r3, [sp, #156]
 402:.//User/code/Src/main.c ****   LPCmd.LPGenShortReadTwoP = DSI_LP_GSR2P_DISABLE;
 1578              		.loc 1 402 3 is_stmt 1 view .LVU573
 403:.//User/code/Src/main.c ****   LPCmd.LPGenLongWrite = DSI_LP_GLW_DISABLE;
 1579              		.loc 1 403 28 is_stmt 0 view .LVU574
 1580 0280 CDE92933 		strd	r3, r3, [sp, #164]
 404:.//User/code/Src/main.c ****   LPCmd.LPDcsShortWriteNoP = DSI_LP_DSW0P_DISABLE;
 1581              		.loc 1 404 3 is_stmt 1 view .LVU575
 405:.//User/code/Src/main.c ****   LPCmd.LPDcsShortWriteOneP = DSI_LP_DSW1P_DISABLE;
 1582              		.loc 1 405 28 is_stmt 0 view .LVU576
 1583 0284 CDE92B33 		strd	r3, r3, [sp, #172]
 406:.//User/code/Src/main.c ****   LPCmd.LPDcsShortReadNoP = DSI_LP_DSR0P_DISABLE;
 1584              		.loc 1 406 3 is_stmt 1 view .LVU577
 407:.//User/code/Src/main.c ****   LPCmd.LPDcsLongWrite = DSI_LP_DLW_DISABLE;
 1585              		.loc 1 407 27 is_stmt 0 view .LVU578
 1586 0288 CDE92D33 		strd	r3, r3, [sp, #180]
 408:.//User/code/Src/main.c ****   LPCmd.LPMaxReadPacket = DSI_LP_MRDP_DISABLE;
 1587              		.loc 1 408 3 is_stmt 1 view .LVU579
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 54


 409:.//User/code/Src/main.c ****   LPCmd.AcknowledgeRequest = DSI_ACKNOWLEDGE_DISABLE;
 1588              		.loc 1 409 25 is_stmt 0 view .LVU580
 1589 028c CDE92F33 		strd	r3, r3, [sp, #188]
 410:.//User/code/Src/main.c ****   if (HAL_DSI_ConfigCommand(&hdsi, &LPCmd) != HAL_OK)
 1590              		.loc 1 410 3 is_stmt 1 view .LVU581
 411:.//User/code/Src/main.c ****   {
 1591              		.loc 1 411 3 view .LVU582
 411:.//User/code/Src/main.c ****   {
 1592              		.loc 1 411 7 is_stmt 0 view .LVU583
 1593 0290 FFF7FEFF 		bl	HAL_DSI_ConfigCommand
 1594              	.LVL50:
 411:.//User/code/Src/main.c ****   {
 1595              		.loc 1 411 6 view .LVU584
 1596 0294 08B1     		cbz	r0, .L54
 413:.//User/code/Src/main.c ****   }
 1597              		.loc 1 413 5 is_stmt 1 view .LVU585
 1598              	.LBB321:
 1599              	.LBI321:
 707:.//User/code/Src/main.c **** {
 1600              		.loc 1 707 6 view .LVU586
 1601              	.LBE321:
 1602              	.LBE344:
 1603              	.LBE361:
 711:.//User/code/Src/main.c ****   while (1)
 1604              		.loc 1 711 3 view .LVU587
 1605              	.LBB362:
 1606              	.LBB345:
 1607              	.LBB324:
 1608              	.LBB322:
 1609              	.LBI322:
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1610              		.loc 2 207 27 view .LVU588
 1611              	.LBB323:
 1612              		.loc 2 209 3 view .LVU589
 1613              		.syntax unified
 1614              	@ 209 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1615 0296 72B6     		cpsid i
 1616              	@ 0 "" 2
 1617              		.thumb
 1618              		.syntax unified
 1619              	.L55:
 1620              	.LBE323:
 1621              	.LBE322:
 1622              	.LBE324:
 1623              	.LBE345:
 1624              	.LBE362:
 712:.//User/code/Src/main.c ****   {
 1625              		.loc 1 712 3 view .LVU590
 1626              		.loc 1 714 3 view .LVU591
 712:.//User/code/Src/main.c ****   {
 1627              		.loc 1 712 9 view .LVU592
 712:.//User/code/Src/main.c ****   {
 1628              		.loc 1 712 3 view .LVU593
 1629              		.loc 1 714 3 view .LVU594
 712:.//User/code/Src/main.c ****   {
 1630              		.loc 1 712 9 view .LVU595
 1631 0298 FEE7     		b	.L55
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 55


 1632              	.L54:
 1633              	.LBB363:
 1634              	.LBB346:
 415:.//User/code/Src/main.c ****   CmdCfg.ColorCoding = DSI_RGB888;
 1635              		.loc 1 415 3 view .LVU596
 417:.//User/code/Src/main.c ****   CmdCfg.TearingEffectSource = DSI_TE_EXTERNAL;
 1636              		.loc 1 417 22 is_stmt 0 view .LVU597
 1637 029a 4FF4C871 		mov	r1, #400
 416:.//User/code/Src/main.c ****   CmdCfg.CommandSize = 400;
 1638              		.loc 1 416 22 view .LVU598
 1639 029e 0526     		movs	r6, #5
 420:.//User/code/Src/main.c ****   CmdCfg.VSPolarity = DSI_VSYNC_ACTIVE_LOW;
 1640              		.loc 1 420 21 view .LVU599
 1641 02a0 0422     		movs	r2, #4
 424:.//User/code/Src/main.c ****   CmdCfg.TEAcknowledgeRequest = DSI_TE_ACKNOWLEDGE_DISABLE;
 1642              		.loc 1 424 27 view .LVU600
 1643 02a2 4023     		movs	r3, #64
 418:.//User/code/Src/main.c ****   CmdCfg.TearingEffectPolarity = DSI_TE_RISING_EDGE;
 1644              		.loc 1 418 30 view .LVU601
 1645 02a4 1024     		movs	r4, #16
 421:.//User/code/Src/main.c ****   CmdCfg.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;
 1646              		.loc 1 421 21 view .LVU602
 1647 02a6 0227     		movs	r7, #2
 415:.//User/code/Src/main.c ****   CmdCfg.ColorCoding = DSI_RGB888;
 1648              		.loc 1 415 27 view .LVU603
 1649 02a8 1890     		str	r0, [sp, #96]
 416:.//User/code/Src/main.c ****   CmdCfg.CommandSize = 400;
 1650              		.loc 1 416 3 is_stmt 1 view .LVU604
 419:.//User/code/Src/main.c ****   CmdCfg.HSPolarity = DSI_HSYNC_ACTIVE_LOW;
 1651              		.loc 1 419 32 is_stmt 0 view .LVU605
 1652 02aa 1C90     		str	r0, [sp, #112]
 425:.//User/code/Src/main.c ****   if (HAL_DSI_ConfigAdaptedCommandMode(&hdsi, &CmdCfg) != HAL_OK)
 1653              		.loc 1 425 31 view .LVU606
 1654 02ac 2290     		str	r0, [sp, #136]
 418:.//User/code/Src/main.c ****   CmdCfg.TearingEffectPolarity = DSI_TE_RISING_EDGE;
 1655              		.loc 1 418 30 view .LVU607
 1656 02ae 1B94     		str	r4, [sp, #108]
 420:.//User/code/Src/main.c ****   CmdCfg.VSPolarity = DSI_VSYNC_ACTIVE_LOW;
 1657              		.loc 1 420 21 view .LVU608
 1658 02b0 1D92     		str	r2, [sp, #116]
 421:.//User/code/Src/main.c ****   CmdCfg.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;
 1659              		.loc 1 421 21 view .LVU609
 1660 02b2 1E97     		str	r7, [sp, #120]
 424:.//User/code/Src/main.c ****   CmdCfg.TEAcknowledgeRequest = DSI_TE_ACKNOWLEDGE_DISABLE;
 1661              		.loc 1 424 27 view .LVU610
 1662 02b4 2193     		str	r3, [sp, #132]
 423:.//User/code/Src/main.c ****   CmdCfg.AutomaticRefresh = DSI_AR_ENABLE;
 1663              		.loc 1 423 19 view .LVU611
 1664 02b6 CDE91F00 		strd	r0, r0, [sp, #124]
 417:.//User/code/Src/main.c ****   CmdCfg.TearingEffectSource = DSI_TE_EXTERNAL;
 1665              		.loc 1 417 22 view .LVU612
 1666 02ba CDE91961 		strd	r6, r1, [sp, #100]
 418:.//User/code/Src/main.c ****   CmdCfg.TearingEffectPolarity = DSI_TE_RISING_EDGE;
 1667              		.loc 1 418 3 is_stmt 1 view .LVU613
 419:.//User/code/Src/main.c ****   CmdCfg.HSPolarity = DSI_HSYNC_ACTIVE_LOW;
 1668              		.loc 1 419 3 view .LVU614
 420:.//User/code/Src/main.c ****   CmdCfg.VSPolarity = DSI_VSYNC_ACTIVE_LOW;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 56


 1669              		.loc 1 420 3 view .LVU615
 421:.//User/code/Src/main.c ****   CmdCfg.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;
 1670              		.loc 1 421 3 view .LVU616
 422:.//User/code/Src/main.c ****   CmdCfg.VSyncPol = DSI_VSYNC_FALLING;
 1671              		.loc 1 422 3 view .LVU617
 423:.//User/code/Src/main.c ****   CmdCfg.AutomaticRefresh = DSI_AR_ENABLE;
 1672              		.loc 1 423 3 view .LVU618
 424:.//User/code/Src/main.c ****   CmdCfg.TEAcknowledgeRequest = DSI_TE_ACKNOWLEDGE_DISABLE;
 1673              		.loc 1 424 3 view .LVU619
 425:.//User/code/Src/main.c ****   if (HAL_DSI_ConfigAdaptedCommandMode(&hdsi, &CmdCfg) != HAL_OK)
 1674              		.loc 1 425 3 view .LVU620
 426:.//User/code/Src/main.c ****   {
 1675              		.loc 1 426 3 view .LVU621
 426:.//User/code/Src/main.c ****   {
 1676              		.loc 1 426 7 is_stmt 0 view .LVU622
 1677 02be 0B48     		ldr	r0, .L82+28
 1678 02c0 18A9     		add	r1, sp, #96
 1679 02c2 FFF7FEFF 		bl	HAL_DSI_ConfigAdaptedCommandMode
 1680              	.LVL51:
 426:.//User/code/Src/main.c ****   {
 1681              		.loc 1 426 6 view .LVU623
 1682 02c6 0146     		mov	r1, r0
 1683 02c8 90B1     		cbz	r0, .L56
 428:.//User/code/Src/main.c ****   }
 1684              		.loc 1 428 5 is_stmt 1 view .LVU624
 1685              	.LBB325:
 1686              	.LBI325:
 707:.//User/code/Src/main.c **** {
 1687              		.loc 1 707 6 view .LVU625
 1688              	.LBE325:
 1689              	.LBE346:
 1690              	.LBE363:
 711:.//User/code/Src/main.c ****   while (1)
 1691              		.loc 1 711 3 view .LVU626
 1692              	.LBB364:
 1693              	.LBB347:
 1694              	.LBB328:
 1695              	.LBB326:
 1696              	.LBI326:
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1697              		.loc 2 207 27 view .LVU627
 1698              	.LBB327:
 1699              		.loc 2 209 3 view .LVU628
 1700              		.syntax unified
 1701              	@ 209 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1702 02ca 72B6     		cpsid i
 1703              	@ 0 "" 2
 1704              		.thumb
 1705              		.syntax unified
 1706              	.L57:
 1707              	.LBE327:
 1708              	.LBE326:
 1709              	.LBE328:
 1710              	.LBE347:
 1711              	.LBE364:
 712:.//User/code/Src/main.c ****   {
 1712              		.loc 1 712 3 view .LVU629
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 57


 1713              		.loc 1 714 3 view .LVU630
 712:.//User/code/Src/main.c ****   {
 1714              		.loc 1 712 9 view .LVU631
 712:.//User/code/Src/main.c ****   {
 1715              		.loc 1 712 3 view .LVU632
 1716              		.loc 1 714 3 view .LVU633
 712:.//User/code/Src/main.c ****   {
 1717              		.loc 1 712 9 view .LVU634
 1718 02cc FEE7     		b	.L57
 1719              	.L83:
 1720 02ce 00BF     		.align	2
 1721              	.L82:
 1722 02d0 00440258 		.word	1476543488
 1723 02d4 00000258 		.word	1476526080
 1724 02d8 00000000 		.word	hi2c4
 1725 02dc 001C0058 		.word	1476402176
 1726 02e0 FFECC010 		.word	281079039
 1727 02e4 00000000 		.word	huart1
 1728 02e8 00100140 		.word	1073811456
 1729 02ec 00000000 		.word	hdsi
 1730              	.L56:
 1731              	.LBB365:
 1732              	.LBB348:
 430:.//User/code/Src/main.c ****   {
 1733              		.loc 1 430 3 view .LVU635
 430:.//User/code/Src/main.c ****   {
 1734              		.loc 1 430 7 is_stmt 0 view .LVU636
 1735 02f0 4148     		ldr	r0, .L84
 1736 02f2 FFF7FEFF 		bl	HAL_DSI_SetGenericVCID
 1737              	.LVL52:
 430:.//User/code/Src/main.c ****   {
 1738              		.loc 1 430 6 view .LVU637
 1739 02f6 0546     		mov	r5, r0
 1740 02f8 08B1     		cbz	r0, .L58
 432:.//User/code/Src/main.c ****   }
 1741              		.loc 1 432 5 is_stmt 1 view .LVU638
 1742              	.LBB329:
 1743              	.LBI329:
 707:.//User/code/Src/main.c **** {
 1744              		.loc 1 707 6 view .LVU639
 1745              	.LBE329:
 1746              	.LBE348:
 1747              	.LBE365:
 711:.//User/code/Src/main.c ****   while (1)
 1748              		.loc 1 711 3 view .LVU640
 1749              	.LBB366:
 1750              	.LBB349:
 1751              	.LBB332:
 1752              	.LBB330:
 1753              	.LBI330:
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1754              		.loc 2 207 27 view .LVU641
 1755              	.LBB331:
 1756              		.loc 2 209 3 view .LVU642
 1757              		.syntax unified
 1758              	@ 209 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1759 02fa 72B6     		cpsid i
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 58


 1760              	@ 0 "" 2
 1761              		.thumb
 1762              		.syntax unified
 1763              	.L59:
 1764              	.LBE331:
 1765              	.LBE330:
 1766              	.LBE332:
 1767              	.LBE349:
 1768              	.LBE366:
 712:.//User/code/Src/main.c ****   {
 1769              		.loc 1 712 3 view .LVU643
 1770              		.loc 1 714 3 view .LVU644
 712:.//User/code/Src/main.c ****   {
 1771              		.loc 1 712 9 view .LVU645
 712:.//User/code/Src/main.c ****   {
 1772              		.loc 1 712 3 view .LVU646
 1773              		.loc 1 714 3 view .LVU647
 712:.//User/code/Src/main.c ****   {
 1774              		.loc 1 712 9 view .LVU648
 1775 02fc FEE7     		b	.L59
 1776              	.L58:
 158:.//User/code/Src/main.c ****   MX_CRC_Init();
 1777              		.loc 1 158 3 view .LVU649
 1778              	.LBB367:
 1779              	.LBI367:
 491:.//User/code/Src/main.c **** {
 1780              		.loc 1 491 13 view .LVU650
 1781              	.LBB368:
 498:.//User/code/Src/main.c ****   LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 1782              		.loc 1 498 3 view .LVU651
 498:.//User/code/Src/main.c ****   LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 1783              		.loc 1 498 24 is_stmt 0 view .LVU652
 1784 02fe 0146     		mov	r1, r0
 1785 0300 3422     		movs	r2, #52
 1786 0302 18A8     		add	r0, sp, #96
 504:.//User/code/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 1787              		.loc 1 504 18 view .LVU653
 1788 0304 3D4C     		ldr	r4, .L84+4
 498:.//User/code/Src/main.c ****   LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 1789              		.loc 1 498 24 view .LVU654
 1790 0306 FFF7FEFF 		bl	memset
 1791              	.LVL53:
 499:.//User/code/Src/main.c **** 
 1792              		.loc 1 499 3 is_stmt 1 view .LVU655
 499:.//User/code/Src/main.c **** 
 1793              		.loc 1 499 24 is_stmt 0 view .LVU656
 1794 030a 3422     		movs	r2, #52
 1795 030c 2946     		mov	r1, r5
 1796 030e 25A8     		add	r0, sp, #148
 1797 0310 FFF7FEFF 		bl	memset
 1798              	.LVL54:
 504:.//User/code/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 1799              		.loc 1 504 3 is_stmt 1 view .LVU657
 505:.//User/code/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 1800              		.loc 1 505 3 view .LVU658
 506:.//User/code/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 1801              		.loc 1 506 3 view .LVU659
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 59


 507:.//User/code/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 1802              		.loc 1 507 3 view .LVU660
 508:.//User/code/Src/main.c ****   hltdc.Init.HorizontalSync = 1;
 1803              		.loc 1 508 3 view .LVU661
 509:.//User/code/Src/main.c ****   hltdc.Init.VerticalSync = 1;
 1804              		.loc 1 509 3 view .LVU662
 510:.//User/code/Src/main.c ****   hltdc.Init.AccumulatedHBP = 2;
 1805              		.loc 1 510 3 view .LVU663
 511:.//User/code/Src/main.c ****   hltdc.Init.AccumulatedVBP = 2;
 1806              		.loc 1 511 3 view .LVU664
 512:.//User/code/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 402;
 1807              		.loc 1 512 3 view .LVU665
 513:.//User/code/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 482;
 1808              		.loc 1 513 3 view .LVU666
 514:.//User/code/Src/main.c ****   hltdc.Init.TotalWidth = 403;
 1809              		.loc 1 514 3 view .LVU667
 515:.//User/code/Src/main.c ****   hltdc.Init.TotalHeigh = 483;
 1810              		.loc 1 515 3 view .LVU668
 516:.//User/code/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 1811              		.loc 1 516 3 view .LVU669
 517:.//User/code/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 1812              		.loc 1 517 3 view .LVU670
 518:.//User/code/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 1813              		.loc 1 518 3 view .LVU671
 519:.//User/code/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 1814              		.loc 1 519 3 view .LVU672
 504:.//User/code/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 1815              		.loc 1 504 18 is_stmt 0 view .LVU673
 1816 0314 3A48     		ldr	r0, .L84+8
 515:.//User/code/Src/main.c ****   hltdc.Init.TotalHeigh = 483;
 1817              		.loc 1 515 25 view .LVU674
 1818 0316 40F29312 		movw	r2, #403
 513:.//User/code/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 482;
 1819              		.loc 1 513 33 view .LVU675
 1820 031a 4FF4C97C 		mov	ip, #402
 514:.//User/code/Src/main.c ****   hltdc.Init.TotalWidth = 403;
 1821              		.loc 1 514 33 view .LVU676
 1822 031e 4FF4F171 		mov	r1, #482
 516:.//User/code/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 1823              		.loc 1 516 25 view .LVU677
 1824 0322 40F2E313 		movw	r3, #483
 509:.//User/code/Src/main.c ****   hltdc.Init.VerticalSync = 1;
 1825              		.loc 1 509 29 view .LVU678
 1826 0326 4FF00108 		mov	r8, #1
 504:.//User/code/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 1827              		.loc 1 504 18 view .LVU679
 1828 032a 2060     		str	r0, [r4]
 517:.//User/code/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 1829              		.loc 1 517 29 view .LVU680
 1830 032c A586     		strh	r5, [r4, #52]	@ movhi
 520:.//User/code/Src/main.c ****   {
 1831              		.loc 1 520 7 view .LVU681
 1832 032e 2046     		mov	r0, r4
 519:.//User/code/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 1833              		.loc 1 519 28 view .LVU682
 1834 0330 84F83650 		strb	r5, [r4, #54]
 520:.//User/code/Src/main.c ****   {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 60


 1835              		.loc 1 520 3 is_stmt 1 view .LVU683
 516:.//User/code/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 1836              		.loc 1 516 25 is_stmt 0 view .LVU684
 1837 0334 C4E90B23 		strd	r2, r3, [r4, #44]
 506:.//User/code/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 1838              		.loc 1 506 25 view .LVU685
 1839 0338 C4E90155 		strd	r5, r5, [r4, #4]
 508:.//User/code/Src/main.c ****   hltdc.Init.HorizontalSync = 1;
 1840              		.loc 1 508 25 view .LVU686
 1841 033c C4E90355 		strd	r5, r5, [r4, #12]
 512:.//User/code/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 402;
 1842              		.loc 1 512 29 view .LVU687
 1843 0340 C4E90777 		strd	r7, r7, [r4, #28]
 514:.//User/code/Src/main.c ****   hltdc.Init.TotalWidth = 403;
 1844              		.loc 1 514 33 view .LVU688
 1845 0344 C4E909C1 		strd	ip, r1, [r4, #36]
 510:.//User/code/Src/main.c ****   hltdc.Init.AccumulatedHBP = 2;
 1846              		.loc 1 510 27 view .LVU689
 1847 0348 C4E90588 		strd	r8, r8, [r4, #20]
 520:.//User/code/Src/main.c ****   {
 1848              		.loc 1 520 7 view .LVU690
 1849 034c FFF7FEFF 		bl	HAL_LTDC_Init
 1850              	.LVL55:
 520:.//User/code/Src/main.c ****   {
 1851              		.loc 1 520 6 view .LVU691
 1852 0350 0246     		mov	r2, r0
 1853 0352 08B1     		cbz	r0, .L60
 522:.//User/code/Src/main.c ****   }
 1854              		.loc 1 522 5 is_stmt 1 view .LVU692
 1855              	.LBB369:
 1856              	.LBI369:
 707:.//User/code/Src/main.c **** {
 1857              		.loc 1 707 6 view .LVU693
 1858              	.LBE369:
 1859              	.LBE368:
 1860              	.LBE367:
 711:.//User/code/Src/main.c ****   while (1)
 1861              		.loc 1 711 3 view .LVU694
 1862              	.LBB386:
 1863              	.LBB381:
 1864              	.LBB372:
 1865              	.LBB370:
 1866              	.LBI370:
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1867              		.loc 2 207 27 view .LVU695
 1868              	.LBB371:
 1869              		.loc 2 209 3 view .LVU696
 1870              		.syntax unified
 1871              	@ 209 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1872 0354 72B6     		cpsid i
 1873              	@ 0 "" 2
 1874              		.thumb
 1875              		.syntax unified
 1876              	.L61:
 1877              	.LBE371:
 1878              	.LBE370:
 1879              	.LBE372:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 61


 1880              	.LBE381:
 1881              	.LBE386:
 712:.//User/code/Src/main.c ****   {
 1882              		.loc 1 712 3 view .LVU697
 1883              		.loc 1 714 3 view .LVU698
 712:.//User/code/Src/main.c ****   {
 1884              		.loc 1 712 9 view .LVU699
 712:.//User/code/Src/main.c ****   {
 1885              		.loc 1 712 3 view .LVU700
 1886              		.loc 1 714 3 view .LVU701
 712:.//User/code/Src/main.c ****   {
 1887              		.loc 1 712 9 view .LVU702
 1888 0356 FEE7     		b	.L61
 1889              	.L60:
 1890              	.LBB387:
 1891              	.LBB382:
 524:.//User/code/Src/main.c ****   pLayerCfg.WindowX1 = 0;
 1892              		.loc 1 524 3 view .LVU703
 525:.//User/code/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 1893              		.loc 1 525 3 view .LVU704
 526:.//User/code/Src/main.c ****   pLayerCfg.WindowY1 = 0;
 1894              		.loc 1 526 3 view .LVU705
 527:.//User/code/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 1895              		.loc 1 527 3 view .LVU706
 528:.//User/code/Src/main.c ****   pLayerCfg.Alpha = 0;
 1896              		.loc 1 528 3 view .LVU707
 529:.//User/code/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 1897              		.loc 1 529 3 view .LVU708
 530:.//User/code/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 1898              		.loc 1 530 3 view .LVU709
 531:.//User/code/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 1899              		.loc 1 531 3 view .LVU710
 532:.//User/code/Src/main.c ****   pLayerCfg.FBStartAdress = 0;
 1900              		.loc 1 532 3 view .LVU711
 533:.//User/code/Src/main.c ****   pLayerCfg.ImageWidth = 0;
 1901              		.loc 1 533 3 view .LVU712
 534:.//User/code/Src/main.c ****   pLayerCfg.ImageHeight = 0;
 1902              		.loc 1 534 3 view .LVU713
 535:.//User/code/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 1903              		.loc 1 535 3 view .LVU714
 536:.//User/code/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 1904              		.loc 1 536 3 view .LVU715
 537:.//User/code/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 1905              		.loc 1 537 3 view .LVU716
 538:.//User/code/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 1906              		.loc 1 538 3 view .LVU717
 531:.//User/code/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 1907              		.loc 1 531 29 is_stmt 0 view .LVU718
 1908 0358 4FF48065 		mov	r5, #1024
 539:.//User/code/Src/main.c ****   {
 1909              		.loc 1 539 7 view .LVU719
 1910 035c 18A9     		add	r1, sp, #96
 1911 035e 2046     		mov	r0, r4
 530:.//User/code/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 1912              		.loc 1 530 20 view .LVU720
 1913 0360 1E92     		str	r2, [sp, #120]
 536:.//User/code/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 62


 1914              		.loc 1 536 28 view .LVU721
 1915 0362 ADF89020 		strh	r2, [sp, #144]	@ movhi
 538:.//User/code/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 1916              		.loc 1 538 27 view .LVU722
 1917 0366 8DF89220 		strb	r2, [sp, #146]
 539:.//User/code/Src/main.c ****   {
 1918              		.loc 1 539 3 is_stmt 1 view .LVU723
 531:.//User/code/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 1919              		.loc 1 531 29 is_stmt 0 view .LVU724
 1920 036a 1F95     		str	r5, [sp, #124]
 525:.//User/code/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 1921              		.loc 1 525 22 view .LVU725
 1922 036c CDE91822 		strd	r2, r2, [sp, #96]
 527:.//User/code/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 1923              		.loc 1 527 22 view .LVU726
 1924 0370 CDE91A22 		strd	r2, r2, [sp, #104]
 529:.//User/code/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 1925              		.loc 1 529 19 view .LVU727
 1926 0374 CDE91C22 		strd	r2, r2, [sp, #112]
 533:.//User/code/Src/main.c ****   pLayerCfg.ImageWidth = 0;
 1927              		.loc 1 533 27 view .LVU728
 1928 0378 CDE92062 		strd	r6, r2, [sp, #128]
 535:.//User/code/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 1929              		.loc 1 535 25 view .LVU729
 1930 037c CDE92222 		strd	r2, r2, [sp, #136]
 539:.//User/code/Src/main.c ****   {
 1931              		.loc 1 539 7 view .LVU730
 1932 0380 FFF7FEFF 		bl	HAL_LTDC_ConfigLayer
 1933              	.LVL56:
 539:.//User/code/Src/main.c ****   {
 1934              		.loc 1 539 6 view .LVU731
 1935 0384 0346     		mov	r3, r0
 1936 0386 08B1     		cbz	r0, .L62
 541:.//User/code/Src/main.c ****   }
 1937              		.loc 1 541 5 is_stmt 1 view .LVU732
 1938              	.LBB373:
 1939              	.LBI373:
 707:.//User/code/Src/main.c **** {
 1940              		.loc 1 707 6 view .LVU733
 1941              	.LBE373:
 1942              	.LBE382:
 1943              	.LBE387:
 711:.//User/code/Src/main.c ****   while (1)
 1944              		.loc 1 711 3 view .LVU734
 1945              	.LBB388:
 1946              	.LBB383:
 1947              	.LBB376:
 1948              	.LBB374:
 1949              	.LBI374:
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1950              		.loc 2 207 27 view .LVU735
 1951              	.LBB375:
 1952              		.loc 2 209 3 view .LVU736
 1953              		.syntax unified
 1954              	@ 209 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1955 0388 72B6     		cpsid i
 1956              	@ 0 "" 2
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 63


 1957              		.thumb
 1958              		.syntax unified
 1959              	.L63:
 1960              	.LBE375:
 1961              	.LBE374:
 1962              	.LBE376:
 1963              	.LBE383:
 1964              	.LBE388:
 712:.//User/code/Src/main.c ****   {
 1965              		.loc 1 712 3 view .LVU737
 1966              		.loc 1 714 3 view .LVU738
 712:.//User/code/Src/main.c ****   {
 1967              		.loc 1 712 9 view .LVU739
 712:.//User/code/Src/main.c ****   {
 1968              		.loc 1 712 3 view .LVU740
 1969              		.loc 1 714 3 view .LVU741
 712:.//User/code/Src/main.c ****   {
 1970              		.loc 1 712 9 view .LVU742
 1971 038a FEE7     		b	.L63
 1972              	.L62:
 1973              	.LBB389:
 1974              	.LBB384:
 543:.//User/code/Src/main.c ****   pLayerCfg1.WindowX1 = 0;
 1975              		.loc 1 543 3 view .LVU743
 544:.//User/code/Src/main.c ****   pLayerCfg1.WindowY0 = 0;
 1976              		.loc 1 544 3 view .LVU744
 545:.//User/code/Src/main.c ****   pLayerCfg1.WindowY1 = 0;
 1977              		.loc 1 545 3 view .LVU745
 546:.//User/code/Src/main.c ****   pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 1978              		.loc 1 546 3 view .LVU746
 547:.//User/code/Src/main.c ****   pLayerCfg1.Alpha = 0;
 1979              		.loc 1 547 3 view .LVU747
 548:.//User/code/Src/main.c ****   pLayerCfg1.Alpha0 = 0;
 1980              		.loc 1 548 3 view .LVU748
 549:.//User/code/Src/main.c ****   pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 1981              		.loc 1 549 3 view .LVU749
 550:.//User/code/Src/main.c ****   pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 1982              		.loc 1 550 3 view .LVU750
 551:.//User/code/Src/main.c ****   pLayerCfg1.FBStartAdress = 0;
 1983              		.loc 1 551 3 view .LVU751
 552:.//User/code/Src/main.c ****   pLayerCfg1.ImageWidth = 0;
 1984              		.loc 1 552 3 view .LVU752
 553:.//User/code/Src/main.c ****   pLayerCfg1.ImageHeight = 0;
 1985              		.loc 1 553 3 view .LVU753
 554:.//User/code/Src/main.c ****   pLayerCfg1.Backcolor.Blue = 0;
 1986              		.loc 1 554 3 view .LVU754
 555:.//User/code/Src/main.c ****   pLayerCfg1.Backcolor.Green = 0;
 1987              		.loc 1 555 3 view .LVU755
 556:.//User/code/Src/main.c ****   pLayerCfg1.Backcolor.Red = 0;
 1988              		.loc 1 556 3 view .LVU756
 557:.//User/code/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 1989              		.loc 1 557 3 view .LVU757
 558:.//User/code/Src/main.c ****   {
 1990              		.loc 1 558 7 is_stmt 0 view .LVU758
 1991 038c 4246     		mov	r2, r8
 1992 038e 25A9     		add	r1, sp, #148
 1993 0390 2046     		mov	r0, r4
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 64


 555:.//User/code/Src/main.c ****   pLayerCfg1.Backcolor.Green = 0;
 1994              		.loc 1 555 29 view .LVU759
 1995 0392 ADF8C430 		strh	r3, [sp, #196]	@ movhi
 557:.//User/code/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 1996              		.loc 1 557 28 view .LVU760
 1997 0396 8DF8C630 		strb	r3, [sp, #198]
 558:.//User/code/Src/main.c ****   {
 1998              		.loc 1 558 3 is_stmt 1 view .LVU761
 544:.//User/code/Src/main.c ****   pLayerCfg1.WindowY0 = 0;
 1999              		.loc 1 544 23 is_stmt 0 view .LVU762
 2000 039a CDE92533 		strd	r3, r3, [sp, #148]
 546:.//User/code/Src/main.c ****   pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 2001              		.loc 1 546 23 view .LVU763
 2002 039e CDE92733 		strd	r3, r3, [sp, #156]
 548:.//User/code/Src/main.c ****   pLayerCfg1.Alpha0 = 0;
 2003              		.loc 1 548 20 view .LVU764
 2004 03a2 CDE92933 		strd	r3, r3, [sp, #164]
 550:.//User/code/Src/main.c ****   pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 2005              		.loc 1 550 30 view .LVU765
 2006 03a6 CDE92B35 		strd	r3, r5, [sp, #172]
 552:.//User/code/Src/main.c ****   pLayerCfg1.ImageWidth = 0;
 2007              		.loc 1 552 28 view .LVU766
 2008 03aa CDE92D63 		strd	r6, r3, [sp, #180]
 554:.//User/code/Src/main.c ****   pLayerCfg1.Backcolor.Blue = 0;
 2009              		.loc 1 554 26 view .LVU767
 2010 03ae CDE92F33 		strd	r3, r3, [sp, #188]
 558:.//User/code/Src/main.c ****   {
 2011              		.loc 1 558 7 view .LVU768
 2012 03b2 FFF7FEFF 		bl	HAL_LTDC_ConfigLayer
 2013              	.LVL57:
 558:.//User/code/Src/main.c ****   {
 2014              		.loc 1 558 6 view .LVU769
 2015 03b6 08B1     		cbz	r0, .L64
 560:.//User/code/Src/main.c ****   }
 2016              		.loc 1 560 5 is_stmt 1 view .LVU770
 2017              	.LBB377:
 2018              	.LBI377:
 707:.//User/code/Src/main.c **** {
 2019              		.loc 1 707 6 view .LVU771
 2020              	.LBE377:
 2021              	.LBE384:
 2022              	.LBE389:
 711:.//User/code/Src/main.c ****   while (1)
 2023              		.loc 1 711 3 view .LVU772
 2024              	.LBB390:
 2025              	.LBB385:
 2026              	.LBB380:
 2027              	.LBB378:
 2028              	.LBI378:
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2029              		.loc 2 207 27 view .LVU773
 2030              	.LBB379:
 2031              		.loc 2 209 3 view .LVU774
 2032              		.syntax unified
 2033              	@ 209 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2034 03b8 72B6     		cpsid i
 2035              	@ 0 "" 2
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 65


 2036              		.thumb
 2037              		.syntax unified
 2038              	.L65:
 2039              	.LBE379:
 2040              	.LBE378:
 2041              	.LBE380:
 2042              	.LBE385:
 2043              	.LBE390:
 712:.//User/code/Src/main.c ****   {
 2044              		.loc 1 712 3 view .LVU775
 2045              		.loc 1 714 3 view .LVU776
 712:.//User/code/Src/main.c ****   {
 2046              		.loc 1 712 9 view .LVU777
 712:.//User/code/Src/main.c ****   {
 2047              		.loc 1 712 3 view .LVU778
 2048              		.loc 1 714 3 view .LVU779
 712:.//User/code/Src/main.c ****   {
 2049              		.loc 1 712 9 view .LVU780
 2050 03ba FEE7     		b	.L65
 2051              	.L64:
 159:.//User/code/Src/main.c ****   MX_FATFS_Init();
 2052              		.loc 1 159 3 view .LVU781
 2053              	.LBB391:
 2054              	.LBI391:
 305:.//User/code/Src/main.c **** {
 2055              		.loc 1 305 13 view .LVU782
 2056              	.LBB392:
 315:.//User/code/Src/main.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 2057              		.loc 1 315 3 view .LVU783
 316:.//User/code/Src/main.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 2058              		.loc 1 316 3 view .LVU784
 317:.//User/code/Src/main.c ****   hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 2059              		.loc 1 317 3 view .LVU785
 315:.//User/code/Src/main.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 2060              		.loc 1 315 17 is_stmt 0 view .LVU786
 2061 03bc 1148     		ldr	r0, .L84+12
 316:.//User/code/Src/main.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 2062              		.loc 1 316 34 view .LVU787
 2063 03be 0023     		movs	r3, #0
 320:.//User/code/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 2064              		.loc 1 320 24 view .LVU788
 2065 03c0 0121     		movs	r1, #1
 315:.//User/code/Src/main.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 2066              		.loc 1 315 17 view .LVU789
 2067 03c2 114A     		ldr	r2, .L84+16
 316:.//User/code/Src/main.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 2068              		.loc 1 316 34 view .LVU790
 2069 03c4 8380     		strh	r3, [r0, #4]	@ movhi
 318:.//User/code/Src/main.c ****   hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 2070              		.loc 1 318 3 is_stmt 1 view .LVU791
 320:.//User/code/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 2071              		.loc 1 320 24 is_stmt 0 view .LVU792
 2072 03c6 0162     		str	r1, [r0, #32]
 315:.//User/code/Src/main.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 2073              		.loc 1 315 17 view .LVU793
 2074 03c8 0260     		str	r2, [r0]
 319:.//User/code/Src/main.c ****   hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 66


 2075              		.loc 1 319 37 view .LVU794
 2076 03ca C0E90533 		strd	r3, r3, [r0, #20]
 320:.//User/code/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 2077              		.loc 1 320 3 is_stmt 1 view .LVU795
 321:.//User/code/Src/main.c ****   {
 2078              		.loc 1 321 3 view .LVU796
 321:.//User/code/Src/main.c ****   {
 2079              		.loc 1 321 7 is_stmt 0 view .LVU797
 2080 03ce FFF7FEFF 		bl	HAL_CRC_Init
 2081              	.LVL58:
 321:.//User/code/Src/main.c ****   {
 2082              		.loc 1 321 6 view .LVU798
 2083 03d2 0446     		mov	r4, r0
 2084 03d4 08B1     		cbz	r0, .L66
 323:.//User/code/Src/main.c ****   }
 2085              		.loc 1 323 5 is_stmt 1 view .LVU799
 2086              	.LBB393:
 2087              	.LBI393:
 707:.//User/code/Src/main.c **** {
 2088              		.loc 1 707 6 view .LVU800
 2089              	.LBE393:
 2090              	.LBE392:
 2091              	.LBE391:
 711:.//User/code/Src/main.c ****   while (1)
 2092              		.loc 1 711 3 view .LVU801
 2093              	.LBB398:
 2094              	.LBB397:
 2095              	.LBB396:
 2096              	.LBB394:
 2097              	.LBI394:
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2098              		.loc 2 207 27 view .LVU802
 2099              	.LBB395:
 2100              		.loc 2 209 3 view .LVU803
 2101              		.syntax unified
 2102              	@ 209 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2103 03d6 72B6     		cpsid i
 2104              	@ 0 "" 2
 2105              		.thumb
 2106              		.syntax unified
 2107              	.L67:
 2108              	.LBE395:
 2109              	.LBE394:
 2110              	.LBE396:
 2111              	.LBE397:
 2112              	.LBE398:
 712:.//User/code/Src/main.c ****   {
 2113              		.loc 1 712 3 view .LVU804
 2114              		.loc 1 714 3 view .LVU805
 712:.//User/code/Src/main.c ****   {
 2115              		.loc 1 712 9 view .LVU806
 712:.//User/code/Src/main.c ****   {
 2116              		.loc 1 712 3 view .LVU807
 2117              		.loc 1 714 3 view .LVU808
 712:.//User/code/Src/main.c ****   {
 2118              		.loc 1 712 9 view .LVU809
 2119 03d8 FEE7     		b	.L67
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 67


 2120              	.L66:
 160:.//User/code/Src/main.c ****   /* USER CODE BEGIN 2 */
 2121              		.loc 1 160 3 view .LVU810
 2122 03da FFF7FEFF 		bl	MX_FATFS_Init
 2123              	.LVL59:
 166:.//User/code/Src/main.c **** 
 2124              		.loc 1 166 3 view .LVU811
 2125 03de FFF7FEFF 		bl	osKernelInitialize
 2126              	.LVL60:
 186:.//User/code/Src/main.c **** 
 2127              		.loc 1 186 3 view .LVU812
 186:.//User/code/Src/main.c **** 
 2128              		.loc 1 186 23 is_stmt 0 view .LVU813
 2129 03e2 2146     		mov	r1, r4
 2130 03e4 094A     		ldr	r2, .L84+20
 2131 03e6 0A48     		ldr	r0, .L84+24
 2132 03e8 FFF7FEFF 		bl	osThreadNew
 2133              	.LVL61:
 186:.//User/code/Src/main.c **** 
 2134              		.loc 1 186 21 view .LVU814
 2135 03ec 094B     		ldr	r3, .L84+28
 2136 03ee 1860     		str	r0, [r3]
 197:.//User/code/Src/main.c **** 
 2137              		.loc 1 197 3 is_stmt 1 view .LVU815
 2138 03f0 FFF7FEFF 		bl	osKernelStart
 2139              	.LVL62:
 2140              	.L68:
 202:.//User/code/Src/main.c ****   {
 2141              		.loc 1 202 3 discriminator 1 view .LVU816
 207:.//User/code/Src/main.c ****   /* USER CODE END 3 */
 2142              		.loc 1 207 3 discriminator 1 view .LVU817
 202:.//User/code/Src/main.c ****   {
 2143              		.loc 1 202 9 discriminator 1 view .LVU818
 202:.//User/code/Src/main.c ****   {
 2144              		.loc 1 202 3 discriminator 1 view .LVU819
 207:.//User/code/Src/main.c ****   /* USER CODE END 3 */
 2145              		.loc 1 207 3 discriminator 1 view .LVU820
 202:.//User/code/Src/main.c ****   {
 2146              		.loc 1 202 9 discriminator 1 view .LVU821
 2147 03f4 FEE7     		b	.L68
 2148              	.L85:
 2149 03f6 00BF     		.align	2
 2150              	.L84:
 2151 03f8 00000000 		.word	hdsi
 2152 03fc 00000000 		.word	hltdc
 2153 0400 00100050 		.word	1342181376
 2154 0404 00000000 		.word	hcrc
 2155 0408 004C0258 		.word	1476545536
 2156 040c 00000000 		.word	.LANCHOR0
 2157 0410 00000000 		.word	StartDefaultTask
 2158 0414 00000000 		.word	defaultTaskHandle
 2159              		.cfi_endproc
 2160              	.LFE148:
 2162              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 2163              		.align	1
 2164              		.p2align 2,,3
 2165              		.global	HAL_TIM_PeriodElapsedCallback
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 68


 2166              		.syntax unified
 2167              		.thumb
 2168              		.thumb_func
 2169              		.fpu fpv5-d16
 2171              	HAL_TIM_PeriodElapsedCallback:
 2172              	.LVL63:
 2173              	.LFB159:
 691:.//User/code/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 2174              		.loc 1 691 1 view -0
 2175              		.cfi_startproc
 2176              		@ args = 0, pretend = 0, frame = 0
 2177              		@ frame_needed = 0, uses_anonymous_args = 0
 2178              		@ link register save eliminated.
 695:.//User/code/Src/main.c ****     HAL_IncTick();
 2179              		.loc 1 695 3 view .LVU823
 695:.//User/code/Src/main.c ****     HAL_IncTick();
 2180              		.loc 1 695 6 is_stmt 0 view .LVU824
 2181 0000 0368     		ldr	r3, [r0]
 2182 0002 B3F1804F 		cmp	r3, #1073741824
 2183 0006 00D0     		beq	.L88
 701:.//User/code/Src/main.c **** 
 2184              		.loc 1 701 1 view .LVU825
 2185 0008 7047     		bx	lr
 2186              	.L88:
 696:.//User/code/Src/main.c ****   }
 2187              		.loc 1 696 5 is_stmt 1 view .LVU826
 2188 000a FFF7FEBF 		b	HAL_IncTick
 2189              	.LVL64:
 696:.//User/code/Src/main.c ****   }
 2190              		.loc 1 696 5 is_stmt 0 view .LVU827
 2191              		.cfi_endproc
 2192              	.LFE159:
 2194 000e 00BF     		.section	.text.Error_Handler,"ax",%progbits
 2195              		.align	1
 2196              		.p2align 2,,3
 2197              		.global	Error_Handler
 2198              		.syntax unified
 2199              		.thumb
 2200              		.thumb_func
 2201              		.fpu fpv5-d16
 2203              	Error_Handler:
 2204              	.LFB160:
 708:.//User/code/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 2205              		.loc 1 708 1 is_stmt 1 view -0
 2206              		.cfi_startproc
 2207              		@ Volatile: function does not return.
 2208              		@ args = 0, pretend = 0, frame = 0
 2209              		@ frame_needed = 0, uses_anonymous_args = 0
 2210              		@ link register save eliminated.
 711:.//User/code/Src/main.c ****   while (1)
 2211              		.loc 1 711 3 view .LVU829
 2212              	.LBB399:
 2213              	.LBI399:
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2214              		.loc 2 207 27 view .LVU830
 2215              	.LBB400:
 2216              		.loc 2 209 3 view .LVU831
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 69


 2217              		.syntax unified
 2218              	@ 209 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2219 0000 72B6     		cpsid i
 2220              	@ 0 "" 2
 2221              		.thumb
 2222              		.syntax unified
 2223              	.L90:
 2224              	.LBE400:
 2225              	.LBE399:
 712:.//User/code/Src/main.c ****   {
 2226              		.loc 1 712 3 discriminator 1 view .LVU832
 2227              		.loc 1 714 3 discriminator 1 view .LVU833
 712:.//User/code/Src/main.c ****   {
 2228              		.loc 1 712 9 discriminator 1 view .LVU834
 712:.//User/code/Src/main.c ****   {
 2229              		.loc 1 712 3 discriminator 1 view .LVU835
 2230              		.loc 1 714 3 discriminator 1 view .LVU836
 712:.//User/code/Src/main.c ****   {
 2231              		.loc 1 712 9 discriminator 1 view .LVU837
 2232 0002 FEE7     		b	.L90
 2233              		.cfi_endproc
 2234              	.LFE160:
 2236              		.global	defaultTask_attributes
 2237              		.section	.rodata.str1.4,"aMS",%progbits,1
 2238              		.align	2
 2239              	.LC0:
 2240 0000 64656661 		.ascii	"defaultTask\000"
 2240      756C7454 
 2240      61736B00 
 2241              		.comm	defaultTaskHandle,4,4
 2242              		.comm	huart1,144,4
 2243              		.comm	hltdc,168,4
 2244              		.comm	hdma_i2c4_tx,120,4
 2245              		.comm	hdma_i2c4_rx,120,4
 2246              		.comm	hi2c4,76,4
 2247              		.comm	hdsi,28,4
 2248              		.comm	hcrc,36,4
 2249              		.section	.rodata.defaultTask_attributes,"a"
 2250              		.align	2
 2251              		.set	.LANCHOR0,. + 0
 2254              	defaultTask_attributes:
 2255 0000 00000000 		.word	.LC0
 2256 0004 00000000 		.space	16
 2256      00000000 
 2256      00000000 
 2256      00000000 
 2257 0014 00020000 		.word	512
 2258 0018 18000000 		.word	24
 2259 001c 00000000 		.space	8
 2259      00000000 
 2260              		.text
 2261              	.Letext0:
 2262              		.file 3 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/machine/
 2263              		.file 4 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_std
 2264              		.file 5 ".//Libraries/CMSIS/Core/Include/core_cm7.h"
 2265              		.file 6 ".//Libraries/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 2266              		.file 7 ".//Libraries/CMSIS/Device/ST/STM32H7xx/Include/stm32h747xx.h"
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 70


 2267              		.file 8 ".//Libraries/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 2268              		.file 9 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/lock
 2269              		.file 10 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_ty
 2270              		.file 11 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/lib/gcc/arm-none-eabi/9.2.1/i
 2271              		.file 12 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/ree
 2272              		.file 13 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/math.h"
 2273              		.file 14 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 2274              		.file 15 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 2275              		.file 16 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 2276              		.file 17 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 2277              		.file 18 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 2278              		.file 19 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dsi.h"
 2279              		.file 20 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h"
 2280              		.file 21 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 2281              		.file 22 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h"
 2282              		.file 23 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h"
 2283              		.file 24 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 2284              		.file 25 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 2285              		.file 26 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 2286              		.file 27 ".//Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.h"
 2287              		.file 28 ".//Libraries/FatFs/Inc/integer.h"
 2288              		.file 29 ".//Libraries/FatFs/Inc/ff.h"
 2289              		.file 30 ".//Libraries/FatFs/Inc/diskio.h"
 2290              		.file 31 ".//Libraries/FatFs/Inc/ff_gen_drv.h"
 2291              		.file 32 ".//User/code/Inc/user_diskio.h"
 2292              		.file 33 ".//User/code/Inc/fatfs.h"
 2293              		.file 34 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 2294              		.file 35 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h"
 2295              		.file 36 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 2296              		.file 37 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 2297              		.file 38 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h"
 2298              		.file 39 "<built-in>"
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 71


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s:17     .text.StartDefaultTask:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s:26     .text.StartDefaultTask:0000000000000000 StartDefaultTask
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s:54     .text.SystemClock_Config:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s:62     .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s:321    .text.SystemClock_Config:00000000000000d4 $d
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s:328    .text.PeriphCommonClock_Config:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s:336    .text.PeriphCommonClock_Config:0000000000000000 PeriphCommonClock_Config
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s:444    .text.startup.main:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s:452    .text.startup.main:0000000000000000 main
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s:1722   .text.startup.main:00000000000002d0 $d
                            *COM*:000000000000004c hi2c4
                            *COM*:0000000000000090 huart1
                            *COM*:000000000000001c hdsi
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s:1735   .text.startup.main:00000000000002f0 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s:2151   .text.startup.main:00000000000003f8 $d
                            *COM*:00000000000000a8 hltdc
                            *COM*:0000000000000024 hcrc
                            *COM*:0000000000000004 defaultTaskHandle
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s:2163   .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s:2171   .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s:2195   .text.Error_Handler:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s:2203   .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s:2254   .rodata.defaultTask_attributes:0000000000000000 defaultTask_attributes
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s:2238   .rodata.str1.4:0000000000000000 $d
                            *COM*:0000000000000078 hdma_i2c4_tx
                            *COM*:0000000000000078 hdma_i2c4_rx
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s:2250   .rodata.defaultTask_attributes:0000000000000000 $d

UNDEFINED SYMBOLS
osDelay
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCC_MCOConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
HAL_HSEM_FastTake
HAL_HSEM_Release
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_DSI_Init
HAL_DSI_ConfigHostTimeouts
HAL_DSI_ConfigPhyTimer
HAL_DSI_ConfigFlowControl
HAL_DSI_SetLowPowerRXFilter
HAL_DSI_ConfigErrorMonitor
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccLci2g7.s 			page 72


HAL_DSI_ConfigCommand
HAL_DSI_ConfigAdaptedCommandMode
HAL_DSI_SetGenericVCID
HAL_LTDC_Init
HAL_LTDC_ConfigLayer
HAL_CRC_Init
MX_FATFS_Init
osKernelInitialize
osThreadNew
osKernelStart
HAL_IncTick
