$date
	Fri Oct 30 22:40:06 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # c $end
$scope module B $end
$var wire 1 " a $end
$var wire 1 # c $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
z!
$end
#100
0!
1#
#200
z!
0#
1"
#300
1!
1#
#400
