// ==============================================================
// RTL generated by AutoESL - High-Level Synthesis System (C, C++, SystemC)
// Version: 2011.1
// Copyright (C) 2011 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fastAtan2 (
        ap_clk,
        ap_rst,
        y,
        x,
        ap_return,
        ap_ce
);

input   ap_clk;
input   ap_rst;
input  [31:0] y;
input  [31:0] x;
output  [31:0] ap_return;
input   ap_ce;

reg   [31:0] x_read_reg_148;
reg   [31:0] ap_reg_ppstg_x_read_reg_148_pp0_it1;
reg   [31:0] ap_reg_ppstg_x_read_reg_148_pp0_it2;
reg   [31:0] ap_reg_ppstg_x_read_reg_148_pp0_it3;
reg   [31:0] ap_reg_ppstg_x_read_reg_148_pp0_it4;
reg   [31:0] ap_reg_ppstg_x_read_reg_148_pp0_it5;
reg   [31:0] ap_reg_ppstg_x_read_reg_148_pp0_it6;
reg   [31:0] ap_reg_ppstg_x_read_reg_148_pp0_it7;
reg   [31:0] ap_reg_ppstg_x_read_reg_148_pp0_it8;
reg   [31:0] y_read_reg_156;
reg   [31:0] ap_reg_ppstg_y_read_reg_156_pp0_it1;
reg   [31:0] ap_reg_ppstg_y_read_reg_156_pp0_it2;
reg   [31:0] ap_reg_ppstg_y_read_reg_156_pp0_it3;
reg   [31:0] ap_reg_ppstg_y_read_reg_156_pp0_it4;
reg   [31:0] ap_reg_ppstg_y_read_reg_156_pp0_it5;
reg   [31:0] ap_reg_ppstg_y_read_reg_156_pp0_it6;
reg   [31:0] ap_reg_ppstg_y_read_reg_156_pp0_it7;
reg   [31:0] ap_reg_ppstg_y_read_reg_156_pp0_it8;
reg   [31:0] ap_reg_ppstg_y_read_reg_156_pp0_it9;
reg   [31:0] ap_reg_ppstg_y_read_reg_156_pp0_it10;
reg   [31:0] ap_reg_ppstg_y_read_reg_156_pp0_it11;
reg   [31:0] ap_reg_ppstg_y_read_reg_156_pp0_it12;
reg   [31:0] ap_reg_ppstg_y_read_reg_156_pp0_it13;
reg   [31:0] ap_reg_ppstg_y_read_reg_156_pp0_it14;
wire   [31:0] grp_fu_57_p2;
reg   [31:0] x2_reg_165;
reg   [31:0] ap_reg_ppstg_x2_reg_165_pp0_it4;
reg   [31:0] ap_reg_ppstg_x2_reg_165_pp0_it5;
reg   [31:0] ap_reg_ppstg_x2_reg_165_pp0_it6;
reg   [31:0] ap_reg_ppstg_x2_reg_165_pp0_it7;
reg   [31:0] ap_reg_ppstg_x2_reg_165_pp0_it8;
reg   [31:0] ap_reg_ppstg_x2_reg_165_pp0_it9;
reg   [31:0] ap_reg_ppstg_x2_reg_165_pp0_it10;
wire   [31:0] grp_fu_63_p2;
reg   [31:0] y2_reg_172;
reg   [31:0] ap_reg_ppstg_y2_reg_172_pp0_it4;
reg   [31:0] ap_reg_ppstg_y2_reg_172_pp0_it5;
reg   [31:0] ap_reg_ppstg_y2_reg_172_pp0_it6;
reg   [31:0] ap_reg_ppstg_y2_reg_172_pp0_it7;
reg   [31:0] ap_reg_ppstg_y2_reg_172_pp0_it8;
reg   [31:0] ap_reg_ppstg_y2_reg_172_pp0_it9;
reg   [31:0] ap_reg_ppstg_y2_reg_172_pp0_it10;
wire   [0:0] grp_fu_93_p2;
reg   [0:0] tmp_reg_179;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it20;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it21;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it22;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it25;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it26;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it27;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it28;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it31;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it32;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it33;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it34;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it37;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it38;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it39;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it40;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it47;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it48;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it49;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it50;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it51;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it52;
wire   [0:0] grp_fu_99_p2;
reg   [0:0] tmp_17_reg_183;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it20;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it21;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it22;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it25;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it26;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it27;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it28;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it31;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it32;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it33;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it34;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it37;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it38;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it39;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it40;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it47;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it48;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it49;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it50;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it51;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_183_pp0_it52;
wire   [0:0] grp_fu_104_p2;
reg   [0:0] tmp_10_reg_187;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it20;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it21;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it22;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it25;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it26;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it27;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it28;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it31;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it32;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it33;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it34;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it37;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it38;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it39;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it40;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it47;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_187_pp0_it48;
wire   [63:0] grp_fu_75_p1;
reg   [63:0] tmp_12_reg_192;
wire   [63:0] grp_fu_78_p1;
reg   [63:0] tmp_6_reg_197;
wire   [0:0] grp_fu_109_p2;
reg   [0:0] tmp_19_reg_202;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it20;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it21;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it22;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it25;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it26;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it27;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it28;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it31;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it32;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it33;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it34;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it37;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it38;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it39;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it40;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it47;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it48;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it49;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it50;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it51;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_202_pp0_it52;
wire   [63:0] grp_fu_81_p1;
reg   [63:0] tmp_1_reg_206;
wire   [63:0] grp_fu_84_p1;
reg   [63:0] tmp_11_reg_211;
wire   [63:0] grp_fu_123_p2;
reg   [63:0] tmp_13_reg_216;
wire   [63:0] grp_fu_87_p1;
reg   [63:0] tmp_5_reg_221;
reg   [63:0] tmp_7_reg_226;
wire   [63:0] grp_fu_128_p2;
reg   [63:0] tmp_2_reg_231;
wire   [63:0] grp_fu_90_p1;
reg   [63:0] tmp_3_reg_236;
wire   [63:0] grp_fu_114_p2;
reg   [63:0] tmp_14_reg_241;
reg   [63:0] tmp_8_reg_246;
wire   [63:0] grp_fu_133_p2;
reg   [63:0] tmp_4_reg_251;
wire   [63:0] grp_fu_118_p2;
reg   [63:0] tmp_15_reg_256;
reg   [63:0] tmp_9_reg_261;
wire   [63:0] grp_fu_137_p2;
reg   [63:0] tmp_16_reg_266;
reg   [63:0] tmp_s_reg_271;
wire   [31:0] grp_fu_69_p1;
reg   [31:0] a_1_reg_276;
reg   [31:0] ap_reg_ppstg_a_1_reg_276_pp0_it50;
reg   [31:0] ap_reg_ppstg_a_1_reg_276_pp0_it51;
wire   [31:0] grp_fu_72_p1;
reg   [31:0] a_reg_282;
wire   [31:0] p_pn_fu_141_p3;
reg   [31:0] p_pn_reg_287;
wire   [31:0] grp_fu_48_p2;
reg   [31:0] ap_reg_phiprechg_UnifiedRetVal_reg_34pp0_it53;
reg   [31:0] UnifiedRetVal_phi_fu_37_p8;
reg   [31:0] grp_fu_48_p0;
reg   [31:0] grp_fu_48_p1;
wire   [31:0] grp_fu_57_p0;
wire   [31:0] grp_fu_57_p1;
wire   [31:0] grp_fu_63_p0;
wire   [31:0] grp_fu_63_p1;
wire   [63:0] grp_fu_69_p0;
wire   [63:0] grp_fu_72_p0;
wire   [31:0] grp_fu_75_p0;
wire   [31:0] grp_fu_78_p0;
wire   [31:0] grp_fu_81_p0;
wire   [31:0] grp_fu_84_p0;
wire   [31:0] grp_fu_87_p0;
wire   [31:0] grp_fu_90_p0;
wire   [31:0] grp_fu_93_p0;
wire   [31:0] grp_fu_93_p1;
wire   [31:0] grp_fu_99_p0;
wire   [31:0] grp_fu_99_p1;
wire   [31:0] grp_fu_104_p0;
wire   [31:0] grp_fu_104_p1;
wire   [31:0] grp_fu_109_p0;
wire   [31:0] grp_fu_109_p1;
reg   [63:0] grp_fu_114_p0;
reg   [63:0] grp_fu_114_p1;
reg   [63:0] grp_fu_118_p0;
wire   [63:0] grp_fu_118_p1;
reg   [63:0] grp_fu_123_p0;
wire   [63:0] grp_fu_123_p1;
wire   [63:0] grp_fu_128_p0;
wire   [63:0] grp_fu_128_p1;
wire   [63:0] grp_fu_133_p0;
wire   [63:0] grp_fu_133_p1;
wire   [63:0] grp_fu_137_p0;
reg   [63:0] grp_fu_137_p1;
reg   [1:0] grp_fu_48_opcode;
reg    grp_fu_48_ce;
reg    grp_fu_57_ce;
reg    grp_fu_63_ce;
reg    grp_fu_69_ce;
reg    grp_fu_72_ce;
reg    grp_fu_75_ce;
reg    grp_fu_78_ce;
reg    grp_fu_81_ce;
reg    grp_fu_84_ce;
reg    grp_fu_87_ce;
reg    grp_fu_90_ce;
reg    grp_fu_93_ce;
wire   [4:0] grp_fu_93_opcode;
reg    grp_fu_99_ce;
wire   [4:0] grp_fu_99_opcode;
reg    grp_fu_104_ce;
wire   [4:0] grp_fu_104_opcode;
reg    grp_fu_109_ce;
wire   [4:0] grp_fu_109_opcode;
reg    grp_fu_114_ce;
reg    grp_fu_118_ce;
reg    grp_fu_123_ce;
reg    grp_fu_128_ce;
reg    grp_fu_133_ce;
reg    grp_fu_137_ce;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_43B40000 = 32'b01000011101101000000000000000000;
parameter    ap_const_lv32_43340000 = 32'b01000011001101000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv64_3CB0000000000000 = 64'b0011110010110000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_3FD1EB851EB851EC = 64'b0011111111010001111010111000010100011110101110000101000111101100;
parameter    ap_const_lv64_404CA5DC0D03CF26 = 64'b0100000001001100101001011101110000001101000000111100111100100110;
parameter    ap_const_lv32_43870000 = 32'b01000011100001110000000000000000;
parameter    ap_const_lv32_42B40000 = 32'b01000010101101000000000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_1 = 2'b01;
parameter    ap_const_lv5_A = 5'b01010;
parameter    ap_const_lv5_4 = 5'b00100;
parameter    ap_const_lv5_C = 5'b01100;
parameter    ap_const_lv32_1 = 32'b00000000000000000000000000000001;
parameter    ap_true = 1'b1;


fastAtan2_grp_fu_48_ACMP_faddfsub_50 #(
    .ID( 50 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fastAtan2_grp_fu_48_ACMP_faddfsub_50_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_48_p0 ),
    .din1( grp_fu_48_p1 ),
    .opcode( grp_fu_48_opcode ),
    .ce( grp_fu_48_ce ),
    .dout( grp_fu_48_p2 )
);

fastAtan2_grp_fu_57_ACMP_fmul_51 #(
    .ID( 51 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fastAtan2_grp_fu_57_ACMP_fmul_51_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_57_p0 ),
    .din1( grp_fu_57_p1 ),
    .ce( grp_fu_57_ce ),
    .dout( grp_fu_57_p2 )
);

fastAtan2_grp_fu_63_ACMP_fmul_52 #(
    .ID( 52 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fastAtan2_grp_fu_63_ACMP_fmul_52_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_63_p0 ),
    .din1( grp_fu_63_p1 ),
    .ce( grp_fu_63_ce ),
    .dout( grp_fu_63_p2 )
);

fastAtan2_grp_fu_69_ACMP_fptrunc_53 #(
    .ID( 53 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
fastAtan2_grp_fu_69_ACMP_fptrunc_53_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_69_p0 ),
    .ce( grp_fu_69_ce ),
    .dout( grp_fu_69_p1 )
);

fastAtan2_grp_fu_72_ACMP_fptrunc_54 #(
    .ID( 54 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
fastAtan2_grp_fu_72_ACMP_fptrunc_54_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_72_p0 ),
    .ce( grp_fu_72_ce ),
    .dout( grp_fu_72_p1 )
);

fastAtan2_grp_fu_75_ACMP_fpext_55 #(
    .ID( 55 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fastAtan2_grp_fu_75_ACMP_fpext_55_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_75_p0 ),
    .ce( grp_fu_75_ce ),
    .dout( grp_fu_75_p1 )
);

fastAtan2_grp_fu_78_ACMP_fpext_56 #(
    .ID( 56 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fastAtan2_grp_fu_78_ACMP_fpext_56_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_78_p0 ),
    .ce( grp_fu_78_ce ),
    .dout( grp_fu_78_p1 )
);

fastAtan2_grp_fu_81_ACMP_fpext_57 #(
    .ID( 57 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fastAtan2_grp_fu_81_ACMP_fpext_57_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_81_p0 ),
    .ce( grp_fu_81_ce ),
    .dout( grp_fu_81_p1 )
);

fastAtan2_grp_fu_84_ACMP_fpext_58 #(
    .ID( 58 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fastAtan2_grp_fu_84_ACMP_fpext_58_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_84_p0 ),
    .ce( grp_fu_84_ce ),
    .dout( grp_fu_84_p1 )
);

fastAtan2_grp_fu_87_ACMP_fpext_59 #(
    .ID( 59 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fastAtan2_grp_fu_87_ACMP_fpext_59_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_87_p0 ),
    .ce( grp_fu_87_ce ),
    .dout( grp_fu_87_p1 )
);

fastAtan2_grp_fu_90_ACMP_fpext_60 #(
    .ID( 60 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fastAtan2_grp_fu_90_ACMP_fpext_60_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_90_p0 ),
    .ce( grp_fu_90_ce ),
    .dout( grp_fu_90_p1 )
);

fastAtan2_grp_fu_93_ACMP_fcmp_61 #(
    .ID( 61 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fastAtan2_grp_fu_93_ACMP_fcmp_61_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_93_p0 ),
    .din1( grp_fu_93_p1 ),
    .ce( grp_fu_93_ce ),
    .opcode( grp_fu_93_opcode ),
    .dout( grp_fu_93_p2 )
);

fastAtan2_grp_fu_99_ACMP_fcmp_62 #(
    .ID( 62 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fastAtan2_grp_fu_99_ACMP_fcmp_62_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_99_p0 ),
    .din1( grp_fu_99_p1 ),
    .ce( grp_fu_99_ce ),
    .opcode( grp_fu_99_opcode ),
    .dout( grp_fu_99_p2 )
);

fastAtan2_grp_fu_104_ACMP_fcmp_63 #(
    .ID( 63 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fastAtan2_grp_fu_104_ACMP_fcmp_63_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_104_p0 ),
    .din1( grp_fu_104_p1 ),
    .ce( grp_fu_104_ce ),
    .opcode( grp_fu_104_opcode ),
    .dout( grp_fu_104_p2 )
);

fastAtan2_grp_fu_109_ACMP_fcmp_64 #(
    .ID( 64 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fastAtan2_grp_fu_109_ACMP_fcmp_64_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_109_p0 ),
    .din1( grp_fu_109_p1 ),
    .ce( grp_fu_109_ce ),
    .opcode( grp_fu_109_opcode ),
    .dout( grp_fu_109_p2 )
);

fastAtan2_grp_fu_114_ACMP_dadd_65 #(
    .ID( 65 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
fastAtan2_grp_fu_114_ACMP_dadd_65_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_114_p0 ),
    .din1( grp_fu_114_p1 ),
    .ce( grp_fu_114_ce ),
    .dout( grp_fu_114_p2 )
);

fastAtan2_grp_fu_118_ACMP_dadd_66 #(
    .ID( 66 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
fastAtan2_grp_fu_118_ACMP_dadd_66_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_118_p0 ),
    .din1( grp_fu_118_p1 ),
    .ce( grp_fu_118_ce ),
    .dout( grp_fu_118_p2 )
);

fastAtan2_grp_fu_123_ACMP_dmul_67 #(
    .ID( 67 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
fastAtan2_grp_fu_123_ACMP_dmul_67_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_123_p0 ),
    .din1( grp_fu_123_p1 ),
    .ce( grp_fu_123_ce ),
    .dout( grp_fu_123_p2 )
);

fastAtan2_grp_fu_128_ACMP_dmul_68 #(
    .ID( 68 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
fastAtan2_grp_fu_128_ACMP_dmul_68_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_128_p0 ),
    .din1( grp_fu_128_p1 ),
    .ce( grp_fu_128_ce ),
    .dout( grp_fu_128_p2 )
);

fastAtan2_grp_fu_133_ACMP_dmul_69 #(
    .ID( 69 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
fastAtan2_grp_fu_133_ACMP_dmul_69_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_133_p0 ),
    .din1( grp_fu_133_p1 ),
    .ce( grp_fu_133_ce ),
    .dout( grp_fu_133_p2 )
);

fastAtan2_grp_fu_137_ACMP_ddiv_70 #(
    .ID( 70 ),
    .NUM_STAGE( 22 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
fastAtan2_grp_fu_137_ACMP_ddiv_70_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_137_p0 ),
    .din1( grp_fu_137_p1 ),
    .ce( grp_fu_137_ce ),
    .dout( grp_fu_137_p2 )
);



/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_ce) & (ap_reg_ppstg_tmp_reg_179_pp0_it48 == ap_const_lv1_0))) begin
        a_1_reg_276 <= grp_fu_69_p1;
    end
    if (((ap_const_logic_1 == ap_ce) & ~(ap_reg_ppstg_tmp_reg_179_pp0_it48 == ap_const_lv1_0))) begin
        a_reg_282 <= grp_fu_72_p1;
    end
    if (((ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_202_pp0_it51) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_183_pp0_it51) & (ap_reg_ppstg_tmp_reg_179_pp0_it51 == ap_const_lv1_0))) begin
        ap_reg_phiprechg_UnifiedRetVal_reg_34pp0_it53 <= ap_reg_ppstg_a_1_reg_276_pp0_it51;
    end else if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_phiprechg_UnifiedRetVal_reg_34pp0_it53 <= ap_const_lv32_1;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_a_1_reg_276_pp0_it50 <= a_1_reg_276;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_a_1_reg_276_pp0_it51 <= ap_reg_ppstg_a_1_reg_276_pp0_it50;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it10 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it9;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it11 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it10;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it12 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it11;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it13 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it12;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it14 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it13;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it15 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it14;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it16 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it15;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it17 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it16;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it18 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it17;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it19 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it18;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it20 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it19;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it21 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it20;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it22 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it21;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it23 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it22;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it24 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it23;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it25 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it24;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it26 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it25;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it27 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it26;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it28 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it27;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it29 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it28;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it30 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it29;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it31 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it30;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it32 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it31;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it33 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it32;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it34 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it33;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it35 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it34;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it36 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it35;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it37 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it36;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it38 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it37;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it39 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it38;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it40 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it39;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it41 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it40;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it42 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it41;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it43 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it42;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it44 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it43;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it45 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it44;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it46 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it45;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it47 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it46;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it48 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it47;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it8 <= tmp_10_reg_187;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_10_reg_187_pp0_it9 <= ap_reg_ppstg_tmp_10_reg_187_pp0_it8;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it10 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it9;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it11 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it10;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it12 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it11;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it13 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it12;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it14 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it13;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it15 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it14;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it16 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it15;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it17 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it16;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it18 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it17;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it19 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it18;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it20 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it19;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it21 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it20;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it22 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it21;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it23 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it22;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it24 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it23;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it25 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it24;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it26 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it25;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it27 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it26;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it28 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it27;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it29 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it28;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it30 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it29;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it31 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it30;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it32 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it31;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it33 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it32;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it34 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it33;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it35 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it34;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it36 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it35;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it37 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it36;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it38 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it37;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it39 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it38;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it40 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it39;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it41 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it40;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it42 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it41;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it43 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it42;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it44 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it43;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it45 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it44;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it46 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it45;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it47 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it46;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it48 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it47;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it49 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it48;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it50 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it49;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it51 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it50;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it52 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it51;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it8 <= tmp_17_reg_183;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_17_reg_183_pp0_it9 <= ap_reg_ppstg_tmp_17_reg_183_pp0_it8;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it10 <= tmp_19_reg_202;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it11 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it10;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it12 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it11;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it13 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it12;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it14 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it13;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it15 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it14;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it16 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it15;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it17 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it16;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it18 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it17;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it19 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it18;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it20 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it19;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it21 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it20;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it22 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it21;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it23 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it22;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it24 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it23;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it25 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it24;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it26 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it25;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it27 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it26;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it28 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it27;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it29 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it28;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it30 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it29;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it31 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it30;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it32 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it31;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it33 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it32;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it34 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it33;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it35 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it34;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it36 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it35;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it37 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it36;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it38 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it37;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it39 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it38;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it40 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it39;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it41 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it40;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it42 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it41;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it43 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it42;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it44 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it43;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it45 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it44;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it46 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it45;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it47 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it46;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it48 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it47;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it49 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it48;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it50 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it49;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it51 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it50;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_19_reg_202_pp0_it52 <= ap_reg_ppstg_tmp_19_reg_202_pp0_it51;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it10 <= ap_reg_ppstg_tmp_reg_179_pp0_it9;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it11 <= ap_reg_ppstg_tmp_reg_179_pp0_it10;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it12 <= ap_reg_ppstg_tmp_reg_179_pp0_it11;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it13 <= ap_reg_ppstg_tmp_reg_179_pp0_it12;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it14 <= ap_reg_ppstg_tmp_reg_179_pp0_it13;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it15 <= ap_reg_ppstg_tmp_reg_179_pp0_it14;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it16 <= ap_reg_ppstg_tmp_reg_179_pp0_it15;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it17 <= ap_reg_ppstg_tmp_reg_179_pp0_it16;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it18 <= ap_reg_ppstg_tmp_reg_179_pp0_it17;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it19 <= ap_reg_ppstg_tmp_reg_179_pp0_it18;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it20 <= ap_reg_ppstg_tmp_reg_179_pp0_it19;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it21 <= ap_reg_ppstg_tmp_reg_179_pp0_it20;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it22 <= ap_reg_ppstg_tmp_reg_179_pp0_it21;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it23 <= ap_reg_ppstg_tmp_reg_179_pp0_it22;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it24 <= ap_reg_ppstg_tmp_reg_179_pp0_it23;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it25 <= ap_reg_ppstg_tmp_reg_179_pp0_it24;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it26 <= ap_reg_ppstg_tmp_reg_179_pp0_it25;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it27 <= ap_reg_ppstg_tmp_reg_179_pp0_it26;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it28 <= ap_reg_ppstg_tmp_reg_179_pp0_it27;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it29 <= ap_reg_ppstg_tmp_reg_179_pp0_it28;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it30 <= ap_reg_ppstg_tmp_reg_179_pp0_it29;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it31 <= ap_reg_ppstg_tmp_reg_179_pp0_it30;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it32 <= ap_reg_ppstg_tmp_reg_179_pp0_it31;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it33 <= ap_reg_ppstg_tmp_reg_179_pp0_it32;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it34 <= ap_reg_ppstg_tmp_reg_179_pp0_it33;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it35 <= ap_reg_ppstg_tmp_reg_179_pp0_it34;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it36 <= ap_reg_ppstg_tmp_reg_179_pp0_it35;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it37 <= ap_reg_ppstg_tmp_reg_179_pp0_it36;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it38 <= ap_reg_ppstg_tmp_reg_179_pp0_it37;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it39 <= ap_reg_ppstg_tmp_reg_179_pp0_it38;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it40 <= ap_reg_ppstg_tmp_reg_179_pp0_it39;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it41 <= ap_reg_ppstg_tmp_reg_179_pp0_it40;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it42 <= ap_reg_ppstg_tmp_reg_179_pp0_it41;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it43 <= ap_reg_ppstg_tmp_reg_179_pp0_it42;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it44 <= ap_reg_ppstg_tmp_reg_179_pp0_it43;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it45 <= ap_reg_ppstg_tmp_reg_179_pp0_it44;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it46 <= ap_reg_ppstg_tmp_reg_179_pp0_it45;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it47 <= ap_reg_ppstg_tmp_reg_179_pp0_it46;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it48 <= ap_reg_ppstg_tmp_reg_179_pp0_it47;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it49 <= ap_reg_ppstg_tmp_reg_179_pp0_it48;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it50 <= ap_reg_ppstg_tmp_reg_179_pp0_it49;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it51 <= ap_reg_ppstg_tmp_reg_179_pp0_it50;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it52 <= ap_reg_ppstg_tmp_reg_179_pp0_it51;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it6 <= tmp_reg_179;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it7 <= ap_reg_ppstg_tmp_reg_179_pp0_it6;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it8 <= ap_reg_ppstg_tmp_reg_179_pp0_it7;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_reg_179_pp0_it9 <= ap_reg_ppstg_tmp_reg_179_pp0_it8;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_x2_reg_165_pp0_it10 <= ap_reg_ppstg_x2_reg_165_pp0_it9;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_x2_reg_165_pp0_it4 <= x2_reg_165;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_x2_reg_165_pp0_it5 <= ap_reg_ppstg_x2_reg_165_pp0_it4;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_x2_reg_165_pp0_it6 <= ap_reg_ppstg_x2_reg_165_pp0_it5;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_x2_reg_165_pp0_it7 <= ap_reg_ppstg_x2_reg_165_pp0_it6;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_x2_reg_165_pp0_it8 <= ap_reg_ppstg_x2_reg_165_pp0_it7;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_x2_reg_165_pp0_it9 <= ap_reg_ppstg_x2_reg_165_pp0_it8;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_x_read_reg_148_pp0_it1 <= x_read_reg_148;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_x_read_reg_148_pp0_it2 <= ap_reg_ppstg_x_read_reg_148_pp0_it1;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_x_read_reg_148_pp0_it3 <= ap_reg_ppstg_x_read_reg_148_pp0_it2;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_x_read_reg_148_pp0_it4 <= ap_reg_ppstg_x_read_reg_148_pp0_it3;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_x_read_reg_148_pp0_it5 <= ap_reg_ppstg_x_read_reg_148_pp0_it4;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_x_read_reg_148_pp0_it6 <= ap_reg_ppstg_x_read_reg_148_pp0_it5;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_x_read_reg_148_pp0_it7 <= ap_reg_ppstg_x_read_reg_148_pp0_it6;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_x_read_reg_148_pp0_it8 <= ap_reg_ppstg_x_read_reg_148_pp0_it7;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_y2_reg_172_pp0_it10 <= ap_reg_ppstg_y2_reg_172_pp0_it9;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_y2_reg_172_pp0_it4 <= y2_reg_172;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_y2_reg_172_pp0_it5 <= ap_reg_ppstg_y2_reg_172_pp0_it4;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_y2_reg_172_pp0_it6 <= ap_reg_ppstg_y2_reg_172_pp0_it5;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_y2_reg_172_pp0_it7 <= ap_reg_ppstg_y2_reg_172_pp0_it6;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_y2_reg_172_pp0_it8 <= ap_reg_ppstg_y2_reg_172_pp0_it7;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_y2_reg_172_pp0_it9 <= ap_reg_ppstg_y2_reg_172_pp0_it8;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_y_read_reg_156_pp0_it1 <= y_read_reg_156;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_y_read_reg_156_pp0_it10 <= ap_reg_ppstg_y_read_reg_156_pp0_it9;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_y_read_reg_156_pp0_it11 <= ap_reg_ppstg_y_read_reg_156_pp0_it10;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_y_read_reg_156_pp0_it12 <= ap_reg_ppstg_y_read_reg_156_pp0_it11;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_y_read_reg_156_pp0_it13 <= ap_reg_ppstg_y_read_reg_156_pp0_it12;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_y_read_reg_156_pp0_it14 <= ap_reg_ppstg_y_read_reg_156_pp0_it13;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_y_read_reg_156_pp0_it2 <= ap_reg_ppstg_y_read_reg_156_pp0_it1;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_y_read_reg_156_pp0_it3 <= ap_reg_ppstg_y_read_reg_156_pp0_it2;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_y_read_reg_156_pp0_it4 <= ap_reg_ppstg_y_read_reg_156_pp0_it3;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_y_read_reg_156_pp0_it5 <= ap_reg_ppstg_y_read_reg_156_pp0_it4;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_y_read_reg_156_pp0_it6 <= ap_reg_ppstg_y_read_reg_156_pp0_it5;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_y_read_reg_156_pp0_it7 <= ap_reg_ppstg_y_read_reg_156_pp0_it6;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_y_read_reg_156_pp0_it8 <= ap_reg_ppstg_y_read_reg_156_pp0_it7;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_y_read_reg_156_pp0_it9 <= ap_reg_ppstg_y_read_reg_156_pp0_it8;
    end
    if (((ap_const_logic_1 == ap_ce) & ~(ap_reg_ppstg_tmp_reg_179_pp0_it48 == ap_const_lv1_0))) begin
        p_pn_reg_287[16] <= p_pn_fu_141_p3[16];
        p_pn_reg_287[17] <= p_pn_fu_141_p3[17];
        p_pn_reg_287[20] <= p_pn_fu_141_p3[20];
        p_pn_reg_287[21] <= p_pn_fu_141_p3[21];
        p_pn_reg_287[24] <= p_pn_fu_141_p3[24];
    end
    if (((ap_const_logic_1 == ap_ce) & ~(ap_reg_ppstg_tmp_reg_179_pp0_it6 == ap_const_lv1_0))) begin
        tmp_10_reg_187 <= grp_fu_104_p2;
    end
    if (((ap_const_logic_1 == ap_ce) & (ap_reg_ppstg_tmp_reg_179_pp0_it13 == ap_const_lv1_0))) begin
        tmp_11_reg_211 <= grp_fu_84_p1;
    end
    if (((ap_const_logic_1 == ap_ce) & (ap_reg_ppstg_tmp_reg_179_pp0_it7 == ap_const_lv1_0))) begin
        tmp_12_reg_192 <= grp_fu_75_p1;
    end
    if (((ap_const_logic_1 == ap_ce) & (ap_reg_ppstg_tmp_reg_179_pp0_it13 == ap_const_lv1_0))) begin
        tmp_13_reg_216 <= grp_fu_123_p2;
    end
    if (((ap_const_logic_1 == ap_ce) & (ap_reg_ppstg_tmp_reg_179_pp0_it18 == ap_const_lv1_0))) begin
        tmp_14_reg_241 <= grp_fu_114_p2;
    end
    if (((ap_const_logic_1 == ap_ce) & (ap_reg_ppstg_tmp_reg_179_pp0_it23 == ap_const_lv1_0))) begin
        tmp_15_reg_256 <= grp_fu_118_p2;
    end
    if (((ap_const_logic_1 == ap_ce) & (ap_reg_ppstg_tmp_reg_179_pp0_it45 == ap_const_lv1_0))) begin
        tmp_16_reg_266 <= grp_fu_137_p2;
    end
    if (((ap_const_logic_1 == ap_ce) & (ap_reg_ppstg_tmp_reg_179_pp0_it6 == ap_const_lv1_0))) begin
        tmp_17_reg_183 <= grp_fu_99_p2;
    end
    if (((ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_183_pp0_it8) & (ap_reg_ppstg_tmp_reg_179_pp0_it8 == ap_const_lv1_0))) begin
        tmp_19_reg_202 <= grp_fu_109_p2;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        tmp_1_reg_206 <= grp_fu_81_p1;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        tmp_2_reg_231 <= grp_fu_128_p2;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        tmp_3_reg_236 <= grp_fu_90_p1;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        tmp_4_reg_251 <= grp_fu_133_p2;
    end
    if (((ap_const_logic_1 == ap_ce) & ~(ap_reg_ppstg_tmp_reg_179_pp0_it13 == ap_const_lv1_0))) begin
        tmp_5_reg_221 <= grp_fu_87_p1;
    end
    if (((ap_const_logic_1 == ap_ce) & ~(ap_reg_ppstg_tmp_reg_179_pp0_it7 == ap_const_lv1_0))) begin
        tmp_6_reg_197 <= grp_fu_78_p1;
    end
    if (((ap_const_logic_1 == ap_ce) & ~(ap_reg_ppstg_tmp_reg_179_pp0_it13 == ap_const_lv1_0))) begin
        tmp_7_reg_226 <= grp_fu_123_p2;
    end
    if (((ap_const_logic_1 == ap_ce) & ~(ap_reg_ppstg_tmp_reg_179_pp0_it18 == ap_const_lv1_0))) begin
        tmp_8_reg_246 <= grp_fu_114_p2;
    end
    if (((ap_const_logic_1 == ap_ce) & ~(ap_reg_ppstg_tmp_reg_179_pp0_it23 == ap_const_lv1_0))) begin
        tmp_9_reg_261 <= grp_fu_118_p2;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        tmp_reg_179 <= grp_fu_93_p2;
    end
    if (((ap_const_logic_1 == ap_ce) & ~(ap_reg_ppstg_tmp_reg_179_pp0_it45 == ap_const_lv1_0))) begin
        tmp_s_reg_271 <= grp_fu_137_p2;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        x2_reg_165 <= grp_fu_57_p2;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        x_read_reg_148 <= x;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        y2_reg_172 <= grp_fu_63_p2;
    end
    if ((ap_const_logic_1 == ap_ce)) begin
        y_read_reg_156 <= y;
    end
end

/// UnifiedRetVal_phi_fu_37_p8 assign process. ///
always @ (ap_reg_ppstg_tmp_reg_179_pp0_it52 or ap_reg_ppstg_tmp_17_reg_183_pp0_it52 or ap_reg_ppstg_tmp_19_reg_202_pp0_it52 or grp_fu_48_p2 or ap_reg_phiprechg_UnifiedRetVal_reg_34pp0_it53)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_183_pp0_it52) & (ap_reg_ppstg_tmp_reg_179_pp0_it52 == ap_const_lv1_0)) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_183_pp0_it52) & (ap_reg_ppstg_tmp_reg_179_pp0_it52 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_202_pp0_it52)) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it52 == ap_const_lv1_0))) begin
        UnifiedRetVal_phi_fu_37_p8 = grp_fu_48_p2;
    end else begin
        UnifiedRetVal_phi_fu_37_p8 = ap_reg_phiprechg_UnifiedRetVal_reg_34pp0_it53;
    end
end

/// grp_fu_104_ce assign process. ///
always @ (ap_ce or grp_fu_93_p2 or tmp_reg_179 or ap_reg_ppstg_tmp_reg_179_pp0_it6)
begin
    if (((ap_const_logic_1 == ap_ce) & (~(ap_reg_ppstg_tmp_reg_179_pp0_it6 == ap_const_lv1_0) | ~(grp_fu_93_p2 == ap_const_lv1_0) | ~(tmp_reg_179 == ap_const_lv1_0)))) begin
        grp_fu_104_ce = ap_const_logic_1;
    end else begin
        grp_fu_104_ce = ap_const_logic_0;
    end
end

/// grp_fu_109_ce assign process. ///
always @ (ap_ce or ap_reg_ppstg_tmp_reg_179_pp0_it6 or ap_reg_ppstg_tmp_reg_179_pp0_it7 or ap_reg_ppstg_tmp_reg_179_pp0_it8 or grp_fu_99_p2 or tmp_17_reg_183 or ap_reg_ppstg_tmp_17_reg_183_pp0_it8)
begin
    if (((ap_const_logic_1 == ap_ce) & (((ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_183_pp0_it8) & (ap_reg_ppstg_tmp_reg_179_pp0_it8 == ap_const_lv1_0)) | ((ap_reg_ppstg_tmp_reg_179_pp0_it6 == ap_const_lv1_0) & (grp_fu_99_p2 == ap_const_lv1_0)) | ((ap_reg_ppstg_tmp_reg_179_pp0_it7 == ap_const_lv1_0) & (tmp_17_reg_183 == ap_const_lv1_0))))) begin
        grp_fu_109_ce = ap_const_logic_1;
    end else begin
        grp_fu_109_ce = ap_const_logic_0;
    end
end

/// grp_fu_114_ce assign process. ///
always @ (ap_ce or ap_reg_ppstg_tmp_reg_179_pp0_it14 or ap_reg_ppstg_tmp_reg_179_pp0_it15 or ap_reg_ppstg_tmp_reg_179_pp0_it16 or ap_reg_ppstg_tmp_reg_179_pp0_it17 or ap_reg_ppstg_tmp_reg_179_pp0_it18)
begin
    if (((ap_const_logic_1 == ap_ce) & ((ap_reg_ppstg_tmp_reg_179_pp0_it18 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it18 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it14 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it14 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it15 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it16 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it17 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it15 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it16 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it17 == ap_const_lv1_0)))) begin
        grp_fu_114_ce = ap_const_logic_1;
    end else begin
        grp_fu_114_ce = ap_const_logic_0;
    end
end

/// grp_fu_114_p0 assign process. ///
always @ (ap_reg_ppstg_tmp_reg_179_pp0_it14 or tmp_11_reg_211 or tmp_5_reg_221)
begin
    if (~(ap_reg_ppstg_tmp_reg_179_pp0_it14 == ap_const_lv1_0)) begin
        grp_fu_114_p0 = tmp_5_reg_221;
    end else if ((ap_reg_ppstg_tmp_reg_179_pp0_it14 == ap_const_lv1_0)) begin
        grp_fu_114_p0 = tmp_11_reg_211;
    end else begin
        grp_fu_114_p0 = tmp_5_reg_221;
    end
end

/// grp_fu_114_p1 assign process. ///
always @ (ap_reg_ppstg_tmp_reg_179_pp0_it14 or tmp_13_reg_216 or tmp_7_reg_226)
begin
    if (~(ap_reg_ppstg_tmp_reg_179_pp0_it14 == ap_const_lv1_0)) begin
        grp_fu_114_p1 = tmp_7_reg_226;
    end else if ((ap_reg_ppstg_tmp_reg_179_pp0_it14 == ap_const_lv1_0)) begin
        grp_fu_114_p1 = tmp_13_reg_216;
    end else begin
        grp_fu_114_p1 = tmp_7_reg_226;
    end
end

/// grp_fu_118_ce assign process. ///
always @ (ap_ce or ap_reg_ppstg_tmp_reg_179_pp0_it19 or ap_reg_ppstg_tmp_reg_179_pp0_it20 or ap_reg_ppstg_tmp_reg_179_pp0_it21 or ap_reg_ppstg_tmp_reg_179_pp0_it22 or ap_reg_ppstg_tmp_reg_179_pp0_it23)
begin
    if (((ap_const_logic_1 == ap_ce) & ((ap_reg_ppstg_tmp_reg_179_pp0_it23 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it23 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it19 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it19 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it20 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it21 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it22 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it20 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it21 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it22 == ap_const_lv1_0)))) begin
        grp_fu_118_ce = ap_const_logic_1;
    end else begin
        grp_fu_118_ce = ap_const_logic_0;
    end
end

/// grp_fu_118_p0 assign process. ///
always @ (ap_reg_ppstg_tmp_reg_179_pp0_it19 or tmp_14_reg_241 or tmp_8_reg_246)
begin
    if (~(ap_reg_ppstg_tmp_reg_179_pp0_it19 == ap_const_lv1_0)) begin
        grp_fu_118_p0 = tmp_8_reg_246;
    end else if ((ap_reg_ppstg_tmp_reg_179_pp0_it19 == ap_const_lv1_0)) begin
        grp_fu_118_p0 = tmp_14_reg_241;
    end else begin
        grp_fu_118_p0 = tmp_8_reg_246;
    end
end

/// grp_fu_123_ce assign process. ///
always @ (ap_ce or ap_reg_ppstg_tmp_reg_179_pp0_it8 or ap_reg_ppstg_tmp_reg_179_pp0_it9 or ap_reg_ppstg_tmp_reg_179_pp0_it10 or ap_reg_ppstg_tmp_reg_179_pp0_it11 or ap_reg_ppstg_tmp_reg_179_pp0_it12 or ap_reg_ppstg_tmp_reg_179_pp0_it13)
begin
    if (((ap_const_logic_1 == ap_ce) & ((ap_reg_ppstg_tmp_reg_179_pp0_it8 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it13 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it13 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it10 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it10 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it8 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it11 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it12 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it11 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it12 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it9 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it9 == ap_const_lv1_0)))) begin
        grp_fu_123_ce = ap_const_logic_1;
    end else begin
        grp_fu_123_ce = ap_const_logic_0;
    end
end

/// grp_fu_123_p0 assign process. ///
always @ (ap_reg_ppstg_tmp_reg_179_pp0_it8 or tmp_12_reg_192 or tmp_6_reg_197)
begin
    if (~(ap_reg_ppstg_tmp_reg_179_pp0_it8 == ap_const_lv1_0)) begin
        grp_fu_123_p0 = tmp_6_reg_197;
    end else if ((ap_reg_ppstg_tmp_reg_179_pp0_it8 == ap_const_lv1_0)) begin
        grp_fu_123_p0 = tmp_12_reg_192;
    end else begin
        grp_fu_123_p0 = tmp_6_reg_197;
    end
end

/// grp_fu_128_ce assign process. ///
always @ (ap_ce)
begin
    if ((ap_const_logic_1 == ap_ce)) begin
        grp_fu_128_ce = ap_const_logic_1;
    end else begin
        grp_fu_128_ce = ap_const_logic_0;
    end
end

/// grp_fu_133_ce assign process. ///
always @ (ap_ce)
begin
    if ((ap_const_logic_1 == ap_ce)) begin
        grp_fu_133_ce = ap_const_logic_1;
    end else begin
        grp_fu_133_ce = ap_const_logic_0;
    end
end

/// grp_fu_137_ce assign process. ///
always @ (ap_ce or ap_reg_ppstg_tmp_reg_179_pp0_it24 or ap_reg_ppstg_tmp_reg_179_pp0_it25 or ap_reg_ppstg_tmp_reg_179_pp0_it26 or ap_reg_ppstg_tmp_reg_179_pp0_it27 or ap_reg_ppstg_tmp_reg_179_pp0_it28 or ap_reg_ppstg_tmp_reg_179_pp0_it29 or ap_reg_ppstg_tmp_reg_179_pp0_it30 or ap_reg_ppstg_tmp_reg_179_pp0_it31 or ap_reg_ppstg_tmp_reg_179_pp0_it32 or ap_reg_ppstg_tmp_reg_179_pp0_it33 or ap_reg_ppstg_tmp_reg_179_pp0_it34 or ap_reg_ppstg_tmp_reg_179_pp0_it35 or ap_reg_ppstg_tmp_reg_179_pp0_it36 or ap_reg_ppstg_tmp_reg_179_pp0_it37 or ap_reg_ppstg_tmp_reg_179_pp0_it38 or ap_reg_ppstg_tmp_reg_179_pp0_it39 or ap_reg_ppstg_tmp_reg_179_pp0_it40 or ap_reg_ppstg_tmp_reg_179_pp0_it41 or ap_reg_ppstg_tmp_reg_179_pp0_it42 or ap_reg_ppstg_tmp_reg_179_pp0_it43 or ap_reg_ppstg_tmp_reg_179_pp0_it44 or ap_reg_ppstg_tmp_reg_179_pp0_it45)
begin
    if (((ap_const_logic_1 == ap_ce) & ((ap_reg_ppstg_tmp_reg_179_pp0_it45 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it45 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it24 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it24 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it25 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it26 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it27 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it28 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it29 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it30 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it31 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it32 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it33 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it34 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it35 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it36 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it37 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it38 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it39 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it40 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it41 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it42 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it43 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it44 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it25 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it26 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it27 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it28 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it29 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it30 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it31 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it32 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it33 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it34 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it35 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it36 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it37 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it38 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it39 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it40 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it41 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it42 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it43 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it44 == ap_const_lv1_0)))) begin
        grp_fu_137_ce = ap_const_logic_1;
    end else begin
        grp_fu_137_ce = ap_const_logic_0;
    end
end

/// grp_fu_137_p1 assign process. ///
always @ (ap_reg_ppstg_tmp_reg_179_pp0_it24 or tmp_15_reg_256 or tmp_9_reg_261)
begin
    if (~(ap_reg_ppstg_tmp_reg_179_pp0_it24 == ap_const_lv1_0)) begin
        grp_fu_137_p1 = tmp_9_reg_261;
    end else if ((ap_reg_ppstg_tmp_reg_179_pp0_it24 == ap_const_lv1_0)) begin
        grp_fu_137_p1 = tmp_15_reg_256;
    end else begin
        grp_fu_137_p1 = tmp_9_reg_261;
    end
end

/// grp_fu_48_ce assign process. ///
always @ (ap_ce or ap_reg_ppstg_tmp_reg_179_pp0_it49 or ap_reg_ppstg_tmp_reg_179_pp0_it50 or ap_reg_ppstg_tmp_reg_179_pp0_it51 or ap_reg_ppstg_tmp_reg_179_pp0_it52 or ap_reg_ppstg_tmp_17_reg_183_pp0_it49 or ap_reg_ppstg_tmp_17_reg_183_pp0_it50 or ap_reg_ppstg_tmp_17_reg_183_pp0_it51 or ap_reg_ppstg_tmp_17_reg_183_pp0_it52 or ap_reg_ppstg_tmp_19_reg_202_pp0_it49 or ap_reg_ppstg_tmp_19_reg_202_pp0_it50 or ap_reg_ppstg_tmp_19_reg_202_pp0_it51 or ap_reg_ppstg_tmp_19_reg_202_pp0_it52)
begin
    if (((ap_const_logic_1 == ap_ce) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_183_pp0_it52) & (ap_reg_ppstg_tmp_reg_179_pp0_it52 == ap_const_lv1_0)) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_183_pp0_it52) & (ap_reg_ppstg_tmp_reg_179_pp0_it52 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_202_pp0_it52)) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it52 == ap_const_lv1_0) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_202_pp0_it49) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_183_pp0_it49) & (ap_reg_ppstg_tmp_reg_179_pp0_it49 == ap_const_lv1_0)) | ((ap_reg_ppstg_tmp_reg_179_pp0_it49 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_183_pp0_it49)) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it49 == ap_const_lv1_0) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_183_pp0_it51) & (ap_reg_ppstg_tmp_reg_179_pp0_it51 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_202_pp0_it51)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_202_pp0_it50) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_183_pp0_it50) & (ap_reg_ppstg_tmp_reg_179_pp0_it50 == ap_const_lv1_0)) | ((ap_reg_ppstg_tmp_reg_179_pp0_it51 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_183_pp0_it51)) | ((ap_reg_ppstg_tmp_reg_179_pp0_it50 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_183_pp0_it50)) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it51 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it50 == ap_const_lv1_0)))) begin
        grp_fu_48_ce = ap_const_logic_1;
    end else begin
        grp_fu_48_ce = ap_const_logic_0;
    end
end

/// grp_fu_48_opcode assign process. ///
always @ (ap_ce or ap_reg_ppstg_tmp_reg_179_pp0_it49 or ap_reg_ppstg_tmp_17_reg_183_pp0_it49 or ap_reg_ppstg_tmp_19_reg_202_pp0_it49)
begin
    if (((ap_const_logic_1 == ap_ce) & ~(ap_reg_ppstg_tmp_reg_179_pp0_it49 == ap_const_lv1_0))) begin
        grp_fu_48_opcode = ap_const_lv2_1;
    end else if ((((ap_const_logic_1 == ap_ce) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_202_pp0_it49) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_183_pp0_it49) & (ap_reg_ppstg_tmp_reg_179_pp0_it49 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_ce) & (ap_reg_ppstg_tmp_reg_179_pp0_it49 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_183_pp0_it49)))) begin
        grp_fu_48_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_48_opcode = ap_const_lv2_1;
    end
end

/// grp_fu_48_p0 assign process. ///
always @ (ap_reg_ppstg_tmp_reg_179_pp0_it49 or ap_reg_ppstg_tmp_17_reg_183_pp0_it49 or ap_reg_ppstg_tmp_19_reg_202_pp0_it49 or a_1_reg_276 or p_pn_reg_287)
begin
    if (~(ap_reg_ppstg_tmp_reg_179_pp0_it49 == ap_const_lv1_0)) begin
        grp_fu_48_p0 = p_pn_reg_287;
    end else if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_202_pp0_it49) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_183_pp0_it49) & (ap_reg_ppstg_tmp_reg_179_pp0_it49 == ap_const_lv1_0)) | ((ap_reg_ppstg_tmp_reg_179_pp0_it49 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_183_pp0_it49)))) begin
        grp_fu_48_p0 = a_1_reg_276;
    end else begin
        grp_fu_48_p0 = p_pn_reg_287;
    end
end

/// grp_fu_48_p1 assign process. ///
always @ (ap_reg_ppstg_tmp_reg_179_pp0_it49 or ap_reg_ppstg_tmp_17_reg_183_pp0_it49 or ap_reg_ppstg_tmp_19_reg_202_pp0_it49 or a_reg_282)
begin
    if (~(ap_reg_ppstg_tmp_reg_179_pp0_it49 == ap_const_lv1_0)) begin
        grp_fu_48_p1 = a_reg_282;
    end else if (((ap_reg_ppstg_tmp_reg_179_pp0_it49 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_183_pp0_it49))) begin
        grp_fu_48_p1 = ap_const_lv32_43340000;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_202_pp0_it49) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_183_pp0_it49) & (ap_reg_ppstg_tmp_reg_179_pp0_it49 == ap_const_lv1_0))) begin
        grp_fu_48_p1 = ap_const_lv32_43B40000;
    end else begin
        grp_fu_48_p1 = ap_const_lv32_43340000;
    end
end

/// grp_fu_57_ce assign process. ///
always @ (ap_ce)
begin
    if ((ap_const_logic_1 == ap_ce)) begin
        grp_fu_57_ce = ap_const_logic_1;
    end else begin
        grp_fu_57_ce = ap_const_logic_0;
    end
end

/// grp_fu_63_ce assign process. ///
always @ (ap_ce)
begin
    if ((ap_const_logic_1 == ap_ce)) begin
        grp_fu_63_ce = ap_const_logic_1;
    end else begin
        grp_fu_63_ce = ap_const_logic_0;
    end
end

/// grp_fu_69_ce assign process. ///
always @ (ap_ce or ap_reg_ppstg_tmp_reg_179_pp0_it46 or ap_reg_ppstg_tmp_reg_179_pp0_it47 or ap_reg_ppstg_tmp_reg_179_pp0_it48)
begin
    if (((ap_const_logic_1 == ap_ce) & ((ap_reg_ppstg_tmp_reg_179_pp0_it48 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it46 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it47 == ap_const_lv1_0)))) begin
        grp_fu_69_ce = ap_const_logic_1;
    end else begin
        grp_fu_69_ce = ap_const_logic_0;
    end
end

/// grp_fu_72_ce assign process. ///
always @ (ap_ce or ap_reg_ppstg_tmp_reg_179_pp0_it46 or ap_reg_ppstg_tmp_reg_179_pp0_it47 or ap_reg_ppstg_tmp_reg_179_pp0_it48)
begin
    if (((ap_const_logic_1 == ap_ce) & (~(ap_reg_ppstg_tmp_reg_179_pp0_it48 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it46 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it47 == ap_const_lv1_0)))) begin
        grp_fu_72_ce = ap_const_logic_1;
    end else begin
        grp_fu_72_ce = ap_const_logic_0;
    end
end

/// grp_fu_75_ce assign process. ///
always @ (ap_ce or grp_fu_93_p2 or tmp_reg_179 or ap_reg_ppstg_tmp_reg_179_pp0_it6 or ap_reg_ppstg_tmp_reg_179_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_ce) & ((ap_reg_ppstg_tmp_reg_179_pp0_it6 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it7 == ap_const_lv1_0) | (grp_fu_93_p2 == ap_const_lv1_0) | (tmp_reg_179 == ap_const_lv1_0)))) begin
        grp_fu_75_ce = ap_const_logic_1;
    end else begin
        grp_fu_75_ce = ap_const_logic_0;
    end
end

/// grp_fu_78_ce assign process. ///
always @ (ap_ce or grp_fu_93_p2 or tmp_reg_179 or ap_reg_ppstg_tmp_reg_179_pp0_it6 or ap_reg_ppstg_tmp_reg_179_pp0_it7)
begin
    if (((ap_const_logic_1 == ap_ce) & (~(ap_reg_ppstg_tmp_reg_179_pp0_it6 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it7 == ap_const_lv1_0) | ~(grp_fu_93_p2 == ap_const_lv1_0) | ~(tmp_reg_179 == ap_const_lv1_0)))) begin
        grp_fu_78_ce = ap_const_logic_1;
    end else begin
        grp_fu_78_ce = ap_const_logic_0;
    end
end

/// grp_fu_81_ce assign process. ///
always @ (ap_ce)
begin
    if ((ap_const_logic_1 == ap_ce)) begin
        grp_fu_81_ce = ap_const_logic_1;
    end else begin
        grp_fu_81_ce = ap_const_logic_0;
    end
end

/// grp_fu_84_ce assign process. ///
always @ (ap_ce or ap_reg_ppstg_tmp_reg_179_pp0_it10 or ap_reg_ppstg_tmp_reg_179_pp0_it11 or ap_reg_ppstg_tmp_reg_179_pp0_it12 or ap_reg_ppstg_tmp_reg_179_pp0_it13)
begin
    if (((ap_const_logic_1 == ap_ce) & ((ap_reg_ppstg_tmp_reg_179_pp0_it13 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it10 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it11 == ap_const_lv1_0) | (ap_reg_ppstg_tmp_reg_179_pp0_it12 == ap_const_lv1_0)))) begin
        grp_fu_84_ce = ap_const_logic_1;
    end else begin
        grp_fu_84_ce = ap_const_logic_0;
    end
end

/// grp_fu_87_ce assign process. ///
always @ (ap_ce or ap_reg_ppstg_tmp_reg_179_pp0_it10 or ap_reg_ppstg_tmp_reg_179_pp0_it11 or ap_reg_ppstg_tmp_reg_179_pp0_it12 or ap_reg_ppstg_tmp_reg_179_pp0_it13)
begin
    if (((ap_const_logic_1 == ap_ce) & (~(ap_reg_ppstg_tmp_reg_179_pp0_it13 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it10 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it11 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_reg_179_pp0_it12 == ap_const_lv1_0)))) begin
        grp_fu_87_ce = ap_const_logic_1;
    end else begin
        grp_fu_87_ce = ap_const_logic_0;
    end
end

/// grp_fu_90_ce assign process. ///
always @ (ap_ce)
begin
    if ((ap_const_logic_1 == ap_ce)) begin
        grp_fu_90_ce = ap_const_logic_1;
    end else begin
        grp_fu_90_ce = ap_const_logic_0;
    end
end

/// grp_fu_93_ce assign process. ///
always @ (ap_ce)
begin
    if ((ap_const_logic_1 == ap_ce)) begin
        grp_fu_93_ce = ap_const_logic_1;
    end else begin
        grp_fu_93_ce = ap_const_logic_0;
    end
end

/// grp_fu_99_ce assign process. ///
always @ (ap_ce or grp_fu_93_p2 or tmp_reg_179 or ap_reg_ppstg_tmp_reg_179_pp0_it6)
begin
    if (((ap_const_logic_1 == ap_ce) & ((ap_reg_ppstg_tmp_reg_179_pp0_it6 == ap_const_lv1_0) | (grp_fu_93_p2 == ap_const_lv1_0) | (tmp_reg_179 == ap_const_lv1_0)))) begin
        grp_fu_99_ce = ap_const_logic_1;
    end else begin
        grp_fu_99_ce = ap_const_logic_0;
    end
end
assign ap_return = UnifiedRetVal_phi_fu_37_p8;
assign grp_fu_104_opcode = ap_const_lv5_C;
assign grp_fu_104_p0 = ap_reg_ppstg_y_read_reg_156_pp0_it4;
assign grp_fu_104_p1 = ap_const_lv32_0;
assign grp_fu_109_opcode = ap_const_lv5_C;
assign grp_fu_109_p0 = ap_reg_ppstg_y_read_reg_156_pp0_it6;
assign grp_fu_109_p1 = ap_const_lv32_0;
assign grp_fu_118_p1 = ap_const_lv64_3CB0000000000000;
assign grp_fu_123_p1 = ap_const_lv64_3FD1EB851EB851EC;
assign grp_fu_128_p0 = tmp_1_reg_206;
assign grp_fu_128_p1 = ap_const_lv64_404CA5DC0D03CF26;
assign grp_fu_133_p0 = tmp_2_reg_231;
assign grp_fu_133_p1 = tmp_3_reg_236;
assign grp_fu_137_p0 = tmp_4_reg_251;
assign grp_fu_57_p0 = x;
assign grp_fu_57_p1 = x;
assign grp_fu_63_p0 = y;
assign grp_fu_63_p1 = y;
assign grp_fu_69_p0 = tmp_16_reg_266;
assign grp_fu_72_p0 = tmp_s_reg_271;
assign grp_fu_75_p0 = ap_reg_ppstg_y2_reg_172_pp0_it4;
assign grp_fu_78_p0 = ap_reg_ppstg_x2_reg_165_pp0_it4;
assign grp_fu_81_p0 = ap_reg_ppstg_x_read_reg_148_pp0_it8;
assign grp_fu_84_p0 = ap_reg_ppstg_x2_reg_165_pp0_it10;
assign grp_fu_87_p0 = ap_reg_ppstg_y2_reg_172_pp0_it10;
assign grp_fu_90_p0 = ap_reg_ppstg_y_read_reg_156_pp0_it14;
assign grp_fu_93_opcode = ap_const_lv5_A;
assign grp_fu_93_p0 = grp_fu_63_p2;
assign grp_fu_93_p1 = grp_fu_57_p2;
assign grp_fu_99_opcode = ap_const_lv5_4;
assign grp_fu_99_p0 = ap_reg_ppstg_x_read_reg_148_pp0_it4;
assign grp_fu_99_p1 = ap_const_lv32_0;
assign p_pn_fu_141_p3 = ((ap_reg_ppstg_tmp_10_reg_187_pp0_it48)? ap_const_lv32_43870000: ap_const_lv32_42B40000);
always @ (ap_clk)
begin
    p_pn_reg_287[0] <= 1'b0;
    p_pn_reg_287[1] <= 1'b0;
    p_pn_reg_287[2] <= 1'b0;
    p_pn_reg_287[3] <= 1'b0;
    p_pn_reg_287[4] <= 1'b0;
    p_pn_reg_287[5] <= 1'b0;
    p_pn_reg_287[6] <= 1'b0;
    p_pn_reg_287[7] <= 1'b0;
    p_pn_reg_287[8] <= 1'b0;
    p_pn_reg_287[9] <= 1'b0;
    p_pn_reg_287[10] <= 1'b0;
    p_pn_reg_287[11] <= 1'b0;
    p_pn_reg_287[12] <= 1'b0;
    p_pn_reg_287[13] <= 1'b0;
    p_pn_reg_287[14] <= 1'b0;
    p_pn_reg_287[15] <= 1'b0;
    p_pn_reg_287[18] <= 1'b1;
    p_pn_reg_287[19] <= 1'b0;
    p_pn_reg_287[22] <= 1'b0;
    p_pn_reg_287[23] <= 1'b1;
    p_pn_reg_287[25] <= 1'b1;
    p_pn_reg_287[26] <= 1'b0;
    p_pn_reg_287[27] <= 1'b0;
    p_pn_reg_287[28] <= 1'b0;
    p_pn_reg_287[29] <= 1'b0;
    p_pn_reg_287[30] <= 1'b1;
    p_pn_reg_287[31] <= 1'b0;
end



endmodule //fastAtan2

