# do Logic_base.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:49 on Apr 25,2021
# vlog -work work Logic_base.vo 
# -- Compiling module Logic_base
# -- Compiling module hard_block
# 
# Top level modules:
# 	Logic_base
# End time: 19:45:50 on Apr 25,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:50 on Apr 25,2021
# vlog -work work Waveform.vwf.vt 
# -- Compiling module Logic_base_vlg_vec_tst
# 
# Top level modules:
# 	Logic_base_vlg_vec_tst
# End time: 19:45:50 on Apr 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Logic_base_vlg_vec_tst 
# Start time: 19:45:51 on Apr 25,2021
# Loading work.Logic_base_vlg_vec_tst
# Loading work.Logic_base
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# after#24
# ** Note: $finish    : Waveform.vwf.vt(59)
#    Time: 100 us  Iteration: 0  Instance: /Logic_base_vlg_vec_tst
# End time: 19:45:52 on Apr 25,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
