Release 7.1.04i - xst H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.13 / 0.47 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.47 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: colorbar_generator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "colorbar_generator.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "colorbar_generator"
Output Format                      : NGC
Target Device                      : xc4vfx20-12-ff672

---- Source Options
Top Module Name                    : colorbar_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : Default
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : colorbar_generator.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
use_dsp48                          : auto
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Auto
use_sync_set                       : Auto
use_sync_reset                     : Auto
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_Module_1/colorbar_generator.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "F:/PT8612/VHDL/xilinx/SDHD_Module_1/colorbar_generator.vhd" is newer than current system time.
Entity <colorbar_generator> compiled.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/SDHD_Module_1/colorbar_generator.vhd" Line 66. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/SDHD_Module_1/colorbar_generator.vhd" Line 71. Choice conv_std_logic_vector is not a locally static expression.
Entity <colorbar_generator> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <colorbar_generator> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <end_color_index> in unit <colorbar_generator> never changes during circuit operation. The register is replaced by logic.
Entity <colorbar_generator> analyzed. Unit <colorbar_generator> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <colorbar_generator>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_Module_1/colorbar_generator.vhd".
WARNING:Xst:1306 - Output <color_system_o> is never assigned.
    Found finite state machine <FSM_0> for signal <color_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 30                                             |
    | Inputs             | 3                                              |
    | Outputs            | 9                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | $n0005 (positive)                              |
    | Reset              | zreset_i (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | c_end                                          |
    | Power Up State     | c_start                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <color_index_o>.
    Found 11-bit 4-to-1 multiplexer for signal <$n0016>.
    Found 4-bit 4-to-1 multiplexer for signal <$n0019>.
    Found 11-bit 4-to-1 multiplexer for signal <$n0020>.
    Found 11-bit subtractor for signal <$n0021> created at line 106.
    Found 11-bit register for signal <bar_count>.
    Found 4-bit register for signal <start_color_index>.
    Found 11-bit register for signal <start_count>.
    Found 11-bit register for signal <state_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  41 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  26 Multiplexer(s).
Unit <colorbar_generator> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
MAC inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
DSP optimizations ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <color_state[1:4]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 c_start | 0000
 white   | 0011
 yellow  | 0010
 cyan    | 0110
 green   | 0111
 magenta | 0101
 red     | 0100
 blue    | 1100
 black   | 1101
 c_end   | 0001
---------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Adders/Subtractors               : 1
 11-bit subtractor                 : 1
# Registers                        : 9
 1-bit register                    : 4
 11-bit register                   : 3
 4-bit register                    : 2
# Multiplexers                     : 3
 11-bit 4-to-1 multiplexer         : 2
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <start_count_10> (without init value) has a constant value of 0 in block <colorbar_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <bar_count_10> (without init value) has a constant value of 0 in block <colorbar_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <bar_count_0> (without init value) has a constant value of 0 in block <colorbar_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <bar_count_8> (without init value) has a constant value of 0 in block <colorbar_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <bar_count_9> (without init value) has a constant value of 0 in block <colorbar_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <start_count_3> (without init value) has a constant value of 0 in block <colorbar_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <start_count_5> (without init value) has a constant value of 0 in block <colorbar_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <start_count_6> (without init value) has a constant value of 0 in block <colorbar_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <start_count_7> (without init value) has a constant value of 0 in block <colorbar_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <start_count_8> (without init value) has a constant value of 0 in block <colorbar_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <start_count_9> (without init value) has a constant value of 0 in block <colorbar_generator>.
Register <start_color_index_3> equivalent to <start_color_index_2> has been removed
Register <start_count_4> equivalent to <start_count_0> has been removed
Register <start_count_2> equivalent to <start_count_1> has been removed
Register <start_color_index_2> equivalent to <start_color_index_1> has been removed

Optimizing unit <colorbar_generator> ...
Register <bar_count_2> equivalent to <bar_count_1> has been removed
Register <bar_count_6> equivalent to <bar_count_1> has been removed
Loading device for application Rf_Device from file '4vfx20.nph' in environment C:/ISE71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block colorbar_generator, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : colorbar_generator.ngr
Top Level Output File Name         : colorbar_generator
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 24

Macro Statistics :
# Registers                        : 5
#      11-bit register             : 3
#      4-bit register              : 2
# Multiplexers                     : 3
#      11-bit 4-to-1 multiplexer   : 2
#      4-bit 4-to-1 multiplexer    : 1
# Adders/Subtractors               : 1
#      11-bit subtractor           : 1

Cell Usage :
# BELS                             : 118
#      GND                         : 1
#      INV                         : 12
#      LUT1_L                      : 1
#      LUT2                        : 7
#      LUT2_D                      : 2
#      LUT2_L                      : 3
#      LUT3                        : 10
#      LUT4                        : 29
#      LUT4_D                      : 3
#      LUT4_L                      : 26
#      MUXCY                       : 10
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 11
# FlipFlops/Latches                : 28
#      FDCE                        : 27
#      FDPE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 17
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx20ff672-12 

 Number of Slices:                      49  out of   8544     0%  
 Number of Slice Flip Flops:            28  out of  17088     0%  
 Number of 4 input LUTs:                81  out of  17088     0%  
 Number of bonded IOBs:                 24  out of    360     6%  
 Number of GCLKs:                        1  out of     32     3%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | BUFGP                  | 28    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -12

   Minimum period: 3.632ns (Maximum Frequency: 275.346MHz)
   Minimum input arrival time before clock: 3.617ns
   Maximum output required time after clock: 3.921ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_i'
  Clock period: 3.632ns (frequency: 275.346MHz)
  Total number of paths / destination ports: 549 / 19
-------------------------------------------------------------------------
Delay:               3.632ns (Levels of Logic = 5)
  Source:            state_count_4 (FF)
  Destination:       state_count_2 (FF)
  Source Clock:      clk_i rising
  Destination Clock: clk_i rising

  Data Path: state_count_4 to state_count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.272   0.581  state_count_4 (state_count_4)
     LUT3:I0->O            2   0.147   0.543  _n000620 (CHOICE74)
     LUT3:I1->O           13   0.147   0.547  _n000645 (_n0006)
     LUT4:I3->O            4   0.147   0.580  Ker39 (N39)
     LUT4_L:I0->LO         1   0.147   0.000  _n0017<2>26_F (N316)
     MUXF5:I0->O           1   0.223   0.000  _n0017<2>26 (_n0017<2>)
     FDCE:D                    0.297          state_count_2
    ----------------------------------------
    Total                      3.632ns (1.380ns logic, 2.252ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_i'
  Total number of paths / destination ports: 204 / 56
-------------------------------------------------------------------------
Offset:              3.617ns (Levels of Logic = 5)
  Source:            asl_i<1> (PAD)
  Destination:       bar_count_5 (FF)
  Destination Clock: clk_i rising

  Data Path: asl_i<1> to bar_count_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.754   0.569  asl_i_1_IBUF (asl_i_1_IBUF)
     LUT2:I0->O            1   0.147   0.403  Ker41_SW0 (N59)
     LUT4:I3->O            8   0.147   0.476  Ker41 (N411)
     LUT4:I3->O            1   0.147   0.529  _n0020<5>_SW0 (N65)
     LUT4:I1->O            1   0.147   0.000  _n0020<5> (_n0020<5>)
     FDCE:D                    0.297          bar_count_5
    ----------------------------------------
    Total                      3.617ns (1.639ns logic, 1.978ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.921ns (Levels of Logic = 1)
  Source:            color_index_o_3 (FF)
  Destination:       color_index_o<3> (PAD)
  Source Clock:      clk_i rising

  Data Path: color_index_o_3 to color_index_o<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.272   0.394  color_index_o_3 (color_index_o_3)
     OBUF:I->O                 3.255          color_index_o_3_OBUF (color_index_o<3>)
    ----------------------------------------
    Total                      3.921ns (3.527ns logic, 0.394ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
CPU : 13.29 / 13.80 s | Elapsed : 14.00 / 14.00 s
 
--> 

Total memory usage is 195716 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    1 (   0 filtered)

