/*
 * Copyright (C) 2019-2020, Xilinx Inc - All rights reserved
 * Xilinx Resouce Management
 *
 * Licensed under the Apache License, Version 2.0 (the "License"). You may
 * not use this file except in compliance with the License. A copy of the
 * License is located at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
 * License for the specific language governing permissions and limitations
 * under the License.
 */
#ifndef _EXAMPLE_XRM_HOST_XCL_HPP_
#define _EXAMPLE_XRM_HOST_XCL_HPP_

#define XKRNL_VSUB_KRNL_VSUB_CONTROL_ADDR_AP_CTRL 0x00
#define XKRNL_VSUB_KRNL_VSUB_CONTROL_ADDR_GIE 0x04
#define XKRNL_VSUB_KRNL_VSUB_CONTROL_ADDR_IER 0x08
#define XKRNL_VSUB_KRNL_VSUB_CONTROL_ADDR_ISR 0x0c
#define XKRNL_VSUB_KRNL_VSUB_CONTROL_ADDR_A_DATA 0x10
#define XKRNL_VSUB_KRNL_VSUB_CONTROL_BITS_A_DATA 64
#define XKRNL_VSUB_KRNL_VSUB_CONTROL_ADDR_B_DATA 0x1c
#define XKRNL_VSUB_KRNL_VSUB_CONTROL_BITS_B_DATA 64
#define XKRNL_VSUB_KRNL_VSUB_CONTROL_ADDR_OUT_R_DATA 0x28
#define XKRNL_VSUB_KRNL_VSUB_CONTROL_BITS_OUT_R_DATA 64
#define XKRNL_VSUB_KRNL_VSUB_CONTROL_ADDR_N_ELEMENTS_DATA 0x34
#define XKRNL_VSUB_KRNL_VSUB_CONTROL_BITS_N_ELEMENTS_DATA 32

#endif // _EXAMPLE_XRM_HOST_XCL_HPP_
