{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599831438489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599831438489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 10:37:17 2020 " "Processing started: Fri Sep 11 10:37:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599831438489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1599831438489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ConsoleFPGA -c ConsoleFPGA " "Command: quartus_sta ConsoleFPGA -c ConsoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1599831438490 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1599831438564 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1599831438751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1599831438751 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599831438870 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599831438871 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ConsoleFPGA.sdc " "Synopsys Design Constraints File file not found: 'ConsoleFPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1599831439264 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1599831439264 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_FPGA clk_FPGA " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_FPGA clk_FPGA" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1599831439270 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1599831439270 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1599831439270 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599831439270 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1599831439270 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1599831439271 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1599831439275 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599831439276 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1599831439277 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1599831439292 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1599831439324 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1599831439324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.792 " "Worst-case setup slack is -0.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831439325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831439325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.792             -17.865 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.792             -17.865 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831439325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.173               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831439325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.195               0.000 clk_FPGA  " "    6.195               0.000 clk_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831439325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599831439325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831439331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831439331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.358               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831439331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.358               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831439331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.225               0.000 clk_FPGA  " "    2.225               0.000 clk_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831439331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599831439331 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1599831439333 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1599831439334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.743 " "Worst-case minimum pulse width slack is 4.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831439336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831439336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.743               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.743               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831439336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.679               0.000 clk_FPGA  " "    9.679               0.000 clk_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831439336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.747               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.747               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831439336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599831439336 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1599831439425 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1599831439460 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1599831440189 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599831440276 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1599831440295 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1599831440295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.180 " "Worst-case setup slack is -0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.180              -0.180 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.180              -0.180 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.736               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.736               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.026               0.000 clk_FPGA  " "    6.026               0.000 clk_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599831440299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.311               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.312               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.539               0.000 clk_FPGA  " "    2.539               0.000 clk_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599831440307 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1599831440311 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1599831440315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.743 " "Worst-case minimum pulse width slack is 4.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.743               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.743               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.704               0.000 clk_FPGA  " "    9.704               0.000 clk_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.743               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.743               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599831440318 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1599831440406 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599831440525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.623 " "Worst-case setup slack is 1.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.623               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.623               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.256               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.256               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.659               0.000 clk_FPGA  " "    5.659               0.000 clk_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599831440539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.186               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.321               0.000 clk_FPGA  " "    3.321               0.000 clk_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599831440551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1599831440558 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1599831440565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.746 " "Worst-case minimum pulse width slack is 4.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.746               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.746               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.449               0.000 clk_FPGA  " "    9.449               0.000 clk_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.751               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.751               0.000 inst5\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599831440571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599831440571 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1599831441275 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1599831441277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "797 " "Peak virtual memory: 797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599831441383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 10:37:21 2020 " "Processing ended: Fri Sep 11 10:37:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599831441383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599831441383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599831441383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1599831441383 ""}
