//! sstatus register

use core::arch::asm;

const SIE: usize = 1 << 1;  // supervisor interrupt enable
const SPIE: usize = 1 << 5; // supervisor previous interrupt enable
const SPP: usize = 1 << 8;  // previous mode, is from supervisor?

#[inline]
pub fn read() -> usize {
    let ret: usize;
    unsafe {asm!("csrr {}, sstatus", out(reg) ret);}
    ret
}

#[inline]
pub fn write(x: usize) {
    unsafe {asm!("csrw sstatus, {}", in(reg) x);}
}

/// set SIE to enable device interrupts
/// still need to set relevant bit in sie register
#[inline]
pub fn intr_on() {
    write(read() | SIE);
}

/// disable device interrupts
#[inline]
pub fn intr_off() {
    write(read() & !SIE);
}

/// are device interrupts enabled?
#[inline]
pub fn intr_get() -> bool {
    let x = read();
    (x & SIE) != 0
}

/// check is the previous mode from supervisor
#[inline]
pub fn is_from_supervisor() -> bool {
    (read() & SPP) != 0
}

/// check is the previous mode from user
#[inline]
pub fn is_from_user() -> bool {
    (read() & SPP) == 0
}

/// Prepare to return to user space from kernel/supervisor space
/// Clear SPP to 0 for user mode
/// Enable interrupts in user mode after sret
#[inline]
pub fn user_ret_prepare() {
    let mut x = read();
    x &= !SPP;
    x |= SPIE;
    write(x);
}
