$date
	Sat Dec 16 19:31:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_flip_flop_tb $end
$var wire 1 ! l_qinv $end
$var wire 1 " l_q $end
$var reg 1 # l_clk $end
$var reg 1 $ l_d $end
$scope module m_dut $end
$var wire 1 # i_clk $end
$var wire 1 $ i_d $end
$var wire 1 % l_clk_not $end
$var wire 1 ! o_qinv $end
$var wire 1 " o_q $end
$var wire 1 & l_qinv_out $end
$var wire 1 ' l_q_out $end
$scope module d_latch_1 $end
$var wire 1 % i_clk $end
$var wire 1 $ i_d $end
$var wire 1 ( l_d_not $end
$var wire 1 ) l_r $end
$var wire 1 * l_s $end
$var wire 1 & o_qinv $end
$var wire 1 ' o_q $end
$scope module sr_latch $end
$var wire 1 ) i_r $end
$var wire 1 * i_s $end
$var wire 1 ' o_q $end
$var wire 1 & o_qinv $end
$upscope $end
$upscope $end
$scope module d_latch_2 $end
$var wire 1 # i_clk $end
$var wire 1 ' i_d $end
$var wire 1 + l_d_not $end
$var wire 1 , l_r $end
$var wire 1 - l_s $end
$var wire 1 ! o_qinv $end
$var wire 1 " o_q $end
$scope module sr_latch $end
$var wire 1 , i_r $end
$var wire 1 - i_s $end
$var wire 1 " o_q $end
$var wire 1 ! o_qinv $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x-
x,
x+
0*
0)
1(
x'
x&
0%
0$
1#
x"
x!
$end
#5
1&
1+
0'
1)
1%
0,
0-
0#
#10
1!
0"
0)
0%
1,
1#
#12
0(
1$
#13
1(
0$
#15
1)
1%
0,
0#
#20
0)
0%
1,
1#
#22
0(
1$
#25
0+
1'
0&
1*
1%
0,
0#
#27
1&
1+
0'
1)
1(
0*
0$
#28
0+
1'
0&
0)
0(
1*
1$
#30
1"
0!
0*
0%
1-
1#
#33
1(
0$
#35
1&
1+
0'
1)
1%
0-
0#
#38
0+
1'
0&
0)
0(
1*
1$
