\hypertarget{group___c_m_s_i_s___interrupt_type}{}\doxysection{CMSIS Interrupt Type}
\label{group___c_m_s_i_s___interrupt_type}\index{CMSIS Interrupt Type@{CMSIS Interrupt Type}}
Collaboration diagram for CMSIS Interrupt Type\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___c_m_s_i_s___interrupt_type}
\end{center}
\end{figure}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___core_debug}{CMSIS Core Debug}}
\end{DoxyCompactItemize}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_interrupt_type___type}{Interrupt\+Type\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em Structure type to access the Interrupt Type Register. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___interrupt_type_gac80eaf3ce321fd9fb771e0fe260468a5}{Int\+Type\+\_\+\+ICTR\+\_\+\+INTLINESNUM\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___interrupt_type_gaaf30c82ebbf75953fd79f7f4d3696de5}{Int\+Type\+\_\+\+ICTR\+\_\+\+INTLINESNUM\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___interrupt_type_gac80eaf3ce321fd9fb771e0fe260468a5}{Int\+Type\+\_\+\+ICTR\+\_\+\+INTLINESNUM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___interrupt_type_ga61853c19f3d459914636a4759a1f5306}{Int\+Type\+\_\+\+ACTLR\+\_\+\+DISFOLD\+\_\+\+Pos}}~2
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___interrupt_type_ga3bb958e0f68490877855c70e62d8e702}{Int\+Type\+\_\+\+ACTLR\+\_\+\+DISFOLD\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___interrupt_type_ga61853c19f3d459914636a4759a1f5306}{Int\+Type\+\_\+\+ACTLR\+\_\+\+DISFOLD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___interrupt_type_ga90ae62a7e3054888c8e7d1afefe460db}{Int\+Type\+\_\+\+ACTLR\+\_\+\+DISDEFWBUF\+\_\+\+Pos}}~1
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___interrupt_type_gac0561eea2ad495bc26e4e20f5dce4661}{Int\+Type\+\_\+\+ACTLR\+\_\+\+DISDEFWBUF\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___interrupt_type_ga90ae62a7e3054888c8e7d1afefe460db}{Int\+Type\+\_\+\+ACTLR\+\_\+\+DISDEFWBUF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___interrupt_type_ga9bd2979a493e068877d01e2b0e738095}{Int\+Type\+\_\+\+ACTLR\+\_\+\+DISMCYCINT\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___interrupt_type_ga40ea4dcfac1858ccc29b7c628658e0b8}{Int\+Type\+\_\+\+ACTLR\+\_\+\+DISMCYCINT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___interrupt_type_ga9bd2979a493e068877d01e2b0e738095}{Int\+Type\+\_\+\+ACTLR\+\_\+\+DISMCYCINT\+\_\+\+Pos}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
\texorpdfstring{$<$}{<}\texorpdfstring{$>$}{>}

Type definitions for the Cortex-\/M Interrupt Type Register 

\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___c_m_s_i_s___interrupt_type_gac0561eea2ad495bc26e4e20f5dce4661}\label{group___c_m_s_i_s___interrupt_type_gac0561eea2ad495bc26e4e20f5dce4661}} 
\index{CMSIS Interrupt Type@{CMSIS Interrupt Type}!IntType\_ACTLR\_DISDEFWBUF\_Msk@{IntType\_ACTLR\_DISDEFWBUF\_Msk}}
\index{IntType\_ACTLR\_DISDEFWBUF\_Msk@{IntType\_ACTLR\_DISDEFWBUF\_Msk}!CMSIS Interrupt Type@{CMSIS Interrupt Type}}
\doxysubsubsection{\texorpdfstring{IntType\_ACTLR\_DISDEFWBUF\_Msk}{IntType\_ACTLR\_DISDEFWBUF\_Msk}}
{\footnotesize\ttfamily \#define Int\+Type\+\_\+\+ACTLR\+\_\+\+DISDEFWBUF\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___interrupt_type_ga90ae62a7e3054888c8e7d1afefe460db}{Int\+Type\+\_\+\+ACTLR\+\_\+\+DISDEFWBUF\+\_\+\+Pos}})}

Interrupt\+Type ACTLR\+: DISDEFWBUF Mask \mbox{\Hypertarget{group___c_m_s_i_s___interrupt_type_ga90ae62a7e3054888c8e7d1afefe460db}\label{group___c_m_s_i_s___interrupt_type_ga90ae62a7e3054888c8e7d1afefe460db}} 
\index{CMSIS Interrupt Type@{CMSIS Interrupt Type}!IntType\_ACTLR\_DISDEFWBUF\_Pos@{IntType\_ACTLR\_DISDEFWBUF\_Pos}}
\index{IntType\_ACTLR\_DISDEFWBUF\_Pos@{IntType\_ACTLR\_DISDEFWBUF\_Pos}!CMSIS Interrupt Type@{CMSIS Interrupt Type}}
\doxysubsubsection{\texorpdfstring{IntType\_ACTLR\_DISDEFWBUF\_Pos}{IntType\_ACTLR\_DISDEFWBUF\_Pos}}
{\footnotesize\ttfamily \#define Int\+Type\+\_\+\+ACTLR\+\_\+\+DISDEFWBUF\+\_\+\+Pos~1}

Interrupt\+Type ACTLR\+: DISDEFWBUF Position \mbox{\Hypertarget{group___c_m_s_i_s___interrupt_type_ga3bb958e0f68490877855c70e62d8e702}\label{group___c_m_s_i_s___interrupt_type_ga3bb958e0f68490877855c70e62d8e702}} 
\index{CMSIS Interrupt Type@{CMSIS Interrupt Type}!IntType\_ACTLR\_DISFOLD\_Msk@{IntType\_ACTLR\_DISFOLD\_Msk}}
\index{IntType\_ACTLR\_DISFOLD\_Msk@{IntType\_ACTLR\_DISFOLD\_Msk}!CMSIS Interrupt Type@{CMSIS Interrupt Type}}
\doxysubsubsection{\texorpdfstring{IntType\_ACTLR\_DISFOLD\_Msk}{IntType\_ACTLR\_DISFOLD\_Msk}}
{\footnotesize\ttfamily \#define Int\+Type\+\_\+\+ACTLR\+\_\+\+DISFOLD\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___interrupt_type_ga61853c19f3d459914636a4759a1f5306}{Int\+Type\+\_\+\+ACTLR\+\_\+\+DISFOLD\+\_\+\+Pos}})}

Interrupt\+Type ACTLR\+: DISFOLD Mask \mbox{\Hypertarget{group___c_m_s_i_s___interrupt_type_ga61853c19f3d459914636a4759a1f5306}\label{group___c_m_s_i_s___interrupt_type_ga61853c19f3d459914636a4759a1f5306}} 
\index{CMSIS Interrupt Type@{CMSIS Interrupt Type}!IntType\_ACTLR\_DISFOLD\_Pos@{IntType\_ACTLR\_DISFOLD\_Pos}}
\index{IntType\_ACTLR\_DISFOLD\_Pos@{IntType\_ACTLR\_DISFOLD\_Pos}!CMSIS Interrupt Type@{CMSIS Interrupt Type}}
\doxysubsubsection{\texorpdfstring{IntType\_ACTLR\_DISFOLD\_Pos}{IntType\_ACTLR\_DISFOLD\_Pos}}
{\footnotesize\ttfamily \#define Int\+Type\+\_\+\+ACTLR\+\_\+\+DISFOLD\+\_\+\+Pos~2}

Interrupt\+Type ACTLR\+: DISFOLD Position \mbox{\Hypertarget{group___c_m_s_i_s___interrupt_type_ga40ea4dcfac1858ccc29b7c628658e0b8}\label{group___c_m_s_i_s___interrupt_type_ga40ea4dcfac1858ccc29b7c628658e0b8}} 
\index{CMSIS Interrupt Type@{CMSIS Interrupt Type}!IntType\_ACTLR\_DISMCYCINT\_Msk@{IntType\_ACTLR\_DISMCYCINT\_Msk}}
\index{IntType\_ACTLR\_DISMCYCINT\_Msk@{IntType\_ACTLR\_DISMCYCINT\_Msk}!CMSIS Interrupt Type@{CMSIS Interrupt Type}}
\doxysubsubsection{\texorpdfstring{IntType\_ACTLR\_DISMCYCINT\_Msk}{IntType\_ACTLR\_DISMCYCINT\_Msk}}
{\footnotesize\ttfamily \#define Int\+Type\+\_\+\+ACTLR\+\_\+\+DISMCYCINT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___interrupt_type_ga9bd2979a493e068877d01e2b0e738095}{Int\+Type\+\_\+\+ACTLR\+\_\+\+DISMCYCINT\+\_\+\+Pos}})}

Interrupt\+Type ACTLR\+: DISMCYCINT Mask \mbox{\Hypertarget{group___c_m_s_i_s___interrupt_type_ga9bd2979a493e068877d01e2b0e738095}\label{group___c_m_s_i_s___interrupt_type_ga9bd2979a493e068877d01e2b0e738095}} 
\index{CMSIS Interrupt Type@{CMSIS Interrupt Type}!IntType\_ACTLR\_DISMCYCINT\_Pos@{IntType\_ACTLR\_DISMCYCINT\_Pos}}
\index{IntType\_ACTLR\_DISMCYCINT\_Pos@{IntType\_ACTLR\_DISMCYCINT\_Pos}!CMSIS Interrupt Type@{CMSIS Interrupt Type}}
\doxysubsubsection{\texorpdfstring{IntType\_ACTLR\_DISMCYCINT\_Pos}{IntType\_ACTLR\_DISMCYCINT\_Pos}}
{\footnotesize\ttfamily \#define Int\+Type\+\_\+\+ACTLR\+\_\+\+DISMCYCINT\+\_\+\+Pos~0}

Interrupt\+Type ACTLR\+: DISMCYCINT Position \mbox{\Hypertarget{group___c_m_s_i_s___interrupt_type_gaaf30c82ebbf75953fd79f7f4d3696de5}\label{group___c_m_s_i_s___interrupt_type_gaaf30c82ebbf75953fd79f7f4d3696de5}} 
\index{CMSIS Interrupt Type@{CMSIS Interrupt Type}!IntType\_ICTR\_INTLINESNUM\_Msk@{IntType\_ICTR\_INTLINESNUM\_Msk}}
\index{IntType\_ICTR\_INTLINESNUM\_Msk@{IntType\_ICTR\_INTLINESNUM\_Msk}!CMSIS Interrupt Type@{CMSIS Interrupt Type}}
\doxysubsubsection{\texorpdfstring{IntType\_ICTR\_INTLINESNUM\_Msk}{IntType\_ICTR\_INTLINESNUM\_Msk}}
{\footnotesize\ttfamily \#define Int\+Type\+\_\+\+ICTR\+\_\+\+INTLINESNUM\+\_\+\+Msk~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___interrupt_type_gac80eaf3ce321fd9fb771e0fe260468a5}{Int\+Type\+\_\+\+ICTR\+\_\+\+INTLINESNUM\+\_\+\+Pos}})}

Interrupt\+Type ICTR\+: INTLINESNUM Mask \mbox{\Hypertarget{group___c_m_s_i_s___interrupt_type_gac80eaf3ce321fd9fb771e0fe260468a5}\label{group___c_m_s_i_s___interrupt_type_gac80eaf3ce321fd9fb771e0fe260468a5}} 
\index{CMSIS Interrupt Type@{CMSIS Interrupt Type}!IntType\_ICTR\_INTLINESNUM\_Pos@{IntType\_ICTR\_INTLINESNUM\_Pos}}
\index{IntType\_ICTR\_INTLINESNUM\_Pos@{IntType\_ICTR\_INTLINESNUM\_Pos}!CMSIS Interrupt Type@{CMSIS Interrupt Type}}
\doxysubsubsection{\texorpdfstring{IntType\_ICTR\_INTLINESNUM\_Pos}{IntType\_ICTR\_INTLINESNUM\_Pos}}
{\footnotesize\ttfamily \#define Int\+Type\+\_\+\+ICTR\+\_\+\+INTLINESNUM\+\_\+\+Pos~0}

Interrupt\+Type ICTR\+: INTLINESNUM Position 