Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct 20 15:48:17 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/caravel-soc_fpga-lab/lab-fir/project_1/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (159)
6. checking no_output_delay (159)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (159)
--------------------------------
 There are 159 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tlast
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (159)
---------------------------------
 There are 159 ports with no output delay specified. (HIGH)

arready
awready
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.325      -28.894                     15                  302        0.142        0.000                      0                  302        4.500        0.000                       0                   204  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk           -2.325      -28.894                     15                  302        0.142        0.000                      0                  302        4.500        0.000                       0                   204  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :           15  Failing Endpoints,  Worst Slack       -2.325ns,  Total Violation      -28.894ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.325ns  (required time - arrival time)
  Source:                 addr_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_out_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.220ns  (logic 8.624ns (70.570%)  route 3.596ns (29.430%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  addr_cnt_reg[4]/Q
                         net (fo=10, unplaced)        0.784     3.718    addr_cnt[4]
                                                                      f  data_Di_OBUF[31]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.013 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     4.533    data_Di_OBUF[31]_inst_i_2_n_0
                                                                      r  data_Di_OBUF[16]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     4.657 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     5.457    data_Di_OBUF[16]
                                                                      r  mult_out__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.493 r  mult_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.548    mult_out__0_n_106
                                                                      r  mult_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.066 r  mult_out__1/P[0]
                         net (fo=2, unplaced)         0.800    11.866    mult_out__1_n_105
                                                                      r  add_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.990 r  add_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000    11.990    add_out[16]_i_13_n_0
                                                                      r  add_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.523 r  add_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    12.532    add_out_reg[16]_i_10_n_0
                                                                      r  add_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.649 r  add_out_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    12.649    add_out_reg[20]_i_10_n_0
                                                                      r  add_out_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.980 r  add_out_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    13.609    mult_out__3[27]
                                                                      r  add_out[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    13.911 r  add_out[24]_i_2/O
                         net (fo=1, unplaced)         0.000    13.911    add_out[24]_i_2_n_0
                                                                      r  add_out_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.340 r  add_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.340    add_out_reg[24]_i_1_n_0
                                                                      r  add_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.677 r  add_out_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    14.677    add_out_reg[28]_i_1_n_6
                         FDCE                                         r  add_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[29]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    add_out_reg[29]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -14.677    
  -------------------------------------------------------------------
                         slack                                 -2.325    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 addr_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_out_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.214ns  (logic 8.618ns (70.556%)  route 3.596ns (29.444%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  addr_cnt_reg[4]/Q
                         net (fo=10, unplaced)        0.784     3.718    addr_cnt[4]
                                                                      f  data_Di_OBUF[31]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.013 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     4.533    data_Di_OBUF[31]_inst_i_2_n_0
                                                                      r  data_Di_OBUF[16]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     4.657 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     5.457    data_Di_OBUF[16]
                                                                      r  mult_out__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.493 r  mult_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.548    mult_out__0_n_106
                                                                      r  mult_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.066 r  mult_out__1/P[0]
                         net (fo=2, unplaced)         0.800    11.866    mult_out__1_n_105
                                                                      r  add_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.990 r  add_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000    11.990    add_out[16]_i_13_n_0
                                                                      r  add_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.523 r  add_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    12.532    add_out_reg[16]_i_10_n_0
                                                                      r  add_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.649 r  add_out_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    12.649    add_out_reg[20]_i_10_n_0
                                                                      r  add_out_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.980 r  add_out_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    13.609    mult_out__3[27]
                                                                      r  add_out[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    13.911 r  add_out[24]_i_2/O
                         net (fo=1, unplaced)         0.000    13.911    add_out[24]_i_2_n_0
                                                                      r  add_out_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.340 r  add_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.340    add_out_reg[24]_i_1_n_0
                                                                      r  add_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.671 r  add_out_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    14.671    add_out_reg[28]_i_1_n_4
                         FDCE                                         r  add_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[31]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    add_out_reg[31]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -14.671    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.244ns  (required time - arrival time)
  Source:                 addr_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_out_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.139ns  (logic 8.543ns (70.374%)  route 3.596ns (29.626%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  addr_cnt_reg[4]/Q
                         net (fo=10, unplaced)        0.784     3.718    addr_cnt[4]
                                                                      f  data_Di_OBUF[31]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.013 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     4.533    data_Di_OBUF[31]_inst_i_2_n_0
                                                                      r  data_Di_OBUF[16]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     4.657 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     5.457    data_Di_OBUF[16]
                                                                      r  mult_out__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.493 r  mult_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.548    mult_out__0_n_106
                                                                      r  mult_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.066 r  mult_out__1/P[0]
                         net (fo=2, unplaced)         0.800    11.866    mult_out__1_n_105
                                                                      r  add_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.990 r  add_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000    11.990    add_out[16]_i_13_n_0
                                                                      r  add_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.523 r  add_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    12.532    add_out_reg[16]_i_10_n_0
                                                                      r  add_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.649 r  add_out_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    12.649    add_out_reg[20]_i_10_n_0
                                                                      r  add_out_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.980 r  add_out_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    13.609    mult_out__3[27]
                                                                      r  add_out[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    13.911 r  add_out[24]_i_2/O
                         net (fo=1, unplaced)         0.000    13.911    add_out[24]_i_2_n_0
                                                                      r  add_out_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.340 r  add_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.340    add_out_reg[24]_i_1_n_0
                                                                      r  add_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.596 r  add_out_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    14.596    add_out_reg[28]_i_1_n_5
                         FDCE                                         r  add_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[30]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    add_out_reg[30]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -14.596    
  -------------------------------------------------------------------
                         slack                                 -2.244    

Slack (VIOLATED) :        -2.220ns  (required time - arrival time)
  Source:                 addr_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.115ns  (logic 8.519ns (70.315%)  route 3.596ns (29.685%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  addr_cnt_reg[4]/Q
                         net (fo=10, unplaced)        0.784     3.718    addr_cnt[4]
                                                                      f  data_Di_OBUF[31]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.013 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     4.533    data_Di_OBUF[31]_inst_i_2_n_0
                                                                      r  data_Di_OBUF[16]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     4.657 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     5.457    data_Di_OBUF[16]
                                                                      r  mult_out__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.493 r  mult_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.548    mult_out__0_n_106
                                                                      r  mult_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.066 r  mult_out__1/P[0]
                         net (fo=2, unplaced)         0.800    11.866    mult_out__1_n_105
                                                                      r  add_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.990 r  add_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000    11.990    add_out[16]_i_13_n_0
                                                                      r  add_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.523 r  add_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    12.532    add_out_reg[16]_i_10_n_0
                                                                      r  add_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.649 r  add_out_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    12.649    add_out_reg[20]_i_10_n_0
                                                                      r  add_out_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.980 r  add_out_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    13.609    mult_out__3[27]
                                                                      r  add_out[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    13.911 r  add_out[24]_i_2/O
                         net (fo=1, unplaced)         0.000    13.911    add_out[24]_i_2_n_0
                                                                      r  add_out_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.340 r  add_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.340    add_out_reg[24]_i_1_n_0
                                                                      r  add_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.572 r  add_out_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    14.572    add_out_reg[28]_i_1_n_7
                         FDCE                                         r  add_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[28]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    add_out_reg[28]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -14.572    
  -------------------------------------------------------------------
                         slack                                 -2.220    

Slack (VIOLATED) :        -2.208ns  (required time - arrival time)
  Source:                 addr_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.103ns  (logic 8.507ns (70.286%)  route 3.596ns (29.714%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  addr_cnt_reg[4]/Q
                         net (fo=10, unplaced)        0.784     3.718    addr_cnt[4]
                                                                      f  data_Di_OBUF[31]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.013 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     4.533    data_Di_OBUF[31]_inst_i_2_n_0
                                                                      r  data_Di_OBUF[16]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     4.657 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     5.457    data_Di_OBUF[16]
                                                                      r  mult_out__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.493 r  mult_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.548    mult_out__0_n_106
                                                                      r  mult_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.066 r  mult_out__1/P[0]
                         net (fo=2, unplaced)         0.800    11.866    mult_out__1_n_105
                                                                      r  add_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.990 r  add_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000    11.990    add_out[16]_i_13_n_0
                                                                      r  add_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.523 r  add_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    12.532    add_out_reg[16]_i_10_n_0
                                                                      r  add_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.863 r  add_out_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    13.492    mult_out__3[23]
                                                                      r  add_out[20]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    13.794 r  add_out[20]_i_2/O
                         net (fo=1, unplaced)         0.000    13.794    add_out[20]_i_2_n_0
                                                                      r  add_out_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.223 r  add_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.223    add_out_reg[20]_i_1_n_0
                                                                      r  add_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.560 r  add_out_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    14.560    add_out_reg[24]_i_1_n_6
                         FDCE                                         r  add_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[25]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    add_out_reg[25]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -14.560    
  -------------------------------------------------------------------
                         slack                                 -2.208    

Slack (VIOLATED) :        -2.202ns  (required time - arrival time)
  Source:                 addr_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.097ns  (logic 8.501ns (70.271%)  route 3.596ns (29.729%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  addr_cnt_reg[4]/Q
                         net (fo=10, unplaced)        0.784     3.718    addr_cnt[4]
                                                                      f  data_Di_OBUF[31]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.013 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     4.533    data_Di_OBUF[31]_inst_i_2_n_0
                                                                      r  data_Di_OBUF[16]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     4.657 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     5.457    data_Di_OBUF[16]
                                                                      r  mult_out__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.493 r  mult_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.548    mult_out__0_n_106
                                                                      r  mult_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.066 r  mult_out__1/P[0]
                         net (fo=2, unplaced)         0.800    11.866    mult_out__1_n_105
                                                                      r  add_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.990 r  add_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000    11.990    add_out[16]_i_13_n_0
                                                                      r  add_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.523 r  add_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    12.532    add_out_reg[16]_i_10_n_0
                                                                      r  add_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.863 r  add_out_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    13.492    mult_out__3[23]
                                                                      r  add_out[20]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    13.794 r  add_out[20]_i_2/O
                         net (fo=1, unplaced)         0.000    13.794    add_out[20]_i_2_n_0
                                                                      r  add_out_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.223 r  add_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.223    add_out_reg[20]_i_1_n_0
                                                                      r  add_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.554 r  add_out_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    14.554    add_out_reg[24]_i_1_n_4
                         FDCE                                         r  add_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[27]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    add_out_reg[27]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -14.554    
  -------------------------------------------------------------------
                         slack                                 -2.202    

Slack (VIOLATED) :        -2.127ns  (required time - arrival time)
  Source:                 addr_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.022ns  (logic 8.426ns (70.086%)  route 3.596ns (29.914%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  addr_cnt_reg[4]/Q
                         net (fo=10, unplaced)        0.784     3.718    addr_cnt[4]
                                                                      f  data_Di_OBUF[31]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.013 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     4.533    data_Di_OBUF[31]_inst_i_2_n_0
                                                                      r  data_Di_OBUF[16]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     4.657 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     5.457    data_Di_OBUF[16]
                                                                      r  mult_out__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.493 r  mult_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.548    mult_out__0_n_106
                                                                      r  mult_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.066 r  mult_out__1/P[0]
                         net (fo=2, unplaced)         0.800    11.866    mult_out__1_n_105
                                                                      r  add_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.990 r  add_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000    11.990    add_out[16]_i_13_n_0
                                                                      r  add_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.523 r  add_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    12.532    add_out_reg[16]_i_10_n_0
                                                                      r  add_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.863 r  add_out_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    13.492    mult_out__3[23]
                                                                      r  add_out[20]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    13.794 r  add_out[20]_i_2/O
                         net (fo=1, unplaced)         0.000    13.794    add_out[20]_i_2_n_0
                                                                      r  add_out_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.223 r  add_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.223    add_out_reg[20]_i_1_n_0
                                                                      r  add_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.479 r  add_out_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    14.479    add_out_reg[24]_i_1_n_5
                         FDCE                                         r  add_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[26]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    add_out_reg[26]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -14.479    
  -------------------------------------------------------------------
                         slack                                 -2.127    

Slack (VIOLATED) :        -2.103ns  (required time - arrival time)
  Source:                 addr_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.998ns  (logic 8.402ns (70.026%)  route 3.596ns (29.974%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  addr_cnt_reg[4]/Q
                         net (fo=10, unplaced)        0.784     3.718    addr_cnt[4]
                                                                      f  data_Di_OBUF[31]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.013 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     4.533    data_Di_OBUF[31]_inst_i_2_n_0
                                                                      r  data_Di_OBUF[16]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     4.657 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     5.457    data_Di_OBUF[16]
                                                                      r  mult_out__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.493 r  mult_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.548    mult_out__0_n_106
                                                                      r  mult_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.066 r  mult_out__1/P[0]
                         net (fo=2, unplaced)         0.800    11.866    mult_out__1_n_105
                                                                      r  add_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.990 r  add_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000    11.990    add_out[16]_i_13_n_0
                                                                      r  add_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.523 r  add_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    12.532    add_out_reg[16]_i_10_n_0
                                                                      r  add_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.863 r  add_out_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    13.492    mult_out__3[23]
                                                                      r  add_out[20]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    13.794 r  add_out[20]_i_2/O
                         net (fo=1, unplaced)         0.000    13.794    add_out[20]_i_2_n_0
                                                                      r  add_out_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.223 r  add_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.223    add_out_reg[20]_i_1_n_0
                                                                      r  add_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.455 r  add_out_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    14.455    add_out_reg[24]_i_1_n_7
                         FDCE                                         r  add_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[24]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    add_out_reg[24]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -14.455    
  -------------------------------------------------------------------
                         slack                                 -2.103    

Slack (VIOLATED) :        -1.978ns  (required time - arrival time)
  Source:                 addr_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_out_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.873ns  (logic 8.286ns (69.786%)  route 3.587ns (30.214%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  addr_cnt_reg[4]/Q
                         net (fo=10, unplaced)        0.784     3.718    addr_cnt[4]
                                                                      f  data_Di_OBUF[31]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.013 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     4.533    data_Di_OBUF[31]_inst_i_2_n_0
                                                                      r  data_Di_OBUF[16]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     4.657 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     5.457    data_Di_OBUF[16]
                                                                      r  mult_out__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.493 r  mult_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.548    mult_out__0_n_106
                                                                      r  mult_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.066 r  mult_out__1/P[0]
                         net (fo=2, unplaced)         0.800    11.866    mult_out__1_n_105
                                                                      r  add_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.990 r  add_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000    11.990    add_out[16]_i_13_n_0
                                                                      r  add_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.633 r  add_out_reg[16]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    13.262    mult_out__3[19]
                                                                      r  add_out[16]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    13.564 r  add_out[16]_i_2/O
                         net (fo=1, unplaced)         0.000    13.564    add_out[16]_i_2_n_0
                                                                      r  add_out_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    13.993 r  add_out_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.993    add_out_reg[16]_i_1_n_0
                                                                      r  add_out_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.330 r  add_out_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    14.330    add_out_reg[20]_i_1_n_6
                         FDCE                                         r  add_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[21]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    add_out_reg[21]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -14.330    
  -------------------------------------------------------------------
                         slack                                 -1.978    

Slack (VIOLATED) :        -1.972ns  (required time - arrival time)
  Source:                 addr_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.867ns  (logic 8.280ns (69.771%)  route 3.587ns (30.229%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  addr_cnt_reg[4]/Q
                         net (fo=10, unplaced)        0.784     3.718    addr_cnt[4]
                                                                      f  data_Di_OBUF[31]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.013 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     4.533    data_Di_OBUF[31]_inst_i_2_n_0
                                                                      r  data_Di_OBUF[16]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     4.657 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     5.457    data_Di_OBUF[16]
                                                                      r  mult_out__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.493 r  mult_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.548    mult_out__0_n_106
                                                                      r  mult_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.066 r  mult_out__1/P[0]
                         net (fo=2, unplaced)         0.800    11.866    mult_out__1_n_105
                                                                      r  add_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.990 r  add_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000    11.990    add_out[16]_i_13_n_0
                                                                      r  add_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.633 r  add_out_reg[16]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    13.262    mult_out__3[19]
                                                                      r  add_out[16]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    13.564 r  add_out[16]_i_2/O
                         net (fo=1, unplaced)         0.000    13.564    add_out[16]_i_2_n_0
                                                                      r  add_out_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    13.993 r  add_out_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.993    add_out_reg[16]_i_1_n_0
                                                                      r  add_out_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.324 r  add_out_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    14.324    add_out_reg[20]_i_1_n_4
                         FDCE                                         r  add_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[23]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    add_out_reg[23]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -14.324    
  -------------------------------------------------------------------
                         slack                                 -1.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 got_rdata_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            got_raddr_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  got_rdata_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  got_rdata_reg/Q
                         net (fo=4, unplaced)         0.141     0.966    rvalid_OBUF
                                                                      f  got_raddr_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.064 r  got_raddr_i_1/O
                         net (fo=14, unplaced)        0.000     1.064    p_8_in
                         FDCE                                         r  got_raddr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  got_raddr_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    got_raddr_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ap_idle_reg/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_idle_reg/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.248ns (64.136%)  route 0.139ns (35.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_idle_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  ap_idle_reg/Q
                         net (fo=3, unplaced)         0.139     0.963    ap_idle
                                                                      r  ap_idle_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.064 r  ap_idle_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    ap_idle_i_1_n_0
                         FDPE                                         r  ap_idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_idle_reg/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    ap_idle_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  current_state_reg[0]/Q
                         net (fo=5, unplaced)         0.143     0.967    current_state[0]
                                                                      r  current_state[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.065 r  current_state[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    current_state[0]_i_1_n_0
                         FDCE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  current_state_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  current_state_reg[0]/Q
                         net (fo=5, unplaced)         0.143     0.967    current_state[0]
                                                                      r  current_state[1]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.065 r  current_state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    current_state[1]_i_1_n_0
                         FDCE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  current_state_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 got_wdata_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            got_wdata_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  got_wdata_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  got_wdata_reg/Q
                         net (fo=6, unplaced)         0.145     0.969    got_wdata
                                                                      f  got_wdata_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.067 r  got_wdata_i_1/O
                         net (fo=33, unplaced)        0.000     1.067    write_data0
                         FDCE                                         r  got_wdata_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  got_wdata_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    got_wdata_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 last_data_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            last_data_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.248ns (63.444%)  route 0.143ns (36.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  last_data_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  last_data_reg/Q
                         net (fo=5, unplaced)         0.143     0.967    last_data
                                                                      r  last_data_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.068 r  last_data_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    last_data_i_1_n_0
                         FDCE                                         r  last_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  last_data_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    last_data_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 got_wdata_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            got_waddr_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.248ns (63.172%)  route 0.145ns (36.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  got_wdata_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  got_wdata_reg/Q
                         net (fo=6, unplaced)         0.145     0.969    got_wdata
                                                                      f  got_waddr_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.070 r  got_waddr_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    got_waddr_i_1_n_0
                         FDCE                                         r  got_waddr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  got_waddr_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    got_waddr_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 addr_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.245ns (61.818%)  route 0.151ns (38.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  addr_cnt_reg[2]/Q
                         net (fo=12, unplaced)        0.151     0.976    addr_cnt[2]
                                                                      f  addr_cnt[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.074 r  addr_cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.074    p_1_in[2]
                         FDCE                                         r  addr_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_cnt_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    addr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 add_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  add_out_reg[10]/Q
                         net (fo=2, unplaced)         0.153     0.978    add_out_reg[10]
                                                                      r  add_out[8]_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     1.023 r  add_out[8]_i_7/O
                         net (fo=1, unplaced)         0.000     1.023    add_out[8]_i_7_n_0
                                                                      r  add_out_reg[8]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  add_out_reg[8]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    add_out_reg[8]_i_1_n_5
                         FDCE                                         r  add_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    add_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 add_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  add_out_reg[14]/Q
                         net (fo=2, unplaced)         0.153     0.978    add_out_reg[14]
                                                                      r  add_out[12]_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     1.023 r  add_out[12]_i_7/O
                         net (fo=1, unplaced)         0.000     1.023    add_out[12]_i_7_n_0
                                                                      r  add_out_reg[12]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  add_out_reg[12]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    add_out_reg[12]_i_1_n_5
                         FDCE                                         r  add_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[14]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    add_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                add_out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                add_out_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                add_out_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                add_out_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                add_out_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                add_out_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                add_out_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                add_out_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                add_out_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                add_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                add_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                add_out_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                add_out_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                add_out_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                add_out_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                add_out_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                add_out_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                add_out_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                add_out_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                add_out_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                add_out_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                add_out_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                add_out_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                add_out_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                add_out_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                add_out_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                add_out_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                add_out_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                add_out_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.244ns  (logic 3.978ns (54.920%)  route 3.265ns (45.080%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    arvalid_IBUF
                                                                      r  got_raddr_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  got_raddr_i_1/O
                         net (fo=14, unplaced)        0.953     2.848    p_8_in
                                                                      r  tap_A_OBUF[11]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.972 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=12, unplaced)        0.713     3.685    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[10]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.809 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.609    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.244 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.244    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.244ns  (logic 3.978ns (54.920%)  route 3.265ns (45.080%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    arvalid_IBUF
                                                                      r  got_raddr_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  got_raddr_i_1/O
                         net (fo=14, unplaced)        0.953     2.848    p_8_in
                                                                      r  tap_A_OBUF[11]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.972 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=12, unplaced)        0.713     3.685    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.809 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.609    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.244 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.244    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.244ns  (logic 3.978ns (54.920%)  route 3.265ns (45.080%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    arvalid_IBUF
                                                                      r  got_raddr_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  got_raddr_i_1/O
                         net (fo=14, unplaced)        0.953     2.848    p_8_in
                                                                      r  tap_A_OBUF[11]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.972 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=12, unplaced)        0.713     3.685    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[4]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.809 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.609    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.244 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.244    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.244ns  (logic 3.978ns (54.920%)  route 3.265ns (45.080%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    arvalid_IBUF
                                                                      r  got_raddr_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  got_raddr_i_1/O
                         net (fo=14, unplaced)        0.953     2.848    p_8_in
                                                                      r  tap_A_OBUF[11]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.972 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=12, unplaced)        0.713     3.685    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.809 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.609    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.244 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.244    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.244ns  (logic 3.978ns (54.920%)  route 3.265ns (45.080%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    arvalid_IBUF
                                                                      r  got_raddr_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  got_raddr_i_1/O
                         net (fo=14, unplaced)        0.953     2.848    p_8_in
                                                                      r  tap_A_OBUF[11]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.972 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=12, unplaced)        0.713     3.685    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.809 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.609    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.244 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.244    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.244ns  (logic 3.978ns (54.920%)  route 3.265ns (45.080%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    arvalid_IBUF
                                                                      r  got_raddr_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  got_raddr_i_1/O
                         net (fo=14, unplaced)        0.953     2.848    p_8_in
                                                                      r  tap_A_OBUF[11]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.972 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=12, unplaced)        0.713     3.685    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[9]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.809 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.609    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.244 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.244    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.114ns  (logic 4.609ns (64.794%)  route 2.504ns (35.206%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT1=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_9/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_9_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.473 r  tap_A_OBUF[7]_inst_i_3/O[2]
                         net (fo=1, unplaced)         0.905     3.378    tap_A0[6]
                                                                      r  tap_A_OBUF[6]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.301     3.679 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.479    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.114 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.114    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.998ns  (logic 3.978ns (56.850%)  route 3.019ns (43.150%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    arvalid_IBUF
                                                                      r  got_raddr_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  got_raddr_i_1/O
                         net (fo=14, unplaced)        0.953     2.848    p_8_in
                                                                      r  tap_A_OBUF[11]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.972 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=12, unplaced)        0.467     3.439    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[0]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.563 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.363    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.998 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.998    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.998ns  (logic 3.978ns (56.850%)  route 3.019ns (43.150%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    arvalid_IBUF
                                                                      r  got_raddr_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  got_raddr_i_1/O
                         net (fo=14, unplaced)        0.953     2.848    p_8_in
                                                                      r  tap_A_OBUF[11]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.972 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=12, unplaced)        0.467     3.439    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[1]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.563 r  tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.363    tap_A_OBUF[1]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.998 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.998    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.998ns  (logic 3.978ns (56.850%)  route 3.019ns (43.150%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    arvalid_IBUF
                                                                      r  got_raddr_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  got_raddr_i_1/O
                         net (fo=14, unplaced)        0.953     2.848    p_8_in
                                                                      r  tap_A_OBUF[11]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.972 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=12, unplaced)        0.467     3.439    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[2]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.563 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.363    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.998 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.998    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[0]
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[0]
                                                                      r  data_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Do_IBUF[0]
                                                                      r  data_Di_OBUF[0]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.583 r  data_Di_OBUF[0]_inst_i_1/O
                         net (fo=3, unplaced)         0.337     0.920    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[10]
                            (input port)
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[10]
                                                                      r  data_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Do_IBUF[10]
                                                                      r  data_Di_OBUF[10]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.583 r  data_Di_OBUF[10]_inst_i_1/O
                         net (fo=3, unplaced)         0.337     0.920    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[11]
                            (input port)
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[11] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[11]
                                                                      r  data_Do_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Do_IBUF[11]
                                                                      r  data_Di_OBUF[11]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.583 r  data_Di_OBUF[11]_inst_i_1/O
                         net (fo=3, unplaced)         0.337     0.920    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[12]
                            (input port)
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[12] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[12]
                                                                      r  data_Do_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[12]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Do_IBUF[12]
                                                                      r  data_Di_OBUF[12]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.583 r  data_Di_OBUF[12]_inst_i_1/O
                         net (fo=3, unplaced)         0.337     0.920    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[13]
                            (input port)
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[13] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[13]
                                                                      r  data_Do_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[13]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Do_IBUF[13]
                                                                      r  data_Di_OBUF[13]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.583 r  data_Di_OBUF[13]_inst_i_1/O
                         net (fo=3, unplaced)         0.337     0.920    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[14]
                            (input port)
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[14] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[14]
                                                                      r  data_Do_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[14]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Do_IBUF[14]
                                                                      r  data_Di_OBUF[14]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.583 r  data_Di_OBUF[14]_inst_i_1/O
                         net (fo=3, unplaced)         0.337     0.920    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[15]
                            (input port)
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[15] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[15]
                                                                      r  data_Do_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[15]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Do_IBUF[15]
                                                                      r  data_Di_OBUF[15]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.583 r  data_Di_OBUF[15]_inst_i_1/O
                         net (fo=3, unplaced)         0.337     0.920    data_Di_OBUF[15]
                                                                      r  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Do_IBUF[16]
                                                                      r  data_Di_OBUF[16]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.583 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.337     0.920    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[17]
                            (input port)
  Destination:            data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[17] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[17]
                                                                      r  data_Do_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[17]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Do_IBUF[17]
                                                                      r  data_Di_OBUF[17]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.583 r  data_Di_OBUF[17]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     0.920    data_Di_OBUF[17]
                                                                      r  data_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[17]
                                                                      r  data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[18]
                            (input port)
  Destination:            data_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[18] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[18]
                                                                      r  data_Do_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Do_IBUF[18]
                                                                      r  data_Di_OBUF[18]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.583 r  data_Di_OBUF[18]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     0.920    data_Di_OBUF[18]
                                                                      r  data_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[18]
                                                                      r  data_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           159 Endpoints
Min Delay           159 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 waddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.660ns  (logic 4.563ns (68.519%)  route 2.097ns (31.481%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  waddr_reg[4]/Q
                         net (fo=2, unplaced)         0.677     3.611    waddr[4]
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     4.419 r  tap_A_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.428    tap_A_OBUF[7]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.765 r  tap_A_OBUF[11]_inst_i_2/O[1]
                         net (fo=1, unplaced)         0.611     5.376    tap_A00_in[9]
                                                                      r  tap_A_OBUF[9]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.306     5.682 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.482    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.117 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.117    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 waddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.624ns  (logic 3.655ns (55.184%)  route 2.969ns (44.816%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  waddr_reg[6]/Q
                         net (fo=3, unplaced)         0.759     3.693    waddr[6]
                                                                      r  tap_WE_OBUF[3]_inst_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.988 r  tap_WE_OBUF[3]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     4.448    tap_WE_OBUF[3]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.572 r  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=12, unplaced)        0.950     5.522    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      r  tap_A_OBUF[10]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.646 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.446    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.081 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.081    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 waddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.624ns  (logic 3.655ns (55.184%)  route 2.969ns (44.816%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  waddr_reg[6]/Q
                         net (fo=3, unplaced)         0.759     3.693    waddr[6]
                                                                      r  tap_WE_OBUF[3]_inst_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.988 r  tap_WE_OBUF[3]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     4.448    tap_WE_OBUF[3]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.572 r  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=12, unplaced)        0.950     5.522    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.646 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.446    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.081 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.081    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 waddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.624ns  (logic 3.655ns (55.184%)  route 2.969ns (44.816%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  waddr_reg[6]/Q
                         net (fo=3, unplaced)         0.759     3.693    waddr[6]
                                                                      r  tap_WE_OBUF[3]_inst_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.988 r  tap_WE_OBUF[3]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     4.448    tap_WE_OBUF[3]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.572 r  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=12, unplaced)        0.950     5.522    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.646 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.446    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.081 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.081    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 waddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.607ns  (logic 4.322ns (65.421%)  route 2.285ns (34.579%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  waddr_reg[4]/Q
                         net (fo=2, unplaced)         0.677     3.611    waddr[4]
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.903     4.514 r  tap_A_OBUF[7]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.808     5.322    tap_A00_in[7]
                                                                      r  tap_A_OBUF[7]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.307     5.629 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.429    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.064 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.064    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 got_rdata_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.456ns  (logic 3.655ns (56.620%)  route 2.801ns (43.380%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  got_rdata_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  got_rdata_reg/Q
                         net (fo=4, unplaced)         0.335     3.269    rvalid_OBUF
                                                                      f  got_raddr_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.564 r  got_raddr_i_1/O
                         net (fo=14, unplaced)        0.953     4.517    p_8_in
                                                                      r  tap_A_OBUF[11]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.641 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=12, unplaced)        0.713     5.354    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[4]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.478 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.278    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.913 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.913    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 got_rdata_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.456ns  (logic 3.655ns (56.620%)  route 2.801ns (43.380%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  got_rdata_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  got_rdata_reg/Q
                         net (fo=4, unplaced)         0.335     3.269    rvalid_OBUF
                                                                      f  got_raddr_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.564 r  got_raddr_i_1/O
                         net (fo=14, unplaced)        0.953     4.517    p_8_in
                                                                      r  tap_A_OBUF[11]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.641 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=12, unplaced)        0.713     5.354    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.478 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.278    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.913 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.913    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 waddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.397ns  (logic 4.252ns (66.474%)  route 2.145ns (33.526%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  waddr_reg[4]/Q
                         net (fo=2, unplaced)         0.677     3.611    waddr[4]
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839     4.450 r  tap_A_OBUF[7]_inst_i_2/O[2]
                         net (fo=1, unplaced)         0.668     5.118    tap_A00_in[6]
                                                                      r  tap_A_OBUF[6]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.301     5.419 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.219    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.854 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.854    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 got_rdata_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.210ns  (logic 3.655ns (58.863%)  route 2.555ns (41.137%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  got_rdata_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  got_rdata_reg/Q
                         net (fo=4, unplaced)         0.335     3.269    rvalid_OBUF
                                                                      f  got_raddr_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.564 r  got_raddr_i_1/O
                         net (fo=14, unplaced)        0.953     4.517    p_8_in
                                                                      r  tap_A_OBUF[11]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.641 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=12, unplaced)        0.467     5.108    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[0]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.232 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.032    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.667 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.667    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 got_rdata_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.210ns  (logic 3.655ns (58.863%)  route 2.555ns (41.137%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  got_rdata_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  got_rdata_reg/Q
                         net (fo=4, unplaced)         0.335     3.269    rvalid_OBUF
                                                                      f  got_raddr_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.564 r  got_raddr_i_1/O
                         net (fo=14, unplaced)        0.953     4.517    p_8_in
                                                                      r  tap_A_OBUF[11]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.641 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=12, unplaced)        0.467     5.108    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[1]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.232 r  tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.032    tap_A_OBUF[1]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.667 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.667    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[0]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[10]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[11]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[12]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[13]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[14]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[15]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[16]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[17]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[17]
                                                                      r  rdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[17]
                                                                      r  rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[18]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[18]
                                                                      r  rdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[18]
                                                                      r  rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           485 Endpoints
Min Delay           485 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            add_out_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.915ns  (logic 8.823ns (74.048%)  route 3.092ns (25.952%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  data_Di_OBUF[16]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     2.695    data_Di_OBUF[16]
                                                                      r  mult_out__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  mult_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    mult_out__0_n_106
                                                                      r  mult_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  mult_out__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    mult_out__1_n_105
                                                                      r  add_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  add_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    add_out[16]_i_13_n_0
                                                                      r  add_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  add_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    add_out_reg[16]_i_10_n_0
                                                                      r  add_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  add_out_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    add_out_reg[20]_i_10_n_0
                                                                      r  add_out_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  add_out_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    10.847    mult_out__3[27]
                                                                      r  add_out[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    11.149 r  add_out[24]_i_2/O
                         net (fo=1, unplaced)         0.000    11.149    add_out[24]_i_2_n_0
                                                                      r  add_out_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.578 r  add_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.578    add_out_reg[24]_i_1_n_0
                                                                      r  add_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.915 r  add_out_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.915    add_out_reg[28]_i_1_n_6
                         FDCE                                         r  add_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[29]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            add_out_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.909ns  (logic 8.817ns (74.035%)  route 3.092ns (25.965%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  data_Di_OBUF[16]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     2.695    data_Di_OBUF[16]
                                                                      r  mult_out__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  mult_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    mult_out__0_n_106
                                                                      r  mult_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  mult_out__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    mult_out__1_n_105
                                                                      r  add_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  add_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    add_out[16]_i_13_n_0
                                                                      r  add_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  add_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    add_out_reg[16]_i_10_n_0
                                                                      r  add_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  add_out_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    add_out_reg[20]_i_10_n_0
                                                                      r  add_out_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  add_out_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    10.847    mult_out__3[27]
                                                                      r  add_out[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    11.149 r  add_out[24]_i_2/O
                         net (fo=1, unplaced)         0.000    11.149    add_out[24]_i_2_n_0
                                                                      r  add_out_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.578 r  add_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.578    add_out_reg[24]_i_1_n_0
                                                                      r  add_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.909 r  add_out_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.909    add_out_reg[28]_i_1_n_4
                         FDCE                                         r  add_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[31]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            add_out_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.834ns  (logic 8.742ns (73.870%)  route 3.092ns (26.130%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  data_Di_OBUF[16]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     2.695    data_Di_OBUF[16]
                                                                      r  mult_out__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  mult_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    mult_out__0_n_106
                                                                      r  mult_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  mult_out__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    mult_out__1_n_105
                                                                      r  add_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  add_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    add_out[16]_i_13_n_0
                                                                      r  add_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  add_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    add_out_reg[16]_i_10_n_0
                                                                      r  add_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  add_out_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    add_out_reg[20]_i_10_n_0
                                                                      r  add_out_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  add_out_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    10.847    mult_out__3[27]
                                                                      r  add_out[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    11.149 r  add_out[24]_i_2/O
                         net (fo=1, unplaced)         0.000    11.149    add_out[24]_i_2_n_0
                                                                      r  add_out_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.578 r  add_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.578    add_out_reg[24]_i_1_n_0
                                                                      r  add_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.834 r  add_out_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    11.834    add_out_reg[28]_i_1_n_5
                         FDCE                                         r  add_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[30]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            add_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.810ns  (logic 8.718ns (73.817%)  route 3.092ns (26.183%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  data_Di_OBUF[16]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     2.695    data_Di_OBUF[16]
                                                                      r  mult_out__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  mult_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    mult_out__0_n_106
                                                                      r  mult_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  mult_out__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    mult_out__1_n_105
                                                                      r  add_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  add_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    add_out[16]_i_13_n_0
                                                                      r  add_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  add_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    add_out_reg[16]_i_10_n_0
                                                                      r  add_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  add_out_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    add_out_reg[20]_i_10_n_0
                                                                      r  add_out_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  add_out_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    10.847    mult_out__3[27]
                                                                      r  add_out[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    11.149 r  add_out[24]_i_2/O
                         net (fo=1, unplaced)         0.000    11.149    add_out[24]_i_2_n_0
                                                                      r  add_out_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.578 r  add_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.578    add_out_reg[24]_i_1_n_0
                                                                      r  add_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.810 r  add_out_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    11.810    add_out_reg[28]_i_1_n_7
                         FDCE                                         r  add_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[28]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            add_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.798ns  (logic 8.706ns (73.791%)  route 3.092ns (26.209%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  data_Di_OBUF[16]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     2.695    data_Di_OBUF[16]
                                                                      r  mult_out__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  mult_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    mult_out__0_n_106
                                                                      r  mult_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  mult_out__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    mult_out__1_n_105
                                                                      r  add_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  add_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    add_out[16]_i_13_n_0
                                                                      r  add_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  add_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    add_out_reg[16]_i_10_n_0
                                                                      r  add_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  add_out_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    10.730    mult_out__3[23]
                                                                      r  add_out[20]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    11.032 r  add_out[20]_i_2/O
                         net (fo=1, unplaced)         0.000    11.032    add_out[20]_i_2_n_0
                                                                      r  add_out_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.461 r  add_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    add_out_reg[20]_i_1_n_0
                                                                      r  add_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.798 r  add_out_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.798    add_out_reg[24]_i_1_n_6
                         FDCE                                         r  add_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[25]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            add_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.792ns  (logic 8.700ns (73.777%)  route 3.092ns (26.223%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  data_Di_OBUF[16]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     2.695    data_Di_OBUF[16]
                                                                      r  mult_out__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  mult_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    mult_out__0_n_106
                                                                      r  mult_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  mult_out__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    mult_out__1_n_105
                                                                      r  add_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  add_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    add_out[16]_i_13_n_0
                                                                      r  add_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  add_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    add_out_reg[16]_i_10_n_0
                                                                      r  add_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  add_out_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    10.730    mult_out__3[23]
                                                                      r  add_out[20]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    11.032 r  add_out[20]_i_2/O
                         net (fo=1, unplaced)         0.000    11.032    add_out[20]_i_2_n_0
                                                                      r  add_out_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.461 r  add_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    add_out_reg[20]_i_1_n_0
                                                                      r  add_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.792 r  add_out_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.792    add_out_reg[24]_i_1_n_4
                         FDCE                                         r  add_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[27]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            add_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.717ns  (logic 8.625ns (73.609%)  route 3.092ns (26.391%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  data_Di_OBUF[16]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     2.695    data_Di_OBUF[16]
                                                                      r  mult_out__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  mult_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    mult_out__0_n_106
                                                                      r  mult_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  mult_out__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    mult_out__1_n_105
                                                                      r  add_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  add_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    add_out[16]_i_13_n_0
                                                                      r  add_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  add_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    add_out_reg[16]_i_10_n_0
                                                                      r  add_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  add_out_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    10.730    mult_out__3[23]
                                                                      r  add_out[20]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    11.032 r  add_out[20]_i_2/O
                         net (fo=1, unplaced)         0.000    11.032    add_out[20]_i_2_n_0
                                                                      r  add_out_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.461 r  add_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    add_out_reg[20]_i_1_n_0
                                                                      r  add_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.717 r  add_out_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    11.717    add_out_reg[24]_i_1_n_5
                         FDCE                                         r  add_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[26]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            add_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.693ns  (logic 8.601ns (73.555%)  route 3.092ns (26.445%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  data_Di_OBUF[16]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     2.695    data_Di_OBUF[16]
                                                                      r  mult_out__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  mult_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    mult_out__0_n_106
                                                                      r  mult_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  mult_out__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    mult_out__1_n_105
                                                                      r  add_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  add_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    add_out[16]_i_13_n_0
                                                                      r  add_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  add_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    add_out_reg[16]_i_10_n_0
                                                                      r  add_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  add_out_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    10.730    mult_out__3[23]
                                                                      r  add_out[20]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    11.032 r  add_out[20]_i_2/O
                         net (fo=1, unplaced)         0.000    11.032    add_out[20]_i_2_n_0
                                                                      r  add_out_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.461 r  add_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    add_out_reg[20]_i_1_n_0
                                                                      r  add_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.693 r  add_out_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    11.693    add_out_reg[24]_i_1_n_7
                         FDCE                                         r  add_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[24]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            add_out_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.568ns  (logic 8.485ns (73.347%)  route 3.083ns (26.653%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  data_Di_OBUF[16]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     2.695    data_Di_OBUF[16]
                                                                      r  mult_out__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  mult_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    mult_out__0_n_106
                                                                      r  mult_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  mult_out__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    mult_out__1_n_105
                                                                      r  add_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  add_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    add_out[16]_i_13_n_0
                                                                      r  add_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.871 r  add_out_reg[16]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    10.500    mult_out__3[19]
                                                                      r  add_out[16]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    10.802 r  add_out[16]_i_2/O
                         net (fo=1, unplaced)         0.000    10.802    add_out[16]_i_2_n_0
                                                                      r  add_out_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.231 r  add_out_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.231    add_out_reg[16]_i_1_n_0
                                                                      r  add_out_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.568 r  add_out_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.568    add_out_reg[20]_i_1_n_6
                         FDCE                                         r  add_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[21]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            add_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.562ns  (logic 8.479ns (73.333%)  route 3.083ns (26.667%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  data_Di_OBUF[16]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     2.695    data_Di_OBUF[16]
                                                                      r  mult_out__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  mult_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    mult_out__0_n_106
                                                                      r  mult_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  mult_out__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    mult_out__1_n_105
                                                                      r  add_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  add_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    add_out[16]_i_13_n_0
                                                                      r  add_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.871 r  add_out_reg[16]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    10.500    mult_out__3[19]
                                                                      r  add_out[16]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    10.802 r  add_out[16]_i_2/O
                         net (fo=1, unplaced)         0.000    10.802    add_out[16]_i_2_n_0
                                                                      r  add_out_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.231 r  add_out_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.231    add_out_reg[16]_i_1_n_0
                                                                      r  add_out_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.562 r  add_out_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.562    add_out_reg[20]_i_1_n_4
                         FDCE                                         r  add_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[0]
                            (input port)
  Destination:            raddr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    araddr[0]
                                                                      r  araddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    araddr_IBUF[0]
                         FDCE                                         r  raddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  raddr_reg[0]/C

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            raddr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[10] (IN)
                         net (fo=0)                   0.000     0.000    araddr[10]
                                                                      r  araddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[10]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    araddr_IBUF[10]
                         FDCE                                         r  raddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  raddr_reg[10]/C

Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            raddr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      r  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    araddr_IBUF[11]
                         FDCE                                         r  raddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  raddr_reg[11]/C

Slack:                    inf
  Source:                 araddr[1]
                            (input port)
  Destination:            raddr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[1] (IN)
                         net (fo=0)                   0.000     0.000    araddr[1]
                                                                      r  araddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    araddr_IBUF[1]
                         FDCE                                         r  raddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  raddr_reg[1]/C

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            raddr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[2]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    araddr_IBUF[2]
                         FDCE                                         r  raddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  raddr_reg[2]/C

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            raddr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      r  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[3]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    araddr_IBUF[3]
                         FDCE                                         r  raddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  raddr_reg[3]/C

Slack:                    inf
  Source:                 araddr[4]
                            (input port)
  Destination:            raddr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[4] (IN)
                         net (fo=0)                   0.000     0.000    araddr[4]
                                                                      r  araddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[4]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[4]
                         FDCE                                         r  raddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  raddr_reg[4]/C

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            raddr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      r  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[5]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    araddr_IBUF[5]
                         FDCE                                         r  raddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  raddr_reg[5]/C

Slack:                    inf
  Source:                 araddr[6]
                            (input port)
  Destination:            raddr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[6] (IN)
                         net (fo=0)                   0.000     0.000    araddr[6]
                                                                      r  araddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[6]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    araddr_IBUF[6]
                         FDCE                                         r  raddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  raddr_reg[6]/C

Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            raddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[7] (IN)
                         net (fo=0)                   0.000     0.000    araddr[7]
                                                                      r  araddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[7]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    araddr_IBUF[7]
                         FDCE                                         r  raddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  raddr_reg[7]/C





