<?xml version="1.0" encoding="utf-8" standalone="yes" ?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>variable-latency adder designs | Penn Computational Intelligence Lab</title>
    <link>https://penn-cil.github.io/tags/variable-latency-adder-designs/</link>
      <atom:link href="https://penn-cil.github.io/tags/variable-latency-adder-designs/index.xml" rel="self" type="application/rss+xml" />
    <description>variable-latency adder designs</description>
    <generator>Source Themes Academic (https://sourcethemes.com/academic/)</generator><language>en-us</language><lastBuildDate>Mon, 01 Nov 2010 00:00:00 +0000</lastBuildDate>
    <image>
      <url>https://penn-cil.github.io/img/logo.png</url>
      <title>variable-latency adder designs</title>
      <link>https://penn-cil.github.io/tags/variable-latency-adder-designs/</link>
    </image>
    
    <item>
      <title>Variable-Latency Adder (VL-Adder) Designs for Low Power and NBTI Tolerance</title>
      <link>https://penn-cil.github.io/publication/chen-2010-tvlsi/</link>
      <pubDate>Mon, 01 Nov 2010 00:00:00 +0000</pubDate>
      <guid>https://penn-cil.github.io/publication/chen-2010-tvlsi/</guid>
      <description></description>
    </item>
    
  </channel>
</rss>
