// Seed: 146852213
module module_0 (
    input tri0 id_0,
    input tri  id_1
);
  tri id_3, id_4, id_5;
  wire id_6;
  assign id_5 = -1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1
);
  assign id_1 = -1;
  assign id_1 = id_0;
  logic [7:0] id_3, id_4;
  for (id_5 = -1; id_5; id_1 = id_0) wire id_6, id_7, id_8 = id_5 << "";
  wire id_9;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign id_5 = id_4[-1];
endmodule
module module_2;
  integer id_1;
  wor id_2;
  tri id_3;
  supply1 id_4;
  generate
    assign id_3 = -1'h0 - 1;
    tri0 id_5, id_6;
    begin : LABEL_0
      begin : LABEL_0
        begin : LABEL_0
          wire id_7;
        end
        localparam id_8 = -1;
      end
    end
  endgenerate
  assign id_4 = id_1;
  wire id_9;
  assign id_4 = 1;
  assign module_0.type_0 = 0;
  assign id_2 = id_5 - id_3;
endmodule
