Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 46b26e01dbe24cc6ad0fdc98a96b98d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'd' [C:/Users/yasem/Vivado/cn2/lucrare1/banda_asamblare/banda_asamblare.srcs/sources_1/new/top.v:17]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'c' [C:/Users/yasem/Vivado/cn2/lucrare1/banda_asamblare/banda_asamblare.srcs/sources_1/new/top.v:21]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/yasem/Vivado/cn2/lucrare1/banda_asamblare/banda_asamblare.srcs/sources_1/new/top.v:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.registru
Compiling module xil_defaultlib.impartire
Compiling module xil_defaultlib.inmultire
Compiling module xil_defaultlib.scadere
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
