// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pooling2d_cl_array_array_ap_fixed_16u_config9_s_HH_
#define _pooling2d_cl_array_array_ap_fixed_16u_config9_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "shift_line_buffer_array_ap_fixed_16u_config9_s.h"

namespace ap_rtl {

struct pooling2d_cl_array_array_ap_fixed_16u_config9_s : public sc_module {
    // Port declarations 106
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<3> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<3> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<3> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<3> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_in< sc_lv<3> > data_V_data_4_V_dout;
    sc_in< sc_logic > data_V_data_4_V_empty_n;
    sc_out< sc_logic > data_V_data_4_V_read;
    sc_in< sc_lv<3> > data_V_data_5_V_dout;
    sc_in< sc_logic > data_V_data_5_V_empty_n;
    sc_out< sc_logic > data_V_data_5_V_read;
    sc_in< sc_lv<3> > data_V_data_6_V_dout;
    sc_in< sc_logic > data_V_data_6_V_empty_n;
    sc_out< sc_logic > data_V_data_6_V_read;
    sc_in< sc_lv<3> > data_V_data_7_V_dout;
    sc_in< sc_logic > data_V_data_7_V_empty_n;
    sc_out< sc_logic > data_V_data_7_V_read;
    sc_in< sc_lv<3> > data_V_data_8_V_dout;
    sc_in< sc_logic > data_V_data_8_V_empty_n;
    sc_out< sc_logic > data_V_data_8_V_read;
    sc_in< sc_lv<3> > data_V_data_9_V_dout;
    sc_in< sc_logic > data_V_data_9_V_empty_n;
    sc_out< sc_logic > data_V_data_9_V_read;
    sc_in< sc_lv<3> > data_V_data_10_V_dout;
    sc_in< sc_logic > data_V_data_10_V_empty_n;
    sc_out< sc_logic > data_V_data_10_V_read;
    sc_in< sc_lv<3> > data_V_data_11_V_dout;
    sc_in< sc_logic > data_V_data_11_V_empty_n;
    sc_out< sc_logic > data_V_data_11_V_read;
    sc_in< sc_lv<3> > data_V_data_12_V_dout;
    sc_in< sc_logic > data_V_data_12_V_empty_n;
    sc_out< sc_logic > data_V_data_12_V_read;
    sc_in< sc_lv<3> > data_V_data_13_V_dout;
    sc_in< sc_logic > data_V_data_13_V_empty_n;
    sc_out< sc_logic > data_V_data_13_V_read;
    sc_in< sc_lv<3> > data_V_data_14_V_dout;
    sc_in< sc_logic > data_V_data_14_V_empty_n;
    sc_out< sc_logic > data_V_data_14_V_read;
    sc_in< sc_lv<3> > data_V_data_15_V_dout;
    sc_in< sc_logic > data_V_data_15_V_empty_n;
    sc_out< sc_logic > data_V_data_15_V_read;
    sc_out< sc_lv<3> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<3> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<3> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<3> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;
    sc_out< sc_lv<3> > res_V_data_4_V_din;
    sc_in< sc_logic > res_V_data_4_V_full_n;
    sc_out< sc_logic > res_V_data_4_V_write;
    sc_out< sc_lv<3> > res_V_data_5_V_din;
    sc_in< sc_logic > res_V_data_5_V_full_n;
    sc_out< sc_logic > res_V_data_5_V_write;
    sc_out< sc_lv<3> > res_V_data_6_V_din;
    sc_in< sc_logic > res_V_data_6_V_full_n;
    sc_out< sc_logic > res_V_data_6_V_write;
    sc_out< sc_lv<3> > res_V_data_7_V_din;
    sc_in< sc_logic > res_V_data_7_V_full_n;
    sc_out< sc_logic > res_V_data_7_V_write;
    sc_out< sc_lv<3> > res_V_data_8_V_din;
    sc_in< sc_logic > res_V_data_8_V_full_n;
    sc_out< sc_logic > res_V_data_8_V_write;
    sc_out< sc_lv<3> > res_V_data_9_V_din;
    sc_in< sc_logic > res_V_data_9_V_full_n;
    sc_out< sc_logic > res_V_data_9_V_write;
    sc_out< sc_lv<3> > res_V_data_10_V_din;
    sc_in< sc_logic > res_V_data_10_V_full_n;
    sc_out< sc_logic > res_V_data_10_V_write;
    sc_out< sc_lv<3> > res_V_data_11_V_din;
    sc_in< sc_logic > res_V_data_11_V_full_n;
    sc_out< sc_logic > res_V_data_11_V_write;
    sc_out< sc_lv<3> > res_V_data_12_V_din;
    sc_in< sc_logic > res_V_data_12_V_full_n;
    sc_out< sc_logic > res_V_data_12_V_write;
    sc_out< sc_lv<3> > res_V_data_13_V_din;
    sc_in< sc_logic > res_V_data_13_V_full_n;
    sc_out< sc_logic > res_V_data_13_V_write;
    sc_out< sc_lv<3> > res_V_data_14_V_din;
    sc_in< sc_logic > res_V_data_14_V_full_n;
    sc_out< sc_logic > res_V_data_14_V_write;
    sc_out< sc_lv<3> > res_V_data_15_V_din;
    sc_in< sc_logic > res_V_data_15_V_full_n;
    sc_out< sc_logic > res_V_data_15_V_write;


    // Module declarations
    pooling2d_cl_array_array_ap_fixed_16u_config9_s(sc_module_name name);
    SC_HAS_PROCESS(pooling2d_cl_array_array_ap_fixed_16u_config9_s);

    ~pooling2d_cl_array_array_ap_fixed_16u_config9_s();

    sc_trace_file* mVcdFile;

    shift_line_buffer_array_ap_fixed_16u_config9_s* call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<32> > pX;
    sc_signal< sc_lv<32> > sX;
    sc_signal< sc_lv<32> > pY;
    sc_signal< sc_lv<32> > sY;
    sc_signal< sc_lv<3> > kernel_data_V_3_16;
    sc_signal< sc_lv<3> > kernel_data_V_3_17;
    sc_signal< sc_lv<3> > kernel_data_V_3_18;
    sc_signal< sc_lv<3> > kernel_data_V_3_19;
    sc_signal< sc_lv<3> > kernel_data_V_3_20;
    sc_signal< sc_lv<3> > kernel_data_V_3_21;
    sc_signal< sc_lv<3> > kernel_data_V_3_22;
    sc_signal< sc_lv<3> > kernel_data_V_3_23;
    sc_signal< sc_lv<3> > kernel_data_V_3_24;
    sc_signal< sc_lv<3> > kernel_data_V_3_25;
    sc_signal< sc_lv<3> > kernel_data_V_3_26;
    sc_signal< sc_lv<3> > kernel_data_V_3_27;
    sc_signal< sc_lv<3> > kernel_data_V_3_28;
    sc_signal< sc_lv<3> > kernel_data_V_3_29;
    sc_signal< sc_lv<3> > kernel_data_V_3_30;
    sc_signal< sc_lv<3> > kernel_data_V_3_31;
    sc_signal< sc_lv<3> > kernel_data_V_3_48;
    sc_signal< sc_lv<3> > kernel_data_V_3_49;
    sc_signal< sc_lv<3> > kernel_data_V_3_50;
    sc_signal< sc_lv<3> > kernel_data_V_3_51;
    sc_signal< sc_lv<3> > kernel_data_V_3_52;
    sc_signal< sc_lv<3> > kernel_data_V_3_53;
    sc_signal< sc_lv<3> > kernel_data_V_3_54;
    sc_signal< sc_lv<3> > kernel_data_V_3_55;
    sc_signal< sc_lv<3> > kernel_data_V_3_56;
    sc_signal< sc_lv<3> > kernel_data_V_3_57;
    sc_signal< sc_lv<3> > kernel_data_V_3_58;
    sc_signal< sc_lv<3> > kernel_data_V_3_59;
    sc_signal< sc_lv<3> > kernel_data_V_3_60;
    sc_signal< sc_lv<3> > kernel_data_V_3_61;
    sc_signal< sc_lv<3> > kernel_data_V_3_62;
    sc_signal< sc_lv<3> > kernel_data_V_3_63;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln233_reg_1886;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > data_V_data_4_V_blk_n;
    sc_signal< sc_logic > data_V_data_5_V_blk_n;
    sc_signal< sc_logic > data_V_data_6_V_blk_n;
    sc_signal< sc_logic > data_V_data_7_V_blk_n;
    sc_signal< sc_logic > data_V_data_8_V_blk_n;
    sc_signal< sc_logic > data_V_data_9_V_blk_n;
    sc_signal< sc_logic > data_V_data_10_V_blk_n;
    sc_signal< sc_logic > data_V_data_11_V_blk_n;
    sc_signal< sc_logic > data_V_data_12_V_blk_n;
    sc_signal< sc_logic > data_V_data_13_V_blk_n;
    sc_signal< sc_logic > data_V_data_14_V_blk_n;
    sc_signal< sc_logic > data_V_data_15_V_blk_n;
    sc_signal< sc_logic > res_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > and_ln185_2_reg_1895;
    sc_signal< sc_logic > res_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_V_data_8_V_blk_n;
    sc_signal< sc_logic > res_V_data_9_V_blk_n;
    sc_signal< sc_logic > res_V_data_10_V_blk_n;
    sc_signal< sc_logic > res_V_data_11_V_blk_n;
    sc_signal< sc_logic > res_V_data_12_V_blk_n;
    sc_signal< sc_logic > res_V_data_13_V_blk_n;
    sc_signal< sc_logic > res_V_data_14_V_blk_n;
    sc_signal< sc_logic > res_V_data_15_V_blk_n;
    sc_signal< sc_lv<7> > indvar_flatten_reg_304;
    sc_signal< sc_lv<1> > icmp_ln233_fu_410_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op48;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< sc_logic > io_acc_block_signal_op323;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<7> > add_ln233_fu_416_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > and_ln185_2_fu_1162_p2;
    sc_signal< sc_lv<3> > select_ln86_fu_1174_p3;
    sc_signal< sc_lv<3> > select_ln86_reg_1899;
    sc_signal< sc_lv<3> > select_ln86_9_fu_1188_p3;
    sc_signal< sc_lv<3> > select_ln86_9_reg_1905;
    sc_signal< sc_lv<3> > select_ln86_11_fu_1202_p3;
    sc_signal< sc_lv<3> > select_ln86_11_reg_1911;
    sc_signal< sc_lv<3> > select_ln86_12_fu_1216_p3;
    sc_signal< sc_lv<3> > select_ln86_12_reg_1917;
    sc_signal< sc_lv<3> > select_ln86_14_fu_1230_p3;
    sc_signal< sc_lv<3> > select_ln86_14_reg_1923;
    sc_signal< sc_lv<3> > select_ln86_15_fu_1244_p3;
    sc_signal< sc_lv<3> > select_ln86_15_reg_1929;
    sc_signal< sc_lv<3> > select_ln86_17_fu_1258_p3;
    sc_signal< sc_lv<3> > select_ln86_17_reg_1935;
    sc_signal< sc_lv<3> > select_ln86_18_fu_1272_p3;
    sc_signal< sc_lv<3> > select_ln86_18_reg_1941;
    sc_signal< sc_lv<3> > select_ln86_20_fu_1286_p3;
    sc_signal< sc_lv<3> > select_ln86_20_reg_1947;
    sc_signal< sc_lv<3> > select_ln86_21_fu_1300_p3;
    sc_signal< sc_lv<3> > select_ln86_21_reg_1953;
    sc_signal< sc_lv<3> > select_ln86_23_fu_1314_p3;
    sc_signal< sc_lv<3> > select_ln86_23_reg_1959;
    sc_signal< sc_lv<3> > select_ln86_24_fu_1328_p3;
    sc_signal< sc_lv<3> > select_ln86_24_reg_1965;
    sc_signal< sc_lv<3> > select_ln86_26_fu_1342_p3;
    sc_signal< sc_lv<3> > select_ln86_26_reg_1971;
    sc_signal< sc_lv<3> > select_ln86_27_fu_1356_p3;
    sc_signal< sc_lv<3> > select_ln86_27_reg_1977;
    sc_signal< sc_lv<3> > select_ln86_29_fu_1370_p3;
    sc_signal< sc_lv<3> > select_ln86_29_reg_1983;
    sc_signal< sc_lv<3> > select_ln86_30_fu_1384_p3;
    sc_signal< sc_lv<3> > select_ln86_30_reg_1989;
    sc_signal< sc_lv<3> > select_ln86_32_fu_1398_p3;
    sc_signal< sc_lv<3> > select_ln86_32_reg_1995;
    sc_signal< sc_lv<3> > select_ln86_33_fu_1412_p3;
    sc_signal< sc_lv<3> > select_ln86_33_reg_2001;
    sc_signal< sc_lv<3> > select_ln86_35_fu_1426_p3;
    sc_signal< sc_lv<3> > select_ln86_35_reg_2007;
    sc_signal< sc_lv<3> > select_ln86_36_fu_1440_p3;
    sc_signal< sc_lv<3> > select_ln86_36_reg_2013;
    sc_signal< sc_lv<3> > select_ln86_38_fu_1454_p3;
    sc_signal< sc_lv<3> > select_ln86_38_reg_2019;
    sc_signal< sc_lv<3> > select_ln86_39_fu_1468_p3;
    sc_signal< sc_lv<3> > select_ln86_39_reg_2025;
    sc_signal< sc_lv<3> > select_ln86_41_fu_1482_p3;
    sc_signal< sc_lv<3> > select_ln86_41_reg_2031;
    sc_signal< sc_lv<3> > select_ln86_42_fu_1496_p3;
    sc_signal< sc_lv<3> > select_ln86_42_reg_2037;
    sc_signal< sc_lv<3> > select_ln86_44_fu_1510_p3;
    sc_signal< sc_lv<3> > select_ln86_44_reg_2043;
    sc_signal< sc_lv<3> > select_ln86_45_fu_1524_p3;
    sc_signal< sc_lv<3> > select_ln86_45_reg_2049;
    sc_signal< sc_lv<3> > select_ln86_47_fu_1538_p3;
    sc_signal< sc_lv<3> > select_ln86_47_reg_2055;
    sc_signal< sc_lv<3> > select_ln86_48_fu_1552_p3;
    sc_signal< sc_lv<3> > select_ln86_48_reg_2061;
    sc_signal< sc_lv<3> > select_ln86_50_fu_1566_p3;
    sc_signal< sc_lv<3> > select_ln86_50_reg_2067;
    sc_signal< sc_lv<3> > select_ln86_51_fu_1580_p3;
    sc_signal< sc_lv<3> > select_ln86_51_reg_2073;
    sc_signal< sc_lv<3> > select_ln86_53_fu_1594_p3;
    sc_signal< sc_lv<3> > select_ln86_53_reg_2079;
    sc_signal< sc_lv<3> > select_ln86_54_fu_1608_p3;
    sc_signal< sc_lv<3> > select_ln86_54_reg_2085;
    sc_signal< sc_lv<1> > icmp_ln203_fu_1616_p2;
    sc_signal< sc_lv<1> > icmp_ln203_reg_2091;
    sc_signal< sc_lv<1> > icmp_ln207_fu_1666_p2;
    sc_signal< sc_lv<32> > select_ln213_fu_1690_p3;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_start;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_done;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_idle;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_ready;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_0;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_1;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_2;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_3;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_4;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_5;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_6;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_7;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_8;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_9;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_10;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_11;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_12;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_13;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_14;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_15;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_16;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_17;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_18;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_19;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_20;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_21;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_22;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_23;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_24;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_25;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_26;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_27;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_28;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_29;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_30;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_31;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_32;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_33;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_34;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_35;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_36;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_37;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_38;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_39;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_40;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_41;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_42;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_43;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_44;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_45;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_46;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_47;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_48;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_49;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_50;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_51;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_52;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_53;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_54;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_55;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_56;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_57;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_58;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_59;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_60;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_61;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_62;
    sc_signal< sc_lv<3> > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_return_63;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_ce;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0_ignore_call54;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1_ignore_call54;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2_ignore_call54;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp97;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_storemerge_i_i_reg_315;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_storemerge_i_i_reg_315;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_storemerge_i_i_reg_315;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_start_reg;
    sc_signal< sc_lv<32> > add_ln216_fu_1622_p2;
    sc_signal< sc_lv<32> > select_ln218_fu_1640_p3;
    sc_signal< sc_lv<32> > add_ln211_fu_1672_p2;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_sY_load;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<1> > icmp_ln185_fu_1114_p2;
    sc_signal< sc_lv<1> > icmp_ln185_1_fu_1124_p2;
    sc_signal< sc_lv<1> > icmp_ln185_2_fu_1134_p2;
    sc_signal< sc_lv<1> > icmp_ln185_3_fu_1144_p2;
    sc_signal< sc_lv<1> > and_ln185_1_fu_1156_p2;
    sc_signal< sc_lv<1> > and_ln185_fu_1150_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_fu_1168_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_9_fu_1182_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_11_fu_1196_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_12_fu_1210_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_14_fu_1224_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_15_fu_1238_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_17_fu_1252_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_18_fu_1266_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_20_fu_1280_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_21_fu_1294_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_23_fu_1308_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_24_fu_1322_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_26_fu_1336_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_27_fu_1350_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_29_fu_1364_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_30_fu_1378_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_32_fu_1392_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_33_fu_1406_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_35_fu_1420_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_36_fu_1434_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_38_fu_1448_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_39_fu_1462_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_41_fu_1476_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_42_fu_1490_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_44_fu_1504_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_45_fu_1518_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_47_fu_1532_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_48_fu_1546_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_50_fu_1560_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_51_fu_1574_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_53_fu_1588_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_54_fu_1602_p2;
    sc_signal< sc_lv<32> > add_ln218_fu_1634_p2;
    sc_signal< sc_lv<32> > add_ln213_fu_1684_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_10_fu_1704_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_13_fu_1715_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_16_fu_1726_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_19_fu_1737_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_22_fu_1748_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_25_fu_1759_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_28_fu_1770_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_31_fu_1781_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_34_fu_1792_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_37_fu_1803_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_40_fu_1814_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_43_fu_1825_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_46_fu_1836_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_49_fu_1847_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_52_fu_1858_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_55_fu_1869_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_369;
    sc_signal< bool > ap_condition_524;
    sc_signal< bool > ap_condition_520;
    sc_signal< bool > ap_condition_5848;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state5;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<7> ap_const_lv7_79;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln211_fu_1672_p2();
    void thread_add_ln213_fu_1684_p2();
    void thread_add_ln216_fu_1622_p2();
    void thread_add_ln218_fu_1634_p2();
    void thread_add_ln233_fu_416_p2();
    void thread_and_ln185_1_fu_1156_p2();
    void thread_and_ln185_2_fu_1162_p2();
    void thread_and_ln185_fu_1150_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp97();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter0_ignore_call54();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter1_ignore_call54();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter2_ignore_call54();
    void thread_ap_condition_369();
    void thread_ap_condition_520();
    void thread_ap_condition_524();
    void thread_ap_condition_5848();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_reg_pp0_iter0_storemerge_i_i_reg_315();
    void thread_ap_ready();
    void thread_ap_sig_allocacmp_sY_load();
    void thread_call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_ce();
    void thread_call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_start();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_10_V_blk_n();
    void thread_data_V_data_10_V_read();
    void thread_data_V_data_11_V_blk_n();
    void thread_data_V_data_11_V_read();
    void thread_data_V_data_12_V_blk_n();
    void thread_data_V_data_12_V_read();
    void thread_data_V_data_13_V_blk_n();
    void thread_data_V_data_13_V_read();
    void thread_data_V_data_14_V_blk_n();
    void thread_data_V_data_14_V_read();
    void thread_data_V_data_15_V_blk_n();
    void thread_data_V_data_15_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_data_V_data_4_V_blk_n();
    void thread_data_V_data_4_V_read();
    void thread_data_V_data_5_V_blk_n();
    void thread_data_V_data_5_V_read();
    void thread_data_V_data_6_V_blk_n();
    void thread_data_V_data_6_V_read();
    void thread_data_V_data_7_V_blk_n();
    void thread_data_V_data_7_V_read();
    void thread_data_V_data_8_V_blk_n();
    void thread_data_V_data_8_V_read();
    void thread_data_V_data_9_V_blk_n();
    void thread_data_V_data_9_V_read();
    void thread_icmp_ln1496_10_fu_1704_p2();
    void thread_icmp_ln1496_11_fu_1196_p2();
    void thread_icmp_ln1496_12_fu_1210_p2();
    void thread_icmp_ln1496_13_fu_1715_p2();
    void thread_icmp_ln1496_14_fu_1224_p2();
    void thread_icmp_ln1496_15_fu_1238_p2();
    void thread_icmp_ln1496_16_fu_1726_p2();
    void thread_icmp_ln1496_17_fu_1252_p2();
    void thread_icmp_ln1496_18_fu_1266_p2();
    void thread_icmp_ln1496_19_fu_1737_p2();
    void thread_icmp_ln1496_20_fu_1280_p2();
    void thread_icmp_ln1496_21_fu_1294_p2();
    void thread_icmp_ln1496_22_fu_1748_p2();
    void thread_icmp_ln1496_23_fu_1308_p2();
    void thread_icmp_ln1496_24_fu_1322_p2();
    void thread_icmp_ln1496_25_fu_1759_p2();
    void thread_icmp_ln1496_26_fu_1336_p2();
    void thread_icmp_ln1496_27_fu_1350_p2();
    void thread_icmp_ln1496_28_fu_1770_p2();
    void thread_icmp_ln1496_29_fu_1364_p2();
    void thread_icmp_ln1496_30_fu_1378_p2();
    void thread_icmp_ln1496_31_fu_1781_p2();
    void thread_icmp_ln1496_32_fu_1392_p2();
    void thread_icmp_ln1496_33_fu_1406_p2();
    void thread_icmp_ln1496_34_fu_1792_p2();
    void thread_icmp_ln1496_35_fu_1420_p2();
    void thread_icmp_ln1496_36_fu_1434_p2();
    void thread_icmp_ln1496_37_fu_1803_p2();
    void thread_icmp_ln1496_38_fu_1448_p2();
    void thread_icmp_ln1496_39_fu_1462_p2();
    void thread_icmp_ln1496_40_fu_1814_p2();
    void thread_icmp_ln1496_41_fu_1476_p2();
    void thread_icmp_ln1496_42_fu_1490_p2();
    void thread_icmp_ln1496_43_fu_1825_p2();
    void thread_icmp_ln1496_44_fu_1504_p2();
    void thread_icmp_ln1496_45_fu_1518_p2();
    void thread_icmp_ln1496_46_fu_1836_p2();
    void thread_icmp_ln1496_47_fu_1532_p2();
    void thread_icmp_ln1496_48_fu_1546_p2();
    void thread_icmp_ln1496_49_fu_1847_p2();
    void thread_icmp_ln1496_50_fu_1560_p2();
    void thread_icmp_ln1496_51_fu_1574_p2();
    void thread_icmp_ln1496_52_fu_1858_p2();
    void thread_icmp_ln1496_53_fu_1588_p2();
    void thread_icmp_ln1496_54_fu_1602_p2();
    void thread_icmp_ln1496_55_fu_1869_p2();
    void thread_icmp_ln1496_9_fu_1182_p2();
    void thread_icmp_ln1496_fu_1168_p2();
    void thread_icmp_ln185_1_fu_1124_p2();
    void thread_icmp_ln185_2_fu_1134_p2();
    void thread_icmp_ln185_3_fu_1144_p2();
    void thread_icmp_ln185_fu_1114_p2();
    void thread_icmp_ln203_fu_1616_p2();
    void thread_icmp_ln207_fu_1666_p2();
    void thread_icmp_ln233_fu_410_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op323();
    void thread_io_acc_block_signal_op48();
    void thread_real_start();
    void thread_res_V_data_0_V_blk_n();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_10_V_blk_n();
    void thread_res_V_data_10_V_din();
    void thread_res_V_data_10_V_write();
    void thread_res_V_data_11_V_blk_n();
    void thread_res_V_data_11_V_din();
    void thread_res_V_data_11_V_write();
    void thread_res_V_data_12_V_blk_n();
    void thread_res_V_data_12_V_din();
    void thread_res_V_data_12_V_write();
    void thread_res_V_data_13_V_blk_n();
    void thread_res_V_data_13_V_din();
    void thread_res_V_data_13_V_write();
    void thread_res_V_data_14_V_blk_n();
    void thread_res_V_data_14_V_din();
    void thread_res_V_data_14_V_write();
    void thread_res_V_data_15_V_blk_n();
    void thread_res_V_data_15_V_din();
    void thread_res_V_data_15_V_write();
    void thread_res_V_data_1_V_blk_n();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_2_V_blk_n();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_3_V_blk_n();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_res_V_data_4_V_blk_n();
    void thread_res_V_data_4_V_din();
    void thread_res_V_data_4_V_write();
    void thread_res_V_data_5_V_blk_n();
    void thread_res_V_data_5_V_din();
    void thread_res_V_data_5_V_write();
    void thread_res_V_data_6_V_blk_n();
    void thread_res_V_data_6_V_din();
    void thread_res_V_data_6_V_write();
    void thread_res_V_data_7_V_blk_n();
    void thread_res_V_data_7_V_din();
    void thread_res_V_data_7_V_write();
    void thread_res_V_data_8_V_blk_n();
    void thread_res_V_data_8_V_din();
    void thread_res_V_data_8_V_write();
    void thread_res_V_data_9_V_blk_n();
    void thread_res_V_data_9_V_din();
    void thread_res_V_data_9_V_write();
    void thread_select_ln213_fu_1690_p3();
    void thread_select_ln218_fu_1640_p3();
    void thread_select_ln86_11_fu_1202_p3();
    void thread_select_ln86_12_fu_1216_p3();
    void thread_select_ln86_14_fu_1230_p3();
    void thread_select_ln86_15_fu_1244_p3();
    void thread_select_ln86_17_fu_1258_p3();
    void thread_select_ln86_18_fu_1272_p3();
    void thread_select_ln86_20_fu_1286_p3();
    void thread_select_ln86_21_fu_1300_p3();
    void thread_select_ln86_23_fu_1314_p3();
    void thread_select_ln86_24_fu_1328_p3();
    void thread_select_ln86_26_fu_1342_p3();
    void thread_select_ln86_27_fu_1356_p3();
    void thread_select_ln86_29_fu_1370_p3();
    void thread_select_ln86_30_fu_1384_p3();
    void thread_select_ln86_32_fu_1398_p3();
    void thread_select_ln86_33_fu_1412_p3();
    void thread_select_ln86_35_fu_1426_p3();
    void thread_select_ln86_36_fu_1440_p3();
    void thread_select_ln86_38_fu_1454_p3();
    void thread_select_ln86_39_fu_1468_p3();
    void thread_select_ln86_41_fu_1482_p3();
    void thread_select_ln86_42_fu_1496_p3();
    void thread_select_ln86_44_fu_1510_p3();
    void thread_select_ln86_45_fu_1524_p3();
    void thread_select_ln86_47_fu_1538_p3();
    void thread_select_ln86_48_fu_1552_p3();
    void thread_select_ln86_50_fu_1566_p3();
    void thread_select_ln86_51_fu_1580_p3();
    void thread_select_ln86_53_fu_1594_p3();
    void thread_select_ln86_54_fu_1608_p3();
    void thread_select_ln86_9_fu_1188_p3();
    void thread_select_ln86_fu_1174_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
