Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xst_jtagcosim_top.prj"
Input Format                       : mixed

---- Target Parameters
Output File Name                   : "jtagcosim_top.ngc"
Output Format                      : NGC
Target Device                      : xc6slx45-3csg324

---- Source Options
Entity Name                        : jtagcosim_top
Top Module Name                    : jtagcosim_top
Automatic Register Balancing       : no

---- Target Options
Add IO Buffers                     : NO
Pack IO Registers into IOBs        : Auto

---- General Options
Keep Hierarchy                     : NO
Bus Delimiter                      : ()
Hierarchy Separator                : /

---- Other Options
report_timing_constraint_problems  : warning

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\FIL\JTAG\netlist\synth_wrapper\jtagcosim_top.vhd" into library work
Parsing package <conv_pkg>.
Parsing package body <conv_pkg>.
Parsing entity <single_reg_w_init>.
Parsing architecture <structural> of entity <single_reg_w_init>.
Parsing entity <synth_reg_w_init>.
Parsing architecture <structural> of entity <synth_reg_w_init>.
Parsing entity <xlslicer>.
Parsing architecture <behavior> of entity <xlslicer>.
Parsing entity <xland2>.
Parsing architecture <behavior> of entity <xland2>.
Parsing entity <xlreqgrantmanager>.
Parsing architecture <structural> of entity <xlreqgrantmanager>.
Parsing entity <xlmemmap>.
Parsing architecture <behavioral> of entity <xlmemmap>.
Parsing entity <sysgen_hw_cosim_interface>.
Parsing architecture <structural> of entity <sysgen_hw_cosim_interface>.
Parsing entity <xliobuf>.
Parsing architecture <structural> of entity <xliobuf>.
Parsing entity <xlibuf>.
Parsing architecture <structural> of entity <xlibuf>.
Parsing entity <xlobuf>.
Parsing architecture <structural> of entity <xlobuf>.
Parsing entity <xlibufds>.
Parsing architecture <structural> of entity <xlibufds>.
Parsing entity <xlobufds>.
Parsing architecture <structural> of entity <xlobufds>.
Parsing entity <jtagcosim_top>.
Parsing architecture <structural> of entity <jtagcosim_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <jtagcosim_top> (architecture <structural>) from library <work>.
WARNING:HDLCompiler:89 - "C:\FIL\JTAG\netlist\synth_wrapper\jtagcosim_top.vhd" Line 2185: <bufgmux> remains a black-box since it has no binding entity.

Elaborating entity <xlibuf> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\FIL\JTAG\netlist\synth_wrapper\jtagcosim_top.vhd" Line 2080: <ibuf> remains a black-box since it has no binding entity.

Elaborating entity <xlibuf> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\FIL\JTAG\netlist\synth_wrapper\jtagcosim_top.vhd" Line 2193: <ibufg> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:\FIL\JTAG\netlist\synth_wrapper\jtagcosim_top.vhd" Line 2199: <jtagcosim_iface_spartan6> remains a black-box since it has no binding entity.

Elaborating entity <sysgen_hw_cosim_interface> (architecture <structural>) from library <work>.

Elaborating entity <xlmemmap> (architecture <behavioral>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\FIL\JTAG\netlist\synth_wrapper\jtagcosim_top.vhd" Line 1899: <dac_mod_5_sim_cw> remains a black-box since it has no binding entity.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <jtagcosim_top>.
    Related source file is "C:\FIL\JTAG\netlist\synth_wrapper\jtagcosim_top.vhd".
INFO:Xst:3210 - "C:\FIL\JTAG\netlist\synth_wrapper\jtagcosim_top.vhd" line 2296: Output port <LEDs_8Bits> of the instance <sysgen_hwcosim_iface> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <jtagcosim_top> synthesized.

Synthesizing Unit <xlibuf_1>.
    Related source file is "C:\FIL\JTAG\netlist\synth_wrapper\jtagcosim_top.vhd".
        width = 7
    Summary:
	no macro.
Unit <xlibuf_1> synthesized.

Synthesizing Unit <xlibuf_2>.
    Related source file is "C:\FIL\JTAG\netlist\synth_wrapper\jtagcosim_top.vhd".
        width = 5
    Summary:
	no macro.
Unit <xlibuf_2> synthesized.

Synthesizing Unit <sysgen_hw_cosim_interface>.
    Related source file is "C:\FIL\JTAG\netlist\synth_wrapper\jtagcosim_top.vhd".
    Set property "syn_keep = true" for signal <clk_x1>.
    Set property "KEEP = TRUE" for signal <clk_x1>.
WARNING:Xst:37 - Detected unknown constraint/property "preserve_signal". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_keep = true" for signal <pci_clk_x0>.
    Set property "KEEP = TRUE" for signal <pci_clk_x0>.
WARNING:Xst:37 - Detected unknown constraint/property "preserve_signal". This constraint/property is not supported by the current software release and will be ignored.
    Set property "buffer_type = none" for signal <pci_clk_x0>.
WARNING:Xst:647 - Input <DIP_Switches_8Bits> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Push_Buttons_5Bits> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <LEDs_8Bits(7)> created at line 1938
    Found 1-bit tristate buffer for signal <LEDs_8Bits(6)> created at line 1938
    Found 1-bit tristate buffer for signal <LEDs_8Bits(5)> created at line 1938
    Found 1-bit tristate buffer for signal <LEDs_8Bits(4)> created at line 1938
    Found 1-bit tristate buffer for signal <LEDs_8Bits(3)> created at line 1938
    Found 1-bit tristate buffer for signal <LEDs_8Bits(2)> created at line 1938
    Found 1-bit tristate buffer for signal <LEDs_8Bits(1)> created at line 1938
    Found 1-bit tristate buffer for signal <LEDs_8Bits(0)> created at line 1938
    Summary:
	inferred   8 Tristate(s).
Unit <sysgen_hw_cosim_interface> synthesized.

Synthesizing Unit <xlmemmap>.
    Related source file is "C:\FIL\JTAG\netlist\synth_wrapper\jtagcosim_top.vhd".
        data_width = 32
WARNING:Xst:647 - Input <re> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <data_out_mm>.
    Found 46-bit register for signal <int_mm_gateway_in>.
    Summary:
	inferred  78 D-type flip-flop(s).
Unit <xlmemmap> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 2
 32-bit register                                       : 1
 46-bit register                                       : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <data_out_mm<31:2>> (without init value) have a constant value of 0 in block <xlmemmap>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit sysgen_hw_cosim_interface: 8 internal tristates are replaced by logic (pull-up yes): LEDs_8Bits(0), LEDs_8Bits(1), LEDs_8Bits(2), LEDs_8Bits(3), LEDs_8Bits(4), LEDs_8Bits(5), LEDs_8Bits(6), LEDs_8Bits(7).

Optimizing unit <jtagcosim_top> ...

Optimizing unit <sysgen_hw_cosim_interface> ...

Optimizing unit <xlmemmap> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block jtagcosim_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : jtagcosim_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 56
#      GND                         : 1
#      LUT4                        : 48
#      LUT5                        : 1
#      LUT6                        : 5
#      VCC                         : 1
# FlipFlops/Latches                : 48
#      FDE                         : 48
# Clock Buffers                    : 2
#      BUFGMUX                     : 2
# IO Buffers                       : 13
#      IBUF                        : 12
#      IBUFG                       : 1
# Others                           : 2
#      dac_mod_5_sim_cw            : 1
#      jtagcosim_iface_spartan6    : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              48  out of  54576     0%  
 Number of Slice LUTs:                   54  out of  27288     0%  
    Number used as Logic:                54  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     55
   Number with an unused Flip Flop:       7  out of     55    12%  
   Number with an unused LUT:             1  out of     55     1%  
   Number of fully used LUT-FF pairs:    47  out of     55    85%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    218     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
sys_clk                            | IBUFG+BUFGMUX          | 48    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.334ns (Maximum Frequency: 749.709MHz)
   Minimum input arrival time before clock: 4.825ns
   Maximum output required time after clock: 1.026ns
   Maximum combinational path delay: 1.519ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk'
  Clock period: 1.334ns (frequency: 749.709MHz)
  Total number of paths / destination ports: 46 / 46
-------------------------------------------------------------------------
Delay:               1.334ns (Levels of Logic = 1)
  Source:            sysgen_hwcosim_iface/memory_map/int_mm_gateway_in_45 (FF)
  Destination:       sysgen_hwcosim_iface/memory_map/int_mm_gateway_in_45 (FF)
  Source Clock:      sys_clk rising
  Destination Clock: sys_clk rising

  Data Path: sysgen_hwcosim_iface/memory_map/int_mm_gateway_in_45 to sysgen_hwcosim_iface/memory_map/int_mm_gateway_in_45
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.580  sysgen_hwcosim_iface/memory_map/int_mm_gateway_in_45 (sysgen_hwcosim_iface/memory_map/int_mm_gateway_in_45)
     LUT4:I3->O            1   0.205   0.000  sysgen_hwcosim_iface/memory_map/GND_18_o_data_in[13]_select_4_OUT(0)2 (sysgen_hwcosim_iface/memory_map/GND_18_o_data_in[13]_select_4_OUT(45))
     FDE:D                     0.102          sysgen_hwcosim_iface/memory_map/int_mm_gateway_in_45
    ----------------------------------------
    Total                      1.334ns (0.754ns logic, 0.580ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk'
  Total number of paths / destination ports: 1632 / 96
-------------------------------------------------------------------------
Offset:              4.825ns (Levels of Logic = 3)
  Source:            jtag_iface:bank_sel(3) (PAD)
  Destination:       sysgen_hwcosim_iface/memory_map/data_out_mm_1 (FF)
  Destination Clock: sys_clk rising

  Data Path: jtag_iface:bank_sel(3) to sysgen_hwcosim_iface/memory_map/data_out_mm_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    jtagcosim_iface_spartan6:bank_sel(3)    1   0.000   0.827  jtag_iface (jtag_iface_bank_sel(3))
     LUT4:I0->O            1   0.203   0.580  sysgen_hwcosim_iface/memory_map/we_GND_18_o_AND_2_o_SW0 (N2)
     LUT6:I5->O           47   0.205   1.869  sysgen_hwcosim_iface/memory_map/we_GND_18_o_AND_2_o (sysgen_hwcosim_iface/memory_map/we_GND_18_o_AND_2_o)
     LUT6:I0->O            2   0.203   0.616  sysgen_hwcosim_iface/memory_map/_n0035_inv1 (sysgen_hwcosim_iface/memory_map/_n0035_inv)
     FDE:CE                    0.322          sysgen_hwcosim_iface/memory_map/data_out_mm_0
    ----------------------------------------
    Total                      4.825ns (0.933ns logic, 3.892ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk'
  Total number of paths / destination ports: 48 / 48
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            sysgen_hwcosim_iface/memory_map/int_mm_gateway_in_45 (FF)
  Destination:       sysgen_hwcosim_iface/sysgen_dut:gateway_in(45) (PAD)
  Source Clock:      sys_clk rising

  Data Path: sysgen_hwcosim_iface/memory_map/int_mm_gateway_in_45 to sysgen_hwcosim_iface/sysgen_dut:gateway_in(45)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  sysgen_hwcosim_iface/memory_map/int_mm_gateway_in_45 (sysgen_hwcosim_iface/memory_map/int_mm_gateway_in_45)
    dac_mod_5_sim_cw:gateway_in(45)        0.000          sysgen_hwcosim_iface/sysgen_dut
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               1.519ns (Levels of Logic = 0)
  Source:            bufgmux_comp1:O (PAD)
  Destination:       jtag_iface:sys_clk (PAD)

  Data Path: bufgmux_comp1:O to jtag_iface:sys_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFGMUX:O             48   0.000   1.519  bufgmux_comp1 (sysgen_hwcosim_iface/pci_clk_x0)
    jtagcosim_iface_spartan6:sys_clk        0.000          jtag_iface
    ----------------------------------------
    Total                      1.519ns (0.000ns logic, 1.519ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |    1.334|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.92 secs
 
--> 

Total memory usage is 326960 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    1 (   0 filtered)

