WARNING:coreutil:1006 - Xilinx repository path
   'D:\Software\Xilinx\14.7\ISE_DS\ISE_XCN14003_patch\coregen' is not a valid
   directory
INFO:sim:172 - Generating IP...
Resolving generics for 'Zsy_RAM'...
Applying external generics to 'Zsy_RAM'...
Delivering associated files for 'Zsy_RAM'...
Delivering EJava files for 'Zsy_RAM'...
Generating implementation netlist for 'Zsy_RAM'...
INFO:sim - Pre-processing HDL files for 'Zsy_RAM'...
Running synthesis for 'Zsy_RAM'
Running ngcbuild...
Writing VEO instantiation template for 'Zsy_RAM'...
Writing Verilog behavioral simulation model for 'Zsy_RAM'...
WARNING:sim - Overwriting existing file
   D:/Work/GitHub/PhotonDetector/Code/SAPDXC/ipcore_dir/tmp/_cg/Zsy_RAM/doc/blk_
   mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
D:/Work/GitHub/PhotonDetector/Code/SAPDXC/ipcore_dir/tmp/_cg/Zsy_RAM
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'Zsy_RAM'...
Generating metadata file...
Generating ISE project file for 'Zsy_RAM'...
Generating ISE project...
XCO file found: Zsy_RAM.xco
XMDF file found: Zsy_RAM_xmdf.tcl
Adding D:/Work/GitHub/PhotonDetector/Code/SAPDXC/ipcore_dir/tmp/_cg/Zsy_RAM.asy
-view all -origin_type imported
Adding D:/Work/GitHub/PhotonDetector/Code/SAPDXC/ipcore_dir/tmp/_cg/Zsy_RAM.ngc
-view all -origin_type created
Checking file
"D:/Work/GitHub/PhotonDetector/Code/SAPDXC/ipcore_dir/tmp/_cg/Zsy_RAM.ngc" for
project device match ...
File "D:/Work/GitHub/PhotonDetector/Code/SAPDXC/ipcore_dir/tmp/_cg/Zsy_RAM.ngc"
device information matches project device.
Adding D:/Work/GitHub/PhotonDetector/Code/SAPDXC/ipcore_dir/tmp/_cg/Zsy_RAM.sym
-view all -origin_type imported
Adding D:/Work/GitHub/PhotonDetector/Code/SAPDXC/ipcore_dir/tmp/_cg/Zsy_RAM.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/Work/GitHub/PhotonDetector/Code/SAPDXC/ipcore_dir/tmp/_cg/Zsy_RAM.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/Work/GitHub/PhotonDetector/Code/SAPDXC/ipcore_dir/tmp/_cg/Zsy_RAM.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Zsy_RAM"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Zsy_RAM'.
