$date
	Fri Nov 29 18:48:39 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module jk_tb $end
$var wire 1 ! tb_inversor $end
$var wire 1 " tb_mux21 $end
$var wire 1 # tb_mux_42_out $end
$var wire 1 $ tb_nand $end
$var wire 1 % tb_nor $end
$var wire 1 & tb_ss_S $end
$var wire 1 ' tb_ss_Cs $end
$var wire 4 ( tb_salida_deco2x4 [3:0] $end
$var wire 8 ) tb_out_serializador [7:0] $end
$var wire 1 * tb_out_mux2to1 $end
$var wire 1 + tb_outA2_cod $end
$var wire 1 , tb_outA1_cod $end
$var wire 1 - tb_outA0_cod $end
$var wire 1 . tb_out1_mux2c $end
$var wire 1 / tb_out0_mux2c $end
$var wire 1 0 tb_notexor_pmos $end
$var wire 1 1 tb_notexor_nmos $end
$var wire 1 2 tb_notexor $end
$var wire 1 3 tb_dQ1 $end
$var wire 1 4 tb_dQ $end
$var wire 1 5 tb_Suma_la_8 $end
$var wire 5 6 tb_S_banco [4:0] $end
$var wire 1 7 tb_Q1 $end
$var wire 1 8 tb_Q $end
$var wire 1 9 tb_OUT_ALU $end
$var wire 8 : tb_D_bus8 [7:0] $end
$var wire 1 ; tb_Carry_ALU $end
$var wire 1 < tb_B0_transf $end
$var wire 1 = tb_AddSub_8 $end
$var reg 1 > tb_A0_transf $end
$var reg 1 ? tb_A1_transf $end
$var reg 1 @ tb_A2_transf $end
$var reg 8 A tb_A_ALU [7:0] $end
$var reg 8 B tb_A_addsub [7:0] $end
$var reg 8 C tb_A_bus8 [7:0] $end
$var reg 8 D tb_A_la_8 [7:0] $end
$var reg 1 E tb_A_nand $end
$var reg 1 F tb_A_nor $end
$var reg 1 G tb_A_notexor $end
$var reg 1 H tb_A_notexor_nmos $end
$var reg 1 I tb_A_notexor_pmos $end
$var reg 8 J tb_B_ALU [7:0] $end
$var reg 8 K tb_B_addsub [7:0] $end
$var reg 8 L tb_B_bus8 [7:0] $end
$var reg 8 M tb_B_la_8 [7:0] $end
$var reg 1 N tb_B_nand $end
$var reg 1 O tb_B_nor $end
$var reg 1 P tb_B_notexor $end
$var reg 1 Q tb_B_notexor_nmos $end
$var reg 1 R tb_B_notexor_pmos $end
$var reg 1 S tb_D $end
$var reg 5 T tb_E_banco [4:0] $end
$var reg 1 U tb_Gr_banco $end
$var reg 1 V tb_Gw_banco $end
$var reg 1 W tb_J $end
$var reg 1 X tb_K $end
$var reg 1 Y tb_R_banco $end
$var reg 1 Z tb_S_R $end
$var reg 1 [ tb_W_banco $end
$var reg 2 \ tb_W_deco2x4 [1:0] $end
$var reg 1 ] tb_clk $end
$var reg 1 ^ tb_cont_ena $end
$var reg 1 _ tb_cont_res $end
$var reg 1 ` tb_control $end
$var reg 1 a tb_ctrl_bus8 $end
$var reg 1 b tb_in1_mux2to1 $end
$var reg 1 c tb_in2_mux2to1 $end
$var reg 1 d tb_in_a0_mux2c $end
$var reg 1 e tb_in_a1_mux2c $end
$var reg 1 f tb_in_b0_mux2c $end
$var reg 1 g tb_in_b1_mux2c $end
$var reg 8 h tb_in_cod [7:0] $end
$var reg 1 i tb_in_crtl_mux2to1 $end
$var reg 1 j tb_in_ctrl0 $end
$var reg 1 k tb_in_ctrl1 $end
$var reg 1 l tb_in_ctrl2 $end
$var reg 1 m tb_in_ctrl_mux2c $end
$var reg 8 n tb_in_datos [7:0] $end
$var reg 32 o tb_in_serializador [31:0] $end
$var reg 2 p tb_mux_42_ctrl [1:0] $end
$var reg 4 q tb_mux_42_in [3:0] $end
$var reg 5 r tb_sel_ALU [4:0] $end
$var reg 1 s tb_ss_A $end
$var reg 1 t tb_ss_B $end
$var reg 1 u tb_ss_Ce $end
$scope module banco1 $end
$var wire 5 v E [4:0] $end
$var wire 1 U Gr $end
$var wire 1 V Gw $end
$var wire 1 Y R_banco $end
$var wire 1 [ W_banco $end
$var wire 1 w w_deco_and_0 $end
$var wire 1 x w_deco_and_1 $end
$var wire 2 y w_deco [1:0] $end
$var wire 5 z S [4:0] $end
$var wire 1 { Q14 $end
$var wire 1 | Q13 $end
$var wire 1 } Q12 $end
$var wire 1 ~ Q11 $end
$var wire 1 !" Q10 $end
$var wire 1 "" Q04 $end
$var wire 1 #" Q03 $end
$var wire 1 $" Q02 $end
$var wire 1 %" Q01 $end
$var wire 1 &" Q00 $end
$var wire 5 '" PreSalida [4:0] $end
$scope module deco_escritura $end
$var wire 1 [ W $end
$var reg 2 (" salida [1:0] $end
$upscope $end
$scope module dq_0_bit0 $end
$var wire 1 )" D $end
$var wire 1 w clk $end
$var wire 1 *" d_Q1 $end
$var wire 1 &" d_Q $end
$scope module instancia_JK $end
$var wire 1 )" J $end
$var wire 1 +" K $end
$var wire 1 w clk $end
$var reg 1 &" Q $end
$var reg 1 *" Q1 $end
$upscope $end
$upscope $end
$scope module dq_0_bit1 $end
$var wire 1 ," D $end
$var wire 1 w clk $end
$var wire 1 -" d_Q1 $end
$var wire 1 %" d_Q $end
$scope module instancia_JK $end
$var wire 1 ," J $end
$var wire 1 ." K $end
$var wire 1 w clk $end
$var reg 1 %" Q $end
$var reg 1 -" Q1 $end
$upscope $end
$upscope $end
$scope module dq_0_bit2 $end
$var wire 1 /" D $end
$var wire 1 w clk $end
$var wire 1 0" d_Q1 $end
$var wire 1 $" d_Q $end
$scope module instancia_JK $end
$var wire 1 /" J $end
$var wire 1 1" K $end
$var wire 1 w clk $end
$var reg 1 $" Q $end
$var reg 1 0" Q1 $end
$upscope $end
$upscope $end
$scope module dq_0_bit3 $end
$var wire 1 2" D $end
$var wire 1 w clk $end
$var wire 1 3" d_Q1 $end
$var wire 1 #" d_Q $end
$scope module instancia_JK $end
$var wire 1 2" J $end
$var wire 1 4" K $end
$var wire 1 w clk $end
$var reg 1 #" Q $end
$var reg 1 3" Q1 $end
$upscope $end
$upscope $end
$scope module dq_0_bit4 $end
$var wire 1 5" D $end
$var wire 1 w clk $end
$var wire 1 6" d_Q1 $end
$var wire 1 "" d_Q $end
$scope module instancia_JK $end
$var wire 1 5" J $end
$var wire 1 7" K $end
$var wire 1 w clk $end
$var reg 1 "" Q $end
$var reg 1 6" Q1 $end
$upscope $end
$upscope $end
$scope module dq_1_bit0 $end
$var wire 1 8" D $end
$var wire 1 x clk $end
$var wire 1 9" d_Q1 $end
$var wire 1 !" d_Q $end
$scope module instancia_JK $end
$var wire 1 8" J $end
$var wire 1 :" K $end
$var wire 1 x clk $end
$var reg 1 !" Q $end
$var reg 1 9" Q1 $end
$upscope $end
$upscope $end
$scope module dq_1_bit1 $end
$var wire 1 ;" D $end
$var wire 1 x clk $end
$var wire 1 <" d_Q1 $end
$var wire 1 ~ d_Q $end
$scope module instancia_JK $end
$var wire 1 ;" J $end
$var wire 1 =" K $end
$var wire 1 x clk $end
$var reg 1 ~ Q $end
$var reg 1 <" Q1 $end
$upscope $end
$upscope $end
$scope module dq_1_bit2 $end
$var wire 1 >" D $end
$var wire 1 x clk $end
$var wire 1 ?" d_Q1 $end
$var wire 1 } d_Q $end
$scope module instancia_JK $end
$var wire 1 >" J $end
$var wire 1 @" K $end
$var wire 1 x clk $end
$var reg 1 } Q $end
$var reg 1 ?" Q1 $end
$upscope $end
$upscope $end
$scope module dq_1_bit3 $end
$var wire 1 A" D $end
$var wire 1 x clk $end
$var wire 1 B" d_Q1 $end
$var wire 1 | d_Q $end
$scope module instancia_JK $end
$var wire 1 A" J $end
$var wire 1 C" K $end
$var wire 1 x clk $end
$var reg 1 | Q $end
$var reg 1 B" Q1 $end
$upscope $end
$upscope $end
$scope module dq_1_bit4 $end
$var wire 1 D" D $end
$var wire 1 x clk $end
$var wire 1 E" d_Q1 $end
$var wire 1 { d_Q $end
$scope module instancia_JK $end
$var wire 1 D" J $end
$var wire 1 F" K $end
$var wire 1 x clk $end
$var reg 1 { Q $end
$var reg 1 E" Q1 $end
$upscope $end
$upscope $end
$scope module seleccion_0 $end
$var wire 1 Y ctrl $end
$var wire 1 &" in1 $end
$var wire 1 !" in2 $end
$var reg 1 G" out $end
$upscope $end
$scope module seleccion_1 $end
$var wire 1 Y ctrl $end
$var wire 1 %" in1 $end
$var wire 1 ~ in2 $end
$var reg 1 H" out $end
$upscope $end
$scope module seleccion_2 $end
$var wire 1 Y ctrl $end
$var wire 1 $" in1 $end
$var wire 1 } in2 $end
$var reg 1 I" out $end
$upscope $end
$scope module seleccion_3 $end
$var wire 1 Y ctrl $end
$var wire 1 #" in1 $end
$var wire 1 | in2 $end
$var reg 1 J" out $end
$upscope $end
$scope module seleccion_4 $end
$var wire 1 Y ctrl $end
$var wire 1 "" in1 $end
$var wire 1 { in2 $end
$var reg 1 K" out $end
$upscope $end
$upscope $end
$scope module inst_ALU $end
$var wire 8 L" A [7:0] $end
$var wire 5 M" ALU_Sel [4:0] $end
$var wire 8 N" B [7:0] $end
$var wire 1 ] clk $end
$var wire 9 O" tmp [8:0] $end
$var wire 8 P" t_cont_valor [7:0] $end
$var wire 8 Q" t_aleatorio [7:0] $end
$var wire 1 R" sonido $end
$var wire 1 S" sig_end $end
$var wire 7 T" salida_MUX_Signal [6:0] $end
$var wire 7 U" salida_BCD [6:0] $end
$var wire 1 ; CarryOut $end
$var wire 8 V" ALU_Out [7:0] $end
$var reg 8 W" ALU_Result [7:0] $end
$scope module decod $end
$var wire 4 X" x [3:0] $end
$var reg 7 Y" z [6:0] $end
$upscope $end
$scope module inst_regA $end
$var wire 1 Z" add_paso $end
$var wire 1 [" add_reloj $end
$var wire 1 \" cargar_dato $end
$var wire 1 ] clk $end
$var wire 1 ]" contar_n $end
$var wire 1 ^" res_cero $end
$var wire 1 _" res_valor $end
$var wire 1 `" sub_paso $end
$var wire 1 a" sub_reloj $end
$var wire 8 b" valor_B_ALU [7:0] $end
$var reg 1 c" activo_cuenta $end
$var reg 8 d" countout [7:0] $end
$var reg 8 e" pasos_sin_hacer [7:0] $end
$var reg 1 S" signal_end $end
$var reg 8 f" valor_carga [7:0] $end
$upscope $end
$scope module inst_sonido $end
$var wire 1 ] clk $end
$var wire 4 g" i_nota [6:3] $end
$var wire 1 h" ch9 $end
$var wire 1 i" ch8 $end
$var wire 1 j" ch7 $end
$var wire 1 k" ch6 $end
$var wire 1 l" ch5 $end
$var wire 1 m" ch4 $end
$var wire 1 n" ch3 $end
$var wire 1 o" ch2 $end
$var wire 1 p" ch12 $end
$var wire 1 q" ch11 $end
$var wire 1 r" ch10 $end
$var wire 1 s" ch1 $end
$var wire 1 t" ch0 $end
$var reg 1 R" chsalida $end
$scope module CH0 $end
$var wire 1 ] clk_in $end
$var wire 1 t" clk_out $end
$var reg 16 u" divcounter [15:0] $end
$upscope $end
$scope module CH1 $end
$var wire 1 ] clk_in $end
$var wire 1 s" clk_out $end
$var reg 16 v" divcounter [15:0] $end
$upscope $end
$scope module CH10 $end
$var wire 1 ] clk_in $end
$var wire 1 r" clk_out $end
$var reg 15 w" divcounter [14:0] $end
$upscope $end
$scope module CH11 $end
$var wire 1 ] clk_in $end
$var wire 1 q" clk_out $end
$var reg 15 x" divcounter [14:0] $end
$upscope $end
$scope module CH12 $end
$var wire 1 ] clk_in $end
$var wire 1 p" clk_out $end
$var reg 15 y" divcounter [14:0] $end
$upscope $end
$scope module CH2 $end
$var wire 1 ] clk_in $end
$var wire 1 o" clk_out $end
$var reg 16 z" divcounter [15:0] $end
$upscope $end
$scope module CH3 $end
$var wire 1 ] clk_in $end
$var wire 1 n" clk_out $end
$var reg 16 {" divcounter [15:0] $end
$upscope $end
$scope module CH4 $end
$var wire 1 ] clk_in $end
$var wire 1 m" clk_out $end
$var reg 16 |" divcounter [15:0] $end
$upscope $end
$scope module CH5 $end
$var wire 1 ] clk_in $end
$var wire 1 l" clk_out $end
$var reg 16 }" divcounter [15:0] $end
$upscope $end
$scope module CH6 $end
$var wire 1 ] clk_in $end
$var wire 1 k" clk_out $end
$var reg 15 ~" divcounter [14:0] $end
$upscope $end
$scope module CH7 $end
$var wire 1 ] clk_in $end
$var wire 1 j" clk_out $end
$var reg 15 !# divcounter [14:0] $end
$upscope $end
$scope module CH8 $end
$var wire 1 ] clk_in $end
$var wire 1 i" clk_out $end
$var reg 15 "# divcounter [14:0] $end
$upscope $end
$scope module CH9 $end
$var wire 1 ] clk_in $end
$var wire 1 h" clk_out $end
$var reg 15 ## divcounter [14:0] $end
$upscope $end
$upscope $end
$scope module int_aleatorio $end
$var wire 1 ] clk $end
$var wire 1 $# rst_n $end
$var reg 8 %# data [7:0] $end
$var reg 8 &# data_next [7:0] $end
$upscope $end
$scope module mux_signal $end
$var wire 1 '# t_A0 $end
$var wire 1 (# t_A1 $end
$var wire 1 )# t_A2 $end
$var wire 1 *# t_B0 $end
$var wire 1 +# t_B1 $end
$var wire 1 ,# t_B2 $end
$var wire 1 -# t_Bpas $end
$var wire 1 .# t_Bpas_act $end
$var wire 1 /# t_EN1 $end
$var wire 1 0# t_EN2 $end
$upscope $end
$upscope $end
$scope module inst_addsub $end
$var wire 1 Z S_R $end
$var wire 1 1# acarreo $end
$var wire 8 2# i_add1 [7:0] $end
$var wire 8 3# i_add2 [7:0] $end
$var wire 8 4# w_C [7:0] $end
$var wire 8 5# xor_B [7:0] $end
$var wire 8 6# w_SUM [7:0] $end
$var wire 8 7# w_P [7:0] $end
$var wire 8 8# w_G [7:0] $end
$var wire 8 9# o_result [7:0] $end
$scope module full_adder_bit_0 $end
$var wire 1 :# A $end
$var wire 1 ;# B $end
$var wire 1 <# Ci $end
$var wire 1 =# Cs $end
$var wire 1 ># S $end
$var wire 1 ?# w1 $end
$var wire 1 @# w2 $end
$var wire 1 A# w3 $end
$upscope $end
$scope module full_adder_bit_1 $end
$var wire 1 B# A $end
$var wire 1 C# B $end
$var wire 1 D# Ci $end
$var wire 1 E# Cs $end
$var wire 1 F# S $end
$var wire 1 G# w1 $end
$var wire 1 H# w2 $end
$var wire 1 I# w3 $end
$upscope $end
$scope module full_adder_bit_2 $end
$var wire 1 J# A $end
$var wire 1 K# B $end
$var wire 1 L# Ci $end
$var wire 1 M# Cs $end
$var wire 1 N# S $end
$var wire 1 O# w1 $end
$var wire 1 P# w2 $end
$var wire 1 Q# w3 $end
$upscope $end
$scope module full_adder_bit_3 $end
$var wire 1 R# A $end
$var wire 1 S# B $end
$var wire 1 T# Ci $end
$var wire 1 U# Cs $end
$var wire 1 V# S $end
$var wire 1 W# w1 $end
$var wire 1 X# w2 $end
$var wire 1 Y# w3 $end
$upscope $end
$scope module full_adder_bit_4 $end
$var wire 1 Z# A $end
$var wire 1 [# B $end
$var wire 1 \# Ci $end
$var wire 1 ]# Cs $end
$var wire 1 ^# S $end
$var wire 1 _# w1 $end
$var wire 1 `# w2 $end
$var wire 1 a# w3 $end
$upscope $end
$scope module full_adder_bit_5 $end
$var wire 1 b# A $end
$var wire 1 c# B $end
$var wire 1 d# Ci $end
$var wire 1 e# Cs $end
$var wire 1 f# S $end
$var wire 1 g# w1 $end
$var wire 1 h# w2 $end
$var wire 1 i# w3 $end
$upscope $end
$scope module full_adder_bit_6 $end
$var wire 1 j# A $end
$var wire 1 k# B $end
$var wire 1 l# Ci $end
$var wire 1 m# Cs $end
$var wire 1 n# S $end
$var wire 1 o# w1 $end
$var wire 1 p# w2 $end
$var wire 1 q# w3 $end
$upscope $end
$scope module full_adder_bit_7 $end
$var wire 1 r# A $end
$var wire 1 s# B $end
$var wire 1 t# Ci $end
$var wire 1 u# Cs $end
$var wire 1 v# S $end
$var wire 1 w# w1 $end
$var wire 1 x# w2 $end
$var wire 1 y# w3 $end
$upscope $end
$upscope $end
$scope module inst_carry_look_adder8 $end
$var wire 8 z# i_add1 [7:0] $end
$var wire 8 {# i_add2 [7:0] $end
$var wire 8 |# w_SUM [7:0] $end
$var wire 8 }# w_P [7:0] $end
$var wire 8 ~# w_G [7:0] $end
$var wire 9 !$ w_C [8:0] $end
$var wire 9 "$ o_result [8:0] $end
$scope module full_adder_bit_0 $end
$var wire 1 #$ A $end
$var wire 1 $$ B $end
$var wire 1 %$ Ci $end
$var wire 1 &$ Cs $end
$var wire 1 '$ S $end
$var wire 1 ($ w1 $end
$var wire 1 )$ w2 $end
$var wire 1 *$ w3 $end
$upscope $end
$scope module full_adder_bit_1 $end
$var wire 1 +$ A $end
$var wire 1 ,$ B $end
$var wire 1 -$ Ci $end
$var wire 1 .$ Cs $end
$var wire 1 /$ S $end
$var wire 1 0$ w1 $end
$var wire 1 1$ w2 $end
$var wire 1 2$ w3 $end
$upscope $end
$scope module full_adder_bit_2 $end
$var wire 1 3$ A $end
$var wire 1 4$ B $end
$var wire 1 5$ Ci $end
$var wire 1 6$ Cs $end
$var wire 1 7$ S $end
$var wire 1 8$ w1 $end
$var wire 1 9$ w2 $end
$var wire 1 :$ w3 $end
$upscope $end
$scope module full_adder_bit_3 $end
$var wire 1 ;$ A $end
$var wire 1 <$ B $end
$var wire 1 =$ Ci $end
$var wire 1 >$ Cs $end
$var wire 1 ?$ S $end
$var wire 1 @$ w1 $end
$var wire 1 A$ w2 $end
$var wire 1 B$ w3 $end
$upscope $end
$scope module full_adder_bit_4 $end
$var wire 1 C$ A $end
$var wire 1 D$ B $end
$var wire 1 E$ Ci $end
$var wire 1 F$ Cs $end
$var wire 1 G$ S $end
$var wire 1 H$ w1 $end
$var wire 1 I$ w2 $end
$var wire 1 J$ w3 $end
$upscope $end
$scope module full_adder_bit_5 $end
$var wire 1 K$ A $end
$var wire 1 L$ B $end
$var wire 1 M$ Ci $end
$var wire 1 N$ Cs $end
$var wire 1 O$ S $end
$var wire 1 P$ w1 $end
$var wire 1 Q$ w2 $end
$var wire 1 R$ w3 $end
$upscope $end
$scope module full_adder_bit_6 $end
$var wire 1 S$ A $end
$var wire 1 T$ B $end
$var wire 1 U$ Ci $end
$var wire 1 V$ Cs $end
$var wire 1 W$ S $end
$var wire 1 X$ w1 $end
$var wire 1 Y$ w2 $end
$var wire 1 Z$ w3 $end
$upscope $end
$scope module full_adder_bit_7 $end
$var wire 1 [$ A $end
$var wire 1 \$ B $end
$var wire 1 ]$ Ci $end
$var wire 1 ^$ Cs $end
$var wire 1 _$ S $end
$var wire 1 `$ w1 $end
$var wire 1 a$ w2 $end
$var wire 1 b$ w3 $end
$upscope $end
$upscope $end
$scope module inst_deco2x4 $end
$var wire 2 c$ W [1:0] $end
$var reg 4 d$ salida [3:0] $end
$upscope $end
$scope module inst_mux42 $end
$var wire 2 e$ ctrl_42 [1:0] $end
$var wire 4 f$ in_42 [3:0] $end
$var wire 1 # out_42 $end
$var wire 1 g$ w_11 $end
$var wire 1 h$ w_12 $end
$scope module muxnivel1_1 $end
$var wire 1 i$ ctrl $end
$var wire 1 j$ ground $end
$var wire 1 k$ in1 $end
$var wire 1 l$ in2 $end
$var wire 1 g$ out $end
$var wire 1 m$ out_inv $end
$var wire 1 n$ power $end
$upscope $end
$scope module muxnivel1_2 $end
$var wire 1 o$ ctrl $end
$var wire 1 p$ ground $end
$var wire 1 q$ in1 $end
$var wire 1 r$ in2 $end
$var wire 1 h$ out $end
$var wire 1 s$ out_inv $end
$var wire 1 t$ power $end
$upscope $end
$scope module muxnivel2 $end
$var wire 1 u$ ctrl $end
$var wire 1 v$ ground $end
$var wire 1 g$ in1 $end
$var wire 1 h$ in2 $end
$var wire 1 # out $end
$var wire 1 w$ out_inv $end
$var wire 1 x$ power $end
$upscope $end
$upscope $end
$scope module instacia_bus8 $end
$var wire 8 y$ A [7:0] $end
$var wire 8 z$ B [7:0] $end
$var wire 1 a ctrl $end
$var wire 8 {$ D [7:0] $end
$scope module i_1 $end
$var wire 1 a ctrl $end
$var wire 1 |$ in1 $end
$var wire 1 }$ in2 $end
$var reg 1 ~$ out $end
$upscope $end
$scope module i_2 $end
$var wire 1 a ctrl $end
$var wire 1 !% in1 $end
$var wire 1 "% in2 $end
$var reg 1 #% out $end
$upscope $end
$scope module i_3 $end
$var wire 1 a ctrl $end
$var wire 1 $% in1 $end
$var wire 1 %% in2 $end
$var reg 1 &% out $end
$upscope $end
$scope module i_4 $end
$var wire 1 a ctrl $end
$var wire 1 '% in1 $end
$var wire 1 (% in2 $end
$var reg 1 )% out $end
$upscope $end
$scope module i_5 $end
$var wire 1 a ctrl $end
$var wire 1 *% in1 $end
$var wire 1 +% in2 $end
$var reg 1 ,% out $end
$upscope $end
$scope module i_6 $end
$var wire 1 a ctrl $end
$var wire 1 -% in1 $end
$var wire 1 .% in2 $end
$var reg 1 /% out $end
$upscope $end
$scope module i_7 $end
$var wire 1 a ctrl $end
$var wire 1 0% in1 $end
$var wire 1 1% in2 $end
$var reg 1 2% out $end
$upscope $end
$scope module i_8 $end
$var wire 1 a ctrl $end
$var wire 1 3% in1 $end
$var wire 1 4% in2 $end
$var reg 1 5% out $end
$upscope $end
$upscope $end
$scope module instancia_cod_Prior $end
$var wire 1 - A0 $end
$var wire 1 , A1 $end
$var wire 1 + A2 $end
$var wire 8 6% I [7:0] $end
$upscope $end
$scope module instancia_dq $end
$var wire 1 S D $end
$var wire 1 ] clk $end
$var wire 1 3 d_Q1 $end
$var wire 1 4 d_Q $end
$scope module instancia_JK $end
$var wire 1 S J $end
$var wire 1 7% K $end
$var wire 1 ] clk $end
$var reg 1 4 Q $end
$var reg 1 3 Q1 $end
$upscope $end
$upscope $end
$scope module instancia_inv_sw $end
$var wire 1 8% ground $end
$var wire 1 ! out $end
$var wire 1 9% power $end
$var wire 1 8 in $end
$upscope $end
$scope module instancia_jk $end
$var wire 1 W J $end
$var wire 1 X K $end
$var wire 1 ] clk $end
$var reg 1 8 Q $end
$var reg 1 7 Q1 $end
$upscope $end
$scope module instancia_mux21_sw $end
$var wire 1 ` ctrl $end
$var wire 1 :% ground $end
$var wire 1 8 in1 $end
$var wire 1 7 in2 $end
$var wire 1 " out $end
$var wire 1 ;% out_inv $end
$var wire 1 <% power $end
$upscope $end
$scope module instancia_mux2to1 $end
$var wire 1 i ctrl $end
$var wire 1 b in1 $end
$var wire 1 c in2 $end
$var reg 1 * out $end
$upscope $end
$scope module instancia_mux2xcanal2 $end
$var wire 1 d a0 $end
$var wire 1 e a1 $end
$var wire 1 f b0 $end
$var wire 1 g b1 $end
$var wire 1 m ctrl $end
$var wire 1 . out1 $end
$var wire 1 / out0 $end
$scope module mux_1 $end
$var wire 1 m ctrl $end
$var wire 1 d in1 $end
$var wire 1 f in2 $end
$var reg 1 / out $end
$upscope $end
$scope module mux_2 $end
$var wire 1 m ctrl $end
$var wire 1 e in1 $end
$var wire 1 g in2 $end
$var reg 1 . out $end
$upscope $end
$upscope $end
$scope module instancia_nand_sw $end
$var wire 1 E A $end
$var wire 1 N B $end
$var wire 1 =% ground $end
$var wire 1 $ out $end
$var wire 1 >% power $end
$var wire 1 ?% sal1 $end
$upscope $end
$scope module instancia_nor_sw $end
$var wire 1 F A $end
$var wire 1 O B $end
$var wire 1 @% ground $end
$var wire 1 % out $end
$var wire 1 A% power $end
$var wire 1 B% sal1 $end
$upscope $end
$scope module instancia_not_exor $end
$var wire 1 G a $end
$var wire 1 P b $end
$var wire 1 2 out $end
$upscope $end
$scope module instancia_not_exor_nmos $end
$var wire 1 H a $end
$var wire 1 Q b $end
$var wire 1 C% ground $end
$var wire 1 1 out $end
$var wire 1 D% sal1 $end
$var wire 1 E% sal2 $end
$upscope $end
$scope module instancia_not_exor_pmos $end
$var wire 1 I a $end
$var wire 1 R b $end
$var wire 1 0 out $end
$var wire 1 F% power $end
$var wire 1 G% sal1 $end
$var wire 1 H% sal2 $end
$upscope $end
$scope module instancia_semisumador $end
$var wire 1 s A $end
$var wire 1 t B $end
$var wire 1 u Ci $end
$var wire 1 ' Cs $end
$var wire 1 & S $end
$var wire 1 I% w1 $end
$var wire 1 J% w2 $end
$var wire 1 K% w3 $end
$upscope $end
$scope module instancia_serializador $end
$var wire 1 ] clk $end
$var wire 32 L% in [31:0] $end
$var reg 2 M% cnt [1:0] $end
$var reg 8 N% out [7:0] $end
$upscope $end
$scope module instancia_transformador $end
$var wire 1 > t_A0 $end
$var wire 1 ? t_A1 $end
$var wire 1 @ t_A2 $end
$var wire 1 < t_B0 $end
$var wire 1 O% t_B1 $end
$var wire 1 P% t_B2 $end
$var wire 1 Q% t_Bpas $end
$var wire 1 R% t_Bpas_act $end
$var wire 1 S% t_EN1 $end
$var wire 1 T% t_EN2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xT%
xS%
xR%
xQ%
xP%
xO%
bx N%
b1 M%
bx L%
xK%
xJ%
xI%
xH%
xG%
1F%
xE%
xD%
0C%
1B%
1A%
0@%
x?%
1>%
0=%
1<%
1;%
0:%
19%
08%
x7%
bx 6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
bx {$
bx z$
bx y$
1x$
xw$
0v$
xu$
1t$
xs$
xr$
xq$
0p$
xo$
1n$
xm$
xl$
xk$
0j$
xi$
xh$
xg$
bx f$
bx e$
bx d$
bx c$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
0*$
x)$
x($
x'$
x&$
0%$
x$$
x#$
bx "$
bx0 !$
bx ~#
bx }#
bx |#
bx {#
bx z#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
xf#
xe#
xd#
xc#
xb#
xa#
x`#
x_#
x^#
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xU#
xT#
xS#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
bx 9#
bx 8#
bx 7#
bx 6#
bx 5#
bx 4#
bx 3#
bx 2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
bx &#
bx %#
x$#
b1 ##
b1 "#
b1 !#
b1 ~"
b1 }"
b1 |"
b1 {"
b1 z"
b1 y"
b1 x"
b1 w"
b1 v"
b1 u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
bx g"
b0 f"
b0 e"
bx d"
0c"
bx b"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
0S"
xR"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
0K"
0J"
0I"
0H"
0G"
xF"
1E"
xD"
xC"
1B"
xA"
x@"
1?"
x>"
x="
1<"
x;"
x:"
19"
x8"
x7"
16"
x5"
x4"
13"
x2"
x1"
10"
x/"
x."
1-"
x,"
x+"
1*"
x)"
bx ("
b0 '"
0&"
0%"
0$"
0#"
0""
0!"
0~
0}
0|
0{
b0 z
bx y
xx
xw
bx v
xu
xt
xs
bx r
bx q
bx p
bx o
bx n
xm
xl
xk
xj
xi
bx h
xg
xf
xe
xd
xc
xb
xa
0`
x_
x^
1]
bx \
x[
xZ
xY
0X
0W
xV
xU
bx T
xS
xR
xQ
xP
0O
xN
bx M
bx L
bx K
bx J
xI
xH
xG
0F
xE
bx D
bx C
bx B
bx A
x@
x?
x>
x=
x<
x;
bx :
x9
08
17
b0 6
x5
04
13
x2
x1
x0
x/
x.
x-
x,
x+
x*
bx )
bx (
x'
x&
1%
x$
x#
0"
1!
$end
#1
0]
#2
b10 y"
b10 x"
b10 w"
b10 ##
b10 "#
b10 !#
b10 ~"
b10 }"
b10 |"
b10 {"
b10 z"
b10 v"
b10 u"
b10 M%
1]
#3
0]
#4
b11 M%
b11 u"
b11 v"
b11 z"
b11 {"
b11 |"
b11 }"
b11 ~"
b11 !#
b11 "#
b11 ##
b11 w"
b11 x"
b11 y"
1]
#5
0]
#6
b100 y"
b100 x"
b100 w"
b100 ##
b100 "#
b100 !#
b100 ~"
b100 }"
b100 |"
b100 {"
b100 z"
b100 v"
b100 u"
b0 M%
1]
#7
0]
#8
b1 M%
b101 u"
b101 v"
b101 z"
b101 {"
b101 |"
b101 }"
b101 ~"
b101 !#
b101 "#
b101 ##
b101 w"
b101 x"
b101 y"
1]
#9
0]
#10
19
b110011 &#
b11111111 V"
b11111111 W"
b110 y"
b110 x"
b110 w"
b110 ##
b110 "#
b110 !#
b110 ~"
b110 }"
b110 |"
b110 {"
b110 z"
b110 v"
b110 u"
b10 M%
b11111111 Q"
b11111111 %#
0v#
01#
0t#
0m#
1n#
0q#
0l#
0e#
1?$
1f#
0i#
1=$
0d#
16$
0]#
07$
1:$
0W$
0N#
1^#
0a#
15$
0U$
0L#
1V#
0\#
1.$
0N$
1-#
0=
1T#
0/$
12$
0G$
1O$
0R$
0_$
0F#
b1111000 9#
0E#
0U#
0u#
1-$
0E$
0M$
0]$
1G"
1I"
b10101 '"
1K"
0D#
b1111000 6#
0>#
0I#
0Q#
1M#
0Y#
0y#
05
0>$
0F$
0V$
0^$
b1110 !$
0*#
0.#
0/#
0*"
1&"
00"
1$"
06"
1""
0?#
0G#
0O#
1P#
0W#
1_#
1g#
0h#
1o#
0p#
0w#
0=#
b101000 "$
b101000 |#
0'$
1&$
0B$
0J$
0Z$
0b$
1Q%
10
1H%
1G%
z1
0E%
1D%
12
b1111110 U"
b1111110 Y"
0+"
1."
01"
14"
07"
0:"
1="
0@"
1C"
0F"
1w
0x
0A#
0;#
0C#
1K#
0S#
1[#
0c#
0k#
0s#
0@#
0H#
0X#
0`#
0x#
b100 8#
b1110100 7#
0($
1)$
10$
01$
18$
09$
0@$
0A$
0H$
0I$
1P$
0Q$
0X$
0Y$
0`$
0a$
b1 ~#
b100111 }#
0'
1<
1S%
1R%
1+
1,
1-
b0 X"
0,#
00#
0)#
b1000 T"
0+#
0(#
0'#
b0 g"
0^"
0_"
0["
0Z"
0a"
0`"
0\"
0]"
0$#
1)"
0,"
1/"
02"
15"
18"
0;"
1>"
0A"
1D"
b1 y
b1 ("
0#
0g$
0k$
1l$
0h$
0q$
1r$
1m$
0i$
1s$
0o$
1w$
0u$
17%
b1 (
b1 d$
0<#
b10100 5#
0:#
0B#
1J#
0R#
0Z#
1b#
1j#
0r#
1$$
0,$
04$
0<$
0D$
0L$
0T$
0\$
1#$
1+$
13$
0;$
0C$
1K$
0S$
0[$
0&
0K%
0I%
0J%
0*
1~$
0#%
0&%
1)%
1,%
1/%
12%
b1111001 :
b1111001 {$
05%
1}$
1"%
0%%
0(%
0+%
1.%
11%
14%
1|$
0!%
0$%
1'%
1*%
1-%
10%
03%
b0 )
b0 N%
1.
0/
1]
b10011 r
b10011 M"
b0 A
b0 L"
1_
0^
b10101 T
b10101 v
0Y
1U
0V
0[
b1010 q
b1010 f$
b0 p
b0 e$
0S
b0 \
b0 c$
b1000 4#
0Z
b10100 K
b10100 3#
b1100100 B
b1100100 2#
b1 M
b1 {#
b100111 D
b100111 z#
0u
0t
0s
1c
0b
0i
b1010 n
0l
0k
0j
1>
1O%
1?
0P%
0T%
0@
0a
b11100011 L
b11100011 z$
b1111001 C
b1111001 y$
b110011001010101 o
b110011001010101 L%
0m
0g
1f
1e
0d
b10000000 h
b10000000 6%
0R
0I
0Q
0H
0P
0G
1X
#11
0R"
0]
#12
b11 M%
b111 u"
b111 v"
b111 z"
b111 {"
b111 |"
b111 }"
b111 ~"
b111 !#
b111 "#
b111 ##
b111 w"
b111 x"
b111 y"
1]
#13
0]
#14
b1010101 )
b1010101 N%
b1000 y"
b1000 x"
b1000 w"
b1000 ##
b1000 "#
b1000 !#
b1000 ~"
b1000 }"
b1000 |"
b1000 {"
b1000 z"
b1000 v"
b1000 u"
b0 M%
1]
#15
0]
#16
b1100110 )
b1100110 N%
b1 M%
b1001 u"
b1001 v"
b1001 z"
b1001 {"
b1001 |"
b1001 }"
b1001 ~"
b1001 !#
b1001 "#
b1001 ##
b1001 w"
b1001 x"
b1001 y"
1]
#17
0]
#18
b0 )
b0 N%
b1010 y"
b1010 x"
b1010 w"
b1010 ##
b1010 "#
b1010 !#
b1010 ~"
b1010 }"
b1010 |"
b1010 {"
b1010 z"
b1010 v"
b1010 u"
b10 M%
1]
#19
0]
#20
b11000011 &#
b110011 V"
b110011 W"
b11 M%
b1011 u"
b1011 v"
b1011 z"
b1011 {"
b1011 |"
b1011 }"
b1011 ~"
b1011 !#
b1011 "#
b1011 ##
b1011 w"
b1011 x"
b1011 y"
b0 P"
b0 d"
b110011 Q"
b110011 %#
1a#
1\#
1u#
1y#
1t#
1m#
1Q#
1q#
1^$
1L#
1l#
1W$
1b$
05$
0-#
1U#
1T#
1d#
1U$
0-$
1]$
0<"
1~
0?"
1}
0B"
1|
0E"
1{
1E#
0V#
1Y#
1f#
1e#
0v#
1=
15
0.$
b111001000 !$
1*#
b10010 T"
1/#
1x
0w
1H#
1W#
0g#
1h#
1w#
b100001 9#
0F#
0N#
1M#
0^#
1]#
0n#
07$
0:$
0O$
1N$
1'$
0&$
0/$
02$
1G$
1V$
b101011001 "$
b1011001 |#
0_$
1<
0Q%
x0
zH%
0G%
x1
zE%
0D%
02
b110000 U"
b110000 Y"
1+"
0."
04"
1:"
0="
0C"
1C#
1S#
0[#
1c#
1k#
1s#
b100001 6#
1>#
0G#
1O#
0P#
1_#
0`#
1o#
b100010 8#
b11111110 7#
08$
19$
0P$
1Q$
1($
0)$
00$
1H$
1Y$
1`$
b1100100 ~#
b11110101 }#
0R%
0+
0,
0-
07
0!
18
03
14
b1 X"
1'#
b1 g"
1^"
1$#
0)"
1,"
12"
08"
1;"
1A"
b10 y
b10 ("
0m$
1#
1g$
1i$
0s$
1h$
1o$
07%
b10 (
b10 d$
b11101110 5#
1<#
1B#
0J#
1Z#
0j#
14$
1L$
1T$
0#$
0+$
1C$
1S$
1[$
1&
1*
1!%
0'%
0*%
13%
0"%
1(%
1+%
04%
1/
0.
1]
b1 A
b1 L"
0_
1^
b11110 T
b11110 v
1[
b1 p
b1 e$
1S
b1 \
b1 c$
b11111101 4#
1Z
b10001 K
b10001 3#
b110010 B
b110010 2#
b1100101 M
b1100101 {#
b11110100 D
b11110100 z#
1u
0c
1b
1j
0O%
0?
1a
b11100011 C
b11100011 y$
b1111001 L
b1111001 z$
1m
b1 h
b1 6%
1R
1Q
1P
0%
1O
0;%
0"
1`
1W
#21
0]
#22
b1010101 )
b1010101 N%
b11 &#
b11000011 V"
b11000011 W"
b1100 y"
b1100 x"
b1100 w"
b1100 ##
b1100 "#
b1100 !#
b1100 ~"
b1100 }"
b1100 |"
b1100 {"
b1100 z"
b1100 v"
b1100 u"
b0 M%
b11000011 Q"
b11000011 %#
1"
17
1!
08
1]
#23
0]
#24
b1100110 )
b1100110 N%
b11111100 &#
b11 V"
b11 W"
b1 M%
b1101 u"
b1101 v"
b1101 z"
b1101 {"
b1101 |"
b1101 }"
b1101 ~"
b1101 !#
b1101 "#
b1101 ##
b1101 w"
b1101 x"
b1101 y"
b11 Q"
b11 %#
0"
07
0!
18
1]
#25
0]
#26
09
b0 )
b0 N%
b11001111 &#
b11111100 V"
b11111100 W"
b1110 y"
b1110 x"
b1110 w"
b1110 ##
b1110 "#
b1110 !#
b1110 ~"
b1110 }"
b1110 |"
b1110 {"
b1110 z"
b1110 v"
b1110 u"
b10 M%
b11111100 Q"
b11111100 %#
1"
17
1!
08
1]
#27
0]
#28
19
b1100 &#
b11001111 V"
b11001111 W"
b11 M%
b1111 u"
b1111 v"
b1111 z"
b1111 {"
b1111 |"
b1111 }"
b1111 ~"
b1111 !#
b1111 "#
b1111 ##
b1111 w"
b1111 x"
b1111 y"
b11001111 Q"
b11001111 %#
0"
07
0!
18
1]
#29
0]
#30
09
b1010101 )
b1010101 N%
b1111 &#
b1100 V"
b1100 W"
b10000 y"
b10000 x"
b10000 w"
b10000 ##
b10000 "#
b10000 !#
b10000 ~"
b10000 }"
b10000 |"
b10000 {"
b10000 z"
b10000 v"
b10000 u"
b0 M%
b1100 Q"
b1100 %#
1T#
0]$
1L#
1I#
1D#
0?$
0F#
1E#
1M#
0f#
1i#
1e#
1m#
1=
b11111111 4#
0=$
0U$
0,
1@#
1G#
0H#
1g#
0h#
1=#
b10001001 9#
0^$
b0 !$
1+
1-
1;#
0C#
0K#
0c#
0k#
1>#
0A#
0N#
1Q#
1V#
0Y#
0n#
1q#
b10001001 6#
1v#
0y#
17$
06$
0G$
1O$
0N$
1W$
0Z$
0V$
b1100101 "$
b1100101 |#
0_$
0b$
1'
0+"
1."
14"
0:"
1="
1C"
b10101 6
b10101 z
0x
b10001001 5#
0?#
1O#
0P#
0W#
1X#
1o#
0p#
0w#
1x#
b10001001 8#
b11111111 7#
18$
09$
0H$
1P$
0Q$
1X$
0Y$
0`$
b0 ~#
b1100101 }#
0&
1K%
0<
1)"
0,"
02"
18"
0;"
0A"
b1 y
b1 ("
1m$
0g$
0i$
1s$
0#
0h$
0o$
0w$
1u$
b100 (
b100 d$
1:#
1J#
1R#
1j#
1r#
03$
0C$
0K$
0S$
0[$
1I%
0/
1]
b10101 T
b10101 v
0U
1V
0[
b10 p
b10 e$
b10 \
b10 c$
b1110110 K
b1110110 3#
b11111111 B
b11111111 2#
b0 D
b0 z#
1s
1c
0b
1i
1k
0>
1O%
1?
0m
1g
0e
b101010 h
b101010 6%
0R
1I
0Q
1H
0P
1G
zB%
1F
1;%
1"
0`
0X
0W
#31
0]
#32
19
b1100110 )
b1100110 N%
b11110011 &#
b1111 V"
b1111 W"
b1 M%
b10001 u"
b10001 v"
b10001 z"
b10001 {"
b10001 |"
b10001 }"
b10001 ~"
b10001 !#
b10001 "#
b10001 ##
b10001 w"
b10001 x"
b10001 y"
b1111 Q"
b1111 %#
1]
#33
0]
#34
b0 )
b0 N%
b111100 &#
b11110011 V"
b11110011 W"
b10010 y"
b10010 x"
b10010 w"
b10010 ##
b10010 "#
b10010 !#
b10010 ~"
b10010 }"
b10010 |"
b10010 {"
b10010 z"
b10010 v"
b10010 u"
b10 M%
b11110011 Q"
b11110011 %#
1]
#35
0]
#36
09
b110000 &#
b111100 V"
b111100 W"
b11 M%
b10011 u"
b10011 v"
b10011 z"
b10011 {"
b10011 |"
b10011 }"
b10011 ~"
b10011 !#
b10011 "#
b10011 ##
b10011 w"
b10011 x"
b10011 y"
b111100 Q"
b111100 %#
1]
#37
0]
#38
b1010101 )
b1010101 N%
b111111 &#
b110000 V"
b110000 W"
b10100 y"
b10100 x"
b10100 w"
b10100 ##
b10100 "#
b10100 !#
b10100 ~"
b10100 }"
b10100 |"
b10100 {"
b10100 z"
b10100 v"
b10100 u"
b0 M%
b110000 Q"
b110000 %#
1]
#39
0]
#40
19
b1100110 )
b1100110 N%
b11001100 &#
b111111 V"
b111111 W"
b1 M%
b10101 u"
b10101 v"
b10101 z"
b10101 {"
b10101 |"
b10101 }"
b10101 ~"
b10101 !#
b10101 "#
b10101 ##
b10101 w"
b10101 x"
b10101 y"
b111111 Q"
b111111 %#
0t#
0m#
1n#
0q#
0T#
0l#
0M#
0e#
1N#
0Q#
1f#
0i#
0L#
0d#
0E#
0]#
1F#
0I#
1^#
0a#
0D#
0\#
b1 4#
1/$
1?$
1G$
1_$
1=
1-$
15$
1=$
1E$
1M$
1U$
1]$
b1110110 7#
b1110111 9#
05
b111111110 !$
0+
b11110 6
b11110 z
0;#
0S#
0s#
1>#
0A#
0=#
0V#
0Y#
0U#
b1110111 6#
0v#
0y#
0u#
0'$
1&$
1.$
17$
16$
1>$
1F$
1O$
1N$
b111111110 "$
b11111110 |#
1W$
1V$
1^$
1Q%
04"
0C"
b0 5#
0?#
0@#
0W#
0X#
0w#
0x#
b0 8#
0($
1)$
11$
08$
19$
1A$
1I$
0P$
1Q$
0X$
1Y$
1a$
b11111111 ~#
b11111111 }#
1<
1R%
10
1H%
1G%
z1
0E%
1D%
12
13
04
12"
1A"
b10 y
b10 ("
0G"
1H"
b11110 '"
1J"
0m$
1g$
1i$
0s$
1#
1h$
1o$
17%
b1000 (
b1000 d$
0:#
0R#
0r#
1,$
1<$
1D$
1\$
1#$
1+$
13$
1;$
1C$
1K$
1S$
1[$
0K%
0I%
1J%
0*
1/
1.
1]
b11101 T
b11101 v
1[
1Y
b11 p
b11 e$
0S
b11 \
b11 c$
b11111111 K
b11111111 3#
b1110110 B
b1110110 2#
b11111111 M
b11111111 {#
b11111111 D
b11111111 z#
0u
1t
0c
1b
1l
1>
1m
b11 h
b11 6%
1R
1Q
1P
0O
1W
#41
0]
#42
09
b0 )
b0 N%
b11110000 &#
b11001100 V"
b11001100 W"
b10110 y"
b10110 x"
b10110 w"
b10110 ##
b10110 "#
b10110 !#
b10110 ~"
b10110 }"
b10110 |"
b10110 {"
b10110 z"
b10110 v"
b10110 u"
b10 M%
b11001100 Q"
b11001100 %#
1]
#43
0]
#44
b11000000 &#
b11110000 V"
b11110000 W"
b11 M%
b10111 u"
b10111 v"
b10111 z"
b10111 {"
b10111 |"
b10111 }"
b10111 ~"
b10111 !#
b10111 "#
b10111 ##
b10111 w"
b10111 x"
b10111 y"
b11110000 Q"
b11110000 %#
1]
#45
0]
#46
b1010101 )
b1010101 N%
b11111111 &#
b11000000 V"
b11000000 W"
b11000 y"
b11000 x"
b11000 w"
b11000 ##
b11000 "#
b11000 !#
b11000 ~"
b11000 }"
b11000 |"
b11000 {"
b11000 z"
b11000 v"
b11000 u"
b0 M%
b11000000 Q"
b11000000 %#
1]
#47
0]
#48
19
b1100110 )
b1100110 N%
b110011 &#
b11111111 V"
b11111111 W"
b1 M%
b11001 u"
b11001 v"
b11001 z"
b11001 {"
b11001 |"
b11001 }"
b11001 ~"
b11001 !#
b11001 "#
b11001 ##
b11001 w"
b11001 x"
b11001 y"
b11111111 Q"
b11111111 %#
1]
#49
0]
#50
b0 )
b0 N%
b11000011 &#
b110011 V"
b110011 W"
b11010 y"
b11010 x"
b11010 w"
b11010 ##
b11010 "#
b11010 !#
b11010 ~"
b11010 }"
b11010 |"
b11010 {"
b11010 z"
b11010 v"
b11010 u"
b10 M%
b110011 Q"
b110011 %#
0-
0,
0<
1+
0S%
10
1H%
1G%
z1
0E%
1D%
12
17
1!
08
1*
1]
1%
1B%
0F
1_
0^
1c
0i
1P%
1T%
1@
b11000 h
b11000 6%
0R
0I
0Q
0H
0P
0G
0O
0;%
1"
1`
1X
#51
0]
#52
b11 &#
b11000011 V"
b11000011 W"
b11 M%
b11011 u"
b11011 v"
b11011 z"
b11011 {"
b11011 |"
b11011 }"
b11011 ~"
b11011 !#
b11011 "#
b11011 ##
b11011 w"
b11011 x"
b11011 y"
b11000011 Q"
b11000011 %#
0"
07
0!
18
1]
#53
0]
#54
b1010101 )
b1010101 N%
b11111100 &#
b11 V"
b11 W"
b11100 y"
b11100 x"
b11100 w"
b11100 ##
b11100 "#
b11100 !#
b11100 ~"
b11100 }"
b11100 |"
b11100 {"
b11100 z"
b11100 v"
b11100 u"
b0 M%
b11 Q"
b11 %#
1"
17
1!
08
1]
#55
0]
#56
09
b1100110 )
b1100110 N%
b11001111 &#
b11111100 V"
b11111100 W"
b1 M%
b11101 u"
b11101 v"
b11101 z"
b11101 {"
b11101 |"
b11101 }"
b11101 ~"
b11101 !#
b11101 "#
b11101 ##
b11101 w"
b11101 x"
b11101 y"
b11111100 Q"
b11111100 %#
0"
07
0!
18
1]
#57
0]
#58
19
b0 )
b0 N%
b1100 &#
b11001111 V"
b11001111 W"
b11110 y"
b11110 x"
b11110 w"
b11110 ##
b11110 "#
b11110 !#
b11110 ~"
b11110 }"
b11110 |"
b11110 {"
b11110 z"
b11110 v"
b11110 u"
b10 M%
b11001111 Q"
b11001111 %#
1"
17
1!
08
1]
#59
0]
#60
b110011 &#
b11111111 V"
b11111111 W"
b11 M%
b11111 u"
b11111 v"
b11111 z"
b11111 {"
b11111 |"
b11111 }"
b11111 ~"
b11111 !#
b11111 "#
b11111 ##
b11111 w"
b11111 x"
b11111 y"
b11111111 Q"
b11111111 %#
0W$
0U$
1V#
1T#
0G$
0_$
1-#
0E$
0M$
0]$
0N#
1M#
0=
b1110 !$
1<
0*#
b1000 T"
0/#
0O#
1P#
b100 8#
b1111000 9#
0F#
1^#
0/$
12$
1.$
07$
1:$
16$
b101000 "$
b101000 |#
1O$
0R$
0N$
0>$
0F$
0V$
0^$
1S%
b1111110 U"
b1111110 Y"
14"
1C"
b0 6
b0 z
1w
1K#
1[#
b1111000 6#
0>#
0G#
1_#
b1110100 7#
10$
01$
18$
09$
1P$
0Q$
0A$
0I$
0Y$
0a$
b1 ~#
b100111 }#
0'
1,
1-
b0 X"
0'#
b0 g"
0^"
0$#
02"
0A"
1G"
0H"
b10101 '"
0J"
b1 y
b1 ("
1m$
0#
0g$
0i$
1s$
0h$
0o$
1w$
0u$
b1 (
b1 d$
b10100 5#
0<#
0B#
0Z#
0,$
04$
0<$
0D$
0L$
0T$
0\$
0;$
0C$
0S$
0[$
0J%
0*
1"%
0(%
0+%
14%
0!%
1'%
1*%
03%
0/
1]
b0 A
b0 L"
b10101 T
b10101 v
0Y
1U
0V
0[
b0 p
b0 e$
b0 \
b0 c$
b1000 4#
0Z
b10100 K
b10100 3#
b1100100 B
b1100100 2#
b1 M
b1 {#
b100111 D
b100111 z#
0t
0s
0b
0l
0k
0j
0P%
0T%
0@
0a
b11100011 L
b11100011 z$
b1111001 C
b1111001 y$
0m
0g
1e
b10000000 h
b10000000 6%
1;%
0"
0`
0W
