Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: DECSTAGE.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DECSTAGE.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DECSTAGE"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : DECSTAGE
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/DECSTAGE is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/LAB2/Register_File_RF/DECODE.vhd", and is now defined in "F:/LAB2/Register_File_RF/DECODE.vhd".
WARNING:HDLParsers:3607 - Unit work/DECSTAGE/Behavioral is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/LAB2/Register_File_RF/DECODE.vhd", and is now defined in "F:/LAB2/Register_File_RF/DECODE.vhd".
WARNING:HDLParsers:3607 - Unit work/Immed_Converter is now defined in a different file.  It was defined in "C:/Users/user00000/Desktop/LAB2/Register_File_RF/Immed_Converter.vhd", and is now defined in "F:/LAB2/Register_File_RF/Immed_Converter.vhd".
WARNING:HDLParsers:3607 - Unit work/Immed_Converter/Behavioral is now defined in a different file.  It was defined in "C:/Users/user00000/Desktop/LAB2/Register_File_RF/Immed_Converter.vhd", and is now defined in "F:/LAB2/Register_File_RF/Immed_Converter.vhd".
WARNING:HDLParsers:3607 - Unit work/MUX_reg_file is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/LAB2/Register_File_RF/MUX_reg_file.vhd", and is now defined in "F:/LAB2/Register_File_RF/MUX_reg_file.vhd".
WARNING:HDLParsers:3607 - Unit work/MUX_reg_file/Behavioral is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/LAB2/Register_File_RF/MUX_reg_file.vhd", and is now defined in "F:/LAB2/Register_File_RF/MUX_reg_file.vhd".
WARNING:HDLParsers:3607 - Unit work/MUX_RF_Instr is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/LAB2/Register_File_RF/MUX_RF_Instr.vhd", and is now defined in "F:/LAB2/Register_File_RF/MUX_RF_Instr.vhd".
WARNING:HDLParsers:3607 - Unit work/MUX_RF_Instr/Behavioral is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/LAB2/Register_File_RF/MUX_RF_Instr.vhd", and is now defined in "F:/LAB2/Register_File_RF/MUX_RF_Instr.vhd".
WARNING:HDLParsers:3607 - Unit work/Register_File_RF is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/LAB2/Register_File_RF/Register_File_RF.vhd", and is now defined in "F:/LAB2/Register_File_RF/Register_File_RF.vhd".
WARNING:HDLParsers:3607 - Unit work/Register_File_RF/Behavioral is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/LAB2/Register_File_RF/Register_File_RF.vhd", and is now defined in "F:/LAB2/Register_File_RF/Register_File_RF.vhd".
WARNING:HDLParsers:3607 - Unit work/Compare_Module is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/LAB2/Register_File_RF/Compare_Module.vhd", and is now defined in "F:/LAB2/Register_File_RF/Compare_Module.vhd".
WARNING:HDLParsers:3607 - Unit work/Compare_Module/Behavioral is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/LAB2/Register_File_RF/Compare_Module.vhd", and is now defined in "F:/LAB2/Register_File_RF/Compare_Module.vhd".
WARNING:HDLParsers:3607 - Unit work/Decoder_5_to_32 is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/LAB2/Register_File_RF/Decoder_5_to_32.vhd", and is now defined in "F:/LAB2/Register_File_RF/Decoder_5_to_32.vhd".
WARNING:HDLParsers:3607 - Unit work/Decoder_5_to_32/Behavioral is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/LAB2/Register_File_RF/Decoder_5_to_32.vhd", and is now defined in "F:/LAB2/Register_File_RF/Decoder_5_to_32.vhd".
WARNING:HDLParsers:3607 - Unit work/MUX_2_to_1 is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/LAB2/Register_File_RF/MUX_2_to_1.vhd", and is now defined in "F:/LAB2/Register_File_RF/MUX_2_to_1.vhd".
WARNING:HDLParsers:3607 - Unit work/MUX_2_to_1/Behavioral is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/LAB2/Register_File_RF/MUX_2_to_1.vhd", and is now defined in "F:/LAB2/Register_File_RF/MUX_2_to_1.vhd".
WARNING:HDLParsers:3607 - Unit work/MUX_32_to_1 is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/LAB2/Register_File_RF/MUX_32_to_1.vhd", and is now defined in "F:/LAB2/Register_File_RF/MUX_32_to_1.vhd".
WARNING:HDLParsers:3607 - Unit work/MUX_32_to_1/Behavioral is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/LAB2/Register_File_RF/MUX_32_to_1.vhd", and is now defined in "F:/LAB2/Register_File_RF/MUX_32_to_1.vhd".
WARNING:HDLParsers:3607 - Unit work/Register_32 is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/LAB2/Register_File_RF/Register_32.vhd", and is now defined in "F:/LAB2/Register_File_RF/Register_32.vhd".
WARNING:HDLParsers:3607 - Unit work/Register_32/Behavioral is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/LAB2/Register_File_RF/Register_32.vhd", and is now defined in "F:/LAB2/Register_File_RF/Register_32.vhd".
Compiling vhdl file "F:/LAB2/Register_File_RF/Decoder_5_to_32.vhd" in Library work.
Architecture behavioral of Entity decoder_5_to_32 is up to date.
Compiling vhdl file "F:/LAB2/Register_File_RF/Register_32.vhd" in Library work.
Architecture behavioral of Entity register_32 is up to date.
Compiling vhdl file "F:/LAB2/Register_File_RF/Compare_Module.vhd" in Library work.
Architecture behavioral of Entity compare_module is up to date.
Compiling vhdl file "F:/LAB2/Register_File_RF/MUX_32_to_1.vhd" in Library work.
Architecture behavioral of Entity mux_32_to_1 is up to date.
Compiling vhdl file "F:/LAB2/Register_File_RF/MUX_2_to_1.vhd" in Library work.
Architecture behavioral of Entity mux_2_to_1 is up to date.
Compiling vhdl file "F:/LAB2/Register_File_RF/Immed_Converter.vhd" in Library work.
Architecture behavioral of Entity immed_converter is up to date.
Compiling vhdl file "F:/LAB2/Register_File_RF/MUX_RF_Instr.vhd" in Library work.
Architecture behavioral of Entity mux_rf_instr is up to date.
Compiling vhdl file "F:/LAB2/Register_File_RF/MUX_reg_file.vhd" in Library work.
Architecture behavioral of Entity mux_reg_file is up to date.
Compiling vhdl file "F:/LAB2/Register_File_RF/Register_File_RF.vhd" in Library work.
Architecture behavioral of Entity register_file_rf is up to date.
Compiling vhdl file "F:/LAB2/Register_File_RF/DECODE.vhd" in Library work.
Architecture behavioral of Entity decstage is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <DECSTAGE> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Immed_Converter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_RF_Instr> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_reg_file> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Register_File_RF> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Decoder_5_to_32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Register_32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Compare_Module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_32_to_1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_2_to_1> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <DECSTAGE> in library <work> (Architecture <behavioral>).
Entity <DECSTAGE> analyzed. Unit <DECSTAGE> generated.

Analyzing Entity <Immed_Converter> in library <work> (Architecture <behavioral>).
Entity <Immed_Converter> analyzed. Unit <Immed_Converter> generated.

Analyzing Entity <MUX_RF_Instr> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "F:/LAB2/Register_File_RF/MUX_RF_Instr.vhd" line 46: Mux is complete : default of case is discarded
Entity <MUX_RF_Instr> analyzed. Unit <MUX_RF_Instr> generated.

Analyzing Entity <MUX_reg_file> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "F:/LAB2/Register_File_RF/MUX_reg_file.vhd" line 46: Mux is complete : default of case is discarded
Entity <MUX_reg_file> analyzed. Unit <MUX_reg_file> generated.

Analyzing Entity <Register_File_RF> in library <work> (Architecture <behavioral>).
Entity <Register_File_RF> analyzed. Unit <Register_File_RF> generated.

Analyzing Entity <Decoder_5_to_32> in library <work> (Architecture <behavioral>).
Entity <Decoder_5_to_32> analyzed. Unit <Decoder_5_to_32> generated.

Analyzing Entity <Register_32> in library <work> (Architecture <behavioral>).
Entity <Register_32> analyzed. Unit <Register_32> generated.

Analyzing Entity <Compare_Module> in library <work> (Architecture <behavioral>).
Entity <Compare_Module> analyzed. Unit <Compare_Module> generated.

Analyzing Entity <MUX_32_to_1> in library <work> (Architecture <behavioral>).
Entity <MUX_32_to_1> analyzed. Unit <MUX_32_to_1> generated.

Analyzing Entity <MUX_2_to_1> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "F:/LAB2/Register_File_RF/MUX_2_to_1.vhd" line 46: Mux is complete : default of case is discarded
Entity <MUX_2_to_1> analyzed. Unit <MUX_2_to_1> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Immed_Converter>.
    Related source file is "F:/LAB2/Register_File_RF/Immed_Converter.vhd".
WARNING:Xst:1780 - Signal <temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <Immed_Converter> synthesized.


Synthesizing Unit <MUX_RF_Instr>.
    Related source file is "F:/LAB2/Register_File_RF/MUX_RF_Instr.vhd".
Unit <MUX_RF_Instr> synthesized.


Synthesizing Unit <MUX_reg_file>.
    Related source file is "F:/LAB2/Register_File_RF/MUX_reg_file.vhd".
Unit <MUX_reg_file> synthesized.


Synthesizing Unit <Decoder_5_to_32>.
    Related source file is "F:/LAB2/Register_File_RF/Decoder_5_to_32.vhd".
    Found 32x32-bit ROM for signal <DecOut>.
    Summary:
	inferred   1 ROM(s).
Unit <Decoder_5_to_32> synthesized.


Synthesizing Unit <Register_32>.
    Related source file is "F:/LAB2/Register_File_RF/Register_32.vhd".
    Found 32-bit register for signal <Dout>.
    Found 32-bit register for signal <Qtemp>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <Register_32> synthesized.


Synthesizing Unit <Compare_Module>.
    Related source file is "F:/LAB2/Register_File_RF/Compare_Module.vhd".
    Found 5-bit comparator equal for signal <CMout$cmp_eq0000> created at line 44.
    Summary:
	inferred   1 Comparator(s).
Unit <Compare_Module> synthesized.


Synthesizing Unit <MUX_32_to_1>.
    Related source file is "F:/LAB2/Register_File_RF/MUX_32_to_1.vhd".
    Found 32-bit 32-to-1 multiplexer for signal <outMux1>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <MUX_32_to_1> synthesized.


Synthesizing Unit <MUX_2_to_1>.
    Related source file is "F:/LAB2/Register_File_RF/MUX_2_to_1.vhd".
Unit <MUX_2_to_1> synthesized.


Synthesizing Unit <Register_File_RF>.
    Related source file is "F:/LAB2/Register_File_RF/Register_File_RF.vhd".
WARNING:Xst:1780 - Signal <outR1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <decoderout<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Register_File_RF> synthesized.


Synthesizing Unit <DECSTAGE>.
    Related source file is "F:/LAB2/Register_File_RF/DECODE.vhd".
Unit <DECSTAGE> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Registers                                            : 64
 32-bit register                                       : 64
# Comparators                                          : 2
 5-bit comparator equal                                : 2
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <Qtemp_31> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_30> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_29> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_28> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_27> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_26> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_25> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_24> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_23> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_22> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_21> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_20> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_19> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_18> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_17> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_16> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_0> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_1> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_2> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_3> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_4> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_5> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_6> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_7> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_8> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_9> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_10> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_11> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_12> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_13> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_14> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Qtemp_15> has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_16> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_17> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_18> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_19> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_20> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_21> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_22> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_23> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_24> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_25> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_26> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_27> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_28> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_29> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_30> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_31> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_15> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_14> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_13> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_12> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_11> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_10> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_9> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_8> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_7> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_6> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_5> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_4> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_3> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_2> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_1> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout_0> (without init value) has a constant value of 0 in block <REG>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Registers                                            : 2048
 Flip-Flops                                            : 2048
# Comparators                                          : 2
 5-bit comparator equal                                : 2
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <DECSTAGE> ...

Optimizing unit <Register_32> ...

Optimizing unit <Register_File_RF> ...
WARNING:Xst:1293 - FF/Latch <RF/REG/Qtemp_0> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_1> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_2> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_3> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_4> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_5> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_6> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_7> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_8> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_9> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_10> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_11> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_12> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_13> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_14> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_15> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_16> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_17> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_18> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_19> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_20> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_21> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_22> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_23> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_24> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_25> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_26> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_27> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_28> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_29> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_30> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Qtemp_31> has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_0> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_1> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_2> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_3> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_4> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_5> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_6> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_7> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_8> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_9> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_10> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_11> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_12> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_13> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_14> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_15> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_16> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_17> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_18> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_19> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_20> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_21> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_22> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_23> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_24> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_25> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_26> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_27> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_28> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_29> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_30> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/REG/Dout_31> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DECSTAGE, actual ratio is 172.
Optimizing block <DECSTAGE> to meet ratio 100 (+ 5) of 960 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <DECSTAGE>, final ratio is 172.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1984
 Flip-Flops                                            : 1984

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : DECSTAGE.ngr
Top Level Output File Name         : DECSTAGE
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 196

Cell Usage :
# BELS                             : 3178
#      GND                         : 1
#      LUT2                        : 2
#      LUT3                        : 2116
#      LUT4                        : 95
#      MUXF5                       : 516
#      MUXF6                       : 256
#      MUXF7                       : 128
#      MUXF8                       : 64
# FlipFlops/Latches                : 1984
#      FD                          : 992
#      FDE                         : 992
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 195
#      IBUF                        : 99
#      OBUF                        : 96
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                     1657  out of    960   172% (*) 
 Number of Slice Flip Flops:           1984  out of   1920   103% (*) 
 Number of 4 input LUTs:               2213  out of   1920   115% (*) 
 Number of IOs:                         196
 Number of bonded IOBs:                 196  out of     83   236% (*) 
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 1984  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 1.781ns (Maximum Frequency: 561.482MHz)
   Minimum input arrival time before clock: 5.873ns
   Maximum output required time after clock: 7.853ns
   Maximum combinational path delay: 11.243ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 1.781ns (frequency: 561.482MHz)
  Total number of paths / destination ports: 992 / 992
-------------------------------------------------------------------------
Delay:               1.781ns (Levels of Logic = 1)
  Source:            RF/REG_generate[30].REGI/Qtemp_0 (FF)
  Destination:       RF/REG_generate[30].REGI/Dout_0 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: RF/REG_generate[30].REGI/Qtemp_0 to RF/REG_generate[30].REGI/Dout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.514   0.387  RF/REG_generate[30].REGI/Qtemp_0 (RF/REG_generate[30].REGI/Qtemp_0)
     LUT3:I2->O            1   0.612   0.000  RF/REG_generate[30].REGI/Dout_mux0001<0>1 (RF/REG_generate[30].REGI/Dout_mux0001<0>)
     FD:D                      0.268          RF/REG_generate[30].REGI/Dout_0
    ----------------------------------------
    Total                      1.781ns (1.394ns logic, 0.387ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 17856 / 2976
-------------------------------------------------------------------------
Offset:              5.873ns (Levels of Logic = 4)
  Source:            Instr<17> (PAD)
  Destination:       RF/REG_generate[30].REGI/Dout_0 (FF)
  Destination Clock: Clk rising

  Data Path: Instr<17> to RF/REG_generate[30].REGI/Dout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.106   0.945  Instr_17_IBUF (Instr_17_IBUF)
     LUT3:I0->O            4   0.612   0.568  RF/DEC/Mrom_DecOut2511 (RF/N01)
     LUT4:I1->O           64   0.612   1.150  RF/h_30_and00001 (RF/h<30>)
     LUT3:I1->O            1   0.612   0.000  RF/REG_generate[30].REGI/Dout_mux0001<9>1 (RF/REG_generate[30].REGI/Dout_mux0001<9>)
     FD:D                      0.268          RF/REG_generate[30].REGI/Dout_9
    ----------------------------------------
    Total                      5.873ns (3.210ns logic, 2.663ns route)
                                       (54.7% logic, 45.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 1984 / 64
-------------------------------------------------------------------------
Offset:              7.853ns (Levels of Logic = 7)
  Source:            RF/REG_generate[0].REGI/Dout_31 (FF)
  Destination:       RF_B<31> (PAD)
  Source Clock:      Clk rising

  Data Path: RF/REG_generate[0].REGI/Dout_31 to RF_B<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.532  RF/REG_generate[0].REGI/Dout_31 (RF/REG_generate[0].REGI/Dout_31)
     LUT4:I0->O            1   0.612   0.000  RF/MUX_BIG2/Mmux_outMux1_1024 (RF/MUX_BIG2/Mmux_outMux1_1024)
     MUXF5:I0->O           1   0.278   0.000  RF/MUX_BIG2/Mmux_outMux1_8_f5_23 (RF/MUX_BIG2/Mmux_outMux1_8_f524)
     MUXF6:I0->O           1   0.451   0.000  RF/MUX_BIG2/Mmux_outMux1_6_f6_23 (RF/MUX_BIG2/Mmux_outMux1_6_f624)
     MUXF7:I0->O           1   0.451   0.000  RF/MUX_BIG2/Mmux_outMux1_4_f7_23 (RF/MUX_BIG2/Mmux_outMux1_4_f724)
     MUXF8:I0->O           1   0.451   0.426  RF/MUX_BIG2/Mmux_outMux1_2_f8_23 (RF/OMUX2<31>)
     LUT3:I1->O            1   0.612   0.357  RF/Small_MUX2/output<31>1 (RF_B_31_OBUF)
     OBUF:I->O                 3.169          RF_B_31_OBUF (RF_B<31>)
    ----------------------------------------
    Total                      7.853ns (6.538ns logic, 1.315ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6004 / 96
-------------------------------------------------------------------------
Delay:               11.243ns (Levels of Logic = 6)
  Source:            RF_B_sel (PAD)
  Destination:       RF_B<31> (PAD)

  Data Path: RF_B_sel to RF_B<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            38   1.106   1.226  RF_B_sel_IBUF (RF_B_sel_IBUF)
     LUT3:I0->O          257   0.612   1.202  MUX_read/outMuxRF<1>1 (temp_MUX1<1>)
     LUT4:I1->O            1   0.612   0.509  RF/Com2/CMout_and000026 (RF/Com2/CMout_and000026)
     LUT3:I0->O           32   0.612   1.225  RF/Com2/CMout_and000082 (RF/check2)
     LUT3:I0->O            1   0.612   0.357  RF/Small_MUX2/output<9>1 (RF_B_9_OBUF)
     OBUF:I->O                 3.169          RF_B_9_OBUF (RF_B<9>)
    ----------------------------------------
    Total                     11.243ns (6.723ns logic, 4.520ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 19.91 secs
 
--> 

Total memory usage is 341776 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  153 (   0 filtered)
Number of infos    :    3 (   0 filtered)

