Running: xsim.dir/CombinationalLogic_VHDLCaptureExample_TB_behav/xsimk.exe -simmode gui -wdb CombinationalLogic_VHDLCaptureExample_TB_behav.wdb -simrunnum 0 -socket 53847
Design successfully loaded
Design Loading Memory Usage: 4924 KB (Peak: 4924 KB)
Design Loading CPU Usage: 0 ms
Simulation completed
Simulation Memory Usage: 5544 KB (Peak: 5544 KB)
Simulation CPU Usage: 124 ms
