INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'henrikhestnes' on host 'ubuntu' (Linux_x86_64 version 5.4.0-88-generic) on Mon Oct 04 15:15:39 PDT 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.3 LTS
INFO: [HLS 200-10] In directory '/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_best'
Sourcing Tcl script '/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_best/baseline/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project baseline 
INFO: [HLS 200-10] Opening project '/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_best/baseline'.
INFO: [HLS 200-1510] Running: set_top fir 
INFO: [HLS 200-1510] Running: add_files fir.h 
INFO: [HLS 200-10] Adding design file 'fir.h' to the project
INFO: [HLS 200-1510] Running: add_files fir.cpp 
INFO: [HLS 200-10] Adding design file 'fir.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb input.dat -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'input.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb out.gold.dat -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'out.gold.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb fir_test.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'fir_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_best/baseline/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.671 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.7 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.38 seconds; current allocated memory: 253.013 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.1 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.43 seconds; current allocated memory: 255.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 255.002 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 261.937 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 270.599 MB.
INFO: [HLS 200-489] Unrolling loop 'TDL' in function 'fir' completely with a factor of 127.
INFO: [HLS 200-489] Unrolling loop 'MAC' (fir.cpp:33) in function 'fir' completely with a factor of 127.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:17)...160 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 302.438 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 302.444 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 304.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 306.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_32_2_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 311.257 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.25 seconds; current allocated memory: 323.988 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 332.389 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 144.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.2 seconds. CPU system time: 0.77 seconds. Elapsed time: 15.34 seconds; current allocated memory: 332.374 MB.
INFO: [HLS 200-112] Total CPU user time: 18.7 seconds. Total CPU system time: 1.34 seconds. Total elapsed time: 17.85 seconds; peak allocated memory: 332.389 MB.
