{"Source Block": ["oh/src/elink/hdl/erx_io.v@363:385@HdlStmFor", "   //# IDDR SAMPLERS\n   //#############################  \n \n   //DATA\n   genvar        i;\n   generate for(i=0; i<8; i=i+1)\n     begin : gen_iddr           \n\t// Ultrascale doesn't have .SRTYPE(\"SYNC\")\n\tIDDRE1 #(.DDR_CLK_EDGE  (\"SAME_EDGE_PIPELINED\"))\n\tiddr_data (\n\t\t   .Q1 (rx_word_iddr[i]),\n\t\t   .Q2 (rx_word_iddr[i+8]),\n\t\t   .C  (rx_lclk_iddr),//rx_lclk_iddr\n\t\t   .CB  (~rx_lclk_iddr),\n\t\t   .D  (rxi_delay_out[i] ^ invert_pins),\n\t\t   .R  (1'b0)\n\t\t   );\n     end\n     endgenerate\n\n   //FRAME\n   IDDRE1 #(.DDR_CLK_EDGE  (\"SAME_EDGE_PIPELINED\"))\n\t// Ultrascale doesn't have .SRTYPE(\"SYNC\")\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[368, "   generate for(i=0; i<8; i=i+1)\n"], [369, "     begin : gen_iddr           \n"], [371, "\tIDDRE1 #(.DDR_CLK_EDGE  (\"SAME_EDGE_PIPELINED\"))\n"], [372, "\tiddr_data (\n"], [373, "\t\t   .Q1 (rx_word_iddr[i]),\n"], [374, "\t\t   .Q2 (rx_word_iddr[i+8]),\n"], [375, "\t\t   .C  (rx_lclk_iddr),//rx_lclk_iddr\n"], [376, "\t\t   .CB  (~rx_lclk_iddr),\n"], [377, "\t\t   .D  (rxi_delay_out[i] ^ invert_pins),\n"], [378, "\t\t   .R  (1'b0)\n"], [379, "\t\t   );\n"], [380, "     end\n"]], "Add": []}}