{"Source Block": ["hdl/library/axi_ad9963/axi_ad9963_rx.v@269:306@HdlStmIf", "    .up_rdata (up_rdata_s[2]),\n    .up_rack (up_rack_s[2]));\n\n  // adc delay control\n\n  generate if (IODELAY_ENABLE == 1) begin\n\n  up_delay_cntrl #(.DATA_WIDTH(13), .BASE_ADDRESS(6'h02)) i_delay_cntrl (\n    .delay_clk (delay_clk),\n    .delay_rst (delay_rst),\n    .delay_locked (delay_locked),\n    .up_dld (up_dld),\n    .up_dwdata (up_dwdata),\n    .up_drdata (up_drdata),\n    .up_rstn (up_rstn),\n    .up_clk (up_clk),\n    .up_wreq (up_wreq),\n    .up_waddr (up_waddr),\n    .up_wdata (up_wdata),\n    .up_wack (up_wack_s[3]),\n    .up_rreq (up_rreq),\n    .up_raddr (up_raddr),\n    .up_rdata (up_rdata_s[3]),\n    .up_rack (up_rack_s[3]));\n\n  end else begin\n    assign up_dld = 'h00;\n    assign up_dwdata = 'h00;\n    assign delay_rst = 1'b1;\n    assign up_wack_s[3] = 0;\n    assign up_rack_s[3] = 0;\n    assign up_rdata_s[3] = 'h00;\n  end\n  endgenerate\n\nendmodule\n\n// ***************************************************************************\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[276, "  up_delay_cntrl #(.DATA_WIDTH(13), .BASE_ADDRESS(6'h02)) i_delay_cntrl (\n"]], "Add": [[276, "  up_delay_cntrl #(\n"], [276, "    .DATA_WIDTH(13),\n"], [276, "    .BASE_ADDRESS(6'h02)\n"], [276, "  ) i_delay_cntrl (\n"]]}}