{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "05", "@timestamp": "2021-05-05T21:52:59.000059-04:00", "@year": "2021", "@month": "05"}, "ait:date-sort": {"@day": "01", "@year": "2011", "@month": "12"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "DETI/IEETA/HIPEAC"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336"}, {"@afid": "60024825"}]}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, {"affiliation": {"city-group": "Tallinn", "country": "Estonia", "@afid": "60068861", "@date-locked": "2021-02-26T13:33:05.522", "@country": "est", "organization": [{"$": "Computer Department"}, {"$": "University of Technology"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "@auid": "34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}], "citation-title": "Processing N-ary trees in hardware circuits", "abstracts": "The paper demonstrates that N-ary trees (N>2) can efficiently be used to model and process data in hardware. It is done through: 1) representation of data by N-ary trees; 2) compact coding of N-ary trees in memory; 3) common methods for data processing based on the model of a hierarchical finite state machine (HFSM). The proposed techniques have the following advantages: 1) similarity of processing N-ary trees with different characteristics such as the size of data M, the value N, and the depth d of trees; 2) fixed number of processing steps from the root to leaves for the given depth d; 3) the ease of reconfiguration (customization) of HFSM for different values of N, d, and M; 4) potential parallel processing of nodes' children. The results of experiments confirm effectiveness of the proposed techniques and their applicability for solving practical problems. \u00a9 2011 IEEE.", "correspondence": {"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "DETI/IEETA/HIPEAC"}, {"$": "University of Aveiro"}]}, "person": {"ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "Graph and tree search strategies", "@xml:lang": "eng"}, {"$": "Hierarchical finite state machine", "@xml:lang": "eng"}, {"$": "N-ary tree", "@xml:lang": "eng"}, {"$": "Special-purpose hardware", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Int. Symp. Integr. Circuits, ISIC", "@country": "usa", "issuetitle": "2011 International Symposium on Integrated Circuits, ISIC 2011", "volisspag": {"pagerange": {"@first": "262", "@last": "265"}}, "@type": "p", "publicationyear": {"@first": "2011"}, "isbn": {"$": "9781612848648", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings"}, "confevent": {"confname": "2011 International Symposium on Integrated Circuits, ISIC 2011", "confsponsors": {"confsponsor": "Lee Foundation and Agilent Technologies", "@complete": "y"}, "confcatnumber": "CFP1176B-CDR", "conflocation": {"city-group": "SingaporeSingapore", "@country": "sgp"}, "confcode": "88393", "confdate": {"enddate": {"@day": "14", "@year": "2011", "@month": "12"}, "startdate": {"@day": "12", "@year": "2011", "@month": "12"}}}}}, "sourcetitle": "2011 International Symposium on Integrated Circuits, ISIC 2011", "article-number": "6131946", "@srcid": "21100197752", "publicationdate": {"year": "2011", "date-text": {"@xfab-added": "true", "$": "2011"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1708"}, {"$": "2208"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "714.2", "classification-description": "Semiconductor Devices and Integrated Circuits"}, {"classification-code": "723.2", "classification-description": "Data Processing"}, {"classification-code": "921.4", "classification-description": "Combinatorial Mathematics, Includes Graph Theory, Set Theory"}]}, {"@type": "GEOCLASS", "classification": {"classification-code": "Related Topics"}}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "ENGI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2012 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "13", "@year": "2012", "@month": "02"}}, "itemidlist": {"itemid": [{"$": "364211691", "@idtype": "PUI"}, {"$": "20120714762002", "@idtype": "CPX"}, {"$": "84856731243", "@idtype": "SCP"}, {"$": "84856731243", "@idtype": "SGR"}], "ce:doi": "10.1109/ISICir.2011.6131946"}}, "tail": {"bibliography": {"@refcount": "7", "reference": [{"ref-fulltext": "F.M. Carrano, Data Abstraction and Problem Solving with C++, Addison Wesley, 2005.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "refd-itemidlist": {"itemid": {"$": "0003816436", "@idtype": "SGR"}}, "ref-text": "Addison Wesley", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "F.M.", "@_fa": "true", "ce:surname": "Carrano", "ce:indexed-name": "Carrano F.M."}]}, "ref-sourcetitle": "Data Abstraction and Problem Solving with C++"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Modeling, Design, and Implementation of a Priority Buffer for Embedded Systems\", Proc. 7th Asian Control Conference-ASCC'2009, Hong Kong, August 2009, pp. 9-14.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Modeling, design, and implementation of a priority buffer for embedded systems"}, "refd-itemidlist": {"itemid": {"$": "71449091187", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "9", "@last": "14"}}, "ref-text": "August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. 7th Asian Control Conference-ASCC'2009, Hong Kong"}}, {"ref-fulltext": "J.D. Davis, Z. Tan, F. Yu, and L. Zhang, \"A practical reconfigurable hardware accelerator for Boolean satisfiability solvers,\" Proc. 45th ACM/IEEE Design Automation Conf., Anaheim, CA, USA, June 2008, pp. 780-785.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "A practical reconfigurable hardware accelerator for Boolean satisfiability solvers"}, "refd-itemidlist": {"itemid": {"$": "51549097197", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "780", "@last": "785"}}, "ref-text": "Anaheim, CA, USA, June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.D.", "@_fa": "true", "ce:surname": "Davis", "ce:indexed-name": "Davis J.D."}, {"@seq": "2", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Tan", "ce:indexed-name": "Tan Z."}, {"@seq": "3", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Yu", "ce:indexed-name": "Yu F."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang L."}]}, "ref-sourcetitle": "Proc. 45th ACM/IEEE Design Automation Conf."}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, D. Mihhailov, and A. Sudnitson, \"Implementation in FPGA of Address-based Data Sorting\", Proceedings 21stInt. Conf. on Field Programmable Logic and Applications-FPL 2011, Crete, Greece, September 2011, pp. 405-410.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Implementation in FPGA of address-based data sorting"}, "refd-itemidlist": {"itemid": {"$": "80455168388", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "405", "@last": "410"}}, "ref-text": "Crete, Greece, September", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proceedings 21stInt. Conf. on Field Programmable Logic and Applications-FPL 2011"}}, {"ref-fulltext": "R. Mueller, Data Stream Processing on Embedded Devices, Ph.D. thesis, ETH, Zurich, 2010.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "refd-itemidlist": {"itemid": {"$": "80052793432", "@idtype": "SGR"}}, "ref-text": "Ph.D. thesis, ETH, Zurich", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}]}, "ref-sourcetitle": "Data Stream Processing on Embedded Devices"}}, {"ref-fulltext": "V. Sklyarov, \"Synthesis of Circuits and Systems from Hierarchical and Parallel Specifications\", Proc. 12th Biennial Baltic Electronics Conference, invited paper, Tallinn, October 2010, pp. 37-48.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Synthesis of circuits and systems from hierarchical and parallel specifications"}, "refd-itemidlist": {"itemid": {"$": "79951754988", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "37", "@last": "48"}}, "ref-text": "invited paper, Tallinn, October", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. 12th Biennial Baltic Electronics Conference"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, R. Oliveira, D. Mihhailov, and A. Sudnitson, \"Processing Tree-like Data Structures in Different Computing Platforms\", Proc. Int. Conf. on Informatics and Computer Applications-ICICA' 2011, Dubai, UAE, March 2011, pp. 112-116.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Processing tree-like data structures in different computing platforms"}, "refd-itemidlist": {"itemid": {"$": "84855953668", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "112", "@last": "116"}}, "ref-text": "Dubai, UAE, March", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Oliveira", "ce:indexed-name": "Oliveira R."}, {"@seq": "4", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. Int. Conf. on Informatics and Computer Applications-ICICA' 2011"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "p", "eid": "2-s2.0-84856731243", "dc:description": "The paper demonstrates that N-ary trees (N>2) can efficiently be used to model and process data in hardware. It is done through: 1) representation of data by N-ary trees; 2) compact coding of N-ary trees in memory; 3) common methods for data processing based on the model of a hierarchical finite state machine (HFSM). The proposed techniques have the following advantages: 1) similarity of processing N-ary trees with different characteristics such as the size of data M, the value N, and the depth d of trees; 2) fixed number of processing steps from the root to leaves for the given depth d; 3) the ease of reconfiguration (customization) of HFSM for different values of N, d, and M; 4) potential parallel processing of nodes' children. The results of experiments confirm effectiveness of the proposed techniques and their applicability for solving practical problems. \u00a9 2011 IEEE.", "prism:coverDate": "2011-12-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84856731243", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84856731243"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84856731243&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84856731243&origin=inward"}], "prism:isbn": "9781612848648", "prism:publicationName": "2011 International Symposium on Integrated Circuits, ISIC 2011", "source-id": "21100197752", "citedby-count": "0", "subtype": "cp", "prism:pageRange": "262-265", "dc:title": "Processing N-ary trees in hardware circuits", "prism:endingPage": "265", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/ISICir.2011.6131946", "prism:startingPage": "262", "article-number": "6131946", "dc:identifier": "SCOPUS_ID:84856731243"}, "idxterms": {"mainterm": [{"$": "Fixed numbers", "@weight": "a", "@candidate": "n"}, {"$": "Hardware circuits", "@weight": "a", "@candidate": "n"}, {"$": "Hierarchical finite state machines", "@weight": "a", "@candidate": "n"}, {"$": "N-ary tree", "@weight": "a", "@candidate": "n"}, {"$": "Parallel processing", "@weight": "a", "@candidate": "n"}, {"$": "Practical problems", "@weight": "a", "@candidate": "n"}, {"$": "Process data", "@weight": "a", "@candidate": "n"}, {"$": "Processing steps", "@weight": "a", "@candidate": "n"}, {"$": "Tree search", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Graph and tree search strategies"}, {"@_fa": "true", "$": "Hierarchical finite state machine"}, {"@_fa": "true", "$": "N-ary tree"}, {"@_fa": "true", "$": "Special-purpose hardware"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Hardware and Architecture", "@code": "1708", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "3", "ce:initials": "D.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Mihhailov", "@auid": "34880539500", "author-url": "https://api.elsevier.com/content/author/author_id/34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}