-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus Prime License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

-- DATE "12/05/2018 16:03:01"

-- 
-- Device: Altera 10M50DAF484C7G Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	calculadora IS
    PORT (
	clock_50 : IN std_logic;
	reset_n : IN std_logic;
	fila : IN std_logic_vector(3 DOWNTO 0);
	columna : OUT std_logic_vector(3 DOWNTO 0);
	display5 : OUT std_logic_vector(6 DOWNTO 0);
	display4 : OUT std_logic_vector(6 DOWNTO 0);
	display3 : OUT std_logic_vector(6 DOWNTO 0);
	display2 : OUT std_logic_vector(6 DOWNTO 0);
	display1 : OUT std_logic_vector(6 DOWNTO 0);
	display0 : OUT std_logic_vector(6 DOWNTO 0);
	VGA_HS : OUT std_logic;
	VGA_VS : OUT std_logic;
	VGA_R : OUT std_logic_vector(3 DOWNTO 0);
	VGA_G : OUT std_logic_vector(3 DOWNTO 0);
	VGA_B : OUT std_logic_vector(3 DOWNTO 0)
	);
END calculadora;

-- Design Ports Information
-- columna[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- columna[1]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- columna[2]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- columna[3]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display5[0]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display5[1]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display5[2]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display5[3]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display5[4]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display5[5]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display5[6]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display4[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display4[1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display4[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display4[3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display4[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display4[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display4[6]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display3[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display3[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display3[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display3[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display3[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_HS	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_VS	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[0]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[1]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[2]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[3]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[0]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[1]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[2]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[3]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[0]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[1]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[2]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[3]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock_50	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset_n	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fila[2]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fila[0]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fila[3]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fila[1]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF calculadora IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clock_50 : std_logic;
SIGNAL ww_reset_n : std_logic;
SIGNAL ww_fila : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_columna : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_display5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_display4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_display3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_display2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_display1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_display0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_VGA_R : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(3 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bintobcd|st_reg.st12~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clock_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \columna[0]~output_o\ : std_logic;
SIGNAL \columna[1]~output_o\ : std_logic;
SIGNAL \columna[2]~output_o\ : std_logic;
SIGNAL \columna[3]~output_o\ : std_logic;
SIGNAL \display5[0]~output_o\ : std_logic;
SIGNAL \display5[1]~output_o\ : std_logic;
SIGNAL \display5[2]~output_o\ : std_logic;
SIGNAL \display5[3]~output_o\ : std_logic;
SIGNAL \display5[4]~output_o\ : std_logic;
SIGNAL \display5[5]~output_o\ : std_logic;
SIGNAL \display5[6]~output_o\ : std_logic;
SIGNAL \display4[0]~output_o\ : std_logic;
SIGNAL \display4[1]~output_o\ : std_logic;
SIGNAL \display4[2]~output_o\ : std_logic;
SIGNAL \display4[3]~output_o\ : std_logic;
SIGNAL \display4[4]~output_o\ : std_logic;
SIGNAL \display4[5]~output_o\ : std_logic;
SIGNAL \display4[6]~output_o\ : std_logic;
SIGNAL \display3[0]~output_o\ : std_logic;
SIGNAL \display3[1]~output_o\ : std_logic;
SIGNAL \display3[2]~output_o\ : std_logic;
SIGNAL \display3[3]~output_o\ : std_logic;
SIGNAL \display3[4]~output_o\ : std_logic;
SIGNAL \display3[5]~output_o\ : std_logic;
SIGNAL \display3[6]~output_o\ : std_logic;
SIGNAL \display2[0]~output_o\ : std_logic;
SIGNAL \display2[1]~output_o\ : std_logic;
SIGNAL \display2[2]~output_o\ : std_logic;
SIGNAL \display2[3]~output_o\ : std_logic;
SIGNAL \display2[4]~output_o\ : std_logic;
SIGNAL \display2[5]~output_o\ : std_logic;
SIGNAL \display2[6]~output_o\ : std_logic;
SIGNAL \display1[0]~output_o\ : std_logic;
SIGNAL \display1[1]~output_o\ : std_logic;
SIGNAL \display1[2]~output_o\ : std_logic;
SIGNAL \display1[3]~output_o\ : std_logic;
SIGNAL \display1[4]~output_o\ : std_logic;
SIGNAL \display1[5]~output_o\ : std_logic;
SIGNAL \display1[6]~output_o\ : std_logic;
SIGNAL \display0[0]~output_o\ : std_logic;
SIGNAL \display0[1]~output_o\ : std_logic;
SIGNAL \display0[2]~output_o\ : std_logic;
SIGNAL \display0[3]~output_o\ : std_logic;
SIGNAL \display0[4]~output_o\ : std_logic;
SIGNAL \display0[5]~output_o\ : std_logic;
SIGNAL \display0[6]~output_o\ : std_logic;
SIGNAL \VGA_HS~output_o\ : std_logic;
SIGNAL \VGA_VS~output_o\ : std_logic;
SIGNAL \VGA_R[0]~output_o\ : std_logic;
SIGNAL \VGA_R[1]~output_o\ : std_logic;
SIGNAL \VGA_R[2]~output_o\ : std_logic;
SIGNAL \VGA_R[3]~output_o\ : std_logic;
SIGNAL \VGA_G[0]~output_o\ : std_logic;
SIGNAL \VGA_G[1]~output_o\ : std_logic;
SIGNAL \VGA_G[2]~output_o\ : std_logic;
SIGNAL \VGA_G[3]~output_o\ : std_logic;
SIGNAL \VGA_B[0]~output_o\ : std_logic;
SIGNAL \VGA_B[1]~output_o\ : std_logic;
SIGNAL \VGA_B[2]~output_o\ : std_logic;
SIGNAL \VGA_B[3]~output_o\ : std_logic;
SIGNAL \clock_50~input_o\ : std_logic;
SIGNAL \clock_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \tec_calc|q_reg_c[0]~1_combout\ : std_logic;
SIGNAL \reset_n~input_o\ : std_logic;
SIGNAL \bintobcd|stage0|q_reg[0]~0_combout\ : std_logic;
SIGNAL \tec_calc|q_reg_DF[1]~3_combout\ : std_logic;
SIGNAL \tec_calc|q_reg_DF[2]~2_combout\ : std_logic;
SIGNAL \tec_calc|q_reg_DF[3]~1_combout\ : std_logic;
SIGNAL \tec_calc|Equal0~0_combout\ : std_logic;
SIGNAL \tec_calc|q_reg_DF[4]~0_combout\ : std_logic;
SIGNAL \tec_calc|q_next_DF[5]~4_combout\ : std_logic;
SIGNAL \tec_calc|q_reg_DF[10]~11_combout\ : std_logic;
SIGNAL \tec_calc|q_reg_DF[12]~10_combout\ : std_logic;
SIGNAL \tec_calc|u|gen1:12:stage0|cout~0_combout\ : std_logic;
SIGNAL \tec_calc|q_reg_DF[13]~9_combout\ : std_logic;
SIGNAL \tec_calc|q_next_DF[14]~7_combout\ : std_logic;
SIGNAL \tec_calc|q_reg_DF[15]~8_combout\ : std_logic;
SIGNAL \tec_calc|u|gen1:15:stage0|cout~0_combout\ : std_logic;
SIGNAL \tec_calc|Equal0~1_combout\ : std_logic;
SIGNAL \tec_calc|q_reg_DF[16]~7_combout\ : std_logic;
SIGNAL \tec_calc|q_reg_DF[17]~6_combout\ : std_logic;
SIGNAL \tec_calc|u|gen1:18:stage0|s~combout\ : std_logic;
SIGNAL \tec_calc|q_next_DF[18]~11_combout\ : std_logic;
SIGNAL \tec_calc|u|gen1:18:stage0|cout~0_combout\ : std_logic;
SIGNAL \tec_calc|q_next_DF[19]~6_combout\ : std_logic;
SIGNAL \tec_calc|q_reg_DF[20]~5_combout\ : std_logic;
SIGNAL \tec_calc|q_reg_DF[21]~4_combout\ : std_logic;
SIGNAL \tec_calc|u|gen1:21:stage0|cout~0_combout\ : std_logic;
SIGNAL \tec_calc|q_next_DF[22]~5_combout\ : std_logic;
SIGNAL \tec_calc|Equal0~2_combout\ : std_logic;
SIGNAL \tec_calc|q_next_DF[6]~10_combout\ : std_logic;
SIGNAL \tec_calc|u|gen1:6:stage0|cout~0_combout\ : std_logic;
SIGNAL \tec_calc|q_reg_DF[7]~12_combout\ : std_logic;
SIGNAL \tec_calc|q_next_DF[8]~9_combout\ : std_logic;
SIGNAL \tec_calc|u|gen1:9:stage0|s~combout\ : std_logic;
SIGNAL \tec_calc|q_next_DF[9]~12_combout\ : std_logic;
SIGNAL \tec_calc|u|gen1:9:stage0|cout~0_combout\ : std_logic;
SIGNAL \tec_calc|q_next_DF[11]~8_combout\ : std_logic;
SIGNAL \tec_calc|Equal0~4_combout\ : std_logic;
SIGNAL \tec_calc|Equal0~5_combout\ : std_logic;
SIGNAL \tec_calc|Equal0~3_combout\ : std_logic;
SIGNAL \tec_calc|Equal0~6_combout\ : std_logic;
SIGNAL \tec_calc|Equal0~7_combout\ : std_logic;
SIGNAL \tec_calc|clk_o~q\ : std_logic;
SIGNAL \tec_calc|q_reg_c[1]~0_combout\ : std_logic;
SIGNAL \tec_calc|Equal7~0_combout\ : std_logic;
SIGNAL \tec_calc|Equal6~0_combout\ : std_logic;
SIGNAL \tec_calc|Equal6~1_combout\ : std_logic;
SIGNAL \tec_calc|columna[3]~0_combout\ : std_logic;
SIGNAL \fila[1]~input_o\ : std_logic;
SIGNAL \tec_calc|data_nosync[1]~3_combout\ : std_logic;
SIGNAL \tec_calc|data_sync[1]~feeder_combout\ : std_logic;
SIGNAL \fila[3]~input_o\ : std_logic;
SIGNAL \tec_calc|data_nosync[3]~2_combout\ : std_logic;
SIGNAL \tec_calc|data_sync[3]~feeder_combout\ : std_logic;
SIGNAL \fila[0]~input_o\ : std_logic;
SIGNAL \tec_calc|data_nosync[0]~1_combout\ : std_logic;
SIGNAL \tec_calc|data_sync[0]~feeder_combout\ : std_logic;
SIGNAL \fila[2]~input_o\ : std_logic;
SIGNAL \tec_calc|data_nosync[2]~0_combout\ : std_logic;
SIGNAL \tec_calc|fila_bin[0]~0_combout\ : std_logic;
SIGNAL \tec_calc|fila_bin[1]~1_combout\ : std_logic;
SIGNAL \tec_calc|Mux3~0_combout\ : std_logic;
SIGNAL \tec_calc|z~0_combout\ : std_logic;
SIGNAL \fsm_calcu|valor_reg[0]~feeder_combout\ : std_logic;
SIGNAL \bintobcd|stage0|stage0|gen1:1:stage0|s~combout\ : std_logic;
SIGNAL \bintobcd|stage0|stage0|gen1:2:stage0|s~combout\ : std_logic;
SIGNAL \bintobcd|stage0|stage0|gen1:3:stage0|s~combout\ : std_logic;
SIGNAL \bintobcd|stage0|Equal0~0_combout\ : std_logic;
SIGNAL \bintobcd|stage0|stage0|gen1:4:stage0|s~combout\ : std_logic;
SIGNAL \bintobcd|stage0|stage0|gen1:5:stage0|s~combout\ : std_logic;
SIGNAL \bintobcd|stage0|stage0|gen1:6:stage0|s~combout\ : std_logic;
SIGNAL \bintobcd|stage0|Equal0~6_combout\ : std_logic;
SIGNAL \bintobcd|stage0|stage0|gen1:7:stage0|s~combout\ : std_logic;
SIGNAL \bintobcd|stage0|stage0|gen1:7:stage0|cout~0_combout\ : std_logic;
SIGNAL \bintobcd|stage0|stage0|gen1:8:stage0|s~combout\ : std_logic;
SIGNAL \bintobcd|stage0|stage0|gen1:9:stage0|s~combout\ : std_logic;
SIGNAL \bintobcd|stage0|stage0|gen1:10:stage0|s~combout\ : std_logic;
SIGNAL \bintobcd|stage0|Equal0~4_combout\ : std_logic;
SIGNAL \bintobcd|stage0|stage0|gen1:10:stage0|cout~0_combout\ : std_logic;
SIGNAL \bintobcd|stage0|stage0|gen1:11:stage0|s~combout\ : std_logic;
SIGNAL \bintobcd|stage0|stage0|gen1:12:stage0|s~combout\ : std_logic;
SIGNAL \bintobcd|stage0|stage0|gen1:13:stage0|s~combout\ : std_logic;
SIGNAL \bintobcd|stage0|stage0|gen1:13:stage0|cout~0_combout\ : std_logic;
SIGNAL \bintobcd|stage0|stage0|gen1:14:stage0|s~combout\ : std_logic;
SIGNAL \bintobcd|stage0|stage0|gen1:15:stage0|s~combout\ : std_logic;
SIGNAL \bintobcd|stage0|stage0|gen1:16:stage0|s~combout\ : std_logic;
SIGNAL \bintobcd|stage0|stage0|gen1:16:stage0|cout~0_combout\ : std_logic;
SIGNAL \bintobcd|stage0|stage0|gen1:17:stage0|s~combout\ : std_logic;
SIGNAL \bintobcd|stage0|stage0|gen1:18:stage0|s~combout\ : std_logic;
SIGNAL \bintobcd|stage0|Equal0~1_combout\ : std_logic;
SIGNAL \bintobcd|stage0|Equal0~2_combout\ : std_logic;
SIGNAL \bintobcd|stage0|Equal0~3_combout\ : std_logic;
SIGNAL \bintobcd|stage0|Equal0~5_combout\ : std_logic;
SIGNAL \tec_calc|Mux0~0_combout\ : std_logic;
SIGNAL \fsm_calcu|valor_reg[3]~feeder_combout\ : std_logic;
SIGNAL \tec_calc|Mux1~0_combout\ : std_logic;
SIGNAL \tec_calc|Mux2~0_combout\ : std_logic;
SIGNAL \fsm_calcu|valor_reg[1]~feeder_combout\ : std_logic;
SIGNAL \fsm_calcu|eq_op~0_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg~37_combout\ : std_logic;
SIGNAL \fsm_calcu|valido_reg~q\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg~23_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg~38_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg.st_w_op~q\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg~41_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg~42_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg.st_op~q\ : std_logic;
SIGNAL \fsm_calcu|Equal0~0_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg~35_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg~36_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg.st_w_b~q\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg~31_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg~30_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg~32_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg.st_eop~q\ : std_logic;
SIGNAL \controlador|state_reg~61_combout\ : std_logic;
SIGNAL \controlador|state_reg~62_combout\ : std_logic;
SIGNAL \controlador|state_reg.st1~q\ : std_logic;
SIGNAL \controlador|state_reg~46_combout\ : std_logic;
SIGNAL \controlador|state_reg~58_combout\ : std_logic;
SIGNAL \controlador|state_reg~59_combout\ : std_logic;
SIGNAL \controlador|state_reg.st15~q\ : std_logic;
SIGNAL \controlador|state_reg~49_combout\ : std_logic;
SIGNAL \controlador|state_reg~50_combout\ : std_logic;
SIGNAL \controlador|state_reg.st16~q\ : std_logic;
SIGNAL \controlador|state_reg~47_combout\ : std_logic;
SIGNAL \controlador|state_reg~48_combout\ : std_logic;
SIGNAL \controlador|state_reg.st0~q\ : std_logic;
SIGNAL \controlador|state_reg.st0~9_combout\ : std_logic;
SIGNAL \controlador|state_reg~40_combout\ : std_logic;
SIGNAL \controlador|state_reg~71_combout\ : std_logic;
SIGNAL \controlador|state_reg~72_combout\ : std_logic;
SIGNAL \controlador|state_reg.st5~q\ : std_logic;
SIGNAL \divisor|st_reg~20_combout\ : std_logic;
SIGNAL \divisor|st_reg~18_combout\ : std_logic;
SIGNAL \divisor|st_reg~19_combout\ : std_logic;
SIGNAL \divisor|st_reg.st5~q\ : std_logic;
SIGNAL \divisor|st_reg~21_combout\ : std_logic;
SIGNAL \divisor|st_reg.st0~q\ : std_logic;
SIGNAL \divisor|st_reg~24_combout\ : std_logic;
SIGNAL \divisor|st_reg~25_combout\ : std_logic;
SIGNAL \divisor|st_reg.st1~q\ : std_logic;
SIGNAL \divisor|st_reg~26_combout\ : std_logic;
SIGNAL \divisor|st_reg.st2~q\ : std_logic;
SIGNAL \fsm_calcu|A_reg[1]~feeder_combout\ : std_logic;
SIGNAL \fsm_calcu|A_reg[0]~feeder_combout\ : std_logic;
SIGNAL \fsm_calcu|A_reg[3]~feeder_combout\ : std_logic;
SIGNAL \fsm_calcu|A_reg[2]~feeder_combout\ : std_logic;
SIGNAL \reg_desp_A|stage4|q_reg[2]~feeder_combout\ : std_logic;
SIGNAL \reg_desp_A|stage0|q_reg[3]~0_combout\ : std_logic;
SIGNAL \reg_desp_A|stage0|q_reg[3]~1_combout\ : std_logic;
SIGNAL \bcd_A|stage2|gen1:5:stage0|cout~2_combout\ : std_logic;
SIGNAL \bcd_A|stage2|gen1:4:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_A|stage2|gen1:5:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage3|gen1:2:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage3|gen1:3:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage2|gen1:3:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage3|gen1:6:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage2|gen1:4:stage0|cout~2_combout\ : std_logic;
SIGNAL \bcd_A|stage3|gen1:5:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:6:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_A|stage3|gen1:4:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage3|gen1:3:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage3|gen1:4:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage3|gen1:2:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage3|gen1:3:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_A|stage3|gen1:1:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage4|gen1:2:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage4|gen1:3:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage4|gen1:4:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage4|gen1:5:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage4|gen1:6:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage4|gen1:7:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage4|gen1:8:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage4|gen1:9:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage2|gen1:3:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage4|gen1:5:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage4|gen1:4:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage3|gen1:2:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage5|gen1:1:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage5|gen1:2:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage5|gen1:3:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:8:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage5|gen1:4:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage5|gen1:5:stage0|cout~2_combout\ : std_logic;
SIGNAL \bcd_A|stage5|gen1:6:stage0|cout~2_combout\ : std_logic;
SIGNAL \bcd_A|stage4|gen1:7:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:9:stage0|s~8_combout\ : std_logic;
SIGNAL \bcd_A|stage4|gen1:6:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage4|gen1:6:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_A|stage4|gen1:8:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage5|gen1:9:stage0|cout~4_combout\ : std_logic;
SIGNAL \bcd_A|stage5|gen1:8:stage0|cout~2_combout\ : std_logic;
SIGNAL \bcd_A|stage5|gen1:8:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage5|gen1:7:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage5|gen1:6:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage5|gen1:7:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage5|gen1:5:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage4|gen1:3:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage5|gen1:4:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage4|gen1:5:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_A|stage5|gen1:3:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage4|gen1:4:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_A|stage8|gen1:3:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage5|gen1:1:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage5|gen1:3:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:2:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:3:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:4:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:5:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:6:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:7:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:8:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:9:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:10:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:11:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage4|gen1:6:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:7:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:7:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:6:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:5:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_A|stage5|gen1:2:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage8|gen1:6:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage7|gen1:1:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage7|gen1:2:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage7|gen1:3:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage7|gen1:4:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:4:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage7|gen1:5:stage0|cout~2_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:5:stage0|s~3_combout\ : std_logic;
SIGNAL \bcd_A|stage7|gen1:6:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:6:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_A|stage7|gen1:7:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage7|gen1:8:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:8:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:8:stage0|s~3_combout\ : std_logic;
SIGNAL \bcd_A|stage7|gen1:9:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:9:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:9:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:11:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:10:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:10:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_A|stage7|gen1:12:stage0|cout~2_combout\ : std_logic;
SIGNAL \bcd_A|stage7|gen1:13:stage0|cout~2_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:12:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:11:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage7|gen1:11:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:12:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage7|gen1:11:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage7|gen1:10:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage7|gen1:10:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage7|gen1:9:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage7|gen1:8:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage7|gen1:7:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:8:stage0|s~4_combout\ : std_logic;
SIGNAL \bcd_A|stage7|gen1:6:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:7:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:6:stage0|s~3_combout\ : std_logic;
SIGNAL \bcd_A|stage7|gen1:5:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage7|gen1:4:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:5:stage0|s~4_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:4:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_A|stage7|gen1:3:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage7|gen1:3:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage7|gen1:2:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage7|gen1:1:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage8|gen1:2:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage8|gen1:3:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:3:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_A|stage8|gen1:4:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage8|gen1:5:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage8|gen1:6:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage8|gen1:7:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage8|gen1:8:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage8|gen1:9:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage8|gen1:10:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage8|gen1:11:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage8|gen1:12:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage8|gen1:13:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage8|gen1:14:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:9:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:9:stage0|s~3_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:11:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:11:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:9:stage0|s~4_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:9:stage0|s~5_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:9:stage0|s~6_combout\ : std_logic;
SIGNAL \bcd_A|stage8|gen1:6:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:6:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:6:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:1:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:2:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:3:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage8|gen1:3:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_A|stage8|gen1:4:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:3:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage8|gen1:4:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:5:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:6:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:7:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:8:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:8:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:8:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:8:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:8:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:10:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:10:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:11:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage8|gen1:11:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage8|gen1:11:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_A|stage5|gen1:10:stage0|cout~2_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:13:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:13:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:10:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_A|stage8|gen1:13:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage8|gen1:13:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:14:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage6|gen1:13:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage7|gen1:14:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:16:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_A|stage8|gen1:14:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage8|gen1:14:stage0|cout~1_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:16:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:16:stage0|s~combout\ : std_logic;
SIGNAL \reg_desp_B|stage4|q_reg[2]~feeder_combout\ : std_logic;
SIGNAL \reg_desp_B|stage4|q_reg[3]~feeder_combout\ : std_logic;
SIGNAL \reg_desp_B|stage4|q_reg[1]~feeder_combout\ : std_logic;
SIGNAL \reg_desp_B|stage0|q_reg[3]~0_combout\ : std_logic;
SIGNAL \reg_desp_B|stage0|q_reg[3]~1_combout\ : std_logic;
SIGNAL \bcd_B|stage2|gen1:5:stage0|cout~2_combout\ : std_logic;
SIGNAL \bcd_B|stage2|gen1:4:stage0|cout~2_combout\ : std_logic;
SIGNAL \bcd_B|stage3|gen1:2:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage3|gen1:3:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage2|gen1:4:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_B|stage3|gen1:5:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:10:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_B|stage2|gen1:5:stage0|s~combout\ : std_logic;
SIGNAL \bcd_B|stage3|gen1:4:stage0|s~combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:4:stage0|s~6_combout\ : std_logic;
SIGNAL \bcd_B|stage3|gen1:2:stage0|s~combout\ : std_logic;
SIGNAL \bcd_B|stage3|gen1:3:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_B|stage3|gen1:1:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_B|stage4|gen1:2:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage4|gen1:3:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage4|gen1:4:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage3|gen1:4:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage4|gen1:5:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage4|gen1:6:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage4|gen1:7:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage4|gen1:8:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage4|gen1:9:stage0|s~combout\ : std_logic;
SIGNAL \bcd_B|stage4|gen1:8:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_B|stage2|gen1:3:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage4|gen1:5:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_B|stage4|gen1:5:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_B|stage4|gen1:5:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_B|stage4|gen1:4:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_B|stage4|gen1:6:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_B|stage5|gen1:7:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage5|gen1:1:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage5|gen1:2:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage5|gen1:3:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:8:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_B|stage4|gen1:3:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_B|stage3|gen1:2:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_B|stage5|gen1:5:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage5|gen1:5:stage0|cout~1_combout\ : std_logic;
SIGNAL \bcd_B|stage5|gen1:7:stage0|cout~1_combout\ : std_logic;
SIGNAL \bcd_B|stage4|gen1:7:stage0|s~combout\ : std_logic;
SIGNAL \bcd_B|stage5|gen1:8:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage5|gen1:8:stage0|s~combout\ : std_logic;
SIGNAL \bcd_B|stage5|gen1:9:stage0|cout~4_combout\ : std_logic;
SIGNAL \bcd_B|stage4|gen1:6:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_B|stage4|gen1:4:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_B|stage5|gen1:6:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage5|gen1:4:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage5|gen1:6:stage0|cout~1_combout\ : std_logic;
SIGNAL \bcd_B|stage5|gen1:7:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_B|stage5|gen1:6:stage0|s~combout\ : std_logic;
SIGNAL \bcd_B|stage5|gen1:5:stage0|s~combout\ : std_logic;
SIGNAL \bcd_B|stage5|gen1:4:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_B|stage5|gen1:3:stage0|s~combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:3:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_B|stage5|gen1:1:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:2:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage5|gen1:3:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:3:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:4:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:5:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:6:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:7:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:8:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:9:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:10:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:11:stage0|s~combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:11:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:12:stage0|s~combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:10:stage0|s~4_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:8:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:11:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:9:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:9:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:9:stage0|s~3_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:6:stage0|s~0_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:10:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:5:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:1:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:2:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:3:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:3:stage0|s~5_combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:4:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:4:stage0|s~5_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:4:stage0|s~4_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:5:stage0|s~3_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:5:stage0|s~4_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:5:stage0|s~5_combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:6:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:7:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage4|gen1:4:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:7:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:7:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:8:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:9:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:11:stage0|cout~1_combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:13:stage0|cout~4_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:11:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:12:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:10:stage0|s~3_combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:11:stage0|s~combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:12:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:10:stage0|s~combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:9:stage0|s~combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:10:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:9:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:10:stage0|cout~1_combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:10:stage0|cout~2_combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:8:stage0|s~combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:8:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:8:stage0|s~3_combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:7:stage0|s~combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:6:stage0|s~combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:7:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:6:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:7:stage0|cout~1_combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:5:stage0|cout~3_combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:5:stage0|cout~2_combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:4:stage0|s~combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:5:stage0|s~7_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:5:stage0|s~6_combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:3:stage0|s~combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:2:stage0|s~combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:3:stage0|s~3_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:3:stage0|s~4_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:2:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:1:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:3:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_B|stage7|gen1:3:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:3:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:4:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:5:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:6:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:7:stage0|cout~2_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:8:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:9:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:10:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:11:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:12:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:13:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:14:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:13:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:13:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:13:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_B|stage5|gen1:10:stage0|cout~4_combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:13:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:13:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:11:stage0|s~0_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:10:stage0|s~1_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:10:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:7:stage0|s~0_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:9:stage0|s~0_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:11:stage0|s~4_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:11:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:6:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:6:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:3:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:3:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:1:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:2:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:3:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:6:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:6:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:4:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_B|stage6|gen1:3:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:4:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:6:stage0|cout~0_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:8:stage0|s~0_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:8:stage0|s~1_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:8:stage0|s~2_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:8:stage0|s~3_combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:8:stage0|cout~0_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:9:stage0|s~1_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:9:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:9:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:11:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:13:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:15:stage0|s~combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:14:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:13:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:13:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:12:stage0|s~combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:12:stage0|s~combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:9:stage0|s~3_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:11:stage0|s~3_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:9:stage0|s~4_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:9:stage0|s~7_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:8:stage0|s~4_combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:5:stage0|cout~2_combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:7:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:5:stage0|s~combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:5:stage0|s~combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:4:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:3:stage0|s~combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:3:stage0|s~combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:1:stage0|s~0_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:0:stage0|s~0_combout\ : std_logic;
SIGNAL \divisor|R[16]~0_combout\ : std_logic;
SIGNAL \divisor|R[16]~1_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:1:stage0|s~combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:1:stage0|s~0_combout\ : std_logic;
SIGNAL \divisor|R_next1[1]~30_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:1:stage0|cout~combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:2:stage0|s~combout\ : std_logic;
SIGNAL \divisor|R_next1[2]~28_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:2:stage0|s~combout\ : std_logic;
SIGNAL \divisor|R_next1[2]~29_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:2:stage0|cout~combout\ : std_logic;
SIGNAL \divisor|R_next1[3]~26_combout\ : std_logic;
SIGNAL \divisor|R_next1[3]~27_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:3:stage0|cout~combout\ : std_logic;
SIGNAL \divisor|R_next1[4]~24_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:4:stage0|s~combout\ : std_logic;
SIGNAL \divisor|R_next1[4]~25_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:4:stage0|cout~combout\ : std_logic;
SIGNAL \divisor|R_next1[5]~22_combout\ : std_logic;
SIGNAL \divisor|R_next1[5]~23_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:5:stage0|cout~combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:6:stage0|s~2_combout\ : std_logic;
SIGNAL \divisor|R_next1[6]~20_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:6:stage0|s~2_combout\ : std_logic;
SIGNAL \divisor|R_next1[6]~21_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:6:stage0|cout~combout\ : std_logic;
SIGNAL \divisor|R_next1[7]~18_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:7:stage0|s~combout\ : std_logic;
SIGNAL \divisor|R_next1[7]~19_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:7:stage0|cout~combout\ : std_logic;
SIGNAL \divisor|R_next1[8]~16_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:8:stage0|s~3_combout\ : std_logic;
SIGNAL \divisor|R_next1[8]~17_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:8:stage0|cout~combout\ : std_logic;
SIGNAL \divisor|R_next1[9]~14_combout\ : std_logic;
SIGNAL \divisor|R_next1[9]~15_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:9:stage0|cout~combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:10:stage0|s~3_combout\ : std_logic;
SIGNAL \divisor|R_next1[10]~12_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:10:stage0|s~2_combout\ : std_logic;
SIGNAL \divisor|R_next1[10]~13_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:10:stage0|cout~combout\ : std_logic;
SIGNAL \divisor|R_next1[11]~10_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:11:stage0|s~2_combout\ : std_logic;
SIGNAL \divisor|R_next1[11]~11_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:11:stage0|cout~combout\ : std_logic;
SIGNAL \divisor|R_next1[12]~8_combout\ : std_logic;
SIGNAL \divisor|R_next1[12]~9_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:12:stage0|cout~combout\ : std_logic;
SIGNAL \divisor|R_next1[13]~6_combout\ : std_logic;
SIGNAL \divisor|R_next1[13]~7_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:13:stage0|cout~combout\ : std_logic;
SIGNAL \divisor|R_next1[14]~4_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:14:stage0|s~combout\ : std_logic;
SIGNAL \divisor|R_next1[14]~5_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:14:stage0|cout~combout\ : std_logic;
SIGNAL \divisor|R_next1[15]~2_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:13:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_A|stage9|gen1:15:stage0|s~combout\ : std_logic;
SIGNAL \divisor|R_next1[15]~3_combout\ : std_logic;
SIGNAL \divisor|U_temp1|gen1:15:stage0|cout~combout\ : std_logic;
SIGNAL \divisor|R_next1[16]~0_combout\ : std_logic;
SIGNAL \divisor|R_next1[16]~1_combout\ : std_logic;
SIGNAL \divisor|LessThan0~1_cout\ : std_logic;
SIGNAL \divisor|LessThan0~3_cout\ : std_logic;
SIGNAL \divisor|LessThan0~5_cout\ : std_logic;
SIGNAL \divisor|LessThan0~7_cout\ : std_logic;
SIGNAL \divisor|LessThan0~9_cout\ : std_logic;
SIGNAL \divisor|LessThan0~11_cout\ : std_logic;
SIGNAL \divisor|LessThan0~13_cout\ : std_logic;
SIGNAL \divisor|LessThan0~15_cout\ : std_logic;
SIGNAL \divisor|LessThan0~17_cout\ : std_logic;
SIGNAL \divisor|LessThan0~19_cout\ : std_logic;
SIGNAL \divisor|LessThan0~21_cout\ : std_logic;
SIGNAL \divisor|LessThan0~23_cout\ : std_logic;
SIGNAL \divisor|LessThan0~25_cout\ : std_logic;
SIGNAL \divisor|LessThan0~27_cout\ : std_logic;
SIGNAL \divisor|LessThan0~29_cout\ : std_logic;
SIGNAL \divisor|LessThan0~31_cout\ : std_logic;
SIGNAL \divisor|LessThan0~32_combout\ : std_logic;
SIGNAL \divisor|st_reg~22_combout\ : std_logic;
SIGNAL \divisor|st_reg~23_combout\ : std_logic;
SIGNAL \divisor|st_reg.st3~q\ : std_logic;
SIGNAL \divisor|st_reg.st0~0_combout\ : std_logic;
SIGNAL \divisor|st_reg.st0~1_combout\ : std_logic;
SIGNAL \divisor|st_reg.st0~2_combout\ : std_logic;
SIGNAL \divisor|st_reg~16_combout\ : std_logic;
SIGNAL \divisor|st_reg~17_combout\ : std_logic;
SIGNAL \divisor|st_reg.st4~q\ : std_logic;
SIGNAL \divisor|ack~0_combout\ : std_logic;
SIGNAL \divisor|ack~q\ : std_logic;
SIGNAL \controlador|state_reg~51_combout\ : std_logic;
SIGNAL \controlador|state_reg~52_combout\ : std_logic;
SIGNAL \controlador|state_reg.st9~q\ : std_logic;
SIGNAL \controlador|state_next.st13~0_combout\ : std_logic;
SIGNAL \controlador|state_reg~60_combout\ : std_logic;
SIGNAL \controlador|state_reg.st13~q\ : std_logic;
SIGNAL \controlador|state_reg.st0~1_combout\ : std_logic;
SIGNAL \controlador|state_reg.st0~10_combout\ : std_logic;
SIGNAL \controlador|state_reg.st0~2_combout\ : std_logic;
SIGNAL \controlador|state_reg~69_combout\ : std_logic;
SIGNAL \controlador|state_reg~70_combout\ : std_logic;
SIGNAL \controlador|state_reg.st4~q\ : std_logic;
SIGNAL \multiplicacion|state_reg~28_combout\ : std_logic;
SIGNAL \multiplicacion|state_reg~29_combout\ : std_logic;
SIGNAL \multiplicacion|state_reg.st6~q\ : std_logic;
SIGNAL \multiplicacion|state_reg~26_combout\ : std_logic;
SIGNAL \multiplicacion|state_reg~27_combout\ : std_logic;
SIGNAL \multiplicacion|state_reg.st7~q\ : std_logic;
SIGNAL \multiplicacion|state_reg~24_combout\ : std_logic;
SIGNAL \multiplicacion|state_reg~25_combout\ : std_logic;
SIGNAL \multiplicacion|state_reg.st0~q\ : std_logic;
SIGNAL \multiplicacion|state_reg.st0~2_combout\ : std_logic;
SIGNAL \multiplicacion|state_reg.st0~0_combout\ : std_logic;
SIGNAL \multiplicacion|state_reg~30_combout\ : std_logic;
SIGNAL \multiplicacion|state_reg~31_combout\ : std_logic;
SIGNAL \multiplicacion|state_reg.st1~q\ : std_logic;
SIGNAL \multiplicacion|stagee|q_reg[0]~feeder_combout\ : std_logic;
SIGNAL \multiplicacion|stagee|q_reg[0]~_wirecell_combout\ : std_logic;
SIGNAL \multiplicacion|n_next[1]~7_combout\ : std_logic;
SIGNAL \multiplicacion|n_next[2]~5_combout\ : std_logic;
SIGNAL \multiplicacion|n_next[2]~6_combout\ : std_logic;
SIGNAL \multiplicacion|staged|gen1:3:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|n_next[3]~4_combout\ : std_logic;
SIGNAL \multiplicacion|Equal2~0_combout\ : std_logic;
SIGNAL \multiplicacion|n_next[4]~8_combout\ : std_logic;
SIGNAL \multiplicacion|Equal2~1_combout\ : std_logic;
SIGNAL \multiplicacion|n_next[5]~11_combout\ : std_logic;
SIGNAL \multiplicacion|staged|gen1:6:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|n_next[6]~10_combout\ : std_logic;
SIGNAL \multiplicacion|staged|gen1:7:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|n_next[7]~9_combout\ : std_logic;
SIGNAL \multiplicacion|Equal2~2_combout\ : std_logic;
SIGNAL \multiplicacion|n_next[8]~15_combout\ : std_logic;
SIGNAL \multiplicacion|n_next[9]~13_combout\ : std_logic;
SIGNAL \multiplicacion|n_next[9]~14_combout\ : std_logic;
SIGNAL \multiplicacion|staged|gen1:10:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|n_next[10]~12_combout\ : std_logic;
SIGNAL \multiplicacion|Equal2~3_combout\ : std_logic;
SIGNAL \multiplicacion|n_next[11]~19_combout\ : std_logic;
SIGNAL \multiplicacion|n_next[12]~17_combout\ : std_logic;
SIGNAL \multiplicacion|n_next[12]~18_combout\ : std_logic;
SIGNAL \multiplicacion|staged|gen1:13:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|n_next[13]~16_combout\ : std_logic;
SIGNAL \multiplicacion|Equal2~4_combout\ : std_logic;
SIGNAL \multiplicacion|n_next[14]~3_combout\ : std_logic;
SIGNAL \multiplicacion|n_next[15]~1_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:14:stage0|s~3_combout\ : std_logic;
SIGNAL \multiplicacion|n_next[15]~2_combout\ : std_logic;
SIGNAL \multiplicacion|staged|gen1:16:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|n_next[16]~0_combout\ : std_logic;
SIGNAL \multiplicacion|Equal2~5_combout\ : std_logic;
SIGNAL \multiplicacion|state_reg~22_combout\ : std_logic;
SIGNAL \multiplicacion|state_reg~23_combout\ : std_logic;
SIGNAL \multiplicacion|state_reg.st4~q\ : std_logic;
SIGNAL \multiplicacion|Equal1~0_combout\ : std_logic;
SIGNAL \multiplicacion|Equal1~1_combout\ : std_logic;
SIGNAL \multiplicacion|Equal1~2_combout\ : std_logic;
SIGNAL \multiplicacion|Equal1~3_combout\ : std_logic;
SIGNAL \multiplicacion|Equal1~4_combout\ : std_logic;
SIGNAL \multiplicacion|Equal0~0_combout\ : std_logic;
SIGNAL \multiplicacion|Equal0~1_combout\ : std_logic;
SIGNAL \multiplicacion|Equal0~2_combout\ : std_logic;
SIGNAL \multiplicacion|Equal0~3_combout\ : std_logic;
SIGNAL \multiplicacion|Equal0~4_combout\ : std_logic;
SIGNAL \multiplicacion|Equal0~5_combout\ : std_logic;
SIGNAL \multiplicacion|cond_if~combout\ : std_logic;
SIGNAL \multiplicacion|state_reg~32_combout\ : std_logic;
SIGNAL \multiplicacion|state_reg~33_combout\ : std_logic;
SIGNAL \multiplicacion|state_reg.st2~q\ : std_logic;
SIGNAL \multiplicacion|stagee|q_reg[16]~0_combout\ : std_logic;
SIGNAL \multiplicacion|state_reg~34_combout\ : std_logic;
SIGNAL \multiplicacion|state_reg.st3~q\ : std_logic;
SIGNAL \multiplicacion|state_reg.st0~1_combout\ : std_logic;
SIGNAL \multiplicacion|state_reg.st0~3_combout\ : std_logic;
SIGNAL \multiplicacion|state_reg.st0~4_combout\ : std_logic;
SIGNAL \multiplicacion|state_reg~20_combout\ : std_logic;
SIGNAL \multiplicacion|state_reg~21_combout\ : std_logic;
SIGNAL \multiplicacion|state_reg.st5~q\ : std_logic;
SIGNAL \multiplicacion|stageg|q_reg~0_combout\ : std_logic;
SIGNAL \multiplicacion|stageg|q_reg~q\ : std_logic;
SIGNAL \controlador|state_reg~65_combout\ : std_logic;
SIGNAL \controlador|state_reg~66_combout\ : std_logic;
SIGNAL \controlador|state_reg.st8~q\ : std_logic;
SIGNAL \controlador|state_next.st12~0_combout\ : std_logic;
SIGNAL \controlador|state_reg~53_combout\ : std_logic;
SIGNAL \controlador|state_reg.st12~q\ : std_logic;
SIGNAL \controlador|state_reg~67_combout\ : std_logic;
SIGNAL \controlador|state_reg~68_combout\ : std_logic;
SIGNAL \controlador|state_reg.st2~q\ : std_logic;
SIGNAL \controlador|state_reg~41_combout\ : std_logic;
SIGNAL \controlador|state_reg~42_combout\ : std_logic;
SIGNAL \controlador|state_reg.st3~q\ : std_logic;
SIGNAL \add_sub|state_reg~18_combout\ : std_logic;
SIGNAL \add_sub|state_reg~14_combout\ : std_logic;
SIGNAL \add_sub|state_reg~15_combout\ : std_logic;
SIGNAL \add_sub|state_reg.st0~q\ : std_logic;
SIGNAL \add_sub|state_reg.st0~0_combout\ : std_logic;
SIGNAL \add_sub|state_reg~12_combout\ : std_logic;
SIGNAL \add_sub|state_reg~13_combout\ : std_logic;
SIGNAL \add_sub|state_reg.st1~q\ : std_logic;
SIGNAL \add_sub|state_reg~19_combout\ : std_logic;
SIGNAL \add_sub|state_reg.st2~q\ : std_logic;
SIGNAL \add_sub|state_reg~16_combout\ : std_logic;
SIGNAL \add_sub|state_reg~17_combout\ : std_logic;
SIGNAL \add_sub|state_reg.st3~q\ : std_logic;
SIGNAL \add_sub|ack_reg~0_combout\ : std_logic;
SIGNAL \add_sub|ack_reg~q\ : std_logic;
SIGNAL \controlador|state_reg~43_combout\ : std_logic;
SIGNAL \controlador|state_reg~44_combout\ : std_logic;
SIGNAL \controlador|state_reg.st7~q\ : std_logic;
SIGNAL \controlador|state_reg~56_combout\ : std_logic;
SIGNAL \controlador|state_reg~57_combout\ : std_logic;
SIGNAL \controlador|state_reg.st11~q\ : std_logic;
SIGNAL \controlador|state_reg.st0~11_combout\ : std_logic;
SIGNAL \controlador|state_reg.st0~0_combout\ : std_logic;
SIGNAL \controlador|state_reg.st0~12_combout\ : std_logic;
SIGNAL \controlador|state_reg.st0~4_combout\ : std_logic;
SIGNAL \controlador|state_reg~63_combout\ : std_logic;
SIGNAL \controlador|state_reg~64_combout\ : std_logic;
SIGNAL \controlador|state_reg.st6~q\ : std_logic;
SIGNAL \controlador|state_reg.st0~5_combout\ : std_logic;
SIGNAL \controlador|state_reg.st0~3_combout\ : std_logic;
SIGNAL \controlador|state_reg.st0~6_combout\ : std_logic;
SIGNAL \controlador|state_reg.st0~7_combout\ : std_logic;
SIGNAL \controlador|state_reg.st0~8_combout\ : std_logic;
SIGNAL \controlador|state_reg.st0~13_combout\ : std_logic;
SIGNAL \controlador|state_reg~54_combout\ : std_logic;
SIGNAL \controlador|state_reg~55_combout\ : std_logic;
SIGNAL \controlador|state_reg.st10~q\ : std_logic;
SIGNAL \controlador|WideOr9~combout\ : std_logic;
SIGNAL \controlador|state_reg~45_combout\ : std_logic;
SIGNAL \controlador|state_reg.st14~q\ : std_logic;
SIGNAL \controlador|stage1|ack~0_combout\ : std_logic;
SIGNAL \controlador|stage1|ack~1_combout\ : std_logic;
SIGNAL \controlador|stage1|ack~q\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg~33_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg~34_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg.st_wait~q\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg~28_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg~29_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg.st_idle~q\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg~26_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg~27_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg.st_a~q\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg~39_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg~40_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg.st_w_a~q\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg.st_idle~3_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg.st_idle~0_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg.st_idle~4_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg.st_idle~5_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg.st_idle~1_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg.st_idle~2_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg.st_idle~6_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg~22_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg~24_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg~25_combout\ : std_logic;
SIGNAL \fsm_calcu|U|st_reg.st_b~q\ : std_logic;
SIGNAL \reg_desp_B|stage4|q_reg[0]~feeder_combout\ : std_logic;
SIGNAL \bcd_B|stage2|gen1:3:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_B|stage3|gen1:6:stage0|cout~0_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:11:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:11:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_B|stage8|gen1:11:stage0|s~3_combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:14:stage0|cout~2_combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:16:stage0|s~1_combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:16:stage0|s~0_combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:16:stage0|s~2_combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:16:stage0|s~3_combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:16:stage0|s~4_combout\ : std_logic;
SIGNAL \bcd_B|stage9|gen1:16:stage0|s~combout\ : std_logic;
SIGNAL \controlador|control_add_sub~combout\ : std_logic;
SIGNAL \add_sub|gen1:0:U|cout~0_combout\ : std_logic;
SIGNAL \add_sub|gen1:1:U|cout~0_combout\ : std_logic;
SIGNAL \add_sub|gen1:2:U|cout~0_combout\ : std_logic;
SIGNAL \add_sub|gen1:3:U|cout~0_combout\ : std_logic;
SIGNAL \add_sub|gen1:4:U|cout~0_combout\ : std_logic;
SIGNAL \add_sub|gen1:5:U|cout~0_combout\ : std_logic;
SIGNAL \add_sub|gen1:6:U|cout~0_combout\ : std_logic;
SIGNAL \add_sub|gen1:7:U|cout~0_combout\ : std_logic;
SIGNAL \add_sub|gen1:8:U|cout~0_combout\ : std_logic;
SIGNAL \add_sub|gen1:9:U|cout~0_combout\ : std_logic;
SIGNAL \add_sub|gen1:10:U|cout~0_combout\ : std_logic;
SIGNAL \add_sub|gen1:11:U|cout~0_combout\ : std_logic;
SIGNAL \add_sub|gen1:12:U|cout~0_combout\ : std_logic;
SIGNAL \add_sub|gen1:13:U|cout~0_combout\ : std_logic;
SIGNAL \add_sub|gen1:14:U|cout~0_combout\ : std_logic;
SIGNAL \add_sub|gen1:15:U|cout~0_combout\ : std_logic;
SIGNAL \add_sub|gen1:17:U|s~combout\ : std_logic;
SIGNAL \add_sub|pout_reg[17]~0_combout\ : std_logic;
SIGNAL \enganche_n|q_reg~0_combout\ : std_logic;
SIGNAL \enganche_n|q_reg~q\ : std_logic;
SIGNAL \multiplicacion|stagea|q_reg[16]~0_combout\ : std_logic;
SIGNAL \multiplicacion|stagea|q_reg[9]~feeder_combout\ : std_logic;
SIGNAL \multiplicacion|stagea|q_reg[0]~feeder_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:0:stage0|s~0_combout\ : std_logic;
SIGNAL \multiplicacion|stagec|q_reg[33]~0_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:1:stage0|s~0_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:1:stage0|cout~0_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:2:stage0|s~0_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:2:stage0|cout~0_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:3:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:3:stage0|cout~0_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:3:stage0|cout~1_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:3:stage0|cout~2_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:4:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:4:stage0|cout~0_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:5:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:5:stage0|cout~0_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:6:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:6:stage0|cout~0_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:7:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:7:stage0|cout~0_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:8:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:8:stage0|cout~0_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:9:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:9:stage0|cout~0_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:10:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:10:stage0|cout~0_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:11:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:11:stage0|cout~0_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:12:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:13:stage0|s~0_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:13:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:13:stage0|cout~0_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:13:stage0|cout~1_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:13:stage0|cout~2_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:14:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:14:stage0|cout~0_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:15:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:15:stage0|cout~0_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:16:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:17:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:17:stage0|cout~0_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:18:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:19:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stagef|q_reg[19]~feeder_combout\ : std_logic;
SIGNAL \multiplicacion|stagef|q_reg[33]~0_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:20:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:20:stage0|cout~0_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:21:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stagef|q_reg[21]~feeder_combout\ : std_logic;
SIGNAL \enganche_mult|q_reg~3_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:22:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:23:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:23:stage0|cout~0_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:24:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:25:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stagef|q_reg[25]~feeder_combout\ : std_logic;
SIGNAL \multiplicacion|stagef|q_reg[24]~feeder_combout\ : std_logic;
SIGNAL \multiplicacion|stagef|q_reg[23]~feeder_combout\ : std_logic;
SIGNAL \enganche_mult|q_reg~2_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:26:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:26:stage0|cout~0_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:27:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:28:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:29:stage0|s~combout\ : std_logic;
SIGNAL \enganche_mult|q_reg~1_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:29:stage0|cout~0_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:30:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:31:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:32:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stagef|q_reg[32]~feeder_combout\ : std_logic;
SIGNAL \multiplicacion|stagef|q_reg[30]~feeder_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:32:stage0|cout~0_combout\ : std_logic;
SIGNAL \multiplicacion|stageb|gen1:33:stage0|s~combout\ : std_logic;
SIGNAL \multiplicacion|stagef|q_reg[33]~feeder_combout\ : std_logic;
SIGNAL \enganche_mult|q_reg~0_combout\ : std_logic;
SIGNAL \enganche_mult|q_reg~4_combout\ : std_logic;
SIGNAL \multiplicacion|stagef|q_reg[17]~feeder_combout\ : std_logic;
SIGNAL \multiplicacion|stagef|q_reg[9]~feeder_combout\ : std_logic;
SIGNAL \multiplicacion|stagef|q_reg[8]~feeder_combout\ : std_logic;
SIGNAL \multiplicacion|stagef|q_reg[6]~feeder_combout\ : std_logic;
SIGNAL \multiplicacion|stagef|q_reg[7]~feeder_combout\ : std_logic;
SIGNAL \multiplicacion|LessThan0~1_combout\ : std_logic;
SIGNAL \multiplicacion|stagef|q_reg[11]~feeder_combout\ : std_logic;
SIGNAL \multiplicacion|stagef|q_reg[13]~feeder_combout\ : std_logic;
SIGNAL \multiplicacion|stagef|q_reg[14]~feeder_combout\ : std_logic;
SIGNAL \multiplicacion|LessThan0~0_combout\ : std_logic;
SIGNAL \multiplicacion|LessThan0~2_combout\ : std_logic;
SIGNAL \multiplicacion|stagef|q_reg[16]~feeder_combout\ : std_logic;
SIGNAL \multiplicacion|LessThan0~3_combout\ : std_logic;
SIGNAL \enganche_mult|q_reg~5_combout\ : std_logic;
SIGNAL \enganche_mult|q_reg~q\ : std_logic;
SIGNAL \add_sub|gen1:16:U|s~combout\ : std_logic;
SIGNAL \add_sub|gen1:15:U|s~combout\ : std_logic;
SIGNAL \add_sub|LessThan0~3_combout\ : std_logic;
SIGNAL \add_sub|gen1:9:U|s~combout\ : std_logic;
SIGNAL \add_sub|gen1:14:U|s~0_combout\ : std_logic;
SIGNAL \add_sub|gen1:13:U|s~combout\ : std_logic;
SIGNAL \add_sub|gen1:12:U|s~combout\ : std_logic;
SIGNAL \add_sub|gen1:11:U|s~combout\ : std_logic;
SIGNAL \add_sub|LessThan0~0_combout\ : std_logic;
SIGNAL \add_sub|gen1:6:U|s~0_combout\ : std_logic;
SIGNAL \add_sub|gen1:7:U|s~combout\ : std_logic;
SIGNAL \add_sub|gen1:5:U|s~combout\ : std_logic;
SIGNAL \add_sub|gen1:8:U|s~combout\ : std_logic;
SIGNAL \add_sub|LessThan0~1_combout\ : std_logic;
SIGNAL \add_sub|gen1:10:U|s~combout\ : std_logic;
SIGNAL \add_sub|LessThan0~2_combout\ : std_logic;
SIGNAL \enganche_add|q_reg~0_combout\ : std_logic;
SIGNAL \enganche_add|q_reg~q\ : std_logic;
SIGNAL \enganche|q_reg~0_combout\ : std_logic;
SIGNAL \enganche|q_reg~q\ : std_logic;
SIGNAL \bintobcd|Selector23~0_combout\ : std_logic;
SIGNAL \bintobcd|st_next.st0_820~combout\ : std_logic;
SIGNAL \bintobcd|st_reg.st0~0_combout\ : std_logic;
SIGNAL \bintobcd|st_reg.st0~q\ : std_logic;
SIGNAL \bintobcd|contador_bits_next1[0]~0_combout\ : std_logic;
SIGNAL \bintobcd|bin[19]~0_combout\ : std_logic;
SIGNAL \bintobcd|U_contador|gen1:1:stage0|s~combout\ : std_logic;
SIGNAL \add_sub|gen1:4:U|s~combout\ : std_logic;
SIGNAL \add_sub|gen1:3:U|s~combout\ : std_logic;
SIGNAL \add_sub|gen1:2:U|s~combout\ : std_logic;
SIGNAL \add_sub|gen1:0:U|s~0_combout\ : std_logic;
SIGNAL \add_sub|gen1:1:U|s~combout\ : std_logic;
SIGNAL \add_sub|y|gen1:3:stage0|cout~0_combout\ : std_logic;
SIGNAL \add_sub|y|gen1:4:stage0|cout~0_combout\ : std_logic;
SIGNAL \add_sub|y|gen1:7:stage0|cout~0_combout\ : std_logic;
SIGNAL \add_sub|y|gen1:10:stage0|cout~0_combout\ : std_logic;
SIGNAL \add_sub|y|gen1:13:stage0|cout~0_combout\ : std_logic;
SIGNAL \add_sub|y|gen1:16:stage0|s~combout\ : std_logic;
SIGNAL \controlador|sel_result_add_sub~0_combout\ : std_logic;
SIGNAL \controlador|stage1|result_add_sub_next[16]~8_combout\ : std_logic;
SIGNAL \controlador|stage1|result_add_sub_reg[16]~0_combout\ : std_logic;
SIGNAL \divisor|Q[16]~0_combout\ : std_logic;
SIGNAL \divisor|Q[0]~1_combout\ : std_logic;
SIGNAL \divisor|U_temp2|gen1:1:stage0|s~combout\ : std_logic;
SIGNAL \divisor|U_temp2|gen1:2:stage0|s~combout\ : std_logic;
SIGNAL \divisor|U_temp2|gen1:3:stage0|s~combout\ : std_logic;
SIGNAL \divisor|U_temp2|gen1:3:stage0|cout~0_combout\ : std_logic;
SIGNAL \divisor|U_temp2|gen1:4:stage0|s~combout\ : std_logic;
SIGNAL \divisor|U_temp2|gen1:5:stage0|s~combout\ : std_logic;
SIGNAL \divisor|U_temp2|gen1:6:stage0|s~combout\ : std_logic;
SIGNAL \divisor|U_temp2|gen1:6:stage0|cout~0_combout\ : std_logic;
SIGNAL \divisor|U_temp2|gen1:7:stage0|s~combout\ : std_logic;
SIGNAL \divisor|U_temp2|gen1:8:stage0|s~combout\ : std_logic;
SIGNAL \divisor|U_temp2|gen1:9:stage0|s~combout\ : std_logic;
SIGNAL \divisor|U_temp2|gen1:9:stage0|cout~0_combout\ : std_logic;
SIGNAL \divisor|U_temp2|gen1:10:stage0|s~combout\ : std_logic;
SIGNAL \divisor|U_temp2|gen1:11:stage0|s~combout\ : std_logic;
SIGNAL \divisor|U_temp2|gen1:12:stage0|s~combout\ : std_logic;
SIGNAL \divisor|U_temp2|gen1:12:stage0|cout~0_combout\ : std_logic;
SIGNAL \divisor|U_temp2|gen1:13:stage0|s~combout\ : std_logic;
SIGNAL \divisor|U_temp2|gen1:14:stage0|s~combout\ : std_logic;
SIGNAL \divisor|U_temp2|gen1:15:stage0|s~combout\ : std_logic;
SIGNAL \divisor|U_temp2|gen1:15:stage0|cout~0_combout\ : std_logic;
SIGNAL \divisor|U_temp2|gen1:16:stage0|s~combout\ : std_logic;
SIGNAL \controlador|stage1|result_div_next[16]~0_combout\ : std_logic;
SIGNAL \controlador|stage1|result_div_reg[16]~2_combout\ : std_logic;
SIGNAL \controlador|stage1|result_mult_next[16]~0_combout\ : std_logic;
SIGNAL \controlador|stage1|result_mult_reg[16]~2_combout\ : std_logic;
SIGNAL \controlador|stage1|result_bin_next[16]~0_combout\ : std_logic;
SIGNAL \controlador|stage1|result_div_next[14]~2_combout\ : std_logic;
SIGNAL \controlador|stage1|result_mult_next[14]~2_combout\ : std_logic;
SIGNAL \controlador|stage1|result_add_sub_next[14]~10_combout\ : std_logic;
SIGNAL \controlador|stage1|result_bin_next[14]~2_combout\ : std_logic;
SIGNAL \controlador|stage1|result_div_next[13]~3_combout\ : std_logic;
SIGNAL \add_sub|y|gen1:13:stage0|s~combout\ : std_logic;
SIGNAL \controlador|stage1|result_add_sub_next[13]~11_combout\ : std_logic;
SIGNAL \controlador|stage1|result_mult_next[13]~3_combout\ : std_logic;
SIGNAL \controlador|stage1|result_bin_next[13]~3_combout\ : std_logic;
SIGNAL \controlador|stage1|result_div_next[10]~6_combout\ : std_logic;
SIGNAL \add_sub|y|gen1:10:stage0|s~combout\ : std_logic;
SIGNAL \controlador|stage1|result_add_sub_next[10]~14_combout\ : std_logic;
SIGNAL \controlador|stage1|result_mult_next[10]~6_combout\ : std_logic;
SIGNAL \controlador|stage1|result_bin_next[10]~6_combout\ : std_logic;
SIGNAL \add_sub|y|gen1:6:stage0|cout~0_combout\ : std_logic;
SIGNAL \add_sub|y|gen1:9:stage0|s~combout\ : std_logic;
SIGNAL \controlador|stage1|result_add_sub_next[9]~15_combout\ : std_logic;
SIGNAL \controlador|stage1|result_div_next[9]~7_combout\ : std_logic;
SIGNAL \controlador|stage1|result_mult_next[9]~7_combout\ : std_logic;
SIGNAL \controlador|stage1|result_bin_next[9]~7_combout\ : std_logic;
SIGNAL \controlador|stage1|result_div_next[8]~8_combout\ : std_logic;
SIGNAL \controlador|stage1|result_add_sub_next[8]~16_combout\ : std_logic;
SIGNAL \controlador|stage1|result_mult_next[8]~8_combout\ : std_logic;
SIGNAL \controlador|stage1|result_bin_next[8]~8_combout\ : std_logic;
SIGNAL \controlador|stage1|result_add_sub_next[7]~17_combout\ : std_logic;
SIGNAL \controlador|stage1|result_div_next[7]~9_combout\ : std_logic;
SIGNAL \controlador|stage1|result_mult_next[7]~9_combout\ : std_logic;
SIGNAL \controlador|stage1|result_bin_next[7]~9_combout\ : std_logic;
SIGNAL \controlador|stage1|result_div_next[6]~10_combout\ : std_logic;
SIGNAL \controlador|stage1|result_add_sub_next[6]~18_combout\ : std_logic;
SIGNAL \controlador|stage1|result_add_sub_next[6]~27_combout\ : std_logic;
SIGNAL \controlador|stage1|result_mult_next[6]~10_combout\ : std_logic;
SIGNAL \controlador|stage1|result_bin_next[6]~10_combout\ : std_logic;
SIGNAL \controlador|stage1|result_add_sub_next[1]~23_combout\ : std_logic;
SIGNAL \multiplicacion|stagef|q_reg[1]~feeder_combout\ : std_logic;
SIGNAL \controlador|stage1|result_mult_next[1]~15_combout\ : std_logic;
SIGNAL \controlador|stage1|result_div_next[1]~15_combout\ : std_logic;
SIGNAL \controlador|stage1|result_bin_next[1]~15_combout\ : std_logic;
SIGNAL \bintobcd|bin_next2[3]~0_combout\ : std_logic;
SIGNAL \multiplicacion|stagef|q_reg[0]~feeder_combout\ : std_logic;
SIGNAL \controlador|stage1|result_mult_next[0]~16_combout\ : std_logic;
SIGNAL \controlador|stage1|result_add_sub_next[0]~24_combout\ : std_logic;
SIGNAL \controlador|stage1|result_div_next[0]~16_combout\ : std_logic;
SIGNAL \controlador|stage1|result_bin_next[0]~16_combout\ : std_logic;
SIGNAL \bintobcd|bin_next1[4]~15_combout\ : std_logic;
SIGNAL \controlador|stage1|result_div_next[2]~14_combout\ : std_logic;
SIGNAL \multiplicacion|stagef|q_reg[2]~feeder_combout\ : std_logic;
SIGNAL \controlador|stage1|result_mult_next[2]~14_combout\ : std_logic;
SIGNAL \controlador|stage1|result_add_sub_next[2]~22_combout\ : std_logic;
SIGNAL \controlador|stage1|result_add_sub_next[2]~28_combout\ : std_logic;
SIGNAL \controlador|stage1|result_bin_next[2]~14_combout\ : std_logic;
SIGNAL \bintobcd|bin_next1[5]~14_combout\ : std_logic;
SIGNAL \add_sub|y|gen1:3:stage0|s~combout\ : std_logic;
SIGNAL \controlador|stage1|result_add_sub_next[3]~21_combout\ : std_logic;
SIGNAL \controlador|stage1|result_div_next[3]~13_combout\ : std_logic;
SIGNAL \multiplicacion|stagef|q_reg[3]~feeder_combout\ : std_logic;
SIGNAL \controlador|stage1|result_mult_next[3]~13_combout\ : std_logic;
SIGNAL \controlador|stage1|result_bin_next[3]~13_combout\ : std_logic;
SIGNAL \bintobcd|bin_next1[6]~13_combout\ : std_logic;
SIGNAL \controlador|stage1|result_add_sub_next[4]~20_combout\ : std_logic;
SIGNAL \controlador|stage1|result_div_next[4]~12_combout\ : std_logic;
SIGNAL \multiplicacion|stagef|q_reg[4]~feeder_combout\ : std_logic;
SIGNAL \controlador|stage1|result_mult_next[4]~12_combout\ : std_logic;
SIGNAL \controlador|stage1|result_bin_next[4]~12_combout\ : std_logic;
SIGNAL \bintobcd|bin_next1[7]~12_combout\ : std_logic;
SIGNAL \controlador|stage1|result_add_sub_next[5]~19_combout\ : std_logic;
SIGNAL \controlador|stage1|result_div_next[5]~11_combout\ : std_logic;
SIGNAL \controlador|stage1|result_mult_next[5]~11_combout\ : std_logic;
SIGNAL \controlador|stage1|result_bin_next[5]~11_combout\ : std_logic;
SIGNAL \bintobcd|bin_next1[8]~11_combout\ : std_logic;
SIGNAL \bintobcd|bin_next1[9]~10_combout\ : std_logic;
SIGNAL \bintobcd|bin_next1[10]~9_combout\ : std_logic;
SIGNAL \bintobcd|bin_next1[11]~8_combout\ : std_logic;
SIGNAL \bintobcd|bin_next1[12]~7_combout\ : std_logic;
SIGNAL \bintobcd|bin_next1[13]~6_combout\ : std_logic;
SIGNAL \controlador|stage1|result_div_next[11]~5_combout\ : std_logic;
SIGNAL \controlador|stage1|result_add_sub_next[11]~13_combout\ : std_logic;
SIGNAL \controlador|stage1|result_mult_next[11]~5_combout\ : std_logic;
SIGNAL \controlador|stage1|result_bin_next[11]~5_combout\ : std_logic;
SIGNAL \bintobcd|bin_next1[14]~5_combout\ : std_logic;
SIGNAL \controlador|stage1|result_add_sub_next[12]~12_combout\ : std_logic;
SIGNAL \controlador|stage1|result_add_sub_next[12]~26_combout\ : std_logic;
SIGNAL \controlador|stage1|result_div_next[12]~4_combout\ : std_logic;
SIGNAL \controlador|stage1|result_mult_next[12]~4_combout\ : std_logic;
SIGNAL \controlador|stage1|result_bin_next[12]~4_combout\ : std_logic;
SIGNAL \bintobcd|bin_next1[15]~4_combout\ : std_logic;
SIGNAL \bintobcd|bin_next1[16]~3_combout\ : std_logic;
SIGNAL \bintobcd|bin_next1[17]~2_combout\ : std_logic;
SIGNAL \controlador|stage1|result_div_next[15]~1_combout\ : std_logic;
SIGNAL \controlador|stage1|result_mult_next[15]~1_combout\ : std_logic;
SIGNAL \controlador|stage1|result_add_sub_next[15]~9_combout\ : std_logic;
SIGNAL \controlador|stage1|result_add_sub_next[15]~25_combout\ : std_logic;
SIGNAL \controlador|stage1|result_bin_next[15]~1_combout\ : std_logic;
SIGNAL \bintobcd|bin_next1[18]~1_combout\ : std_logic;
SIGNAL \bintobcd|bin_next1[19]~0_combout\ : std_logic;
SIGNAL \bintobcd|unidad_next1[0]~0_combout\ : std_logic;
SIGNAL \bintobcd|unidad[3]~0_combout\ : std_logic;
SIGNAL \bintobcd|unidad_next1[1]~1_combout\ : std_logic;
SIGNAL \bintobcd|unidad_next1[2]~2_combout\ : std_logic;
SIGNAL \bintobcd|U1|gen1:3:stage0|s~combout\ : std_logic;
SIGNAL \bintobcd|unidad_next1[3]~3_combout\ : std_logic;
SIGNAL \bintobcd|Selector18~0_combout\ : std_logic;
SIGNAL \bintobcd|U_contador|gen1:2:stage0|s~combout\ : std_logic;
SIGNAL \bintobcd|U_contador|gen1:3:stage0|s~combout\ : std_logic;
SIGNAL \bintobcd|U_contador|gen1:3:stage0|cout~0_combout\ : std_logic;
SIGNAL \bintobcd|U_contador|gen1:4:stage0|s~combout\ : std_logic;
SIGNAL \bintobcd|Equal0~0_combout\ : std_logic;
SIGNAL \bintobcd|Selector20~0_combout\ : std_logic;
SIGNAL \bintobcd|st_next.st2_804~combout\ : std_logic;
SIGNAL \bintobcd|st_reg.st2~q\ : std_logic;
SIGNAL \bintobcd|Selector18~1_combout\ : std_logic;
SIGNAL \bintobcd|Selector18~2_combout\ : std_logic;
SIGNAL \bintobcd|st_next.st3_796~combout\ : std_logic;
SIGNAL \bintobcd|st_reg.st3~feeder_combout\ : std_logic;
SIGNAL \bintobcd|st_reg.st3~q\ : std_logic;
SIGNAL \bintobcd|decena_next1[0]~0_combout\ : std_logic;
SIGNAL \bintobcd|decena[3]~0_combout\ : std_logic;
SIGNAL \bintobcd|decena_next1[1]~1_combout\ : std_logic;
SIGNAL \bintobcd|decena_next1[2]~2_combout\ : std_logic;
SIGNAL \bintobcd|U2|gen1:3:stage0|s~combout\ : std_logic;
SIGNAL \bintobcd|decena_next1[3]~3_combout\ : std_logic;
SIGNAL \bintobcd|Selector14~0_combout\ : std_logic;
SIGNAL \bintobcd|Selector16~0_combout\ : std_logic;
SIGNAL \bintobcd|st_next.st4_788~combout\ : std_logic;
SIGNAL \bintobcd|st_reg.st4~feeder_combout\ : std_logic;
SIGNAL \bintobcd|st_reg.st4~q\ : std_logic;
SIGNAL \bintobcd|Selector14~1_combout\ : std_logic;
SIGNAL \bintobcd|st_next.st5_780~combout\ : std_logic;
SIGNAL \bintobcd|st_reg.st5~feeder_combout\ : std_logic;
SIGNAL \bintobcd|st_reg.st5~q\ : std_logic;
SIGNAL \bintobcd|centena_next1[0]~0_combout\ : std_logic;
SIGNAL \bintobcd|centena[3]~0_combout\ : std_logic;
SIGNAL \bintobcd|centena_next1[1]~1_combout\ : std_logic;
SIGNAL \bintobcd|centena_next1[2]~2_combout\ : std_logic;
SIGNAL \bintobcd|U3|gen1:3:stage0|s~combout\ : std_logic;
SIGNAL \bintobcd|centena_next1[3]~3_combout\ : std_logic;
SIGNAL \bintobcd|Selector1~0_combout\ : std_logic;
SIGNAL \bintobcd|Selector12~0_combout\ : std_logic;
SIGNAL \bintobcd|st_next.st6_772~combout\ : std_logic;
SIGNAL \bintobcd|st_reg.st6~feeder_combout\ : std_logic;
SIGNAL \bintobcd|st_reg.st6~q\ : std_logic;
SIGNAL \bintobcd|Selector1~1_combout\ : std_logic;
SIGNAL \bintobcd|st_next.st7_764~combout\ : std_logic;
SIGNAL \bintobcd|st_reg.st7~feeder_combout\ : std_logic;
SIGNAL \bintobcd|st_reg.st7~q\ : std_logic;
SIGNAL \bintobcd|miles_next1[0]~0_combout\ : std_logic;
SIGNAL \bintobcd|miles[3]~0_combout\ : std_logic;
SIGNAL \bintobcd|miles_next1[1]~1_combout\ : std_logic;
SIGNAL \bintobcd|miles_next1[2]~2_combout\ : std_logic;
SIGNAL \bintobcd|U4|gen1:3:stage0|s~combout\ : std_logic;
SIGNAL \bintobcd|miles_next1[3]~3_combout\ : std_logic;
SIGNAL \bintobcd|Selector5~0_combout\ : std_logic;
SIGNAL \bintobcd|Selector3~0_combout\ : std_logic;
SIGNAL \bintobcd|st_next.st8_756~combout\ : std_logic;
SIGNAL \bintobcd|st_reg.st8~feeder_combout\ : std_logic;
SIGNAL \bintobcd|st_reg.st8~q\ : std_logic;
SIGNAL \bintobcd|Selector5~1_combout\ : std_logic;
SIGNAL \bintobcd|st_next.st9_748~combout\ : std_logic;
SIGNAL \bintobcd|st_reg.st9~feeder_combout\ : std_logic;
SIGNAL \bintobcd|st_reg.st9~q\ : std_logic;
SIGNAL \bintobcd|diezmiles_next1[1]~1_combout\ : std_logic;
SIGNAL \bintobcd|diezmiles[3]~0_combout\ : std_logic;
SIGNAL \bintobcd|diezmiles_next1[2]~2_combout\ : std_logic;
SIGNAL \bintobcd|U5|gen1:3:stage0|s~combout\ : std_logic;
SIGNAL \bintobcd|diezmiles_next1[3]~3_combout\ : std_logic;
SIGNAL \bintobcd|Selector9~0_combout\ : std_logic;
SIGNAL \bintobcd|Selector9~1_combout\ : std_logic;
SIGNAL \bintobcd|st_next.st11_732~combout\ : std_logic;
SIGNAL \bintobcd|st_reg.st11~q\ : std_logic;
SIGNAL \bintobcd|Selector21~0_combout\ : std_logic;
SIGNAL \bintobcd|st_next.st1_812~combout\ : std_logic;
SIGNAL \bintobcd|st_reg.st1~q\ : std_logic;
SIGNAL \bintobcd|Selector11~0_combout\ : std_logic;
SIGNAL \bintobcd|st_next.st12_724~combout\ : std_logic;
SIGNAL \bintobcd|st_reg.st12~feeder_combout\ : std_logic;
SIGNAL \bintobcd|st_reg.st12~q\ : std_logic;
SIGNAL \bintobcd|st_reg.st12~clkctrl_outclk\ : std_logic;
SIGNAL \bintobcd|Selector7~0_combout\ : std_logic;
SIGNAL \bintobcd|st_next.st10_740~combout\ : std_logic;
SIGNAL \bintobcd|st_reg.st10~feeder_combout\ : std_logic;
SIGNAL \bintobcd|st_reg.st10~q\ : std_logic;
SIGNAL \bintobcd|diezmiles_next1[0]~0_combout\ : std_logic;
SIGNAL \enganche_display_B|q_reg~feeder_combout\ : std_logic;
SIGNAL \enganche_display_B|q_reg~q\ : std_logic;
SIGNAL \d4[0]~0_combout\ : std_logic;
SIGNAL \d4[0]~1_combout\ : std_logic;
SIGNAL \d4[3]~6_combout\ : std_logic;
SIGNAL \d4[3]~7_combout\ : std_logic;
SIGNAL \d4[2]~4_combout\ : std_logic;
SIGNAL \d4[2]~5_combout\ : std_logic;
SIGNAL \d4[1]~2_combout\ : std_logic;
SIGNAL \d4[1]~3_combout\ : std_logic;
SIGNAL \display_4s|Mux6~0_combout\ : std_logic;
SIGNAL \display4~15_combout\ : std_logic;
SIGNAL \display_4s|Mux5~0_combout\ : std_logic;
SIGNAL \display4~16_combout\ : std_logic;
SIGNAL \display_4s|Mux4~0_combout\ : std_logic;
SIGNAL \display4~17_combout\ : std_logic;
SIGNAL \display_4s|Mux3~0_combout\ : std_logic;
SIGNAL \display4~18_combout\ : std_logic;
SIGNAL \display_4s|Mux2~0_combout\ : std_logic;
SIGNAL \display4~19_combout\ : std_logic;
SIGNAL \display_4s|Mux1~0_combout\ : std_logic;
SIGNAL \display4~20_combout\ : std_logic;
SIGNAL \display_4s|Mux0~0_combout\ : std_logic;
SIGNAL \display4~21_combout\ : std_logic;
SIGNAL \d3[0]~0_combout\ : std_logic;
SIGNAL \d3[0]~1_combout\ : std_logic;
SIGNAL \d3[1]~2_combout\ : std_logic;
SIGNAL \d3[1]~3_combout\ : std_logic;
SIGNAL \d3[3]~6_combout\ : std_logic;
SIGNAL \d3[3]~7_combout\ : std_logic;
SIGNAL \d3[2]~4_combout\ : std_logic;
SIGNAL \d3[2]~5_combout\ : std_logic;
SIGNAL \display_3s|Mux6~0_combout\ : std_logic;
SIGNAL \display3~14_combout\ : std_logic;
SIGNAL \display_3s|Mux5~0_combout\ : std_logic;
SIGNAL \display3~15_combout\ : std_logic;
SIGNAL \display_3s|Mux4~0_combout\ : std_logic;
SIGNAL \display3~16_combout\ : std_logic;
SIGNAL \display_3s|Mux3~0_combout\ : std_logic;
SIGNAL \display3~17_combout\ : std_logic;
SIGNAL \display_3s|Mux2~0_combout\ : std_logic;
SIGNAL \display3~18_combout\ : std_logic;
SIGNAL \display_3s|Mux1~0_combout\ : std_logic;
SIGNAL \display3~19_combout\ : std_logic;
SIGNAL \display_3s|Mux0~0_combout\ : std_logic;
SIGNAL \display3~20_combout\ : std_logic;
SIGNAL \d2[3]~6_combout\ : std_logic;
SIGNAL \d2[3]~7_combout\ : std_logic;
SIGNAL \d2[1]~2_combout\ : std_logic;
SIGNAL \d2[1]~3_combout\ : std_logic;
SIGNAL \d2[0]~0_combout\ : std_logic;
SIGNAL \d2[0]~1_combout\ : std_logic;
SIGNAL \d2[2]~4_combout\ : std_logic;
SIGNAL \d2[2]~5_combout\ : std_logic;
SIGNAL \display_2s|Mux6~0_combout\ : std_logic;
SIGNAL \display2~14_combout\ : std_logic;
SIGNAL \display_2s|Mux5~0_combout\ : std_logic;
SIGNAL \display2~15_combout\ : std_logic;
SIGNAL \display_2s|Mux4~0_combout\ : std_logic;
SIGNAL \display2~16_combout\ : std_logic;
SIGNAL \display_2s|Mux3~0_combout\ : std_logic;
SIGNAL \display2~17_combout\ : std_logic;
SIGNAL \display_2s|Mux2~0_combout\ : std_logic;
SIGNAL \display2~18_combout\ : std_logic;
SIGNAL \display_2s|Mux1~0_combout\ : std_logic;
SIGNAL \display2~19_combout\ : std_logic;
SIGNAL \display_2s|Mux0~0_combout\ : std_logic;
SIGNAL \display2~20_combout\ : std_logic;
SIGNAL \d1[0]~0_combout\ : std_logic;
SIGNAL \d1[0]~1_combout\ : std_logic;
SIGNAL \d1[2]~4_combout\ : std_logic;
SIGNAL \d1[2]~5_combout\ : std_logic;
SIGNAL \d1[1]~2_combout\ : std_logic;
SIGNAL \d1[1]~3_combout\ : std_logic;
SIGNAL \d1[3]~6_combout\ : std_logic;
SIGNAL \d1[3]~7_combout\ : std_logic;
SIGNAL \display_1s|Mux6~0_combout\ : std_logic;
SIGNAL \display1~14_combout\ : std_logic;
SIGNAL \display_1s|Mux5~0_combout\ : std_logic;
SIGNAL \display1~15_combout\ : std_logic;
SIGNAL \display_1s|Mux4~0_combout\ : std_logic;
SIGNAL \display1~16_combout\ : std_logic;
SIGNAL \display_1s|Mux3~0_combout\ : std_logic;
SIGNAL \display1~17_combout\ : std_logic;
SIGNAL \display_1s|Mux2~0_combout\ : std_logic;
SIGNAL \display1~18_combout\ : std_logic;
SIGNAL \display_1s|Mux1~0_combout\ : std_logic;
SIGNAL \display1~19_combout\ : std_logic;
SIGNAL \display_1s|Mux0~0_combout\ : std_logic;
SIGNAL \display1~20_combout\ : std_logic;
SIGNAL \d0[2]~4_combout\ : std_logic;
SIGNAL \d0[2]~5_combout\ : std_logic;
SIGNAL \d0[3]~6_combout\ : std_logic;
SIGNAL \d0[3]~7_combout\ : std_logic;
SIGNAL \d0[1]~2_combout\ : std_logic;
SIGNAL \d0[1]~3_combout\ : std_logic;
SIGNAL \d0[0]~0_combout\ : std_logic;
SIGNAL \d0[0]~1_combout\ : std_logic;
SIGNAL \display_0s|Mux6~0_combout\ : std_logic;
SIGNAL \display0~14_combout\ : std_logic;
SIGNAL \display_0s|Mux5~0_combout\ : std_logic;
SIGNAL \display0~15_combout\ : std_logic;
SIGNAL \display_0s|Mux4~0_combout\ : std_logic;
SIGNAL \display0~16_combout\ : std_logic;
SIGNAL \display_0s|Mux3~0_combout\ : std_logic;
SIGNAL \display0~17_combout\ : std_logic;
SIGNAL \display_0s|Mux2~0_combout\ : std_logic;
SIGNAL \display0~18_combout\ : std_logic;
SIGNAL \display_0s|Mux1~0_combout\ : std_logic;
SIGNAL \display0~19_combout\ : std_logic;
SIGNAL \display_0s|Mux0~0_combout\ : std_logic;
SIGNAL \display0~20_combout\ : std_logic;
SIGNAL \Pantalla|q_reg_1[0]~7_combout\ : std_logic;
SIGNAL \Pantalla|enable_25MHz~q\ : std_logic;
SIGNAL \Pantalla|q_reg_1[1]~6_combout\ : std_logic;
SIGNAL \Pantalla|q_reg_1[2]~5_combout\ : std_logic;
SIGNAL \Pantalla|Equal1~1_combout\ : std_logic;
SIGNAL \Pantalla|q_reg_1[3]~4_combout\ : std_logic;
SIGNAL \Pantalla|q_reg_1[4]~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan148~0_combout\ : std_logic;
SIGNAL \Pantalla|q_reg_1[6]~1_combout\ : std_logic;
SIGNAL \Pantalla|q_reg_1[6]~2_combout\ : std_logic;
SIGNAL \Pantalla|q_reg_1[7]~3_combout\ : std_logic;
SIGNAL \Pantalla|LessThan39~0_combout\ : std_logic;
SIGNAL \Pantalla|c_3~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan30~0_combout\ : std_logic;
SIGNAL \Pantalla|comb1|gen1:7:stage0|cout~0_combout\ : std_logic;
SIGNAL \Pantalla|q_next_1_temp1[8]~2_combout\ : std_logic;
SIGNAL \Pantalla|Equal1~0_combout\ : std_logic;
SIGNAL \Pantalla|q_next_1_temp1[9]~1_combout\ : std_logic;
SIGNAL \Pantalla|Equal1~2_combout\ : std_logic;
SIGNAL \Pantalla|q_next_1_temp1[5]~0_combout\ : std_logic;
SIGNAL \Pantalla|val1~0_combout\ : std_logic;
SIGNAL \Pantalla|val1~1_combout\ : std_logic;
SIGNAL \Pantalla|bloq_3~0_combout\ : std_logic;
SIGNAL \Pantalla|val1~2_combout\ : std_logic;
SIGNAL \Pantalla|Equal2~0_combout\ : std_logic;
SIGNAL \Pantalla|q_next_2_temp1[0]~8_combout\ : std_logic;
SIGNAL \Pantalla|enable_c~combout\ : std_logic;
SIGNAL \Pantalla|q_next_2_temp1[1]~7_combout\ : std_logic;
SIGNAL \Pantalla|q_next_2_temp1[2]~11_combout\ : std_logic;
SIGNAL \Pantalla|LessThan119~0_combout\ : std_logic;
SIGNAL \Pantalla|q_next_2_temp1[3]~9_combout\ : std_logic;
SIGNAL \Pantalla|q_next_2_temp1[4]~10_combout\ : std_logic;
SIGNAL \Pantalla|LessThan85~0_combout\ : std_logic;
SIGNAL \Pantalla|q_next_2_temp1[5]~5_combout\ : std_logic;
SIGNAL \Pantalla|LessThan87~1_combout\ : std_logic;
SIGNAL \Pantalla|q_next_2_temp1[7]~3_combout\ : std_logic;
SIGNAL \Pantalla|Equal3~0_combout\ : std_logic;
SIGNAL \Pantalla|q_next_2_temp1[9]~2_combout\ : std_logic;
SIGNAL \Pantalla|Equal3~2_combout\ : std_logic;
SIGNAL \Pantalla|Equal3~3_combout\ : std_logic;
SIGNAL \Pantalla|q_reg_2[9]~0_combout\ : std_logic;
SIGNAL \Pantalla|q_next_2_temp1[6]~6_combout\ : std_logic;
SIGNAL \Pantalla|LessThan87~0_combout\ : std_logic;
SIGNAL \Pantalla|q_next_2_temp1[8]~4_combout\ : std_logic;
SIGNAL \Pantalla|val4~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan82~2_combout\ : std_logic;
SIGNAL \Pantalla|LessThan4~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan4~1_combout\ : std_logic;
SIGNAL \Pantalla|LessThan3~3_combout\ : std_logic;
SIGNAL \Pantalla|LessThan3~4_combout\ : std_logic;
SIGNAL \Pantalla|val4~1_combout\ : std_logic;
SIGNAL \Pantalla|LessThan70~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan89~0_combout\ : std_logic;
SIGNAL \Pantalla|signos~30_combout\ : std_logic;
SIGNAL \Pantalla|marco~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan71~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan71~1_combout\ : std_logic;
SIGNAL \Pantalla|signos~31_combout\ : std_logic;
SIGNAL \Pantalla|LessThan30~1_combout\ : std_logic;
SIGNAL \Pantalla|LessThan30~2_combout\ : std_logic;
SIGNAL \Pantalla|LessThan69~0_combout\ : std_logic;
SIGNAL \Pantalla|signos~87_combout\ : std_logic;
SIGNAL \Pantalla|LessThan121~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan78~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan88~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan90~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan136~4_combout\ : std_logic;
SIGNAL \Pantalla|LessThan79~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan80~0_combout\ : std_logic;
SIGNAL \Pantalla|signos~80_combout\ : std_logic;
SIGNAL \Pantalla|signos~81_combout\ : std_logic;
SIGNAL \Pantalla|Equal3~1_combout\ : std_logic;
SIGNAL \Pantalla|LessThan126~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan84~0_combout\ : std_logic;
SIGNAL \Pantalla|signos~77_combout\ : std_logic;
SIGNAL \Pantalla|LessThan76~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan76~1_combout\ : std_logic;
SIGNAL \Pantalla|LessThan55~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan75~0_combout\ : std_logic;
SIGNAL \Pantalla|signos~96_combout\ : std_logic;
SIGNAL \Pantalla|signos~78_combout\ : std_logic;
SIGNAL \Pantalla|LessThan29~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan37~0_combout\ : std_logic;
SIGNAL \Pantalla|n~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan36~0_combout\ : std_logic;
SIGNAL \Pantalla|signos~79_combout\ : std_logic;
SIGNAL \Pantalla|LessThan129~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan31~0_combout\ : std_logic;
SIGNAL \Pantalla|signos~82_combout\ : std_logic;
SIGNAL \Pantalla|signos~83_combout\ : std_logic;
SIGNAL \Pantalla|LessThan84~1_combout\ : std_logic;
SIGNAL \Pantalla|signos~23_combout\ : std_logic;
SIGNAL \Pantalla|LessThan67~2_combout\ : std_logic;
SIGNAL \Pantalla|signos~84_combout\ : std_logic;
SIGNAL \Pantalla|signos~95_combout\ : std_logic;
SIGNAL \Pantalla|signos~85_combout\ : std_logic;
SIGNAL \Pantalla|LessThan66~0_combout\ : std_logic;
SIGNAL \Pantalla|signos~86_combout\ : std_logic;
SIGNAL \Pantalla|LessThan97~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan124~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan93~0_combout\ : std_logic;
SIGNAL \Pantalla|signos~49_combout\ : std_logic;
SIGNAL \Pantalla|signos~50_combout\ : std_logic;
SIGNAL \Pantalla|signos~94_combout\ : std_logic;
SIGNAL \Pantalla|signos~51_combout\ : std_logic;
SIGNAL \Pantalla|signos~52_combout\ : std_logic;
SIGNAL \Pantalla|LessThan99~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan94~0_combout\ : std_logic;
SIGNAL \Pantalla|por_h_8~0_combout\ : std_logic;
SIGNAL \Pantalla|signos~53_combout\ : std_logic;
SIGNAL \Pantalla|signos~54_combout\ : std_logic;
SIGNAL \Pantalla|LessThan82~3_combout\ : std_logic;
SIGNAL \Pantalla|LessThan82~4_combout\ : std_logic;
SIGNAL \Pantalla|LessThan28~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan33~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan33~1_combout\ : std_logic;
SIGNAL \Pantalla|signos~27_combout\ : std_logic;
SIGNAL \Pantalla|LessThan57~0_combout\ : std_logic;
SIGNAL \Pantalla|signos~28_combout\ : std_logic;
SIGNAL \Pantalla|signos~56_combout\ : std_logic;
SIGNAL \Pantalla|tres_h_1~2_combout\ : std_logic;
SIGNAL \Pantalla|LessThan32~0_combout\ : std_logic;
SIGNAL \Pantalla|signos~57_combout\ : std_logic;
SIGNAL \Pantalla|LessThan63~0_combout\ : std_logic;
SIGNAL \Pantalla|signos~55_combout\ : std_logic;
SIGNAL \Pantalla|signos~58_combout\ : std_logic;
SIGNAL \Pantalla|LessThan60~0_combout\ : std_logic;
SIGNAL \Pantalla|cinco_v_2~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan54~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan57~1_combout\ : std_logic;
SIGNAL \Pantalla|signos~59_combout\ : std_logic;
SIGNAL \Pantalla|signos~97_combout\ : std_logic;
SIGNAL \Pantalla|LessThan48~5_combout\ : std_logic;
SIGNAL \Pantalla|LessThan48~4_combout\ : std_logic;
SIGNAL \Pantalla|signos~60_combout\ : std_logic;
SIGNAL \Pantalla|signos~61_combout\ : std_logic;
SIGNAL \Pantalla|signos~62_combout\ : std_logic;
SIGNAL \Pantalla|LessThan139~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan44~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan43~0_combout\ : std_logic;
SIGNAL \Pantalla|signos~63_combout\ : std_logic;
SIGNAL \Pantalla|LessThan38~0_combout\ : std_logic;
SIGNAL \Pantalla|signos~64_combout\ : std_logic;
SIGNAL \Pantalla|signos~65_combout\ : std_logic;
SIGNAL \Pantalla|LessThan61~0_combout\ : std_logic;
SIGNAL \Pantalla|signos~68_combout\ : std_logic;
SIGNAL \Pantalla|signos~66_combout\ : std_logic;
SIGNAL \Pantalla|signos~67_combout\ : std_logic;
SIGNAL \Pantalla|signos~69_combout\ : std_logic;
SIGNAL \Pantalla|signos~70_combout\ : std_logic;
SIGNAL \Pantalla|signos~71_combout\ : std_logic;
SIGNAL \Pantalla|LessThan46~0_combout\ : std_logic;
SIGNAL \Pantalla|signos~72_combout\ : std_logic;
SIGNAL \Pantalla|signos~73_combout\ : std_logic;
SIGNAL \Pantalla|signos~74_combout\ : std_logic;
SIGNAL \Pantalla|signos~75_combout\ : std_logic;
SIGNAL \Pantalla|signos~76_combout\ : std_logic;
SIGNAL \Pantalla|signos~88_combout\ : std_logic;
SIGNAL \Pantalla|LessThan38~1_combout\ : std_logic;
SIGNAL \Pantalla|LessThan38~2_combout\ : std_logic;
SIGNAL \Pantalla|LessThan39~1_combout\ : std_logic;
SIGNAL \Pantalla|signos~48_combout\ : std_logic;
SIGNAL \Pantalla|signos~89_combout\ : std_logic;
SIGNAL \Pantalla|signos~20_combout\ : std_logic;
SIGNAL \Pantalla|signos~21_combout\ : std_logic;
SIGNAL \Pantalla|signos~22_combout\ : std_logic;
SIGNAL \Pantalla|LessThan5~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan127~0_combout\ : std_logic;
SIGNAL \Pantalla|exterior~0_combout\ : std_logic;
SIGNAL \Pantalla|exterior~1_combout\ : std_logic;
SIGNAL \Pantalla|LessThan139~1_combout\ : std_logic;
SIGNAL \Pantalla|exterior_h_1~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan140~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan140~1_combout\ : std_logic;
SIGNAL \Pantalla|exterior~2_combout\ : std_logic;
SIGNAL \Pantalla|exterior~3_combout\ : std_logic;
SIGNAL \Pantalla|exterior_h_1~1_combout\ : std_logic;
SIGNAL \Pantalla|exterior~4_combout\ : std_logic;
SIGNAL \Pantalla|exterior_h_1~2_combout\ : std_logic;
SIGNAL \Pantalla|exterior_h_1~3_combout\ : std_logic;
SIGNAL \Pantalla|LessThan3~2_combout\ : std_logic;
SIGNAL \Pantalla|exterior~5_combout\ : std_logic;
SIGNAL \Pantalla|exterior~6_combout\ : std_logic;
SIGNAL \Pantalla|g_1~4_combout\ : std_logic;
SIGNAL \Pantalla|c_4~0_combout\ : std_logic;
SIGNAL \Pantalla|dos_h_2~0_combout\ : std_logic;
SIGNAL \Pantalla|dos_h_2~1_combout\ : std_logic;
SIGNAL \Pantalla|VGA_ROJO~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan41~0_combout\ : std_logic;
SIGNAL \Pantalla|f_1~0_combout\ : std_logic;
SIGNAL \Pantalla|tres_h_1~0_combout\ : std_logic;
SIGNAL \Pantalla|signos~33_combout\ : std_logic;
SIGNAL \Pantalla|signos~92_combout\ : std_logic;
SIGNAL \Pantalla|signos~34_combout\ : std_logic;
SIGNAL \Pantalla|dos_h_7~2_combout\ : std_logic;
SIGNAL \Pantalla|signos~35_combout\ : std_logic;
SIGNAL \Pantalla|signos~93_combout\ : std_logic;
SIGNAL \Pantalla|signos~36_combout\ : std_logic;
SIGNAL \Pantalla|signos~29_combout\ : std_logic;
SIGNAL \Pantalla|LessThan31~1_combout\ : std_logic;
SIGNAL \Pantalla|c_0~0_combout\ : std_logic;
SIGNAL \Pantalla|mas_v~2_combout\ : std_logic;
SIGNAL \Pantalla|signos~91_combout\ : std_logic;
SIGNAL \Pantalla|signos~26_combout\ : std_logic;
SIGNAL \Pantalla|VGA_ROJO~3_combout\ : std_logic;
SIGNAL \Pantalla|por_h_1~0_combout\ : std_logic;
SIGNAL \Pantalla|mas_h~0_combout\ : std_logic;
SIGNAL \Pantalla|signos~32_combout\ : std_logic;
SIGNAL \Pantalla|VGA_ROJO~4_combout\ : std_logic;
SIGNAL \Pantalla|por_h_5~0_combout\ : std_logic;
SIGNAL \Pantalla|ocho_h_1~2_combout\ : std_logic;
SIGNAL \Pantalla|signos~90_combout\ : std_logic;
SIGNAL \Pantalla|signos~24_combout\ : std_logic;
SIGNAL \Pantalla|signos~25_combout\ : std_logic;
SIGNAL \Pantalla|VGA_ROJO~1_combout\ : std_logic;
SIGNAL \Pantalla|tres_h_1~1_combout\ : std_logic;
SIGNAL \Pantalla|tres_h_1~3_combout\ : std_logic;
SIGNAL \Pantalla|VGA_ROJO~2_combout\ : std_logic;
SIGNAL \Pantalla|VGA_ROJO~5_combout\ : std_logic;
SIGNAL \Pantalla|LessThan53~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan53~1_combout\ : std_logic;
SIGNAL \Pantalla|LessThan55~1_combout\ : std_logic;
SIGNAL \Pantalla|LessThan55~2_combout\ : std_logic;
SIGNAL \Pantalla|signos~44_combout\ : std_logic;
SIGNAL \Pantalla|signos~38_combout\ : std_logic;
SIGNAL \Pantalla|signos~37_combout\ : std_logic;
SIGNAL \Pantalla|igual_h_1~0_combout\ : std_logic;
SIGNAL \Pantalla|igual_h_1~1_combout\ : std_logic;
SIGNAL \Pantalla|signos~39_combout\ : std_logic;
SIGNAL \Pantalla|signos~40_combout\ : std_logic;
SIGNAL \Pantalla|signos~41_combout\ : std_logic;
SIGNAL \Pantalla|signos~42_combout\ : std_logic;
SIGNAL \Pantalla|signos~43_combout\ : std_logic;
SIGNAL \Pantalla|signos~98_combout\ : std_logic;
SIGNAL \Pantalla|signos~99_combout\ : std_logic;
SIGNAL \Pantalla|LessThan6~0_combout\ : std_logic;
SIGNAL \Pantalla|signos~45_combout\ : std_logic;
SIGNAL \Pantalla|signos~46_combout\ : std_logic;
SIGNAL \Pantalla|signos~47_combout\ : std_logic;
SIGNAL \Pantalla|VGA_ROJO~6_combout\ : std_logic;
SIGNAL \Pantalla|VGA_ROJO~7_combout\ : std_logic;
SIGNAL \Pantalla|marco~2_combout\ : std_logic;
SIGNAL \Pantalla|LessThan155~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan154~0_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_5~0_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank~18_combout\ : std_logic;
SIGNAL \Pantalla|LessThan153~0_combout\ : std_logic;
SIGNAL \Pantalla|d_0~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan144~0_combout\ : std_logic;
SIGNAL \Pantalla|a_0~0_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_4~5_combout\ : std_logic;
SIGNAL \Pantalla|g_4~0_combout\ : std_logic;
SIGNAL \Pantalla|marco~1_combout\ : std_logic;
SIGNAL \Pantalla|LessThan6~1_combout\ : std_logic;
SIGNAL \Pantalla|n~19_combout\ : std_logic;
SIGNAL \Pantalla|n~20_combout\ : std_logic;
SIGNAL \Pantalla|LessThan119~1_combout\ : std_logic;
SIGNAL \Pantalla|n~9_combout\ : std_logic;
SIGNAL \Pantalla|n~10_combout\ : std_logic;
SIGNAL \Pantalla|n~1_combout\ : std_logic;
SIGNAL \Pantalla|n~5_combout\ : std_logic;
SIGNAL \Pantalla|n~6_combout\ : std_logic;
SIGNAL \Pantalla|n~2_combout\ : std_logic;
SIGNAL \Pantalla|n~7_combout\ : std_logic;
SIGNAL \Pantalla|n~8_combout\ : std_logic;
SIGNAL \Pantalla|n~11_combout\ : std_logic;
SIGNAL \Pantalla|n~3_combout\ : std_logic;
SIGNAL \Pantalla|n~4_combout\ : std_logic;
SIGNAL \Pantalla|LessThan117~0_combout\ : std_logic;
SIGNAL \Pantalla|bloq_1~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan22~0_combout\ : std_logic;
SIGNAL \Pantalla|bloq_0~0_combout\ : std_logic;
SIGNAL \Pantalla|LessThan122~0_combout\ : std_logic;
SIGNAL \Pantalla|n~12_combout\ : std_logic;
SIGNAL \Pantalla|n~13_combout\ : std_logic;
SIGNAL \Pantalla|n~14_combout\ : std_logic;
SIGNAL \Pantalla|n~15_combout\ : std_logic;
SIGNAL \Pantalla|n~16_combout\ : std_logic;
SIGNAL \Pantalla|n~17_combout\ : std_logic;
SIGNAL \Pantalla|n~18_combout\ : std_logic;
SIGNAL \Pantalla|n~21_combout\ : std_logic;
SIGNAL \Pantalla|c_0~3_combout\ : std_logic;
SIGNAL \Pantalla|f_0~0_combout\ : std_logic;
SIGNAL \Pantalla|f_4~combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_4~4_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_4~6_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_4~2_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_4~3_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_4~8_combout\ : std_logic;
SIGNAL \Pantalla|g_4~combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_4~14_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_4~7_combout\ : std_logic;
SIGNAL \Pantalla|Mux4~6_combout\ : std_logic;
SIGNAL \Pantalla|Mux4~7_combout\ : std_logic;
SIGNAL \Pantalla|Mux4~0_combout\ : std_logic;
SIGNAL \Pantalla|Mux4~1_combout\ : std_logic;
SIGNAL \Pantalla|Mux4~2_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_4~12_combout\ : std_logic;
SIGNAL \Pantalla|Mux4~8_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_4~13_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_4~9_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_4~10_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_4~11_combout\ : std_logic;
SIGNAL \Pantalla|Mux4~9_combout\ : std_logic;
SIGNAL \Pantalla|Mux4~10_combout\ : std_logic;
SIGNAL \Pantalla|LessThan164~0_combout\ : std_logic;
SIGNAL \Pantalla|g_3~0_combout\ : std_logic;
SIGNAL \Pantalla|Mux3~0_combout\ : std_logic;
SIGNAL \Pantalla|e_3~0_combout\ : std_logic;
SIGNAL \Pantalla|e_3~1_combout\ : std_logic;
SIGNAL \Pantalla|c_3~1_combout\ : std_logic;
SIGNAL \Pantalla|c_3~2_combout\ : std_logic;
SIGNAL \Pantalla|Mux3~1_combout\ : std_logic;
SIGNAL \Pantalla|Mux3~2_combout\ : std_logic;
SIGNAL \Pantalla|g_3~combout\ : std_logic;
SIGNAL \Pantalla|e_3~combout\ : std_logic;
SIGNAL \Pantalla|Mux3~3_combout\ : std_logic;
SIGNAL \Pantalla|Mux3~4_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_3~9_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_3~14_combout\ : std_logic;
SIGNAL \Pantalla|Mux3~7_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_3~2_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_3~11_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_3~12_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_3~10_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_3~13_combout\ : std_logic;
SIGNAL \Pantalla|Mux3~8_combout\ : std_logic;
SIGNAL \Pantalla|f_3~combout\ : std_logic;
SIGNAL \Pantalla|c_3~combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_3~3_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_3~5_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_3~4_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_3~6_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_3~7_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_3~8_combout\ : std_logic;
SIGNAL \Pantalla|Mux3~5_combout\ : std_logic;
SIGNAL \Pantalla|Mux3~6_combout\ : std_logic;
SIGNAL \Pantalla|Mux3~9_combout\ : std_logic;
SIGNAL \Pantalla|e_2~0_combout\ : std_logic;
SIGNAL \Pantalla|e_2~1_combout\ : std_logic;
SIGNAL \Pantalla|e_2~combout\ : std_logic;
SIGNAL \Pantalla|b_2~0_combout\ : std_logic;
SIGNAL \Pantalla|g_2~0_combout\ : std_logic;
SIGNAL \Pantalla|g_2~combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_2~2_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_2~11_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_2~12_combout\ : std_logic;
SIGNAL \Pantalla|Mux2~1_combout\ : std_logic;
SIGNAL \Pantalla|Mux2~0_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_2~14_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_2~9_combout\ : std_logic;
SIGNAL \Pantalla|Mux2~7_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_2~10_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_2~13_combout\ : std_logic;
SIGNAL \Pantalla|Mux2~8_combout\ : std_logic;
SIGNAL \Pantalla|c_2~0_combout\ : std_logic;
SIGNAL \Pantalla|f_2~combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_2~3_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_2~7_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_2~8_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_2~5_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_2~4_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_2~6_combout\ : std_logic;
SIGNAL \Pantalla|Mux2~5_combout\ : std_logic;
SIGNAL \Pantalla|Mux2~6_combout\ : std_logic;
SIGNAL \Pantalla|Mux2~9_combout\ : std_logic;
SIGNAL \Pantalla|Mux2~2_combout\ : std_logic;
SIGNAL \Pantalla|Mux2~3_combout\ : std_logic;
SIGNAL \Pantalla|Mux2~4_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank~17_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank~5_combout\ : std_logic;
SIGNAL \Pantalla|Mux4~3_combout\ : std_logic;
SIGNAL \Pantalla|Mux4~4_combout\ : std_logic;
SIGNAL \Pantalla|Mux4~5_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank~19_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank~12_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank~13_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank~14_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank~6_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank~7_combout\ : std_logic;
SIGNAL \Pantalla|g_1~5_combout\ : std_logic;
SIGNAL \Pantalla|LessThan157~0_combout\ : std_logic;
SIGNAL \Pantalla|g_1~6_combout\ : std_logic;
SIGNAL \Pantalla|g_1~8_combout\ : std_logic;
SIGNAL \Pantalla|g_1~7_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank~0_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank~1_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank~2_combout\ : std_logic;
SIGNAL \Pantalla|g_0~0_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank~3_combout\ : std_logic;
SIGNAL \Pantalla|c_0~1_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank~4_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank~8_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank~9_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank~10_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank~11_combout\ : std_logic;
SIGNAL \display4~14_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank~15_combout\ : std_logic;
SIGNAL \Pantalla|e_0~combout\ : std_logic;
SIGNAL \Pantalla|f_0~combout\ : std_logic;
SIGNAL \Pantalla|c_0~2_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_0~0_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_0~1_combout\ : std_logic;
SIGNAL \Pantalla|Mux0~0_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_0~6_combout\ : std_logic;
SIGNAL \Pantalla|Mux0~7_combout\ : std_logic;
SIGNAL \Pantalla|g_0~combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_0~7_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_0~2_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_0~4_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_0~5_combout\ : std_logic;
SIGNAL \Pantalla|Mux0~8_combout\ : std_logic;
SIGNAL \Pantalla|c_0~combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_0~3_combout\ : std_logic;
SIGNAL \Pantalla|Mux0~3_combout\ : std_logic;
SIGNAL \Pantalla|Mux0~4_combout\ : std_logic;
SIGNAL \Pantalla|Mux0~5_combout\ : std_logic;
SIGNAL \Pantalla|Mux0~6_combout\ : std_logic;
SIGNAL \Pantalla|Mux0~9_combout\ : std_logic;
SIGNAL \Pantalla|g_1~9_combout\ : std_logic;
SIGNAL \Pantalla|Mux1~0_combout\ : std_logic;
SIGNAL \Pantalla|f_1~1_combout\ : std_logic;
SIGNAL \Pantalla|Mux1~1_combout\ : std_logic;
SIGNAL \Pantalla|Mux1~2_combout\ : std_logic;
SIGNAL \Pantalla|e_1~0_combout\ : std_logic;
SIGNAL \Pantalla|Mux1~3_combout\ : std_logic;
SIGNAL \Pantalla|Mux1~4_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_1~10_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_1~11_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_1~12_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_1~14_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_1~8_combout\ : std_logic;
SIGNAL \Pantalla|Mux1~7_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_1~13_combout\ : std_logic;
SIGNAL \Pantalla|Mux1~8_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_1~3_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_1~2_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_1~4_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_1~5_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_1~6_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_1~7_combout\ : std_logic;
SIGNAL \Pantalla|Mux1~5_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank_1~9_combout\ : std_logic;
SIGNAL \Pantalla|Mux1~6_combout\ : std_logic;
SIGNAL \Pantalla|Mux1~9_combout\ : std_logic;
SIGNAL \Pantalla|Mux0~1_combout\ : std_logic;
SIGNAL \Pantalla|Mux0~2_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank~16_combout\ : std_logic;
SIGNAL \Pantalla|VGA_blank~20_combout\ : std_logic;
SIGNAL \Pantalla|bloq_0~1_combout\ : std_logic;
SIGNAL \Pantalla|LessThan128~0_combout\ : std_logic;
SIGNAL \Pantalla|bloq_0~2_combout\ : std_logic;
SIGNAL \Pantalla|LessThan130~2_combout\ : std_logic;
SIGNAL \Pantalla|LessThan130~4_combout\ : std_logic;
SIGNAL \Pantalla|LessThan131~0_combout\ : std_logic;
SIGNAL \Pantalla|VGA_AZUL~3_combout\ : std_logic;
SIGNAL \Pantalla|LessThan124~1_combout\ : std_logic;
SIGNAL \Pantalla|VGA_AZUL~11_combout\ : std_logic;
SIGNAL \Pantalla|LessThan120~0_combout\ : std_logic;
SIGNAL \Pantalla|VGA_ROJO~12_combout\ : std_logic;
SIGNAL \Pantalla|LessThan127~1_combout\ : std_logic;
SIGNAL \Pantalla|LessThan127~2_combout\ : std_logic;
SIGNAL \Pantalla|LessThan126~1_combout\ : std_logic;
SIGNAL \Pantalla|VGA_ROJO~11_combout\ : std_logic;
SIGNAL \Pantalla|VGA_ROJO~13_combout\ : std_logic;
SIGNAL \Pantalla|bloq_1~1_combout\ : std_logic;
SIGNAL \Pantalla|bloq_1~2_combout\ : std_logic;
SIGNAL \Pantalla|bloq_3~1_combout\ : std_logic;
SIGNAL \Pantalla|bloq_3~2_combout\ : std_logic;
SIGNAL \Pantalla|VGA_AZUL~2_combout\ : std_logic;
SIGNAL \Pantalla|VGA_ROJO~8_combout\ : std_logic;
SIGNAL \Pantalla|VGA_ROJO~9_combout\ : std_logic;
SIGNAL \Pantalla|VGA_ROJO~10_combout\ : std_logic;
SIGNAL \Pantalla|VGA_ROJO~14_combout\ : std_logic;
SIGNAL \Pantalla|VGA_ROJO~combout\ : std_logic;
SIGNAL \Pantalla|LessThan130~3_combout\ : std_logic;
SIGNAL \Pantalla|marco~3_combout\ : std_logic;
SIGNAL \Pantalla|marco~4_combout\ : std_logic;
SIGNAL \Pantalla|VGA_VERDE~0_combout\ : std_logic;
SIGNAL \Pantalla|VGA_VERDE~combout\ : std_logic;
SIGNAL \Pantalla|VGA_AZUL~8_combout\ : std_logic;
SIGNAL \Pantalla|VGA_AZUL~9_combout\ : std_logic;
SIGNAL \Pantalla|VGA_AZUL~5_combout\ : std_logic;
SIGNAL \Pantalla|VGA_AZUL~6_combout\ : std_logic;
SIGNAL \Pantalla|VGA_AZUL~4_combout\ : std_logic;
SIGNAL \Pantalla|VGA_AZUL~7_combout\ : std_logic;
SIGNAL \Pantalla|VGA_AZUL~10_combout\ : std_logic;
SIGNAL \Pantalla|VGA_AZUL~combout\ : std_logic;
SIGNAL \reg_desp_B|stage0|q_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \tec_calc|q_reg_c\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \divisor|R\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \bintobcd|diezmiles\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \multiplicacion|stagea|q_reg\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \bintobcd|centena\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \bintobcd|miles\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \bintobcd|decena\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \fsm_calcu|B_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \multiplicacion|stagee|q_reg\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \reg_desp_B|stage4|q_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \bintobcd|stage0|q_reg\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \bintobcd|unidad\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \add_sub|pout_reg\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \multiplicacion|stagec|q_reg\ : std_logic_vector(33 DOWNTO 0);
SIGNAL \tec_calc|data_sync\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \bintobcd|contador_bits\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \tec_calc|q_reg_DF\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \divisor|Q\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \bintobcd|bin\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \reg_desp_A|stage0|q_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reg_desp_B|stage1|q_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reg_desp_A|stage1|q_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Pantalla|q_reg_2\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \reg_desp_B|stage2|q_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \fsm_calcu|A_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reg_desp_A|stage2|q_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reg_desp_B|stage3|q_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reg_desp_A|stage3|q_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reg_desp_A|stage4|q_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Pantalla|q_reg_1\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \tec_calc|value_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \multiplicacion|stagef|q_reg\ : std_logic_vector(33 DOWNTO 0);
SIGNAL \fsm_calcu|valor_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \controlador|stage1|result_bin_reg\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \fsm_calcu|Op_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \tec_calc|data_nosync\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \controlador|stage1|result_add_sub_reg\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \controlador|stage1|result_mult_reg\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \controlador|stage1|result_div_reg\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \ALT_INV_display0~20_combout\ : std_logic;
SIGNAL \ALT_INV_display1~20_combout\ : std_logic;
SIGNAL \ALT_INV_display2~20_combout\ : std_logic;
SIGNAL \ALT_INV_display3~20_combout\ : std_logic;
SIGNAL \ALT_INV_display4~21_combout\ : std_logic;
SIGNAL \divisor|ALT_INV_st_reg.st0~q\ : std_logic;
SIGNAL \multiplicacion|ALT_INV_state_reg.st4~q\ : std_logic;
SIGNAL \add_sub|ALT_INV_state_reg.st1~q\ : std_logic;
SIGNAL \bintobcd|ALT_INV_st_reg.st0~q\ : std_logic;
SIGNAL \Pantalla|ALT_INV_VGA_AZUL~combout\ : std_logic;
SIGNAL \Pantalla|ALT_INV_VGA_VERDE~combout\ : std_logic;
SIGNAL \Pantalla|ALT_INV_VGA_ROJO~combout\ : std_logic;
SIGNAL \enganche_n|ALT_INV_q_reg~q\ : std_logic;
SIGNAL \tec_calc|ALT_INV_Equal6~1_combout\ : std_logic;
SIGNAL \tec_calc|ALT_INV_Equal6~0_combout\ : std_logic;

BEGIN

ww_clock_50 <= clock_50;
ww_reset_n <= reset_n;
ww_fila <= fila;
columna <= ww_columna;
display5 <= ww_display5;
display4 <= ww_display4;
display3 <= ww_display3;
display2 <= ww_display2;
display1 <= ww_display1;
display0 <= ww_display0;
VGA_HS <= ww_VGA_HS;
VGA_VS <= ww_VGA_VS;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\bintobcd|st_reg.st12~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \bintobcd|st_reg.st12~q\);

\clock_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clock_50~input_o\);
\ALT_INV_display0~20_combout\ <= NOT \display0~20_combout\;
\ALT_INV_display1~20_combout\ <= NOT \display1~20_combout\;
\ALT_INV_display2~20_combout\ <= NOT \display2~20_combout\;
\ALT_INV_display3~20_combout\ <= NOT \display3~20_combout\;
\ALT_INV_display4~21_combout\ <= NOT \display4~21_combout\;
\divisor|ALT_INV_st_reg.st0~q\ <= NOT \divisor|st_reg.st0~q\;
\multiplicacion|ALT_INV_state_reg.st4~q\ <= NOT \multiplicacion|state_reg.st4~q\;
\add_sub|ALT_INV_state_reg.st1~q\ <= NOT \add_sub|state_reg.st1~q\;
\bintobcd|ALT_INV_st_reg.st0~q\ <= NOT \bintobcd|st_reg.st0~q\;
\Pantalla|ALT_INV_VGA_AZUL~combout\ <= NOT \Pantalla|VGA_AZUL~combout\;
\Pantalla|ALT_INV_VGA_VERDE~combout\ <= NOT \Pantalla|VGA_VERDE~combout\;
\Pantalla|ALT_INV_VGA_ROJO~combout\ <= NOT \Pantalla|VGA_ROJO~combout\;
\enganche_n|ALT_INV_q_reg~q\ <= NOT \enganche_n|q_reg~q\;
\tec_calc|ALT_INV_Equal6~1_combout\ <= NOT \tec_calc|Equal6~1_combout\;
\tec_calc|ALT_INV_Equal6~0_combout\ <= NOT \tec_calc|Equal6~0_combout\;

-- Location: LCCOMB_X44_Y47_N24
\~QUARTUS_CREATED_GND~I\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: IOOBUF_X29_Y0_N2
\columna[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \tec_calc|Equal7~0_combout\,
	devoe => ww_devoe,
	o => \columna[0]~output_o\);

-- Location: IOOBUF_X31_Y0_N9
\columna[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \tec_calc|ALT_INV_Equal6~0_combout\,
	devoe => ww_devoe,
	o => \columna[1]~output_o\);

-- Location: IOOBUF_X34_Y0_N16
\columna[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \tec_calc|ALT_INV_Equal6~1_combout\,
	devoe => ww_devoe,
	o => \columna[2]~output_o\);

-- Location: IOOBUF_X34_Y0_N9
\columna[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \tec_calc|columna[3]~0_combout\,
	devoe => ww_devoe,
	o => \columna[3]~output_o\);

-- Location: IOOBUF_X78_Y45_N9
\display5[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \display5[0]~output_o\);

-- Location: IOOBUF_X78_Y42_N2
\display5[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \display5[1]~output_o\);

-- Location: IOOBUF_X78_Y37_N16
\display5[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \display5[2]~output_o\);

-- Location: IOOBUF_X78_Y34_N24
\display5[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \display5[3]~output_o\);

-- Location: IOOBUF_X78_Y34_N9
\display5[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \display5[4]~output_o\);

-- Location: IOOBUF_X78_Y34_N16
\display5[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \display5[5]~output_o\);

-- Location: IOOBUF_X78_Y34_N2
\display5[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \enganche_n|ALT_INV_q_reg~q\,
	devoe => ww_devoe,
	o => \display5[6]~output_o\);

-- Location: IOOBUF_X78_Y40_N16
\display4[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display4~15_combout\,
	devoe => ww_devoe,
	o => \display4[0]~output_o\);

-- Location: IOOBUF_X78_Y40_N2
\display4[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display4~16_combout\,
	devoe => ww_devoe,
	o => \display4[1]~output_o\);

-- Location: IOOBUF_X78_Y40_N23
\display4[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display4~17_combout\,
	devoe => ww_devoe,
	o => \display4[2]~output_o\);

-- Location: IOOBUF_X78_Y42_N16
\display4[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display4~18_combout\,
	devoe => ww_devoe,
	o => \display4[3]~output_o\);

-- Location: IOOBUF_X78_Y45_N23
\display4[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display4~19_combout\,
	devoe => ww_devoe,
	o => \display4[4]~output_o\);

-- Location: IOOBUF_X78_Y40_N9
\display4[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display4~20_combout\,
	devoe => ww_devoe,
	o => \display4[5]~output_o\);

-- Location: IOOBUF_X78_Y35_N16
\display4[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_display4~21_combout\,
	devoe => ww_devoe,
	o => \display4[6]~output_o\);

-- Location: IOOBUF_X78_Y35_N23
\display3[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display3~14_combout\,
	devoe => ww_devoe,
	o => \display3[0]~output_o\);

-- Location: IOOBUF_X78_Y33_N9
\display3[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display3~15_combout\,
	devoe => ww_devoe,
	o => \display3[1]~output_o\);

-- Location: IOOBUF_X78_Y33_N2
\display3[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display3~16_combout\,
	devoe => ww_devoe,
	o => \display3[2]~output_o\);

-- Location: IOOBUF_X69_Y54_N9
\display3[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display3~17_combout\,
	devoe => ww_devoe,
	o => \display3[3]~output_o\);

-- Location: IOOBUF_X78_Y41_N9
\display3[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display3~18_combout\,
	devoe => ww_devoe,
	o => \display3[4]~output_o\);

-- Location: IOOBUF_X78_Y41_N2
\display3[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display3~19_combout\,
	devoe => ww_devoe,
	o => \display3[5]~output_o\);

-- Location: IOOBUF_X78_Y43_N16
\display3[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_display3~20_combout\,
	devoe => ww_devoe,
	o => \display3[6]~output_o\);

-- Location: IOOBUF_X78_Y44_N9
\display2[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display2~14_combout\,
	devoe => ww_devoe,
	o => \display2[0]~output_o\);

-- Location: IOOBUF_X66_Y54_N2
\display2[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display2~15_combout\,
	devoe => ww_devoe,
	o => \display2[1]~output_o\);

-- Location: IOOBUF_X69_Y54_N16
\display2[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display2~16_combout\,
	devoe => ww_devoe,
	o => \display2[2]~output_o\);

-- Location: IOOBUF_X78_Y44_N2
\display2[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display2~17_combout\,
	devoe => ww_devoe,
	o => \display2[3]~output_o\);

-- Location: IOOBUF_X78_Y43_N2
\display2[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display2~18_combout\,
	devoe => ww_devoe,
	o => \display2[4]~output_o\);

-- Location: IOOBUF_X78_Y35_N2
\display2[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display2~19_combout\,
	devoe => ww_devoe,
	o => \display2[5]~output_o\);

-- Location: IOOBUF_X78_Y43_N9
\display2[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_display2~20_combout\,
	devoe => ww_devoe,
	o => \display2[6]~output_o\);

-- Location: IOOBUF_X69_Y54_N23
\display1[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display1~14_combout\,
	devoe => ww_devoe,
	o => \display1[0]~output_o\);

-- Location: IOOBUF_X78_Y49_N9
\display1[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display1~15_combout\,
	devoe => ww_devoe,
	o => \display1[1]~output_o\);

-- Location: IOOBUF_X78_Y49_N2
\display1[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display1~16_combout\,
	devoe => ww_devoe,
	o => \display1[2]~output_o\);

-- Location: IOOBUF_X60_Y54_N9
\display1[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display1~17_combout\,
	devoe => ww_devoe,
	o => \display1[3]~output_o\);

-- Location: IOOBUF_X64_Y54_N2
\display1[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display1~18_combout\,
	devoe => ww_devoe,
	o => \display1[4]~output_o\);

-- Location: IOOBUF_X66_Y54_N30
\display1[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display1~19_combout\,
	devoe => ww_devoe,
	o => \display1[5]~output_o\);

-- Location: IOOBUF_X69_Y54_N30
\display1[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_display1~20_combout\,
	devoe => ww_devoe,
	o => \display1[6]~output_o\);

-- Location: IOOBUF_X58_Y54_N16
\display0[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display0~14_combout\,
	devoe => ww_devoe,
	o => \display0[0]~output_o\);

-- Location: IOOBUF_X74_Y54_N9
\display0[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display0~15_combout\,
	devoe => ww_devoe,
	o => \display0[1]~output_o\);

-- Location: IOOBUF_X60_Y54_N2
\display0[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display0~16_combout\,
	devoe => ww_devoe,
	o => \display0[2]~output_o\);

-- Location: IOOBUF_X62_Y54_N30
\display0[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display0~17_combout\,
	devoe => ww_devoe,
	o => \display0[3]~output_o\);

-- Location: IOOBUF_X74_Y54_N2
\display0[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display0~18_combout\,
	devoe => ww_devoe,
	o => \display0[4]~output_o\);

-- Location: IOOBUF_X74_Y54_N16
\display0[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display0~19_combout\,
	devoe => ww_devoe,
	o => \display0[5]~output_o\);

-- Location: IOOBUF_X74_Y54_N23
\display0[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_display0~20_combout\,
	devoe => ww_devoe,
	o => \display0[6]~output_o\);

-- Location: IOOBUF_X0_Y18_N2
\VGA_HS~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Pantalla|val1~1_combout\,
	devoe => ww_devoe,
	o => \VGA_HS~output_o\);

-- Location: IOOBUF_X0_Y13_N9
\VGA_VS~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Pantalla|val4~1_combout\,
	devoe => ww_devoe,
	o => \VGA_VS~output_o\);

-- Location: IOOBUF_X18_Y0_N30
\VGA_R[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Pantalla|ALT_INV_VGA_ROJO~combout\,
	devoe => ww_devoe,
	o => \VGA_R[0]~output_o\);

-- Location: IOOBUF_X0_Y12_N9
\VGA_R[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Pantalla|ALT_INV_VGA_ROJO~combout\,
	devoe => ww_devoe,
	o => \VGA_R[1]~output_o\);

-- Location: IOOBUF_X16_Y0_N16
\VGA_R[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Pantalla|ALT_INV_VGA_ROJO~combout\,
	devoe => ww_devoe,
	o => \VGA_R[2]~output_o\);

-- Location: IOOBUF_X16_Y0_N23
\VGA_R[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Pantalla|ALT_INV_VGA_ROJO~combout\,
	devoe => ww_devoe,
	o => \VGA_R[3]~output_o\);

-- Location: IOOBUF_X0_Y9_N2
\VGA_G[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Pantalla|ALT_INV_VGA_VERDE~combout\,
	devoe => ww_devoe,
	o => \VGA_G[0]~output_o\);

-- Location: IOOBUF_X0_Y15_N9
\VGA_G[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Pantalla|ALT_INV_VGA_VERDE~combout\,
	devoe => ww_devoe,
	o => \VGA_G[1]~output_o\);

-- Location: IOOBUF_X0_Y3_N9
\VGA_G[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Pantalla|ALT_INV_VGA_VERDE~combout\,
	devoe => ww_devoe,
	o => \VGA_G[2]~output_o\);

-- Location: IOOBUF_X0_Y3_N2
\VGA_G[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Pantalla|ALT_INV_VGA_VERDE~combout\,
	devoe => ww_devoe,
	o => \VGA_G[3]~output_o\);

-- Location: IOOBUF_X0_Y13_N2
\VGA_B[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Pantalla|ALT_INV_VGA_AZUL~combout\,
	devoe => ww_devoe,
	o => \VGA_B[0]~output_o\);

-- Location: IOOBUF_X0_Y15_N2
\VGA_B[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Pantalla|ALT_INV_VGA_AZUL~combout\,
	devoe => ww_devoe,
	o => \VGA_B[1]~output_o\);

-- Location: IOOBUF_X0_Y23_N2
\VGA_B[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Pantalla|ALT_INV_VGA_AZUL~combout\,
	devoe => ww_devoe,
	o => \VGA_B[2]~output_o\);

-- Location: IOOBUF_X0_Y18_N9
\VGA_B[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Pantalla|ALT_INV_VGA_AZUL~combout\,
	devoe => ww_devoe,
	o => \VGA_B[3]~output_o\);

-- Location: IOIBUF_X34_Y0_N29
\clock_50~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock_50,
	o => \clock_50~input_o\);

-- Location: CLKCTRL_G19
\clock_50~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X55_Y25_N26
\tec_calc|q_reg_c[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|q_reg_c[0]~1_combout\ = !\tec_calc|q_reg_c\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tec_calc|q_reg_c\(0),
	combout => \tec_calc|q_reg_c[0]~1_combout\);

-- Location: IOIBUF_X51_Y54_N29
\reset_n~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset_n,
	o => \reset_n~input_o\);

-- Location: LCCOMB_X46_Y38_N12
\bintobcd|stage0|q_reg[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|q_reg[0]~0_combout\ = !\bintobcd|stage0|q_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bintobcd|stage0|q_reg\(0),
	combout => \bintobcd|stage0|q_reg[0]~0_combout\);

-- Location: FF_X46_Y38_N13
\bintobcd|stage0|q_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|stage0|q_reg[0]~0_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|stage0|q_reg\(0));

-- Location: LCCOMB_X55_Y29_N12
\tec_calc|q_reg_DF[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|q_reg_DF[1]~3_combout\ = \bintobcd|stage0|q_reg\(0) $ (\tec_calc|q_reg_DF\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|stage0|q_reg\(0),
	datac => \tec_calc|q_reg_DF\(1),
	combout => \tec_calc|q_reg_DF[1]~3_combout\);

-- Location: FF_X55_Y29_N13
\tec_calc|q_reg_DF[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|q_reg_DF[1]~3_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|q_reg_DF\(1));

-- Location: LCCOMB_X55_Y29_N18
\tec_calc|q_reg_DF[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|q_reg_DF[2]~2_combout\ = \tec_calc|q_reg_DF\(2) $ (((\bintobcd|stage0|q_reg\(0) & \tec_calc|q_reg_DF\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|stage0|q_reg\(0),
	datac => \tec_calc|q_reg_DF\(2),
	datad => \tec_calc|q_reg_DF\(1),
	combout => \tec_calc|q_reg_DF[2]~2_combout\);

-- Location: FF_X55_Y29_N19
\tec_calc|q_reg_DF[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|q_reg_DF[2]~2_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|q_reg_DF\(2));

-- Location: LCCOMB_X55_Y29_N28
\tec_calc|q_reg_DF[3]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|q_reg_DF[3]~1_combout\ = \tec_calc|q_reg_DF\(3) $ (((\tec_calc|q_reg_DF\(1) & (\bintobcd|stage0|q_reg\(0) & \tec_calc|q_reg_DF\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|q_reg_DF\(1),
	datab => \bintobcd|stage0|q_reg\(0),
	datac => \tec_calc|q_reg_DF\(3),
	datad => \tec_calc|q_reg_DF\(2),
	combout => \tec_calc|q_reg_DF[3]~1_combout\);

-- Location: FF_X55_Y29_N29
\tec_calc|q_reg_DF[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|q_reg_DF[3]~1_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|q_reg_DF\(3));

-- Location: LCCOMB_X55_Y29_N14
\tec_calc|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|Equal0~0_combout\ = (\tec_calc|q_reg_DF\(1) & (\tec_calc|q_reg_DF\(2) & (\bintobcd|stage0|q_reg\(0) & \tec_calc|q_reg_DF\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|q_reg_DF\(1),
	datab => \tec_calc|q_reg_DF\(2),
	datac => \bintobcd|stage0|q_reg\(0),
	datad => \tec_calc|q_reg_DF\(3),
	combout => \tec_calc|Equal0~0_combout\);

-- Location: LCCOMB_X56_Y25_N20
\tec_calc|q_reg_DF[4]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|q_reg_DF[4]~0_combout\ = \tec_calc|Equal0~0_combout\ $ (\tec_calc|q_reg_DF\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tec_calc|Equal0~0_combout\,
	datac => \tec_calc|q_reg_DF\(4),
	combout => \tec_calc|q_reg_DF[4]~0_combout\);

-- Location: FF_X56_Y25_N21
\tec_calc|q_reg_DF[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|q_reg_DF[4]~0_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|q_reg_DF\(4));

-- Location: LCCOMB_X56_Y25_N10
\tec_calc|q_next_DF[5]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|q_next_DF[5]~4_combout\ = (!\tec_calc|Equal0~7_combout\ & (\tec_calc|q_reg_DF\(5) $ (((\tec_calc|Equal0~0_combout\ & \tec_calc|q_reg_DF\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|Equal0~0_combout\,
	datab => \tec_calc|q_reg_DF\(4),
	datac => \tec_calc|q_reg_DF\(5),
	datad => \tec_calc|Equal0~7_combout\,
	combout => \tec_calc|q_next_DF[5]~4_combout\);

-- Location: FF_X56_Y25_N11
\tec_calc|q_reg_DF[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|q_next_DF[5]~4_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|q_reg_DF\(5));

-- Location: LCCOMB_X57_Y25_N6
\tec_calc|q_reg_DF[10]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|q_reg_DF[10]~11_combout\ = \tec_calc|q_reg_DF\(10) $ (\tec_calc|u|gen1:9:stage0|cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tec_calc|q_reg_DF\(10),
	datad => \tec_calc|u|gen1:9:stage0|cout~0_combout\,
	combout => \tec_calc|q_reg_DF[10]~11_combout\);

-- Location: FF_X57_Y25_N7
\tec_calc|q_reg_DF[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|q_reg_DF[10]~11_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|q_reg_DF\(10));

-- Location: LCCOMB_X57_Y25_N22
\tec_calc|q_reg_DF[12]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|q_reg_DF[12]~10_combout\ = \tec_calc|q_reg_DF\(12) $ (((\tec_calc|q_reg_DF\(11) & (\tec_calc|u|gen1:9:stage0|cout~0_combout\ & \tec_calc|q_reg_DF\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|q_reg_DF\(11),
	datab => \tec_calc|u|gen1:9:stage0|cout~0_combout\,
	datac => \tec_calc|q_reg_DF\(12),
	datad => \tec_calc|q_reg_DF\(10),
	combout => \tec_calc|q_reg_DF[12]~10_combout\);

-- Location: FF_X57_Y25_N23
\tec_calc|q_reg_DF[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|q_reg_DF[12]~10_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|q_reg_DF\(12));

-- Location: LCCOMB_X57_Y25_N30
\tec_calc|u|gen1:12:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|u|gen1:12:stage0|cout~0_combout\ = (\tec_calc|q_reg_DF\(11) & (\tec_calc|u|gen1:9:stage0|cout~0_combout\ & (\tec_calc|q_reg_DF\(12) & \tec_calc|q_reg_DF\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|q_reg_DF\(11),
	datab => \tec_calc|u|gen1:9:stage0|cout~0_combout\,
	datac => \tec_calc|q_reg_DF\(12),
	datad => \tec_calc|q_reg_DF\(10),
	combout => \tec_calc|u|gen1:12:stage0|cout~0_combout\);

-- Location: LCCOMB_X57_Y25_N16
\tec_calc|q_reg_DF[13]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|q_reg_DF[13]~9_combout\ = \tec_calc|u|gen1:12:stage0|cout~0_combout\ $ (\tec_calc|q_reg_DF\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|u|gen1:12:stage0|cout~0_combout\,
	datac => \tec_calc|q_reg_DF\(13),
	combout => \tec_calc|q_reg_DF[13]~9_combout\);

-- Location: FF_X57_Y25_N17
\tec_calc|q_reg_DF[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|q_reg_DF[13]~9_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|q_reg_DF\(13));

-- Location: LCCOMB_X57_Y25_N28
\tec_calc|q_next_DF[14]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|q_next_DF[14]~7_combout\ = (!\tec_calc|Equal0~7_combout\ & (\tec_calc|q_reg_DF\(14) $ (((\tec_calc|u|gen1:12:stage0|cout~0_combout\ & \tec_calc|q_reg_DF\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|u|gen1:12:stage0|cout~0_combout\,
	datab => \tec_calc|q_reg_DF\(13),
	datac => \tec_calc|q_reg_DF\(14),
	datad => \tec_calc|Equal0~7_combout\,
	combout => \tec_calc|q_next_DF[14]~7_combout\);

-- Location: FF_X57_Y25_N29
\tec_calc|q_reg_DF[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|q_next_DF[14]~7_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|q_reg_DF\(14));

-- Location: LCCOMB_X57_Y25_N24
\tec_calc|q_reg_DF[15]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|q_reg_DF[15]~8_combout\ = \tec_calc|q_reg_DF\(15) $ (((\tec_calc|u|gen1:12:stage0|cout~0_combout\ & (\tec_calc|q_reg_DF\(13) & \tec_calc|q_reg_DF\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|u|gen1:12:stage0|cout~0_combout\,
	datab => \tec_calc|q_reg_DF\(13),
	datac => \tec_calc|q_reg_DF\(15),
	datad => \tec_calc|q_reg_DF\(14),
	combout => \tec_calc|q_reg_DF[15]~8_combout\);

-- Location: FF_X57_Y25_N25
\tec_calc|q_reg_DF[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|q_reg_DF[15]~8_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|q_reg_DF\(15));

-- Location: LCCOMB_X57_Y25_N4
\tec_calc|u|gen1:15:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|u|gen1:15:stage0|cout~0_combout\ = (\tec_calc|q_reg_DF\(15) & (\tec_calc|q_reg_DF\(13) & (\tec_calc|u|gen1:12:stage0|cout~0_combout\ & \tec_calc|q_reg_DF\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|q_reg_DF\(15),
	datab => \tec_calc|q_reg_DF\(13),
	datac => \tec_calc|u|gen1:12:stage0|cout~0_combout\,
	datad => \tec_calc|q_reg_DF\(14),
	combout => \tec_calc|u|gen1:15:stage0|cout~0_combout\);

-- Location: LCCOMB_X56_Y25_N26
\tec_calc|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|Equal0~1_combout\ = (\tec_calc|q_reg_DF\(4) & (\tec_calc|Equal0~0_combout\ & \tec_calc|q_reg_DF\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tec_calc|q_reg_DF\(4),
	datac => \tec_calc|Equal0~0_combout\,
	datad => \tec_calc|q_reg_DF\(5),
	combout => \tec_calc|Equal0~1_combout\);

-- Location: LCCOMB_X57_Y25_N26
\tec_calc|q_reg_DF[16]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|q_reg_DF[16]~7_combout\ = \tec_calc|u|gen1:15:stage0|cout~0_combout\ $ (\tec_calc|q_reg_DF\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tec_calc|u|gen1:15:stage0|cout~0_combout\,
	datac => \tec_calc|q_reg_DF\(16),
	combout => \tec_calc|q_reg_DF[16]~7_combout\);

-- Location: FF_X57_Y25_N27
\tec_calc|q_reg_DF[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|q_reg_DF[16]~7_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|q_reg_DF\(16));

-- Location: LCCOMB_X57_Y25_N0
\tec_calc|q_reg_DF[17]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|q_reg_DF[17]~6_combout\ = \tec_calc|q_reg_DF\(17) $ (((\tec_calc|q_reg_DF\(16) & \tec_calc|u|gen1:15:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|q_reg_DF\(16),
	datab => \tec_calc|u|gen1:15:stage0|cout~0_combout\,
	datac => \tec_calc|q_reg_DF\(17),
	combout => \tec_calc|q_reg_DF[17]~6_combout\);

-- Location: FF_X57_Y25_N1
\tec_calc|q_reg_DF[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|q_reg_DF[17]~6_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|q_reg_DF\(17));

-- Location: LCCOMB_X56_Y25_N18
\tec_calc|u|gen1:18:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|u|gen1:18:stage0|s~combout\ = \tec_calc|q_reg_DF\(18) $ (((\tec_calc|u|gen1:15:stage0|cout~0_combout\ & (\tec_calc|q_reg_DF\(17) & \tec_calc|q_reg_DF\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|u|gen1:15:stage0|cout~0_combout\,
	datab => \tec_calc|q_reg_DF\(18),
	datac => \tec_calc|q_reg_DF\(17),
	datad => \tec_calc|q_reg_DF\(16),
	combout => \tec_calc|u|gen1:18:stage0|s~combout\);

-- Location: LCCOMB_X56_Y25_N28
\tec_calc|q_next_DF[18]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|q_next_DF[18]~11_combout\ = (\tec_calc|u|gen1:18:stage0|s~combout\ & (((!\tec_calc|Equal0~6_combout\) # (!\tec_calc|Equal0~2_combout\)) # (!\tec_calc|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|Equal0~1_combout\,
	datab => \tec_calc|Equal0~2_combout\,
	datac => \tec_calc|Equal0~6_combout\,
	datad => \tec_calc|u|gen1:18:stage0|s~combout\,
	combout => \tec_calc|q_next_DF[18]~11_combout\);

-- Location: FF_X56_Y25_N29
\tec_calc|q_reg_DF[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|q_next_DF[18]~11_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|q_reg_DF\(18));

-- Location: LCCOMB_X56_Y25_N24
\tec_calc|u|gen1:18:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|u|gen1:18:stage0|cout~0_combout\ = (\tec_calc|u|gen1:15:stage0|cout~0_combout\ & (\tec_calc|q_reg_DF\(18) & (\tec_calc|q_reg_DF\(17) & \tec_calc|q_reg_DF\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|u|gen1:15:stage0|cout~0_combout\,
	datab => \tec_calc|q_reg_DF\(18),
	datac => \tec_calc|q_reg_DF\(17),
	datad => \tec_calc|q_reg_DF\(16),
	combout => \tec_calc|u|gen1:18:stage0|cout~0_combout\);

-- Location: LCCOMB_X55_Y25_N14
\tec_calc|q_next_DF[19]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|q_next_DF[19]~6_combout\ = (!\tec_calc|Equal0~7_combout\ & (\tec_calc|q_reg_DF\(19) $ (\tec_calc|u|gen1:18:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tec_calc|Equal0~7_combout\,
	datac => \tec_calc|q_reg_DF\(19),
	datad => \tec_calc|u|gen1:18:stage0|cout~0_combout\,
	combout => \tec_calc|q_next_DF[19]~6_combout\);

-- Location: FF_X55_Y25_N15
\tec_calc|q_reg_DF[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|q_next_DF[19]~6_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|q_reg_DF\(19));

-- Location: LCCOMB_X55_Y25_N30
\tec_calc|q_reg_DF[20]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|q_reg_DF[20]~5_combout\ = \tec_calc|q_reg_DF\(20) $ (((\tec_calc|q_reg_DF\(19) & \tec_calc|u|gen1:18:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tec_calc|q_reg_DF\(19),
	datac => \tec_calc|q_reg_DF\(20),
	datad => \tec_calc|u|gen1:18:stage0|cout~0_combout\,
	combout => \tec_calc|q_reg_DF[20]~5_combout\);

-- Location: FF_X55_Y25_N31
\tec_calc|q_reg_DF[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|q_reg_DF[20]~5_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|q_reg_DF\(20));

-- Location: LCCOMB_X55_Y25_N16
\tec_calc|q_reg_DF[21]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|q_reg_DF[21]~4_combout\ = \tec_calc|q_reg_DF\(21) $ (((\tec_calc|q_reg_DF\(20) & (\tec_calc|q_reg_DF\(19) & \tec_calc|u|gen1:18:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|q_reg_DF\(20),
	datab => \tec_calc|q_reg_DF\(19),
	datac => \tec_calc|q_reg_DF\(21),
	datad => \tec_calc|u|gen1:18:stage0|cout~0_combout\,
	combout => \tec_calc|q_reg_DF[21]~4_combout\);

-- Location: FF_X55_Y25_N17
\tec_calc|q_reg_DF[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|q_reg_DF[21]~4_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|q_reg_DF\(21));

-- Location: LCCOMB_X55_Y25_N2
\tec_calc|u|gen1:21:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|u|gen1:21:stage0|cout~0_combout\ = (\tec_calc|q_reg_DF\(20) & (\tec_calc|q_reg_DF\(21) & (\tec_calc|q_reg_DF\(19) & \tec_calc|u|gen1:18:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|q_reg_DF\(20),
	datab => \tec_calc|q_reg_DF\(21),
	datac => \tec_calc|q_reg_DF\(19),
	datad => \tec_calc|u|gen1:18:stage0|cout~0_combout\,
	combout => \tec_calc|u|gen1:21:stage0|cout~0_combout\);

-- Location: LCCOMB_X55_Y25_N0
\tec_calc|q_next_DF[22]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|q_next_DF[22]~5_combout\ = (!\tec_calc|Equal0~7_combout\ & (\tec_calc|q_reg_DF\(22) $ (\tec_calc|u|gen1:21:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tec_calc|Equal0~7_combout\,
	datac => \tec_calc|q_reg_DF\(22),
	datad => \tec_calc|u|gen1:21:stage0|cout~0_combout\,
	combout => \tec_calc|q_next_DF[22]~5_combout\);

-- Location: FF_X55_Y25_N1
\tec_calc|q_reg_DF[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|q_next_DF[22]~5_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|q_reg_DF\(22));

-- Location: LCCOMB_X55_Y25_N24
\tec_calc|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|Equal0~2_combout\ = (!\tec_calc|q_reg_DF\(20) & (!\tec_calc|q_reg_DF\(21) & (\tec_calc|q_reg_DF\(19) & \tec_calc|q_reg_DF\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|q_reg_DF\(20),
	datab => \tec_calc|q_reg_DF\(21),
	datac => \tec_calc|q_reg_DF\(19),
	datad => \tec_calc|q_reg_DF\(22),
	combout => \tec_calc|Equal0~2_combout\);

-- Location: LCCOMB_X56_Y25_N6
\tec_calc|q_next_DF[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|q_next_DF[6]~10_combout\ = (\tec_calc|q_reg_DF\(6) & (((!\tec_calc|Equal0~1_combout\)))) # (!\tec_calc|q_reg_DF\(6) & (\tec_calc|Equal0~1_combout\ & ((!\tec_calc|Equal0~2_combout\) # (!\tec_calc|Equal0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|Equal0~6_combout\,
	datab => \tec_calc|Equal0~2_combout\,
	datac => \tec_calc|q_reg_DF\(6),
	datad => \tec_calc|Equal0~1_combout\,
	combout => \tec_calc|q_next_DF[6]~10_combout\);

-- Location: FF_X56_Y25_N7
\tec_calc|q_reg_DF[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|q_next_DF[6]~10_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|q_reg_DF\(6));

-- Location: LCCOMB_X56_Y25_N16
\tec_calc|u|gen1:6:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|u|gen1:6:stage0|cout~0_combout\ = (\tec_calc|q_reg_DF\(5) & (\tec_calc|q_reg_DF\(4) & (\tec_calc|Equal0~0_combout\ & \tec_calc|q_reg_DF\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|q_reg_DF\(5),
	datab => \tec_calc|q_reg_DF\(4),
	datac => \tec_calc|Equal0~0_combout\,
	datad => \tec_calc|q_reg_DF\(6),
	combout => \tec_calc|u|gen1:6:stage0|cout~0_combout\);

-- Location: LCCOMB_X56_Y25_N2
\tec_calc|q_reg_DF[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|q_reg_DF[7]~12_combout\ = \tec_calc|q_reg_DF\(7) $ (\tec_calc|u|gen1:6:stage0|cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tec_calc|q_reg_DF\(7),
	datad => \tec_calc|u|gen1:6:stage0|cout~0_combout\,
	combout => \tec_calc|q_reg_DF[7]~12_combout\);

-- Location: FF_X56_Y25_N3
\tec_calc|q_reg_DF[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|q_reg_DF[7]~12_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|q_reg_DF\(7));

-- Location: LCCOMB_X56_Y25_N12
\tec_calc|q_next_DF[8]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|q_next_DF[8]~9_combout\ = (!\tec_calc|Equal0~7_combout\ & (\tec_calc|q_reg_DF\(8) $ (((\tec_calc|q_reg_DF\(7) & \tec_calc|u|gen1:6:stage0|cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|Equal0~7_combout\,
	datab => \tec_calc|q_reg_DF\(7),
	datac => \tec_calc|q_reg_DF\(8),
	datad => \tec_calc|u|gen1:6:stage0|cout~0_combout\,
	combout => \tec_calc|q_next_DF[8]~9_combout\);

-- Location: FF_X56_Y25_N13
\tec_calc|q_reg_DF[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|q_next_DF[8]~9_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|q_reg_DF\(8));

-- Location: LCCOMB_X56_Y25_N8
\tec_calc|u|gen1:9:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|u|gen1:9:stage0|s~combout\ = \tec_calc|q_reg_DF\(9) $ (((\tec_calc|q_reg_DF\(8) & (\tec_calc|q_reg_DF\(7) & \tec_calc|u|gen1:6:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|q_reg_DF\(8),
	datab => \tec_calc|q_reg_DF\(7),
	datac => \tec_calc|q_reg_DF\(9),
	datad => \tec_calc|u|gen1:6:stage0|cout~0_combout\,
	combout => \tec_calc|u|gen1:9:stage0|s~combout\);

-- Location: LCCOMB_X56_Y25_N30
\tec_calc|q_next_DF[9]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|q_next_DF[9]~12_combout\ = (\tec_calc|u|gen1:9:stage0|s~combout\ & (((!\tec_calc|Equal0~2_combout\) # (!\tec_calc|Equal0~6_combout\)) # (!\tec_calc|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|Equal0~1_combout\,
	datab => \tec_calc|u|gen1:9:stage0|s~combout\,
	datac => \tec_calc|Equal0~6_combout\,
	datad => \tec_calc|Equal0~2_combout\,
	combout => \tec_calc|q_next_DF[9]~12_combout\);

-- Location: FF_X56_Y25_N31
\tec_calc|q_reg_DF[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|q_next_DF[9]~12_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|q_reg_DF\(9));

-- Location: LCCOMB_X56_Y25_N22
\tec_calc|u|gen1:9:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|u|gen1:9:stage0|cout~0_combout\ = (\tec_calc|q_reg_DF\(8) & (\tec_calc|q_reg_DF\(7) & (\tec_calc|q_reg_DF\(9) & \tec_calc|u|gen1:6:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|q_reg_DF\(8),
	datab => \tec_calc|q_reg_DF\(7),
	datac => \tec_calc|q_reg_DF\(9),
	datad => \tec_calc|u|gen1:6:stage0|cout~0_combout\,
	combout => \tec_calc|u|gen1:9:stage0|cout~0_combout\);

-- Location: LCCOMB_X57_Y25_N10
\tec_calc|q_next_DF[11]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|q_next_DF[11]~8_combout\ = (!\tec_calc|Equal0~7_combout\ & (\tec_calc|q_reg_DF\(11) $ (((\tec_calc|u|gen1:9:stage0|cout~0_combout\ & \tec_calc|q_reg_DF\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|Equal0~7_combout\,
	datab => \tec_calc|u|gen1:9:stage0|cout~0_combout\,
	datac => \tec_calc|q_reg_DF\(11),
	datad => \tec_calc|q_reg_DF\(10),
	combout => \tec_calc|q_next_DF[11]~8_combout\);

-- Location: FF_X57_Y25_N11
\tec_calc|q_reg_DF[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|q_next_DF[11]~8_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|q_reg_DF\(11));

-- Location: LCCOMB_X57_Y25_N12
\tec_calc|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|Equal0~4_combout\ = (\tec_calc|q_reg_DF\(11) & (!\tec_calc|q_reg_DF\(13) & (!\tec_calc|q_reg_DF\(12) & \tec_calc|q_reg_DF\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|q_reg_DF\(11),
	datab => \tec_calc|q_reg_DF\(13),
	datac => \tec_calc|q_reg_DF\(12),
	datad => \tec_calc|q_reg_DF\(14),
	combout => \tec_calc|Equal0~4_combout\);

-- Location: LCCOMB_X56_Y25_N4
\tec_calc|Equal0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|Equal0~5_combout\ = (\tec_calc|q_reg_DF\(8) & (!\tec_calc|q_reg_DF\(7) & (\tec_calc|q_reg_DF\(9) & !\tec_calc|q_reg_DF\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|q_reg_DF\(8),
	datab => \tec_calc|q_reg_DF\(7),
	datac => \tec_calc|q_reg_DF\(9),
	datad => \tec_calc|q_reg_DF\(10),
	combout => \tec_calc|Equal0~5_combout\);

-- Location: LCCOMB_X57_Y25_N18
\tec_calc|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|Equal0~3_combout\ = (!\tec_calc|q_reg_DF\(16) & (!\tec_calc|q_reg_DF\(15) & (\tec_calc|q_reg_DF\(18) & !\tec_calc|q_reg_DF\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|q_reg_DF\(16),
	datab => \tec_calc|q_reg_DF\(15),
	datac => \tec_calc|q_reg_DF\(18),
	datad => \tec_calc|q_reg_DF\(17),
	combout => \tec_calc|Equal0~3_combout\);

-- Location: LCCOMB_X57_Y25_N20
\tec_calc|Equal0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|Equal0~6_combout\ = (\tec_calc|Equal0~4_combout\ & (!\tec_calc|q_reg_DF\(6) & (\tec_calc|Equal0~5_combout\ & \tec_calc|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|Equal0~4_combout\,
	datab => \tec_calc|q_reg_DF\(6),
	datac => \tec_calc|Equal0~5_combout\,
	datad => \tec_calc|Equal0~3_combout\,
	combout => \tec_calc|Equal0~6_combout\);

-- Location: LCCOMB_X56_Y25_N0
\tec_calc|Equal0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|Equal0~7_combout\ = (\tec_calc|Equal0~6_combout\ & (\tec_calc|Equal0~2_combout\ & \tec_calc|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|Equal0~6_combout\,
	datab => \tec_calc|Equal0~2_combout\,
	datac => \tec_calc|Equal0~1_combout\,
	combout => \tec_calc|Equal0~7_combout\);

-- Location: FF_X56_Y25_N1
\tec_calc|clk_o\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|Equal0~7_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|clk_o~q\);

-- Location: FF_X55_Y25_N27
\tec_calc|q_reg_c[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|q_reg_c[0]~1_combout\,
	clrn => \reset_n~input_o\,
	ena => \tec_calc|clk_o~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|q_reg_c\(0));

-- Location: LCCOMB_X55_Y25_N28
\tec_calc|q_reg_c[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|q_reg_c[1]~0_combout\ = \tec_calc|q_reg_c\(1) $ (((\tec_calc|q_reg_c\(0) & \tec_calc|clk_o~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|q_reg_c\(0),
	datab => \tec_calc|clk_o~q\,
	datac => \tec_calc|q_reg_c\(1),
	combout => \tec_calc|q_reg_c[1]~0_combout\);

-- Location: FF_X55_Y25_N29
\tec_calc|q_reg_c[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|q_reg_c[1]~0_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|q_reg_c\(1));

-- Location: LCCOMB_X54_Y25_N8
\tec_calc|Equal7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|Equal7~0_combout\ = (\tec_calc|q_reg_c\(1)) # (\tec_calc|q_reg_c\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tec_calc|q_reg_c\(1),
	datad => \tec_calc|q_reg_c\(0),
	combout => \tec_calc|Equal7~0_combout\);

-- Location: LCCOMB_X54_Y25_N10
\tec_calc|Equal6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|Equal6~0_combout\ = (!\tec_calc|q_reg_c\(1) & \tec_calc|q_reg_c\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tec_calc|q_reg_c\(1),
	datad => \tec_calc|q_reg_c\(0),
	combout => \tec_calc|Equal6~0_combout\);

-- Location: LCCOMB_X54_Y25_N20
\tec_calc|Equal6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|Equal6~1_combout\ = (\tec_calc|q_reg_c\(1) & !\tec_calc|q_reg_c\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tec_calc|q_reg_c\(1),
	datad => \tec_calc|q_reg_c\(0),
	combout => \tec_calc|Equal6~1_combout\);

-- Location: LCCOMB_X54_Y25_N30
\tec_calc|columna[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|columna[3]~0_combout\ = (!\tec_calc|q_reg_c\(0)) # (!\tec_calc|q_reg_c\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tec_calc|q_reg_c\(1),
	datad => \tec_calc|q_reg_c\(0),
	combout => \tec_calc|columna[3]~0_combout\);

-- Location: IOIBUF_X40_Y0_N1
\fila[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_fila(1),
	o => \fila[1]~input_o\);

-- Location: LCCOMB_X55_Y25_N20
\tec_calc|data_nosync[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|data_nosync[1]~3_combout\ = !\fila[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fila[1]~input_o\,
	combout => \tec_calc|data_nosync[1]~3_combout\);

-- Location: FF_X55_Y25_N21
\tec_calc|data_nosync[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|data_nosync[1]~3_combout\,
	clrn => \reset_n~input_o\,
	ena => \tec_calc|clk_o~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|data_nosync\(1));

-- Location: LCCOMB_X55_Y25_N4
\tec_calc|data_sync[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|data_sync[1]~feeder_combout\ = \tec_calc|data_nosync\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tec_calc|data_nosync\(1),
	combout => \tec_calc|data_sync[1]~feeder_combout\);

-- Location: FF_X55_Y25_N5
\tec_calc|data_sync[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|data_sync[1]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \tec_calc|clk_o~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|data_sync\(1));

-- Location: IOIBUF_X58_Y0_N29
\fila[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_fila(3),
	o => \fila[3]~input_o\);

-- Location: LCCOMB_X55_Y25_N10
\tec_calc|data_nosync[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|data_nosync[3]~2_combout\ = !\fila[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fila[3]~input_o\,
	combout => \tec_calc|data_nosync[3]~2_combout\);

-- Location: FF_X55_Y25_N11
\tec_calc|data_nosync[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|data_nosync[3]~2_combout\,
	clrn => \reset_n~input_o\,
	ena => \tec_calc|clk_o~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|data_nosync\(3));

-- Location: LCCOMB_X55_Y25_N18
\tec_calc|data_sync[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|data_sync[3]~feeder_combout\ = \tec_calc|data_nosync\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tec_calc|data_nosync\(3),
	combout => \tec_calc|data_sync[3]~feeder_combout\);

-- Location: FF_X55_Y25_N19
\tec_calc|data_sync[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|data_sync[3]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \tec_calc|clk_o~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|data_sync\(3));

-- Location: IOIBUF_X40_Y0_N8
\fila[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_fila(0),
	o => \fila[0]~input_o\);

-- Location: LCCOMB_X55_Y25_N12
\tec_calc|data_nosync[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|data_nosync[0]~1_combout\ = !\fila[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fila[0]~input_o\,
	combout => \tec_calc|data_nosync[0]~1_combout\);

-- Location: FF_X55_Y25_N13
\tec_calc|data_nosync[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|data_nosync[0]~1_combout\,
	clrn => \reset_n~input_o\,
	ena => \tec_calc|clk_o~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|data_nosync\(0));

-- Location: LCCOMB_X55_Y25_N8
\tec_calc|data_sync[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|data_sync[0]~feeder_combout\ = \tec_calc|data_nosync\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tec_calc|data_nosync\(0),
	combout => \tec_calc|data_sync[0]~feeder_combout\);

-- Location: FF_X55_Y25_N9
\tec_calc|data_sync[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|data_sync[0]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \tec_calc|clk_o~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|data_sync\(0));

-- Location: IOIBUF_X69_Y0_N22
\fila[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_fila(2),
	o => \fila[2]~input_o\);

-- Location: LCCOMB_X56_Y25_N14
\tec_calc|data_nosync[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|data_nosync[2]~0_combout\ = !\fila[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fila[2]~input_o\,
	combout => \tec_calc|data_nosync[2]~0_combout\);

-- Location: FF_X56_Y25_N15
\tec_calc|data_nosync[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|data_nosync[2]~0_combout\,
	clrn => \reset_n~input_o\,
	ena => \tec_calc|clk_o~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|data_nosync\(2));

-- Location: FF_X55_Y25_N7
\tec_calc|data_sync[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \tec_calc|data_nosync\(2),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \tec_calc|clk_o~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|data_sync\(2));

-- Location: LCCOMB_X54_Y25_N12
\tec_calc|fila_bin[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|fila_bin[0]~0_combout\ = (!\tec_calc|data_sync\(0) & (!\tec_calc|data_sync\(2) & (\tec_calc|data_sync\(1) $ (\tec_calc|data_sync\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|data_sync\(1),
	datab => \tec_calc|data_sync\(3),
	datac => \tec_calc|data_sync\(0),
	datad => \tec_calc|data_sync\(2),
	combout => \tec_calc|fila_bin[0]~0_combout\);

-- Location: LCCOMB_X54_Y25_N26
\tec_calc|fila_bin[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|fila_bin[1]~1_combout\ = (!\tec_calc|data_sync\(1) & (!\tec_calc|data_sync\(0) & (\tec_calc|data_sync\(3) $ (\tec_calc|data_sync\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|data_sync\(1),
	datab => \tec_calc|data_sync\(3),
	datac => \tec_calc|data_sync\(0),
	datad => \tec_calc|data_sync\(2),
	combout => \tec_calc|fila_bin[1]~1_combout\);

-- Location: LCCOMB_X54_Y25_N2
\tec_calc|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|Mux3~0_combout\ = (\tec_calc|fila_bin[0]~0_combout\ & (((\tec_calc|q_reg_c\(0))))) # (!\tec_calc|fila_bin[0]~0_combout\ & ((\tec_calc|fila_bin[1]~1_combout\ & ((!\tec_calc|q_reg_c\(0)))) # (!\tec_calc|fila_bin[1]~1_combout\ & 
-- (\tec_calc|q_reg_c\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|fila_bin[0]~0_combout\,
	datab => \tec_calc|q_reg_c\(1),
	datac => \tec_calc|fila_bin[1]~1_combout\,
	datad => \tec_calc|q_reg_c\(0),
	combout => \tec_calc|Mux3~0_combout\);

-- Location: LCCOMB_X54_Y25_N18
\tec_calc|z~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|z~0_combout\ = (\tec_calc|data_sync\(1)) # ((\tec_calc|data_sync\(3)) # ((\tec_calc|data_sync\(0)) # (\tec_calc|data_sync\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|data_sync\(1),
	datab => \tec_calc|data_sync\(3),
	datac => \tec_calc|data_sync\(0),
	datad => \tec_calc|data_sync\(2),
	combout => \tec_calc|z~0_combout\);

-- Location: FF_X54_Y25_N3
\tec_calc|value_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|Mux3~0_combout\,
	clrn => \reset_n~input_o\,
	ena => \tec_calc|z~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|value_reg\(0));

-- Location: LCCOMB_X54_Y25_N28
\fsm_calcu|valor_reg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|valor_reg[0]~feeder_combout\ = \tec_calc|value_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tec_calc|value_reg\(0),
	combout => \fsm_calcu|valor_reg[0]~feeder_combout\);

-- Location: LCCOMB_X47_Y50_N12
\bintobcd|stage0|stage0|gen1:1:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|stage0|gen1:1:stage0|s~combout\ = \bintobcd|stage0|q_reg\(0) $ (\bintobcd|stage0|q_reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|stage0|q_reg\(0),
	datac => \bintobcd|stage0|q_reg\(1),
	combout => \bintobcd|stage0|stage0|gen1:1:stage0|s~combout\);

-- Location: FF_X47_Y50_N13
\bintobcd|stage0|q_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|stage0|stage0|gen1:1:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|stage0|q_reg\(1));

-- Location: LCCOMB_X47_Y50_N2
\bintobcd|stage0|stage0|gen1:2:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|stage0|gen1:2:stage0|s~combout\ = \bintobcd|stage0|q_reg\(2) $ (((\bintobcd|stage0|q_reg\(0) & \bintobcd|stage0|q_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|stage0|q_reg\(0),
	datac => \bintobcd|stage0|q_reg\(2),
	datad => \bintobcd|stage0|q_reg\(1),
	combout => \bintobcd|stage0|stage0|gen1:2:stage0|s~combout\);

-- Location: FF_X47_Y50_N3
\bintobcd|stage0|q_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|stage0|stage0|gen1:2:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|stage0|q_reg\(2));

-- Location: LCCOMB_X47_Y50_N24
\bintobcd|stage0|stage0|gen1:3:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|stage0|gen1:3:stage0|s~combout\ = \bintobcd|stage0|q_reg\(3) $ (((\bintobcd|stage0|q_reg\(1) & (\bintobcd|stage0|q_reg\(0) & \bintobcd|stage0|q_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|q_reg\(1),
	datab => \bintobcd|stage0|q_reg\(0),
	datac => \bintobcd|stage0|q_reg\(3),
	datad => \bintobcd|stage0|q_reg\(2),
	combout => \bintobcd|stage0|stage0|gen1:3:stage0|s~combout\);

-- Location: FF_X47_Y50_N25
\bintobcd|stage0|q_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|stage0|stage0|gen1:3:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|stage0|q_reg\(3));

-- Location: LCCOMB_X47_Y50_N18
\bintobcd|stage0|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|Equal0~0_combout\ = (\bintobcd|stage0|q_reg\(1) & (\bintobcd|stage0|q_reg\(2) & (\bintobcd|stage0|q_reg\(0) & \bintobcd|stage0|q_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|q_reg\(1),
	datab => \bintobcd|stage0|q_reg\(2),
	datac => \bintobcd|stage0|q_reg\(0),
	datad => \bintobcd|stage0|q_reg\(3),
	combout => \bintobcd|stage0|Equal0~0_combout\);

-- Location: LCCOMB_X46_Y50_N28
\bintobcd|stage0|stage0|gen1:4:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|stage0|gen1:4:stage0|s~combout\ = \bintobcd|stage0|q_reg\(4) $ (\bintobcd|stage0|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bintobcd|stage0|q_reg\(4),
	datad => \bintobcd|stage0|Equal0~0_combout\,
	combout => \bintobcd|stage0|stage0|gen1:4:stage0|s~combout\);

-- Location: FF_X46_Y50_N29
\bintobcd|stage0|q_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|stage0|stage0|gen1:4:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|stage0|q_reg\(4));

-- Location: LCCOMB_X46_Y50_N4
\bintobcd|stage0|stage0|gen1:5:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|stage0|gen1:5:stage0|s~combout\ = \bintobcd|stage0|q_reg\(5) $ (((\bintobcd|stage0|q_reg\(4) & \bintobcd|stage0|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|stage0|q_reg\(4),
	datac => \bintobcd|stage0|q_reg\(5),
	datad => \bintobcd|stage0|Equal0~0_combout\,
	combout => \bintobcd|stage0|stage0|gen1:5:stage0|s~combout\);

-- Location: FF_X46_Y50_N5
\bintobcd|stage0|q_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|stage0|stage0|gen1:5:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|stage0|q_reg\(5));

-- Location: LCCOMB_X46_Y50_N10
\bintobcd|stage0|stage0|gen1:6:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|stage0|gen1:6:stage0|s~combout\ = \bintobcd|stage0|q_reg\(6) $ (((\bintobcd|stage0|q_reg\(5) & (\bintobcd|stage0|q_reg\(4) & \bintobcd|stage0|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|q_reg\(5),
	datab => \bintobcd|stage0|q_reg\(4),
	datac => \bintobcd|stage0|q_reg\(6),
	datad => \bintobcd|stage0|Equal0~0_combout\,
	combout => \bintobcd|stage0|stage0|gen1:6:stage0|s~combout\);

-- Location: FF_X46_Y50_N11
\bintobcd|stage0|q_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|stage0|stage0|gen1:6:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|stage0|q_reg\(6));

-- Location: LCCOMB_X46_Y50_N16
\bintobcd|stage0|Equal0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|Equal0~6_combout\ = (\bintobcd|stage0|q_reg\(4) & \bintobcd|stage0|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|stage0|q_reg\(4),
	datad => \bintobcd|stage0|Equal0~0_combout\,
	combout => \bintobcd|stage0|Equal0~6_combout\);

-- Location: LCCOMB_X46_Y50_N8
\bintobcd|stage0|stage0|gen1:7:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|stage0|gen1:7:stage0|s~combout\ = \bintobcd|stage0|q_reg\(7) $ (((\bintobcd|stage0|q_reg\(6) & (\bintobcd|stage0|q_reg\(5) & \bintobcd|stage0|Equal0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|q_reg\(6),
	datab => \bintobcd|stage0|q_reg\(5),
	datac => \bintobcd|stage0|q_reg\(7),
	datad => \bintobcd|stage0|Equal0~6_combout\,
	combout => \bintobcd|stage0|stage0|gen1:7:stage0|s~combout\);

-- Location: FF_X46_Y50_N9
\bintobcd|stage0|q_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|stage0|stage0|gen1:7:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|stage0|q_reg\(7));

-- Location: LCCOMB_X46_Y50_N22
\bintobcd|stage0|stage0|gen1:7:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|stage0|gen1:7:stage0|cout~0_combout\ = (\bintobcd|stage0|q_reg\(6) & (\bintobcd|stage0|q_reg\(7) & (\bintobcd|stage0|q_reg\(5) & \bintobcd|stage0|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|q_reg\(6),
	datab => \bintobcd|stage0|q_reg\(7),
	datac => \bintobcd|stage0|q_reg\(5),
	datad => \bintobcd|stage0|Equal0~6_combout\,
	combout => \bintobcd|stage0|stage0|gen1:7:stage0|cout~0_combout\);

-- Location: LCCOMB_X46_Y50_N18
\bintobcd|stage0|stage0|gen1:8:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|stage0|gen1:8:stage0|s~combout\ = \bintobcd|stage0|stage0|gen1:7:stage0|cout~0_combout\ $ (\bintobcd|stage0|q_reg\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|stage0|gen1:7:stage0|cout~0_combout\,
	datac => \bintobcd|stage0|q_reg\(8),
	combout => \bintobcd|stage0|stage0|gen1:8:stage0|s~combout\);

-- Location: FF_X46_Y50_N19
\bintobcd|stage0|q_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|stage0|stage0|gen1:8:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|stage0|q_reg\(8));

-- Location: LCCOMB_X46_Y50_N26
\bintobcd|stage0|stage0|gen1:9:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|stage0|gen1:9:stage0|s~combout\ = \bintobcd|stage0|q_reg\(9) $ (((\bintobcd|stage0|stage0|gen1:7:stage0|cout~0_combout\ & \bintobcd|stage0|q_reg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|stage0|gen1:7:stage0|cout~0_combout\,
	datac => \bintobcd|stage0|q_reg\(9),
	datad => \bintobcd|stage0|q_reg\(8),
	combout => \bintobcd|stage0|stage0|gen1:9:stage0|s~combout\);

-- Location: FF_X46_Y50_N27
\bintobcd|stage0|q_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|stage0|stage0|gen1:9:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|stage0|q_reg\(9));

-- Location: LCCOMB_X46_Y50_N12
\bintobcd|stage0|stage0|gen1:10:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|stage0|gen1:10:stage0|s~combout\ = \bintobcd|stage0|q_reg\(10) $ (((\bintobcd|stage0|q_reg\(9) & (\bintobcd|stage0|stage0|gen1:7:stage0|cout~0_combout\ & \bintobcd|stage0|q_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|q_reg\(9),
	datab => \bintobcd|stage0|stage0|gen1:7:stage0|cout~0_combout\,
	datac => \bintobcd|stage0|q_reg\(10),
	datad => \bintobcd|stage0|q_reg\(8),
	combout => \bintobcd|stage0|stage0|gen1:10:stage0|s~combout\);

-- Location: FF_X46_Y50_N13
\bintobcd|stage0|q_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|stage0|stage0|gen1:10:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|stage0|q_reg\(10));

-- Location: LCCOMB_X46_Y50_N20
\bintobcd|stage0|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|Equal0~4_combout\ = (!\bintobcd|stage0|q_reg\(10) & (!\bintobcd|stage0|q_reg\(7) & (!\bintobcd|stage0|q_reg\(9) & \bintobcd|stage0|q_reg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|q_reg\(10),
	datab => \bintobcd|stage0|q_reg\(7),
	datac => \bintobcd|stage0|q_reg\(9),
	datad => \bintobcd|stage0|q_reg\(8),
	combout => \bintobcd|stage0|Equal0~4_combout\);

-- Location: LCCOMB_X46_Y50_N24
\bintobcd|stage0|stage0|gen1:10:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|stage0|gen1:10:stage0|cout~0_combout\ = (\bintobcd|stage0|q_reg\(9) & (\bintobcd|stage0|q_reg\(8) & (\bintobcd|stage0|stage0|gen1:7:stage0|cout~0_combout\ & \bintobcd|stage0|q_reg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|q_reg\(9),
	datab => \bintobcd|stage0|q_reg\(8),
	datac => \bintobcd|stage0|stage0|gen1:7:stage0|cout~0_combout\,
	datad => \bintobcd|stage0|q_reg\(10),
	combout => \bintobcd|stage0|stage0|gen1:10:stage0|cout~0_combout\);

-- Location: LCCOMB_X47_Y50_N28
\bintobcd|stage0|stage0|gen1:11:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|stage0|gen1:11:stage0|s~combout\ = \bintobcd|stage0|q_reg\(11) $ (\bintobcd|stage0|stage0|gen1:10:stage0|cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bintobcd|stage0|q_reg\(11),
	datad => \bintobcd|stage0|stage0|gen1:10:stage0|cout~0_combout\,
	combout => \bintobcd|stage0|stage0|gen1:11:stage0|s~combout\);

-- Location: FF_X47_Y50_N29
\bintobcd|stage0|q_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|stage0|stage0|gen1:11:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|stage0|q_reg\(11));

-- Location: LCCOMB_X47_Y50_N6
\bintobcd|stage0|stage0|gen1:12:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|stage0|gen1:12:stage0|s~combout\ = \bintobcd|stage0|q_reg\(12) $ (((\bintobcd|stage0|q_reg\(11) & \bintobcd|stage0|stage0|gen1:10:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|stage0|q_reg\(11),
	datac => \bintobcd|stage0|q_reg\(12),
	datad => \bintobcd|stage0|stage0|gen1:10:stage0|cout~0_combout\,
	combout => \bintobcd|stage0|stage0|gen1:12:stage0|s~combout\);

-- Location: FF_X47_Y50_N7
\bintobcd|stage0|q_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|stage0|stage0|gen1:12:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|stage0|q_reg\(12));

-- Location: LCCOMB_X47_Y50_N22
\bintobcd|stage0|stage0|gen1:13:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|stage0|gen1:13:stage0|s~combout\ = \bintobcd|stage0|q_reg\(13) $ (((\bintobcd|stage0|q_reg\(12) & (\bintobcd|stage0|q_reg\(11) & \bintobcd|stage0|stage0|gen1:10:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|q_reg\(12),
	datab => \bintobcd|stage0|q_reg\(11),
	datac => \bintobcd|stage0|q_reg\(13),
	datad => \bintobcd|stage0|stage0|gen1:10:stage0|cout~0_combout\,
	combout => \bintobcd|stage0|stage0|gen1:13:stage0|s~combout\);

-- Location: FF_X47_Y50_N23
\bintobcd|stage0|q_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|stage0|stage0|gen1:13:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|stage0|q_reg\(13));

-- Location: LCCOMB_X47_Y50_N8
\bintobcd|stage0|stage0|gen1:13:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|stage0|gen1:13:stage0|cout~0_combout\ = (\bintobcd|stage0|q_reg\(12) & (\bintobcd|stage0|stage0|gen1:10:stage0|cout~0_combout\ & (\bintobcd|stage0|q_reg\(13) & \bintobcd|stage0|q_reg\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|q_reg\(12),
	datab => \bintobcd|stage0|stage0|gen1:10:stage0|cout~0_combout\,
	datac => \bintobcd|stage0|q_reg\(13),
	datad => \bintobcd|stage0|q_reg\(11),
	combout => \bintobcd|stage0|stage0|gen1:13:stage0|cout~0_combout\);

-- Location: LCCOMB_X47_Y50_N20
\bintobcd|stage0|stage0|gen1:14:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|stage0|gen1:14:stage0|s~combout\ = \bintobcd|stage0|stage0|gen1:13:stage0|cout~0_combout\ $ (\bintobcd|stage0|q_reg\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|stage0|stage0|gen1:13:stage0|cout~0_combout\,
	datac => \bintobcd|stage0|q_reg\(14),
	combout => \bintobcd|stage0|stage0|gen1:14:stage0|s~combout\);

-- Location: FF_X47_Y50_N21
\bintobcd|stage0|q_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|stage0|stage0|gen1:14:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|stage0|q_reg\(14));

-- Location: LCCOMB_X47_Y50_N0
\bintobcd|stage0|stage0|gen1:15:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|stage0|gen1:15:stage0|s~combout\ = \bintobcd|stage0|q_reg\(15) $ (((\bintobcd|stage0|stage0|gen1:13:stage0|cout~0_combout\ & \bintobcd|stage0|q_reg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|stage0|stage0|gen1:13:stage0|cout~0_combout\,
	datac => \bintobcd|stage0|q_reg\(15),
	datad => \bintobcd|stage0|q_reg\(14),
	combout => \bintobcd|stage0|stage0|gen1:15:stage0|s~combout\);

-- Location: FF_X47_Y50_N1
\bintobcd|stage0|q_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|stage0|stage0|gen1:15:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|stage0|q_reg\(15));

-- Location: LCCOMB_X47_Y50_N14
\bintobcd|stage0|stage0|gen1:16:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|stage0|gen1:16:stage0|s~combout\ = \bintobcd|stage0|q_reg\(16) $ (((\bintobcd|stage0|q_reg\(14) & (\bintobcd|stage0|stage0|gen1:13:stage0|cout~0_combout\ & \bintobcd|stage0|q_reg\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|q_reg\(14),
	datab => \bintobcd|stage0|stage0|gen1:13:stage0|cout~0_combout\,
	datac => \bintobcd|stage0|q_reg\(16),
	datad => \bintobcd|stage0|q_reg\(15),
	combout => \bintobcd|stage0|stage0|gen1:16:stage0|s~combout\);

-- Location: FF_X47_Y50_N15
\bintobcd|stage0|q_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|stage0|stage0|gen1:16:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|stage0|q_reg\(16));

-- Location: LCCOMB_X47_Y50_N10
\bintobcd|stage0|stage0|gen1:16:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|stage0|gen1:16:stage0|cout~0_combout\ = (\bintobcd|stage0|q_reg\(14) & (\bintobcd|stage0|stage0|gen1:13:stage0|cout~0_combout\ & (\bintobcd|stage0|q_reg\(16) & \bintobcd|stage0|q_reg\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|q_reg\(14),
	datab => \bintobcd|stage0|stage0|gen1:13:stage0|cout~0_combout\,
	datac => \bintobcd|stage0|q_reg\(16),
	datad => \bintobcd|stage0|q_reg\(15),
	combout => \bintobcd|stage0|stage0|gen1:16:stage0|cout~0_combout\);

-- Location: LCCOMB_X47_Y50_N16
\bintobcd|stage0|stage0|gen1:17:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|stage0|gen1:17:stage0|s~combout\ = \bintobcd|stage0|q_reg\(17) $ (\bintobcd|stage0|stage0|gen1:16:stage0|cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bintobcd|stage0|q_reg\(17),
	datad => \bintobcd|stage0|stage0|gen1:16:stage0|cout~0_combout\,
	combout => \bintobcd|stage0|stage0|gen1:17:stage0|s~combout\);

-- Location: FF_X47_Y50_N17
\bintobcd|stage0|q_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|stage0|stage0|gen1:17:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|stage0|q_reg\(17));

-- Location: LCCOMB_X47_Y50_N26
\bintobcd|stage0|stage0|gen1:18:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|stage0|gen1:18:stage0|s~combout\ = \bintobcd|stage0|q_reg\(18) $ (((\bintobcd|stage0|q_reg\(17) & \bintobcd|stage0|stage0|gen1:16:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|stage0|q_reg\(17),
	datac => \bintobcd|stage0|q_reg\(18),
	datad => \bintobcd|stage0|stage0|gen1:16:stage0|cout~0_combout\,
	combout => \bintobcd|stage0|stage0|gen1:18:stage0|s~combout\);

-- Location: FF_X47_Y50_N27
\bintobcd|stage0|q_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|stage0|stage0|gen1:18:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|stage0|q_reg\(18));

-- Location: LCCOMB_X47_Y50_N4
\bintobcd|stage0|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|Equal0~1_combout\ = (\bintobcd|stage0|q_reg\(18) & (\bintobcd|stage0|q_reg\(17) & (\bintobcd|stage0|q_reg\(16) & \bintobcd|stage0|q_reg\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|q_reg\(18),
	datab => \bintobcd|stage0|q_reg\(17),
	datac => \bintobcd|stage0|q_reg\(16),
	datad => \bintobcd|stage0|q_reg\(15),
	combout => \bintobcd|stage0|Equal0~1_combout\);

-- Location: LCCOMB_X47_Y50_N30
\bintobcd|stage0|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|Equal0~2_combout\ = (!\bintobcd|stage0|q_reg\(12) & (!\bintobcd|stage0|q_reg\(14) & (\bintobcd|stage0|q_reg\(13) & !\bintobcd|stage0|q_reg\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|q_reg\(12),
	datab => \bintobcd|stage0|q_reg\(14),
	datac => \bintobcd|stage0|q_reg\(13),
	datad => \bintobcd|stage0|q_reg\(11),
	combout => \bintobcd|stage0|Equal0~2_combout\);

-- Location: LCCOMB_X46_Y50_N2
\bintobcd|stage0|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|Equal0~3_combout\ = (\bintobcd|stage0|Equal0~1_combout\ & (\bintobcd|stage0|q_reg\(4) & (\bintobcd|stage0|Equal0~2_combout\ & \bintobcd|stage0|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|Equal0~1_combout\,
	datab => \bintobcd|stage0|q_reg\(4),
	datac => \bintobcd|stage0|Equal0~2_combout\,
	datad => \bintobcd|stage0|Equal0~0_combout\,
	combout => \bintobcd|stage0|Equal0~3_combout\);

-- Location: LCCOMB_X46_Y50_N6
\bintobcd|stage0|Equal0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|stage0|Equal0~5_combout\ = (!\bintobcd|stage0|q_reg\(6) & (\bintobcd|stage0|Equal0~4_combout\ & (!\bintobcd|stage0|q_reg\(5) & \bintobcd|stage0|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|q_reg\(6),
	datab => \bintobcd|stage0|Equal0~4_combout\,
	datac => \bintobcd|stage0|q_reg\(5),
	datad => \bintobcd|stage0|Equal0~3_combout\,
	combout => \bintobcd|stage0|Equal0~5_combout\);

-- Location: FF_X54_Y25_N29
\fsm_calcu|valor_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \fsm_calcu|valor_reg[0]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm_calcu|valor_reg\(0));

-- Location: LCCOMB_X54_Y25_N0
\tec_calc|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|Mux0~0_combout\ = (\tec_calc|q_reg_c\(1) & (((!\tec_calc|q_reg_c\(0)) # (!\tec_calc|fila_bin[1]~1_combout\)))) # (!\tec_calc|q_reg_c\(1) & (!\tec_calc|fila_bin[1]~1_combout\ & (\tec_calc|fila_bin[0]~0_combout\ $ (\tec_calc|q_reg_c\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|fila_bin[0]~0_combout\,
	datab => \tec_calc|q_reg_c\(1),
	datac => \tec_calc|fila_bin[1]~1_combout\,
	datad => \tec_calc|q_reg_c\(0),
	combout => \tec_calc|Mux0~0_combout\);

-- Location: FF_X54_Y25_N1
\tec_calc|value_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|Mux0~0_combout\,
	clrn => \reset_n~input_o\,
	ena => \tec_calc|z~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|value_reg\(3));

-- Location: LCCOMB_X54_Y25_N24
\fsm_calcu|valor_reg[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|valor_reg[3]~feeder_combout\ = \tec_calc|value_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tec_calc|value_reg\(3),
	combout => \fsm_calcu|valor_reg[3]~feeder_combout\);

-- Location: FF_X54_Y25_N25
\fsm_calcu|valor_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \fsm_calcu|valor_reg[3]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm_calcu|valor_reg\(3));

-- Location: LCCOMB_X54_Y25_N22
\tec_calc|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|Mux1~0_combout\ = (\tec_calc|fila_bin[0]~0_combout\ & (!\tec_calc|fila_bin[1]~1_combout\ & (\tec_calc|q_reg_c\(1) $ (\tec_calc|q_reg_c\(0))))) # (!\tec_calc|fila_bin[0]~0_combout\ & ((\tec_calc|q_reg_c\(0)) # (\tec_calc|q_reg_c\(1) $ 
-- (\tec_calc|fila_bin[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|fila_bin[0]~0_combout\,
	datab => \tec_calc|q_reg_c\(1),
	datac => \tec_calc|fila_bin[1]~1_combout\,
	datad => \tec_calc|q_reg_c\(0),
	combout => \tec_calc|Mux1~0_combout\);

-- Location: FF_X54_Y25_N23
\tec_calc|value_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|Mux1~0_combout\,
	clrn => \reset_n~input_o\,
	ena => \tec_calc|z~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|value_reg\(2));

-- Location: FF_X54_Y25_N15
\fsm_calcu|valor_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \tec_calc|value_reg\(2),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm_calcu|valor_reg\(2));

-- Location: LCCOMB_X54_Y25_N16
\tec_calc|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tec_calc|Mux2~0_combout\ = (\tec_calc|fila_bin[0]~0_combout\ & (\tec_calc|fila_bin[1]~1_combout\ $ (((!\tec_calc|q_reg_c\(1) & \tec_calc|q_reg_c\(0)))))) # (!\tec_calc|fila_bin[0]~0_combout\ & ((\tec_calc|fila_bin[1]~1_combout\ & (\tec_calc|q_reg_c\(1))) 
-- # (!\tec_calc|fila_bin[1]~1_combout\ & ((\tec_calc|q_reg_c\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|fila_bin[0]~0_combout\,
	datab => \tec_calc|q_reg_c\(1),
	datac => \tec_calc|fila_bin[1]~1_combout\,
	datad => \tec_calc|q_reg_c\(0),
	combout => \tec_calc|Mux2~0_combout\);

-- Location: FF_X54_Y25_N17
\tec_calc|value_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \tec_calc|Mux2~0_combout\,
	clrn => \reset_n~input_o\,
	ena => \tec_calc|z~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tec_calc|value_reg\(1));

-- Location: LCCOMB_X54_Y31_N0
\fsm_calcu|valor_reg[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|valor_reg[1]~feeder_combout\ = \tec_calc|value_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tec_calc|value_reg\(1),
	combout => \fsm_calcu|valor_reg[1]~feeder_combout\);

-- Location: FF_X54_Y31_N1
\fsm_calcu|valor_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \fsm_calcu|valor_reg[1]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm_calcu|valor_reg\(1));

-- Location: LCCOMB_X54_Y31_N14
\fsm_calcu|eq_op~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|eq_op~0_combout\ = (\fsm_calcu|valor_reg\(3) & (\fsm_calcu|valor_reg\(2) $ (\fsm_calcu|valor_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm_calcu|valor_reg\(3),
	datac => \fsm_calcu|valor_reg\(2),
	datad => \fsm_calcu|valor_reg\(1),
	combout => \fsm_calcu|eq_op~0_combout\);

-- Location: LCCOMB_X55_Y31_N30
\fsm_calcu|U|st_reg~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg~37_combout\ = (\fsm_calcu|U|st_reg.st_op~q\ & \bintobcd|stage0|Equal0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm_calcu|U|st_reg.st_op~q\,
	datad => \bintobcd|stage0|Equal0~5_combout\,
	combout => \fsm_calcu|U|st_reg~37_combout\);

-- Location: FF_X55_Y31_N7
\fsm_calcu|valido_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \tec_calc|z~0_combout\,
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm_calcu|valido_reg~q\);

-- Location: LCCOMB_X55_Y31_N6
\fsm_calcu|U|st_reg~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg~23_combout\ = (!\tec_calc|z~0_combout\ & (\fsm_calcu|valido_reg~q\ & \bintobcd|stage0|Equal0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|z~0_combout\,
	datac => \fsm_calcu|valido_reg~q\,
	datad => \bintobcd|stage0|Equal0~5_combout\,
	combout => \fsm_calcu|U|st_reg~23_combout\);

-- Location: LCCOMB_X55_Y31_N24
\fsm_calcu|U|st_reg~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg~38_combout\ = (\fsm_calcu|U|st_reg.st_idle~6_combout\ & ((\fsm_calcu|U|st_reg~37_combout\) # ((\fsm_calcu|U|st_reg.st_w_op~q\ & !\fsm_calcu|U|st_reg~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_calcu|U|st_reg~37_combout\,
	datab => \fsm_calcu|U|st_reg.st_idle~6_combout\,
	datac => \fsm_calcu|U|st_reg.st_w_op~q\,
	datad => \fsm_calcu|U|st_reg~23_combout\,
	combout => \fsm_calcu|U|st_reg~38_combout\);

-- Location: FF_X55_Y31_N25
\fsm_calcu|U|st_reg.st_w_op\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \fsm_calcu|U|st_reg~38_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm_calcu|U|st_reg.st_w_op~q\);

-- Location: LCCOMB_X55_Y31_N10
\fsm_calcu|U|st_reg~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg~41_combout\ = (\fsm_calcu|eq_op~0_combout\ & (\fsm_calcu|U|st_reg~23_combout\ & ((\fsm_calcu|U|st_reg.st_w_op~q\) # (\fsm_calcu|U|st_reg.st_w_a~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_calcu|eq_op~0_combout\,
	datab => \fsm_calcu|U|st_reg.st_w_op~q\,
	datac => \fsm_calcu|U|st_reg.st_w_a~q\,
	datad => \fsm_calcu|U|st_reg~23_combout\,
	combout => \fsm_calcu|U|st_reg~41_combout\);

-- Location: LCCOMB_X55_Y31_N8
\fsm_calcu|U|st_reg~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg~42_combout\ = (\fsm_calcu|U|st_reg.st_idle~6_combout\ & ((\fsm_calcu|U|st_reg~41_combout\) # ((!\bintobcd|stage0|Equal0~5_combout\ & \fsm_calcu|U|st_reg.st_op~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|Equal0~5_combout\,
	datab => \fsm_calcu|U|st_reg.st_idle~6_combout\,
	datac => \fsm_calcu|U|st_reg.st_op~q\,
	datad => \fsm_calcu|U|st_reg~41_combout\,
	combout => \fsm_calcu|U|st_reg~42_combout\);

-- Location: FF_X55_Y31_N9
\fsm_calcu|U|st_reg.st_op\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \fsm_calcu|U|st_reg~42_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm_calcu|U|st_reg.st_op~q\);

-- Location: FF_X52_Y32_N31
\fsm_calcu|Op_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \fsm_calcu|valor_reg\(1),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \fsm_calcu|U|st_reg.st_op~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm_calcu|Op_reg\(1));

-- Location: FF_X52_Y32_N29
\fsm_calcu|Op_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \fsm_calcu|valor_reg\(2),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \fsm_calcu|U|st_reg.st_op~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm_calcu|Op_reg\(2));

-- Location: FF_X52_Y32_N11
\fsm_calcu|Op_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \fsm_calcu|valor_reg\(3),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \fsm_calcu|U|st_reg.st_op~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm_calcu|Op_reg\(3));

-- Location: LCCOMB_X54_Y31_N6
\fsm_calcu|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|Equal0~0_combout\ = (\fsm_calcu|valor_reg\(0) & (\fsm_calcu|valor_reg\(2) & (\fsm_calcu|valor_reg\(3) & \fsm_calcu|valor_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_calcu|valor_reg\(0),
	datab => \fsm_calcu|valor_reg\(2),
	datac => \fsm_calcu|valor_reg\(3),
	datad => \fsm_calcu|valor_reg\(1),
	combout => \fsm_calcu|Equal0~0_combout\);

-- Location: LCCOMB_X54_Y31_N26
\fsm_calcu|U|st_reg~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg~35_combout\ = (\fsm_calcu|U|st_reg.st_w_b~q\ & (((\fsm_calcu|eq_op~0_combout\ & !\fsm_calcu|Equal0~0_combout\)) # (!\fsm_calcu|U|st_reg~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_calcu|U|st_reg.st_w_b~q\,
	datab => \fsm_calcu|eq_op~0_combout\,
	datac => \fsm_calcu|Equal0~0_combout\,
	datad => \fsm_calcu|U|st_reg~23_combout\,
	combout => \fsm_calcu|U|st_reg~35_combout\);

-- Location: LCCOMB_X52_Y31_N8
\fsm_calcu|U|st_reg~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg~36_combout\ = (\fsm_calcu|U|st_reg.st_idle~6_combout\ & ((\fsm_calcu|U|st_reg~35_combout\) # ((\bintobcd|stage0|Equal0~5_combout\ & \fsm_calcu|U|st_reg.st_b~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_calcu|U|st_reg.st_idle~6_combout\,
	datab => \fsm_calcu|U|st_reg~35_combout\,
	datac => \bintobcd|stage0|Equal0~5_combout\,
	datad => \fsm_calcu|U|st_reg.st_b~q\,
	combout => \fsm_calcu|U|st_reg~36_combout\);

-- Location: FF_X52_Y31_N9
\fsm_calcu|U|st_reg.st_w_b\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \fsm_calcu|U|st_reg~36_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm_calcu|U|st_reg.st_w_b~q\);

-- Location: LCCOMB_X54_Y31_N12
\fsm_calcu|U|st_reg~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg~31_combout\ = (\fsm_calcu|Equal0~0_combout\ & \fsm_calcu|U|st_reg.st_w_b~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_calcu|Equal0~0_combout\,
	datad => \fsm_calcu|U|st_reg.st_w_b~q\,
	combout => \fsm_calcu|U|st_reg~31_combout\);

-- Location: LCCOMB_X55_Y31_N4
\fsm_calcu|U|st_reg~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg~30_combout\ = (\fsm_calcu|U|st_reg.st_eop~q\ & ((!\controlador|stage1|ack~q\) # (!\bintobcd|stage0|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|Equal0~5_combout\,
	datab => \fsm_calcu|U|st_reg.st_eop~q\,
	datac => \controlador|stage1|ack~q\,
	combout => \fsm_calcu|U|st_reg~30_combout\);

-- Location: LCCOMB_X55_Y31_N14
\fsm_calcu|U|st_reg~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg~32_combout\ = (\fsm_calcu|U|st_reg.st_idle~6_combout\ & ((\fsm_calcu|U|st_reg~30_combout\) # ((\fsm_calcu|U|st_reg~31_combout\ & \fsm_calcu|U|st_reg~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_calcu|U|st_reg~31_combout\,
	datab => \fsm_calcu|U|st_reg.st_idle~6_combout\,
	datac => \fsm_calcu|U|st_reg~30_combout\,
	datad => \fsm_calcu|U|st_reg~23_combout\,
	combout => \fsm_calcu|U|st_reg~32_combout\);

-- Location: FF_X55_Y31_N15
\fsm_calcu|U|st_reg.st_eop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \fsm_calcu|U|st_reg~32_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm_calcu|U|st_reg.st_eop~q\);

-- Location: LCCOMB_X52_Y32_N12
\controlador|state_reg~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~61_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & (!\controlador|state_reg.st0~q\ & (\fsm_calcu|U|st_reg.st_eop~q\))) # (!\bintobcd|stage0|Equal0~5_combout\ & (((\controlador|state_reg.st1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|Equal0~5_combout\,
	datab => \controlador|state_reg.st0~q\,
	datac => \fsm_calcu|U|st_reg.st_eop~q\,
	datad => \controlador|state_reg.st1~q\,
	combout => \controlador|state_reg~61_combout\);

-- Location: LCCOMB_X52_Y32_N24
\controlador|state_reg~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~62_combout\ = (\controlador|state_reg.st0~13_combout\ & \controlador|state_reg~61_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \controlador|state_reg.st0~13_combout\,
	datad => \controlador|state_reg~61_combout\,
	combout => \controlador|state_reg~62_combout\);

-- Location: FF_X52_Y32_N25
\controlador|state_reg.st1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|state_reg~62_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|state_reg.st1~q\);

-- Location: LCCOMB_X52_Y32_N10
\controlador|state_reg~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~46_combout\ = (\controlador|state_reg.st1~q\ & ((\fsm_calcu|Op_reg\(1) $ (!\fsm_calcu|Op_reg\(2))) # (!\fsm_calcu|Op_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_calcu|Op_reg\(1),
	datab => \fsm_calcu|Op_reg\(2),
	datac => \fsm_calcu|Op_reg\(3),
	datad => \controlador|state_reg.st1~q\,
	combout => \controlador|state_reg~46_combout\);

-- Location: LCCOMB_X52_Y32_N14
\controlador|state_reg~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~58_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & ((\controlador|state_reg.st14~q\) # ((\controlador|state_reg.st15~q\ & \fsm_calcu|U|st_reg.st_eop~q\)))) # (!\bintobcd|stage0|Equal0~5_combout\ & (\controlador|state_reg.st15~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|Equal0~5_combout\,
	datab => \controlador|state_reg.st15~q\,
	datac => \fsm_calcu|U|st_reg.st_eop~q\,
	datad => \controlador|state_reg.st14~q\,
	combout => \controlador|state_reg~58_combout\);

-- Location: LCCOMB_X52_Y32_N4
\controlador|state_reg~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~59_combout\ = (\controlador|state_reg~58_combout\ & \controlador|state_reg.st0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlador|state_reg~58_combout\,
	datac => \controlador|state_reg.st0~13_combout\,
	combout => \controlador|state_reg~59_combout\);

-- Location: FF_X52_Y32_N5
\controlador|state_reg.st15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|state_reg~59_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|state_reg.st15~q\);

-- Location: LCCOMB_X52_Y32_N20
\controlador|state_reg~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~49_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & (\controlador|state_reg.st15~q\ & (!\fsm_calcu|U|st_reg.st_eop~q\))) # (!\bintobcd|stage0|Equal0~5_combout\ & (((\controlador|state_reg.st16~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|Equal0~5_combout\,
	datab => \controlador|state_reg.st15~q\,
	datac => \fsm_calcu|U|st_reg.st_eop~q\,
	datad => \controlador|state_reg.st16~q\,
	combout => \controlador|state_reg~49_combout\);

-- Location: LCCOMB_X52_Y32_N6
\controlador|state_reg~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~50_combout\ = (\controlador|state_reg.st0~13_combout\ & \controlador|state_reg~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \controlador|state_reg.st0~13_combout\,
	datad => \controlador|state_reg~49_combout\,
	combout => \controlador|state_reg~50_combout\);

-- Location: FF_X52_Y32_N7
\controlador|state_reg.st16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|state_reg~50_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|state_reg.st16~q\);

-- Location: LCCOMB_X52_Y32_N18
\controlador|state_reg~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~47_combout\ = (\controlador|state_reg~46_combout\ & (\controlador|state_reg.st0~q\)) # (!\controlador|state_reg~46_combout\ & ((\controlador|state_reg.st0~q\ & ((\controlador|state_reg.st16~q\))) # (!\controlador|state_reg.st0~q\ & 
-- (\fsm_calcu|U|st_reg.st_eop~q\ & !\controlador|state_reg.st16~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg~46_combout\,
	datab => \controlador|state_reg.st0~q\,
	datac => \fsm_calcu|U|st_reg.st_eop~q\,
	datad => \controlador|state_reg.st16~q\,
	combout => \controlador|state_reg~47_combout\);

-- Location: LCCOMB_X52_Y32_N0
\controlador|state_reg~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~48_combout\ = (\controlador|state_reg.st0~13_combout\ & (\controlador|state_reg.st0~q\ $ (((\controlador|state_reg~47_combout\ & \bintobcd|stage0|Equal0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st0~13_combout\,
	datab => \controlador|state_reg~47_combout\,
	datac => \controlador|state_reg.st0~q\,
	datad => \bintobcd|stage0|Equal0~5_combout\,
	combout => \controlador|state_reg~48_combout\);

-- Location: FF_X52_Y32_N1
\controlador|state_reg.st0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|state_reg~48_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|state_reg.st0~q\);

-- Location: LCCOMB_X52_Y32_N2
\controlador|state_reg.st0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg.st0~9_combout\ = (\controlador|state_reg.st0~q\ & (\controlador|state_reg.st15~q\ $ (\controlador|state_reg.st16~q\))) # (!\controlador|state_reg.st0~q\ & (!\controlador|state_reg.st15~q\ & !\controlador|state_reg.st16~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlador|state_reg.st0~q\,
	datac => \controlador|state_reg.st15~q\,
	datad => \controlador|state_reg.st16~q\,
	combout => \controlador|state_reg.st0~9_combout\);

-- Location: FF_X52_Y32_N9
\fsm_calcu|Op_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \fsm_calcu|valor_reg\(0),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \fsm_calcu|U|st_reg.st_op~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm_calcu|Op_reg\(0));

-- Location: LCCOMB_X52_Y32_N16
\controlador|state_reg~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~40_combout\ = (\fsm_calcu|Op_reg\(3) & (\bintobcd|stage0|Equal0~5_combout\ & \controlador|state_reg.st1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm_calcu|Op_reg\(3),
	datac => \bintobcd|stage0|Equal0~5_combout\,
	datad => \controlador|state_reg.st1~q\,
	combout => \controlador|state_reg~40_combout\);

-- Location: LCCOMB_X52_Y32_N28
\controlador|state_reg~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~71_combout\ = (!\fsm_calcu|Op_reg\(1) & (\fsm_calcu|Op_reg\(0) & (\fsm_calcu|Op_reg\(2) & \controlador|state_reg~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_calcu|Op_reg\(1),
	datab => \fsm_calcu|Op_reg\(0),
	datac => \fsm_calcu|Op_reg\(2),
	datad => \controlador|state_reg~40_combout\,
	combout => \controlador|state_reg~71_combout\);

-- Location: LCCOMB_X51_Y32_N12
\controlador|state_reg~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~72_combout\ = (\controlador|state_reg.st0~13_combout\ & ((\controlador|state_reg~71_combout\) # ((!\bintobcd|stage0|Equal0~5_combout\ & \controlador|state_reg.st5~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|Equal0~5_combout\,
	datab => \controlador|state_reg.st0~13_combout\,
	datac => \controlador|state_reg.st5~q\,
	datad => \controlador|state_reg~71_combout\,
	combout => \controlador|state_reg~72_combout\);

-- Location: FF_X51_Y32_N13
\controlador|state_reg.st5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|state_reg~72_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|state_reg.st5~q\);

-- Location: LCCOMB_X47_Y34_N30
\divisor|st_reg~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|st_reg~20_combout\ = (!\divisor|st_reg.st0~q\ & ((!\bintobcd|stage0|Equal0~5_combout\) # (!\controlador|state_reg.st5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st5~q\,
	datac => \bintobcd|stage0|Equal0~5_combout\,
	datad => \divisor|st_reg.st0~q\,
	combout => \divisor|st_reg~20_combout\);

-- Location: LCCOMB_X47_Y34_N28
\divisor|st_reg~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|st_reg~18_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & (\divisor|st_reg.st4~q\ & (!\controlador|state_reg.st5~q\))) # (!\bintobcd|stage0|Equal0~5_combout\ & (((\divisor|st_reg.st5~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|Equal0~5_combout\,
	datab => \divisor|st_reg.st4~q\,
	datac => \controlador|state_reg.st5~q\,
	datad => \divisor|st_reg.st5~q\,
	combout => \divisor|st_reg~18_combout\);

-- Location: LCCOMB_X47_Y34_N18
\divisor|st_reg~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|st_reg~19_combout\ = (\divisor|st_reg.st0~2_combout\ & \divisor|st_reg~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st0~2_combout\,
	datad => \divisor|st_reg~18_combout\,
	combout => \divisor|st_reg~19_combout\);

-- Location: FF_X47_Y34_N19
\divisor|st_reg.st5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|st_reg~19_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|st_reg.st5~q\);

-- Location: LCCOMB_X47_Y34_N16
\divisor|st_reg~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|st_reg~21_combout\ = (!\divisor|st_reg~20_combout\ & (\divisor|st_reg.st0~2_combout\ & ((!\bintobcd|stage0|Equal0~5_combout\) # (!\divisor|st_reg.st5~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg~20_combout\,
	datab => \divisor|st_reg.st5~q\,
	datac => \bintobcd|stage0|Equal0~5_combout\,
	datad => \divisor|st_reg.st0~2_combout\,
	combout => \divisor|st_reg~21_combout\);

-- Location: FF_X47_Y34_N17
\divisor|st_reg.st0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|st_reg~21_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|st_reg.st0~q\);

-- Location: LCCOMB_X47_Y34_N12
\divisor|st_reg~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|st_reg~24_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & (((\controlador|state_reg.st5~q\ & !\divisor|st_reg.st0~q\)))) # (!\bintobcd|stage0|Equal0~5_combout\ & (\divisor|st_reg.st1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st1~q\,
	datab => \bintobcd|stage0|Equal0~5_combout\,
	datac => \controlador|state_reg.st5~q\,
	datad => \divisor|st_reg.st0~q\,
	combout => \divisor|st_reg~24_combout\);

-- Location: LCCOMB_X47_Y34_N10
\divisor|st_reg~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|st_reg~25_combout\ = (\divisor|st_reg.st0~2_combout\ & \divisor|st_reg~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st0~2_combout\,
	datad => \divisor|st_reg~24_combout\,
	combout => \divisor|st_reg~25_combout\);

-- Location: FF_X47_Y34_N11
\divisor|st_reg.st1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|st_reg~25_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|st_reg.st1~q\);

-- Location: LCCOMB_X47_Y34_N0
\divisor|st_reg~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|st_reg~26_combout\ = (\divisor|st_reg.st0~2_combout\ & ((\bintobcd|stage0|Equal0~5_combout\ & (\divisor|st_reg.st1~q\)) # (!\bintobcd|stage0|Equal0~5_combout\ & ((\divisor|st_reg.st2~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st1~q\,
	datab => \bintobcd|stage0|Equal0~5_combout\,
	datac => \divisor|st_reg.st2~q\,
	datad => \divisor|st_reg.st0~2_combout\,
	combout => \divisor|st_reg~26_combout\);

-- Location: FF_X47_Y34_N1
\divisor|st_reg.st2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|st_reg~26_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|st_reg.st2~q\);

-- Location: LCCOMB_X54_Y31_N18
\fsm_calcu|A_reg[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|A_reg[1]~feeder_combout\ = \fsm_calcu|valor_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fsm_calcu|valor_reg\(1),
	combout => \fsm_calcu|A_reg[1]~feeder_combout\);

-- Location: FF_X54_Y31_N19
\fsm_calcu|A_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \fsm_calcu|A_reg[1]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \fsm_calcu|U|st_reg.st_a~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm_calcu|A_reg\(1));

-- Location: LCCOMB_X54_Y31_N28
\fsm_calcu|A_reg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|A_reg[0]~feeder_combout\ = \fsm_calcu|valor_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm_calcu|valor_reg\(0),
	combout => \fsm_calcu|A_reg[0]~feeder_combout\);

-- Location: FF_X54_Y31_N29
\fsm_calcu|A_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \fsm_calcu|A_reg[0]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \fsm_calcu|U|st_reg.st_a~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm_calcu|A_reg\(0));

-- Location: FF_X54_Y35_N27
\reg_desp_A|stage4|q_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \fsm_calcu|A_reg\(0),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_A|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_A|stage4|q_reg\(0));

-- Location: FF_X54_Y35_N1
\reg_desp_A|stage3|q_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_A|stage4|q_reg\(0),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_A|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_A|stage3|q_reg\(0));

-- Location: FF_X52_Y35_N27
\reg_desp_A|stage2|q_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_A|stage3|q_reg\(0),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_A|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_A|stage2|q_reg\(0));

-- Location: FF_X52_Y35_N23
\reg_desp_A|stage1|q_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_A|stage2|q_reg\(0),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_A|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_A|stage1|q_reg\(0));

-- Location: FF_X52_Y36_N13
\reg_desp_A|stage0|q_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_A|stage1|q_reg\(0),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_A|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_A|stage0|q_reg\(0));

-- Location: LCCOMB_X54_Y31_N10
\fsm_calcu|A_reg[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|A_reg[3]~feeder_combout\ = \fsm_calcu|valor_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm_calcu|valor_reg\(3),
	combout => \fsm_calcu|A_reg[3]~feeder_combout\);

-- Location: FF_X54_Y31_N11
\fsm_calcu|A_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \fsm_calcu|A_reg[3]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \fsm_calcu|U|st_reg.st_a~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm_calcu|A_reg\(3));

-- Location: FF_X54_Y35_N23
\reg_desp_A|stage4|q_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \fsm_calcu|A_reg\(3),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_A|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_A|stage4|q_reg\(3));

-- Location: FF_X52_Y35_N15
\reg_desp_A|stage3|q_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_A|stage4|q_reg\(3),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_A|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_A|stage3|q_reg\(3));

-- Location: FF_X52_Y35_N11
\reg_desp_A|stage2|q_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_A|stage3|q_reg\(3),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_A|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_A|stage2|q_reg\(3));

-- Location: FF_X52_Y36_N7
\reg_desp_A|stage1|q_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_A|stage2|q_reg\(3),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_A|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_A|stage1|q_reg\(3));

-- Location: FF_X50_Y36_N1
\reg_desp_A|stage0|q_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_A|stage1|q_reg\(3),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_A|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_A|stage0|q_reg\(3));

-- Location: LCCOMB_X54_Y31_N4
\fsm_calcu|A_reg[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|A_reg[2]~feeder_combout\ = \fsm_calcu|valor_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm_calcu|valor_reg\(2),
	combout => \fsm_calcu|A_reg[2]~feeder_combout\);

-- Location: FF_X54_Y31_N5
\fsm_calcu|A_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \fsm_calcu|A_reg[2]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \fsm_calcu|U|st_reg.st_a~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm_calcu|A_reg\(2));

-- Location: LCCOMB_X54_Y35_N2
\reg_desp_A|stage4|q_reg[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_desp_A|stage4|q_reg[2]~feeder_combout\ = \fsm_calcu|A_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fsm_calcu|A_reg\(2),
	combout => \reg_desp_A|stage4|q_reg[2]~feeder_combout\);

-- Location: FF_X54_Y35_N3
\reg_desp_A|stage4|q_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \reg_desp_A|stage4|q_reg[2]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \reg_desp_A|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_A|stage4|q_reg\(2));

-- Location: FF_X52_Y35_N31
\reg_desp_A|stage3|q_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_A|stage4|q_reg\(2),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_A|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_A|stage3|q_reg\(2));

-- Location: FF_X52_Y35_N3
\reg_desp_A|stage2|q_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_A|stage3|q_reg\(2),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_A|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_A|stage2|q_reg\(2));

-- Location: FF_X52_Y36_N9
\reg_desp_A|stage1|q_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_A|stage2|q_reg\(2),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_A|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_A|stage1|q_reg\(2));

-- Location: FF_X52_Y36_N11
\reg_desp_A|stage0|q_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_A|stage1|q_reg\(2),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_A|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_A|stage0|q_reg\(2));

-- Location: LCCOMB_X47_Y36_N24
\reg_desp_A|stage0|q_reg[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_desp_A|stage0|q_reg[3]~0_combout\ = (!\reg_desp_A|stage0|q_reg\(1) & (!\reg_desp_A|stage0|q_reg\(0) & (!\reg_desp_A|stage0|q_reg\(3) & !\reg_desp_A|stage0|q_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage0|q_reg\(1),
	datab => \reg_desp_A|stage0|q_reg\(0),
	datac => \reg_desp_A|stage0|q_reg\(3),
	datad => \reg_desp_A|stage0|q_reg\(2),
	combout => \reg_desp_A|stage0|q_reg[3]~0_combout\);

-- Location: LCCOMB_X55_Y36_N6
\reg_desp_A|stage0|q_reg[3]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_desp_A|stage0|q_reg[3]~1_combout\ = (\reg_desp_A|stage0|q_reg[3]~0_combout\ & (\bintobcd|stage0|Equal0~5_combout\ & \fsm_calcu|U|st_reg.st_a~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage0|q_reg[3]~0_combout\,
	datab => \bintobcd|stage0|Equal0~5_combout\,
	datad => \fsm_calcu|U|st_reg.st_a~q\,
	combout => \reg_desp_A|stage0|q_reg[3]~1_combout\);

-- Location: FF_X54_Y35_N31
\reg_desp_A|stage4|q_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \fsm_calcu|A_reg\(1),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_A|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_A|stage4|q_reg\(1));

-- Location: FF_X54_Y35_N11
\reg_desp_A|stage3|q_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_A|stage4|q_reg\(1),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_A|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_A|stage3|q_reg\(1));

-- Location: FF_X52_Y35_N9
\reg_desp_A|stage2|q_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_A|stage3|q_reg\(1),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_A|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_A|stage2|q_reg\(1));

-- Location: FF_X52_Y36_N5
\reg_desp_A|stage1|q_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_A|stage2|q_reg\(1),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_A|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_A|stage1|q_reg\(1));

-- Location: FF_X52_Y36_N23
\reg_desp_A|stage0|q_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_A|stage1|q_reg\(1),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_A|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_A|stage0|q_reg\(1));

-- Location: LCCOMB_X47_Y36_N16
\bcd_A|stage2|gen1:5:stage0|cout~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage2|gen1:5:stage0|cout~2_combout\ = (\reg_desp_A|stage0|q_reg\(3) & (\reg_desp_A|stage0|q_reg\(2) & ((\reg_desp_A|stage0|q_reg\(1)) # (\reg_desp_A|stage0|q_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage0|q_reg\(1),
	datab => \reg_desp_A|stage0|q_reg\(3),
	datac => \reg_desp_A|stage0|q_reg\(0),
	datad => \reg_desp_A|stage0|q_reg\(2),
	combout => \bcd_A|stage2|gen1:5:stage0|cout~2_combout\);

-- Location: LCCOMB_X47_Y36_N28
\bcd_A|stage2|gen1:4:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage2|gen1:4:stage0|s~2_combout\ = (\reg_desp_A|stage0|q_reg\(1) & ((\reg_desp_A|stage0|q_reg\(3) & ((!\reg_desp_A|stage0|q_reg\(2)))) # (!\reg_desp_A|stage0|q_reg\(3) & (!\reg_desp_A|stage0|q_reg\(0) & \reg_desp_A|stage0|q_reg\(2))))) # 
-- (!\reg_desp_A|stage0|q_reg\(1) & (\reg_desp_A|stage0|q_reg\(2) & ((!\reg_desp_A|stage0|q_reg\(0)) # (!\reg_desp_A|stage0|q_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage0|q_reg\(1),
	datab => \reg_desp_A|stage0|q_reg\(3),
	datac => \reg_desp_A|stage0|q_reg\(0),
	datad => \reg_desp_A|stage0|q_reg\(2),
	combout => \bcd_A|stage2|gen1:4:stage0|s~2_combout\);

-- Location: LCCOMB_X47_Y36_N14
\bcd_A|stage2|gen1:5:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage2|gen1:5:stage0|s~combout\ = (\reg_desp_A|stage0|q_reg\(3) & (((!\reg_desp_A|stage0|q_reg\(1) & !\reg_desp_A|stage0|q_reg\(0))) # (!\reg_desp_A|stage0|q_reg\(2)))) # (!\reg_desp_A|stage0|q_reg\(3) & (\reg_desp_A|stage0|q_reg\(1) & 
-- (\reg_desp_A|stage0|q_reg\(0) & \reg_desp_A|stage0|q_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage0|q_reg\(1),
	datab => \reg_desp_A|stage0|q_reg\(0),
	datac => \reg_desp_A|stage0|q_reg\(3),
	datad => \reg_desp_A|stage0|q_reg\(2),
	combout => \bcd_A|stage2|gen1:5:stage0|s~combout\);

-- Location: LCCOMB_X52_Y36_N28
\bcd_A|stage3|gen1:2:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage3|gen1:2:stage0|cout~0_combout\ = (\reg_desp_A|stage0|q_reg\(1) & ((\reg_desp_A|stage1|q_reg\(2)) # ((\reg_desp_A|stage1|q_reg\(1) & \reg_desp_A|stage0|q_reg\(0))))) # (!\reg_desp_A|stage0|q_reg\(1) & (\reg_desp_A|stage1|q_reg\(1) & 
-- (\reg_desp_A|stage1|q_reg\(2) & \reg_desp_A|stage0|q_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage0|q_reg\(1),
	datab => \reg_desp_A|stage1|q_reg\(1),
	datac => \reg_desp_A|stage1|q_reg\(2),
	datad => \reg_desp_A|stage0|q_reg\(0),
	combout => \bcd_A|stage3|gen1:2:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y36_N26
\bcd_A|stage3|gen1:3:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage3|gen1:3:stage0|cout~0_combout\ = (\reg_desp_A|stage1|q_reg\(3) & ((\bcd_A|stage3|gen1:2:stage0|cout~0_combout\) # (\reg_desp_A|stage0|q_reg\(2) $ (\reg_desp_A|stage0|q_reg\(0))))) # (!\reg_desp_A|stage1|q_reg\(3) & 
-- (\bcd_A|stage3|gen1:2:stage0|cout~0_combout\ & (\reg_desp_A|stage0|q_reg\(2) $ (\reg_desp_A|stage0|q_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage1|q_reg\(3),
	datab => \reg_desp_A|stage0|q_reg\(2),
	datac => \reg_desp_A|stage0|q_reg\(0),
	datad => \bcd_A|stage3|gen1:2:stage0|cout~0_combout\,
	combout => \bcd_A|stage3|gen1:3:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y36_N6
\bcd_A|stage2|gen1:3:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage2|gen1:3:stage0|s~combout\ = \reg_desp_A|stage0|q_reg\(3) $ (\reg_desp_A|stage0|q_reg\(1) $ (((\reg_desp_A|stage0|q_reg\(0) & \reg_desp_A|stage0|q_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage0|q_reg\(3),
	datab => \reg_desp_A|stage0|q_reg\(0),
	datac => \reg_desp_A|stage0|q_reg\(1),
	datad => \reg_desp_A|stage0|q_reg\(2),
	combout => \bcd_A|stage2|gen1:3:stage0|s~combout\);

-- Location: LCCOMB_X49_Y36_N26
\bcd_A|stage3|gen1:6:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage3|gen1:6:stage0|cout~0_combout\ = (\bcd_A|stage2|gen1:4:stage0|s~2_combout\ & (\bcd_A|stage2|gen1:5:stage0|s~combout\ & (\bcd_A|stage3|gen1:3:stage0|cout~0_combout\ & \bcd_A|stage2|gen1:3:stage0|s~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage2|gen1:4:stage0|s~2_combout\,
	datab => \bcd_A|stage2|gen1:5:stage0|s~combout\,
	datac => \bcd_A|stage3|gen1:3:stage0|cout~0_combout\,
	datad => \bcd_A|stage2|gen1:3:stage0|s~combout\,
	combout => \bcd_A|stage3|gen1:6:stage0|cout~0_combout\);

-- Location: LCCOMB_X47_Y36_N22
\bcd_A|stage2|gen1:4:stage0|cout~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage2|gen1:4:stage0|cout~2_combout\ = (\reg_desp_A|stage0|q_reg\(2) & ((\reg_desp_A|stage0|q_reg\(1) & ((\reg_desp_A|stage0|q_reg\(0)) # (\reg_desp_A|stage0|q_reg\(3)))) # (!\reg_desp_A|stage0|q_reg\(1) & (\reg_desp_A|stage0|q_reg\(0) & 
-- \reg_desp_A|stage0|q_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage0|q_reg\(1),
	datab => \reg_desp_A|stage0|q_reg\(0),
	datac => \reg_desp_A|stage0|q_reg\(3),
	datad => \reg_desp_A|stage0|q_reg\(2),
	combout => \bcd_A|stage2|gen1:4:stage0|cout~2_combout\);

-- Location: LCCOMB_X49_Y36_N30
\bcd_A|stage3|gen1:5:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage3|gen1:5:stage0|cout~0_combout\ = (\bcd_A|stage3|gen1:3:stage0|cout~0_combout\ & (\bcd_A|stage2|gen1:4:stage0|s~2_combout\ & \bcd_A|stage2|gen1:3:stage0|s~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage3|gen1:3:stage0|cout~0_combout\,
	datac => \bcd_A|stage2|gen1:4:stage0|s~2_combout\,
	datad => \bcd_A|stage2|gen1:3:stage0|s~combout\,
	combout => \bcd_A|stage3|gen1:5:stage0|cout~0_combout\);

-- Location: LCCOMB_X49_Y36_N4
\bcd_A|stage6|gen1:6:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:6:stage0|s~1_combout\ = \bcd_A|stage2|gen1:4:stage0|s~2_combout\ $ (((\bcd_A|stage3|gen1:3:stage0|cout~0_combout\ & \bcd_A|stage2|gen1:3:stage0|s~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage3|gen1:3:stage0|cout~0_combout\,
	datac => \bcd_A|stage2|gen1:4:stage0|s~2_combout\,
	datad => \bcd_A|stage2|gen1:3:stage0|s~combout\,
	combout => \bcd_A|stage6|gen1:6:stage0|s~1_combout\);

-- Location: LCCOMB_X49_Y36_N12
\bcd_A|stage3|gen1:4:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage3|gen1:4:stage0|s~combout\ = \bcd_A|stage3|gen1:3:stage0|cout~0_combout\ $ (\bcd_A|stage2|gen1:3:stage0|s~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcd_A|stage3|gen1:3:stage0|cout~0_combout\,
	datad => \bcd_A|stage2|gen1:3:stage0|s~combout\,
	combout => \bcd_A|stage3|gen1:4:stage0|s~combout\);

-- Location: LCCOMB_X52_Y36_N10
\bcd_A|stage3|gen1:3:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage3|gen1:3:stage0|s~combout\ = \reg_desp_A|stage0|q_reg\(0) $ (\bcd_A|stage3|gen1:2:stage0|cout~0_combout\ $ (\reg_desp_A|stage0|q_reg\(2) $ (\reg_desp_A|stage1|q_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage0|q_reg\(0),
	datab => \bcd_A|stage3|gen1:2:stage0|cout~0_combout\,
	datac => \reg_desp_A|stage0|q_reg\(2),
	datad => \reg_desp_A|stage1|q_reg\(3),
	combout => \bcd_A|stage3|gen1:3:stage0|s~combout\);

-- Location: LCCOMB_X50_Y36_N16
\bcd_A|stage3|gen1:4:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage3|gen1:4:stage0|cout~0_combout\ = (\bcd_A|stage3|gen1:3:stage0|cout~0_combout\ & \bcd_A|stage2|gen1:3:stage0|s~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_A|stage3|gen1:3:stage0|cout~0_combout\,
	datad => \bcd_A|stage2|gen1:3:stage0|s~combout\,
	combout => \bcd_A|stage3|gen1:4:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y36_N18
\bcd_A|stage3|gen1:2:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage3|gen1:2:stage0|s~combout\ = \reg_desp_A|stage0|q_reg\(1) $ (\reg_desp_A|stage1|q_reg\(2) $ (((\reg_desp_A|stage1|q_reg\(1) & \reg_desp_A|stage0|q_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage0|q_reg\(1),
	datab => \reg_desp_A|stage1|q_reg\(2),
	datac => \reg_desp_A|stage1|q_reg\(1),
	datad => \reg_desp_A|stage0|q_reg\(0),
	combout => \bcd_A|stage3|gen1:2:stage0|s~combout\);

-- Location: LCCOMB_X52_Y36_N8
\bcd_A|stage3|gen1:3:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage3|gen1:3:stage0|s~2_combout\ = \reg_desp_A|stage1|q_reg\(3) $ (\reg_desp_A|stage0|q_reg\(2) $ (\reg_desp_A|stage0|q_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage1|q_reg\(3),
	datab => \reg_desp_A|stage0|q_reg\(2),
	datad => \reg_desp_A|stage0|q_reg\(0),
	combout => \bcd_A|stage3|gen1:3:stage0|s~2_combout\);

-- Location: LCCOMB_X52_Y36_N20
\bcd_A|stage3|gen1:1:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage3|gen1:1:stage0|s~0_combout\ = \reg_desp_A|stage1|q_reg\(1) $ (\reg_desp_A|stage0|q_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_desp_A|stage1|q_reg\(1),
	datad => \reg_desp_A|stage0|q_reg\(0),
	combout => \bcd_A|stage3|gen1:1:stage0|s~0_combout\);

-- Location: LCCOMB_X52_Y36_N24
\bcd_A|stage4|gen1:2:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage4|gen1:2:stage0|cout~0_combout\ = (\bcd_A|stage3|gen1:2:stage0|s~combout\ & \reg_desp_A|stage1|q_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_A|stage3|gen1:2:stage0|s~combout\,
	datad => \reg_desp_A|stage1|q_reg\(0),
	combout => \bcd_A|stage4|gen1:2:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y36_N16
\bcd_A|stage4|gen1:3:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage4|gen1:3:stage0|cout~0_combout\ = (\bcd_A|stage3|gen1:1:stage0|s~0_combout\ & ((\bcd_A|stage4|gen1:2:stage0|cout~0_combout\) # (\bcd_A|stage3|gen1:3:stage0|s~2_combout\ $ (\bcd_A|stage3|gen1:2:stage0|cout~0_combout\)))) # 
-- (!\bcd_A|stage3|gen1:1:stage0|s~0_combout\ & (\bcd_A|stage4|gen1:2:stage0|cout~0_combout\ & (\bcd_A|stage3|gen1:3:stage0|s~2_combout\ $ (\bcd_A|stage3|gen1:2:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage3|gen1:3:stage0|s~2_combout\,
	datab => \bcd_A|stage3|gen1:2:stage0|cout~0_combout\,
	datac => \bcd_A|stage3|gen1:1:stage0|s~0_combout\,
	datad => \bcd_A|stage4|gen1:2:stage0|cout~0_combout\,
	combout => \bcd_A|stage4|gen1:3:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y36_N16
\bcd_A|stage4|gen1:4:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage4|gen1:4:stage0|cout~0_combout\ = (\bcd_A|stage3|gen1:2:stage0|s~combout\ & ((\bcd_A|stage4|gen1:3:stage0|cout~0_combout\) # (\bcd_A|stage2|gen1:3:stage0|s~combout\ $ (\bcd_A|stage3|gen1:3:stage0|cout~0_combout\)))) # 
-- (!\bcd_A|stage3|gen1:2:stage0|s~combout\ & (\bcd_A|stage4|gen1:3:stage0|cout~0_combout\ & (\bcd_A|stage2|gen1:3:stage0|s~combout\ $ (\bcd_A|stage3|gen1:3:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage3|gen1:2:stage0|s~combout\,
	datab => \bcd_A|stage2|gen1:3:stage0|s~combout\,
	datac => \bcd_A|stage3|gen1:3:stage0|cout~0_combout\,
	datad => \bcd_A|stage4|gen1:3:stage0|cout~0_combout\,
	combout => \bcd_A|stage4|gen1:4:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y36_N24
\bcd_A|stage4|gen1:5:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage4|gen1:5:stage0|cout~0_combout\ = (\bcd_A|stage3|gen1:3:stage0|s~combout\ & ((\bcd_A|stage4|gen1:4:stage0|cout~0_combout\) # (\bcd_A|stage3|gen1:4:stage0|cout~0_combout\ $ (\bcd_A|stage2|gen1:4:stage0|s~2_combout\)))) # 
-- (!\bcd_A|stage3|gen1:3:stage0|s~combout\ & (\bcd_A|stage4|gen1:4:stage0|cout~0_combout\ & (\bcd_A|stage3|gen1:4:stage0|cout~0_combout\ $ (\bcd_A|stage2|gen1:4:stage0|s~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage3|gen1:3:stage0|s~combout\,
	datab => \bcd_A|stage3|gen1:4:stage0|cout~0_combout\,
	datac => \bcd_A|stage2|gen1:4:stage0|s~2_combout\,
	datad => \bcd_A|stage4|gen1:4:stage0|cout~0_combout\,
	combout => \bcd_A|stage4|gen1:5:stage0|cout~0_combout\);

-- Location: LCCOMB_X49_Y36_N2
\bcd_A|stage4|gen1:6:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage4|gen1:6:stage0|cout~0_combout\ = (\bcd_A|stage3|gen1:4:stage0|s~combout\ & ((\bcd_A|stage4|gen1:5:stage0|cout~0_combout\) # (\bcd_A|stage2|gen1:5:stage0|s~combout\ $ (\bcd_A|stage3|gen1:5:stage0|cout~0_combout\)))) # 
-- (!\bcd_A|stage3|gen1:4:stage0|s~combout\ & (\bcd_A|stage4|gen1:5:stage0|cout~0_combout\ & (\bcd_A|stage2|gen1:5:stage0|s~combout\ $ (\bcd_A|stage3|gen1:5:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage3|gen1:4:stage0|s~combout\,
	datab => \bcd_A|stage2|gen1:5:stage0|s~combout\,
	datac => \bcd_A|stage3|gen1:5:stage0|cout~0_combout\,
	datad => \bcd_A|stage4|gen1:5:stage0|cout~0_combout\,
	combout => \bcd_A|stage4|gen1:6:stage0|cout~0_combout\);

-- Location: LCCOMB_X49_Y36_N10
\bcd_A|stage4|gen1:7:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage4|gen1:7:stage0|cout~0_combout\ = (\bcd_A|stage6|gen1:6:stage0|s~1_combout\ & ((\bcd_A|stage4|gen1:6:stage0|cout~0_combout\) # (\bcd_A|stage2|gen1:5:stage0|cout~2_combout\ $ (\bcd_A|stage3|gen1:6:stage0|cout~0_combout\)))) # 
-- (!\bcd_A|stage6|gen1:6:stage0|s~1_combout\ & (\bcd_A|stage4|gen1:6:stage0|cout~0_combout\ & (\bcd_A|stage2|gen1:5:stage0|cout~2_combout\ $ (\bcd_A|stage3|gen1:6:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage2|gen1:5:stage0|cout~2_combout\,
	datab => \bcd_A|stage6|gen1:6:stage0|s~1_combout\,
	datac => \bcd_A|stage3|gen1:6:stage0|cout~0_combout\,
	datad => \bcd_A|stage4|gen1:6:stage0|cout~0_combout\,
	combout => \bcd_A|stage4|gen1:7:stage0|cout~0_combout\);

-- Location: LCCOMB_X49_Y36_N24
\bcd_A|stage4|gen1:8:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage4|gen1:8:stage0|cout~0_combout\ = (\bcd_A|stage4|gen1:7:stage0|cout~0_combout\ & (\bcd_A|stage2|gen1:4:stage0|cout~2_combout\ $ (\reg_desp_A|stage0|q_reg\(3) $ (\bcd_A|stage3|gen1:5:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage2|gen1:4:stage0|cout~2_combout\,
	datab => \reg_desp_A|stage0|q_reg\(3),
	datac => \bcd_A|stage3|gen1:5:stage0|cout~0_combout\,
	datad => \bcd_A|stage4|gen1:7:stage0|cout~0_combout\,
	combout => \bcd_A|stage4|gen1:8:stage0|cout~0_combout\);

-- Location: LCCOMB_X49_Y36_N0
\bcd_A|stage4|gen1:9:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage4|gen1:9:stage0|s~combout\ = \bcd_A|stage4|gen1:8:stage0|cout~0_combout\ $ (((\bcd_A|stage2|gen1:5:stage0|cout~2_combout\) # (\bcd_A|stage3|gen1:6:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage2|gen1:5:stage0|cout~2_combout\,
	datac => \bcd_A|stage3|gen1:6:stage0|cout~0_combout\,
	datad => \bcd_A|stage4|gen1:8:stage0|cout~0_combout\,
	combout => \bcd_A|stage4|gen1:9:stage0|s~combout\);

-- Location: LCCOMB_X50_Y36_N0
\bcd_A|stage2|gen1:3:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage2|gen1:3:stage0|cout~0_combout\ = (\reg_desp_A|stage0|q_reg\(1) & ((\reg_desp_A|stage0|q_reg\(3)) # ((\reg_desp_A|stage0|q_reg\(0) & \reg_desp_A|stage0|q_reg\(2))))) # (!\reg_desp_A|stage0|q_reg\(1) & (\reg_desp_A|stage0|q_reg\(0) & 
-- (\reg_desp_A|stage0|q_reg\(3) & \reg_desp_A|stage0|q_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage0|q_reg\(1),
	datab => \reg_desp_A|stage0|q_reg\(0),
	datac => \reg_desp_A|stage0|q_reg\(3),
	datad => \reg_desp_A|stage0|q_reg\(2),
	combout => \bcd_A|stage2|gen1:3:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y36_N30
\bcd_A|stage4|gen1:5:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage4|gen1:5:stage0|s~0_combout\ = \bcd_A|stage3|gen1:2:stage0|cout~0_combout\ $ (\bcd_A|stage2|gen1:3:stage0|cout~0_combout\ $ (\reg_desp_A|stage1|q_reg\(3) $ (\bcd_A|stage3|gen1:4:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage3|gen1:2:stage0|cout~0_combout\,
	datab => \bcd_A|stage2|gen1:3:stage0|cout~0_combout\,
	datac => \reg_desp_A|stage1|q_reg\(3),
	datad => \bcd_A|stage3|gen1:4:stage0|cout~0_combout\,
	combout => \bcd_A|stage4|gen1:5:stage0|s~0_combout\);

-- Location: LCCOMB_X51_Y36_N12
\bcd_A|stage4|gen1:4:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage4|gen1:4:stage0|s~0_combout\ = \reg_desp_A|stage0|q_reg\(3) $ (\bcd_A|stage3|gen1:3:stage0|cout~0_combout\ $ (((\reg_desp_A|stage0|q_reg\(0) & \reg_desp_A|stage0|q_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage0|q_reg\(0),
	datab => \reg_desp_A|stage0|q_reg\(3),
	datac => \bcd_A|stage3|gen1:3:stage0|cout~0_combout\,
	datad => \reg_desp_A|stage0|q_reg\(2),
	combout => \bcd_A|stage4|gen1:4:stage0|s~0_combout\);

-- Location: LCCOMB_X52_Y36_N12
\bcd_A|stage3|gen1:2:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage3|gen1:2:stage0|s~0_combout\ = \reg_desp_A|stage1|q_reg\(2) $ (((\reg_desp_A|stage1|q_reg\(1) & \reg_desp_A|stage0|q_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_desp_A|stage1|q_reg\(1),
	datac => \reg_desp_A|stage0|q_reg\(0),
	datad => \reg_desp_A|stage1|q_reg\(2),
	combout => \bcd_A|stage3|gen1:2:stage0|s~0_combout\);

-- Location: LCCOMB_X52_Y35_N0
\bcd_A|stage5|gen1:1:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage5|gen1:1:stage0|cout~0_combout\ = (\reg_desp_A|stage1|q_reg\(0) & \reg_desp_A|stage2|q_reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_desp_A|stage1|q_reg\(0),
	datad => \reg_desp_A|stage2|q_reg\(1),
	combout => \bcd_A|stage5|gen1:1:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y36_N30
\bcd_A|stage5|gen1:2:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage5|gen1:2:stage0|cout~0_combout\ = (\reg_desp_A|stage2|q_reg\(2) & ((\bcd_A|stage5|gen1:1:stage0|cout~0_combout\) # (\reg_desp_A|stage0|q_reg\(0) $ (\reg_desp_A|stage1|q_reg\(1))))) # (!\reg_desp_A|stage2|q_reg\(2) & 
-- (\bcd_A|stage5|gen1:1:stage0|cout~0_combout\ & (\reg_desp_A|stage0|q_reg\(0) $ (\reg_desp_A|stage1|q_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage0|q_reg\(0),
	datab => \reg_desp_A|stage1|q_reg\(1),
	datac => \reg_desp_A|stage2|q_reg\(2),
	datad => \bcd_A|stage5|gen1:1:stage0|cout~0_combout\,
	combout => \bcd_A|stage5|gen1:2:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y36_N0
\bcd_A|stage5|gen1:3:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage5|gen1:3:stage0|cout~0_combout\ = (\bcd_A|stage5|gen1:2:stage0|cout~0_combout\ & ((\reg_desp_A|stage2|q_reg\(3)) # (\reg_desp_A|stage1|q_reg\(0) $ (\bcd_A|stage3|gen1:2:stage0|s~combout\)))) # (!\bcd_A|stage5|gen1:2:stage0|cout~0_combout\ & 
-- (\reg_desp_A|stage2|q_reg\(3) & (\reg_desp_A|stage1|q_reg\(0) $ (\bcd_A|stage3|gen1:2:stage0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage1|q_reg\(0),
	datab => \bcd_A|stage3|gen1:2:stage0|s~combout\,
	datac => \bcd_A|stage5|gen1:2:stage0|cout~0_combout\,
	datad => \reg_desp_A|stage2|q_reg\(3),
	combout => \bcd_A|stage5|gen1:3:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y36_N4
\bcd_A|stage6|gen1:8:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:8:stage0|s~0_combout\ = \reg_desp_A|stage1|q_reg\(3) $ (\reg_desp_A|stage0|q_reg\(2) $ (\bcd_A|stage3|gen1:2:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage1|q_reg\(3),
	datab => \reg_desp_A|stage0|q_reg\(2),
	datad => \bcd_A|stage3|gen1:2:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:8:stage0|s~0_combout\);

-- Location: LCCOMB_X51_Y36_N6
\bcd_A|stage5|gen1:4:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage5|gen1:4:stage0|cout~0_combout\ = (\bcd_A|stage5|gen1:3:stage0|cout~0_combout\ & (\reg_desp_A|stage1|q_reg\(1) $ (\bcd_A|stage4|gen1:2:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:8:stage0|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage1|q_reg\(1),
	datab => \bcd_A|stage4|gen1:2:stage0|cout~0_combout\,
	datac => \bcd_A|stage5|gen1:3:stage0|cout~0_combout\,
	datad => \bcd_A|stage6|gen1:8:stage0|s~0_combout\,
	combout => \bcd_A|stage5|gen1:4:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y36_N0
\bcd_A|stage5|gen1:5:stage0|cout~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage5|gen1:5:stage0|cout~2_combout\ = (\bcd_A|stage5|gen1:4:stage0|cout~0_combout\ & (\bcd_A|stage4|gen1:4:stage0|s~0_combout\ $ (\bcd_A|stage4|gen1:3:stage0|cout~0_combout\ $ (\bcd_A|stage3|gen1:2:stage0|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage4|gen1:4:stage0|s~0_combout\,
	datab => \bcd_A|stage4|gen1:3:stage0|cout~0_combout\,
	datac => \bcd_A|stage3|gen1:2:stage0|s~0_combout\,
	datad => \bcd_A|stage5|gen1:4:stage0|cout~0_combout\,
	combout => \bcd_A|stage5|gen1:5:stage0|cout~2_combout\);

-- Location: LCCOMB_X51_Y36_N28
\bcd_A|stage5|gen1:6:stage0|cout~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage5|gen1:6:stage0|cout~2_combout\ = (\bcd_A|stage5|gen1:5:stage0|cout~2_combout\ & (\reg_desp_A|stage0|q_reg\(0) $ (\bcd_A|stage4|gen1:5:stage0|s~0_combout\ $ (\bcd_A|stage4|gen1:4:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage0|q_reg\(0),
	datab => \bcd_A|stage4|gen1:5:stage0|s~0_combout\,
	datac => \bcd_A|stage4|gen1:4:stage0|cout~0_combout\,
	datad => \bcd_A|stage5|gen1:5:stage0|cout~2_combout\,
	combout => \bcd_A|stage5|gen1:6:stage0|cout~2_combout\);

-- Location: LCCOMB_X49_Y36_N16
\bcd_A|stage4|gen1:7:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage4|gen1:7:stage0|s~combout\ = \bcd_A|stage6|gen1:6:stage0|s~1_combout\ $ (\bcd_A|stage4|gen1:6:stage0|cout~0_combout\ $ (((\bcd_A|stage2|gen1:5:stage0|cout~2_combout\) # (\bcd_A|stage3|gen1:6:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage2|gen1:5:stage0|cout~2_combout\,
	datab => \bcd_A|stage6|gen1:6:stage0|s~1_combout\,
	datac => \bcd_A|stage3|gen1:6:stage0|cout~0_combout\,
	datad => \bcd_A|stage4|gen1:6:stage0|cout~0_combout\,
	combout => \bcd_A|stage4|gen1:7:stage0|s~combout\);

-- Location: LCCOMB_X47_Y36_N12
\bcd_A|stage9|gen1:9:stage0|s~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:9:stage0|s~8_combout\ = (\reg_desp_A|stage1|q_reg\(3) & ((\reg_desp_A|stage0|q_reg\(2) & ((!\bcd_A|stage3|gen1:2:stage0|cout~0_combout\) # (!\reg_desp_A|stage0|q_reg\(0)))) # (!\reg_desp_A|stage0|q_reg\(2) & 
-- ((\reg_desp_A|stage0|q_reg\(0)) # (\bcd_A|stage3|gen1:2:stage0|cout~0_combout\))))) # (!\reg_desp_A|stage1|q_reg\(3) & ((\reg_desp_A|stage0|q_reg\(2) & ((\reg_desp_A|stage0|q_reg\(0)) # (\bcd_A|stage3|gen1:2:stage0|cout~0_combout\))) # 
-- (!\reg_desp_A|stage0|q_reg\(2) & (\reg_desp_A|stage0|q_reg\(0) & \bcd_A|stage3|gen1:2:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage1|q_reg\(3),
	datab => \reg_desp_A|stage0|q_reg\(2),
	datac => \reg_desp_A|stage0|q_reg\(0),
	datad => \bcd_A|stage3|gen1:2:stage0|cout~0_combout\,
	combout => \bcd_A|stage9|gen1:9:stage0|s~8_combout\);

-- Location: LCCOMB_X50_Y36_N20
\bcd_A|stage4|gen1:6:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage4|gen1:6:stage0|s~0_combout\ = (\bcd_A|stage2|gen1:3:stage0|cout~0_combout\ & ((\reg_desp_A|stage0|q_reg\(2)) # ((\bcd_A|stage2|gen1:3:stage0|s~combout\ & \bcd_A|stage3|gen1:3:stage0|cout~0_combout\)))) # 
-- (!\bcd_A|stage2|gen1:3:stage0|cout~0_combout\ & (\bcd_A|stage2|gen1:3:stage0|s~combout\ & (\bcd_A|stage3|gen1:3:stage0|cout~0_combout\ & \reg_desp_A|stage0|q_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage2|gen1:3:stage0|s~combout\,
	datab => \bcd_A|stage2|gen1:3:stage0|cout~0_combout\,
	datac => \bcd_A|stage3|gen1:3:stage0|cout~0_combout\,
	datad => \reg_desp_A|stage0|q_reg\(2),
	combout => \bcd_A|stage4|gen1:6:stage0|s~0_combout\);

-- Location: LCCOMB_X50_Y36_N10
\bcd_A|stage4|gen1:6:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage4|gen1:6:stage0|s~1_combout\ = \bcd_A|stage9|gen1:9:stage0|s~8_combout\ $ (\bcd_A|stage4|gen1:6:stage0|s~0_combout\ $ (\reg_desp_A|stage0|q_reg\(1) $ (\bcd_A|stage4|gen1:5:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage9|gen1:9:stage0|s~8_combout\,
	datab => \bcd_A|stage4|gen1:6:stage0|s~0_combout\,
	datac => \reg_desp_A|stage0|q_reg\(1),
	datad => \bcd_A|stage4|gen1:5:stage0|cout~0_combout\,
	combout => \bcd_A|stage4|gen1:6:stage0|s~1_combout\);

-- Location: LCCOMB_X49_Y36_N6
\bcd_A|stage4|gen1:8:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage4|gen1:8:stage0|s~0_combout\ = \bcd_A|stage2|gen1:5:stage0|s~combout\ $ (\bcd_A|stage3|gen1:5:stage0|cout~0_combout\ $ (\bcd_A|stage4|gen1:7:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_A|stage2|gen1:5:stage0|s~combout\,
	datac => \bcd_A|stage3|gen1:5:stage0|cout~0_combout\,
	datad => \bcd_A|stage4|gen1:7:stage0|cout~0_combout\,
	combout => \bcd_A|stage4|gen1:8:stage0|s~0_combout\);

-- Location: LCCOMB_X49_Y36_N8
\bcd_A|stage5|gen1:9:stage0|cout~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage5|gen1:9:stage0|cout~4_combout\ = (\bcd_A|stage5|gen1:6:stage0|cout~2_combout\ & (\bcd_A|stage4|gen1:7:stage0|s~combout\ & (\bcd_A|stage4|gen1:6:stage0|s~1_combout\ & \bcd_A|stage4|gen1:8:stage0|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage5|gen1:6:stage0|cout~2_combout\,
	datab => \bcd_A|stage4|gen1:7:stage0|s~combout\,
	datac => \bcd_A|stage4|gen1:6:stage0|s~1_combout\,
	datad => \bcd_A|stage4|gen1:8:stage0|s~0_combout\,
	combout => \bcd_A|stage5|gen1:9:stage0|cout~4_combout\);

-- Location: LCCOMB_X50_Y36_N4
\bcd_A|stage5|gen1:8:stage0|cout~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage5|gen1:8:stage0|cout~2_combout\ = (\bcd_A|stage5|gen1:6:stage0|cout~2_combout\ & (\bcd_A|stage4|gen1:7:stage0|s~combout\ & \bcd_A|stage4|gen1:6:stage0|s~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_A|stage5|gen1:6:stage0|cout~2_combout\,
	datac => \bcd_A|stage4|gen1:7:stage0|s~combout\,
	datad => \bcd_A|stage4|gen1:6:stage0|s~1_combout\,
	combout => \bcd_A|stage5|gen1:8:stage0|cout~2_combout\);

-- Location: LCCOMB_X49_Y36_N22
\bcd_A|stage5|gen1:8:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage5|gen1:8:stage0|s~combout\ = \bcd_A|stage4|gen1:7:stage0|s~combout\ $ (((\bcd_A|stage5|gen1:6:stage0|cout~2_combout\ & \bcd_A|stage4|gen1:6:stage0|s~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_A|stage5|gen1:6:stage0|cout~2_combout\,
	datac => \bcd_A|stage4|gen1:6:stage0|s~1_combout\,
	datad => \bcd_A|stage4|gen1:7:stage0|s~combout\,
	combout => \bcd_A|stage5|gen1:8:stage0|s~combout\);

-- Location: LCCOMB_X50_Y36_N8
\bcd_A|stage5|gen1:7:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage5|gen1:7:stage0|s~0_combout\ = \bcd_A|stage4|gen1:6:stage0|s~1_combout\ $ (\bcd_A|stage5|gen1:6:stage0|cout~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage4|gen1:6:stage0|s~1_combout\,
	datad => \bcd_A|stage5|gen1:6:stage0|cout~2_combout\,
	combout => \bcd_A|stage5|gen1:7:stage0|s~0_combout\);

-- Location: LCCOMB_X50_Y36_N26
\bcd_A|stage5|gen1:6:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage5|gen1:6:stage0|s~combout\ = \bcd_A|stage4|gen1:5:stage0|s~0_combout\ $ (\reg_desp_A|stage0|q_reg\(0) $ (\bcd_A|stage5|gen1:5:stage0|cout~2_combout\ $ (\bcd_A|stage4|gen1:4:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage4|gen1:5:stage0|s~0_combout\,
	datab => \reg_desp_A|stage0|q_reg\(0),
	datac => \bcd_A|stage5|gen1:5:stage0|cout~2_combout\,
	datad => \bcd_A|stage4|gen1:4:stage0|cout~0_combout\,
	combout => \bcd_A|stage5|gen1:6:stage0|s~combout\);

-- Location: LCCOMB_X50_Y36_N28
\bcd_A|stage5|gen1:7:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage5|gen1:7:stage0|cout~0_combout\ = (\bcd_A|stage4|gen1:6:stage0|s~1_combout\ & \bcd_A|stage5|gen1:6:stage0|cout~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage4|gen1:6:stage0|s~1_combout\,
	datad => \bcd_A|stage5|gen1:6:stage0|cout~2_combout\,
	combout => \bcd_A|stage5|gen1:7:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y36_N22
\bcd_A|stage5|gen1:5:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage5|gen1:5:stage0|s~combout\ = \bcd_A|stage4|gen1:3:stage0|cout~0_combout\ $ (\bcd_A|stage4|gen1:4:stage0|s~0_combout\ $ (\bcd_A|stage3|gen1:2:stage0|s~0_combout\ $ (\bcd_A|stage5|gen1:4:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage4|gen1:3:stage0|cout~0_combout\,
	datab => \bcd_A|stage4|gen1:4:stage0|s~0_combout\,
	datac => \bcd_A|stage3|gen1:2:stage0|s~0_combout\,
	datad => \bcd_A|stage5|gen1:4:stage0|cout~0_combout\,
	combout => \bcd_A|stage5|gen1:5:stage0|s~combout\);

-- Location: LCCOMB_X52_Y36_N22
\bcd_A|stage4|gen1:3:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage4|gen1:3:stage0|s~0_combout\ = \reg_desp_A|stage1|q_reg\(1) $ (\bcd_A|stage6|gen1:8:stage0|s~0_combout\ $ (((\reg_desp_A|stage1|q_reg\(0) & \bcd_A|stage3|gen1:2:stage0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage1|q_reg\(0),
	datab => \bcd_A|stage3|gen1:2:stage0|s~combout\,
	datac => \reg_desp_A|stage1|q_reg\(1),
	datad => \bcd_A|stage6|gen1:8:stage0|s~0_combout\,
	combout => \bcd_A|stage4|gen1:3:stage0|s~0_combout\);

-- Location: LCCOMB_X52_Y36_N6
\bcd_A|stage5|gen1:4:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage5|gen1:4:stage0|s~combout\ = \bcd_A|stage4|gen1:3:stage0|s~0_combout\ $ (\bcd_A|stage5|gen1:3:stage0|cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage4|gen1:3:stage0|s~0_combout\,
	datad => \bcd_A|stage5|gen1:3:stage0|cout~0_combout\,
	combout => \bcd_A|stage5|gen1:4:stage0|s~combout\);

-- Location: LCCOMB_X51_Y36_N14
\bcd_A|stage4|gen1:5:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage4|gen1:5:stage0|s~1_combout\ = \reg_desp_A|stage0|q_reg\(0) $ (\bcd_A|stage4|gen1:4:stage0|cout~0_combout\ $ (\bcd_A|stage4|gen1:5:stage0|s~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage0|q_reg\(0),
	datab => \bcd_A|stage4|gen1:4:stage0|cout~0_combout\,
	datad => \bcd_A|stage4|gen1:5:stage0|s~0_combout\,
	combout => \bcd_A|stage4|gen1:5:stage0|s~1_combout\);

-- Location: LCCOMB_X52_Y36_N2
\bcd_A|stage5|gen1:3:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage5|gen1:3:stage0|s~combout\ = \reg_desp_A|stage2|q_reg\(3) $ (\reg_desp_A|stage1|q_reg\(0) $ (\bcd_A|stage5|gen1:2:stage0|cout~0_combout\ $ (\bcd_A|stage3|gen1:2:stage0|s~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage2|q_reg\(3),
	datab => \reg_desp_A|stage1|q_reg\(0),
	datac => \bcd_A|stage5|gen1:2:stage0|cout~0_combout\,
	datad => \bcd_A|stage3|gen1:2:stage0|s~combout\,
	combout => \bcd_A|stage5|gen1:3:stage0|s~combout\);

-- Location: LCCOMB_X51_Y36_N8
\bcd_A|stage4|gen1:4:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage4|gen1:4:stage0|s~1_combout\ = \bcd_A|stage4|gen1:3:stage0|cout~0_combout\ $ (\bcd_A|stage3|gen1:2:stage0|s~0_combout\ $ (\bcd_A|stage4|gen1:4:stage0|s~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage4|gen1:3:stage0|cout~0_combout\,
	datac => \bcd_A|stage3|gen1:2:stage0|s~0_combout\,
	datad => \bcd_A|stage4|gen1:4:stage0|s~0_combout\,
	combout => \bcd_A|stage4|gen1:4:stage0|s~1_combout\);

-- Location: LCCOMB_X52_Y35_N12
\bcd_A|stage8|gen1:3:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage8|gen1:3:stage0|s~0_combout\ = \reg_desp_A|stage2|q_reg\(2) $ (\bcd_A|stage5|gen1:1:stage0|cout~0_combout\ $ (\reg_desp_A|stage1|q_reg\(1) $ (\reg_desp_A|stage0|q_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage2|q_reg\(2),
	datab => \bcd_A|stage5|gen1:1:stage0|cout~0_combout\,
	datac => \reg_desp_A|stage1|q_reg\(1),
	datad => \reg_desp_A|stage0|q_reg\(0),
	combout => \bcd_A|stage8|gen1:3:stage0|s~0_combout\);

-- Location: LCCOMB_X52_Y35_N24
\bcd_A|stage5|gen1:1:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage5|gen1:1:stage0|s~0_combout\ = \reg_desp_A|stage1|q_reg\(0) $ (\reg_desp_A|stage2|q_reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_desp_A|stage1|q_reg\(0),
	datad => \reg_desp_A|stage2|q_reg\(1),
	combout => \bcd_A|stage5|gen1:1:stage0|s~0_combout\);

-- Location: LCCOMB_X52_Y35_N14
\bcd_A|stage5|gen1:3:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage5|gen1:3:stage0|s~2_combout\ = \reg_desp_A|stage1|q_reg\(0) $ (\reg_desp_A|stage2|q_reg\(3) $ (\bcd_A|stage3|gen1:2:stage0|s~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage1|q_reg\(0),
	datab => \reg_desp_A|stage2|q_reg\(3),
	datad => \bcd_A|stage3|gen1:2:stage0|s~combout\,
	combout => \bcd_A|stage5|gen1:3:stage0|s~2_combout\);

-- Location: LCCOMB_X52_Y35_N6
\bcd_A|stage6|gen1:2:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:2:stage0|cout~0_combout\ = (\reg_desp_A|stage2|q_reg\(0) & (\bcd_A|stage5|gen1:1:stage0|cout~0_combout\ $ (\bcd_A|stage3|gen1:1:stage0|s~0_combout\ $ (\reg_desp_A|stage2|q_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage2|q_reg\(0),
	datab => \bcd_A|stage5|gen1:1:stage0|cout~0_combout\,
	datac => \bcd_A|stage3|gen1:1:stage0|s~0_combout\,
	datad => \reg_desp_A|stage2|q_reg\(2),
	combout => \bcd_A|stage6|gen1:2:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y35_N4
\bcd_A|stage6|gen1:3:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:3:stage0|cout~0_combout\ = (\bcd_A|stage5|gen1:1:stage0|s~0_combout\ & ((\bcd_A|stage6|gen1:2:stage0|cout~0_combout\) # (\bcd_A|stage5|gen1:2:stage0|cout~0_combout\ $ (\bcd_A|stage5|gen1:3:stage0|s~2_combout\)))) # 
-- (!\bcd_A|stage5|gen1:1:stage0|s~0_combout\ & (\bcd_A|stage6|gen1:2:stage0|cout~0_combout\ & (\bcd_A|stage5|gen1:2:stage0|cout~0_combout\ $ (\bcd_A|stage5|gen1:3:stage0|s~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage5|gen1:2:stage0|cout~0_combout\,
	datab => \bcd_A|stage5|gen1:1:stage0|s~0_combout\,
	datac => \bcd_A|stage5|gen1:3:stage0|s~2_combout\,
	datad => \bcd_A|stage6|gen1:2:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:3:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y36_N18
\bcd_A|stage6|gen1:4:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:4:stage0|cout~0_combout\ = (\bcd_A|stage8|gen1:3:stage0|s~0_combout\ & ((\bcd_A|stage6|gen1:3:stage0|cout~0_combout\) # (\bcd_A|stage5|gen1:3:stage0|cout~0_combout\ $ (\bcd_A|stage4|gen1:3:stage0|s~0_combout\)))) # 
-- (!\bcd_A|stage8|gen1:3:stage0|s~0_combout\ & (\bcd_A|stage6|gen1:3:stage0|cout~0_combout\ & (\bcd_A|stage5|gen1:3:stage0|cout~0_combout\ $ (\bcd_A|stage4|gen1:3:stage0|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage8|gen1:3:stage0|s~0_combout\,
	datab => \bcd_A|stage5|gen1:3:stage0|cout~0_combout\,
	datac => \bcd_A|stage4|gen1:3:stage0|s~0_combout\,
	datad => \bcd_A|stage6|gen1:3:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:4:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y36_N2
\bcd_A|stage6|gen1:5:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:5:stage0|cout~0_combout\ = (\bcd_A|stage5|gen1:3:stage0|s~combout\ & ((\bcd_A|stage6|gen1:4:stage0|cout~0_combout\) # (\bcd_A|stage5|gen1:4:stage0|cout~0_combout\ $ (\bcd_A|stage4|gen1:4:stage0|s~1_combout\)))) # 
-- (!\bcd_A|stage5|gen1:3:stage0|s~combout\ & (\bcd_A|stage6|gen1:4:stage0|cout~0_combout\ & (\bcd_A|stage5|gen1:4:stage0|cout~0_combout\ $ (\bcd_A|stage4|gen1:4:stage0|s~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage5|gen1:4:stage0|cout~0_combout\,
	datab => \bcd_A|stage5|gen1:3:stage0|s~combout\,
	datac => \bcd_A|stage4|gen1:4:stage0|s~1_combout\,
	datad => \bcd_A|stage6|gen1:4:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:5:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y36_N24
\bcd_A|stage6|gen1:6:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:6:stage0|cout~0_combout\ = (\bcd_A|stage5|gen1:4:stage0|s~combout\ & ((\bcd_A|stage6|gen1:5:stage0|cout~0_combout\) # (\bcd_A|stage5|gen1:5:stage0|cout~2_combout\ $ (\bcd_A|stage4|gen1:5:stage0|s~1_combout\)))) # 
-- (!\bcd_A|stage5|gen1:4:stage0|s~combout\ & (\bcd_A|stage6|gen1:5:stage0|cout~0_combout\ & (\bcd_A|stage5|gen1:5:stage0|cout~2_combout\ $ (\bcd_A|stage4|gen1:5:stage0|s~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage5|gen1:4:stage0|s~combout\,
	datab => \bcd_A|stage5|gen1:5:stage0|cout~2_combout\,
	datac => \bcd_A|stage4|gen1:5:stage0|s~1_combout\,
	datad => \bcd_A|stage6|gen1:5:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:6:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y36_N12
\bcd_A|stage6|gen1:7:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:7:stage0|cout~0_combout\ = (\bcd_A|stage5|gen1:5:stage0|s~combout\ & ((\bcd_A|stage6|gen1:6:stage0|cout~0_combout\) # (\bcd_A|stage4|gen1:6:stage0|s~1_combout\ $ (\bcd_A|stage5|gen1:6:stage0|cout~2_combout\)))) # 
-- (!\bcd_A|stage5|gen1:5:stage0|s~combout\ & (\bcd_A|stage6|gen1:6:stage0|cout~0_combout\ & (\bcd_A|stage4|gen1:6:stage0|s~1_combout\ $ (\bcd_A|stage5|gen1:6:stage0|cout~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage4|gen1:6:stage0|s~1_combout\,
	datab => \bcd_A|stage5|gen1:6:stage0|cout~2_combout\,
	datac => \bcd_A|stage5|gen1:5:stage0|s~combout\,
	datad => \bcd_A|stage6|gen1:6:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:7:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y36_N2
\bcd_A|stage6|gen1:8:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:8:stage0|cout~0_combout\ = (\bcd_A|stage5|gen1:6:stage0|s~combout\ & ((\bcd_A|stage6|gen1:7:stage0|cout~0_combout\) # (\bcd_A|stage5|gen1:7:stage0|cout~0_combout\ $ (\bcd_A|stage4|gen1:7:stage0|s~combout\)))) # 
-- (!\bcd_A|stage5|gen1:6:stage0|s~combout\ & (\bcd_A|stage6|gen1:7:stage0|cout~0_combout\ & (\bcd_A|stage5|gen1:7:stage0|cout~0_combout\ $ (\bcd_A|stage4|gen1:7:stage0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage5|gen1:6:stage0|s~combout\,
	datab => \bcd_A|stage5|gen1:7:stage0|cout~0_combout\,
	datac => \bcd_A|stage4|gen1:7:stage0|s~combout\,
	datad => \bcd_A|stage6|gen1:7:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:8:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y36_N18
\bcd_A|stage6|gen1:9:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:9:stage0|cout~0_combout\ = (\bcd_A|stage5|gen1:7:stage0|s~0_combout\ & ((\bcd_A|stage6|gen1:8:stage0|cout~0_combout\) # (\bcd_A|stage4|gen1:8:stage0|s~0_combout\ $ (\bcd_A|stage5|gen1:8:stage0|cout~2_combout\)))) # 
-- (!\bcd_A|stage5|gen1:7:stage0|s~0_combout\ & (\bcd_A|stage6|gen1:8:stage0|cout~0_combout\ & (\bcd_A|stage4|gen1:8:stage0|s~0_combout\ $ (\bcd_A|stage5|gen1:8:stage0|cout~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage5|gen1:7:stage0|s~0_combout\,
	datab => \bcd_A|stage4|gen1:8:stage0|s~0_combout\,
	datac => \bcd_A|stage5|gen1:8:stage0|cout~2_combout\,
	datad => \bcd_A|stage6|gen1:8:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:9:stage0|cout~0_combout\);

-- Location: LCCOMB_X49_Y36_N18
\bcd_A|stage6|gen1:10:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:10:stage0|cout~0_combout\ = (\bcd_A|stage5|gen1:8:stage0|s~combout\ & ((\bcd_A|stage6|gen1:9:stage0|cout~0_combout\) # (\bcd_A|stage4|gen1:9:stage0|s~combout\ $ (\bcd_A|stage5|gen1:9:stage0|cout~4_combout\)))) # 
-- (!\bcd_A|stage5|gen1:8:stage0|s~combout\ & (\bcd_A|stage6|gen1:9:stage0|cout~0_combout\ & (\bcd_A|stage4|gen1:9:stage0|s~combout\ $ (\bcd_A|stage5|gen1:9:stage0|cout~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage5|gen1:8:stage0|s~combout\,
	datab => \bcd_A|stage4|gen1:9:stage0|s~combout\,
	datac => \bcd_A|stage5|gen1:9:stage0|cout~4_combout\,
	datad => \bcd_A|stage6|gen1:9:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:10:stage0|cout~0_combout\);

-- Location: LCCOMB_X49_Y36_N14
\bcd_A|stage6|gen1:11:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:11:stage0|cout~0_combout\ = (\bcd_A|stage6|gen1:10:stage0|cout~0_combout\ & ((\bcd_A|stage4|gen1:8:stage0|s~0_combout\ & ((\bcd_A|stage4|gen1:9:stage0|s~combout\) # (!\bcd_A|stage5|gen1:8:stage0|cout~2_combout\))) # 
-- (!\bcd_A|stage4|gen1:8:stage0|s~0_combout\ & ((\bcd_A|stage5|gen1:8:stage0|cout~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage4|gen1:8:stage0|s~0_combout\,
	datab => \bcd_A|stage4|gen1:9:stage0|s~combout\,
	datac => \bcd_A|stage5|gen1:8:stage0|cout~2_combout\,
	datad => \bcd_A|stage6|gen1:10:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:11:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y36_N14
\bcd_A|stage4|gen1:6:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage4|gen1:6:stage0|s~2_combout\ = \bcd_A|stage4|gen1:6:stage0|s~0_combout\ $ (\reg_desp_A|stage0|q_reg\(1) $ (\bcd_A|stage4|gen1:5:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_A|stage4|gen1:6:stage0|s~0_combout\,
	datac => \reg_desp_A|stage0|q_reg\(1),
	datad => \bcd_A|stage4|gen1:5:stage0|cout~0_combout\,
	combout => \bcd_A|stage4|gen1:6:stage0|s~2_combout\);

-- Location: LCCOMB_X52_Y36_N14
\bcd_A|stage6|gen1:7:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:7:stage0|s~0_combout\ = \bcd_A|stage4|gen1:3:stage0|cout~0_combout\ $ (((\bcd_A|stage4|gen1:3:stage0|s~0_combout\ & \bcd_A|stage5|gen1:3:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage4|gen1:3:stage0|s~0_combout\,
	datab => \bcd_A|stage4|gen1:3:stage0|cout~0_combout\,
	datad => \bcd_A|stage5|gen1:3:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:7:stage0|s~0_combout\);

-- Location: LCCOMB_X51_Y36_N26
\bcd_A|stage6|gen1:7:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:7:stage0|s~1_combout\ = \reg_desp_A|stage0|q_reg\(3) $ (\bcd_A|stage6|gen1:7:stage0|s~0_combout\ $ (\bcd_A|stage3|gen1:2:stage0|s~0_combout\ $ (\bcd_A|stage6|gen1:6:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage0|q_reg\(3),
	datab => \bcd_A|stage6|gen1:7:stage0|s~0_combout\,
	datac => \bcd_A|stage3|gen1:2:stage0|s~0_combout\,
	datad => \bcd_A|stage6|gen1:6:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:7:stage0|s~1_combout\);

-- Location: LCCOMB_X51_Y36_N10
\bcd_A|stage6|gen1:6:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:6:stage0|s~0_combout\ = \reg_desp_A|stage0|q_reg\(0) $ (\bcd_A|stage4|gen1:4:stage0|cout~0_combout\ $ (((\bcd_A|stage5|gen1:4:stage0|cout~0_combout\ & \bcd_A|stage4|gen1:4:stage0|s~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage5|gen1:4:stage0|cout~0_combout\,
	datab => \reg_desp_A|stage0|q_reg\(0),
	datac => \bcd_A|stage4|gen1:4:stage0|s~1_combout\,
	datad => \bcd_A|stage4|gen1:4:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:6:stage0|s~0_combout\);

-- Location: LCCOMB_X51_Y35_N8
\bcd_A|stage6|gen1:5:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:5:stage0|s~2_combout\ = \reg_desp_A|stage2|q_reg\(3) $ (\bcd_A|stage5|gen1:2:stage0|cout~0_combout\ $ (\reg_desp_A|stage0|q_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_desp_A|stage2|q_reg\(3),
	datac => \bcd_A|stage5|gen1:2:stage0|cout~0_combout\,
	datad => \reg_desp_A|stage0|q_reg\(1),
	combout => \bcd_A|stage6|gen1:5:stage0|s~2_combout\);

-- Location: LCCOMB_X52_Y35_N2
\bcd_A|stage5|gen1:2:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage5|gen1:2:stage0|s~0_combout\ = \reg_desp_A|stage2|q_reg\(2) $ (((\reg_desp_A|stage1|q_reg\(0) & \reg_desp_A|stage2|q_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage1|q_reg\(0),
	datac => \reg_desp_A|stage2|q_reg\(2),
	datad => \reg_desp_A|stage2|q_reg\(1),
	combout => \bcd_A|stage5|gen1:2:stage0|s~0_combout\);

-- Location: LCCOMB_X52_Y35_N22
\bcd_A|stage8|gen1:6:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage8|gen1:6:stage0|s~0_combout\ = \bcd_A|stage3|gen1:2:stage0|s~0_combout\ $ (((\reg_desp_A|stage2|q_reg\(0) & (\bcd_A|stage5|gen1:2:stage0|s~0_combout\ $ (\bcd_A|stage3|gen1:1:stage0|s~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage3|gen1:2:stage0|s~0_combout\,
	datab => \bcd_A|stage5|gen1:2:stage0|s~0_combout\,
	datac => \reg_desp_A|stage2|q_reg\(0),
	datad => \bcd_A|stage3|gen1:1:stage0|s~0_combout\,
	combout => \bcd_A|stage8|gen1:6:stage0|s~0_combout\);

-- Location: LCCOMB_X52_Y35_N20
\bcd_A|stage7|gen1:1:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage7|gen1:1:stage0|cout~0_combout\ = (\reg_desp_A|stage3|q_reg\(1) & \reg_desp_A|stage2|q_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_desp_A|stage3|q_reg\(1),
	datac => \reg_desp_A|stage2|q_reg\(0),
	combout => \bcd_A|stage7|gen1:1:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y35_N16
\bcd_A|stage7|gen1:2:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage7|gen1:2:stage0|cout~0_combout\ = (\bcd_A|stage7|gen1:1:stage0|cout~0_combout\ & ((\reg_desp_A|stage3|q_reg\(2)) # (\reg_desp_A|stage1|q_reg\(0) $ (\reg_desp_A|stage2|q_reg\(1))))) # (!\bcd_A|stage7|gen1:1:stage0|cout~0_combout\ & 
-- (\reg_desp_A|stage3|q_reg\(2) & (\reg_desp_A|stage1|q_reg\(0) $ (\reg_desp_A|stage2|q_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage1|q_reg\(0),
	datab => \bcd_A|stage7|gen1:1:stage0|cout~0_combout\,
	datac => \reg_desp_A|stage3|q_reg\(2),
	datad => \reg_desp_A|stage2|q_reg\(1),
	combout => \bcd_A|stage7|gen1:2:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y35_N18
\bcd_A|stage7|gen1:3:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage7|gen1:3:stage0|cout~0_combout\ = (\reg_desp_A|stage3|q_reg\(3) & ((\bcd_A|stage7|gen1:2:stage0|cout~0_combout\) # (\bcd_A|stage8|gen1:3:stage0|s~0_combout\ $ (\reg_desp_A|stage2|q_reg\(0))))) # (!\reg_desp_A|stage3|q_reg\(3) & 
-- (\bcd_A|stage7|gen1:2:stage0|cout~0_combout\ & (\bcd_A|stage8|gen1:3:stage0|s~0_combout\ $ (\reg_desp_A|stage2|q_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage8|gen1:3:stage0|s~0_combout\,
	datab => \reg_desp_A|stage3|q_reg\(3),
	datac => \reg_desp_A|stage2|q_reg\(0),
	datad => \bcd_A|stage7|gen1:2:stage0|cout~0_combout\,
	combout => \bcd_A|stage7|gen1:3:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y35_N14
\bcd_A|stage7|gen1:4:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage7|gen1:4:stage0|cout~0_combout\ = (\bcd_A|stage7|gen1:3:stage0|cout~0_combout\ & (\reg_desp_A|stage2|q_reg\(1) $ (\bcd_A|stage8|gen1:6:stage0|s~0_combout\ $ (\bcd_A|stage6|gen1:5:stage0|s~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage2|q_reg\(1),
	datab => \bcd_A|stage8|gen1:6:stage0|s~0_combout\,
	datac => \bcd_A|stage6|gen1:5:stage0|s~2_combout\,
	datad => \bcd_A|stage7|gen1:3:stage0|cout~0_combout\,
	combout => \bcd_A|stage7|gen1:4:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y35_N28
\bcd_A|stage6|gen1:4:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:4:stage0|s~0_combout\ = \bcd_A|stage5|gen1:2:stage0|s~0_combout\ $ (\reg_desp_A|stage0|q_reg\(0) $ (\bcd_A|stage4|gen1:2:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:8:stage0|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage5|gen1:2:stage0|s~0_combout\,
	datab => \reg_desp_A|stage0|q_reg\(0),
	datac => \bcd_A|stage4|gen1:2:stage0|cout~0_combout\,
	datad => \bcd_A|stage6|gen1:8:stage0|s~0_combout\,
	combout => \bcd_A|stage6|gen1:4:stage0|s~0_combout\);

-- Location: LCCOMB_X51_Y35_N4
\bcd_A|stage7|gen1:5:stage0|cout~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage7|gen1:5:stage0|cout~2_combout\ = (\bcd_A|stage7|gen1:4:stage0|cout~0_combout\ & (\bcd_A|stage6|gen1:3:stage0|cout~0_combout\ $ (\bcd_A|stage5|gen1:3:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:4:stage0|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage6|gen1:3:stage0|cout~0_combout\,
	datab => \bcd_A|stage5|gen1:3:stage0|cout~0_combout\,
	datac => \bcd_A|stage7|gen1:4:stage0|cout~0_combout\,
	datad => \bcd_A|stage6|gen1:4:stage0|s~0_combout\,
	combout => \bcd_A|stage7|gen1:5:stage0|cout~2_combout\);

-- Location: LCCOMB_X51_Y36_N20
\bcd_A|stage6|gen1:5:stage0|s~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:5:stage0|s~3_combout\ = \bcd_A|stage4|gen1:4:stage0|s~0_combout\ $ (\reg_desp_A|stage1|q_reg\(0) $ (\bcd_A|stage6|gen1:7:stage0|s~0_combout\ $ (\bcd_A|stage6|gen1:4:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage4|gen1:4:stage0|s~0_combout\,
	datab => \reg_desp_A|stage1|q_reg\(0),
	datac => \bcd_A|stage6|gen1:7:stage0|s~0_combout\,
	datad => \bcd_A|stage6|gen1:4:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:5:stage0|s~3_combout\);

-- Location: LCCOMB_X51_Y35_N10
\bcd_A|stage7|gen1:6:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage7|gen1:6:stage0|cout~0_combout\ = (\bcd_A|stage7|gen1:5:stage0|cout~2_combout\ & (\bcd_A|stage6|gen1:5:stage0|s~2_combout\ $ (\bcd_A|stage6|gen1:5:stage0|s~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_A|stage6|gen1:5:stage0|s~2_combout\,
	datac => \bcd_A|stage7|gen1:5:stage0|cout~2_combout\,
	datad => \bcd_A|stage6|gen1:5:stage0|s~3_combout\,
	combout => \bcd_A|stage7|gen1:6:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y36_N4
\bcd_A|stage6|gen1:6:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:6:stage0|s~2_combout\ = \reg_desp_A|stage1|q_reg\(1) $ (\bcd_A|stage4|gen1:2:stage0|cout~0_combout\ $ (\bcd_A|stage5|gen1:3:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:5:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage1|q_reg\(1),
	datab => \bcd_A|stage4|gen1:2:stage0|cout~0_combout\,
	datac => \bcd_A|stage5|gen1:3:stage0|cout~0_combout\,
	datad => \bcd_A|stage6|gen1:5:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:6:stage0|s~2_combout\);

-- Location: LCCOMB_X50_Y35_N16
\bcd_A|stage7|gen1:7:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage7|gen1:7:stage0|cout~0_combout\ = (\bcd_A|stage7|gen1:6:stage0|cout~0_combout\ & (\bcd_A|stage6|gen1:6:stage0|s~1_combout\ $ (\bcd_A|stage6|gen1:6:stage0|s~0_combout\ $ (\bcd_A|stage6|gen1:6:stage0|s~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage6|gen1:6:stage0|s~1_combout\,
	datab => \bcd_A|stage6|gen1:6:stage0|s~0_combout\,
	datac => \bcd_A|stage7|gen1:6:stage0|cout~0_combout\,
	datad => \bcd_A|stage6|gen1:6:stage0|s~2_combout\,
	combout => \bcd_A|stage7|gen1:7:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y35_N10
\bcd_A|stage7|gen1:8:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage7|gen1:8:stage0|cout~0_combout\ = (\bcd_A|stage7|gen1:7:stage0|cout~0_combout\ & (\bcd_A|stage5|gen1:6:stage0|cout~2_combout\ $ (\bcd_A|stage4|gen1:6:stage0|s~2_combout\ $ (\bcd_A|stage6|gen1:7:stage0|s~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage5|gen1:6:stage0|cout~2_combout\,
	datab => \bcd_A|stage4|gen1:6:stage0|s~2_combout\,
	datac => \bcd_A|stage6|gen1:7:stage0|s~1_combout\,
	datad => \bcd_A|stage7|gen1:7:stage0|cout~0_combout\,
	combout => \bcd_A|stage7|gen1:8:stage0|cout~0_combout\);

-- Location: LCCOMB_X49_Y36_N28
\bcd_A|stage6|gen1:8:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:8:stage0|s~1_combout\ = \bcd_A|stage4|gen1:6:stage0|cout~0_combout\ $ (((\bcd_A|stage5|gen1:6:stage0|cout~2_combout\ & \bcd_A|stage4|gen1:6:stage0|s~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_A|stage5|gen1:6:stage0|cout~2_combout\,
	datac => \bcd_A|stage4|gen1:6:stage0|s~1_combout\,
	datad => \bcd_A|stage4|gen1:6:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:8:stage0|s~1_combout\);

-- Location: LCCOMB_X50_Y35_N0
\bcd_A|stage6|gen1:8:stage0|s~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:8:stage0|s~3_combout\ = \bcd_A|stage2|gen1:5:stage0|cout~2_combout\ $ (\bcd_A|stage6|gen1:6:stage0|s~0_combout\ $ (\bcd_A|stage3|gen1:6:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:7:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage2|gen1:5:stage0|cout~2_combout\,
	datab => \bcd_A|stage6|gen1:6:stage0|s~0_combout\,
	datac => \bcd_A|stage3|gen1:6:stage0|cout~0_combout\,
	datad => \bcd_A|stage6|gen1:7:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:8:stage0|s~3_combout\);

-- Location: LCCOMB_X50_Y35_N14
\bcd_A|stage7|gen1:9:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage7|gen1:9:stage0|cout~0_combout\ = (\bcd_A|stage7|gen1:8:stage0|cout~0_combout\ & (\bcd_A|stage6|gen1:8:stage0|s~1_combout\ $ (\bcd_A|stage6|gen1:8:stage0|s~0_combout\ $ (\bcd_A|stage6|gen1:8:stage0|s~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage7|gen1:8:stage0|cout~0_combout\,
	datab => \bcd_A|stage6|gen1:8:stage0|s~1_combout\,
	datac => \bcd_A|stage6|gen1:8:stage0|s~0_combout\,
	datad => \bcd_A|stage6|gen1:8:stage0|s~3_combout\,
	combout => \bcd_A|stage7|gen1:9:stage0|cout~0_combout\);

-- Location: LCCOMB_X47_Y36_N18
\bcd_A|stage6|gen1:9:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:9:stage0|s~0_combout\ = \reg_desp_A|stage0|q_reg\(1) $ (\bcd_A|stage4|gen1:4:stage0|s~0_combout\ $ (\bcd_A|stage5|gen1:6:stage0|cout~2_combout\ $ (!\bcd_A|stage4|gen1:5:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage0|q_reg\(1),
	datab => \bcd_A|stage4|gen1:4:stage0|s~0_combout\,
	datac => \bcd_A|stage5|gen1:6:stage0|cout~2_combout\,
	datad => \bcd_A|stage4|gen1:5:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:9:stage0|s~0_combout\);

-- Location: LCCOMB_X50_Y34_N0
\bcd_A|stage6|gen1:9:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:9:stage0|s~1_combout\ = \bcd_A|stage4|gen1:7:stage0|cout~0_combout\ $ (\bcd_A|stage5|gen1:8:stage0|cout~2_combout\ $ (\bcd_A|stage6|gen1:9:stage0|s~0_combout\ $ (!\bcd_A|stage6|gen1:8:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage4|gen1:7:stage0|cout~0_combout\,
	datab => \bcd_A|stage5|gen1:8:stage0|cout~2_combout\,
	datac => \bcd_A|stage6|gen1:9:stage0|s~0_combout\,
	datad => \bcd_A|stage6|gen1:8:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:9:stage0|s~1_combout\);

-- Location: LCCOMB_X49_Y36_N20
\bcd_A|stage6|gen1:11:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:11:stage0|s~combout\ = \bcd_A|stage6|gen1:10:stage0|cout~0_combout\ $ (((\bcd_A|stage4|gen1:8:stage0|s~0_combout\ & ((\bcd_A|stage4|gen1:9:stage0|s~combout\) # (!\bcd_A|stage5|gen1:8:stage0|cout~2_combout\))) # 
-- (!\bcd_A|stage4|gen1:8:stage0|s~0_combout\ & ((\bcd_A|stage5|gen1:8:stage0|cout~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage4|gen1:8:stage0|s~0_combout\,
	datab => \bcd_A|stage4|gen1:9:stage0|s~combout\,
	datac => \bcd_A|stage5|gen1:8:stage0|cout~2_combout\,
	datad => \bcd_A|stage6|gen1:10:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:11:stage0|s~combout\);

-- Location: LCCOMB_X51_Y34_N24
\bcd_A|stage6|gen1:10:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:10:stage0|s~0_combout\ = \bcd_A|stage4|gen1:8:stage0|cout~0_combout\ $ (((\bcd_A|stage4|gen1:8:stage0|s~0_combout\ & \bcd_A|stage5|gen1:8:stage0|cout~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage4|gen1:8:stage0|s~0_combout\,
	datac => \bcd_A|stage5|gen1:8:stage0|cout~2_combout\,
	datad => \bcd_A|stage4|gen1:8:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:10:stage0|s~0_combout\);

-- Location: LCCOMB_X51_Y34_N6
\bcd_A|stage6|gen1:10:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:10:stage0|s~1_combout\ = \bcd_A|stage6|gen1:8:stage0|s~1_combout\ $ (\bcd_A|stage6|gen1:6:stage0|s~1_combout\ $ (\bcd_A|stage6|gen1:9:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:10:stage0|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage6|gen1:8:stage0|s~1_combout\,
	datab => \bcd_A|stage6|gen1:6:stage0|s~1_combout\,
	datac => \bcd_A|stage6|gen1:9:stage0|cout~0_combout\,
	datad => \bcd_A|stage6|gen1:10:stage0|s~0_combout\,
	combout => \bcd_A|stage6|gen1:10:stage0|s~1_combout\);

-- Location: LCCOMB_X50_Y34_N14
\bcd_A|stage7|gen1:12:stage0|cout~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage7|gen1:12:stage0|cout~2_combout\ = (\bcd_A|stage7|gen1:9:stage0|cout~0_combout\ & (\bcd_A|stage6|gen1:9:stage0|s~1_combout\ & (\bcd_A|stage6|gen1:11:stage0|s~combout\ & \bcd_A|stage6|gen1:10:stage0|s~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage7|gen1:9:stage0|cout~0_combout\,
	datab => \bcd_A|stage6|gen1:9:stage0|s~1_combout\,
	datac => \bcd_A|stage6|gen1:11:stage0|s~combout\,
	datad => \bcd_A|stage6|gen1:10:stage0|s~1_combout\,
	combout => \bcd_A|stage7|gen1:12:stage0|cout~2_combout\);

-- Location: LCCOMB_X51_Y34_N18
\bcd_A|stage7|gen1:13:stage0|cout~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage7|gen1:13:stage0|cout~2_combout\ = (\bcd_A|stage7|gen1:12:stage0|cout~2_combout\ & (\bcd_A|stage4|gen1:9:stage0|s~combout\ $ (\bcd_A|stage5|gen1:9:stage0|cout~4_combout\ $ (\bcd_A|stage6|gen1:11:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage4|gen1:9:stage0|s~combout\,
	datab => \bcd_A|stage5|gen1:9:stage0|cout~4_combout\,
	datac => \bcd_A|stage6|gen1:11:stage0|cout~0_combout\,
	datad => \bcd_A|stage7|gen1:12:stage0|cout~2_combout\,
	combout => \bcd_A|stage7|gen1:13:stage0|cout~2_combout\);

-- Location: LCCOMB_X51_Y34_N2
\bcd_A|stage6|gen1:12:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:12:stage0|cout~0_combout\ = (\bcd_A|stage4|gen1:9:stage0|s~combout\ & (\bcd_A|stage6|gen1:10:stage0|cout~0_combout\ & (\bcd_A|stage4|gen1:8:stage0|s~0_combout\ $ (\bcd_A|stage5|gen1:8:stage0|cout~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage4|gen1:8:stage0|s~0_combout\,
	datab => \bcd_A|stage5|gen1:8:stage0|cout~2_combout\,
	datac => \bcd_A|stage4|gen1:9:stage0|s~combout\,
	datad => \bcd_A|stage6|gen1:10:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:12:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y34_N16
\bcd_A|stage6|gen1:11:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:11:stage0|s~0_combout\ = \bcd_A|stage5|gen1:8:stage0|cout~2_combout\ $ (\bcd_A|stage4|gen1:8:stage0|s~0_combout\ $ (\bcd_A|stage6|gen1:10:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage5|gen1:8:stage0|cout~2_combout\,
	datac => \bcd_A|stage4|gen1:8:stage0|s~0_combout\,
	datad => \bcd_A|stage6|gen1:10:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:11:stage0|s~0_combout\);

-- Location: LCCOMB_X50_Y34_N8
\bcd_A|stage7|gen1:11:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage7|gen1:11:stage0|cout~0_combout\ = (\bcd_A|stage6|gen1:9:stage0|s~1_combout\ & (\bcd_A|stage7|gen1:9:stage0|cout~0_combout\ & \bcd_A|stage6|gen1:10:stage0|s~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_A|stage6|gen1:9:stage0|s~1_combout\,
	datac => \bcd_A|stage7|gen1:9:stage0|cout~0_combout\,
	datad => \bcd_A|stage6|gen1:10:stage0|s~1_combout\,
	combout => \bcd_A|stage7|gen1:11:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y34_N22
\bcd_A|stage6|gen1:12:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:12:stage0|s~combout\ = \bcd_A|stage4|gen1:9:stage0|s~combout\ $ (\bcd_A|stage5|gen1:9:stage0|cout~4_combout\ $ (\bcd_A|stage6|gen1:11:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_A|stage4|gen1:9:stage0|s~combout\,
	datac => \bcd_A|stage5|gen1:9:stage0|cout~4_combout\,
	datad => \bcd_A|stage6|gen1:11:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:12:stage0|s~combout\);

-- Location: LCCOMB_X50_Y34_N4
\bcd_A|stage7|gen1:11:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage7|gen1:11:stage0|s~combout\ = \bcd_A|stage6|gen1:10:stage0|s~1_combout\ $ (((\bcd_A|stage7|gen1:9:stage0|cout~0_combout\ & \bcd_A|stage6|gen1:9:stage0|s~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage6|gen1:10:stage0|s~1_combout\,
	datac => \bcd_A|stage7|gen1:9:stage0|cout~0_combout\,
	datad => \bcd_A|stage6|gen1:9:stage0|s~1_combout\,
	combout => \bcd_A|stage7|gen1:11:stage0|s~combout\);

-- Location: LCCOMB_X50_Y34_N26
\bcd_A|stage7|gen1:10:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage7|gen1:10:stage0|s~combout\ = \bcd_A|stage7|gen1:9:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:9:stage0|s~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcd_A|stage7|gen1:9:stage0|cout~0_combout\,
	datad => \bcd_A|stage6|gen1:9:stage0|s~1_combout\,
	combout => \bcd_A|stage7|gen1:10:stage0|s~combout\);

-- Location: LCCOMB_X50_Y34_N2
\bcd_A|stage7|gen1:10:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage7|gen1:10:stage0|cout~0_combout\ = (\bcd_A|stage7|gen1:9:stage0|cout~0_combout\ & \bcd_A|stage6|gen1:9:stage0|s~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcd_A|stage7|gen1:9:stage0|cout~0_combout\,
	datad => \bcd_A|stage6|gen1:9:stage0|s~1_combout\,
	combout => \bcd_A|stage7|gen1:10:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y35_N28
\bcd_A|stage7|gen1:9:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage7|gen1:9:stage0|s~combout\ = \bcd_A|stage7|gen1:8:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:8:stage0|s~1_combout\ $ (\bcd_A|stage6|gen1:8:stage0|s~0_combout\ $ (\bcd_A|stage6|gen1:8:stage0|s~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage7|gen1:8:stage0|cout~0_combout\,
	datab => \bcd_A|stage6|gen1:8:stage0|s~1_combout\,
	datac => \bcd_A|stage6|gen1:8:stage0|s~0_combout\,
	datad => \bcd_A|stage6|gen1:8:stage0|s~3_combout\,
	combout => \bcd_A|stage7|gen1:9:stage0|s~combout\);

-- Location: LCCOMB_X50_Y35_N22
\bcd_A|stage7|gen1:8:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage7|gen1:8:stage0|s~combout\ = \bcd_A|stage5|gen1:6:stage0|cout~2_combout\ $ (\bcd_A|stage4|gen1:6:stage0|s~2_combout\ $ (\bcd_A|stage6|gen1:7:stage0|s~1_combout\ $ (\bcd_A|stage7|gen1:7:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage5|gen1:6:stage0|cout~2_combout\,
	datab => \bcd_A|stage4|gen1:6:stage0|s~2_combout\,
	datac => \bcd_A|stage6|gen1:7:stage0|s~1_combout\,
	datad => \bcd_A|stage7|gen1:7:stage0|cout~0_combout\,
	combout => \bcd_A|stage7|gen1:8:stage0|s~combout\);

-- Location: LCCOMB_X50_Y35_N18
\bcd_A|stage7|gen1:7:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage7|gen1:7:stage0|s~combout\ = \bcd_A|stage6|gen1:6:stage0|s~1_combout\ $ (\bcd_A|stage6|gen1:6:stage0|s~2_combout\ $ (\bcd_A|stage7|gen1:6:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:6:stage0|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage6|gen1:6:stage0|s~1_combout\,
	datab => \bcd_A|stage6|gen1:6:stage0|s~2_combout\,
	datac => \bcd_A|stage7|gen1:6:stage0|cout~0_combout\,
	datad => \bcd_A|stage6|gen1:6:stage0|s~0_combout\,
	combout => \bcd_A|stage7|gen1:7:stage0|s~combout\);

-- Location: LCCOMB_X50_Y35_N8
\bcd_A|stage6|gen1:8:stage0|s~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:8:stage0|s~4_combout\ = \bcd_A|stage4|gen1:6:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:8:stage0|s~0_combout\ $ (\bcd_A|stage5|gen1:7:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:8:stage0|s~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage4|gen1:6:stage0|cout~0_combout\,
	datab => \bcd_A|stage6|gen1:8:stage0|s~0_combout\,
	datac => \bcd_A|stage5|gen1:7:stage0|cout~0_combout\,
	datad => \bcd_A|stage6|gen1:8:stage0|s~3_combout\,
	combout => \bcd_A|stage6|gen1:8:stage0|s~4_combout\);

-- Location: LCCOMB_X51_Y35_N24
\bcd_A|stage7|gen1:6:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage7|gen1:6:stage0|s~combout\ = \bcd_A|stage7|gen1:5:stage0|cout~2_combout\ $ (\bcd_A|stage6|gen1:5:stage0|s~2_combout\ $ (\bcd_A|stage6|gen1:5:stage0|s~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_A|stage7|gen1:5:stage0|cout~2_combout\,
	datac => \bcd_A|stage6|gen1:5:stage0|s~2_combout\,
	datad => \bcd_A|stage6|gen1:5:stage0|s~3_combout\,
	combout => \bcd_A|stage7|gen1:6:stage0|s~combout\);

-- Location: LCCOMB_X51_Y35_N30
\bcd_A|stage6|gen1:7:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:7:stage0|s~2_combout\ = \bcd_A|stage4|gen1:6:stage0|s~2_combout\ $ (\bcd_A|stage5|gen1:6:stage0|cout~2_combout\ $ (\bcd_A|stage6|gen1:7:stage0|s~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_A|stage4|gen1:6:stage0|s~2_combout\,
	datac => \bcd_A|stage5|gen1:6:stage0|cout~2_combout\,
	datad => \bcd_A|stage6|gen1:7:stage0|s~1_combout\,
	combout => \bcd_A|stage6|gen1:7:stage0|s~2_combout\);

-- Location: LCCOMB_X50_Y36_N22
\bcd_A|stage6|gen1:6:stage0|s~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:6:stage0|s~3_combout\ = \bcd_A|stage2|gen1:4:stage0|s~2_combout\ $ (\bcd_A|stage3|gen1:4:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:6:stage0|s~0_combout\ $ (\bcd_A|stage6|gen1:6:stage0|s~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage2|gen1:4:stage0|s~2_combout\,
	datab => \bcd_A|stage3|gen1:4:stage0|cout~0_combout\,
	datac => \bcd_A|stage6|gen1:6:stage0|s~0_combout\,
	datad => \bcd_A|stage6|gen1:6:stage0|s~2_combout\,
	combout => \bcd_A|stage6|gen1:6:stage0|s~3_combout\);

-- Location: LCCOMB_X51_Y35_N26
\bcd_A|stage7|gen1:5:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage7|gen1:5:stage0|s~combout\ = \bcd_A|stage6|gen1:3:stage0|cout~0_combout\ $ (\bcd_A|stage5|gen1:3:stage0|cout~0_combout\ $ (\bcd_A|stage7|gen1:4:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:4:stage0|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage6|gen1:3:stage0|cout~0_combout\,
	datab => \bcd_A|stage5|gen1:3:stage0|cout~0_combout\,
	datac => \bcd_A|stage7|gen1:4:stage0|cout~0_combout\,
	datad => \bcd_A|stage6|gen1:4:stage0|s~0_combout\,
	combout => \bcd_A|stage7|gen1:5:stage0|s~combout\);

-- Location: LCCOMB_X51_Y35_N12
\bcd_A|stage7|gen1:4:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage7|gen1:4:stage0|s~combout\ = \reg_desp_A|stage2|q_reg\(1) $ (\bcd_A|stage8|gen1:6:stage0|s~0_combout\ $ (\bcd_A|stage6|gen1:5:stage0|s~2_combout\ $ (\bcd_A|stage7|gen1:3:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage2|q_reg\(1),
	datab => \bcd_A|stage8|gen1:6:stage0|s~0_combout\,
	datac => \bcd_A|stage6|gen1:5:stage0|s~2_combout\,
	datad => \bcd_A|stage7|gen1:3:stage0|cout~0_combout\,
	combout => \bcd_A|stage7|gen1:4:stage0|s~combout\);

-- Location: LCCOMB_X51_Y36_N30
\bcd_A|stage6|gen1:5:stage0|s~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:5:stage0|s~4_combout\ = \reg_desp_A|stage2|q_reg\(3) $ (\reg_desp_A|stage0|q_reg\(1) $ (\bcd_A|stage5|gen1:2:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:5:stage0|s~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage2|q_reg\(3),
	datab => \reg_desp_A|stage0|q_reg\(1),
	datac => \bcd_A|stage5|gen1:2:stage0|cout~0_combout\,
	datad => \bcd_A|stage6|gen1:5:stage0|s~3_combout\,
	combout => \bcd_A|stage6|gen1:5:stage0|s~4_combout\);

-- Location: LCCOMB_X51_Y35_N22
\bcd_A|stage6|gen1:4:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:4:stage0|s~1_combout\ = \bcd_A|stage6|gen1:3:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:4:stage0|s~0_combout\ $ (\bcd_A|stage5|gen1:3:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage6|gen1:3:stage0|cout~0_combout\,
	datab => \bcd_A|stage6|gen1:4:stage0|s~0_combout\,
	datad => \bcd_A|stage5|gen1:3:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:4:stage0|s~1_combout\);

-- Location: LCCOMB_X52_Y35_N10
\bcd_A|stage7|gen1:3:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage7|gen1:3:stage0|s~0_combout\ = \reg_desp_A|stage2|q_reg\(0) $ (\bcd_A|stage5|gen1:2:stage0|s~0_combout\ $ (\reg_desp_A|stage3|q_reg\(3) $ (\bcd_A|stage3|gen1:1:stage0|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage2|q_reg\(0),
	datab => \bcd_A|stage5|gen1:2:stage0|s~0_combout\,
	datac => \reg_desp_A|stage3|q_reg\(3),
	datad => \bcd_A|stage3|gen1:1:stage0|s~0_combout\,
	combout => \bcd_A|stage7|gen1:3:stage0|s~0_combout\);

-- Location: LCCOMB_X52_Y35_N8
\bcd_A|stage7|gen1:3:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage7|gen1:3:stage0|s~combout\ = \bcd_A|stage7|gen1:2:stage0|cout~0_combout\ $ (\bcd_A|stage7|gen1:3:stage0|s~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_A|stage7|gen1:2:stage0|cout~0_combout\,
	datad => \bcd_A|stage7|gen1:3:stage0|s~0_combout\,
	combout => \bcd_A|stage7|gen1:3:stage0|s~combout\);

-- Location: LCCOMB_X52_Y35_N30
\bcd_A|stage7|gen1:2:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage7|gen1:2:stage0|s~combout\ = \reg_desp_A|stage3|q_reg\(2) $ (\bcd_A|stage5|gen1:1:stage0|s~0_combout\ $ (((\reg_desp_A|stage2|q_reg\(0) & \reg_desp_A|stage3|q_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage2|q_reg\(0),
	datab => \reg_desp_A|stage3|q_reg\(1),
	datac => \reg_desp_A|stage3|q_reg\(2),
	datad => \bcd_A|stage5|gen1:1:stage0|s~0_combout\,
	combout => \bcd_A|stage7|gen1:2:stage0|s~combout\);

-- Location: LCCOMB_X54_Y35_N12
\bcd_A|stage7|gen1:1:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage7|gen1:1:stage0|s~0_combout\ = \reg_desp_A|stage2|q_reg\(0) $ (\reg_desp_A|stage3|q_reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_desp_A|stage2|q_reg\(0),
	datad => \reg_desp_A|stage3|q_reg\(1),
	combout => \bcd_A|stage7|gen1:1:stage0|s~0_combout\);

-- Location: LCCOMB_X52_Y35_N26
\bcd_A|stage8|gen1:2:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage8|gen1:2:stage0|cout~0_combout\ = (\reg_desp_A|stage3|q_reg\(0) & (\reg_desp_A|stage3|q_reg\(2) $ (\bcd_A|stage7|gen1:1:stage0|cout~0_combout\ $ (\bcd_A|stage5|gen1:1:stage0|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage3|q_reg\(2),
	datab => \bcd_A|stage7|gen1:1:stage0|cout~0_combout\,
	datac => \reg_desp_A|stage3|q_reg\(0),
	datad => \bcd_A|stage5|gen1:1:stage0|s~0_combout\,
	combout => \bcd_A|stage8|gen1:2:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y35_N28
\bcd_A|stage8|gen1:3:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage8|gen1:3:stage0|cout~0_combout\ = (\bcd_A|stage7|gen1:1:stage0|s~0_combout\ & ((\bcd_A|stage8|gen1:2:stage0|cout~0_combout\) # (\bcd_A|stage7|gen1:3:stage0|s~0_combout\ $ (\bcd_A|stage7|gen1:2:stage0|cout~0_combout\)))) # 
-- (!\bcd_A|stage7|gen1:1:stage0|s~0_combout\ & (\bcd_A|stage8|gen1:2:stage0|cout~0_combout\ & (\bcd_A|stage7|gen1:3:stage0|s~0_combout\ $ (\bcd_A|stage7|gen1:2:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage7|gen1:3:stage0|s~0_combout\,
	datab => \bcd_A|stage7|gen1:2:stage0|cout~0_combout\,
	datac => \bcd_A|stage7|gen1:1:stage0|s~0_combout\,
	datad => \bcd_A|stage8|gen1:2:stage0|cout~0_combout\,
	combout => \bcd_A|stage8|gen1:3:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y35_N0
\bcd_A|stage6|gen1:3:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:3:stage0|s~1_combout\ = \reg_desp_A|stage2|q_reg\(1) $ (\bcd_A|stage6|gen1:2:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:5:stage0|s~2_combout\ $ (\bcd_A|stage3|gen1:2:stage0|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage2|q_reg\(1),
	datab => \bcd_A|stage6|gen1:2:stage0|cout~0_combout\,
	datac => \bcd_A|stage6|gen1:5:stage0|s~2_combout\,
	datad => \bcd_A|stage3|gen1:2:stage0|s~0_combout\,
	combout => \bcd_A|stage6|gen1:3:stage0|s~1_combout\);

-- Location: LCCOMB_X51_Y35_N6
\bcd_A|stage8|gen1:4:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage8|gen1:4:stage0|cout~0_combout\ = (\bcd_A|stage7|gen1:2:stage0|s~combout\ & ((\bcd_A|stage8|gen1:3:stage0|cout~0_combout\) # (\bcd_A|stage7|gen1:3:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:3:stage0|s~1_combout\)))) # 
-- (!\bcd_A|stage7|gen1:2:stage0|s~combout\ & (\bcd_A|stage8|gen1:3:stage0|cout~0_combout\ & (\bcd_A|stage7|gen1:3:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:3:stage0|s~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage7|gen1:2:stage0|s~combout\,
	datab => \bcd_A|stage7|gen1:3:stage0|cout~0_combout\,
	datac => \bcd_A|stage8|gen1:3:stage0|cout~0_combout\,
	datad => \bcd_A|stage6|gen1:3:stage0|s~1_combout\,
	combout => \bcd_A|stage8|gen1:4:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y35_N20
\bcd_A|stage8|gen1:5:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage8|gen1:5:stage0|cout~0_combout\ = (\bcd_A|stage7|gen1:3:stage0|s~combout\ & ((\bcd_A|stage8|gen1:4:stage0|cout~0_combout\) # (\bcd_A|stage6|gen1:4:stage0|s~1_combout\ $ (\bcd_A|stage7|gen1:4:stage0|cout~0_combout\)))) # 
-- (!\bcd_A|stage7|gen1:3:stage0|s~combout\ & (\bcd_A|stage8|gen1:4:stage0|cout~0_combout\ & (\bcd_A|stage6|gen1:4:stage0|s~1_combout\ $ (\bcd_A|stage7|gen1:4:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage6|gen1:4:stage0|s~1_combout\,
	datab => \bcd_A|stage7|gen1:3:stage0|s~combout\,
	datac => \bcd_A|stage7|gen1:4:stage0|cout~0_combout\,
	datad => \bcd_A|stage8|gen1:4:stage0|cout~0_combout\,
	combout => \bcd_A|stage8|gen1:5:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y35_N18
\bcd_A|stage8|gen1:6:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage8|gen1:6:stage0|cout~0_combout\ = (\bcd_A|stage7|gen1:4:stage0|s~combout\ & ((\bcd_A|stage8|gen1:5:stage0|cout~0_combout\) # (\bcd_A|stage7|gen1:5:stage0|cout~2_combout\ $ (\bcd_A|stage6|gen1:5:stage0|s~4_combout\)))) # 
-- (!\bcd_A|stage7|gen1:4:stage0|s~combout\ & (\bcd_A|stage8|gen1:5:stage0|cout~0_combout\ & (\bcd_A|stage7|gen1:5:stage0|cout~2_combout\ $ (\bcd_A|stage6|gen1:5:stage0|s~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage7|gen1:4:stage0|s~combout\,
	datab => \bcd_A|stage7|gen1:5:stage0|cout~2_combout\,
	datac => \bcd_A|stage6|gen1:5:stage0|s~4_combout\,
	datad => \bcd_A|stage8|gen1:5:stage0|cout~0_combout\,
	combout => \bcd_A|stage8|gen1:6:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y35_N16
\bcd_A|stage8|gen1:7:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage8|gen1:7:stage0|cout~0_combout\ = (\bcd_A|stage7|gen1:5:stage0|s~combout\ & ((\bcd_A|stage8|gen1:6:stage0|cout~0_combout\) # (\bcd_A|stage7|gen1:6:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:6:stage0|s~3_combout\)))) # 
-- (!\bcd_A|stage7|gen1:5:stage0|s~combout\ & (\bcd_A|stage8|gen1:6:stage0|cout~0_combout\ & (\bcd_A|stage7|gen1:6:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:6:stage0|s~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage7|gen1:6:stage0|cout~0_combout\,
	datab => \bcd_A|stage6|gen1:6:stage0|s~3_combout\,
	datac => \bcd_A|stage7|gen1:5:stage0|s~combout\,
	datad => \bcd_A|stage8|gen1:6:stage0|cout~0_combout\,
	combout => \bcd_A|stage8|gen1:7:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y35_N2
\bcd_A|stage8|gen1:8:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage8|gen1:8:stage0|cout~0_combout\ = (\bcd_A|stage7|gen1:6:stage0|s~combout\ & ((\bcd_A|stage8|gen1:7:stage0|cout~0_combout\) # (\bcd_A|stage7|gen1:7:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:7:stage0|s~2_combout\)))) # 
-- (!\bcd_A|stage7|gen1:6:stage0|s~combout\ & (\bcd_A|stage8|gen1:7:stage0|cout~0_combout\ & (\bcd_A|stage7|gen1:7:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:7:stage0|s~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage7|gen1:7:stage0|cout~0_combout\,
	datab => \bcd_A|stage7|gen1:6:stage0|s~combout\,
	datac => \bcd_A|stage6|gen1:7:stage0|s~2_combout\,
	datad => \bcd_A|stage8|gen1:7:stage0|cout~0_combout\,
	combout => \bcd_A|stage8|gen1:8:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y35_N24
\bcd_A|stage8|gen1:9:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage8|gen1:9:stage0|cout~0_combout\ = (\bcd_A|stage7|gen1:7:stage0|s~combout\ & ((\bcd_A|stage8|gen1:8:stage0|cout~0_combout\) # (\bcd_A|stage7|gen1:8:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:8:stage0|s~4_combout\)))) # 
-- (!\bcd_A|stage7|gen1:7:stage0|s~combout\ & (\bcd_A|stage8|gen1:8:stage0|cout~0_combout\ & (\bcd_A|stage7|gen1:8:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:8:stage0|s~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage7|gen1:8:stage0|cout~0_combout\,
	datab => \bcd_A|stage7|gen1:7:stage0|s~combout\,
	datac => \bcd_A|stage6|gen1:8:stage0|s~4_combout\,
	datad => \bcd_A|stage8|gen1:8:stage0|cout~0_combout\,
	combout => \bcd_A|stage8|gen1:9:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y35_N12
\bcd_A|stage8|gen1:10:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage8|gen1:10:stage0|cout~0_combout\ = (\bcd_A|stage7|gen1:8:stage0|s~combout\ & ((\bcd_A|stage8|gen1:9:stage0|cout~0_combout\) # (\bcd_A|stage6|gen1:9:stage0|s~1_combout\ $ (\bcd_A|stage7|gen1:9:stage0|cout~0_combout\)))) # 
-- (!\bcd_A|stage7|gen1:8:stage0|s~combout\ & (\bcd_A|stage8|gen1:9:stage0|cout~0_combout\ & (\bcd_A|stage6|gen1:9:stage0|s~1_combout\ $ (\bcd_A|stage7|gen1:9:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage7|gen1:8:stage0|s~combout\,
	datab => \bcd_A|stage6|gen1:9:stage0|s~1_combout\,
	datac => \bcd_A|stage7|gen1:9:stage0|cout~0_combout\,
	datad => \bcd_A|stage8|gen1:9:stage0|cout~0_combout\,
	combout => \bcd_A|stage8|gen1:10:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y34_N16
\bcd_A|stage8|gen1:11:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage8|gen1:11:stage0|cout~0_combout\ = (\bcd_A|stage7|gen1:9:stage0|s~combout\ & ((\bcd_A|stage8|gen1:10:stage0|cout~0_combout\) # (\bcd_A|stage6|gen1:10:stage0|s~1_combout\ $ (\bcd_A|stage7|gen1:10:stage0|cout~0_combout\)))) # 
-- (!\bcd_A|stage7|gen1:9:stage0|s~combout\ & (\bcd_A|stage8|gen1:10:stage0|cout~0_combout\ & (\bcd_A|stage6|gen1:10:stage0|s~1_combout\ $ (\bcd_A|stage7|gen1:10:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage6|gen1:10:stage0|s~1_combout\,
	datab => \bcd_A|stage7|gen1:10:stage0|cout~0_combout\,
	datac => \bcd_A|stage7|gen1:9:stage0|s~combout\,
	datad => \bcd_A|stage8|gen1:10:stage0|cout~0_combout\,
	combout => \bcd_A|stage8|gen1:11:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y34_N24
\bcd_A|stage8|gen1:12:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage8|gen1:12:stage0|cout~0_combout\ = (\bcd_A|stage7|gen1:10:stage0|s~combout\ & ((\bcd_A|stage8|gen1:11:stage0|cout~0_combout\) # (\bcd_A|stage7|gen1:11:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:11:stage0|s~combout\)))) # 
-- (!\bcd_A|stage7|gen1:10:stage0|s~combout\ & (\bcd_A|stage8|gen1:11:stage0|cout~0_combout\ & (\bcd_A|stage7|gen1:11:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:11:stage0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage7|gen1:10:stage0|s~combout\,
	datab => \bcd_A|stage7|gen1:11:stage0|cout~0_combout\,
	datac => \bcd_A|stage6|gen1:11:stage0|s~combout\,
	datad => \bcd_A|stage8|gen1:11:stage0|cout~0_combout\,
	combout => \bcd_A|stage8|gen1:12:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y34_N18
\bcd_A|stage8|gen1:13:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage8|gen1:13:stage0|cout~0_combout\ = (\bcd_A|stage7|gen1:11:stage0|s~combout\ & ((\bcd_A|stage8|gen1:12:stage0|cout~0_combout\) # (\bcd_A|stage6|gen1:12:stage0|s~combout\ $ (\bcd_A|stage7|gen1:12:stage0|cout~2_combout\)))) # 
-- (!\bcd_A|stage7|gen1:11:stage0|s~combout\ & (\bcd_A|stage8|gen1:12:stage0|cout~0_combout\ & (\bcd_A|stage6|gen1:12:stage0|s~combout\ $ (\bcd_A|stage7|gen1:12:stage0|cout~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage6|gen1:12:stage0|s~combout\,
	datab => \bcd_A|stage7|gen1:11:stage0|s~combout\,
	datac => \bcd_A|stage7|gen1:12:stage0|cout~2_combout\,
	datad => \bcd_A|stage8|gen1:12:stage0|cout~0_combout\,
	combout => \bcd_A|stage8|gen1:13:stage0|cout~0_combout\);

-- Location: LCCOMB_X49_Y34_N14
\bcd_A|stage8|gen1:14:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage8|gen1:14:stage0|s~0_combout\ = \bcd_A|stage6|gen1:12:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:11:stage0|s~0_combout\ $ (\bcd_A|stage7|gen1:11:stage0|cout~0_combout\ $ (\bcd_A|stage8|gen1:13:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage6|gen1:12:stage0|cout~0_combout\,
	datab => \bcd_A|stage6|gen1:11:stage0|s~0_combout\,
	datac => \bcd_A|stage7|gen1:11:stage0|cout~0_combout\,
	datad => \bcd_A|stage8|gen1:13:stage0|cout~0_combout\,
	combout => \bcd_A|stage8|gen1:14:stage0|s~0_combout\);

-- Location: LCCOMB_X49_Y35_N14
\bcd_A|stage9|gen1:9:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:9:stage0|s~2_combout\ = \bcd_A|stage3|gen1:2:stage0|s~0_combout\ $ (\bcd_A|stage9|gen1:9:stage0|s~8_combout\ $ (\bcd_A|stage6|gen1:6:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_A|stage3|gen1:2:stage0|s~0_combout\,
	datac => \bcd_A|stage9|gen1:9:stage0|s~8_combout\,
	datad => \bcd_A|stage6|gen1:6:stage0|cout~0_combout\,
	combout => \bcd_A|stage9|gen1:9:stage0|s~2_combout\);

-- Location: LCCOMB_X49_Y35_N4
\bcd_A|stage9|gen1:9:stage0|s~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:9:stage0|s~3_combout\ = \bcd_A|stage2|gen1:4:stage0|cout~2_combout\ $ (\bcd_A|stage9|gen1:9:stage0|s~2_combout\ $ (\bcd_A|stage3|gen1:5:stage0|cout~0_combout\ $ (\bcd_A|stage7|gen1:7:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage2|gen1:4:stage0|cout~2_combout\,
	datab => \bcd_A|stage9|gen1:9:stage0|s~2_combout\,
	datac => \bcd_A|stage3|gen1:5:stage0|cout~0_combout\,
	datad => \bcd_A|stage7|gen1:7:stage0|cout~0_combout\,
	combout => \bcd_A|stage9|gen1:9:stage0|s~3_combout\);

-- Location: LCCOMB_X49_Y35_N0
\bcd_A|stage9|gen1:11:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:11:stage0|s~0_combout\ = \bcd_A|stage5|gen1:8:stage0|cout~2_combout\ $ (\bcd_A|stage4|gen1:7:stage0|cout~0_combout\ $ (\bcd_A|stage9|gen1:9:stage0|s~3_combout\ $ (\bcd_A|stage6|gen1:8:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage5|gen1:8:stage0|cout~2_combout\,
	datab => \bcd_A|stage4|gen1:7:stage0|cout~0_combout\,
	datac => \bcd_A|stage9|gen1:9:stage0|s~3_combout\,
	datad => \bcd_A|stage6|gen1:8:stage0|cout~0_combout\,
	combout => \bcd_A|stage9|gen1:11:stage0|s~0_combout\);

-- Location: LCCOMB_X49_Y35_N26
\bcd_A|stage9|gen1:11:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:11:stage0|s~1_combout\ = \bcd_A|stage6|gen1:7:stage0|s~0_combout\ $ (\bcd_A|stage9|gen1:11:stage0|s~0_combout\ $ (\bcd_A|stage7|gen1:9:stage0|cout~0_combout\ $ (\bcd_A|stage8|gen1:9:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage6|gen1:7:stage0|s~0_combout\,
	datab => \bcd_A|stage9|gen1:11:stage0|s~0_combout\,
	datac => \bcd_A|stage7|gen1:9:stage0|cout~0_combout\,
	datad => \bcd_A|stage8|gen1:9:stage0|cout~0_combout\,
	combout => \bcd_A|stage9|gen1:11:stage0|s~1_combout\);

-- Location: LCCOMB_X54_Y35_N10
\bcd_A|stage9|gen1:9:stage0|s~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:9:stage0|s~4_combout\ = \reg_desp_A|stage1|q_reg\(0) $ (\bcd_A|stage5|gen1:2:stage0|cout~0_combout\ $ (\reg_desp_A|stage2|q_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage1|q_reg\(0),
	datab => \bcd_A|stage5|gen1:2:stage0|cout~0_combout\,
	datad => \reg_desp_A|stage2|q_reg\(3),
	combout => \bcd_A|stage9|gen1:9:stage0|s~4_combout\);

-- Location: LCCOMB_X49_Y35_N10
\bcd_A|stage9|gen1:9:stage0|s~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:9:stage0|s~5_combout\ = \bcd_A|stage6|gen1:4:stage0|cout~0_combout\ $ (\bcd_A|stage9|gen1:9:stage0|s~4_combout\ $ (\bcd_A|stage4|gen1:5:stage0|cout~0_combout\ $ (\bcd_A|stage8|gen1:7:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage6|gen1:4:stage0|cout~0_combout\,
	datab => \bcd_A|stage9|gen1:9:stage0|s~4_combout\,
	datac => \bcd_A|stage4|gen1:5:stage0|cout~0_combout\,
	datad => \bcd_A|stage8|gen1:7:stage0|cout~0_combout\,
	combout => \bcd_A|stage9|gen1:9:stage0|s~5_combout\);

-- Location: LCCOMB_X49_Y35_N28
\bcd_A|stage9|gen1:9:stage0|s~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:9:stage0|s~6_combout\ = \bcd_A|stage5|gen1:6:stage0|cout~2_combout\ $ (\bcd_A|stage7|gen1:5:stage0|cout~2_combout\ $ (\bcd_A|stage9|gen1:9:stage0|s~3_combout\ $ (\bcd_A|stage9|gen1:9:stage0|s~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage5|gen1:6:stage0|cout~2_combout\,
	datab => \bcd_A|stage7|gen1:5:stage0|cout~2_combout\,
	datac => \bcd_A|stage9|gen1:9:stage0|s~3_combout\,
	datad => \bcd_A|stage9|gen1:9:stage0|s~5_combout\,
	combout => \bcd_A|stage9|gen1:9:stage0|s~6_combout\);

-- Location: LCCOMB_X50_Y32_N30
\bcd_A|stage8|gen1:6:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage8|gen1:6:stage0|s~1_combout\ = \bcd_A|stage8|gen1:6:stage0|s~0_combout\ $ (\reg_desp_A|stage2|q_reg\(1) $ (\bcd_A|stage7|gen1:3:stage0|cout~0_combout\ $ (\bcd_A|stage8|gen1:5:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage8|gen1:6:stage0|s~0_combout\,
	datab => \reg_desp_A|stage2|q_reg\(1),
	datac => \bcd_A|stage7|gen1:3:stage0|cout~0_combout\,
	datad => \bcd_A|stage8|gen1:5:stage0|cout~0_combout\,
	combout => \bcd_A|stage8|gen1:6:stage0|s~1_combout\);

-- Location: LCCOMB_X54_Y35_N4
\bcd_A|stage9|gen1:6:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:6:stage0|s~0_combout\ = \reg_desp_A|stage3|q_reg\(3) $ (\reg_desp_A|stage2|q_reg\(0) $ (\bcd_A|stage6|gen1:3:stage0|cout~0_combout\ $ (\bcd_A|stage5|gen1:3:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage3|q_reg\(3),
	datab => \reg_desp_A|stage2|q_reg\(0),
	datac => \bcd_A|stage6|gen1:3:stage0|cout~0_combout\,
	datad => \bcd_A|stage5|gen1:3:stage0|cout~0_combout\,
	combout => \bcd_A|stage9|gen1:6:stage0|s~0_combout\);

-- Location: LCCOMB_X50_Y32_N22
\bcd_A|stage9|gen1:6:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:6:stage0|s~1_combout\ = \bcd_A|stage7|gen1:2:stage0|cout~0_combout\ $ (\bcd_A|stage4|gen1:3:stage0|s~0_combout\ $ (\bcd_A|stage9|gen1:6:stage0|s~0_combout\ $ (\bcd_A|stage8|gen1:4:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage7|gen1:2:stage0|cout~0_combout\,
	datab => \bcd_A|stage4|gen1:3:stage0|s~0_combout\,
	datac => \bcd_A|stage9|gen1:6:stage0|s~0_combout\,
	datad => \bcd_A|stage8|gen1:4:stage0|cout~0_combout\,
	combout => \bcd_A|stage9|gen1:6:stage0|s~1_combout\);

-- Location: LCCOMB_X54_Y35_N18
\bcd_A|stage9|gen1:1:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:1:stage0|cout~0_combout\ = (\reg_desp_A|stage4|q_reg\(1) & \reg_desp_A|stage3|q_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_desp_A|stage4|q_reg\(1),
	datad => \reg_desp_A|stage3|q_reg\(0),
	combout => \bcd_A|stage9|gen1:1:stage0|cout~0_combout\);

-- Location: LCCOMB_X54_Y35_N28
\bcd_A|stage9|gen1:2:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:2:stage0|cout~0_combout\ = (\reg_desp_A|stage4|q_reg\(2) & ((\bcd_A|stage9|gen1:1:stage0|cout~0_combout\) # (\reg_desp_A|stage3|q_reg\(1) $ (\reg_desp_A|stage2|q_reg\(0))))) # (!\reg_desp_A|stage4|q_reg\(2) & 
-- (\bcd_A|stage9|gen1:1:stage0|cout~0_combout\ & (\reg_desp_A|stage3|q_reg\(1) $ (\reg_desp_A|stage2|q_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage3|q_reg\(1),
	datab => \reg_desp_A|stage2|q_reg\(0),
	datac => \reg_desp_A|stage4|q_reg\(2),
	datad => \bcd_A|stage9|gen1:1:stage0|cout~0_combout\,
	combout => \bcd_A|stage9|gen1:2:stage0|cout~0_combout\);

-- Location: LCCOMB_X54_Y35_N16
\bcd_A|stage9|gen1:3:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:3:stage0|cout~0_combout\ = (\reg_desp_A|stage4|q_reg\(3) & ((\bcd_A|stage9|gen1:2:stage0|cout~0_combout\) # (\bcd_A|stage7|gen1:2:stage0|s~combout\ $ (\reg_desp_A|stage3|q_reg\(0))))) # (!\reg_desp_A|stage4|q_reg\(3) & 
-- (\bcd_A|stage9|gen1:2:stage0|cout~0_combout\ & (\bcd_A|stage7|gen1:2:stage0|s~combout\ $ (\reg_desp_A|stage3|q_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage7|gen1:2:stage0|s~combout\,
	datab => \reg_desp_A|stage3|q_reg\(0),
	datac => \reg_desp_A|stage4|q_reg\(3),
	datad => \bcd_A|stage9|gen1:2:stage0|cout~0_combout\,
	combout => \bcd_A|stage9|gen1:3:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y38_N0
\bcd_A|stage8|gen1:3:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage8|gen1:3:stage0|s~1_combout\ = \reg_desp_A|stage3|q_reg\(1) $ (\reg_desp_A|stage3|q_reg\(3) $ (\bcd_A|stage8|gen1:2:stage0|cout~0_combout\ $ (\bcd_A|stage7|gen1:2:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage3|q_reg\(1),
	datab => \reg_desp_A|stage3|q_reg\(3),
	datac => \bcd_A|stage8|gen1:2:stage0|cout~0_combout\,
	datad => \bcd_A|stage7|gen1:2:stage0|cout~0_combout\,
	combout => \bcd_A|stage8|gen1:3:stage0|s~1_combout\);

-- Location: LCCOMB_X54_Y35_N8
\bcd_A|stage8|gen1:4:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage8|gen1:4:stage0|s~0_combout\ = \reg_desp_A|stage3|q_reg\(2) $ (\reg_desp_A|stage1|q_reg\(0) $ (((\reg_desp_A|stage2|q_reg\(0) & \reg_desp_A|stage3|q_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage3|q_reg\(2),
	datab => \reg_desp_A|stage2|q_reg\(0),
	datac => \reg_desp_A|stage1|q_reg\(0),
	datad => \reg_desp_A|stage3|q_reg\(1),
	combout => \bcd_A|stage8|gen1:4:stage0|s~0_combout\);

-- Location: LCCOMB_X51_Y38_N24
\bcd_A|stage6|gen1:3:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:3:stage0|s~0_combout\ = \bcd_A|stage3|gen1:2:stage0|s~0_combout\ $ (\bcd_A|stage6|gen1:2:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:5:stage0|s~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage3|gen1:2:stage0|s~0_combout\,
	datab => \bcd_A|stage6|gen1:2:stage0|cout~0_combout\,
	datad => \bcd_A|stage6|gen1:5:stage0|s~2_combout\,
	combout => \bcd_A|stage6|gen1:3:stage0|s~0_combout\);

-- Location: LCCOMB_X51_Y38_N30
\bcd_A|stage8|gen1:4:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage8|gen1:4:stage0|s~1_combout\ = \bcd_A|stage8|gen1:3:stage0|cout~0_combout\ $ (\bcd_A|stage7|gen1:3:stage0|cout~0_combout\ $ (\bcd_A|stage8|gen1:4:stage0|s~0_combout\ $ (\bcd_A|stage6|gen1:3:stage0|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage8|gen1:3:stage0|cout~0_combout\,
	datab => \bcd_A|stage7|gen1:3:stage0|cout~0_combout\,
	datac => \bcd_A|stage8|gen1:4:stage0|s~0_combout\,
	datad => \bcd_A|stage6|gen1:3:stage0|s~0_combout\,
	combout => \bcd_A|stage8|gen1:4:stage0|s~1_combout\);

-- Location: LCCOMB_X50_Y32_N16
\bcd_A|stage9|gen1:5:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:5:stage0|cout~0_combout\ = (\bcd_A|stage9|gen1:3:stage0|cout~0_combout\ & (\bcd_A|stage8|gen1:4:stage0|s~1_combout\ & (\bcd_A|stage8|gen1:3:stage0|s~0_combout\ $ (\bcd_A|stage8|gen1:3:stage0|s~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage9|gen1:3:stage0|cout~0_combout\,
	datab => \bcd_A|stage8|gen1:3:stage0|s~0_combout\,
	datac => \bcd_A|stage8|gen1:3:stage0|s~1_combout\,
	datad => \bcd_A|stage8|gen1:4:stage0|s~1_combout\,
	combout => \bcd_A|stage9|gen1:5:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y32_N20
\bcd_A|stage9|gen1:6:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:6:stage0|cout~0_combout\ = (\bcd_A|stage9|gen1:5:stage0|cout~0_combout\ & (\bcd_A|stage7|gen1:4:stage0|cout~0_combout\ $ (\bcd_A|stage9|gen1:6:stage0|s~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_A|stage7|gen1:4:stage0|cout~0_combout\,
	datac => \bcd_A|stage9|gen1:6:stage0|s~1_combout\,
	datad => \bcd_A|stage9|gen1:5:stage0|cout~0_combout\,
	combout => \bcd_A|stage9|gen1:6:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y32_N8
\bcd_A|stage9|gen1:7:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:7:stage0|cout~0_combout\ = (\bcd_A|stage9|gen1:6:stage0|cout~0_combout\ & (\bcd_A|stage7|gen1:5:stage0|cout~2_combout\ $ (\bcd_A|stage6|gen1:5:stage0|s~3_combout\ $ (\bcd_A|stage8|gen1:6:stage0|s~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage7|gen1:5:stage0|cout~2_combout\,
	datab => \bcd_A|stage6|gen1:5:stage0|s~3_combout\,
	datac => \bcd_A|stage8|gen1:6:stage0|s~1_combout\,
	datad => \bcd_A|stage9|gen1:6:stage0|cout~0_combout\,
	combout => \bcd_A|stage9|gen1:7:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y35_N20
\bcd_A|stage9|gen1:8:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:8:stage0|s~0_combout\ = \bcd_A|stage4|gen1:5:stage0|s~0_combout\ $ (\reg_desp_A|stage1|q_reg\(1) $ (\bcd_A|stage7|gen1:6:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:5:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage4|gen1:5:stage0|s~0_combout\,
	datab => \reg_desp_A|stage1|q_reg\(1),
	datac => \bcd_A|stage7|gen1:6:stage0|cout~0_combout\,
	datad => \bcd_A|stage6|gen1:5:stage0|cout~0_combout\,
	combout => \bcd_A|stage9|gen1:8:stage0|s~0_combout\);

-- Location: LCCOMB_X50_Y35_N6
\bcd_A|stage9|gen1:8:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:8:stage0|s~1_combout\ = \bcd_A|stage6|gen1:3:stage0|cout~0_combout\ $ (\bcd_A|stage5|gen1:2:stage0|s~0_combout\ $ (\bcd_A|stage4|gen1:4:stage0|cout~0_combout\ $ (\bcd_A|stage8|gen1:6:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage6|gen1:3:stage0|cout~0_combout\,
	datab => \bcd_A|stage5|gen1:2:stage0|s~0_combout\,
	datac => \bcd_A|stage4|gen1:4:stage0|cout~0_combout\,
	datad => \bcd_A|stage8|gen1:6:stage0|cout~0_combout\,
	combout => \bcd_A|stage9|gen1:8:stage0|s~1_combout\);

-- Location: LCCOMB_X49_Y35_N24
\bcd_A|stage9|gen1:8:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:8:stage0|s~2_combout\ = \bcd_A|stage7|gen1:4:stage0|cout~0_combout\ $ (\bcd_A|stage5|gen1:5:stage0|cout~2_combout\ $ (\bcd_A|stage9|gen1:8:stage0|s~0_combout\ $ (\bcd_A|stage9|gen1:8:stage0|s~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage7|gen1:4:stage0|cout~0_combout\,
	datab => \bcd_A|stage5|gen1:5:stage0|cout~2_combout\,
	datac => \bcd_A|stage9|gen1:8:stage0|s~0_combout\,
	datad => \bcd_A|stage9|gen1:8:stage0|s~1_combout\,
	combout => \bcd_A|stage9|gen1:8:stage0|s~2_combout\);

-- Location: LCCOMB_X50_Y32_N10
\bcd_A|stage9|gen1:8:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:8:stage0|cout~0_combout\ = (\bcd_A|stage9|gen1:7:stage0|cout~0_combout\ & \bcd_A|stage9|gen1:8:stage0|s~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcd_A|stage9|gen1:7:stage0|cout~0_combout\,
	datad => \bcd_A|stage9|gen1:8:stage0|s~2_combout\,
	combout => \bcd_A|stage9|gen1:8:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y35_N2
\bcd_A|stage6|gen1:8:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:8:stage0|s~2_combout\ = \bcd_A|stage2|gen1:5:stage0|cout~2_combout\ $ (\bcd_A|stage3|gen1:6:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:7:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage2|gen1:5:stage0|cout~2_combout\,
	datac => \bcd_A|stage3|gen1:6:stage0|cout~0_combout\,
	datad => \bcd_A|stage6|gen1:7:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:8:stage0|s~2_combout\);

-- Location: LCCOMB_X50_Y35_N4
\bcd_A|stage9|gen1:10:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:10:stage0|s~0_combout\ = \bcd_A|stage4|gen1:2:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:8:stage0|s~2_combout\ $ (\bcd_A|stage5|gen1:3:stage0|cout~0_combout\ $ (\bcd_A|stage8|gen1:8:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage4|gen1:2:stage0|cout~0_combout\,
	datab => \bcd_A|stage6|gen1:8:stage0|s~2_combout\,
	datac => \bcd_A|stage5|gen1:3:stage0|cout~0_combout\,
	datad => \bcd_A|stage8|gen1:8:stage0|cout~0_combout\,
	combout => \bcd_A|stage9|gen1:10:stage0|s~0_combout\);

-- Location: LCCOMB_X49_Y35_N16
\bcd_A|stage9|gen1:10:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:10:stage0|s~1_combout\ = \bcd_A|stage9|gen1:8:stage0|s~0_combout\ $ (\bcd_A|stage6|gen1:8:stage0|s~1_combout\ $ (\bcd_A|stage7|gen1:8:stage0|cout~0_combout\ $ (\bcd_A|stage9|gen1:10:stage0|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage9|gen1:8:stage0|s~0_combout\,
	datab => \bcd_A|stage6|gen1:8:stage0|s~1_combout\,
	datac => \bcd_A|stage7|gen1:8:stage0|cout~0_combout\,
	datad => \bcd_A|stage9|gen1:10:stage0|s~0_combout\,
	combout => \bcd_A|stage9|gen1:10:stage0|s~1_combout\);

-- Location: LCCOMB_X49_Y35_N6
\bcd_A|stage9|gen1:11:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:11:stage0|cout~0_combout\ = (\bcd_A|stage9|gen1:11:stage0|s~1_combout\ & (\bcd_A|stage9|gen1:9:stage0|s~6_combout\ & (\bcd_A|stage9|gen1:8:stage0|cout~0_combout\ & \bcd_A|stage9|gen1:10:stage0|s~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage9|gen1:11:stage0|s~1_combout\,
	datab => \bcd_A|stage9|gen1:9:stage0|s~6_combout\,
	datac => \bcd_A|stage9|gen1:8:stage0|cout~0_combout\,
	datad => \bcd_A|stage9|gen1:10:stage0|s~1_combout\,
	combout => \bcd_A|stage9|gen1:11:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y35_N30
\bcd_A|stage8|gen1:11:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage8|gen1:11:stage0|s~0_combout\ = \bcd_A|stage4|gen1:5:stage0|s~0_combout\ $ (\bcd_A|stage6|gen1:8:stage0|s~3_combout\ $ (\bcd_A|stage6|gen1:9:stage0|cout~0_combout\ $ (\bcd_A|stage8|gen1:10:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage4|gen1:5:stage0|s~0_combout\,
	datab => \bcd_A|stage6|gen1:8:stage0|s~3_combout\,
	datac => \bcd_A|stage6|gen1:9:stage0|cout~0_combout\,
	datad => \bcd_A|stage8|gen1:10:stage0|cout~0_combout\,
	combout => \bcd_A|stage8|gen1:11:stage0|s~0_combout\);

-- Location: LCCOMB_X49_Y34_N20
\bcd_A|stage8|gen1:11:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage8|gen1:11:stage0|s~1_combout\ = \bcd_A|stage7|gen1:10:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:10:stage0|s~0_combout\ $ (\bcd_A|stage7|gen1:8:stage0|cout~0_combout\ $ (\bcd_A|stage8|gen1:11:stage0|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage7|gen1:10:stage0|cout~0_combout\,
	datab => \bcd_A|stage6|gen1:10:stage0|s~0_combout\,
	datac => \bcd_A|stage7|gen1:8:stage0|cout~0_combout\,
	datad => \bcd_A|stage8|gen1:11:stage0|s~0_combout\,
	combout => \bcd_A|stage8|gen1:11:stage0|s~1_combout\);

-- Location: LCCOMB_X50_Y35_N26
\bcd_A|stage5|gen1:10:stage0|cout~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage5|gen1:10:stage0|cout~2_combout\ = (\bcd_A|stage5|gen1:9:stage0|cout~4_combout\ & (\bcd_A|stage4|gen1:8:stage0|cout~0_combout\ $ (((\bcd_A|stage2|gen1:5:stage0|cout~2_combout\) # (\bcd_A|stage3|gen1:6:stage0|cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage2|gen1:5:stage0|cout~2_combout\,
	datab => \bcd_A|stage3|gen1:6:stage0|cout~0_combout\,
	datac => \bcd_A|stage5|gen1:9:stage0|cout~4_combout\,
	datad => \bcd_A|stage4|gen1:8:stage0|cout~0_combout\,
	combout => \bcd_A|stage5|gen1:10:stage0|cout~2_combout\);

-- Location: LCCOMB_X50_Y34_N10
\bcd_A|stage9|gen1:13:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:13:stage0|s~0_combout\ = \bcd_A|stage6|gen1:10:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:8:stage0|cout~0_combout\ $ (\bcd_A|stage5|gen1:7:stage0|s~0_combout\ $ (\bcd_A|stage8|gen1:11:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage6|gen1:10:stage0|cout~0_combout\,
	datab => \bcd_A|stage6|gen1:8:stage0|cout~0_combout\,
	datac => \bcd_A|stage5|gen1:7:stage0|s~0_combout\,
	datad => \bcd_A|stage8|gen1:11:stage0|cout~0_combout\,
	combout => \bcd_A|stage9|gen1:13:stage0|s~0_combout\);

-- Location: LCCOMB_X50_Y34_N30
\bcd_A|stage9|gen1:13:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:13:stage0|s~1_combout\ = \bcd_A|stage5|gen1:10:stage0|cout~2_combout\ $ (\bcd_A|stage7|gen1:11:stage0|cout~0_combout\ $ (\bcd_A|stage7|gen1:9:stage0|cout~0_combout\ $ (\bcd_A|stage9|gen1:13:stage0|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage5|gen1:10:stage0|cout~2_combout\,
	datab => \bcd_A|stage7|gen1:11:stage0|cout~0_combout\,
	datac => \bcd_A|stage7|gen1:9:stage0|cout~0_combout\,
	datad => \bcd_A|stage9|gen1:13:stage0|s~0_combout\,
	combout => \bcd_A|stage9|gen1:13:stage0|s~1_combout\);

-- Location: LCCOMB_X49_Y34_N4
\bcd_A|stage6|gen1:10:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:10:stage0|s~2_combout\ = \bcd_A|stage6|gen1:8:stage0|s~1_combout\ $ (\bcd_A|stage6|gen1:6:stage0|s~1_combout\ $ (\bcd_A|stage6|gen1:9:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_A|stage6|gen1:8:stage0|s~1_combout\,
	datac => \bcd_A|stage6|gen1:6:stage0|s~1_combout\,
	datad => \bcd_A|stage6|gen1:9:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:10:stage0|s~2_combout\);

-- Location: LCCOMB_X49_Y34_N2
\bcd_A|stage8|gen1:13:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage8|gen1:13:stage0|s~0_combout\ = \bcd_A|stage6|gen1:11:stage0|cout~0_combout\ $ (\bcd_A|stage8|gen1:12:stage0|cout~0_combout\ $ (((\bcd_A|stage3|gen1:6:stage0|cout~0_combout\) # (\bcd_A|stage2|gen1:5:stage0|cout~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage3|gen1:6:stage0|cout~0_combout\,
	datab => \bcd_A|stage6|gen1:11:stage0|cout~0_combout\,
	datac => \bcd_A|stage2|gen1:5:stage0|cout~2_combout\,
	datad => \bcd_A|stage8|gen1:12:stage0|cout~0_combout\,
	combout => \bcd_A|stage8|gen1:13:stage0|s~0_combout\);

-- Location: LCCOMB_X49_Y34_N12
\bcd_A|stage8|gen1:13:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage8|gen1:13:stage0|s~1_combout\ = \bcd_A|stage7|gen1:10:stage0|cout~0_combout\ $ (\bcd_A|stage6|gen1:10:stage0|s~2_combout\ $ (\bcd_A|stage7|gen1:12:stage0|cout~2_combout\ $ (\bcd_A|stage8|gen1:13:stage0|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage7|gen1:10:stage0|cout~0_combout\,
	datab => \bcd_A|stage6|gen1:10:stage0|s~2_combout\,
	datac => \bcd_A|stage7|gen1:12:stage0|cout~2_combout\,
	datad => \bcd_A|stage8|gen1:13:stage0|s~0_combout\,
	combout => \bcd_A|stage8|gen1:13:stage0|s~1_combout\);

-- Location: LCCOMB_X49_Y34_N26
\bcd_A|stage9|gen1:14:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:14:stage0|cout~0_combout\ = (\bcd_A|stage9|gen1:11:stage0|cout~0_combout\ & (\bcd_A|stage8|gen1:11:stage0|s~1_combout\ & (\bcd_A|stage9|gen1:13:stage0|s~1_combout\ & \bcd_A|stage8|gen1:13:stage0|s~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage9|gen1:11:stage0|cout~0_combout\,
	datab => \bcd_A|stage8|gen1:11:stage0|s~1_combout\,
	datac => \bcd_A|stage9|gen1:13:stage0|s~1_combout\,
	datad => \bcd_A|stage8|gen1:13:stage0|s~1_combout\,
	combout => \bcd_A|stage9|gen1:14:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y34_N28
\bcd_A|stage6|gen1:13:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage6|gen1:13:stage0|s~combout\ = \bcd_A|stage6|gen1:12:stage0|cout~0_combout\ $ (((\bcd_A|stage5|gen1:9:stage0|cout~4_combout\ & \bcd_A|stage4|gen1:9:stage0|s~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_A|stage5|gen1:9:stage0|cout~4_combout\,
	datac => \bcd_A|stage4|gen1:9:stage0|s~combout\,
	datad => \bcd_A|stage6|gen1:12:stage0|cout~0_combout\,
	combout => \bcd_A|stage6|gen1:13:stage0|s~combout\);

-- Location: LCCOMB_X50_Y34_N6
\bcd_A|stage7|gen1:14:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage7|gen1:14:stage0|cout~0_combout\ = (\bcd_A|stage7|gen1:12:stage0|cout~2_combout\ & (\bcd_A|stage6|gen1:12:stage0|s~combout\ & \bcd_A|stage6|gen1:13:stage0|s~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_A|stage7|gen1:12:stage0|cout~2_combout\,
	datac => \bcd_A|stage6|gen1:12:stage0|s~combout\,
	datad => \bcd_A|stage6|gen1:13:stage0|s~combout\,
	combout => \bcd_A|stage7|gen1:14:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y34_N10
\bcd_A|stage9|gen1:16:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:16:stage0|s~0_combout\ = \bcd_A|stage6|gen1:11:stage0|cout~0_combout\ $ (((\bcd_A|stage5|gen1:9:stage0|cout~4_combout\ & ((\bcd_A|stage6|gen1:12:stage0|cout~0_combout\) # (!\bcd_A|stage4|gen1:9:stage0|s~combout\))) # 
-- (!\bcd_A|stage5|gen1:9:stage0|cout~4_combout\ & (\bcd_A|stage4|gen1:9:stage0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage6|gen1:11:stage0|cout~0_combout\,
	datab => \bcd_A|stage5|gen1:9:stage0|cout~4_combout\,
	datac => \bcd_A|stage4|gen1:9:stage0|s~combout\,
	datad => \bcd_A|stage6|gen1:12:stage0|cout~0_combout\,
	combout => \bcd_A|stage9|gen1:16:stage0|s~0_combout\);

-- Location: LCCOMB_X51_Y34_N12
\bcd_A|stage8|gen1:14:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage8|gen1:14:stage0|cout~0_combout\ = \bcd_A|stage6|gen1:12:stage0|cout~0_combout\ $ (\bcd_A|stage7|gen1:13:stage0|cout~2_combout\ $ (((\bcd_A|stage4|gen1:9:stage0|s~combout\ & \bcd_A|stage5|gen1:9:stage0|cout~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage4|gen1:9:stage0|s~combout\,
	datab => \bcd_A|stage5|gen1:9:stage0|cout~4_combout\,
	datac => \bcd_A|stage6|gen1:12:stage0|cout~0_combout\,
	datad => \bcd_A|stage7|gen1:13:stage0|cout~2_combout\,
	combout => \bcd_A|stage8|gen1:14:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y34_N12
\bcd_A|stage8|gen1:14:stage0|cout~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage8|gen1:14:stage0|cout~1_combout\ = (\bcd_A|stage8|gen1:14:stage0|cout~0_combout\ & ((\bcd_A|stage8|gen1:13:stage0|cout~0_combout\) # (\bcd_A|stage6|gen1:11:stage0|s~combout\ $ (\bcd_A|stage7|gen1:11:stage0|cout~0_combout\)))) # 
-- (!\bcd_A|stage8|gen1:14:stage0|cout~0_combout\ & (\bcd_A|stage8|gen1:13:stage0|cout~0_combout\ & (\bcd_A|stage6|gen1:11:stage0|s~combout\ $ (\bcd_A|stage7|gen1:11:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage6|gen1:11:stage0|s~combout\,
	datab => \bcd_A|stage7|gen1:11:stage0|cout~0_combout\,
	datac => \bcd_A|stage8|gen1:14:stage0|cout~0_combout\,
	datad => \bcd_A|stage8|gen1:13:stage0|cout~0_combout\,
	combout => \bcd_A|stage8|gen1:14:stage0|cout~1_combout\);

-- Location: LCCOMB_X50_Y34_N28
\bcd_A|stage9|gen1:16:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:16:stage0|s~1_combout\ = \bcd_A|stage7|gen1:14:stage0|cout~0_combout\ $ (\bcd_A|stage7|gen1:12:stage0|cout~2_combout\ $ (\bcd_A|stage9|gen1:16:stage0|s~0_combout\ $ (\bcd_A|stage8|gen1:14:stage0|cout~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage7|gen1:14:stage0|cout~0_combout\,
	datab => \bcd_A|stage7|gen1:12:stage0|cout~2_combout\,
	datac => \bcd_A|stage9|gen1:16:stage0|s~0_combout\,
	datad => \bcd_A|stage8|gen1:14:stage0|cout~1_combout\,
	combout => \bcd_A|stage9|gen1:16:stage0|s~1_combout\);

-- Location: LCCOMB_X49_Y34_N28
\bcd_A|stage9|gen1:16:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:16:stage0|s~combout\ = \bcd_A|stage9|gen1:16:stage0|s~1_combout\ $ (((\bcd_A|stage9|gen1:14:stage0|cout~0_combout\ & (\bcd_A|stage7|gen1:13:stage0|cout~2_combout\ $ (\bcd_A|stage8|gen1:14:stage0|s~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage7|gen1:13:stage0|cout~2_combout\,
	datab => \bcd_A|stage8|gen1:14:stage0|s~0_combout\,
	datac => \bcd_A|stage9|gen1:14:stage0|cout~0_combout\,
	datad => \bcd_A|stage9|gen1:16:stage0|s~1_combout\,
	combout => \bcd_A|stage9|gen1:16:stage0|s~combout\);

-- Location: FF_X52_Y31_N29
\fsm_calcu|B_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \fsm_calcu|valor_reg\(2),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \fsm_calcu|U|st_reg.st_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm_calcu|B_reg\(2));

-- Location: LCCOMB_X51_Y31_N10
\reg_desp_B|stage4|q_reg[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_desp_B|stage4|q_reg[2]~feeder_combout\ = \fsm_calcu|B_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fsm_calcu|B_reg\(2),
	combout => \reg_desp_B|stage4|q_reg[2]~feeder_combout\);

-- Location: FF_X52_Y31_N23
\fsm_calcu|B_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \fsm_calcu|valor_reg\(3),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \fsm_calcu|U|st_reg.st_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm_calcu|B_reg\(3));

-- Location: LCCOMB_X51_Y31_N24
\reg_desp_B|stage4|q_reg[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_desp_B|stage4|q_reg[3]~feeder_combout\ = \fsm_calcu|B_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fsm_calcu|B_reg\(3),
	combout => \reg_desp_B|stage4|q_reg[3]~feeder_combout\);

-- Location: FF_X51_Y31_N25
\reg_desp_B|stage4|q_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \reg_desp_B|stage4|q_reg[3]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \reg_desp_B|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_B|stage4|q_reg\(3));

-- Location: FF_X52_Y29_N25
\reg_desp_B|stage3|q_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_B|stage4|q_reg\(3),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_B|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_B|stage3|q_reg\(3));

-- Location: FF_X51_Y29_N23
\reg_desp_B|stage2|q_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_B|stage3|q_reg\(3),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_B|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_B|stage2|q_reg\(3));

-- Location: FF_X52_Y27_N5
\reg_desp_B|stage1|q_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_B|stage2|q_reg\(3),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_B|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_B|stage1|q_reg\(3));

-- Location: FF_X52_Y27_N17
\reg_desp_B|stage0|q_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_B|stage1|q_reg\(3),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_B|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_B|stage0|q_reg\(3));

-- Location: FF_X52_Y31_N5
\fsm_calcu|B_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \fsm_calcu|valor_reg\(1),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \fsm_calcu|U|st_reg.st_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm_calcu|B_reg\(1));

-- Location: LCCOMB_X51_Y31_N12
\reg_desp_B|stage4|q_reg[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_desp_B|stage4|q_reg[1]~feeder_combout\ = \fsm_calcu|B_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fsm_calcu|B_reg\(1),
	combout => \reg_desp_B|stage4|q_reg[1]~feeder_combout\);

-- Location: FF_X51_Y31_N13
\reg_desp_B|stage4|q_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \reg_desp_B|stage4|q_reg[1]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \reg_desp_B|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_B|stage4|q_reg\(1));

-- Location: FF_X52_Y29_N5
\reg_desp_B|stage3|q_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_B|stage4|q_reg\(1),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_B|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_B|stage3|q_reg\(1));

-- Location: FF_X51_Y29_N5
\reg_desp_B|stage2|q_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_B|stage3|q_reg\(1),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_B|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_B|stage2|q_reg\(1));

-- Location: FF_X52_Y27_N23
\reg_desp_B|stage1|q_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_B|stage2|q_reg\(1),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_B|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_B|stage1|q_reg\(1));

-- Location: FF_X52_Y27_N19
\reg_desp_B|stage0|q_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_B|stage1|q_reg\(1),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_B|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_B|stage0|q_reg\(1));

-- Location: LCCOMB_X54_Y27_N4
\reg_desp_B|stage0|q_reg[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_desp_B|stage0|q_reg[3]~0_combout\ = (!\reg_desp_B|stage0|q_reg\(2) & (!\reg_desp_B|stage0|q_reg\(3) & (!\reg_desp_B|stage0|q_reg\(0) & !\reg_desp_B|stage0|q_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage0|q_reg\(2),
	datab => \reg_desp_B|stage0|q_reg\(3),
	datac => \reg_desp_B|stage0|q_reg\(0),
	datad => \reg_desp_B|stage0|q_reg\(1),
	combout => \reg_desp_B|stage0|q_reg[3]~0_combout\);

-- Location: LCCOMB_X52_Y31_N4
\reg_desp_B|stage0|q_reg[3]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_desp_B|stage0|q_reg[3]~1_combout\ = (\reg_desp_B|stage0|q_reg[3]~0_combout\ & (\bintobcd|stage0|Equal0~5_combout\ & \fsm_calcu|U|st_reg.st_b~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage0|q_reg[3]~0_combout\,
	datab => \bintobcd|stage0|Equal0~5_combout\,
	datad => \fsm_calcu|U|st_reg.st_b~q\,
	combout => \reg_desp_B|stage0|q_reg[3]~1_combout\);

-- Location: FF_X51_Y31_N11
\reg_desp_B|stage4|q_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \reg_desp_B|stage4|q_reg[2]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \reg_desp_B|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_B|stage4|q_reg\(2));

-- Location: FF_X52_Y29_N7
\reg_desp_B|stage3|q_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_B|stage4|q_reg\(2),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_B|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_B|stage3|q_reg\(2));

-- Location: FF_X51_Y29_N7
\reg_desp_B|stage2|q_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_B|stage3|q_reg\(2),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_B|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_B|stage2|q_reg\(2));

-- Location: FF_X52_Y27_N9
\reg_desp_B|stage1|q_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_B|stage2|q_reg\(2),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_B|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_B|stage1|q_reg\(2));

-- Location: FF_X52_Y27_N31
\reg_desp_B|stage0|q_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_B|stage1|q_reg\(2),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_B|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_B|stage0|q_reg\(2));

-- Location: LCCOMB_X54_Y27_N22
\bcd_B|stage2|gen1:5:stage0|cout~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage2|gen1:5:stage0|cout~2_combout\ = (\reg_desp_B|stage0|q_reg\(2) & (\reg_desp_B|stage0|q_reg\(3) & ((\reg_desp_B|stage0|q_reg\(1)) # (\reg_desp_B|stage0|q_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage0|q_reg\(2),
	datab => \reg_desp_B|stage0|q_reg\(1),
	datac => \reg_desp_B|stage0|q_reg\(0),
	datad => \reg_desp_B|stage0|q_reg\(3),
	combout => \bcd_B|stage2|gen1:5:stage0|cout~2_combout\);

-- Location: LCCOMB_X54_Y27_N12
\bcd_B|stage2|gen1:4:stage0|cout~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage2|gen1:4:stage0|cout~2_combout\ = (\reg_desp_B|stage0|q_reg\(2) & ((\reg_desp_B|stage0|q_reg\(1) & ((\reg_desp_B|stage0|q_reg\(0)) # (\reg_desp_B|stage0|q_reg\(3)))) # (!\reg_desp_B|stage0|q_reg\(1) & (\reg_desp_B|stage0|q_reg\(0) & 
-- \reg_desp_B|stage0|q_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage0|q_reg\(2),
	datab => \reg_desp_B|stage0|q_reg\(1),
	datac => \reg_desp_B|stage0|q_reg\(0),
	datad => \reg_desp_B|stage0|q_reg\(3),
	combout => \bcd_B|stage2|gen1:4:stage0|cout~2_combout\);

-- Location: LCCOMB_X52_Y27_N20
\bcd_B|stage3|gen1:2:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage3|gen1:2:stage0|cout~0_combout\ = (\reg_desp_B|stage1|q_reg\(2) & ((\reg_desp_B|stage0|q_reg\(1)) # ((\reg_desp_B|stage1|q_reg\(1) & \reg_desp_B|stage0|q_reg\(0))))) # (!\reg_desp_B|stage1|q_reg\(2) & (\reg_desp_B|stage1|q_reg\(1) & 
-- (\reg_desp_B|stage0|q_reg\(0) & \reg_desp_B|stage0|q_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage1|q_reg\(1),
	datab => \reg_desp_B|stage1|q_reg\(2),
	datac => \reg_desp_B|stage0|q_reg\(0),
	datad => \reg_desp_B|stage0|q_reg\(1),
	combout => \bcd_B|stage3|gen1:2:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y27_N24
\bcd_B|stage3|gen1:3:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage3|gen1:3:stage0|cout~0_combout\ = (\reg_desp_B|stage1|q_reg\(3) & ((\bcd_B|stage3|gen1:2:stage0|cout~0_combout\) # (\reg_desp_B|stage0|q_reg\(0) $ (\reg_desp_B|stage0|q_reg\(2))))) # (!\reg_desp_B|stage1|q_reg\(3) & 
-- (\bcd_B|stage3|gen1:2:stage0|cout~0_combout\ & (\reg_desp_B|stage0|q_reg\(0) $ (\reg_desp_B|stage0|q_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage0|q_reg\(0),
	datab => \reg_desp_B|stage1|q_reg\(3),
	datac => \bcd_B|stage3|gen1:2:stage0|cout~0_combout\,
	datad => \reg_desp_B|stage0|q_reg\(2),
	combout => \bcd_B|stage3|gen1:3:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y27_N18
\bcd_B|stage2|gen1:4:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage2|gen1:4:stage0|s~0_combout\ = (\reg_desp_B|stage0|q_reg\(1) & ((\reg_desp_B|stage0|q_reg\(2) & (!\reg_desp_B|stage0|q_reg\(0) & !\reg_desp_B|stage0|q_reg\(3))) # (!\reg_desp_B|stage0|q_reg\(2) & ((\reg_desp_B|stage0|q_reg\(3)))))) # 
-- (!\reg_desp_B|stage0|q_reg\(1) & (\reg_desp_B|stage0|q_reg\(2) & ((!\reg_desp_B|stage0|q_reg\(3)) # (!\reg_desp_B|stage0|q_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage0|q_reg\(1),
	datab => \reg_desp_B|stage0|q_reg\(2),
	datac => \reg_desp_B|stage0|q_reg\(0),
	datad => \reg_desp_B|stage0|q_reg\(3),
	combout => \bcd_B|stage2|gen1:4:stage0|s~0_combout\);

-- Location: LCCOMB_X49_Y27_N30
\bcd_B|stage3|gen1:5:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage3|gen1:5:stage0|cout~0_combout\ = (\bcd_B|stage2|gen1:3:stage0|s~0_combout\ & (\bcd_B|stage3|gen1:3:stage0|cout~0_combout\ & \bcd_B|stage2|gen1:4:stage0|s~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_B|stage2|gen1:3:stage0|s~0_combout\,
	datac => \bcd_B|stage3|gen1:3:stage0|cout~0_combout\,
	datad => \bcd_B|stage2|gen1:4:stage0|s~0_combout\,
	combout => \bcd_B|stage3|gen1:5:stage0|cout~0_combout\);

-- Location: LCCOMB_X49_Y27_N0
\bcd_B|stage6|gen1:10:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:10:stage0|s~2_combout\ = \bcd_B|stage2|gen1:4:stage0|s~0_combout\ $ (((\bcd_B|stage2|gen1:3:stage0|s~0_combout\ & \bcd_B|stage3|gen1:3:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_B|stage2|gen1:3:stage0|s~0_combout\,
	datac => \bcd_B|stage3|gen1:3:stage0|cout~0_combout\,
	datad => \bcd_B|stage2|gen1:4:stage0|s~0_combout\,
	combout => \bcd_B|stage6|gen1:10:stage0|s~2_combout\);

-- Location: LCCOMB_X49_Y27_N18
\bcd_B|stage2|gen1:5:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage2|gen1:5:stage0|s~combout\ = (\reg_desp_B|stage0|q_reg\(3) & (((!\reg_desp_B|stage0|q_reg\(0) & !\reg_desp_B|stage0|q_reg\(1))) # (!\reg_desp_B|stage0|q_reg\(2)))) # (!\reg_desp_B|stage0|q_reg\(3) & (\reg_desp_B|stage0|q_reg\(0) & 
-- (\reg_desp_B|stage0|q_reg\(1) & \reg_desp_B|stage0|q_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage0|q_reg\(3),
	datab => \reg_desp_B|stage0|q_reg\(0),
	datac => \reg_desp_B|stage0|q_reg\(1),
	datad => \reg_desp_B|stage0|q_reg\(2),
	combout => \bcd_B|stage2|gen1:5:stage0|s~combout\);

-- Location: LCCOMB_X49_Y27_N8
\bcd_B|stage3|gen1:4:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage3|gen1:4:stage0|s~combout\ = \bcd_B|stage3|gen1:3:stage0|cout~0_combout\ $ (\bcd_B|stage2|gen1:3:stage0|s~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcd_B|stage3|gen1:3:stage0|cout~0_combout\,
	datad => \bcd_B|stage2|gen1:3:stage0|s~0_combout\,
	combout => \bcd_B|stage3|gen1:4:stage0|s~combout\);

-- Location: LCCOMB_X51_Y27_N2
\bcd_B|stage6|gen1:4:stage0|s~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:4:stage0|s~6_combout\ = \reg_desp_B|stage1|q_reg\(3) $ (\reg_desp_B|stage0|q_reg\(0) $ (\reg_desp_B|stage0|q_reg\(2) $ (\bcd_B|stage3|gen1:2:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage1|q_reg\(3),
	datab => \reg_desp_B|stage0|q_reg\(0),
	datac => \reg_desp_B|stage0|q_reg\(2),
	datad => \bcd_B|stage3|gen1:2:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:4:stage0|s~6_combout\);

-- Location: LCCOMB_X52_Y27_N0
\bcd_B|stage3|gen1:2:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage3|gen1:2:stage0|s~combout\ = \reg_desp_B|stage0|q_reg\(1) $ (\reg_desp_B|stage1|q_reg\(2) $ (((\reg_desp_B|stage0|q_reg\(0) & \reg_desp_B|stage1|q_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage0|q_reg\(0),
	datab => \reg_desp_B|stage0|q_reg\(1),
	datac => \reg_desp_B|stage1|q_reg\(2),
	datad => \reg_desp_B|stage1|q_reg\(1),
	combout => \bcd_B|stage3|gen1:2:stage0|s~combout\);

-- Location: LCCOMB_X52_Y27_N2
\bcd_B|stage3|gen1:3:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage3|gen1:3:stage0|s~0_combout\ = \reg_desp_B|stage0|q_reg\(0) $ (\reg_desp_B|stage1|q_reg\(3) $ (\reg_desp_B|stage0|q_reg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage0|q_reg\(0),
	datac => \reg_desp_B|stage1|q_reg\(3),
	datad => \reg_desp_B|stage0|q_reg\(2),
	combout => \bcd_B|stage3|gen1:3:stage0|s~0_combout\);

-- Location: LCCOMB_X52_Y27_N8
\bcd_B|stage3|gen1:1:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage3|gen1:1:stage0|s~0_combout\ = \reg_desp_B|stage0|q_reg\(0) $ (\reg_desp_B|stage1|q_reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage0|q_reg\(0),
	datad => \reg_desp_B|stage1|q_reg\(1),
	combout => \bcd_B|stage3|gen1:1:stage0|s~0_combout\);

-- Location: LCCOMB_X52_Y27_N10
\bcd_B|stage4|gen1:2:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage4|gen1:2:stage0|cout~0_combout\ = (\reg_desp_B|stage1|q_reg\(0) & \bcd_B|stage3|gen1:2:stage0|s~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_desp_B|stage1|q_reg\(0),
	datad => \bcd_B|stage3|gen1:2:stage0|s~combout\,
	combout => \bcd_B|stage4|gen1:2:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y27_N6
\bcd_B|stage4|gen1:3:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage4|gen1:3:stage0|cout~0_combout\ = (\bcd_B|stage3|gen1:1:stage0|s~0_combout\ & ((\bcd_B|stage4|gen1:2:stage0|cout~0_combout\) # (\bcd_B|stage3|gen1:2:stage0|cout~0_combout\ $ (\bcd_B|stage3|gen1:3:stage0|s~0_combout\)))) # 
-- (!\bcd_B|stage3|gen1:1:stage0|s~0_combout\ & (\bcd_B|stage4|gen1:2:stage0|cout~0_combout\ & (\bcd_B|stage3|gen1:2:stage0|cout~0_combout\ $ (\bcd_B|stage3|gen1:3:stage0|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage3|gen1:2:stage0|cout~0_combout\,
	datab => \bcd_B|stage3|gen1:3:stage0|s~0_combout\,
	datac => \bcd_B|stage3|gen1:1:stage0|s~0_combout\,
	datad => \bcd_B|stage4|gen1:2:stage0|cout~0_combout\,
	combout => \bcd_B|stage4|gen1:3:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y27_N14
\bcd_B|stage4|gen1:4:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage4|gen1:4:stage0|cout~0_combout\ = (\bcd_B|stage3|gen1:2:stage0|s~combout\ & ((\bcd_B|stage4|gen1:3:stage0|cout~0_combout\) # (\bcd_B|stage3|gen1:3:stage0|cout~0_combout\ $ (\bcd_B|stage2|gen1:3:stage0|s~0_combout\)))) # 
-- (!\bcd_B|stage3|gen1:2:stage0|s~combout\ & (\bcd_B|stage4|gen1:3:stage0|cout~0_combout\ & (\bcd_B|stage3|gen1:3:stage0|cout~0_combout\ $ (\bcd_B|stage2|gen1:3:stage0|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage3|gen1:2:stage0|s~combout\,
	datab => \bcd_B|stage3|gen1:3:stage0|cout~0_combout\,
	datac => \bcd_B|stage2|gen1:3:stage0|s~0_combout\,
	datad => \bcd_B|stage4|gen1:3:stage0|cout~0_combout\,
	combout => \bcd_B|stage4|gen1:4:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y27_N18
\bcd_B|stage3|gen1:4:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage3|gen1:4:stage0|cout~0_combout\ = (\bcd_B|stage3|gen1:3:stage0|cout~0_combout\ & \bcd_B|stage2|gen1:3:stage0|s~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_B|stage3|gen1:3:stage0|cout~0_combout\,
	datad => \bcd_B|stage2|gen1:3:stage0|s~0_combout\,
	combout => \bcd_B|stage3|gen1:4:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y27_N24
\bcd_B|stage4|gen1:5:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage4|gen1:5:stage0|cout~0_combout\ = (\bcd_B|stage6|gen1:4:stage0|s~6_combout\ & ((\bcd_B|stage4|gen1:4:stage0|cout~0_combout\) # (\bcd_B|stage2|gen1:4:stage0|s~0_combout\ $ (\bcd_B|stage3|gen1:4:stage0|cout~0_combout\)))) # 
-- (!\bcd_B|stage6|gen1:4:stage0|s~6_combout\ & (\bcd_B|stage4|gen1:4:stage0|cout~0_combout\ & (\bcd_B|stage2|gen1:4:stage0|s~0_combout\ $ (\bcd_B|stage3|gen1:4:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage2|gen1:4:stage0|s~0_combout\,
	datab => \bcd_B|stage6|gen1:4:stage0|s~6_combout\,
	datac => \bcd_B|stage4|gen1:4:stage0|cout~0_combout\,
	datad => \bcd_B|stage3|gen1:4:stage0|cout~0_combout\,
	combout => \bcd_B|stage4|gen1:5:stage0|cout~0_combout\);

-- Location: LCCOMB_X49_Y27_N10
\bcd_B|stage4|gen1:6:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage4|gen1:6:stage0|cout~0_combout\ = (\bcd_B|stage3|gen1:4:stage0|s~combout\ & ((\bcd_B|stage4|gen1:5:stage0|cout~0_combout\) # (\bcd_B|stage3|gen1:5:stage0|cout~0_combout\ $ (\bcd_B|stage2|gen1:5:stage0|s~combout\)))) # 
-- (!\bcd_B|stage3|gen1:4:stage0|s~combout\ & (\bcd_B|stage4|gen1:5:stage0|cout~0_combout\ & (\bcd_B|stage3|gen1:5:stage0|cout~0_combout\ $ (\bcd_B|stage2|gen1:5:stage0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage3|gen1:5:stage0|cout~0_combout\,
	datab => \bcd_B|stage2|gen1:5:stage0|s~combout\,
	datac => \bcd_B|stage3|gen1:4:stage0|s~combout\,
	datad => \bcd_B|stage4|gen1:5:stage0|cout~0_combout\,
	combout => \bcd_B|stage4|gen1:6:stage0|cout~0_combout\);

-- Location: LCCOMB_X49_Y27_N16
\bcd_B|stage4|gen1:7:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage4|gen1:7:stage0|cout~0_combout\ = (\bcd_B|stage6|gen1:10:stage0|s~2_combout\ & ((\bcd_B|stage4|gen1:6:stage0|cout~0_combout\) # (\bcd_B|stage2|gen1:5:stage0|cout~2_combout\ $ (\bcd_B|stage3|gen1:6:stage0|cout~0_combout\)))) # 
-- (!\bcd_B|stage6|gen1:10:stage0|s~2_combout\ & (\bcd_B|stage4|gen1:6:stage0|cout~0_combout\ & (\bcd_B|stage2|gen1:5:stage0|cout~2_combout\ $ (\bcd_B|stage3|gen1:6:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage2|gen1:5:stage0|cout~2_combout\,
	datab => \bcd_B|stage6|gen1:10:stage0|s~2_combout\,
	datac => \bcd_B|stage3|gen1:6:stage0|cout~0_combout\,
	datad => \bcd_B|stage4|gen1:6:stage0|cout~0_combout\,
	combout => \bcd_B|stage4|gen1:7:stage0|cout~0_combout\);

-- Location: LCCOMB_X49_Y27_N24
\bcd_B|stage4|gen1:8:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage4|gen1:8:stage0|cout~0_combout\ = (\bcd_B|stage4|gen1:7:stage0|cout~0_combout\ & (\reg_desp_B|stage0|q_reg\(3) $ (\bcd_B|stage2|gen1:4:stage0|cout~2_combout\ $ (\bcd_B|stage3|gen1:5:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage0|q_reg\(3),
	datab => \bcd_B|stage2|gen1:4:stage0|cout~2_combout\,
	datac => \bcd_B|stage3|gen1:5:stage0|cout~0_combout\,
	datad => \bcd_B|stage4|gen1:7:stage0|cout~0_combout\,
	combout => \bcd_B|stage4|gen1:8:stage0|cout~0_combout\);

-- Location: LCCOMB_X49_Y27_N26
\bcd_B|stage4|gen1:9:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage4|gen1:9:stage0|s~combout\ = \bcd_B|stage4|gen1:8:stage0|cout~0_combout\ $ (((\bcd_B|stage3|gen1:6:stage0|cout~0_combout\) # (\bcd_B|stage2|gen1:5:stage0|cout~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_B|stage3|gen1:6:stage0|cout~0_combout\,
	datac => \bcd_B|stage2|gen1:5:stage0|cout~2_combout\,
	datad => \bcd_B|stage4|gen1:8:stage0|cout~0_combout\,
	combout => \bcd_B|stage4|gen1:9:stage0|s~combout\);

-- Location: LCCOMB_X49_Y27_N22
\bcd_B|stage4|gen1:8:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage4|gen1:8:stage0|s~0_combout\ = \bcd_B|stage2|gen1:5:stage0|s~combout\ $ (\bcd_B|stage3|gen1:5:stage0|cout~0_combout\ $ (\bcd_B|stage4|gen1:7:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_B|stage2|gen1:5:stage0|s~combout\,
	datac => \bcd_B|stage3|gen1:5:stage0|cout~0_combout\,
	datad => \bcd_B|stage4|gen1:7:stage0|cout~0_combout\,
	combout => \bcd_B|stage4|gen1:8:stage0|s~0_combout\);

-- Location: LCCOMB_X52_Y27_N30
\bcd_B|stage2|gen1:3:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage2|gen1:3:stage0|cout~0_combout\ = (\reg_desp_B|stage0|q_reg\(3) & ((\reg_desp_B|stage0|q_reg\(1)) # ((\reg_desp_B|stage0|q_reg\(0) & \reg_desp_B|stage0|q_reg\(2))))) # (!\reg_desp_B|stage0|q_reg\(3) & (\reg_desp_B|stage0|q_reg\(0) & 
-- (\reg_desp_B|stage0|q_reg\(2) & \reg_desp_B|stage0|q_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage0|q_reg\(0),
	datab => \reg_desp_B|stage0|q_reg\(3),
	datac => \reg_desp_B|stage0|q_reg\(2),
	datad => \reg_desp_B|stage0|q_reg\(1),
	combout => \bcd_B|stage2|gen1:3:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y27_N2
\bcd_B|stage4|gen1:5:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage4|gen1:5:stage0|s~0_combout\ = \reg_desp_B|stage1|q_reg\(3) $ (\bcd_B|stage3|gen1:2:stage0|cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_desp_B|stage1|q_reg\(3),
	datad => \bcd_B|stage3|gen1:2:stage0|cout~0_combout\,
	combout => \bcd_B|stage4|gen1:5:stage0|s~0_combout\);

-- Location: LCCOMB_X50_Y27_N16
\bcd_B|stage4|gen1:5:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage4|gen1:5:stage0|s~1_combout\ = \bcd_B|stage2|gen1:3:stage0|cout~0_combout\ $ (\bcd_B|stage4|gen1:5:stage0|s~0_combout\ $ (((\bcd_B|stage2|gen1:3:stage0|s~0_combout\ & \bcd_B|stage3|gen1:3:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage2|gen1:3:stage0|s~0_combout\,
	datab => \bcd_B|stage2|gen1:3:stage0|cout~0_combout\,
	datac => \bcd_B|stage3|gen1:3:stage0|cout~0_combout\,
	datad => \bcd_B|stage4|gen1:5:stage0|s~0_combout\,
	combout => \bcd_B|stage4|gen1:5:stage0|s~1_combout\);

-- Location: LCCOMB_X50_Y27_N0
\bcd_B|stage4|gen1:5:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage4|gen1:5:stage0|s~2_combout\ = \reg_desp_B|stage0|q_reg\(0) $ (\bcd_B|stage4|gen1:4:stage0|cout~0_combout\ $ (\bcd_B|stage4|gen1:5:stage0|s~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage0|q_reg\(0),
	datac => \bcd_B|stage4|gen1:4:stage0|cout~0_combout\,
	datad => \bcd_B|stage4|gen1:5:stage0|s~1_combout\,
	combout => \bcd_B|stage4|gen1:5:stage0|s~2_combout\);

-- Location: LCCOMB_X52_Y27_N4
\bcd_B|stage4|gen1:4:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage4|gen1:4:stage0|s~0_combout\ = (\reg_desp_B|stage0|q_reg\(0) & ((\bcd_B|stage3|gen1:2:stage0|cout~0_combout\ & ((!\reg_desp_B|stage0|q_reg\(2)) # (!\reg_desp_B|stage1|q_reg\(3)))) # (!\bcd_B|stage3|gen1:2:stage0|cout~0_combout\ & 
-- ((\reg_desp_B|stage1|q_reg\(3)) # (\reg_desp_B|stage0|q_reg\(2)))))) # (!\reg_desp_B|stage0|q_reg\(0) & ((\bcd_B|stage3|gen1:2:stage0|cout~0_combout\ & ((\reg_desp_B|stage1|q_reg\(3)) # (\reg_desp_B|stage0|q_reg\(2)))) # 
-- (!\bcd_B|stage3|gen1:2:stage0|cout~0_combout\ & (\reg_desp_B|stage1|q_reg\(3) & \reg_desp_B|stage0|q_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage0|q_reg\(0),
	datab => \bcd_B|stage3|gen1:2:stage0|cout~0_combout\,
	datac => \reg_desp_B|stage1|q_reg\(3),
	datad => \reg_desp_B|stage0|q_reg\(2),
	combout => \bcd_B|stage4|gen1:4:stage0|s~0_combout\);

-- Location: LCCOMB_X52_Y27_N12
\bcd_B|stage4|gen1:6:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage4|gen1:6:stage0|s~0_combout\ = (\reg_desp_B|stage0|q_reg\(2) & ((\bcd_B|stage2|gen1:3:stage0|cout~0_combout\) # ((\bcd_B|stage3|gen1:3:stage0|cout~0_combout\ & \bcd_B|stage2|gen1:3:stage0|s~0_combout\)))) # (!\reg_desp_B|stage0|q_reg\(2) & 
-- (\bcd_B|stage3|gen1:3:stage0|cout~0_combout\ & (\bcd_B|stage2|gen1:3:stage0|s~0_combout\ & \bcd_B|stage2|gen1:3:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage0|q_reg\(2),
	datab => \bcd_B|stage3|gen1:3:stage0|cout~0_combout\,
	datac => \bcd_B|stage2|gen1:3:stage0|s~0_combout\,
	datad => \bcd_B|stage2|gen1:3:stage0|cout~0_combout\,
	combout => \bcd_B|stage4|gen1:6:stage0|s~0_combout\);

-- Location: LCCOMB_X49_Y27_N20
\bcd_B|stage5|gen1:7:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage5|gen1:7:stage0|cout~0_combout\ = \reg_desp_B|stage0|q_reg\(1) $ (\bcd_B|stage4|gen1:4:stage0|s~0_combout\ $ (!\bcd_B|stage4|gen1:6:stage0|s~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage0|q_reg\(1),
	datac => \bcd_B|stage4|gen1:4:stage0|s~0_combout\,
	datad => \bcd_B|stage4|gen1:6:stage0|s~0_combout\,
	combout => \bcd_B|stage5|gen1:7:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y29_N6
\bcd_B|stage5|gen1:1:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage5|gen1:1:stage0|cout~0_combout\ = (\reg_desp_B|stage2|q_reg\(1) & \reg_desp_B|stage1|q_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_desp_B|stage2|q_reg\(1),
	datad => \reg_desp_B|stage1|q_reg\(0),
	combout => \bcd_B|stage5|gen1:1:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y29_N30
\bcd_B|stage5|gen1:2:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage5|gen1:2:stage0|cout~0_combout\ = (\reg_desp_B|stage2|q_reg\(2) & ((\bcd_B|stage5|gen1:1:stage0|cout~0_combout\) # (\reg_desp_B|stage0|q_reg\(0) $ (\reg_desp_B|stage1|q_reg\(1))))) # (!\reg_desp_B|stage2|q_reg\(2) & 
-- (\bcd_B|stage5|gen1:1:stage0|cout~0_combout\ & (\reg_desp_B|stage0|q_reg\(0) $ (\reg_desp_B|stage1|q_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage2|q_reg\(2),
	datab => \bcd_B|stage5|gen1:1:stage0|cout~0_combout\,
	datac => \reg_desp_B|stage0|q_reg\(0),
	datad => \reg_desp_B|stage1|q_reg\(1),
	combout => \bcd_B|stage5|gen1:2:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y29_N16
\bcd_B|stage5|gen1:3:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage5|gen1:3:stage0|cout~0_combout\ = (\bcd_B|stage5|gen1:2:stage0|cout~0_combout\ & ((\reg_desp_B|stage2|q_reg\(3)) # (\reg_desp_B|stage1|q_reg\(0) $ (\bcd_B|stage3|gen1:2:stage0|s~combout\)))) # (!\bcd_B|stage5|gen1:2:stage0|cout~0_combout\ & 
-- (\reg_desp_B|stage2|q_reg\(3) & (\reg_desp_B|stage1|q_reg\(0) $ (\bcd_B|stage3|gen1:2:stage0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage5|gen1:2:stage0|cout~0_combout\,
	datab => \reg_desp_B|stage1|q_reg\(0),
	datac => \reg_desp_B|stage2|q_reg\(3),
	datad => \bcd_B|stage3|gen1:2:stage0|s~combout\,
	combout => \bcd_B|stage5|gen1:3:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y27_N16
\bcd_B|stage6|gen1:8:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:8:stage0|s~0_combout\ = \reg_desp_B|stage0|q_reg\(2) $ (\reg_desp_B|stage1|q_reg\(3) $ (\bcd_B|stage3|gen1:2:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage0|q_reg\(2),
	datac => \reg_desp_B|stage1|q_reg\(3),
	datad => \bcd_B|stage3|gen1:2:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:8:stage0|s~0_combout\);

-- Location: LCCOMB_X51_Y29_N8
\bcd_B|stage4|gen1:3:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage4|gen1:3:stage0|s~0_combout\ = \reg_desp_B|stage1|q_reg\(1) $ (\bcd_B|stage6|gen1:8:stage0|s~0_combout\ $ (((\bcd_B|stage3|gen1:2:stage0|s~combout\ & \reg_desp_B|stage1|q_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage1|q_reg\(1),
	datab => \bcd_B|stage3|gen1:2:stage0|s~combout\,
	datac => \reg_desp_B|stage1|q_reg\(0),
	datad => \bcd_B|stage6|gen1:8:stage0|s~0_combout\,
	combout => \bcd_B|stage4|gen1:3:stage0|s~0_combout\);

-- Location: LCCOMB_X51_Y27_N16
\bcd_B|stage3|gen1:2:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage3|gen1:2:stage0|s~0_combout\ = \reg_desp_B|stage1|q_reg\(2) $ (((\reg_desp_B|stage0|q_reg\(0) & \reg_desp_B|stage1|q_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_desp_B|stage0|q_reg\(0),
	datac => \reg_desp_B|stage1|q_reg\(2),
	datad => \reg_desp_B|stage1|q_reg\(1),
	combout => \bcd_B|stage3|gen1:2:stage0|s~0_combout\);

-- Location: LCCOMB_X51_Y27_N6
\bcd_B|stage5|gen1:5:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage5|gen1:5:stage0|cout~0_combout\ = \reg_desp_B|stage0|q_reg\(3) $ (\bcd_B|stage3|gen1:2:stage0|s~0_combout\ $ (!\bcd_B|stage4|gen1:4:stage0|s~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage0|q_reg\(3),
	datab => \bcd_B|stage3|gen1:2:stage0|s~0_combout\,
	datad => \bcd_B|stage4|gen1:4:stage0|s~0_combout\,
	combout => \bcd_B|stage5|gen1:5:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y29_N26
\bcd_B|stage5|gen1:5:stage0|cout~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage5|gen1:5:stage0|cout~1_combout\ = (\bcd_B|stage5|gen1:3:stage0|cout~0_combout\ & (\bcd_B|stage4|gen1:3:stage0|s~0_combout\ & (\bcd_B|stage4|gen1:3:stage0|cout~0_combout\ $ (!\bcd_B|stage5|gen1:5:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage5|gen1:3:stage0|cout~0_combout\,
	datab => \bcd_B|stage4|gen1:3:stage0|s~0_combout\,
	datac => \bcd_B|stage4|gen1:3:stage0|cout~0_combout\,
	datad => \bcd_B|stage5|gen1:5:stage0|cout~0_combout\,
	combout => \bcd_B|stage5|gen1:5:stage0|cout~1_combout\);

-- Location: LCCOMB_X45_Y27_N8
\bcd_B|stage5|gen1:7:stage0|cout~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage5|gen1:7:stage0|cout~1_combout\ = (\bcd_B|stage4|gen1:5:stage0|s~2_combout\ & (\bcd_B|stage5|gen1:5:stage0|cout~1_combout\ & (\bcd_B|stage5|gen1:7:stage0|cout~0_combout\ $ (!\bcd_B|stage4|gen1:5:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage4|gen1:5:stage0|s~2_combout\,
	datab => \bcd_B|stage5|gen1:7:stage0|cout~0_combout\,
	datac => \bcd_B|stage5|gen1:5:stage0|cout~1_combout\,
	datad => \bcd_B|stage4|gen1:5:stage0|cout~0_combout\,
	combout => \bcd_B|stage5|gen1:7:stage0|cout~1_combout\);

-- Location: LCCOMB_X49_Y27_N6
\bcd_B|stage4|gen1:7:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage4|gen1:7:stage0|s~combout\ = \bcd_B|stage6|gen1:10:stage0|s~2_combout\ $ (\bcd_B|stage4|gen1:6:stage0|cout~0_combout\ $ (((\bcd_B|stage2|gen1:5:stage0|cout~2_combout\) # (\bcd_B|stage3|gen1:6:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage2|gen1:5:stage0|cout~2_combout\,
	datab => \bcd_B|stage6|gen1:10:stage0|s~2_combout\,
	datac => \bcd_B|stage3|gen1:6:stage0|cout~0_combout\,
	datad => \bcd_B|stage4|gen1:6:stage0|cout~0_combout\,
	combout => \bcd_B|stage4|gen1:7:stage0|s~combout\);

-- Location: LCCOMB_X45_Y27_N14
\bcd_B|stage5|gen1:8:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage5|gen1:8:stage0|cout~0_combout\ = (\bcd_B|stage5|gen1:7:stage0|cout~1_combout\ & \bcd_B|stage4|gen1:7:stage0|s~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcd_B|stage5|gen1:7:stage0|cout~1_combout\,
	datad => \bcd_B|stage4|gen1:7:stage0|s~combout\,
	combout => \bcd_B|stage5|gen1:8:stage0|cout~0_combout\);

-- Location: LCCOMB_X45_Y27_N6
\bcd_B|stage5|gen1:8:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage5|gen1:8:stage0|s~combout\ = \bcd_B|stage5|gen1:7:stage0|cout~1_combout\ $ (\bcd_B|stage4|gen1:7:stage0|s~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcd_B|stage5|gen1:7:stage0|cout~1_combout\,
	datad => \bcd_B|stage4|gen1:7:stage0|s~combout\,
	combout => \bcd_B|stage5|gen1:8:stage0|s~combout\);

-- Location: LCCOMB_X45_Y27_N28
\bcd_B|stage5|gen1:9:stage0|cout~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage5|gen1:9:stage0|cout~4_combout\ = (\bcd_B|stage4|gen1:7:stage0|s~combout\ & (\bcd_B|stage5|gen1:7:stage0|cout~1_combout\ & \bcd_B|stage4|gen1:8:stage0|s~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_B|stage4|gen1:7:stage0|s~combout\,
	datac => \bcd_B|stage5|gen1:7:stage0|cout~1_combout\,
	datad => \bcd_B|stage4|gen1:8:stage0|s~0_combout\,
	combout => \bcd_B|stage5|gen1:9:stage0|cout~4_combout\);

-- Location: LCCOMB_X50_Y27_N30
\bcd_B|stage4|gen1:6:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage4|gen1:6:stage0|s~1_combout\ = \bcd_B|stage4|gen1:4:stage0|s~0_combout\ $ (\bcd_B|stage4|gen1:6:stage0|s~0_combout\ $ (\reg_desp_B|stage0|q_reg\(1) $ (\bcd_B|stage4|gen1:5:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage4|gen1:4:stage0|s~0_combout\,
	datab => \bcd_B|stage4|gen1:6:stage0|s~0_combout\,
	datac => \reg_desp_B|stage0|q_reg\(1),
	datad => \bcd_B|stage4|gen1:5:stage0|cout~0_combout\,
	combout => \bcd_B|stage4|gen1:6:stage0|s~1_combout\);

-- Location: LCCOMB_X52_Y27_N28
\bcd_B|stage4|gen1:4:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage4|gen1:4:stage0|s~1_combout\ = \bcd_B|stage3|gen1:2:stage0|s~0_combout\ $ (\reg_desp_B|stage0|q_reg\(3) $ (\bcd_B|stage4|gen1:4:stage0|s~0_combout\ $ (\bcd_B|stage4|gen1:3:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage3|gen1:2:stage0|s~0_combout\,
	datab => \reg_desp_B|stage0|q_reg\(3),
	datac => \bcd_B|stage4|gen1:4:stage0|s~0_combout\,
	datad => \bcd_B|stage4|gen1:3:stage0|cout~0_combout\,
	combout => \bcd_B|stage4|gen1:4:stage0|s~1_combout\);

-- Location: LCCOMB_X50_Y27_N8
\bcd_B|stage5|gen1:6:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage5|gen1:6:stage0|cout~0_combout\ = \reg_desp_B|stage0|q_reg\(0) $ (!\bcd_B|stage4|gen1:5:stage0|s~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_desp_B|stage0|q_reg\(0),
	datad => \bcd_B|stage4|gen1:5:stage0|s~1_combout\,
	combout => \bcd_B|stage5|gen1:6:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y29_N2
\bcd_B|stage5|gen1:4:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage5|gen1:4:stage0|cout~0_combout\ = (\bcd_B|stage4|gen1:3:stage0|s~0_combout\ & \bcd_B|stage5|gen1:3:stage0|cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcd_B|stage4|gen1:3:stage0|s~0_combout\,
	datad => \bcd_B|stage5|gen1:3:stage0|cout~0_combout\,
	combout => \bcd_B|stage5|gen1:4:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y27_N6
\bcd_B|stage5|gen1:6:stage0|cout~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage5|gen1:6:stage0|cout~1_combout\ = (\bcd_B|stage4|gen1:4:stage0|s~1_combout\ & (\bcd_B|stage5|gen1:4:stage0|cout~0_combout\ & (\bcd_B|stage5|gen1:6:stage0|cout~0_combout\ $ (!\bcd_B|stage4|gen1:4:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage4|gen1:4:stage0|s~1_combout\,
	datab => \bcd_B|stage5|gen1:6:stage0|cout~0_combout\,
	datac => \bcd_B|stage4|gen1:4:stage0|cout~0_combout\,
	datad => \bcd_B|stage5|gen1:4:stage0|cout~0_combout\,
	combout => \bcd_B|stage5|gen1:6:stage0|cout~1_combout\);

-- Location: LCCOMB_X50_Y27_N14
\bcd_B|stage5|gen1:7:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage5|gen1:7:stage0|s~0_combout\ = \bcd_B|stage4|gen1:6:stage0|s~1_combout\ $ (\bcd_B|stage5|gen1:6:stage0|cout~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcd_B|stage4|gen1:6:stage0|s~1_combout\,
	datad => \bcd_B|stage5|gen1:6:stage0|cout~1_combout\,
	combout => \bcd_B|stage5|gen1:7:stage0|s~0_combout\);

-- Location: LCCOMB_X50_Y27_N22
\bcd_B|stage5|gen1:6:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage5|gen1:6:stage0|s~combout\ = \bcd_B|stage5|gen1:5:stage0|cout~1_combout\ $ (\bcd_B|stage4|gen1:5:stage0|s~1_combout\ $ (\reg_desp_B|stage0|q_reg\(0) $ (\bcd_B|stage4|gen1:4:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage5|gen1:5:stage0|cout~1_combout\,
	datab => \bcd_B|stage4|gen1:5:stage0|s~1_combout\,
	datac => \reg_desp_B|stage0|q_reg\(0),
	datad => \bcd_B|stage4|gen1:4:stage0|cout~0_combout\,
	combout => \bcd_B|stage5|gen1:6:stage0|s~combout\);

-- Location: LCCOMB_X50_Y27_N20
\bcd_B|stage5|gen1:5:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage5|gen1:5:stage0|s~combout\ = \bcd_B|stage4|gen1:4:stage0|s~1_combout\ $ (((\bcd_B|stage5|gen1:3:stage0|cout~0_combout\ & \bcd_B|stage4|gen1:3:stage0|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_B|stage5|gen1:3:stage0|cout~0_combout\,
	datac => \bcd_B|stage4|gen1:4:stage0|s~1_combout\,
	datad => \bcd_B|stage4|gen1:3:stage0|s~0_combout\,
	combout => \bcd_B|stage5|gen1:5:stage0|s~combout\);

-- Location: LCCOMB_X50_Y27_N4
\bcd_B|stage5|gen1:4:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage5|gen1:4:stage0|s~0_combout\ = \bcd_B|stage5|gen1:3:stage0|cout~0_combout\ $ (\bcd_B|stage4|gen1:3:stage0|s~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcd_B|stage5|gen1:3:stage0|cout~0_combout\,
	datad => \bcd_B|stage4|gen1:3:stage0|s~0_combout\,
	combout => \bcd_B|stage5|gen1:4:stage0|s~0_combout\);

-- Location: LCCOMB_X51_Y29_N24
\bcd_B|stage5|gen1:3:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage5|gen1:3:stage0|s~combout\ = \bcd_B|stage5|gen1:2:stage0|cout~0_combout\ $ (\reg_desp_B|stage2|q_reg\(3) $ (\reg_desp_B|stage1|q_reg\(0) $ (\bcd_B|stage3|gen1:2:stage0|s~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage5|gen1:2:stage0|cout~0_combout\,
	datab => \reg_desp_B|stage2|q_reg\(3),
	datac => \reg_desp_B|stage1|q_reg\(0),
	datad => \bcd_B|stage3|gen1:2:stage0|s~combout\,
	combout => \bcd_B|stage5|gen1:3:stage0|s~combout\);

-- Location: LCCOMB_X52_Y29_N20
\bcd_B|stage8|gen1:3:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:3:stage0|s~0_combout\ = \reg_desp_B|stage1|q_reg\(1) $ (\reg_desp_B|stage0|q_reg\(0) $ (\reg_desp_B|stage2|q_reg\(2) $ (\bcd_B|stage5|gen1:1:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage1|q_reg\(1),
	datab => \reg_desp_B|stage0|q_reg\(0),
	datac => \reg_desp_B|stage2|q_reg\(2),
	datad => \bcd_B|stage5|gen1:1:stage0|cout~0_combout\,
	combout => \bcd_B|stage8|gen1:3:stage0|s~0_combout\);

-- Location: LCCOMB_X51_Y29_N4
\bcd_B|stage5|gen1:1:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage5|gen1:1:stage0|s~0_combout\ = \reg_desp_B|stage2|q_reg\(1) $ (\reg_desp_B|stage1|q_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_desp_B|stage2|q_reg\(1),
	datad => \reg_desp_B|stage1|q_reg\(0),
	combout => \bcd_B|stage5|gen1:1:stage0|s~0_combout\);

-- Location: LCCOMB_X51_Y29_N14
\bcd_B|stage6|gen1:2:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:2:stage0|cout~0_combout\ = (\reg_desp_B|stage2|q_reg\(0) & (\reg_desp_B|stage2|q_reg\(2) $ (\bcd_B|stage5|gen1:1:stage0|cout~0_combout\ $ (\bcd_B|stage3|gen1:1:stage0|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage2|q_reg\(2),
	datab => \bcd_B|stage5|gen1:1:stage0|cout~0_combout\,
	datac => \reg_desp_B|stage2|q_reg\(0),
	datad => \bcd_B|stage3|gen1:1:stage0|s~0_combout\,
	combout => \bcd_B|stage6|gen1:2:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y29_N22
\bcd_B|stage5|gen1:3:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage5|gen1:3:stage0|s~2_combout\ = \reg_desp_B|stage1|q_reg\(0) $ (\reg_desp_B|stage2|q_reg\(3) $ (\bcd_B|stage3|gen1:2:stage0|s~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_desp_B|stage1|q_reg\(0),
	datac => \reg_desp_B|stage2|q_reg\(3),
	datad => \bcd_B|stage3|gen1:2:stage0|s~combout\,
	combout => \bcd_B|stage5|gen1:3:stage0|s~2_combout\);

-- Location: LCCOMB_X51_Y29_N18
\bcd_B|stage6|gen1:3:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:3:stage0|cout~0_combout\ = (\bcd_B|stage5|gen1:1:stage0|s~0_combout\ & ((\bcd_B|stage6|gen1:2:stage0|cout~0_combout\) # (\bcd_B|stage5|gen1:2:stage0|cout~0_combout\ $ (\bcd_B|stage5|gen1:3:stage0|s~2_combout\)))) # 
-- (!\bcd_B|stage5|gen1:1:stage0|s~0_combout\ & (\bcd_B|stage6|gen1:2:stage0|cout~0_combout\ & (\bcd_B|stage5|gen1:2:stage0|cout~0_combout\ $ (\bcd_B|stage5|gen1:3:stage0|s~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage5|gen1:2:stage0|cout~0_combout\,
	datab => \bcd_B|stage5|gen1:1:stage0|s~0_combout\,
	datac => \bcd_B|stage6|gen1:2:stage0|cout~0_combout\,
	datad => \bcd_B|stage5|gen1:3:stage0|s~2_combout\,
	combout => \bcd_B|stage6|gen1:3:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y29_N0
\bcd_B|stage6|gen1:4:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:4:stage0|cout~0_combout\ = (\bcd_B|stage8|gen1:3:stage0|s~0_combout\ & ((\bcd_B|stage6|gen1:3:stage0|cout~0_combout\) # (\bcd_B|stage5|gen1:3:stage0|cout~0_combout\ $ (\bcd_B|stage4|gen1:3:stage0|s~0_combout\)))) # 
-- (!\bcd_B|stage8|gen1:3:stage0|s~0_combout\ & (\bcd_B|stage6|gen1:3:stage0|cout~0_combout\ & (\bcd_B|stage5|gen1:3:stage0|cout~0_combout\ $ (\bcd_B|stage4|gen1:3:stage0|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage8|gen1:3:stage0|s~0_combout\,
	datab => \bcd_B|stage5|gen1:3:stage0|cout~0_combout\,
	datac => \bcd_B|stage4|gen1:3:stage0|s~0_combout\,
	datad => \bcd_B|stage6|gen1:3:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:4:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y29_N20
\bcd_B|stage6|gen1:5:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:5:stage0|cout~0_combout\ = (\bcd_B|stage5|gen1:3:stage0|s~combout\ & ((\bcd_B|stage6|gen1:4:stage0|cout~0_combout\) # (\bcd_B|stage5|gen1:4:stage0|cout~0_combout\ $ (\bcd_B|stage4|gen1:4:stage0|s~1_combout\)))) # 
-- (!\bcd_B|stage5|gen1:3:stage0|s~combout\ & (\bcd_B|stage6|gen1:4:stage0|cout~0_combout\ & (\bcd_B|stage5|gen1:4:stage0|cout~0_combout\ $ (\bcd_B|stage4|gen1:4:stage0|s~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage5|gen1:3:stage0|s~combout\,
	datab => \bcd_B|stage5|gen1:4:stage0|cout~0_combout\,
	datac => \bcd_B|stage4|gen1:4:stage0|s~1_combout\,
	datad => \bcd_B|stage6|gen1:4:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:5:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y27_N10
\bcd_B|stage6|gen1:6:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:6:stage0|cout~0_combout\ = (\bcd_B|stage5|gen1:4:stage0|s~0_combout\ & ((\bcd_B|stage6|gen1:5:stage0|cout~0_combout\) # (\bcd_B|stage5|gen1:5:stage0|cout~1_combout\ $ (\bcd_B|stage4|gen1:5:stage0|s~2_combout\)))) # 
-- (!\bcd_B|stage5|gen1:4:stage0|s~0_combout\ & (\bcd_B|stage6|gen1:5:stage0|cout~0_combout\ & (\bcd_B|stage5|gen1:5:stage0|cout~1_combout\ $ (\bcd_B|stage4|gen1:5:stage0|s~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage5|gen1:5:stage0|cout~1_combout\,
	datab => \bcd_B|stage4|gen1:5:stage0|s~2_combout\,
	datac => \bcd_B|stage5|gen1:4:stage0|s~0_combout\,
	datad => \bcd_B|stage6|gen1:5:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:6:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y27_N28
\bcd_B|stage6|gen1:7:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:7:stage0|cout~0_combout\ = (\bcd_B|stage5|gen1:5:stage0|s~combout\ & ((\bcd_B|stage6|gen1:6:stage0|cout~0_combout\) # (\bcd_B|stage5|gen1:6:stage0|cout~1_combout\ $ (\bcd_B|stage4|gen1:6:stage0|s~1_combout\)))) # 
-- (!\bcd_B|stage5|gen1:5:stage0|s~combout\ & (\bcd_B|stage6|gen1:6:stage0|cout~0_combout\ & (\bcd_B|stage5|gen1:6:stage0|cout~1_combout\ $ (\bcd_B|stage4|gen1:6:stage0|s~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage5|gen1:6:stage0|cout~1_combout\,
	datab => \bcd_B|stage5|gen1:5:stage0|s~combout\,
	datac => \bcd_B|stage4|gen1:6:stage0|s~1_combout\,
	datad => \bcd_B|stage6|gen1:6:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:7:stage0|cout~0_combout\);

-- Location: LCCOMB_X45_Y27_N18
\bcd_B|stage6|gen1:8:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:8:stage0|cout~0_combout\ = (\bcd_B|stage5|gen1:6:stage0|s~combout\ & ((\bcd_B|stage6|gen1:7:stage0|cout~0_combout\) # (\bcd_B|stage5|gen1:7:stage0|cout~1_combout\ $ (\bcd_B|stage4|gen1:7:stage0|s~combout\)))) # 
-- (!\bcd_B|stage5|gen1:6:stage0|s~combout\ & (\bcd_B|stage6|gen1:7:stage0|cout~0_combout\ & (\bcd_B|stage5|gen1:7:stage0|cout~1_combout\ $ (\bcd_B|stage4|gen1:7:stage0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage5|gen1:6:stage0|s~combout\,
	datab => \bcd_B|stage5|gen1:7:stage0|cout~1_combout\,
	datac => \bcd_B|stage4|gen1:7:stage0|s~combout\,
	datad => \bcd_B|stage6|gen1:7:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:8:stage0|cout~0_combout\);

-- Location: LCCOMB_X45_Y27_N20
\bcd_B|stage6|gen1:9:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:9:stage0|cout~0_combout\ = (\bcd_B|stage5|gen1:7:stage0|s~0_combout\ & ((\bcd_B|stage6|gen1:8:stage0|cout~0_combout\) # (\bcd_B|stage4|gen1:8:stage0|s~0_combout\ $ (\bcd_B|stage5|gen1:8:stage0|cout~0_combout\)))) # 
-- (!\bcd_B|stage5|gen1:7:stage0|s~0_combout\ & (\bcd_B|stage6|gen1:8:stage0|cout~0_combout\ & (\bcd_B|stage4|gen1:8:stage0|s~0_combout\ $ (\bcd_B|stage5|gen1:8:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage5|gen1:7:stage0|s~0_combout\,
	datab => \bcd_B|stage4|gen1:8:stage0|s~0_combout\,
	datac => \bcd_B|stage5|gen1:8:stage0|cout~0_combout\,
	datad => \bcd_B|stage6|gen1:8:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:9:stage0|cout~0_combout\);

-- Location: LCCOMB_X45_Y27_N12
\bcd_B|stage6|gen1:10:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:10:stage0|cout~0_combout\ = (\bcd_B|stage5|gen1:8:stage0|s~combout\ & ((\bcd_B|stage6|gen1:9:stage0|cout~0_combout\) # (\bcd_B|stage5|gen1:9:stage0|cout~4_combout\ $ (\bcd_B|stage4|gen1:9:stage0|s~combout\)))) # 
-- (!\bcd_B|stage5|gen1:8:stage0|s~combout\ & (\bcd_B|stage6|gen1:9:stage0|cout~0_combout\ & (\bcd_B|stage5|gen1:9:stage0|cout~4_combout\ $ (\bcd_B|stage4|gen1:9:stage0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage5|gen1:8:stage0|s~combout\,
	datab => \bcd_B|stage5|gen1:9:stage0|cout~4_combout\,
	datac => \bcd_B|stage4|gen1:9:stage0|s~combout\,
	datad => \bcd_B|stage6|gen1:9:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:10:stage0|cout~0_combout\);

-- Location: LCCOMB_X45_Y27_N0
\bcd_B|stage6|gen1:11:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:11:stage0|s~combout\ = \bcd_B|stage6|gen1:10:stage0|cout~0_combout\ $ (((\bcd_B|stage4|gen1:8:stage0|s~0_combout\ & ((\bcd_B|stage4|gen1:9:stage0|s~combout\) # (!\bcd_B|stage5|gen1:8:stage0|cout~0_combout\))) # 
-- (!\bcd_B|stage4|gen1:8:stage0|s~0_combout\ & ((\bcd_B|stage5|gen1:8:stage0|cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage4|gen1:9:stage0|s~combout\,
	datab => \bcd_B|stage4|gen1:8:stage0|s~0_combout\,
	datac => \bcd_B|stage5|gen1:8:stage0|cout~0_combout\,
	datad => \bcd_B|stage6|gen1:10:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:11:stage0|s~combout\);

-- Location: LCCOMB_X45_Y27_N2
\bcd_B|stage6|gen1:11:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:11:stage0|cout~0_combout\ = (\bcd_B|stage6|gen1:10:stage0|cout~0_combout\ & ((\bcd_B|stage4|gen1:8:stage0|s~0_combout\ & ((\bcd_B|stage4|gen1:9:stage0|s~combout\) # (!\bcd_B|stage5|gen1:8:stage0|cout~0_combout\))) # 
-- (!\bcd_B|stage4|gen1:8:stage0|s~0_combout\ & ((\bcd_B|stage5|gen1:8:stage0|cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage4|gen1:9:stage0|s~combout\,
	datab => \bcd_B|stage4|gen1:8:stage0|s~0_combout\,
	datac => \bcd_B|stage5|gen1:8:stage0|cout~0_combout\,
	datad => \bcd_B|stage6|gen1:10:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:11:stage0|cout~0_combout\);

-- Location: LCCOMB_X45_Y27_N24
\bcd_B|stage6|gen1:12:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:12:stage0|s~combout\ = \bcd_B|stage5|gen1:9:stage0|cout~4_combout\ $ (\bcd_B|stage4|gen1:9:stage0|s~combout\ $ (\bcd_B|stage6|gen1:11:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_B|stage5|gen1:9:stage0|cout~4_combout\,
	datac => \bcd_B|stage4|gen1:9:stage0|s~combout\,
	datad => \bcd_B|stage6|gen1:11:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:12:stage0|s~combout\);

-- Location: LCCOMB_X49_Y27_N4
\bcd_B|stage6|gen1:10:stage0|s~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:10:stage0|s~4_combout\ = \bcd_B|stage4|gen1:8:stage0|cout~0_combout\ $ (((\bcd_B|stage4|gen1:7:stage0|s~combout\ & (\bcd_B|stage5|gen1:7:stage0|cout~1_combout\ & \bcd_B|stage4|gen1:8:stage0|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage4|gen1:7:stage0|s~combout\,
	datab => \bcd_B|stage5|gen1:7:stage0|cout~1_combout\,
	datac => \bcd_B|stage4|gen1:8:stage0|s~0_combout\,
	datad => \bcd_B|stage4|gen1:8:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:10:stage0|s~4_combout\);

-- Location: LCCOMB_X49_Y27_N28
\bcd_B|stage6|gen1:8:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:8:stage0|s~1_combout\ = \bcd_B|stage4|gen1:6:stage0|cout~0_combout\ $ (((\bcd_B|stage5|gen1:6:stage0|cout~1_combout\ & \bcd_B|stage4|gen1:6:stage0|s~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage5|gen1:6:stage0|cout~1_combout\,
	datac => \bcd_B|stage4|gen1:6:stage0|s~1_combout\,
	datad => \bcd_B|stage4|gen1:6:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:8:stage0|s~1_combout\);

-- Location: LCCOMB_X49_Y27_N12
\bcd_B|stage7|gen1:11:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:11:stage0|cout~0_combout\ = \bcd_B|stage6|gen1:10:stage0|s~2_combout\ $ (\bcd_B|stage6|gen1:10:stage0|s~4_combout\ $ (!\bcd_B|stage6|gen1:8:stage0|s~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_B|stage6|gen1:10:stage0|s~2_combout\,
	datac => \bcd_B|stage6|gen1:10:stage0|s~4_combout\,
	datad => \bcd_B|stage6|gen1:8:stage0|s~1_combout\,
	combout => \bcd_B|stage7|gen1:11:stage0|cout~0_combout\);

-- Location: LCCOMB_X46_Y27_N14
\bcd_B|stage6|gen1:9:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:9:stage0|s~1_combout\ = \bcd_B|stage4|gen1:4:stage0|s~0_combout\ $ (\reg_desp_B|stage0|q_reg\(1) $ (\reg_desp_B|stage0|q_reg\(3) $ (\bcd_B|stage4|gen1:5:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage4|gen1:4:stage0|s~0_combout\,
	datab => \reg_desp_B|stage0|q_reg\(1),
	datac => \reg_desp_B|stage0|q_reg\(3),
	datad => \bcd_B|stage4|gen1:5:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:9:stage0|s~1_combout\);

-- Location: LCCOMB_X45_Y27_N30
\bcd_B|stage6|gen1:9:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:9:stage0|s~2_combout\ = \bcd_B|stage5|gen1:6:stage0|cout~1_combout\ $ (((!\bcd_B|stage4|gen1:7:stage0|s~combout\) # (!\bcd_B|stage5|gen1:7:stage0|cout~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_B|stage5|gen1:7:stage0|cout~1_combout\,
	datac => \bcd_B|stage5|gen1:6:stage0|cout~1_combout\,
	datad => \bcd_B|stage4|gen1:7:stage0|s~combout\,
	combout => \bcd_B|stage6|gen1:9:stage0|s~2_combout\);

-- Location: LCCOMB_X45_Y27_N16
\bcd_B|stage6|gen1:9:stage0|s~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:9:stage0|s~3_combout\ = \bcd_B|stage4|gen1:7:stage0|cout~0_combout\ $ (\bcd_B|stage6|gen1:9:stage0|s~1_combout\ $ (\bcd_B|stage6|gen1:9:stage0|s~2_combout\ $ (!\bcd_B|stage6|gen1:8:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage4|gen1:7:stage0|cout~0_combout\,
	datab => \bcd_B|stage6|gen1:9:stage0|s~1_combout\,
	datac => \bcd_B|stage6|gen1:9:stage0|s~2_combout\,
	datad => \bcd_B|stage6|gen1:8:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:9:stage0|s~3_combout\);

-- Location: LCCOMB_X51_Y27_N10
\bcd_B|stage6|gen1:6:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:6:stage0|s~0_combout\ = \bcd_B|stage4|gen1:4:stage0|cout~0_combout\ $ (\reg_desp_B|stage0|q_reg\(0) $ (((\bcd_B|stage4|gen1:4:stage0|s~1_combout\ & \bcd_B|stage5|gen1:4:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage4|gen1:4:stage0|cout~0_combout\,
	datab => \bcd_B|stage4|gen1:4:stage0|s~1_combout\,
	datac => \reg_desp_B|stage0|q_reg\(0),
	datad => \bcd_B|stage5|gen1:4:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:6:stage0|s~0_combout\);

-- Location: LCCOMB_X51_Y29_N12
\divisor|U_temp1|gen1:10:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:10:stage0|s~0_combout\ = \bcd_B|stage5|gen1:3:stage0|cout~0_combout\ $ (\reg_desp_B|stage1|q_reg\(1) $ (\bcd_B|stage4|gen1:2:stage0|cout~0_combout\ $ (\bcd_B|stage6|gen1:5:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage5|gen1:3:stage0|cout~0_combout\,
	datab => \reg_desp_B|stage1|q_reg\(1),
	datac => \bcd_B|stage4|gen1:2:stage0|cout~0_combout\,
	datad => \bcd_B|stage6|gen1:5:stage0|cout~0_combout\,
	combout => \divisor|U_temp1|gen1:10:stage0|s~0_combout\);

-- Location: LCCOMB_X50_Y29_N16
\bcd_B|stage6|gen1:5:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:5:stage0|s~2_combout\ = \reg_desp_B|stage2|q_reg\(3) $ (\bcd_B|stage5|gen1:2:stage0|cout~0_combout\ $ (\reg_desp_B|stage0|q_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage2|q_reg\(3),
	datac => \bcd_B|stage5|gen1:2:stage0|cout~0_combout\,
	datad => \reg_desp_B|stage0|q_reg\(1),
	combout => \bcd_B|stage6|gen1:5:stage0|s~2_combout\);

-- Location: LCCOMB_X52_Y29_N2
\bcd_B|stage7|gen1:1:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:1:stage0|cout~0_combout\ = (\reg_desp_B|stage3|q_reg\(1) & \reg_desp_B|stage2|q_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_desp_B|stage3|q_reg\(1),
	datad => \reg_desp_B|stage2|q_reg\(0),
	combout => \bcd_B|stage7|gen1:1:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y29_N8
\bcd_B|stage7|gen1:2:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:2:stage0|cout~0_combout\ = (\reg_desp_B|stage3|q_reg\(2) & ((\bcd_B|stage7|gen1:1:stage0|cout~0_combout\) # (\reg_desp_B|stage1|q_reg\(0) $ (\reg_desp_B|stage2|q_reg\(1))))) # (!\reg_desp_B|stage3|q_reg\(2) & 
-- (\bcd_B|stage7|gen1:1:stage0|cout~0_combout\ & (\reg_desp_B|stage1|q_reg\(0) $ (\reg_desp_B|stage2|q_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage3|q_reg\(2),
	datab => \reg_desp_B|stage1|q_reg\(0),
	datac => \reg_desp_B|stage2|q_reg\(1),
	datad => \bcd_B|stage7|gen1:1:stage0|cout~0_combout\,
	combout => \bcd_B|stage7|gen1:2:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y29_N26
\bcd_B|stage7|gen1:3:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:3:stage0|cout~0_combout\ = (\reg_desp_B|stage3|q_reg\(3) & ((\bcd_B|stage7|gen1:2:stage0|cout~0_combout\) # (\reg_desp_B|stage2|q_reg\(0) $ (\bcd_B|stage8|gen1:3:stage0|s~0_combout\)))) # (!\reg_desp_B|stage3|q_reg\(3) & 
-- (\bcd_B|stage7|gen1:2:stage0|cout~0_combout\ & (\reg_desp_B|stage2|q_reg\(0) $ (\bcd_B|stage8|gen1:3:stage0|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage2|q_reg\(0),
	datab => \reg_desp_B|stage3|q_reg\(3),
	datac => \bcd_B|stage7|gen1:2:stage0|cout~0_combout\,
	datad => \bcd_B|stage8|gen1:3:stage0|s~0_combout\,
	combout => \bcd_B|stage7|gen1:3:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y29_N28
\bcd_B|stage6|gen1:3:stage0|s~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:3:stage0|s~5_combout\ = \bcd_B|stage6|gen1:2:stage0|cout~0_combout\ $ (\reg_desp_B|stage1|q_reg\(2) $ (((\reg_desp_B|stage0|q_reg\(0) & \reg_desp_B|stage1|q_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage0|q_reg\(0),
	datab => \reg_desp_B|stage1|q_reg\(1),
	datac => \bcd_B|stage6|gen1:2:stage0|cout~0_combout\,
	datad => \reg_desp_B|stage1|q_reg\(2),
	combout => \bcd_B|stage6|gen1:3:stage0|s~5_combout\);

-- Location: LCCOMB_X50_Y29_N28
\bcd_B|stage7|gen1:4:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:4:stage0|cout~0_combout\ = (\bcd_B|stage7|gen1:3:stage0|cout~0_combout\ & (\reg_desp_B|stage2|q_reg\(1) $ (\bcd_B|stage6|gen1:5:stage0|s~2_combout\ $ (\bcd_B|stage6|gen1:3:stage0|s~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage2|q_reg\(1),
	datab => \bcd_B|stage6|gen1:5:stage0|s~2_combout\,
	datac => \bcd_B|stage7|gen1:3:stage0|cout~0_combout\,
	datad => \bcd_B|stage6|gen1:3:stage0|s~5_combout\,
	combout => \bcd_B|stage7|gen1:4:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y29_N10
\bcd_B|stage6|gen1:4:stage0|s~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:4:stage0|s~5_combout\ = \reg_desp_B|stage2|q_reg\(2) $ (\bcd_B|stage6|gen1:3:stage0|cout~0_combout\ $ (((\reg_desp_B|stage2|q_reg\(1) & \reg_desp_B|stage1|q_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage2|q_reg\(1),
	datab => \reg_desp_B|stage1|q_reg\(0),
	datac => \reg_desp_B|stage2|q_reg\(2),
	datad => \bcd_B|stage6|gen1:3:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:4:stage0|s~5_combout\);

-- Location: LCCOMB_X50_Y29_N14
\bcd_B|stage6|gen1:4:stage0|s~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:4:stage0|s~4_combout\ = \bcd_B|stage4|gen1:2:stage0|cout~0_combout\ $ (\bcd_B|stage5|gen1:3:stage0|cout~0_combout\ $ (\bcd_B|stage6|gen1:4:stage0|s~6_combout\ $ (\bcd_B|stage6|gen1:4:stage0|s~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage4|gen1:2:stage0|cout~0_combout\,
	datab => \bcd_B|stage5|gen1:3:stage0|cout~0_combout\,
	datac => \bcd_B|stage6|gen1:4:stage0|s~6_combout\,
	datad => \bcd_B|stage6|gen1:4:stage0|s~5_combout\,
	combout => \bcd_B|stage6|gen1:4:stage0|s~4_combout\);

-- Location: LCCOMB_X50_Y29_N12
\bcd_B|stage6|gen1:5:stage0|s~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:5:stage0|s~3_combout\ = \reg_desp_B|stage1|q_reg\(0) $ (\bcd_B|stage3|gen1:3:stage0|cout~0_combout\ $ (((\reg_desp_B|stage0|q_reg\(0) & \reg_desp_B|stage0|q_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage0|q_reg\(0),
	datab => \reg_desp_B|stage1|q_reg\(0),
	datac => \reg_desp_B|stage0|q_reg\(2),
	datad => \bcd_B|stage3|gen1:3:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:5:stage0|s~3_combout\);

-- Location: LCCOMB_X52_Y27_N22
\bcd_B|stage6|gen1:5:stage0|s~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:5:stage0|s~4_combout\ = \reg_desp_B|stage0|q_reg\(3) $ (\bcd_B|stage4|gen1:3:stage0|cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_desp_B|stage0|q_reg\(3),
	datad => \bcd_B|stage4|gen1:3:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:5:stage0|s~4_combout\);

-- Location: LCCOMB_X51_Y29_N10
\bcd_B|stage6|gen1:5:stage0|s~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:5:stage0|s~5_combout\ = \bcd_B|stage6|gen1:5:stage0|s~3_combout\ $ (\bcd_B|stage5|gen1:4:stage0|cout~0_combout\ $ (\bcd_B|stage6|gen1:5:stage0|s~4_combout\ $ (\bcd_B|stage6|gen1:4:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage6|gen1:5:stage0|s~3_combout\,
	datab => \bcd_B|stage5|gen1:4:stage0|cout~0_combout\,
	datac => \bcd_B|stage6|gen1:5:stage0|s~4_combout\,
	datad => \bcd_B|stage6|gen1:4:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:5:stage0|s~5_combout\);

-- Location: LCCOMB_X51_Y27_N28
\bcd_B|stage7|gen1:6:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:6:stage0|cout~0_combout\ = (\bcd_B|stage7|gen1:4:stage0|cout~0_combout\ & (\bcd_B|stage6|gen1:4:stage0|s~4_combout\ & (\bcd_B|stage6|gen1:5:stage0|s~2_combout\ $ (\bcd_B|stage6|gen1:5:stage0|s~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage7|gen1:4:stage0|cout~0_combout\,
	datab => \bcd_B|stage6|gen1:5:stage0|s~2_combout\,
	datac => \bcd_B|stage6|gen1:4:stage0|s~4_combout\,
	datad => \bcd_B|stage6|gen1:5:stage0|s~5_combout\,
	combout => \bcd_B|stage7|gen1:6:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y27_N4
\bcd_B|stage7|gen1:7:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:7:stage0|cout~0_combout\ = (\bcd_B|stage7|gen1:6:stage0|cout~0_combout\ & (\bcd_B|stage6|gen1:6:stage0|s~0_combout\ $ (\bcd_B|stage6|gen1:10:stage0|s~2_combout\ $ (\divisor|U_temp1|gen1:10:stage0|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage6|gen1:6:stage0|s~0_combout\,
	datab => \bcd_B|stage6|gen1:10:stage0|s~2_combout\,
	datac => \divisor|U_temp1|gen1:10:stage0|s~0_combout\,
	datad => \bcd_B|stage7|gen1:6:stage0|cout~0_combout\,
	combout => \bcd_B|stage7|gen1:7:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y27_N0
\bcd_B|stage4|gen1:4:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage4|gen1:4:stage0|s~2_combout\ = \reg_desp_B|stage0|q_reg\(3) $ (\bcd_B|stage4|gen1:3:stage0|cout~0_combout\ $ (\bcd_B|stage3|gen1:2:stage0|s~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage0|q_reg\(3),
	datac => \bcd_B|stage4|gen1:3:stage0|cout~0_combout\,
	datad => \bcd_B|stage3|gen1:2:stage0|s~0_combout\,
	combout => \bcd_B|stage4|gen1:4:stage0|s~2_combout\);

-- Location: LCCOMB_X51_Y27_N26
\bcd_B|stage6|gen1:7:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:7:stage0|s~1_combout\ = \reg_desp_B|stage0|q_reg\(1) $ (\bcd_B|stage5|gen1:4:stage0|cout~0_combout\ $ (\bcd_B|stage4|gen1:4:stage0|s~2_combout\ $ (\bcd_B|stage4|gen1:5:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage0|q_reg\(1),
	datab => \bcd_B|stage5|gen1:4:stage0|cout~0_combout\,
	datac => \bcd_B|stage4|gen1:4:stage0|s~2_combout\,
	datad => \bcd_B|stage4|gen1:5:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:7:stage0|s~1_combout\);

-- Location: LCCOMB_X51_Y27_N20
\bcd_B|stage6|gen1:7:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:7:stage0|s~2_combout\ = \bcd_B|stage4|gen1:6:stage0|s~0_combout\ $ (\bcd_B|stage5|gen1:6:stage0|cout~1_combout\ $ (\bcd_B|stage6|gen1:7:stage0|s~1_combout\ $ (\bcd_B|stage6|gen1:6:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage4|gen1:6:stage0|s~0_combout\,
	datab => \bcd_B|stage5|gen1:6:stage0|cout~1_combout\,
	datac => \bcd_B|stage6|gen1:7:stage0|s~1_combout\,
	datad => \bcd_B|stage6|gen1:6:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:7:stage0|s~2_combout\);

-- Location: LCCOMB_X51_Y27_N30
\bcd_B|stage7|gen1:8:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:8:stage0|cout~0_combout\ = (\bcd_B|stage7|gen1:7:stage0|cout~0_combout\ & \bcd_B|stage6|gen1:7:stage0|s~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcd_B|stage7|gen1:7:stage0|cout~0_combout\,
	datad => \bcd_B|stage6|gen1:7:stage0|s~2_combout\,
	combout => \bcd_B|stage7|gen1:8:stage0|cout~0_combout\);

-- Location: LCCOMB_X46_Y27_N28
\bcd_B|stage7|gen1:9:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:9:stage0|cout~0_combout\ = (\bcd_B|stage7|gen1:8:stage0|cout~0_combout\ & (\bcd_B|stage6|gen1:8:stage0|s~0_combout\ $ (\bcd_B|stage6|gen1:8:stage0|s~1_combout\ $ (\bcd_B|stage8|gen1:11:stage0|s~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage6|gen1:8:stage0|s~0_combout\,
	datab => \bcd_B|stage6|gen1:8:stage0|s~1_combout\,
	datac => \bcd_B|stage8|gen1:11:stage0|s~1_combout\,
	datad => \bcd_B|stage7|gen1:8:stage0|cout~0_combout\,
	combout => \bcd_B|stage7|gen1:9:stage0|cout~0_combout\);

-- Location: LCCOMB_X46_Y27_N6
\bcd_B|stage7|gen1:11:stage0|cout~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:11:stage0|cout~1_combout\ = (\bcd_B|stage6|gen1:9:stage0|s~3_combout\ & (\bcd_B|stage7|gen1:9:stage0|cout~0_combout\ & (\bcd_B|stage7|gen1:11:stage0|cout~0_combout\ $ (!\bcd_B|stage6|gen1:9:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage7|gen1:11:stage0|cout~0_combout\,
	datab => \bcd_B|stage6|gen1:9:stage0|cout~0_combout\,
	datac => \bcd_B|stage6|gen1:9:stage0|s~3_combout\,
	datad => \bcd_B|stage7|gen1:9:stage0|cout~0_combout\,
	combout => \bcd_B|stage7|gen1:11:stage0|cout~1_combout\);

-- Location: LCCOMB_X46_Y30_N4
\bcd_B|stage7|gen1:13:stage0|cout~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:13:stage0|cout~4_combout\ = (\bcd_B|stage6|gen1:11:stage0|s~combout\ & (\bcd_B|stage6|gen1:12:stage0|s~combout\ & \bcd_B|stage7|gen1:11:stage0|cout~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage6|gen1:11:stage0|s~combout\,
	datac => \bcd_B|stage6|gen1:12:stage0|s~combout\,
	datad => \bcd_B|stage7|gen1:11:stage0|cout~1_combout\,
	combout => \bcd_B|stage7|gen1:13:stage0|cout~4_combout\);

-- Location: LCCOMB_X45_Y27_N10
\bcd_B|stage6|gen1:11:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:11:stage0|s~2_combout\ = \bcd_B|stage4|gen1:8:stage0|s~0_combout\ $ (\bcd_B|stage6|gen1:10:stage0|cout~0_combout\ $ (((\bcd_B|stage4|gen1:7:stage0|s~combout\ & \bcd_B|stage5|gen1:7:stage0|cout~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage4|gen1:7:stage0|s~combout\,
	datab => \bcd_B|stage4|gen1:8:stage0|s~0_combout\,
	datac => \bcd_B|stage6|gen1:10:stage0|cout~0_combout\,
	datad => \bcd_B|stage5|gen1:7:stage0|cout~1_combout\,
	combout => \bcd_B|stage6|gen1:11:stage0|s~2_combout\);

-- Location: LCCOMB_X45_Y27_N26
\bcd_B|stage6|gen1:12:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:12:stage0|cout~0_combout\ = (\bcd_B|stage6|gen1:10:stage0|cout~0_combout\ & (\bcd_B|stage4|gen1:9:stage0|s~combout\ & (\bcd_B|stage5|gen1:8:stage0|cout~0_combout\ $ (\bcd_B|stage4|gen1:8:stage0|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage6|gen1:10:stage0|cout~0_combout\,
	datab => \bcd_B|stage5|gen1:8:stage0|cout~0_combout\,
	datac => \bcd_B|stage4|gen1:9:stage0|s~combout\,
	datad => \bcd_B|stage4|gen1:8:stage0|s~0_combout\,
	combout => \bcd_B|stage6|gen1:12:stage0|cout~0_combout\);

-- Location: LCCOMB_X46_Y27_N8
\bcd_B|stage6|gen1:10:stage0|s~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:10:stage0|s~3_combout\ = \bcd_B|stage6|gen1:8:stage0|s~1_combout\ $ (\bcd_B|stage6|gen1:10:stage0|s~2_combout\ $ (\bcd_B|stage6|gen1:10:stage0|s~4_combout\ $ (\bcd_B|stage6|gen1:9:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage6|gen1:8:stage0|s~1_combout\,
	datab => \bcd_B|stage6|gen1:10:stage0|s~2_combout\,
	datac => \bcd_B|stage6|gen1:10:stage0|s~4_combout\,
	datad => \bcd_B|stage6|gen1:9:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:10:stage0|s~3_combout\);

-- Location: LCCOMB_X46_Y27_N12
\bcd_B|stage7|gen1:11:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:11:stage0|s~combout\ = \bcd_B|stage6|gen1:10:stage0|s~3_combout\ $ (((\bcd_B|stage7|gen1:9:stage0|cout~0_combout\ & \bcd_B|stage6|gen1:9:stage0|s~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_B|stage7|gen1:9:stage0|cout~0_combout\,
	datac => \bcd_B|stage6|gen1:9:stage0|s~3_combout\,
	datad => \bcd_B|stage6|gen1:10:stage0|s~3_combout\,
	combout => \bcd_B|stage7|gen1:11:stage0|s~combout\);

-- Location: LCCOMB_X46_Y30_N14
\bcd_B|stage7|gen1:12:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:12:stage0|cout~0_combout\ = (\bcd_B|stage6|gen1:11:stage0|s~combout\ & \bcd_B|stage7|gen1:11:stage0|cout~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcd_B|stage6|gen1:11:stage0|s~combout\,
	datad => \bcd_B|stage7|gen1:11:stage0|cout~1_combout\,
	combout => \bcd_B|stage7|gen1:12:stage0|cout~0_combout\);

-- Location: LCCOMB_X46_Y27_N18
\bcd_B|stage7|gen1:10:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:10:stage0|s~combout\ = \bcd_B|stage6|gen1:9:stage0|s~3_combout\ $ (\bcd_B|stage7|gen1:9:stage0|cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcd_B|stage6|gen1:9:stage0|s~3_combout\,
	datad => \bcd_B|stage7|gen1:9:stage0|cout~0_combout\,
	combout => \bcd_B|stage7|gen1:10:stage0|s~combout\);

-- Location: LCCOMB_X46_Y27_N26
\bcd_B|stage7|gen1:9:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:9:stage0|s~combout\ = \bcd_B|stage6|gen1:8:stage0|s~0_combout\ $ (\bcd_B|stage6|gen1:8:stage0|s~1_combout\ $ (\bcd_B|stage8|gen1:11:stage0|s~1_combout\ $ (\bcd_B|stage7|gen1:8:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage6|gen1:8:stage0|s~0_combout\,
	datab => \bcd_B|stage6|gen1:8:stage0|s~1_combout\,
	datac => \bcd_B|stage8|gen1:11:stage0|s~1_combout\,
	datad => \bcd_B|stage7|gen1:8:stage0|cout~0_combout\,
	combout => \bcd_B|stage7|gen1:9:stage0|s~combout\);

-- Location: LCCOMB_X50_Y27_N12
\bcd_B|stage7|gen1:10:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:10:stage0|cout~0_combout\ = \bcd_B|stage5|gen1:6:stage0|cout~1_combout\ $ (\reg_desp_B|stage0|q_reg\(3) $ (\reg_desp_B|stage0|q_reg\(1) $ (\bcd_B|stage4|gen1:5:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage5|gen1:6:stage0|cout~1_combout\,
	datab => \reg_desp_B|stage0|q_reg\(3),
	datac => \reg_desp_B|stage0|q_reg\(1),
	datad => \bcd_B|stage4|gen1:5:stage0|cout~0_combout\,
	combout => \bcd_B|stage7|gen1:10:stage0|cout~0_combout\);

-- Location: LCCOMB_X45_Y27_N4
\bcd_B|stage6|gen1:9:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:9:stage0|s~0_combout\ = \bcd_B|stage4|gen1:7:stage0|cout~0_combout\ $ (\bcd_B|stage6|gen1:8:stage0|cout~0_combout\ $ (((\bcd_B|stage5|gen1:7:stage0|cout~1_combout\ & \bcd_B|stage4|gen1:7:stage0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage4|gen1:7:stage0|cout~0_combout\,
	datab => \bcd_B|stage5|gen1:7:stage0|cout~1_combout\,
	datac => \bcd_B|stage4|gen1:7:stage0|s~combout\,
	datad => \bcd_B|stage6|gen1:8:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:9:stage0|s~0_combout\);

-- Location: LCCOMB_X46_Y27_N10
\bcd_B|stage7|gen1:10:stage0|cout~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:10:stage0|cout~1_combout\ = (\bcd_B|stage7|gen1:8:stage0|cout~0_combout\ & (\bcd_B|stage6|gen1:8:stage0|s~0_combout\ $ (\bcd_B|stage6|gen1:8:stage0|s~1_combout\ $ (\bcd_B|stage8|gen1:11:stage0|s~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage6|gen1:8:stage0|s~0_combout\,
	datab => \bcd_B|stage6|gen1:8:stage0|s~1_combout\,
	datac => \bcd_B|stage8|gen1:11:stage0|s~1_combout\,
	datad => \bcd_B|stage7|gen1:8:stage0|cout~0_combout\,
	combout => \bcd_B|stage7|gen1:10:stage0|cout~1_combout\);

-- Location: LCCOMB_X46_Y27_N4
\bcd_B|stage7|gen1:10:stage0|cout~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:10:stage0|cout~2_combout\ = (\bcd_B|stage7|gen1:10:stage0|cout~1_combout\ & (\bcd_B|stage7|gen1:10:stage0|cout~0_combout\ $ (\bcd_B|stage4|gen1:4:stage0|s~0_combout\ $ (\bcd_B|stage6|gen1:9:stage0|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage7|gen1:10:stage0|cout~0_combout\,
	datab => \bcd_B|stage4|gen1:4:stage0|s~0_combout\,
	datac => \bcd_B|stage6|gen1:9:stage0|s~0_combout\,
	datad => \bcd_B|stage7|gen1:10:stage0|cout~1_combout\,
	combout => \bcd_B|stage7|gen1:10:stage0|cout~2_combout\);

-- Location: LCCOMB_X51_Y27_N12
\bcd_B|stage7|gen1:8:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:8:stage0|s~combout\ = \bcd_B|stage7|gen1:7:stage0|cout~0_combout\ $ (\bcd_B|stage6|gen1:7:stage0|s~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcd_B|stage7|gen1:7:stage0|cout~0_combout\,
	datad => \bcd_B|stage6|gen1:7:stage0|s~2_combout\,
	combout => \bcd_B|stage7|gen1:8:stage0|s~combout\);

-- Location: LCCOMB_X47_Y27_N24
\bcd_B|stage6|gen1:8:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:8:stage0|s~2_combout\ = \bcd_B|stage2|gen1:5:stage0|cout~2_combout\ $ (\bcd_B|stage6|gen1:8:stage0|s~0_combout\ $ (\bcd_B|stage3|gen1:6:stage0|cout~0_combout\ $ (!\bcd_B|stage5|gen1:7:stage0|cout~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage2|gen1:5:stage0|cout~2_combout\,
	datab => \bcd_B|stage6|gen1:8:stage0|s~0_combout\,
	datac => \bcd_B|stage3|gen1:6:stage0|cout~0_combout\,
	datad => \bcd_B|stage5|gen1:7:stage0|cout~1_combout\,
	combout => \bcd_B|stage6|gen1:8:stage0|s~2_combout\);

-- Location: LCCOMB_X47_Y27_N22
\bcd_B|stage6|gen1:8:stage0|s~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:8:stage0|s~3_combout\ = \bcd_B|stage4|gen1:6:stage0|cout~0_combout\ $ (\bcd_B|stage6|gen1:6:stage0|s~0_combout\ $ (\bcd_B|stage6|gen1:7:stage0|cout~0_combout\ $ (!\bcd_B|stage6|gen1:8:stage0|s~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage4|gen1:6:stage0|cout~0_combout\,
	datab => \bcd_B|stage6|gen1:6:stage0|s~0_combout\,
	datac => \bcd_B|stage6|gen1:7:stage0|cout~0_combout\,
	datad => \bcd_B|stage6|gen1:8:stage0|s~2_combout\,
	combout => \bcd_B|stage6|gen1:8:stage0|s~3_combout\);

-- Location: LCCOMB_X47_Y27_N4
\bcd_B|stage7|gen1:7:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:7:stage0|s~combout\ = \bcd_B|stage6|gen1:10:stage0|s~2_combout\ $ (\bcd_B|stage6|gen1:6:stage0|s~0_combout\ $ (\bcd_B|stage7|gen1:6:stage0|cout~0_combout\ $ (\divisor|U_temp1|gen1:10:stage0|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage6|gen1:10:stage0|s~2_combout\,
	datab => \bcd_B|stage6|gen1:6:stage0|s~0_combout\,
	datac => \bcd_B|stage7|gen1:6:stage0|cout~0_combout\,
	datad => \divisor|U_temp1|gen1:10:stage0|s~0_combout\,
	combout => \bcd_B|stage7|gen1:7:stage0|s~combout\);

-- Location: LCCOMB_X50_Y29_N8
\bcd_B|stage7|gen1:6:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:6:stage0|s~combout\ = \bcd_B|stage6|gen1:5:stage0|s~2_combout\ $ (\bcd_B|stage6|gen1:5:stage0|s~5_combout\ $ (((\bcd_B|stage7|gen1:4:stage0|cout~0_combout\ & \bcd_B|stage6|gen1:4:stage0|s~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage6|gen1:5:stage0|s~2_combout\,
	datab => \bcd_B|stage7|gen1:4:stage0|cout~0_combout\,
	datac => \bcd_B|stage6|gen1:5:stage0|s~5_combout\,
	datad => \bcd_B|stage6|gen1:4:stage0|s~4_combout\,
	combout => \bcd_B|stage7|gen1:6:stage0|s~combout\);

-- Location: LCCOMB_X47_Y27_N30
\bcd_B|stage8|gen1:7:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:7:stage0|cout~0_combout\ = \bcd_B|stage4|gen1:2:stage0|cout~0_combout\ $ (\bcd_B|stage6|gen1:4:stage0|s~5_combout\ $ (\bcd_B|stage6|gen1:4:stage0|s~6_combout\ $ (\bcd_B|stage7|gen1:4:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage4|gen1:2:stage0|cout~0_combout\,
	datab => \bcd_B|stage6|gen1:4:stage0|s~5_combout\,
	datac => \bcd_B|stage6|gen1:4:stage0|s~6_combout\,
	datad => \bcd_B|stage7|gen1:4:stage0|cout~0_combout\,
	combout => \bcd_B|stage8|gen1:7:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y27_N24
\bcd_B|stage6|gen1:6:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:6:stage0|s~1_combout\ = \reg_desp_B|stage1|q_reg\(1) $ (\bcd_B|stage3|gen1:4:stage0|cout~0_combout\ $ (\bcd_B|stage4|gen1:2:stage0|cout~0_combout\ $ (!\bcd_B|stage2|gen1:4:stage0|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage1|q_reg\(1),
	datab => \bcd_B|stage3|gen1:4:stage0|cout~0_combout\,
	datac => \bcd_B|stage4|gen1:2:stage0|cout~0_combout\,
	datad => \bcd_B|stage2|gen1:4:stage0|s~0_combout\,
	combout => \bcd_B|stage6|gen1:6:stage0|s~1_combout\);

-- Location: LCCOMB_X51_Y27_N14
\bcd_B|stage8|gen1:7:stage0|cout~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:7:stage0|cout~1_combout\ = \bcd_B|stage6|gen1:6:stage0|s~0_combout\ $ (\bcd_B|stage6|gen1:6:stage0|s~1_combout\ $ (\bcd_B|stage6|gen1:5:stage0|cout~0_combout\ $ (\bcd_B|stage7|gen1:6:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage6|gen1:6:stage0|s~0_combout\,
	datab => \bcd_B|stage6|gen1:6:stage0|s~1_combout\,
	datac => \bcd_B|stage6|gen1:5:stage0|cout~0_combout\,
	datad => \bcd_B|stage7|gen1:6:stage0|cout~0_combout\,
	combout => \bcd_B|stage8|gen1:7:stage0|cout~1_combout\);

-- Location: LCCOMB_X50_Y29_N4
\bcd_B|stage7|gen1:5:stage0|cout~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:5:stage0|cout~3_combout\ = \bcd_B|stage6|gen1:4:stage0|s~6_combout\ $ (((\reg_desp_B|stage1|q_reg\(0) & \bcd_B|stage3|gen1:2:stage0|s~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_desp_B|stage1|q_reg\(0),
	datac => \bcd_B|stage6|gen1:4:stage0|s~6_combout\,
	datad => \bcd_B|stage3|gen1:2:stage0|s~combout\,
	combout => \bcd_B|stage7|gen1:5:stage0|cout~3_combout\);

-- Location: LCCOMB_X50_Y29_N6
\bcd_B|stage7|gen1:5:stage0|cout~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:5:stage0|cout~2_combout\ = (\bcd_B|stage7|gen1:4:stage0|cout~0_combout\ & (\bcd_B|stage6|gen1:4:stage0|s~5_combout\ $ (\bcd_B|stage5|gen1:3:stage0|cout~0_combout\ $ (\bcd_B|stage7|gen1:5:stage0|cout~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage6|gen1:4:stage0|s~5_combout\,
	datab => \bcd_B|stage5|gen1:3:stage0|cout~0_combout\,
	datac => \bcd_B|stage7|gen1:5:stage0|cout~3_combout\,
	datad => \bcd_B|stage7|gen1:4:stage0|cout~0_combout\,
	combout => \bcd_B|stage7|gen1:5:stage0|cout~2_combout\);

-- Location: LCCOMB_X50_Y29_N20
\bcd_B|stage7|gen1:4:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:4:stage0|s~combout\ = \reg_desp_B|stage2|q_reg\(1) $ (\bcd_B|stage7|gen1:3:stage0|cout~0_combout\ $ (\bcd_B|stage6|gen1:5:stage0|s~2_combout\ $ (\bcd_B|stage6|gen1:3:stage0|s~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage2|q_reg\(1),
	datab => \bcd_B|stage7|gen1:3:stage0|cout~0_combout\,
	datac => \bcd_B|stage6|gen1:5:stage0|s~2_combout\,
	datad => \bcd_B|stage6|gen1:3:stage0|s~5_combout\,
	combout => \bcd_B|stage7|gen1:4:stage0|s~combout\);

-- Location: LCCOMB_X50_Y29_N22
\bcd_B|stage6|gen1:5:stage0|s~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:5:stage0|s~7_combout\ = \reg_desp_B|stage0|q_reg\(1) $ (\reg_desp_B|stage2|q_reg\(3) $ (\bcd_B|stage5|gen1:2:stage0|cout~0_combout\ $ (!\bcd_B|stage6|gen1:5:stage0|s~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage0|q_reg\(1),
	datab => \reg_desp_B|stage2|q_reg\(3),
	datac => \bcd_B|stage5|gen1:2:stage0|cout~0_combout\,
	datad => \bcd_B|stage6|gen1:5:stage0|s~3_combout\,
	combout => \bcd_B|stage6|gen1:5:stage0|s~7_combout\);

-- Location: LCCOMB_X50_Y29_N30
\bcd_B|stage6|gen1:5:stage0|s~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:5:stage0|s~6_combout\ = \bcd_B|stage5|gen1:4:stage0|cout~0_combout\ $ (\bcd_B|stage6|gen1:5:stage0|s~4_combout\ $ (\bcd_B|stage6|gen1:5:stage0|s~7_combout\ $ (!\bcd_B|stage6|gen1:4:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage5|gen1:4:stage0|cout~0_combout\,
	datab => \bcd_B|stage6|gen1:5:stage0|s~4_combout\,
	datac => \bcd_B|stage6|gen1:5:stage0|s~7_combout\,
	datad => \bcd_B|stage6|gen1:4:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:5:stage0|s~6_combout\);

-- Location: LCCOMB_X52_Y29_N22
\bcd_B|stage7|gen1:3:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:3:stage0|s~combout\ = \reg_desp_B|stage2|q_reg\(0) $ (\reg_desp_B|stage3|q_reg\(3) $ (\bcd_B|stage7|gen1:2:stage0|cout~0_combout\ $ (\bcd_B|stage8|gen1:3:stage0|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage2|q_reg\(0),
	datab => \reg_desp_B|stage3|q_reg\(3),
	datac => \bcd_B|stage7|gen1:2:stage0|cout~0_combout\,
	datad => \bcd_B|stage8|gen1:3:stage0|s~0_combout\,
	combout => \bcd_B|stage7|gen1:3:stage0|s~combout\);

-- Location: LCCOMB_X52_Y29_N14
\bcd_B|stage7|gen1:2:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:2:stage0|s~combout\ = \reg_desp_B|stage3|q_reg\(2) $ (\bcd_B|stage5|gen1:1:stage0|s~0_combout\ $ (((\reg_desp_B|stage3|q_reg\(1) & \reg_desp_B|stage2|q_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage3|q_reg\(2),
	datab => \reg_desp_B|stage3|q_reg\(1),
	datac => \bcd_B|stage5|gen1:1:stage0|s~0_combout\,
	datad => \reg_desp_B|stage2|q_reg\(0),
	combout => \bcd_B|stage7|gen1:2:stage0|s~combout\);

-- Location: LCCOMB_X52_Y29_N16
\bcd_B|stage6|gen1:3:stage0|s~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:3:stage0|s~3_combout\ = \reg_desp_B|stage2|q_reg\(1) $ (\reg_desp_B|stage0|q_reg\(1) $ (!\reg_desp_B|stage2|q_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_desp_B|stage2|q_reg\(1),
	datac => \reg_desp_B|stage0|q_reg\(1),
	datad => \reg_desp_B|stage2|q_reg\(3),
	combout => \bcd_B|stage6|gen1:3:stage0|s~3_combout\);

-- Location: LCCOMB_X52_Y29_N30
\bcd_B|stage6|gen1:3:stage0|s~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:3:stage0|s~4_combout\ = \bcd_B|stage3|gen1:2:stage0|s~0_combout\ $ (\bcd_B|stage6|gen1:3:stage0|s~3_combout\ $ (\bcd_B|stage5|gen1:2:stage0|cout~0_combout\ $ (!\bcd_B|stage6|gen1:2:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage3|gen1:2:stage0|s~0_combout\,
	datab => \bcd_B|stage6|gen1:3:stage0|s~3_combout\,
	datac => \bcd_B|stage5|gen1:2:stage0|cout~0_combout\,
	datad => \bcd_B|stage6|gen1:2:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:3:stage0|s~4_combout\);

-- Location: LCCOMB_X52_Y29_N6
\bcd_B|stage8|gen1:2:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:2:stage0|cout~0_combout\ = (\reg_desp_B|stage3|q_reg\(0) & (\bcd_B|stage7|gen1:1:stage0|cout~0_combout\ $ (\reg_desp_B|stage3|q_reg\(2) $ (\bcd_B|stage5|gen1:1:stage0|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage3|q_reg\(0),
	datab => \bcd_B|stage7|gen1:1:stage0|cout~0_combout\,
	datac => \reg_desp_B|stage3|q_reg\(2),
	datad => \bcd_B|stage5|gen1:1:stage0|s~0_combout\,
	combout => \bcd_B|stage8|gen1:2:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y29_N24
\bcd_B|stage7|gen1:1:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:1:stage0|s~0_combout\ = \reg_desp_B|stage3|q_reg\(1) $ (\reg_desp_B|stage2|q_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_desp_B|stage3|q_reg\(1),
	datad => \reg_desp_B|stage2|q_reg\(0),
	combout => \bcd_B|stage7|gen1:1:stage0|s~0_combout\);

-- Location: LCCOMB_X52_Y27_N26
\bcd_B|stage7|gen1:3:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:3:stage0|s~0_combout\ = \reg_desp_B|stage2|q_reg\(2) $ (\reg_desp_B|stage0|q_reg\(0) $ (!\reg_desp_B|stage1|q_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage2|q_reg\(2),
	datac => \reg_desp_B|stage0|q_reg\(0),
	datad => \reg_desp_B|stage1|q_reg\(1),
	combout => \bcd_B|stage7|gen1:3:stage0|s~0_combout\);

-- Location: LCCOMB_X52_Y29_N18
\bcd_B|stage7|gen1:3:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage7|gen1:3:stage0|s~1_combout\ = \bcd_B|stage5|gen1:1:stage0|cout~0_combout\ $ (\reg_desp_B|stage3|q_reg\(3) $ (\reg_desp_B|stage2|q_reg\(0) $ (!\bcd_B|stage7|gen1:3:stage0|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage5|gen1:1:stage0|cout~0_combout\,
	datab => \reg_desp_B|stage3|q_reg\(3),
	datac => \reg_desp_B|stage2|q_reg\(0),
	datad => \bcd_B|stage7|gen1:3:stage0|s~0_combout\,
	combout => \bcd_B|stage7|gen1:3:stage0|s~1_combout\);

-- Location: LCCOMB_X52_Y29_N0
\bcd_B|stage8|gen1:3:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:3:stage0|cout~0_combout\ = (\bcd_B|stage8|gen1:2:stage0|cout~0_combout\ & ((\bcd_B|stage7|gen1:1:stage0|s~0_combout\) # (\bcd_B|stage7|gen1:2:stage0|cout~0_combout\ $ (\bcd_B|stage7|gen1:3:stage0|s~1_combout\)))) # 
-- (!\bcd_B|stage8|gen1:2:stage0|cout~0_combout\ & (\bcd_B|stage7|gen1:1:stage0|s~0_combout\ & (\bcd_B|stage7|gen1:2:stage0|cout~0_combout\ $ (\bcd_B|stage7|gen1:3:stage0|s~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage8|gen1:2:stage0|cout~0_combout\,
	datab => \bcd_B|stage7|gen1:2:stage0|cout~0_combout\,
	datac => \bcd_B|stage7|gen1:1:stage0|s~0_combout\,
	datad => \bcd_B|stage7|gen1:3:stage0|s~1_combout\,
	combout => \bcd_B|stage8|gen1:3:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y29_N28
\bcd_B|stage8|gen1:4:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:4:stage0|cout~0_combout\ = (\bcd_B|stage7|gen1:2:stage0|s~combout\ & ((\bcd_B|stage8|gen1:3:stage0|cout~0_combout\) # (\bcd_B|stage7|gen1:3:stage0|cout~0_combout\ $ (\bcd_B|stage6|gen1:3:stage0|s~4_combout\)))) # 
-- (!\bcd_B|stage7|gen1:2:stage0|s~combout\ & (\bcd_B|stage8|gen1:3:stage0|cout~0_combout\ & (\bcd_B|stage7|gen1:3:stage0|cout~0_combout\ $ (\bcd_B|stage6|gen1:3:stage0|s~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage7|gen1:3:stage0|cout~0_combout\,
	datab => \bcd_B|stage7|gen1:2:stage0|s~combout\,
	datac => \bcd_B|stage6|gen1:3:stage0|s~4_combout\,
	datad => \bcd_B|stage8|gen1:3:stage0|cout~0_combout\,
	combout => \bcd_B|stage8|gen1:4:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y29_N0
\bcd_B|stage8|gen1:5:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:5:stage0|cout~0_combout\ = (\bcd_B|stage7|gen1:3:stage0|s~combout\ & ((\bcd_B|stage8|gen1:4:stage0|cout~0_combout\) # (\bcd_B|stage7|gen1:4:stage0|cout~0_combout\ $ (\bcd_B|stage6|gen1:4:stage0|s~4_combout\)))) # 
-- (!\bcd_B|stage7|gen1:3:stage0|s~combout\ & (\bcd_B|stage8|gen1:4:stage0|cout~0_combout\ & (\bcd_B|stage7|gen1:4:stage0|cout~0_combout\ $ (\bcd_B|stage6|gen1:4:stage0|s~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage7|gen1:3:stage0|s~combout\,
	datab => \bcd_B|stage7|gen1:4:stage0|cout~0_combout\,
	datac => \bcd_B|stage6|gen1:4:stage0|s~4_combout\,
	datad => \bcd_B|stage8|gen1:4:stage0|cout~0_combout\,
	combout => \bcd_B|stage8|gen1:5:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y29_N18
\bcd_B|stage8|gen1:6:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:6:stage0|cout~0_combout\ = (\bcd_B|stage7|gen1:4:stage0|s~combout\ & ((\bcd_B|stage8|gen1:5:stage0|cout~0_combout\) # (\bcd_B|stage7|gen1:5:stage0|cout~2_combout\ $ (\bcd_B|stage6|gen1:5:stage0|s~6_combout\)))) # 
-- (!\bcd_B|stage7|gen1:4:stage0|s~combout\ & (\bcd_B|stage8|gen1:5:stage0|cout~0_combout\ & (\bcd_B|stage7|gen1:5:stage0|cout~2_combout\ $ (\bcd_B|stage6|gen1:5:stage0|s~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage7|gen1:5:stage0|cout~2_combout\,
	datab => \bcd_B|stage7|gen1:4:stage0|s~combout\,
	datac => \bcd_B|stage6|gen1:5:stage0|s~6_combout\,
	datad => \bcd_B|stage8|gen1:5:stage0|cout~0_combout\,
	combout => \bcd_B|stage8|gen1:6:stage0|cout~0_combout\);

-- Location: LCCOMB_X47_Y27_N16
\bcd_B|stage8|gen1:7:stage0|cout~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:7:stage0|cout~2_combout\ = (\bcd_B|stage8|gen1:7:stage0|cout~0_combout\ & ((\bcd_B|stage8|gen1:7:stage0|cout~1_combout\ & ((\bcd_B|stage8|gen1:6:stage0|cout~0_combout\))) # (!\bcd_B|stage8|gen1:7:stage0|cout~1_combout\ & 
-- (!\bcd_B|stage5|gen1:3:stage0|cout~0_combout\)))) # (!\bcd_B|stage8|gen1:7:stage0|cout~0_combout\ & ((\bcd_B|stage8|gen1:7:stage0|cout~1_combout\ & (\bcd_B|stage5|gen1:3:stage0|cout~0_combout\)) # (!\bcd_B|stage8|gen1:7:stage0|cout~1_combout\ & 
-- ((\bcd_B|stage8|gen1:6:stage0|cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage8|gen1:7:stage0|cout~0_combout\,
	datab => \bcd_B|stage5|gen1:3:stage0|cout~0_combout\,
	datac => \bcd_B|stage8|gen1:7:stage0|cout~1_combout\,
	datad => \bcd_B|stage8|gen1:6:stage0|cout~0_combout\,
	combout => \bcd_B|stage8|gen1:7:stage0|cout~2_combout\);

-- Location: LCCOMB_X47_Y27_N18
\bcd_B|stage8|gen1:8:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:8:stage0|cout~0_combout\ = (\bcd_B|stage7|gen1:6:stage0|s~combout\ & ((\bcd_B|stage8|gen1:7:stage0|cout~2_combout\) # (\bcd_B|stage7|gen1:7:stage0|cout~0_combout\ $ (\bcd_B|stage6|gen1:7:stage0|s~2_combout\)))) # 
-- (!\bcd_B|stage7|gen1:6:stage0|s~combout\ & (\bcd_B|stage8|gen1:7:stage0|cout~2_combout\ & (\bcd_B|stage7|gen1:7:stage0|cout~0_combout\ $ (\bcd_B|stage6|gen1:7:stage0|s~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage7|gen1:6:stage0|s~combout\,
	datab => \bcd_B|stage7|gen1:7:stage0|cout~0_combout\,
	datac => \bcd_B|stage6|gen1:7:stage0|s~2_combout\,
	datad => \bcd_B|stage8|gen1:7:stage0|cout~2_combout\,
	combout => \bcd_B|stage8|gen1:8:stage0|cout~0_combout\);

-- Location: LCCOMB_X47_Y27_N6
\bcd_B|stage8|gen1:9:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:9:stage0|cout~0_combout\ = (\bcd_B|stage7|gen1:7:stage0|s~combout\ & ((\bcd_B|stage8|gen1:8:stage0|cout~0_combout\) # (\bcd_B|stage6|gen1:8:stage0|s~3_combout\ $ (\bcd_B|stage7|gen1:8:stage0|cout~0_combout\)))) # 
-- (!\bcd_B|stage7|gen1:7:stage0|s~combout\ & (\bcd_B|stage8|gen1:8:stage0|cout~0_combout\ & (\bcd_B|stage6|gen1:8:stage0|s~3_combout\ $ (\bcd_B|stage7|gen1:8:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage6|gen1:8:stage0|s~3_combout\,
	datab => \bcd_B|stage7|gen1:7:stage0|s~combout\,
	datac => \bcd_B|stage7|gen1:8:stage0|cout~0_combout\,
	datad => \bcd_B|stage8|gen1:8:stage0|cout~0_combout\,
	combout => \bcd_B|stage8|gen1:9:stage0|cout~0_combout\);

-- Location: LCCOMB_X46_Y27_N0
\bcd_B|stage8|gen1:10:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:10:stage0|cout~0_combout\ = (\bcd_B|stage7|gen1:8:stage0|s~combout\ & ((\bcd_B|stage8|gen1:9:stage0|cout~0_combout\) # (\bcd_B|stage6|gen1:9:stage0|s~3_combout\ $ (\bcd_B|stage7|gen1:9:stage0|cout~0_combout\)))) # 
-- (!\bcd_B|stage7|gen1:8:stage0|s~combout\ & (\bcd_B|stage8|gen1:9:stage0|cout~0_combout\ & (\bcd_B|stage6|gen1:9:stage0|s~3_combout\ $ (\bcd_B|stage7|gen1:9:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage6|gen1:9:stage0|s~3_combout\,
	datab => \bcd_B|stage7|gen1:9:stage0|cout~0_combout\,
	datac => \bcd_B|stage7|gen1:8:stage0|s~combout\,
	datad => \bcd_B|stage8|gen1:9:stage0|cout~0_combout\,
	combout => \bcd_B|stage8|gen1:10:stage0|cout~0_combout\);

-- Location: LCCOMB_X46_Y27_N24
\bcd_B|stage8|gen1:11:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:11:stage0|cout~0_combout\ = (\bcd_B|stage7|gen1:9:stage0|s~combout\ & ((\bcd_B|stage8|gen1:10:stage0|cout~0_combout\) # (\bcd_B|stage7|gen1:10:stage0|cout~2_combout\ $ (\bcd_B|stage6|gen1:10:stage0|s~3_combout\)))) # 
-- (!\bcd_B|stage7|gen1:9:stage0|s~combout\ & (\bcd_B|stage8|gen1:10:stage0|cout~0_combout\ & (\bcd_B|stage7|gen1:10:stage0|cout~2_combout\ $ (\bcd_B|stage6|gen1:10:stage0|s~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage7|gen1:9:stage0|s~combout\,
	datab => \bcd_B|stage7|gen1:10:stage0|cout~2_combout\,
	datac => \bcd_B|stage6|gen1:10:stage0|s~3_combout\,
	datad => \bcd_B|stage8|gen1:10:stage0|cout~0_combout\,
	combout => \bcd_B|stage8|gen1:11:stage0|cout~0_combout\);

-- Location: LCCOMB_X46_Y27_N20
\bcd_B|stage8|gen1:12:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:12:stage0|cout~0_combout\ = (\bcd_B|stage7|gen1:10:stage0|s~combout\ & ((\bcd_B|stage8|gen1:11:stage0|cout~0_combout\) # (\bcd_B|stage7|gen1:11:stage0|cout~1_combout\ $ (\bcd_B|stage6|gen1:11:stage0|s~combout\)))) # 
-- (!\bcd_B|stage7|gen1:10:stage0|s~combout\ & (\bcd_B|stage8|gen1:11:stage0|cout~0_combout\ & (\bcd_B|stage7|gen1:11:stage0|cout~1_combout\ $ (\bcd_B|stage6|gen1:11:stage0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage7|gen1:11:stage0|cout~1_combout\,
	datab => \bcd_B|stage7|gen1:10:stage0|s~combout\,
	datac => \bcd_B|stage6|gen1:11:stage0|s~combout\,
	datad => \bcd_B|stage8|gen1:11:stage0|cout~0_combout\,
	combout => \bcd_B|stage8|gen1:12:stage0|cout~0_combout\);

-- Location: LCCOMB_X46_Y30_N2
\bcd_B|stage8|gen1:13:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:13:stage0|cout~0_combout\ = (\bcd_B|stage7|gen1:11:stage0|s~combout\ & ((\bcd_B|stage8|gen1:12:stage0|cout~0_combout\) # (\bcd_B|stage6|gen1:12:stage0|s~combout\ $ (\bcd_B|stage7|gen1:12:stage0|cout~0_combout\)))) # 
-- (!\bcd_B|stage7|gen1:11:stage0|s~combout\ & (\bcd_B|stage8|gen1:12:stage0|cout~0_combout\ & (\bcd_B|stage6|gen1:12:stage0|s~combout\ $ (\bcd_B|stage7|gen1:12:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage6|gen1:12:stage0|s~combout\,
	datab => \bcd_B|stage7|gen1:11:stage0|s~combout\,
	datac => \bcd_B|stage7|gen1:12:stage0|cout~0_combout\,
	datad => \bcd_B|stage8|gen1:12:stage0|cout~0_combout\,
	combout => \bcd_B|stage8|gen1:13:stage0|cout~0_combout\);

-- Location: LCCOMB_X46_Y30_N28
\bcd_B|stage8|gen1:14:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:14:stage0|s~2_combout\ = \bcd_B|stage7|gen1:11:stage0|cout~1_combout\ $ (\bcd_B|stage6|gen1:11:stage0|s~2_combout\ $ (\bcd_B|stage6|gen1:12:stage0|cout~0_combout\ $ (\bcd_B|stage8|gen1:13:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage7|gen1:11:stage0|cout~1_combout\,
	datab => \bcd_B|stage6|gen1:11:stage0|s~2_combout\,
	datac => \bcd_B|stage6|gen1:12:stage0|cout~0_combout\,
	datad => \bcd_B|stage8|gen1:13:stage0|cout~0_combout\,
	combout => \bcd_B|stage8|gen1:14:stage0|s~2_combout\);

-- Location: LCCOMB_X47_Y27_N10
\bcd_B|stage8|gen1:13:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:13:stage0|s~0_combout\ = \bcd_B|stage6|gen1:10:stage0|s~2_combout\ $ (\bcd_B|stage6|gen1:8:stage0|s~1_combout\ $ (((!\bcd_B|stage3|gen1:6:stage0|cout~0_combout\ & !\bcd_B|stage2|gen1:5:stage0|cout~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage6|gen1:10:stage0|s~2_combout\,
	datab => \bcd_B|stage3|gen1:6:stage0|cout~0_combout\,
	datac => \bcd_B|stage2|gen1:5:stage0|cout~2_combout\,
	datad => \bcd_B|stage6|gen1:8:stage0|s~1_combout\,
	combout => \bcd_B|stage8|gen1:13:stage0|s~0_combout\);

-- Location: LCCOMB_X46_Y27_N2
\bcd_B|stage8|gen1:13:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:13:stage0|s~1_combout\ = \bcd_B|stage8|gen1:13:stage0|s~0_combout\ $ (\bcd_B|stage7|gen1:10:stage0|cout~2_combout\ $ (\bcd_B|stage6|gen1:9:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_B|stage8|gen1:13:stage0|s~0_combout\,
	datac => \bcd_B|stage7|gen1:10:stage0|cout~2_combout\,
	datad => \bcd_B|stage6|gen1:9:stage0|cout~0_combout\,
	combout => \bcd_B|stage8|gen1:13:stage0|s~1_combout\);

-- Location: LCCOMB_X46_Y30_N8
\bcd_B|stage8|gen1:13:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:13:stage0|s~2_combout\ = \bcd_B|stage6|gen1:11:stage0|cout~0_combout\ $ (\bcd_B|stage8|gen1:13:stage0|s~1_combout\ $ (\bcd_B|stage7|gen1:12:stage0|cout~0_combout\ $ (!\bcd_B|stage8|gen1:12:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage6|gen1:11:stage0|cout~0_combout\,
	datab => \bcd_B|stage8|gen1:13:stage0|s~1_combout\,
	datac => \bcd_B|stage7|gen1:12:stage0|cout~0_combout\,
	datad => \bcd_B|stage8|gen1:12:stage0|cout~0_combout\,
	combout => \bcd_B|stage8|gen1:13:stage0|s~2_combout\);

-- Location: LCCOMB_X49_Y27_N2
\bcd_B|stage5|gen1:10:stage0|cout~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage5|gen1:10:stage0|cout~4_combout\ = (\bcd_B|stage4|gen1:7:stage0|s~combout\ & (\bcd_B|stage5|gen1:7:stage0|cout~1_combout\ & (\bcd_B|stage4|gen1:9:stage0|s~combout\ & \bcd_B|stage4|gen1:8:stage0|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage4|gen1:7:stage0|s~combout\,
	datab => \bcd_B|stage5|gen1:7:stage0|cout~1_combout\,
	datac => \bcd_B|stage4|gen1:9:stage0|s~combout\,
	datad => \bcd_B|stage4|gen1:8:stage0|s~0_combout\,
	combout => \bcd_B|stage5|gen1:10:stage0|cout~4_combout\);

-- Location: LCCOMB_X45_Y27_N22
\bcd_B|stage9|gen1:13:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:13:stage0|s~0_combout\ = \bcd_B|stage5|gen1:7:stage0|s~0_combout\ $ (\bcd_B|stage7|gen1:9:stage0|cout~0_combout\ $ (\bcd_B|stage6|gen1:8:stage0|cout~0_combout\ $ (!\bcd_B|stage6|gen1:10:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage5|gen1:7:stage0|s~0_combout\,
	datab => \bcd_B|stage7|gen1:9:stage0|cout~0_combout\,
	datac => \bcd_B|stage6|gen1:8:stage0|cout~0_combout\,
	datad => \bcd_B|stage6|gen1:10:stage0|cout~0_combout\,
	combout => \bcd_B|stage9|gen1:13:stage0|s~0_combout\);

-- Location: LCCOMB_X46_Y30_N22
\bcd_B|stage9|gen1:13:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:13:stage0|s~1_combout\ = \bcd_B|stage7|gen1:11:stage0|cout~1_combout\ $ (\bcd_B|stage5|gen1:10:stage0|cout~4_combout\ $ (\bcd_B|stage9|gen1:13:stage0|s~0_combout\ $ (!\bcd_B|stage8|gen1:11:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage7|gen1:11:stage0|cout~1_combout\,
	datab => \bcd_B|stage5|gen1:10:stage0|cout~4_combout\,
	datac => \bcd_B|stage9|gen1:13:stage0|s~0_combout\,
	datad => \bcd_B|stage8|gen1:11:stage0|cout~0_combout\,
	combout => \bcd_B|stage9|gen1:13:stage0|s~1_combout\);

-- Location: LCCOMB_X47_Y27_N8
\bcd_B|stage8|gen1:11:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:11:stage0|s~0_combout\ = \bcd_B|stage2|gen1:5:stage0|cout~2_combout\ $ (\bcd_B|stage3|gen1:6:stage0|cout~0_combout\ $ (\bcd_B|stage6|gen1:7:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage2|gen1:5:stage0|cout~2_combout\,
	datab => \bcd_B|stage3|gen1:6:stage0|cout~0_combout\,
	datac => \bcd_B|stage6|gen1:7:stage0|cout~0_combout\,
	combout => \bcd_B|stage8|gen1:11:stage0|s~0_combout\);

-- Location: LCCOMB_X47_Y27_N12
\divisor|U_temp1|gen1:10:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:10:stage0|s~1_combout\ = \bcd_B|stage7|gen1:6:stage0|cout~0_combout\ $ (\divisor|U_temp1|gen1:10:stage0|s~0_combout\ $ (\bcd_B|stage8|gen1:11:stage0|s~0_combout\ $ (\bcd_B|stage8|gen1:8:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage7|gen1:6:stage0|cout~0_combout\,
	datab => \divisor|U_temp1|gen1:10:stage0|s~0_combout\,
	datac => \bcd_B|stage8|gen1:11:stage0|s~0_combout\,
	datad => \bcd_B|stage8|gen1:8:stage0|cout~0_combout\,
	combout => \divisor|U_temp1|gen1:10:stage0|s~1_combout\);

-- Location: LCCOMB_X47_Y27_N26
\divisor|U_temp1|gen1:10:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:10:stage0|s~2_combout\ = \bcd_B|stage4|gen1:5:stage0|s~1_combout\ $ (\bcd_B|stage6|gen1:8:stage0|s~1_combout\ $ (\bcd_B|stage7|gen1:8:stage0|cout~0_combout\ $ (\divisor|U_temp1|gen1:10:stage0|s~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage4|gen1:5:stage0|s~1_combout\,
	datab => \bcd_B|stage6|gen1:8:stage0|s~1_combout\,
	datac => \bcd_B|stage7|gen1:8:stage0|cout~0_combout\,
	datad => \divisor|U_temp1|gen1:10:stage0|s~1_combout\,
	combout => \divisor|U_temp1|gen1:10:stage0|s~2_combout\);

-- Location: LCCOMB_X51_Y27_N22
\bcd_B|stage6|gen1:7:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:7:stage0|s~0_combout\ = \bcd_B|stage4|gen1:6:stage0|s~0_combout\ $ (\bcd_B|stage6|gen1:6:stage0|cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage4|gen1:6:stage0|s~0_combout\,
	datad => \bcd_B|stage6|gen1:6:stage0|cout~0_combout\,
	combout => \bcd_B|stage6|gen1:7:stage0|s~0_combout\);

-- Location: LCCOMB_X51_Y27_N8
\divisor|U_temp1|gen1:9:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:9:stage0|s~0_combout\ = \bcd_B|stage6|gen1:7:stage0|s~0_combout\ $ (\bcd_B|stage3|gen1:2:stage0|s~0_combout\ $ (\bcd_B|stage7|gen1:7:stage0|cout~0_combout\ $ (\bcd_B|stage4|gen1:4:stage0|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage6|gen1:7:stage0|s~0_combout\,
	datab => \bcd_B|stage3|gen1:2:stage0|s~0_combout\,
	datac => \bcd_B|stage7|gen1:7:stage0|cout~0_combout\,
	datad => \bcd_B|stage4|gen1:4:stage0|s~0_combout\,
	combout => \divisor|U_temp1|gen1:9:stage0|s~0_combout\);

-- Location: LCCOMB_X47_Y27_N2
\divisor|U_temp1|gen1:11:stage0|s~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:11:stage0|s~4_combout\ = \bcd_B|stage4|gen1:3:stage0|cout~0_combout\ $ (\bcd_B|stage8|gen1:9:stage0|cout~0_combout\ $ (((\bcd_B|stage5|gen1:3:stage0|cout~0_combout\ & \bcd_B|stage4|gen1:3:stage0|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage5|gen1:3:stage0|cout~0_combout\,
	datab => \bcd_B|stage4|gen1:3:stage0|s~0_combout\,
	datac => \bcd_B|stage4|gen1:3:stage0|cout~0_combout\,
	datad => \bcd_B|stage8|gen1:9:stage0|cout~0_combout\,
	combout => \divisor|U_temp1|gen1:11:stage0|s~4_combout\);

-- Location: LCCOMB_X47_Y27_N0
\divisor|U_temp1|gen1:11:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:11:stage0|s~2_combout\ = \bcd_B|stage6|gen1:9:stage0|s~0_combout\ $ (\bcd_B|stage7|gen1:9:stage0|cout~0_combout\ $ (\divisor|U_temp1|gen1:9:stage0|s~0_combout\ $ (\divisor|U_temp1|gen1:11:stage0|s~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage6|gen1:9:stage0|s~0_combout\,
	datab => \bcd_B|stage7|gen1:9:stage0|cout~0_combout\,
	datac => \divisor|U_temp1|gen1:9:stage0|s~0_combout\,
	datad => \divisor|U_temp1|gen1:11:stage0|s~4_combout\,
	combout => \divisor|U_temp1|gen1:11:stage0|s~2_combout\);

-- Location: LCCOMB_X50_Y29_N2
\bcd_B|stage8|gen1:6:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:6:stage0|s~0_combout\ = \reg_desp_B|stage2|q_reg\(1) $ (\bcd_B|stage7|gen1:3:stage0|cout~0_combout\ $ (\bcd_B|stage8|gen1:5:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage2|q_reg\(1),
	datab => \bcd_B|stage7|gen1:3:stage0|cout~0_combout\,
	datad => \bcd_B|stage8|gen1:5:stage0|cout~0_combout\,
	combout => \bcd_B|stage8|gen1:6:stage0|s~0_combout\);

-- Location: LCCOMB_X50_Y29_N24
\bcd_B|stage8|gen1:6:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:6:stage0|s~1_combout\ = \bcd_B|stage7|gen1:5:stage0|cout~2_combout\ $ (\bcd_B|stage6|gen1:3:stage0|s~5_combout\ $ (\bcd_B|stage6|gen1:5:stage0|s~5_combout\ $ (\bcd_B|stage8|gen1:6:stage0|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage7|gen1:5:stage0|cout~2_combout\,
	datab => \bcd_B|stage6|gen1:3:stage0|s~5_combout\,
	datac => \bcd_B|stage6|gen1:5:stage0|s~5_combout\,
	datad => \bcd_B|stage8|gen1:6:stage0|s~0_combout\,
	combout => \bcd_B|stage8|gen1:6:stage0|s~1_combout\);

-- Location: LCCOMB_X52_Y29_N4
\bcd_B|stage8|gen1:3:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:3:stage0|s~1_combout\ = \bcd_B|stage8|gen1:2:stage0|cout~0_combout\ $ (\reg_desp_B|stage3|q_reg\(3) $ (\reg_desp_B|stage3|q_reg\(1) $ (\bcd_B|stage7|gen1:2:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage8|gen1:2:stage0|cout~0_combout\,
	datab => \reg_desp_B|stage3|q_reg\(3),
	datac => \reg_desp_B|stage3|q_reg\(1),
	datad => \bcd_B|stage7|gen1:2:stage0|cout~0_combout\,
	combout => \bcd_B|stage8|gen1:3:stage0|s~1_combout\);

-- Location: LCCOMB_X49_Y29_N4
\bcd_B|stage8|gen1:3:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:3:stage0|s~2_combout\ = \bcd_B|stage8|gen1:3:stage0|s~0_combout\ $ (\bcd_B|stage8|gen1:3:stage0|s~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcd_B|stage8|gen1:3:stage0|s~0_combout\,
	datad => \bcd_B|stage8|gen1:3:stage0|s~1_combout\,
	combout => \bcd_B|stage8|gen1:3:stage0|s~2_combout\);

-- Location: LCCOMB_X51_Y31_N6
\bcd_B|stage9|gen1:1:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:1:stage0|cout~0_combout\ = (\reg_desp_B|stage3|q_reg\(0) & \reg_desp_B|stage4|q_reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_desp_B|stage3|q_reg\(0),
	datad => \reg_desp_B|stage4|q_reg\(1),
	combout => \bcd_B|stage9|gen1:1:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y31_N20
\bcd_B|stage9|gen1:2:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:2:stage0|cout~0_combout\ = (\reg_desp_B|stage4|q_reg\(2) & ((\bcd_B|stage9|gen1:1:stage0|cout~0_combout\) # (\reg_desp_B|stage3|q_reg\(1) $ (\reg_desp_B|stage2|q_reg\(0))))) # (!\reg_desp_B|stage4|q_reg\(2) & 
-- (\bcd_B|stage9|gen1:1:stage0|cout~0_combout\ & (\reg_desp_B|stage3|q_reg\(1) $ (\reg_desp_B|stage2|q_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage4|q_reg\(2),
	datab => \reg_desp_B|stage3|q_reg\(1),
	datac => \reg_desp_B|stage2|q_reg\(0),
	datad => \bcd_B|stage9|gen1:1:stage0|cout~0_combout\,
	combout => \bcd_B|stage9|gen1:2:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y31_N30
\bcd_B|stage9|gen1:3:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:3:stage0|cout~0_combout\ = (\reg_desp_B|stage4|q_reg\(3) & ((\bcd_B|stage9|gen1:2:stage0|cout~0_combout\) # (\reg_desp_B|stage3|q_reg\(0) $ (\bcd_B|stage7|gen1:2:stage0|s~combout\)))) # (!\reg_desp_B|stage4|q_reg\(3) & 
-- (\bcd_B|stage9|gen1:2:stage0|cout~0_combout\ & (\reg_desp_B|stage3|q_reg\(0) $ (\bcd_B|stage7|gen1:2:stage0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage3|q_reg\(0),
	datab => \reg_desp_B|stage4|q_reg\(3),
	datac => \bcd_B|stage7|gen1:2:stage0|s~combout\,
	datad => \bcd_B|stage9|gen1:2:stage0|cout~0_combout\,
	combout => \bcd_B|stage9|gen1:3:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y29_N10
\bcd_B|stage9|gen1:6:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:6:stage0|s~0_combout\ = \reg_desp_B|stage2|q_reg\(0) $ (\reg_desp_B|stage3|q_reg\(3) $ (\bcd_B|stage7|gen1:2:stage0|cout~0_combout\ $ (\bcd_B|stage8|gen1:4:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage2|q_reg\(0),
	datab => \reg_desp_B|stage3|q_reg\(3),
	datac => \bcd_B|stage7|gen1:2:stage0|cout~0_combout\,
	datad => \bcd_B|stage8|gen1:4:stage0|cout~0_combout\,
	combout => \bcd_B|stage9|gen1:6:stage0|s~0_combout\);

-- Location: LCCOMB_X52_Y29_N12
\bcd_B|stage9|gen1:6:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:6:stage0|s~1_combout\ = \bcd_B|stage9|gen1:6:stage0|s~0_combout\ $ (\bcd_B|stage6|gen1:3:stage0|cout~0_combout\ $ (\bcd_B|stage7|gen1:4:stage0|cout~0_combout\ $ (\bcd_B|stage5|gen1:4:stage0|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage9|gen1:6:stage0|s~0_combout\,
	datab => \bcd_B|stage6|gen1:3:stage0|cout~0_combout\,
	datac => \bcd_B|stage7|gen1:4:stage0|cout~0_combout\,
	datad => \bcd_B|stage5|gen1:4:stage0|s~0_combout\,
	combout => \bcd_B|stage9|gen1:6:stage0|s~1_combout\);

-- Location: LCCOMB_X51_Y30_N14
\bcd_B|stage8|gen1:4:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:4:stage0|s~0_combout\ = \reg_desp_B|stage3|q_reg\(2) $ (\reg_desp_B|stage1|q_reg\(0) $ (((\reg_desp_B|stage2|q_reg\(0) & \reg_desp_B|stage3|q_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage2|q_reg\(0),
	datab => \reg_desp_B|stage3|q_reg\(2),
	datac => \reg_desp_B|stage3|q_reg\(1),
	datad => \reg_desp_B|stage1|q_reg\(0),
	combout => \bcd_B|stage8|gen1:4:stage0|s~0_combout\);

-- Location: LCCOMB_X50_Y29_N26
\bcd_B|stage6|gen1:3:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage6|gen1:3:stage0|s~2_combout\ = \bcd_B|stage3|gen1:2:stage0|s~0_combout\ $ (\bcd_B|stage6|gen1:2:stage0|cout~0_combout\ $ (\bcd_B|stage6|gen1:5:stage0|s~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_B|stage3|gen1:2:stage0|s~0_combout\,
	datac => \bcd_B|stage6|gen1:2:stage0|cout~0_combout\,
	datad => \bcd_B|stage6|gen1:5:stage0|s~2_combout\,
	combout => \bcd_B|stage6|gen1:3:stage0|s~2_combout\);

-- Location: LCCOMB_X50_Y30_N8
\bcd_B|stage8|gen1:4:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:4:stage0|s~1_combout\ = \bcd_B|stage7|gen1:3:stage0|cout~0_combout\ $ (\bcd_B|stage8|gen1:4:stage0|s~0_combout\ $ (\bcd_B|stage6|gen1:3:stage0|s~2_combout\ $ (\bcd_B|stage8|gen1:3:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage7|gen1:3:stage0|cout~0_combout\,
	datab => \bcd_B|stage8|gen1:4:stage0|s~0_combout\,
	datac => \bcd_B|stage6|gen1:3:stage0|s~2_combout\,
	datad => \bcd_B|stage8|gen1:3:stage0|cout~0_combout\,
	combout => \bcd_B|stage8|gen1:4:stage0|s~1_combout\);

-- Location: LCCOMB_X49_Y29_N18
\bcd_B|stage9|gen1:6:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:6:stage0|cout~0_combout\ = (\bcd_B|stage8|gen1:3:stage0|s~2_combout\ & (\bcd_B|stage9|gen1:3:stage0|cout~0_combout\ & (\bcd_B|stage9|gen1:6:stage0|s~1_combout\ & \bcd_B|stage8|gen1:4:stage0|s~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage8|gen1:3:stage0|s~2_combout\,
	datab => \bcd_B|stage9|gen1:3:stage0|cout~0_combout\,
	datac => \bcd_B|stage9|gen1:6:stage0|s~1_combout\,
	datad => \bcd_B|stage8|gen1:4:stage0|s~1_combout\,
	combout => \bcd_B|stage9|gen1:6:stage0|cout~0_combout\);

-- Location: LCCOMB_X47_Y29_N8
\divisor|U_temp1|gen1:8:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:8:stage0|s~0_combout\ = \reg_desp_B|stage1|q_reg\(1) $ (\bcd_B|stage4|gen1:4:stage0|cout~0_combout\ $ (\bcd_B|stage6|gen1:5:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage1|q_reg\(1),
	datac => \bcd_B|stage4|gen1:4:stage0|cout~0_combout\,
	datad => \bcd_B|stage6|gen1:5:stage0|cout~0_combout\,
	combout => \divisor|U_temp1|gen1:8:stage0|s~0_combout\);

-- Location: LCCOMB_X47_Y29_N26
\divisor|U_temp1|gen1:8:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:8:stage0|s~1_combout\ = \bcd_B|stage5|gen1:1:stage0|cout~0_combout\ $ (\reg_desp_B|stage2|q_reg\(2) $ (\bcd_B|stage8|gen1:6:stage0|cout~0_combout\ $ (\bcd_B|stage4|gen1:5:stage0|s~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage5|gen1:1:stage0|cout~0_combout\,
	datab => \reg_desp_B|stage2|q_reg\(2),
	datac => \bcd_B|stage8|gen1:6:stage0|cout~0_combout\,
	datad => \bcd_B|stage4|gen1:5:stage0|s~1_combout\,
	combout => \divisor|U_temp1|gen1:8:stage0|s~1_combout\);

-- Location: LCCOMB_X47_Y27_N28
\divisor|U_temp1|gen1:8:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:8:stage0|s~2_combout\ = \bcd_B|stage6|gen1:3:stage0|cout~0_combout\ $ (\bcd_B|stage7|gen1:6:stage0|cout~0_combout\ $ (((\bcd_B|stage7|gen1:3:stage0|cout~0_combout\ & \bcd_B|stage6|gen1:3:stage0|s~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage7|gen1:3:stage0|cout~0_combout\,
	datab => \bcd_B|stage6|gen1:3:stage0|cout~0_combout\,
	datac => \bcd_B|stage7|gen1:6:stage0|cout~0_combout\,
	datad => \bcd_B|stage6|gen1:3:stage0|s~4_combout\,
	combout => \divisor|U_temp1|gen1:8:stage0|s~2_combout\);

-- Location: LCCOMB_X47_Y29_N20
\divisor|U_temp1|gen1:8:stage0|s~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:8:stage0|s~3_combout\ = \bcd_B|stage5|gen1:5:stage0|cout~1_combout\ $ (\divisor|U_temp1|gen1:8:stage0|s~0_combout\ $ (\divisor|U_temp1|gen1:8:stage0|s~1_combout\ $ (\divisor|U_temp1|gen1:8:stage0|s~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage5|gen1:5:stage0|cout~1_combout\,
	datab => \divisor|U_temp1|gen1:8:stage0|s~0_combout\,
	datac => \divisor|U_temp1|gen1:8:stage0|s~1_combout\,
	datad => \divisor|U_temp1|gen1:8:stage0|s~2_combout\,
	combout => \divisor|U_temp1|gen1:8:stage0|s~3_combout\);

-- Location: LCCOMB_X47_Y29_N30
\bcd_B|stage9|gen1:8:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:8:stage0|cout~0_combout\ = (\bcd_B|stage8|gen1:6:stage0|s~1_combout\ & (\bcd_B|stage9|gen1:6:stage0|cout~0_combout\ & \divisor|U_temp1|gen1:8:stage0|s~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_B|stage8|gen1:6:stage0|s~1_combout\,
	datac => \bcd_B|stage9|gen1:6:stage0|cout~0_combout\,
	datad => \divisor|U_temp1|gen1:8:stage0|s~3_combout\,
	combout => \bcd_B|stage9|gen1:8:stage0|cout~0_combout\);

-- Location: LCCOMB_X47_Y27_N14
\divisor|U_temp1|gen1:9:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:9:stage0|s~1_combout\ = \reg_desp_B|stage1|q_reg\(0) $ (\bcd_B|stage6|gen1:4:stage0|cout~0_combout\ $ (\reg_desp_B|stage2|q_reg\(3) $ (\bcd_B|stage8|gen1:7:stage0|cout~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage1|q_reg\(0),
	datab => \bcd_B|stage6|gen1:4:stage0|cout~0_combout\,
	datac => \reg_desp_B|stage2|q_reg\(3),
	datad => \bcd_B|stage8|gen1:7:stage0|cout~2_combout\,
	combout => \divisor|U_temp1|gen1:9:stage0|s~1_combout\);

-- Location: LCCOMB_X47_Y29_N28
\divisor|U_temp1|gen1:9:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:9:stage0|s~2_combout\ = \bcd_B|stage5|gen1:6:stage0|cout~1_combout\ $ (\bcd_B|stage5|gen1:2:stage0|cout~0_combout\ $ (\bcd_B|stage4|gen1:5:stage0|cout~0_combout\ $ (\divisor|U_temp1|gen1:9:stage0|s~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage5|gen1:6:stage0|cout~1_combout\,
	datab => \bcd_B|stage5|gen1:2:stage0|cout~0_combout\,
	datac => \bcd_B|stage4|gen1:5:stage0|cout~0_combout\,
	datad => \divisor|U_temp1|gen1:9:stage0|s~1_combout\,
	combout => \divisor|U_temp1|gen1:9:stage0|s~2_combout\);

-- Location: LCCOMB_X47_Y29_N18
\bcd_B|stage9|gen1:9:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:9:stage0|cout~0_combout\ = (\bcd_B|stage9|gen1:8:stage0|cout~0_combout\ & (\bcd_B|stage7|gen1:5:stage0|cout~2_combout\ $ (\divisor|U_temp1|gen1:9:stage0|s~0_combout\ $ (\divisor|U_temp1|gen1:9:stage0|s~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage7|gen1:5:stage0|cout~2_combout\,
	datab => \divisor|U_temp1|gen1:9:stage0|s~0_combout\,
	datac => \bcd_B|stage9|gen1:8:stage0|cout~0_combout\,
	datad => \divisor|U_temp1|gen1:9:stage0|s~2_combout\,
	combout => \bcd_B|stage9|gen1:9:stage0|cout~0_combout\);

-- Location: LCCOMB_X46_Y30_N0
\bcd_B|stage9|gen1:11:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:11:stage0|cout~0_combout\ = (\divisor|U_temp1|gen1:10:stage0|s~2_combout\ & (\divisor|U_temp1|gen1:11:stage0|s~2_combout\ & \bcd_B|stage9|gen1:9:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \divisor|U_temp1|gen1:10:stage0|s~2_combout\,
	datac => \divisor|U_temp1|gen1:11:stage0|s~2_combout\,
	datad => \bcd_B|stage9|gen1:9:stage0|cout~0_combout\,
	combout => \bcd_B|stage9|gen1:11:stage0|cout~0_combout\);

-- Location: LCCOMB_X46_Y30_N20
\bcd_B|stage9|gen1:13:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:13:stage0|cout~0_combout\ = (\bcd_B|stage8|gen1:11:stage0|s~3_combout\ & (\bcd_B|stage9|gen1:13:stage0|s~1_combout\ & \bcd_B|stage9|gen1:11:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage8|gen1:11:stage0|s~3_combout\,
	datac => \bcd_B|stage9|gen1:13:stage0|s~1_combout\,
	datad => \bcd_B|stage9|gen1:11:stage0|cout~0_combout\,
	combout => \bcd_B|stage9|gen1:13:stage0|cout~0_combout\);

-- Location: LCCOMB_X46_Y30_N16
\bcd_B|stage9|gen1:15:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:15:stage0|s~combout\ = \bcd_B|stage7|gen1:13:stage0|cout~4_combout\ $ (\bcd_B|stage8|gen1:14:stage0|s~2_combout\ $ (((\bcd_B|stage8|gen1:13:stage0|s~2_combout\ & \bcd_B|stage9|gen1:13:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage7|gen1:13:stage0|cout~4_combout\,
	datab => \bcd_B|stage8|gen1:14:stage0|s~2_combout\,
	datac => \bcd_B|stage8|gen1:13:stage0|s~2_combout\,
	datad => \bcd_B|stage9|gen1:13:stage0|cout~0_combout\,
	combout => \bcd_B|stage9|gen1:15:stage0|s~combout\);

-- Location: LCCOMB_X46_Y30_N6
\bcd_B|stage9|gen1:14:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:14:stage0|s~combout\ = \bcd_B|stage8|gen1:13:stage0|s~2_combout\ $ (((\bcd_B|stage8|gen1:11:stage0|s~3_combout\ & (\bcd_B|stage9|gen1:11:stage0|cout~0_combout\ & \bcd_B|stage9|gen1:13:stage0|s~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage8|gen1:11:stage0|s~3_combout\,
	datab => \bcd_B|stage9|gen1:11:stage0|cout~0_combout\,
	datac => \bcd_B|stage8|gen1:13:stage0|s~2_combout\,
	datad => \bcd_B|stage9|gen1:13:stage0|s~1_combout\,
	combout => \bcd_B|stage9|gen1:14:stage0|s~combout\);

-- Location: LCCOMB_X50_Y34_N20
\bcd_A|stage9|gen1:13:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:13:stage0|s~2_combout\ = \bcd_A|stage9|gen1:13:stage0|s~1_combout\ $ (((\bcd_A|stage8|gen1:11:stage0|s~1_combout\ & \bcd_A|stage9|gen1:11:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_A|stage8|gen1:11:stage0|s~1_combout\,
	datac => \bcd_A|stage9|gen1:13:stage0|s~1_combout\,
	datad => \bcd_A|stage9|gen1:11:stage0|cout~0_combout\,
	combout => \bcd_A|stage9|gen1:13:stage0|s~2_combout\);

-- Location: LCCOMB_X46_Y30_N26
\bcd_B|stage9|gen1:13:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:13:stage0|s~2_combout\ = \bcd_B|stage9|gen1:13:stage0|s~1_combout\ $ (((\bcd_B|stage8|gen1:11:stage0|s~3_combout\ & \bcd_B|stage9|gen1:11:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage8|gen1:11:stage0|s~3_combout\,
	datac => \bcd_B|stage9|gen1:13:stage0|s~1_combout\,
	datad => \bcd_B|stage9|gen1:11:stage0|cout~0_combout\,
	combout => \bcd_B|stage9|gen1:13:stage0|s~2_combout\);

-- Location: LCCOMB_X50_Y33_N0
\bcd_A|stage9|gen1:12:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:12:stage0|s~combout\ = \bcd_A|stage8|gen1:11:stage0|s~1_combout\ $ (\bcd_A|stage9|gen1:11:stage0|cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcd_A|stage8|gen1:11:stage0|s~1_combout\,
	datad => \bcd_A|stage9|gen1:11:stage0|cout~0_combout\,
	combout => \bcd_A|stage9|gen1:12:stage0|s~combout\);

-- Location: LCCOMB_X47_Y27_N20
\bcd_B|stage9|gen1:12:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:12:stage0|s~combout\ = \bcd_B|stage8|gen1:11:stage0|s~3_combout\ $ (((\divisor|U_temp1|gen1:10:stage0|s~2_combout\ & (\divisor|U_temp1|gen1:11:stage0|s~2_combout\ & \bcd_B|stage9|gen1:9:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|U_temp1|gen1:10:stage0|s~2_combout\,
	datab => \divisor|U_temp1|gen1:11:stage0|s~2_combout\,
	datac => \bcd_B|stage8|gen1:11:stage0|s~3_combout\,
	datad => \bcd_B|stage9|gen1:9:stage0|cout~0_combout\,
	combout => \bcd_B|stage9|gen1:12:stage0|s~combout\);

-- Location: LCCOMB_X47_Y29_N4
\divisor|U_temp1|gen1:9:stage0|s~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:9:stage0|s~3_combout\ = \bcd_B|stage7|gen1:5:stage0|cout~2_combout\ $ (\divisor|U_temp1|gen1:9:stage0|s~0_combout\ $ (\divisor|U_temp1|gen1:9:stage0|s~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage7|gen1:5:stage0|cout~2_combout\,
	datab => \divisor|U_temp1|gen1:9:stage0|s~0_combout\,
	datad => \divisor|U_temp1|gen1:9:stage0|s~2_combout\,
	combout => \divisor|U_temp1|gen1:9:stage0|s~3_combout\);

-- Location: LCCOMB_X47_Y29_N22
\divisor|U_temp1|gen1:11:stage0|s~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:11:stage0|s~3_combout\ = \divisor|U_temp1|gen1:11:stage0|s~2_combout\ $ (((\bcd_B|stage9|gen1:8:stage0|cout~0_combout\ & (\divisor|U_temp1|gen1:9:stage0|s~3_combout\ & \divisor|U_temp1|gen1:10:stage0|s~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage9|gen1:8:stage0|cout~0_combout\,
	datab => \divisor|U_temp1|gen1:9:stage0|s~3_combout\,
	datac => \divisor|U_temp1|gen1:11:stage0|s~2_combout\,
	datad => \divisor|U_temp1|gen1:10:stage0|s~2_combout\,
	combout => \divisor|U_temp1|gen1:11:stage0|s~3_combout\);

-- Location: LCCOMB_X47_Y29_N10
\divisor|U_temp1|gen1:9:stage0|s~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:9:stage0|s~4_combout\ = \bcd_B|stage7|gen1:5:stage0|cout~2_combout\ $ (\divisor|U_temp1|gen1:9:stage0|s~0_combout\ $ (\bcd_B|stage9|gen1:8:stage0|cout~0_combout\ $ (\divisor|U_temp1|gen1:9:stage0|s~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage7|gen1:5:stage0|cout~2_combout\,
	datab => \divisor|U_temp1|gen1:9:stage0|s~0_combout\,
	datac => \bcd_B|stage9|gen1:8:stage0|cout~0_combout\,
	datad => \divisor|U_temp1|gen1:9:stage0|s~2_combout\,
	combout => \divisor|U_temp1|gen1:9:stage0|s~4_combout\);

-- Location: LCCOMB_X49_Y35_N2
\bcd_A|stage9|gen1:9:stage0|s~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:9:stage0|s~7_combout\ = \bcd_A|stage9|gen1:9:stage0|s~6_combout\ $ (((\bcd_A|stage9|gen1:8:stage0|s~2_combout\ & \bcd_A|stage9|gen1:7:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_A|stage9|gen1:8:stage0|s~2_combout\,
	datac => \bcd_A|stage9|gen1:7:stage0|cout~0_combout\,
	datad => \bcd_A|stage9|gen1:9:stage0|s~6_combout\,
	combout => \bcd_A|stage9|gen1:9:stage0|s~7_combout\);

-- Location: LCCOMB_X47_Y29_N24
\divisor|U_temp1|gen1:8:stage0|s~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:8:stage0|s~4_combout\ = \divisor|U_temp1|gen1:8:stage0|s~3_combout\ $ (((\bcd_B|stage8|gen1:6:stage0|s~1_combout\ & \bcd_B|stage9|gen1:6:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_B|stage8|gen1:6:stage0|s~1_combout\,
	datac => \bcd_B|stage9|gen1:6:stage0|cout~0_combout\,
	datad => \divisor|U_temp1|gen1:8:stage0|s~3_combout\,
	combout => \divisor|U_temp1|gen1:8:stage0|s~4_combout\);

-- Location: LCCOMB_X50_Y30_N6
\bcd_B|stage9|gen1:5:stage0|cout~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:5:stage0|cout~2_combout\ = (\bcd_B|stage9|gen1:3:stage0|cout~0_combout\ & (\bcd_B|stage8|gen1:4:stage0|s~1_combout\ & (\bcd_B|stage8|gen1:3:stage0|s~0_combout\ $ (\bcd_B|stage8|gen1:3:stage0|s~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage8|gen1:3:stage0|s~0_combout\,
	datab => \bcd_B|stage9|gen1:3:stage0|cout~0_combout\,
	datac => \bcd_B|stage8|gen1:4:stage0|s~1_combout\,
	datad => \bcd_B|stage8|gen1:3:stage0|s~1_combout\,
	combout => \bcd_B|stage9|gen1:5:stage0|cout~2_combout\);

-- Location: LCCOMB_X50_Y32_N18
\bcd_B|stage9|gen1:7:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:7:stage0|s~combout\ = \bcd_B|stage8|gen1:6:stage0|s~1_combout\ $ (((\bcd_B|stage9|gen1:6:stage0|s~1_combout\ & \bcd_B|stage9|gen1:5:stage0|cout~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_B|stage8|gen1:6:stage0|s~1_combout\,
	datac => \bcd_B|stage9|gen1:6:stage0|s~1_combout\,
	datad => \bcd_B|stage9|gen1:5:stage0|cout~2_combout\,
	combout => \bcd_B|stage9|gen1:7:stage0|s~combout\);

-- Location: LCCOMB_X51_Y38_N12
\bcd_A|stage9|gen1:5:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:5:stage0|s~combout\ = \bcd_A|stage8|gen1:4:stage0|s~1_combout\ $ (((\bcd_A|stage9|gen1:3:stage0|cout~0_combout\ & (\bcd_A|stage8|gen1:3:stage0|s~0_combout\ $ (\bcd_A|stage8|gen1:3:stage0|s~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage8|gen1:3:stage0|s~0_combout\,
	datab => \bcd_A|stage8|gen1:3:stage0|s~1_combout\,
	datac => \bcd_A|stage8|gen1:4:stage0|s~1_combout\,
	datad => \bcd_A|stage9|gen1:3:stage0|cout~0_combout\,
	combout => \bcd_A|stage9|gen1:5:stage0|s~combout\);

-- Location: LCCOMB_X50_Y30_N22
\bcd_B|stage9|gen1:5:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:5:stage0|s~combout\ = \bcd_B|stage8|gen1:4:stage0|s~1_combout\ $ (((\bcd_B|stage9|gen1:3:stage0|cout~0_combout\ & (\bcd_B|stage8|gen1:3:stage0|s~0_combout\ $ (\bcd_B|stage8|gen1:3:stage0|s~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage8|gen1:3:stage0|s~0_combout\,
	datab => \bcd_B|stage9|gen1:3:stage0|cout~0_combout\,
	datac => \bcd_B|stage8|gen1:4:stage0|s~1_combout\,
	datad => \bcd_B|stage8|gen1:3:stage0|s~1_combout\,
	combout => \bcd_B|stage9|gen1:5:stage0|s~combout\);

-- Location: LCCOMB_X51_Y30_N8
\bcd_B|stage9|gen1:4:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:4:stage0|s~combout\ = \bcd_B|stage8|gen1:3:stage0|s~0_combout\ $ (\bcd_B|stage9|gen1:3:stage0|cout~0_combout\ $ (\bcd_B|stage8|gen1:3:stage0|s~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_B|stage8|gen1:3:stage0|s~0_combout\,
	datac => \bcd_B|stage9|gen1:3:stage0|cout~0_combout\,
	datad => \bcd_B|stage8|gen1:3:stage0|s~1_combout\,
	combout => \bcd_B|stage9|gen1:4:stage0|s~combout\);

-- Location: LCCOMB_X54_Y35_N24
\bcd_A|stage9|gen1:3:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:3:stage0|s~combout\ = \reg_desp_A|stage4|q_reg\(3) $ (\reg_desp_A|stage3|q_reg\(0) $ (\bcd_A|stage7|gen1:2:stage0|s~combout\ $ (\bcd_A|stage9|gen1:2:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage4|q_reg\(3),
	datab => \reg_desp_A|stage3|q_reg\(0),
	datac => \bcd_A|stage7|gen1:2:stage0|s~combout\,
	datad => \bcd_A|stage9|gen1:2:stage0|cout~0_combout\,
	combout => \bcd_A|stage9|gen1:3:stage0|s~combout\);

-- Location: LCCOMB_X51_Y31_N8
\bcd_B|stage9|gen1:3:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:3:stage0|s~combout\ = \reg_desp_B|stage3|q_reg\(0) $ (\reg_desp_B|stage4|q_reg\(3) $ (\bcd_B|stage7|gen1:2:stage0|s~combout\ $ (\bcd_B|stage9|gen1:2:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage3|q_reg\(0),
	datab => \reg_desp_B|stage4|q_reg\(3),
	datac => \bcd_B|stage7|gen1:2:stage0|s~combout\,
	datad => \bcd_B|stage9|gen1:2:stage0|cout~0_combout\,
	combout => \bcd_B|stage9|gen1:3:stage0|s~combout\);

-- Location: LCCOMB_X51_Y31_N18
\bcd_B|stage9|gen1:1:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:1:stage0|s~0_combout\ = \reg_desp_B|stage3|q_reg\(0) $ (\reg_desp_B|stage4|q_reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_desp_B|stage3|q_reg\(0),
	datad => \reg_desp_B|stage4|q_reg\(1),
	combout => \bcd_B|stage9|gen1:1:stage0|s~0_combout\);

-- Location: LCCOMB_X47_Y31_N0
\divisor|U_temp1|gen1:0:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:0:stage0|s~0_combout\ = \reg_desp_B|stage4|q_reg\(0) $ (\divisor|R\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage4|q_reg\(0),
	datac => \divisor|R\(0),
	combout => \divisor|U_temp1|gen1:0:stage0|s~0_combout\);

-- Location: LCCOMB_X50_Y30_N20
\divisor|R[16]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R[16]~0_combout\ = (\divisor|st_reg.st2~q\) # (!\divisor|st_reg.st0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \divisor|st_reg.st2~q\,
	datad => \divisor|st_reg.st0~q\,
	combout => \divisor|R[16]~0_combout\);

-- Location: LCCOMB_X47_Y30_N30
\divisor|R[16]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R[16]~1_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & ((\divisor|R[16]~0_combout\) # ((\divisor|st_reg.st3~q\ & !\divisor|LessThan0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|R[16]~0_combout\,
	datab => \divisor|st_reg.st3~q\,
	datac => \bintobcd|stage0|Equal0~5_combout\,
	datad => \divisor|LessThan0~32_combout\,
	combout => \divisor|R[16]~1_combout\);

-- Location: FF_X47_Y31_N1
\divisor|R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|U_temp1|gen1:0:stage0|s~0_combout\,
	asdata => \reg_desp_A|stage4|q_reg\(0),
	clrn => \reset_n~input_o\,
	sclr => \divisor|ALT_INV_st_reg.st0~q\,
	sload => \divisor|st_reg.st2~q\,
	ena => \divisor|R[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|R\(0));

-- Location: LCCOMB_X47_Y31_N6
\divisor|U_temp1|gen1:1:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:1:stage0|s~combout\ = \bcd_B|stage9|gen1:1:stage0|s~0_combout\ $ (\divisor|R\(1) $ (((\divisor|R\(0)) # (!\reg_desp_B|stage4|q_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101001100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage9|gen1:1:stage0|s~0_combout\,
	datab => \divisor|R\(0),
	datac => \reg_desp_B|stage4|q_reg\(0),
	datad => \divisor|R\(1),
	combout => \divisor|U_temp1|gen1:1:stage0|s~combout\);

-- Location: LCCOMB_X54_Y35_N26
\bcd_A|stage9|gen1:1:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:1:stage0|s~0_combout\ = \reg_desp_A|stage4|q_reg\(1) $ (\reg_desp_A|stage3|q_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage4|q_reg\(1),
	datad => \reg_desp_A|stage3|q_reg\(0),
	combout => \bcd_A|stage9|gen1:1:stage0|s~0_combout\);

-- Location: LCCOMB_X47_Y31_N10
\divisor|R_next1[1]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[1]~30_combout\ = (\divisor|st_reg.st0~q\ & ((\divisor|st_reg.st2~q\ & ((\bcd_A|stage9|gen1:1:stage0|s~0_combout\))) # (!\divisor|st_reg.st2~q\ & (!\divisor|U_temp1|gen1:1:stage0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|U_temp1|gen1:1:stage0|s~combout\,
	datab => \bcd_A|stage9|gen1:1:stage0|s~0_combout\,
	datac => \divisor|st_reg.st2~q\,
	datad => \divisor|st_reg.st0~q\,
	combout => \divisor|R_next1[1]~30_combout\);

-- Location: FF_X47_Y31_N11
\divisor|R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|R_next1[1]~30_combout\,
	clrn => \reset_n~input_o\,
	ena => \divisor|R[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|R\(1));

-- Location: LCCOMB_X47_Y31_N12
\divisor|U_temp1|gen1:1:stage0|cout\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:1:stage0|cout~combout\ = (\divisor|R\(1) & ((\divisor|R\(0)) # ((!\bcd_B|stage9|gen1:1:stage0|s~0_combout\) # (!\reg_desp_B|stage4|q_reg\(0))))) # (!\divisor|R\(1) & (!\bcd_B|stage9|gen1:1:stage0|s~0_combout\ & ((\divisor|R\(0)) # 
-- (!\reg_desp_B|stage4|q_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|R\(1),
	datab => \divisor|R\(0),
	datac => \reg_desp_B|stage4|q_reg\(0),
	datad => \bcd_B|stage9|gen1:1:stage0|s~0_combout\,
	combout => \divisor|U_temp1|gen1:1:stage0|cout~combout\);

-- Location: LCCOMB_X51_Y31_N26
\bcd_B|stage9|gen1:2:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:2:stage0|s~combout\ = \bcd_B|stage7|gen1:1:stage0|s~0_combout\ $ (\reg_desp_B|stage4|q_reg\(2) $ (((\reg_desp_B|stage4|q_reg\(1) & \reg_desp_B|stage3|q_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage4|q_reg\(1),
	datab => \reg_desp_B|stage3|q_reg\(0),
	datac => \bcd_B|stage7|gen1:1:stage0|s~0_combout\,
	datad => \reg_desp_B|stage4|q_reg\(2),
	combout => \bcd_B|stage9|gen1:2:stage0|s~combout\);

-- Location: LCCOMB_X47_Y31_N8
\divisor|R_next1[2]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[2]~28_combout\ = (!\divisor|st_reg.st2~q\ & (\bcd_B|stage9|gen1:2:stage0|s~combout\ $ (\divisor|R\(2) $ (!\divisor|U_temp1|gen1:1:stage0|cout~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st2~q\,
	datab => \bcd_B|stage9|gen1:2:stage0|s~combout\,
	datac => \divisor|R\(2),
	datad => \divisor|U_temp1|gen1:1:stage0|cout~combout\,
	combout => \divisor|R_next1[2]~28_combout\);

-- Location: LCCOMB_X54_Y35_N6
\bcd_A|stage9|gen1:2:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:2:stage0|s~combout\ = \reg_desp_A|stage3|q_reg\(1) $ (\reg_desp_A|stage2|q_reg\(0) $ (\reg_desp_A|stage4|q_reg\(2) $ (\bcd_A|stage9|gen1:1:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage3|q_reg\(1),
	datab => \reg_desp_A|stage2|q_reg\(0),
	datac => \reg_desp_A|stage4|q_reg\(2),
	datad => \bcd_A|stage9|gen1:1:stage0|cout~0_combout\,
	combout => \bcd_A|stage9|gen1:2:stage0|s~combout\);

-- Location: LCCOMB_X47_Y31_N4
\divisor|R_next1[2]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[2]~29_combout\ = (\divisor|st_reg.st0~q\ & ((\divisor|R_next1[2]~28_combout\) # ((\divisor|st_reg.st2~q\ & \bcd_A|stage9|gen1:2:stage0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st2~q\,
	datab => \divisor|R_next1[2]~28_combout\,
	datac => \bcd_A|stage9|gen1:2:stage0|s~combout\,
	datad => \divisor|st_reg.st0~q\,
	combout => \divisor|R_next1[2]~29_combout\);

-- Location: FF_X47_Y31_N5
\divisor|R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|R_next1[2]~29_combout\,
	clrn => \reset_n~input_o\,
	ena => \divisor|R[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|R\(2));

-- Location: LCCOMB_X47_Y31_N14
\divisor|U_temp1|gen1:2:stage0|cout\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:2:stage0|cout~combout\ = (\divisor|U_temp1|gen1:1:stage0|cout~combout\ & ((\divisor|R\(2)) # (!\bcd_B|stage9|gen1:2:stage0|s~combout\))) # (!\divisor|U_temp1|gen1:1:stage0|cout~combout\ & (\divisor|R\(2) & 
-- !\bcd_B|stage9|gen1:2:stage0|s~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|U_temp1|gen1:1:stage0|cout~combout\,
	datac => \divisor|R\(2),
	datad => \bcd_B|stage9|gen1:2:stage0|s~combout\,
	combout => \divisor|U_temp1|gen1:2:stage0|cout~combout\);

-- Location: LCCOMB_X50_Y30_N2
\divisor|R_next1[3]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[3]~26_combout\ = (!\divisor|st_reg.st2~q\ & (\divisor|R\(3) $ (\bcd_B|stage9|gen1:3:stage0|s~combout\ $ (!\divisor|U_temp1|gen1:2:stage0|cout~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st2~q\,
	datab => \divisor|R\(3),
	datac => \bcd_B|stage9|gen1:3:stage0|s~combout\,
	datad => \divisor|U_temp1|gen1:2:stage0|cout~combout\,
	combout => \divisor|R_next1[3]~26_combout\);

-- Location: LCCOMB_X50_Y30_N24
\divisor|R_next1[3]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[3]~27_combout\ = (\divisor|st_reg.st0~q\ & ((\divisor|R_next1[3]~26_combout\) # ((\bcd_A|stage9|gen1:3:stage0|s~combout\ & \divisor|st_reg.st2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st0~q\,
	datab => \bcd_A|stage9|gen1:3:stage0|s~combout\,
	datac => \divisor|st_reg.st2~q\,
	datad => \divisor|R_next1[3]~26_combout\,
	combout => \divisor|R_next1[3]~27_combout\);

-- Location: FF_X50_Y30_N25
\divisor|R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|R_next1[3]~27_combout\,
	clrn => \reset_n~input_o\,
	ena => \divisor|R[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|R\(3));

-- Location: LCCOMB_X50_Y30_N10
\divisor|U_temp1|gen1:3:stage0|cout\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:3:stage0|cout~combout\ = (\divisor|R\(3) & ((\divisor|U_temp1|gen1:2:stage0|cout~combout\) # (!\bcd_B|stage9|gen1:3:stage0|s~combout\))) # (!\divisor|R\(3) & (!\bcd_B|stage9|gen1:3:stage0|s~combout\ & 
-- \divisor|U_temp1|gen1:2:stage0|cout~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \divisor|R\(3),
	datac => \bcd_B|stage9|gen1:3:stage0|s~combout\,
	datad => \divisor|U_temp1|gen1:2:stage0|cout~combout\,
	combout => \divisor|U_temp1|gen1:3:stage0|cout~combout\);

-- Location: LCCOMB_X50_Y30_N12
\divisor|R_next1[4]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[4]~24_combout\ = (!\divisor|st_reg.st2~q\ & (\divisor|R\(4) $ (\bcd_B|stage9|gen1:4:stage0|s~combout\ $ (!\divisor|U_temp1|gen1:3:stage0|cout~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st2~q\,
	datab => \divisor|R\(4),
	datac => \bcd_B|stage9|gen1:4:stage0|s~combout\,
	datad => \divisor|U_temp1|gen1:3:stage0|cout~combout\,
	combout => \divisor|R_next1[4]~24_combout\);

-- Location: LCCOMB_X51_Y38_N16
\bcd_A|stage9|gen1:4:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:4:stage0|s~combout\ = \bcd_A|stage8|gen1:3:stage0|s~0_combout\ $ (\bcd_A|stage8|gen1:3:stage0|s~1_combout\ $ (\bcd_A|stage9|gen1:3:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage8|gen1:3:stage0|s~0_combout\,
	datab => \bcd_A|stage8|gen1:3:stage0|s~1_combout\,
	datad => \bcd_A|stage9|gen1:3:stage0|cout~0_combout\,
	combout => \bcd_A|stage9|gen1:4:stage0|s~combout\);

-- Location: LCCOMB_X50_Y30_N14
\divisor|R_next1[4]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[4]~25_combout\ = (\divisor|st_reg.st0~q\ & ((\divisor|R_next1[4]~24_combout\) # ((\bcd_A|stage9|gen1:4:stage0|s~combout\ & \divisor|st_reg.st2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|R_next1[4]~24_combout\,
	datab => \bcd_A|stage9|gen1:4:stage0|s~combout\,
	datac => \divisor|st_reg.st2~q\,
	datad => \divisor|st_reg.st0~q\,
	combout => \divisor|R_next1[4]~25_combout\);

-- Location: FF_X50_Y30_N15
\divisor|R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|R_next1[4]~25_combout\,
	clrn => \reset_n~input_o\,
	ena => \divisor|R[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|R\(4));

-- Location: LCCOMB_X50_Y30_N16
\divisor|U_temp1|gen1:4:stage0|cout\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:4:stage0|cout~combout\ = (\divisor|R\(4) & ((\divisor|U_temp1|gen1:3:stage0|cout~combout\) # (!\bcd_B|stage9|gen1:4:stage0|s~combout\))) # (!\divisor|R\(4) & (!\bcd_B|stage9|gen1:4:stage0|s~combout\ & 
-- \divisor|U_temp1|gen1:3:stage0|cout~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \divisor|R\(4),
	datac => \bcd_B|stage9|gen1:4:stage0|s~combout\,
	datad => \divisor|U_temp1|gen1:3:stage0|cout~combout\,
	combout => \divisor|U_temp1|gen1:4:stage0|cout~combout\);

-- Location: LCCOMB_X50_Y30_N26
\divisor|R_next1[5]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[5]~22_combout\ = (!\divisor|st_reg.st2~q\ & (\bcd_B|stage9|gen1:5:stage0|s~combout\ $ (\divisor|R\(5) $ (!\divisor|U_temp1|gen1:4:stage0|cout~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage9|gen1:5:stage0|s~combout\,
	datab => \divisor|R\(5),
	datac => \divisor|st_reg.st2~q\,
	datad => \divisor|U_temp1|gen1:4:stage0|cout~combout\,
	combout => \divisor|R_next1[5]~22_combout\);

-- Location: LCCOMB_X50_Y30_N28
\divisor|R_next1[5]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[5]~23_combout\ = (\divisor|st_reg.st0~q\ & ((\divisor|R_next1[5]~22_combout\) # ((\divisor|st_reg.st2~q\ & \bcd_A|stage9|gen1:5:stage0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st2~q\,
	datab => \bcd_A|stage9|gen1:5:stage0|s~combout\,
	datac => \divisor|R_next1[5]~22_combout\,
	datad => \divisor|st_reg.st0~q\,
	combout => \divisor|R_next1[5]~23_combout\);

-- Location: FF_X50_Y30_N29
\divisor|R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|R_next1[5]~23_combout\,
	clrn => \reset_n~input_o\,
	ena => \divisor|R[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|R\(5));

-- Location: LCCOMB_X50_Y30_N30
\divisor|U_temp1|gen1:5:stage0|cout\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:5:stage0|cout~combout\ = (\divisor|R\(5) & ((\divisor|U_temp1|gen1:4:stage0|cout~combout\) # (!\bcd_B|stage9|gen1:5:stage0|s~combout\))) # (!\divisor|R\(5) & (!\bcd_B|stage9|gen1:5:stage0|s~combout\ & 
-- \divisor|U_temp1|gen1:4:stage0|cout~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \divisor|R\(5),
	datac => \bcd_B|stage9|gen1:5:stage0|s~combout\,
	datad => \divisor|U_temp1|gen1:4:stage0|cout~combout\,
	combout => \divisor|U_temp1|gen1:5:stage0|cout~combout\);

-- Location: LCCOMB_X50_Y32_N12
\bcd_B|stage9|gen1:6:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:6:stage0|s~2_combout\ = \bcd_B|stage9|gen1:6:stage0|s~1_combout\ $ (((\bcd_B|stage8|gen1:3:stage0|s~2_combout\ & (\bcd_B|stage9|gen1:3:stage0|cout~0_combout\ & \bcd_B|stage8|gen1:4:stage0|s~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage8|gen1:3:stage0|s~2_combout\,
	datab => \bcd_B|stage9|gen1:3:stage0|cout~0_combout\,
	datac => \bcd_B|stage9|gen1:6:stage0|s~1_combout\,
	datad => \bcd_B|stage8|gen1:4:stage0|s~1_combout\,
	combout => \bcd_B|stage9|gen1:6:stage0|s~2_combout\);

-- Location: LCCOMB_X46_Y29_N4
\divisor|R_next1[6]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[6]~20_combout\ = (!\divisor|st_reg.st2~q\ & (\divisor|R\(6) $ (\divisor|U_temp1|gen1:5:stage0|cout~combout\ $ (!\bcd_B|stage9|gen1:6:stage0|s~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st2~q\,
	datab => \divisor|R\(6),
	datac => \divisor|U_temp1|gen1:5:stage0|cout~combout\,
	datad => \bcd_B|stage9|gen1:6:stage0|s~2_combout\,
	combout => \divisor|R_next1[6]~20_combout\);

-- Location: LCCOMB_X50_Y32_N24
\bcd_A|stage9|gen1:6:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:6:stage0|s~2_combout\ = \bcd_A|stage7|gen1:4:stage0|cout~0_combout\ $ (\bcd_A|stage9|gen1:6:stage0|s~1_combout\ $ (\bcd_A|stage9|gen1:5:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_A|stage7|gen1:4:stage0|cout~0_combout\,
	datac => \bcd_A|stage9|gen1:6:stage0|s~1_combout\,
	datad => \bcd_A|stage9|gen1:5:stage0|cout~0_combout\,
	combout => \bcd_A|stage9|gen1:6:stage0|s~2_combout\);

-- Location: LCCOMB_X46_Y29_N24
\divisor|R_next1[6]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[6]~21_combout\ = (\divisor|st_reg.st0~q\ & ((\divisor|R_next1[6]~20_combout\) # ((\divisor|st_reg.st2~q\ & \bcd_A|stage9|gen1:6:stage0|s~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st0~q\,
	datab => \divisor|st_reg.st2~q\,
	datac => \divisor|R_next1[6]~20_combout\,
	datad => \bcd_A|stage9|gen1:6:stage0|s~2_combout\,
	combout => \divisor|R_next1[6]~21_combout\);

-- Location: FF_X46_Y29_N25
\divisor|R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|R_next1[6]~21_combout\,
	clrn => \reset_n~input_o\,
	ena => \divisor|R[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|R\(6));

-- Location: LCCOMB_X46_Y29_N10
\divisor|U_temp1|gen1:6:stage0|cout\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:6:stage0|cout~combout\ = (\divisor|R\(6) & ((\divisor|U_temp1|gen1:5:stage0|cout~combout\) # (\bcd_B|stage9|gen1:6:stage0|s~1_combout\ $ (!\bcd_B|stage9|gen1:5:stage0|cout~2_combout\)))) # (!\divisor|R\(6) & 
-- (\divisor|U_temp1|gen1:5:stage0|cout~combout\ & (\bcd_B|stage9|gen1:6:stage0|s~1_combout\ $ (!\bcd_B|stage9|gen1:5:stage0|cout~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage9|gen1:6:stage0|s~1_combout\,
	datab => \divisor|R\(6),
	datac => \divisor|U_temp1|gen1:5:stage0|cout~combout\,
	datad => \bcd_B|stage9|gen1:5:stage0|cout~2_combout\,
	combout => \divisor|U_temp1|gen1:6:stage0|cout~combout\);

-- Location: LCCOMB_X46_Y29_N30
\divisor|R_next1[7]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[7]~18_combout\ = (!\divisor|st_reg.st2~q\ & (\bcd_B|stage9|gen1:7:stage0|s~combout\ $ (\divisor|R\(7) $ (!\divisor|U_temp1|gen1:6:stage0|cout~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage9|gen1:7:stage0|s~combout\,
	datab => \divisor|st_reg.st2~q\,
	datac => \divisor|R\(7),
	datad => \divisor|U_temp1|gen1:6:stage0|cout~combout\,
	combout => \divisor|R_next1[7]~18_combout\);

-- Location: LCCOMB_X50_Y32_N4
\bcd_A|stage9|gen1:7:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:7:stage0|s~combout\ = \bcd_A|stage7|gen1:5:stage0|cout~2_combout\ $ (\bcd_A|stage6|gen1:5:stage0|s~3_combout\ $ (\bcd_A|stage8|gen1:6:stage0|s~1_combout\ $ (\bcd_A|stage9|gen1:6:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage7|gen1:5:stage0|cout~2_combout\,
	datab => \bcd_A|stage6|gen1:5:stage0|s~3_combout\,
	datac => \bcd_A|stage8|gen1:6:stage0|s~1_combout\,
	datad => \bcd_A|stage9|gen1:6:stage0|cout~0_combout\,
	combout => \bcd_A|stage9|gen1:7:stage0|s~combout\);

-- Location: LCCOMB_X46_Y29_N22
\divisor|R_next1[7]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[7]~19_combout\ = (\divisor|st_reg.st0~q\ & ((\divisor|R_next1[7]~18_combout\) # ((\divisor|st_reg.st2~q\ & \bcd_A|stage9|gen1:7:stage0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st0~q\,
	datab => \divisor|st_reg.st2~q\,
	datac => \divisor|R_next1[7]~18_combout\,
	datad => \bcd_A|stage9|gen1:7:stage0|s~combout\,
	combout => \divisor|R_next1[7]~19_combout\);

-- Location: FF_X46_Y29_N23
\divisor|R[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|R_next1[7]~19_combout\,
	clrn => \reset_n~input_o\,
	ena => \divisor|R[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|R\(7));

-- Location: LCCOMB_X46_Y29_N16
\divisor|U_temp1|gen1:7:stage0|cout\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:7:stage0|cout~combout\ = (\divisor|R\(7) & ((\divisor|U_temp1|gen1:6:stage0|cout~combout\) # (\bcd_B|stage9|gen1:6:stage0|cout~0_combout\ $ (!\bcd_B|stage8|gen1:6:stage0|s~1_combout\)))) # (!\divisor|R\(7) & 
-- (\divisor|U_temp1|gen1:6:stage0|cout~combout\ & (\bcd_B|stage9|gen1:6:stage0|cout~0_combout\ $ (!\bcd_B|stage8|gen1:6:stage0|s~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|R\(7),
	datab => \bcd_B|stage9|gen1:6:stage0|cout~0_combout\,
	datac => \bcd_B|stage8|gen1:6:stage0|s~1_combout\,
	datad => \divisor|U_temp1|gen1:6:stage0|cout~combout\,
	combout => \divisor|U_temp1|gen1:7:stage0|cout~combout\);

-- Location: LCCOMB_X46_Y29_N0
\divisor|R_next1[8]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[8]~16_combout\ = (!\divisor|st_reg.st2~q\ & (\divisor|U_temp1|gen1:8:stage0|s~4_combout\ $ (\divisor|R\(8) $ (!\divisor|U_temp1|gen1:7:stage0|cout~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st2~q\,
	datab => \divisor|U_temp1|gen1:8:stage0|s~4_combout\,
	datac => \divisor|R\(8),
	datad => \divisor|U_temp1|gen1:7:stage0|cout~combout\,
	combout => \divisor|R_next1[8]~16_combout\);

-- Location: LCCOMB_X50_Y32_N26
\bcd_A|stage9|gen1:8:stage0|s~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:8:stage0|s~3_combout\ = \bcd_A|stage9|gen1:7:stage0|cout~0_combout\ $ (\bcd_A|stage9|gen1:8:stage0|s~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcd_A|stage9|gen1:7:stage0|cout~0_combout\,
	datad => \bcd_A|stage9|gen1:8:stage0|s~2_combout\,
	combout => \bcd_A|stage9|gen1:8:stage0|s~3_combout\);

-- Location: LCCOMB_X47_Y30_N18
\divisor|R_next1[8]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[8]~17_combout\ = (\divisor|st_reg.st0~q\ & ((\divisor|R_next1[8]~16_combout\) # ((\divisor|st_reg.st2~q\ & \bcd_A|stage9|gen1:8:stage0|s~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st0~q\,
	datab => \divisor|R_next1[8]~16_combout\,
	datac => \divisor|st_reg.st2~q\,
	datad => \bcd_A|stage9|gen1:8:stage0|s~3_combout\,
	combout => \divisor|R_next1[8]~17_combout\);

-- Location: FF_X47_Y30_N19
\divisor|R[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|R_next1[8]~17_combout\,
	clrn => \reset_n~input_o\,
	ena => \divisor|R[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|R\(8));

-- Location: LCCOMB_X47_Y29_N0
\divisor|U_temp1|gen1:8:stage0|cout\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:8:stage0|cout~combout\ = (\divisor|R\(8) & ((\divisor|U_temp1|gen1:7:stage0|cout~combout\) # (!\divisor|U_temp1|gen1:8:stage0|s~4_combout\))) # (!\divisor|R\(8) & (\divisor|U_temp1|gen1:7:stage0|cout~combout\ & 
-- !\divisor|U_temp1|gen1:8:stage0|s~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|R\(8),
	datac => \divisor|U_temp1|gen1:7:stage0|cout~combout\,
	datad => \divisor|U_temp1|gen1:8:stage0|s~4_combout\,
	combout => \divisor|U_temp1|gen1:8:stage0|cout~combout\);

-- Location: LCCOMB_X46_Y29_N18
\divisor|R_next1[9]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[9]~14_combout\ = (!\divisor|st_reg.st2~q\ & (\divisor|R\(9) $ (\divisor|U_temp1|gen1:9:stage0|s~4_combout\ $ (!\divisor|U_temp1|gen1:8:stage0|cout~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|R\(9),
	datab => \divisor|st_reg.st2~q\,
	datac => \divisor|U_temp1|gen1:9:stage0|s~4_combout\,
	datad => \divisor|U_temp1|gen1:8:stage0|cout~combout\,
	combout => \divisor|R_next1[9]~14_combout\);

-- Location: LCCOMB_X46_Y29_N28
\divisor|R_next1[9]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[9]~15_combout\ = (\divisor|st_reg.st0~q\ & ((\divisor|R_next1[9]~14_combout\) # ((\divisor|st_reg.st2~q\ & \bcd_A|stage9|gen1:9:stage0|s~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st0~q\,
	datab => \divisor|st_reg.st2~q\,
	datac => \bcd_A|stage9|gen1:9:stage0|s~7_combout\,
	datad => \divisor|R_next1[9]~14_combout\,
	combout => \divisor|R_next1[9]~15_combout\);

-- Location: FF_X46_Y29_N29
\divisor|R[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|R_next1[9]~15_combout\,
	clrn => \reset_n~input_o\,
	ena => \divisor|R[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|R\(9));

-- Location: LCCOMB_X47_Y29_N14
\divisor|U_temp1|gen1:9:stage0|cout\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:9:stage0|cout~combout\ = (\divisor|U_temp1|gen1:9:stage0|s~4_combout\ & (\divisor|R\(9) & \divisor|U_temp1|gen1:8:stage0|cout~combout\)) # (!\divisor|U_temp1|gen1:9:stage0|s~4_combout\ & ((\divisor|R\(9)) # 
-- (\divisor|U_temp1|gen1:8:stage0|cout~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|U_temp1|gen1:9:stage0|s~4_combout\,
	datab => \divisor|R\(9),
	datad => \divisor|U_temp1|gen1:8:stage0|cout~combout\,
	combout => \divisor|U_temp1|gen1:9:stage0|cout~combout\);

-- Location: LCCOMB_X47_Y29_N12
\divisor|U_temp1|gen1:10:stage0|s~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:10:stage0|s~3_combout\ = \divisor|U_temp1|gen1:10:stage0|s~2_combout\ $ (((\bcd_B|stage9|gen1:8:stage0|cout~0_combout\ & \divisor|U_temp1|gen1:9:stage0|s~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage9|gen1:8:stage0|cout~0_combout\,
	datac => \divisor|U_temp1|gen1:9:stage0|s~3_combout\,
	datad => \divisor|U_temp1|gen1:10:stage0|s~2_combout\,
	combout => \divisor|U_temp1|gen1:10:stage0|s~3_combout\);

-- Location: LCCOMB_X47_Y33_N30
\divisor|R_next1[10]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[10]~12_combout\ = (!\divisor|st_reg.st2~q\ & (\divisor|R\(10) $ (\divisor|U_temp1|gen1:9:stage0|cout~combout\ $ (!\divisor|U_temp1|gen1:10:stage0|s~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st2~q\,
	datab => \divisor|R\(10),
	datac => \divisor|U_temp1|gen1:9:stage0|cout~combout\,
	datad => \divisor|U_temp1|gen1:10:stage0|s~3_combout\,
	combout => \divisor|R_next1[10]~12_combout\);

-- Location: LCCOMB_X49_Y35_N22
\bcd_A|stage9|gen1:10:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:10:stage0|s~2_combout\ = \bcd_A|stage9|gen1:10:stage0|s~1_combout\ $ (((\bcd_A|stage9|gen1:9:stage0|s~6_combout\ & (\bcd_A|stage9|gen1:8:stage0|s~2_combout\ & \bcd_A|stage9|gen1:7:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage9|gen1:9:stage0|s~6_combout\,
	datab => \bcd_A|stage9|gen1:8:stage0|s~2_combout\,
	datac => \bcd_A|stage9|gen1:7:stage0|cout~0_combout\,
	datad => \bcd_A|stage9|gen1:10:stage0|s~1_combout\,
	combout => \bcd_A|stage9|gen1:10:stage0|s~2_combout\);

-- Location: LCCOMB_X47_Y33_N6
\divisor|R_next1[10]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[10]~13_combout\ = (\divisor|st_reg.st0~q\ & ((\divisor|R_next1[10]~12_combout\) # ((\divisor|st_reg.st2~q\ & \bcd_A|stage9|gen1:10:stage0|s~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st2~q\,
	datab => \divisor|st_reg.st0~q\,
	datac => \divisor|R_next1[10]~12_combout\,
	datad => \bcd_A|stage9|gen1:10:stage0|s~2_combout\,
	combout => \divisor|R_next1[10]~13_combout\);

-- Location: FF_X47_Y33_N7
\divisor|R[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|R_next1[10]~13_combout\,
	clrn => \reset_n~input_o\,
	ena => \divisor|R[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|R\(10));

-- Location: LCCOMB_X47_Y29_N16
\divisor|U_temp1|gen1:10:stage0|cout\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:10:stage0|cout~combout\ = (\divisor|R\(10) & ((\divisor|U_temp1|gen1:9:stage0|cout~combout\) # (!\divisor|U_temp1|gen1:10:stage0|s~3_combout\))) # (!\divisor|R\(10) & (\divisor|U_temp1|gen1:9:stage0|cout~combout\ & 
-- !\divisor|U_temp1|gen1:10:stage0|s~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|R\(10),
	datac => \divisor|U_temp1|gen1:9:stage0|cout~combout\,
	datad => \divisor|U_temp1|gen1:10:stage0|s~3_combout\,
	combout => \divisor|U_temp1|gen1:10:stage0|cout~combout\);

-- Location: LCCOMB_X49_Y29_N26
\divisor|R_next1[11]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[11]~10_combout\ = (!\divisor|st_reg.st2~q\ & (\divisor|R\(11) $ (\divisor|U_temp1|gen1:11:stage0|s~3_combout\ $ (!\divisor|U_temp1|gen1:10:stage0|cout~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st2~q\,
	datab => \divisor|R\(11),
	datac => \divisor|U_temp1|gen1:11:stage0|s~3_combout\,
	datad => \divisor|U_temp1|gen1:10:stage0|cout~combout\,
	combout => \divisor|R_next1[11]~10_combout\);

-- Location: LCCOMB_X49_Y35_N20
\bcd_A|stage9|gen1:11:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:11:stage0|s~2_combout\ = \bcd_A|stage9|gen1:11:stage0|s~1_combout\ $ (((\bcd_A|stage9|gen1:10:stage0|s~1_combout\ & (\bcd_A|stage9|gen1:8:stage0|cout~0_combout\ & \bcd_A|stage9|gen1:9:stage0|s~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage9|gen1:11:stage0|s~1_combout\,
	datab => \bcd_A|stage9|gen1:10:stage0|s~1_combout\,
	datac => \bcd_A|stage9|gen1:8:stage0|cout~0_combout\,
	datad => \bcd_A|stage9|gen1:9:stage0|s~6_combout\,
	combout => \bcd_A|stage9|gen1:11:stage0|s~2_combout\);

-- Location: LCCOMB_X49_Y29_N16
\divisor|R_next1[11]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[11]~11_combout\ = (\divisor|st_reg.st0~q\ & ((\divisor|R_next1[11]~10_combout\) # ((\divisor|st_reg.st2~q\ & \bcd_A|stage9|gen1:11:stage0|s~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st2~q\,
	datab => \divisor|st_reg.st0~q\,
	datac => \divisor|R_next1[11]~10_combout\,
	datad => \bcd_A|stage9|gen1:11:stage0|s~2_combout\,
	combout => \divisor|R_next1[11]~11_combout\);

-- Location: FF_X49_Y29_N17
\divisor|R[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|R_next1[11]~11_combout\,
	clrn => \reset_n~input_o\,
	ena => \divisor|R[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|R\(11));

-- Location: LCCOMB_X47_Y29_N6
\divisor|U_temp1|gen1:11:stage0|cout\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:11:stage0|cout~combout\ = (\divisor|R\(11) & ((\divisor|U_temp1|gen1:10:stage0|cout~combout\) # (!\divisor|U_temp1|gen1:11:stage0|s~3_combout\))) # (!\divisor|R\(11) & (!\divisor|U_temp1|gen1:11:stage0|s~3_combout\ & 
-- \divisor|U_temp1|gen1:10:stage0|cout~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|R\(11),
	datac => \divisor|U_temp1|gen1:11:stage0|s~3_combout\,
	datad => \divisor|U_temp1|gen1:10:stage0|cout~combout\,
	combout => \divisor|U_temp1|gen1:11:stage0|cout~combout\);

-- Location: LCCOMB_X47_Y33_N20
\divisor|R_next1[12]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[12]~8_combout\ = (!\divisor|st_reg.st2~q\ & (\bcd_B|stage9|gen1:12:stage0|s~combout\ $ (\divisor|R\(12) $ (!\divisor|U_temp1|gen1:11:stage0|cout~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage9|gen1:12:stage0|s~combout\,
	datab => \divisor|R\(12),
	datac => \divisor|st_reg.st2~q\,
	datad => \divisor|U_temp1|gen1:11:stage0|cout~combout\,
	combout => \divisor|R_next1[12]~8_combout\);

-- Location: LCCOMB_X47_Y33_N4
\divisor|R_next1[12]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[12]~9_combout\ = (\divisor|st_reg.st0~q\ & ((\divisor|R_next1[12]~8_combout\) # ((\divisor|st_reg.st2~q\ & \bcd_A|stage9|gen1:12:stage0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st2~q\,
	datab => \divisor|st_reg.st0~q\,
	datac => \bcd_A|stage9|gen1:12:stage0|s~combout\,
	datad => \divisor|R_next1[12]~8_combout\,
	combout => \divisor|R_next1[12]~9_combout\);

-- Location: FF_X47_Y33_N5
\divisor|R[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|R_next1[12]~9_combout\,
	clrn => \reset_n~input_o\,
	ena => \divisor|R[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|R\(12));

-- Location: LCCOMB_X47_Y33_N0
\divisor|U_temp1|gen1:12:stage0|cout\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:12:stage0|cout~combout\ = (\divisor|R\(12) & ((\divisor|U_temp1|gen1:11:stage0|cout~combout\) # (!\bcd_B|stage9|gen1:12:stage0|s~combout\))) # (!\divisor|R\(12) & (!\bcd_B|stage9|gen1:12:stage0|s~combout\ & 
-- \divisor|U_temp1|gen1:11:stage0|cout~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \divisor|R\(12),
	datac => \bcd_B|stage9|gen1:12:stage0|s~combout\,
	datad => \divisor|U_temp1|gen1:11:stage0|cout~combout\,
	combout => \divisor|U_temp1|gen1:12:stage0|cout~combout\);

-- Location: LCCOMB_X47_Y33_N2
\divisor|R_next1[13]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[13]~6_combout\ = (!\divisor|st_reg.st2~q\ & (\divisor|R\(13) $ (\bcd_B|stage9|gen1:13:stage0|s~2_combout\ $ (!\divisor|U_temp1|gen1:12:stage0|cout~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st2~q\,
	datab => \divisor|R\(13),
	datac => \bcd_B|stage9|gen1:13:stage0|s~2_combout\,
	datad => \divisor|U_temp1|gen1:12:stage0|cout~combout\,
	combout => \divisor|R_next1[13]~6_combout\);

-- Location: LCCOMB_X47_Y33_N14
\divisor|R_next1[13]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[13]~7_combout\ = (\divisor|st_reg.st0~q\ & ((\divisor|R_next1[13]~6_combout\) # ((\divisor|st_reg.st2~q\ & \bcd_A|stage9|gen1:13:stage0|s~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st2~q\,
	datab => \divisor|st_reg.st0~q\,
	datac => \bcd_A|stage9|gen1:13:stage0|s~2_combout\,
	datad => \divisor|R_next1[13]~6_combout\,
	combout => \divisor|R_next1[13]~7_combout\);

-- Location: FF_X47_Y33_N15
\divisor|R[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|R_next1[13]~7_combout\,
	clrn => \reset_n~input_o\,
	ena => \divisor|R[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|R\(13));

-- Location: LCCOMB_X47_Y33_N10
\divisor|U_temp1|gen1:13:stage0|cout\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:13:stage0|cout~combout\ = (\divisor|R\(13) & ((\divisor|U_temp1|gen1:12:stage0|cout~combout\) # (!\bcd_B|stage9|gen1:13:stage0|s~2_combout\))) # (!\divisor|R\(13) & (!\bcd_B|stage9|gen1:13:stage0|s~2_combout\ & 
-- \divisor|U_temp1|gen1:12:stage0|cout~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \divisor|R\(13),
	datac => \bcd_B|stage9|gen1:13:stage0|s~2_combout\,
	datad => \divisor|U_temp1|gen1:12:stage0|cout~combout\,
	combout => \divisor|U_temp1|gen1:13:stage0|cout~combout\);

-- Location: LCCOMB_X47_Y33_N8
\divisor|R_next1[14]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[14]~4_combout\ = (!\divisor|st_reg.st2~q\ & (\divisor|R\(14) $ (\bcd_B|stage9|gen1:14:stage0|s~combout\ $ (!\divisor|U_temp1|gen1:13:stage0|cout~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st2~q\,
	datab => \divisor|R\(14),
	datac => \bcd_B|stage9|gen1:14:stage0|s~combout\,
	datad => \divisor|U_temp1|gen1:13:stage0|cout~combout\,
	combout => \divisor|R_next1[14]~4_combout\);

-- Location: LCCOMB_X50_Y33_N30
\bcd_A|stage9|gen1:14:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:14:stage0|s~combout\ = \bcd_A|stage8|gen1:13:stage0|s~1_combout\ $ (((\bcd_A|stage9|gen1:13:stage0|s~1_combout\ & (\bcd_A|stage9|gen1:11:stage0|cout~0_combout\ & \bcd_A|stage8|gen1:11:stage0|s~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage9|gen1:13:stage0|s~1_combout\,
	datab => \bcd_A|stage9|gen1:11:stage0|cout~0_combout\,
	datac => \bcd_A|stage8|gen1:11:stage0|s~1_combout\,
	datad => \bcd_A|stage8|gen1:13:stage0|s~1_combout\,
	combout => \bcd_A|stage9|gen1:14:stage0|s~combout\);

-- Location: LCCOMB_X47_Y33_N28
\divisor|R_next1[14]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[14]~5_combout\ = (\divisor|st_reg.st0~q\ & ((\divisor|R_next1[14]~4_combout\) # ((\divisor|st_reg.st2~q\ & \bcd_A|stage9|gen1:14:stage0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st2~q\,
	datab => \divisor|st_reg.st0~q\,
	datac => \divisor|R_next1[14]~4_combout\,
	datad => \bcd_A|stage9|gen1:14:stage0|s~combout\,
	combout => \divisor|R_next1[14]~5_combout\);

-- Location: FF_X47_Y33_N29
\divisor|R[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|R_next1[14]~5_combout\,
	clrn => \reset_n~input_o\,
	ena => \divisor|R[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|R\(14));

-- Location: LCCOMB_X47_Y33_N24
\divisor|U_temp1|gen1:14:stage0|cout\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:14:stage0|cout~combout\ = (\divisor|R\(14) & ((\divisor|U_temp1|gen1:13:stage0|cout~combout\) # (!\bcd_B|stage9|gen1:14:stage0|s~combout\))) # (!\divisor|R\(14) & (!\bcd_B|stage9|gen1:14:stage0|s~combout\ & 
-- \divisor|U_temp1|gen1:13:stage0|cout~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \divisor|R\(14),
	datac => \bcd_B|stage9|gen1:14:stage0|s~combout\,
	datad => \divisor|U_temp1|gen1:13:stage0|cout~combout\,
	combout => \divisor|U_temp1|gen1:14:stage0|cout~combout\);

-- Location: LCCOMB_X47_Y33_N26
\divisor|R_next1[15]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[15]~2_combout\ = (!\divisor|st_reg.st2~q\ & (\bcd_B|stage9|gen1:15:stage0|s~combout\ $ (\divisor|R\(15) $ (!\divisor|U_temp1|gen1:14:stage0|cout~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st2~q\,
	datab => \bcd_B|stage9|gen1:15:stage0|s~combout\,
	datac => \divisor|R\(15),
	datad => \divisor|U_temp1|gen1:14:stage0|cout~combout\,
	combout => \divisor|R_next1[15]~2_combout\);

-- Location: LCCOMB_X49_Y34_N22
\bcd_A|stage9|gen1:13:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:13:stage0|cout~0_combout\ = (\bcd_A|stage8|gen1:11:stage0|s~1_combout\ & (\bcd_A|stage9|gen1:13:stage0|s~1_combout\ & \bcd_A|stage9|gen1:11:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_A|stage8|gen1:11:stage0|s~1_combout\,
	datac => \bcd_A|stage9|gen1:13:stage0|s~1_combout\,
	datad => \bcd_A|stage9|gen1:11:stage0|cout~0_combout\,
	combout => \bcd_A|stage9|gen1:13:stage0|cout~0_combout\);

-- Location: LCCOMB_X49_Y34_N8
\bcd_A|stage9|gen1:15:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_A|stage9|gen1:15:stage0|s~combout\ = \bcd_A|stage7|gen1:13:stage0|cout~2_combout\ $ (\bcd_A|stage8|gen1:14:stage0|s~0_combout\ $ (((\bcd_A|stage9|gen1:13:stage0|cout~0_combout\ & \bcd_A|stage8|gen1:13:stage0|s~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage9|gen1:13:stage0|cout~0_combout\,
	datab => \bcd_A|stage7|gen1:13:stage0|cout~2_combout\,
	datac => \bcd_A|stage8|gen1:14:stage0|s~0_combout\,
	datad => \bcd_A|stage8|gen1:13:stage0|s~1_combout\,
	combout => \bcd_A|stage9|gen1:15:stage0|s~combout\);

-- Location: LCCOMB_X47_Y33_N22
\divisor|R_next1[15]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[15]~3_combout\ = (\divisor|st_reg.st0~q\ & ((\divisor|R_next1[15]~2_combout\) # ((\divisor|st_reg.st2~q\ & \bcd_A|stage9|gen1:15:stage0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st2~q\,
	datab => \divisor|st_reg.st0~q\,
	datac => \divisor|R_next1[15]~2_combout\,
	datad => \bcd_A|stage9|gen1:15:stage0|s~combout\,
	combout => \divisor|R_next1[15]~3_combout\);

-- Location: FF_X47_Y33_N23
\divisor|R[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|R_next1[15]~3_combout\,
	clrn => \reset_n~input_o\,
	ena => \divisor|R[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|R\(15));

-- Location: LCCOMB_X47_Y33_N18
\divisor|U_temp1|gen1:15:stage0|cout\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp1|gen1:15:stage0|cout~combout\ = (\divisor|R\(15) & ((\divisor|U_temp1|gen1:14:stage0|cout~combout\) # (!\bcd_B|stage9|gen1:15:stage0|s~combout\))) # (!\divisor|R\(15) & (!\bcd_B|stage9|gen1:15:stage0|s~combout\ & 
-- \divisor|U_temp1|gen1:14:stage0|cout~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|R\(15),
	datac => \bcd_B|stage9|gen1:15:stage0|s~combout\,
	datad => \divisor|U_temp1|gen1:14:stage0|cout~combout\,
	combout => \divisor|U_temp1|gen1:15:stage0|cout~combout\);

-- Location: LCCOMB_X47_Y33_N16
\divisor|R_next1[16]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[16]~0_combout\ = (!\divisor|st_reg.st2~q\ & (\divisor|R\(16) $ (\bcd_B|stage9|gen1:16:stage0|s~combout\ $ (!\divisor|U_temp1|gen1:15:stage0|cout~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st2~q\,
	datab => \divisor|R\(16),
	datac => \bcd_B|stage9|gen1:16:stage0|s~combout\,
	datad => \divisor|U_temp1|gen1:15:stage0|cout~combout\,
	combout => \divisor|R_next1[16]~0_combout\);

-- Location: LCCOMB_X47_Y33_N12
\divisor|R_next1[16]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|R_next1[16]~1_combout\ = (\divisor|st_reg.st0~q\ & ((\divisor|R_next1[16]~0_combout\) # ((\divisor|st_reg.st2~q\ & \bcd_A|stage9|gen1:16:stage0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st2~q\,
	datab => \divisor|st_reg.st0~q\,
	datac => \bcd_A|stage9|gen1:16:stage0|s~combout\,
	datad => \divisor|R_next1[16]~0_combout\,
	combout => \divisor|R_next1[16]~1_combout\);

-- Location: FF_X47_Y33_N13
\divisor|R[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|R_next1[16]~1_combout\,
	clrn => \reset_n~input_o\,
	ena => \divisor|R[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|R\(16));

-- Location: LCCOMB_X47_Y31_N16
\divisor|LessThan0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|LessThan0~1_cout\ = CARRY((\reg_desp_B|stage4|q_reg\(0) & !\divisor|R\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage4|q_reg\(0),
	datab => \divisor|R\(0),
	datad => VCC,
	cout => \divisor|LessThan0~1_cout\);

-- Location: LCCOMB_X47_Y31_N18
\divisor|LessThan0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|LessThan0~3_cout\ = CARRY((\divisor|R\(1) & ((!\divisor|LessThan0~1_cout\) # (!\bcd_B|stage9|gen1:1:stage0|s~0_combout\))) # (!\divisor|R\(1) & (!\bcd_B|stage9|gen1:1:stage0|s~0_combout\ & !\divisor|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|R\(1),
	datab => \bcd_B|stage9|gen1:1:stage0|s~0_combout\,
	datad => VCC,
	cin => \divisor|LessThan0~1_cout\,
	cout => \divisor|LessThan0~3_cout\);

-- Location: LCCOMB_X47_Y31_N20
\divisor|LessThan0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|LessThan0~5_cout\ = CARRY((\bcd_B|stage9|gen1:2:stage0|s~combout\ & ((!\divisor|LessThan0~3_cout\) # (!\divisor|R\(2)))) # (!\bcd_B|stage9|gen1:2:stage0|s~combout\ & (!\divisor|R\(2) & !\divisor|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage9|gen1:2:stage0|s~combout\,
	datab => \divisor|R\(2),
	datad => VCC,
	cin => \divisor|LessThan0~3_cout\,
	cout => \divisor|LessThan0~5_cout\);

-- Location: LCCOMB_X47_Y31_N22
\divisor|LessThan0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|LessThan0~7_cout\ = CARRY((\divisor|R\(3) & ((!\divisor|LessThan0~5_cout\) # (!\bcd_B|stage9|gen1:3:stage0|s~combout\))) # (!\divisor|R\(3) & (!\bcd_B|stage9|gen1:3:stage0|s~combout\ & !\divisor|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|R\(3),
	datab => \bcd_B|stage9|gen1:3:stage0|s~combout\,
	datad => VCC,
	cin => \divisor|LessThan0~5_cout\,
	cout => \divisor|LessThan0~7_cout\);

-- Location: LCCOMB_X47_Y31_N24
\divisor|LessThan0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|LessThan0~9_cout\ = CARRY((\bcd_B|stage9|gen1:4:stage0|s~combout\ & ((!\divisor|LessThan0~7_cout\) # (!\divisor|R\(4)))) # (!\bcd_B|stage9|gen1:4:stage0|s~combout\ & (!\divisor|R\(4) & !\divisor|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage9|gen1:4:stage0|s~combout\,
	datab => \divisor|R\(4),
	datad => VCC,
	cin => \divisor|LessThan0~7_cout\,
	cout => \divisor|LessThan0~9_cout\);

-- Location: LCCOMB_X47_Y31_N26
\divisor|LessThan0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|LessThan0~11_cout\ = CARRY((\divisor|R\(5) & ((!\divisor|LessThan0~9_cout\) # (!\bcd_B|stage9|gen1:5:stage0|s~combout\))) # (!\divisor|R\(5) & (!\bcd_B|stage9|gen1:5:stage0|s~combout\ & !\divisor|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|R\(5),
	datab => \bcd_B|stage9|gen1:5:stage0|s~combout\,
	datad => VCC,
	cin => \divisor|LessThan0~9_cout\,
	cout => \divisor|LessThan0~11_cout\);

-- Location: LCCOMB_X47_Y31_N28
\divisor|LessThan0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|LessThan0~13_cout\ = CARRY((\divisor|R\(6) & (\bcd_B|stage9|gen1:6:stage0|s~2_combout\ & !\divisor|LessThan0~11_cout\)) # (!\divisor|R\(6) & ((\bcd_B|stage9|gen1:6:stage0|s~2_combout\) # (!\divisor|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|R\(6),
	datab => \bcd_B|stage9|gen1:6:stage0|s~2_combout\,
	datad => VCC,
	cin => \divisor|LessThan0~11_cout\,
	cout => \divisor|LessThan0~13_cout\);

-- Location: LCCOMB_X47_Y31_N30
\divisor|LessThan0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|LessThan0~15_cout\ = CARRY((\divisor|R\(7) & ((!\divisor|LessThan0~13_cout\) # (!\bcd_B|stage9|gen1:7:stage0|s~combout\))) # (!\divisor|R\(7) & (!\bcd_B|stage9|gen1:7:stage0|s~combout\ & !\divisor|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|R\(7),
	datab => \bcd_B|stage9|gen1:7:stage0|s~combout\,
	datad => VCC,
	cin => \divisor|LessThan0~13_cout\,
	cout => \divisor|LessThan0~15_cout\);

-- Location: LCCOMB_X47_Y30_N0
\divisor|LessThan0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|LessThan0~17_cout\ = CARRY((\divisor|R\(8) & (\divisor|U_temp1|gen1:8:stage0|s~4_combout\ & !\divisor|LessThan0~15_cout\)) # (!\divisor|R\(8) & ((\divisor|U_temp1|gen1:8:stage0|s~4_combout\) # (!\divisor|LessThan0~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|R\(8),
	datab => \divisor|U_temp1|gen1:8:stage0|s~4_combout\,
	datad => VCC,
	cin => \divisor|LessThan0~15_cout\,
	cout => \divisor|LessThan0~17_cout\);

-- Location: LCCOMB_X47_Y30_N2
\divisor|LessThan0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|LessThan0~19_cout\ = CARRY((\divisor|U_temp1|gen1:9:stage0|s~4_combout\ & (\divisor|R\(9) & !\divisor|LessThan0~17_cout\)) # (!\divisor|U_temp1|gen1:9:stage0|s~4_combout\ & ((\divisor|R\(9)) # (!\divisor|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|U_temp1|gen1:9:stage0|s~4_combout\,
	datab => \divisor|R\(9),
	datad => VCC,
	cin => \divisor|LessThan0~17_cout\,
	cout => \divisor|LessThan0~19_cout\);

-- Location: LCCOMB_X47_Y30_N4
\divisor|LessThan0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|LessThan0~21_cout\ = CARRY((\divisor|U_temp1|gen1:10:stage0|s~3_combout\ & ((!\divisor|LessThan0~19_cout\) # (!\divisor|R\(10)))) # (!\divisor|U_temp1|gen1:10:stage0|s~3_combout\ & (!\divisor|R\(10) & !\divisor|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|U_temp1|gen1:10:stage0|s~3_combout\,
	datab => \divisor|R\(10),
	datad => VCC,
	cin => \divisor|LessThan0~19_cout\,
	cout => \divisor|LessThan0~21_cout\);

-- Location: LCCOMB_X47_Y30_N6
\divisor|LessThan0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|LessThan0~23_cout\ = CARRY((\divisor|R\(11) & ((!\divisor|LessThan0~21_cout\) # (!\divisor|U_temp1|gen1:11:stage0|s~3_combout\))) # (!\divisor|R\(11) & (!\divisor|U_temp1|gen1:11:stage0|s~3_combout\ & !\divisor|LessThan0~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|R\(11),
	datab => \divisor|U_temp1|gen1:11:stage0|s~3_combout\,
	datad => VCC,
	cin => \divisor|LessThan0~21_cout\,
	cout => \divisor|LessThan0~23_cout\);

-- Location: LCCOMB_X47_Y30_N8
\divisor|LessThan0~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|LessThan0~25_cout\ = CARRY((\bcd_B|stage9|gen1:12:stage0|s~combout\ & ((!\divisor|LessThan0~23_cout\) # (!\divisor|R\(12)))) # (!\bcd_B|stage9|gen1:12:stage0|s~combout\ & (!\divisor|R\(12) & !\divisor|LessThan0~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage9|gen1:12:stage0|s~combout\,
	datab => \divisor|R\(12),
	datad => VCC,
	cin => \divisor|LessThan0~23_cout\,
	cout => \divisor|LessThan0~25_cout\);

-- Location: LCCOMB_X47_Y30_N10
\divisor|LessThan0~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|LessThan0~27_cout\ = CARRY((\bcd_B|stage9|gen1:13:stage0|s~2_combout\ & (\divisor|R\(13) & !\divisor|LessThan0~25_cout\)) # (!\bcd_B|stage9|gen1:13:stage0|s~2_combout\ & ((\divisor|R\(13)) # (!\divisor|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage9|gen1:13:stage0|s~2_combout\,
	datab => \divisor|R\(13),
	datad => VCC,
	cin => \divisor|LessThan0~25_cout\,
	cout => \divisor|LessThan0~27_cout\);

-- Location: LCCOMB_X47_Y30_N12
\divisor|LessThan0~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|LessThan0~29_cout\ = CARRY((\divisor|R\(14) & (\bcd_B|stage9|gen1:14:stage0|s~combout\ & !\divisor|LessThan0~27_cout\)) # (!\divisor|R\(14) & ((\bcd_B|stage9|gen1:14:stage0|s~combout\) # (!\divisor|LessThan0~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|R\(14),
	datab => \bcd_B|stage9|gen1:14:stage0|s~combout\,
	datad => VCC,
	cin => \divisor|LessThan0~27_cout\,
	cout => \divisor|LessThan0~29_cout\);

-- Location: LCCOMB_X47_Y30_N14
\divisor|LessThan0~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|LessThan0~31_cout\ = CARRY((\bcd_B|stage9|gen1:15:stage0|s~combout\ & (\divisor|R\(15) & !\divisor|LessThan0~29_cout\)) # (!\bcd_B|stage9|gen1:15:stage0|s~combout\ & ((\divisor|R\(15)) # (!\divisor|LessThan0~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage9|gen1:15:stage0|s~combout\,
	datab => \divisor|R\(15),
	datad => VCC,
	cin => \divisor|LessThan0~29_cout\,
	cout => \divisor|LessThan0~31_cout\);

-- Location: LCCOMB_X47_Y30_N16
\divisor|LessThan0~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|LessThan0~32_combout\ = (\divisor|R\(16) & (!\divisor|LessThan0~31_cout\ & \bcd_B|stage9|gen1:16:stage0|s~combout\)) # (!\divisor|R\(16) & ((\bcd_B|stage9|gen1:16:stage0|s~combout\) # (!\divisor|LessThan0~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|R\(16),
	datad => \bcd_B|stage9|gen1:16:stage0|s~combout\,
	cin => \divisor|LessThan0~31_cout\,
	combout => \divisor|LessThan0~32_combout\);

-- Location: LCCOMB_X47_Y30_N28
\divisor|st_reg~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|st_reg~22_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & ((\divisor|st_reg.st2~q\) # ((\divisor|st_reg.st3~q\ & !\divisor|LessThan0~32_combout\)))) # (!\bintobcd|stage0|Equal0~5_combout\ & (((\divisor|st_reg.st3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st2~q\,
	datab => \divisor|st_reg.st3~q\,
	datac => \bintobcd|stage0|Equal0~5_combout\,
	datad => \divisor|LessThan0~32_combout\,
	combout => \divisor|st_reg~22_combout\);

-- Location: LCCOMB_X47_Y30_N20
\divisor|st_reg~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|st_reg~23_combout\ = (\divisor|st_reg.st0~2_combout\ & \divisor|st_reg~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st0~2_combout\,
	datad => \divisor|st_reg~22_combout\,
	combout => \divisor|st_reg~23_combout\);

-- Location: FF_X47_Y30_N21
\divisor|st_reg.st3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|st_reg~23_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|st_reg.st3~q\);

-- Location: LCCOMB_X47_Y34_N22
\divisor|st_reg.st0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|st_reg.st0~0_combout\ = (!\divisor|st_reg.st1~q\ & (\divisor|st_reg.st0~q\ & (!\divisor|st_reg.st3~q\ & !\divisor|st_reg.st2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st1~q\,
	datab => \divisor|st_reg.st0~q\,
	datac => \divisor|st_reg.st3~q\,
	datad => \divisor|st_reg.st2~q\,
	combout => \divisor|st_reg.st0~0_combout\);

-- Location: LCCOMB_X47_Y34_N4
\divisor|st_reg.st0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|st_reg.st0~1_combout\ = (\divisor|st_reg.st1~q\ & (((\divisor|st_reg.st3~q\) # (\divisor|st_reg.st2~q\)) # (!\divisor|st_reg.st0~q\))) # (!\divisor|st_reg.st1~q\ & ((\divisor|st_reg.st0~q\ & (\divisor|st_reg.st3~q\ & \divisor|st_reg.st2~q\)) # 
-- (!\divisor|st_reg.st0~q\ & ((\divisor|st_reg.st3~q\) # (\divisor|st_reg.st2~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st1~q\,
	datab => \divisor|st_reg.st0~q\,
	datac => \divisor|st_reg.st3~q\,
	datad => \divisor|st_reg.st2~q\,
	combout => \divisor|st_reg.st0~1_combout\);

-- Location: LCCOMB_X47_Y34_N6
\divisor|st_reg.st0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|st_reg.st0~2_combout\ = (\divisor|st_reg.st0~0_combout\ & ((\divisor|st_reg.st4~q\ & (!\divisor|st_reg.st0~1_combout\ & !\divisor|st_reg.st5~q\)) # (!\divisor|st_reg.st4~q\ & (\divisor|st_reg.st0~1_combout\ $ (\divisor|st_reg.st5~q\))))) # 
-- (!\divisor|st_reg.st0~0_combout\ & (!\divisor|st_reg.st4~q\ & (!\divisor|st_reg.st0~1_combout\ & !\divisor|st_reg.st5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st0~0_combout\,
	datab => \divisor|st_reg.st4~q\,
	datac => \divisor|st_reg.st0~1_combout\,
	datad => \divisor|st_reg.st5~q\,
	combout => \divisor|st_reg.st0~2_combout\);

-- Location: LCCOMB_X47_Y30_N22
\divisor|st_reg~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|st_reg~16_combout\ = (\divisor|st_reg.st4~q\ & ((\controlador|state_reg.st5~q\) # ((\divisor|st_reg.st3~q\ & \divisor|LessThan0~32_combout\)))) # (!\divisor|st_reg.st4~q\ & (\divisor|st_reg.st3~q\ & ((\divisor|LessThan0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st4~q\,
	datab => \divisor|st_reg.st3~q\,
	datac => \controlador|state_reg.st5~q\,
	datad => \divisor|LessThan0~32_combout\,
	combout => \divisor|st_reg~16_combout\);

-- Location: LCCOMB_X47_Y30_N26
\divisor|st_reg~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|st_reg~17_combout\ = (\divisor|st_reg.st0~2_combout\ & ((\bintobcd|stage0|Equal0~5_combout\ & ((\divisor|st_reg~16_combout\))) # (!\bintobcd|stage0|Equal0~5_combout\ & (\divisor|st_reg.st4~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st0~2_combout\,
	datab => \bintobcd|stage0|Equal0~5_combout\,
	datac => \divisor|st_reg.st4~q\,
	datad => \divisor|st_reg~16_combout\,
	combout => \divisor|st_reg~17_combout\);

-- Location: FF_X47_Y30_N27
\divisor|st_reg.st4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|st_reg~17_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|st_reg.st4~q\);

-- Location: LCCOMB_X47_Y34_N20
\divisor|ack~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|ack~0_combout\ = (\divisor|st_reg.st4~q\) # ((\divisor|ack~q\ & !\divisor|st_reg.st5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \divisor|st_reg.st4~q\,
	datac => \divisor|ack~q\,
	datad => \divisor|st_reg.st5~q\,
	combout => \divisor|ack~0_combout\);

-- Location: FF_X47_Y34_N21
\divisor|ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|ack~0_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|ack~q\);

-- Location: LCCOMB_X51_Y32_N20
\controlador|state_reg~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~51_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & ((\controlador|state_reg.st5~q\) # ((!\divisor|ack~q\ & \controlador|state_reg.st9~q\)))) # (!\bintobcd|stage0|Equal0~5_combout\ & (((\controlador|state_reg.st9~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|ack~q\,
	datab => \controlador|state_reg.st9~q\,
	datac => \bintobcd|stage0|Equal0~5_combout\,
	datad => \controlador|state_reg.st5~q\,
	combout => \controlador|state_reg~51_combout\);

-- Location: LCCOMB_X51_Y32_N8
\controlador|state_reg~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~52_combout\ = (\controlador|state_reg.st0~13_combout\ & \controlador|state_reg~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlador|state_reg.st0~13_combout\,
	datad => \controlador|state_reg~51_combout\,
	combout => \controlador|state_reg~52_combout\);

-- Location: FF_X51_Y32_N9
\controlador|state_reg.st9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|state_reg~52_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|state_reg.st9~q\);

-- Location: LCCOMB_X51_Y32_N14
\controlador|state_next.st13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_next.st13~0_combout\ = (\controlador|state_reg.st9~q\ & \divisor|ack~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \controlador|state_reg.st9~q\,
	datad => \divisor|ack~q\,
	combout => \controlador|state_next.st13~0_combout\);

-- Location: LCCOMB_X54_Y32_N24
\controlador|state_reg~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~60_combout\ = (\controlador|state_reg.st0~13_combout\ & ((\bintobcd|stage0|Equal0~5_combout\ & (\controlador|state_next.st13~0_combout\)) # (!\bintobcd|stage0|Equal0~5_combout\ & ((\controlador|state_reg.st13~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_next.st13~0_combout\,
	datab => \bintobcd|stage0|Equal0~5_combout\,
	datac => \controlador|state_reg.st13~q\,
	datad => \controlador|state_reg.st0~13_combout\,
	combout => \controlador|state_reg~60_combout\);

-- Location: FF_X54_Y32_N25
\controlador|state_reg.st13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|state_reg~60_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|state_reg.st13~q\);

-- Location: LCCOMB_X52_Y32_N26
\controlador|state_reg.st0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg.st0~1_combout\ = (\controlador|state_reg.st0~q\ & (!\controlador|state_reg.st15~q\ & !\controlador|state_reg.st16~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlador|state_reg.st0~q\,
	datac => \controlador|state_reg.st15~q\,
	datad => \controlador|state_reg.st16~q\,
	combout => \controlador|state_reg.st0~1_combout\);

-- Location: LCCOMB_X51_Y32_N30
\controlador|state_reg.st0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg.st0~10_combout\ = (\controlador|state_reg.st13~q\ & (((!\controlador|state_reg.st14~q\ & \controlador|state_reg.st0~1_combout\)))) # (!\controlador|state_reg.st13~q\ & ((\controlador|state_reg.st14~q\ & 
-- ((\controlador|state_reg.st0~1_combout\))) # (!\controlador|state_reg.st14~q\ & (\controlador|state_reg.st0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st0~9_combout\,
	datab => \controlador|state_reg.st13~q\,
	datac => \controlador|state_reg.st14~q\,
	datad => \controlador|state_reg.st0~1_combout\,
	combout => \controlador|state_reg.st0~10_combout\);

-- Location: LCCOMB_X51_Y32_N0
\controlador|state_reg.st0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg.st0~2_combout\ = (!\controlador|state_reg.st13~q\ & (!\controlador|state_reg.st14~q\ & \controlador|state_reg.st0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlador|state_reg.st13~q\,
	datac => \controlador|state_reg.st14~q\,
	datad => \controlador|state_reg.st0~1_combout\,
	combout => \controlador|state_reg.st0~2_combout\);

-- Location: LCCOMB_X52_Y32_N8
\controlador|state_reg~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~69_combout\ = (!\fsm_calcu|Op_reg\(1) & (\fsm_calcu|Op_reg\(2) & (!\fsm_calcu|Op_reg\(0) & \controlador|state_reg~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_calcu|Op_reg\(1),
	datab => \fsm_calcu|Op_reg\(2),
	datac => \fsm_calcu|Op_reg\(0),
	datad => \controlador|state_reg~40_combout\,
	combout => \controlador|state_reg~69_combout\);

-- Location: LCCOMB_X52_Y31_N12
\controlador|state_reg~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~70_combout\ = (\controlador|state_reg.st0~13_combout\ & ((\controlador|state_reg~69_combout\) # ((!\bintobcd|stage0|Equal0~5_combout\ & \controlador|state_reg.st4~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st0~13_combout\,
	datab => \bintobcd|stage0|Equal0~5_combout\,
	datac => \controlador|state_reg.st4~q\,
	datad => \controlador|state_reg~69_combout\,
	combout => \controlador|state_reg~70_combout\);

-- Location: FF_X52_Y31_N13
\controlador|state_reg.st4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|state_reg~70_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|state_reg.st4~q\);

-- Location: LCCOMB_X46_Y34_N2
\multiplicacion|state_reg~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|state_reg~28_combout\ = (\multiplicacion|state_reg.st6~q\ & ((\controlador|state_reg.st4~q\) # (!\bintobcd|stage0|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|stage0|Equal0~5_combout\,
	datac => \multiplicacion|state_reg.st6~q\,
	datad => \controlador|state_reg.st4~q\,
	combout => \multiplicacion|state_reg~28_combout\);

-- Location: LCCOMB_X46_Y34_N22
\multiplicacion|state_reg~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|state_reg~29_combout\ = (\multiplicacion|state_reg.st0~4_combout\ & ((\multiplicacion|state_reg~28_combout\) # ((\multiplicacion|state_reg.st5~q\ & \bintobcd|stage0|Equal0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|state_reg.st0~4_combout\,
	datab => \multiplicacion|state_reg.st5~q\,
	datac => \bintobcd|stage0|Equal0~5_combout\,
	datad => \multiplicacion|state_reg~28_combout\,
	combout => \multiplicacion|state_reg~29_combout\);

-- Location: FF_X46_Y34_N23
\multiplicacion|state_reg.st6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|state_reg~29_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|state_reg.st6~q\);

-- Location: LCCOMB_X46_Y34_N28
\multiplicacion|state_reg~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|state_reg~26_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & (!\controlador|state_reg.st4~q\ & (\multiplicacion|state_reg.st6~q\))) # (!\bintobcd|stage0|Equal0~5_combout\ & (((\multiplicacion|state_reg.st7~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st4~q\,
	datab => \bintobcd|stage0|Equal0~5_combout\,
	datac => \multiplicacion|state_reg.st6~q\,
	datad => \multiplicacion|state_reg.st7~q\,
	combout => \multiplicacion|state_reg~26_combout\);

-- Location: LCCOMB_X46_Y34_N16
\multiplicacion|state_reg~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|state_reg~27_combout\ = (\multiplicacion|state_reg.st0~4_combout\ & \multiplicacion|state_reg~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|state_reg.st0~4_combout\,
	datad => \multiplicacion|state_reg~26_combout\,
	combout => \multiplicacion|state_reg~27_combout\);

-- Location: FF_X46_Y34_N17
\multiplicacion|state_reg.st7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|state_reg~27_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|state_reg.st7~q\);

-- Location: LCCOMB_X46_Y34_N18
\multiplicacion|state_reg~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|state_reg~24_combout\ = (!\multiplicacion|state_reg.st0~q\ & ((!\controlador|state_reg.st4~q\) # (!\bintobcd|stage0|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|state_reg.st0~q\,
	datac => \bintobcd|stage0|Equal0~5_combout\,
	datad => \controlador|state_reg.st4~q\,
	combout => \multiplicacion|state_reg~24_combout\);

-- Location: LCCOMB_X46_Y34_N14
\multiplicacion|state_reg~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|state_reg~25_combout\ = (\multiplicacion|state_reg.st0~4_combout\ & (!\multiplicacion|state_reg~24_combout\ & ((!\bintobcd|stage0|Equal0~5_combout\) # (!\multiplicacion|state_reg.st7~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|state_reg.st0~4_combout\,
	datab => \multiplicacion|state_reg.st7~q\,
	datac => \bintobcd|stage0|Equal0~5_combout\,
	datad => \multiplicacion|state_reg~24_combout\,
	combout => \multiplicacion|state_reg~25_combout\);

-- Location: FF_X46_Y34_N15
\multiplicacion|state_reg.st0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|state_reg~25_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|state_reg.st0~q\);

-- Location: LCCOMB_X46_Y34_N26
\multiplicacion|state_reg.st0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|state_reg.st0~2_combout\ = (!\multiplicacion|state_reg.st6~q\ & (!\multiplicacion|state_reg.st5~q\ & (\multiplicacion|state_reg.st0~q\ & !\multiplicacion|state_reg.st7~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|state_reg.st6~q\,
	datab => \multiplicacion|state_reg.st5~q\,
	datac => \multiplicacion|state_reg.st0~q\,
	datad => \multiplicacion|state_reg.st7~q\,
	combout => \multiplicacion|state_reg.st0~2_combout\);

-- Location: LCCOMB_X46_Y34_N20
\multiplicacion|state_reg.st0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|state_reg.st0~0_combout\ = (\multiplicacion|state_reg.st6~q\ & (!\multiplicacion|state_reg.st5~q\ & (\multiplicacion|state_reg.st0~q\ & !\multiplicacion|state_reg.st7~q\))) # (!\multiplicacion|state_reg.st6~q\ & 
-- ((\multiplicacion|state_reg.st5~q\ & (\multiplicacion|state_reg.st0~q\ & !\multiplicacion|state_reg.st7~q\)) # (!\multiplicacion|state_reg.st5~q\ & (\multiplicacion|state_reg.st0~q\ $ (!\multiplicacion|state_reg.st7~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|state_reg.st6~q\,
	datab => \multiplicacion|state_reg.st5~q\,
	datac => \multiplicacion|state_reg.st0~q\,
	datad => \multiplicacion|state_reg.st7~q\,
	combout => \multiplicacion|state_reg.st0~0_combout\);

-- Location: LCCOMB_X46_Y34_N12
\multiplicacion|state_reg~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|state_reg~30_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & (\controlador|state_reg.st4~q\ & (!\multiplicacion|state_reg.st0~q\))) # (!\bintobcd|stage0|Equal0~5_combout\ & (((\multiplicacion|state_reg.st1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st4~q\,
	datab => \multiplicacion|state_reg.st0~q\,
	datac => \bintobcd|stage0|Equal0~5_combout\,
	datad => \multiplicacion|state_reg.st1~q\,
	combout => \multiplicacion|state_reg~30_combout\);

-- Location: LCCOMB_X46_Y34_N10
\multiplicacion|state_reg~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|state_reg~31_combout\ = (\multiplicacion|state_reg.st0~4_combout\ & \multiplicacion|state_reg~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|state_reg.st0~4_combout\,
	datad => \multiplicacion|state_reg~30_combout\,
	combout => \multiplicacion|state_reg~31_combout\);

-- Location: FF_X46_Y34_N11
\multiplicacion|state_reg.st1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|state_reg~31_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|state_reg.st1~q\);

-- Location: LCCOMB_X46_Y31_N24
\multiplicacion|stagee|q_reg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagee|q_reg[0]~feeder_combout\ = \reg_desp_B|stage4|q_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_desp_B|stage4|q_reg\(0),
	combout => \multiplicacion|stagee|q_reg[0]~feeder_combout\);

-- Location: LCCOMB_X46_Y31_N22
\multiplicacion|stagee|q_reg[0]~_wirecell\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagee|q_reg[0]~_wirecell_combout\ = !\multiplicacion|stagee|q_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multiplicacion|stagee|q_reg\(0),
	combout => \multiplicacion|stagee|q_reg[0]~_wirecell_combout\);

-- Location: FF_X46_Y31_N25
\multiplicacion|stagee|q_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stagee|q_reg[0]~feeder_combout\,
	asdata => \multiplicacion|stagee|q_reg[0]~_wirecell_combout\,
	clrn => \reset_n~input_o\,
	sload => \multiplicacion|state_reg.st4~q\,
	ena => \multiplicacion|stagee|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagee|q_reg\(0));

-- Location: LCCOMB_X49_Y31_N4
\multiplicacion|n_next[1]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|n_next[1]~7_combout\ = (\multiplicacion|state_reg.st4~q\ & (\multiplicacion|stagee|q_reg\(0) $ (((!\multiplicacion|stagee|q_reg\(1)))))) # (!\multiplicacion|state_reg.st4~q\ & (((\bcd_B|stage9|gen1:1:stage0|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagee|q_reg\(0),
	datab => \bcd_B|stage9|gen1:1:stage0|s~0_combout\,
	datac => \multiplicacion|stagee|q_reg\(1),
	datad => \multiplicacion|state_reg.st4~q\,
	combout => \multiplicacion|n_next[1]~7_combout\);

-- Location: FF_X49_Y31_N5
\multiplicacion|stagee|q_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|n_next[1]~7_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagee|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagee|q_reg\(1));

-- Location: LCCOMB_X49_Y31_N14
\multiplicacion|n_next[2]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|n_next[2]~5_combout\ = (\multiplicacion|state_reg.st4~q\ & (\multiplicacion|stagee|q_reg\(2) $ (((!\multiplicacion|stagee|q_reg\(0) & !\multiplicacion|stagee|q_reg\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagee|q_reg\(0),
	datab => \multiplicacion|stagee|q_reg\(2),
	datac => \multiplicacion|stagee|q_reg\(1),
	datad => \multiplicacion|state_reg.st4~q\,
	combout => \multiplicacion|n_next[2]~5_combout\);

-- Location: LCCOMB_X49_Y31_N2
\multiplicacion|n_next[2]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|n_next[2]~6_combout\ = (\multiplicacion|n_next[2]~5_combout\) # ((!\multiplicacion|state_reg.st4~q\ & \bcd_B|stage9|gen1:2:stage0|s~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|state_reg.st4~q\,
	datac => \multiplicacion|n_next[2]~5_combout\,
	datad => \bcd_B|stage9|gen1:2:stage0|s~combout\,
	combout => \multiplicacion|n_next[2]~6_combout\);

-- Location: FF_X49_Y31_N3
\multiplicacion|stagee|q_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|n_next[2]~6_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagee|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagee|q_reg\(2));

-- Location: LCCOMB_X49_Y31_N24
\multiplicacion|staged|gen1:3:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|staged|gen1:3:stage0|s~combout\ = \multiplicacion|stagee|q_reg\(3) $ (((\multiplicacion|stagee|q_reg\(0)) # ((\multiplicacion|stagee|q_reg\(2)) # (\multiplicacion|stagee|q_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagee|q_reg\(0),
	datab => \multiplicacion|stagee|q_reg\(2),
	datac => \multiplicacion|stagee|q_reg\(1),
	datad => \multiplicacion|stagee|q_reg\(3),
	combout => \multiplicacion|staged|gen1:3:stage0|s~combout\);

-- Location: LCCOMB_X49_Y31_N16
\multiplicacion|n_next[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|n_next[3]~4_combout\ = (\multiplicacion|state_reg.st4~q\ & ((!\multiplicacion|staged|gen1:3:stage0|s~combout\))) # (!\multiplicacion|state_reg.st4~q\ & (\bcd_B|stage9|gen1:3:stage0|s~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|state_reg.st4~q\,
	datac => \bcd_B|stage9|gen1:3:stage0|s~combout\,
	datad => \multiplicacion|staged|gen1:3:stage0|s~combout\,
	combout => \multiplicacion|n_next[3]~4_combout\);

-- Location: FF_X49_Y31_N17
\multiplicacion|stagee|q_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|n_next[3]~4_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagee|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagee|q_reg\(3));

-- Location: LCCOMB_X49_Y31_N22
\multiplicacion|Equal2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|Equal2~0_combout\ = (!\multiplicacion|stagee|q_reg\(0) & (!\multiplicacion|stagee|q_reg\(3) & (!\multiplicacion|stagee|q_reg\(1) & !\multiplicacion|stagee|q_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagee|q_reg\(0),
	datab => \multiplicacion|stagee|q_reg\(3),
	datac => \multiplicacion|stagee|q_reg\(1),
	datad => \multiplicacion|stagee|q_reg\(2),
	combout => \multiplicacion|Equal2~0_combout\);

-- Location: LCCOMB_X47_Y32_N24
\multiplicacion|n_next[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|n_next[4]~8_combout\ = (\multiplicacion|state_reg.st4~q\ & (\multiplicacion|Equal2~0_combout\ $ ((\multiplicacion|stagee|q_reg\(4))))) # (!\multiplicacion|state_reg.st4~q\ & (((\bcd_B|stage9|gen1:4:stage0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|state_reg.st4~q\,
	datab => \multiplicacion|Equal2~0_combout\,
	datac => \multiplicacion|stagee|q_reg\(4),
	datad => \bcd_B|stage9|gen1:4:stage0|s~combout\,
	combout => \multiplicacion|n_next[4]~8_combout\);

-- Location: FF_X47_Y32_N25
\multiplicacion|stagee|q_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|n_next[4]~8_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagee|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagee|q_reg\(4));

-- Location: LCCOMB_X47_Y32_N26
\multiplicacion|Equal2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|Equal2~1_combout\ = (\multiplicacion|Equal2~0_combout\ & !\multiplicacion|stagee|q_reg\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multiplicacion|Equal2~0_combout\,
	datad => \multiplicacion|stagee|q_reg\(4),
	combout => \multiplicacion|Equal2~1_combout\);

-- Location: LCCOMB_X47_Y32_N8
\multiplicacion|n_next[5]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|n_next[5]~11_combout\ = (\multiplicacion|state_reg.st4~q\ & (\multiplicacion|Equal2~1_combout\ $ (((\multiplicacion|stagee|q_reg\(5)))))) # (!\multiplicacion|state_reg.st4~q\ & (((\bcd_B|stage9|gen1:5:stage0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|Equal2~1_combout\,
	datab => \bcd_B|stage9|gen1:5:stage0|s~combout\,
	datac => \multiplicacion|stagee|q_reg\(5),
	datad => \multiplicacion|state_reg.st4~q\,
	combout => \multiplicacion|n_next[5]~11_combout\);

-- Location: FF_X47_Y32_N9
\multiplicacion|stagee|q_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|n_next[5]~11_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagee|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagee|q_reg\(5));

-- Location: LCCOMB_X47_Y32_N14
\multiplicacion|staged|gen1:6:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|staged|gen1:6:stage0|s~combout\ = \multiplicacion|stagee|q_reg\(6) $ (((\multiplicacion|stagee|q_reg\(5)) # ((\multiplicacion|stagee|q_reg\(4)) # (!\multiplicacion|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagee|q_reg\(5),
	datab => \multiplicacion|stagee|q_reg\(4),
	datac => \multiplicacion|Equal2~0_combout\,
	datad => \multiplicacion|stagee|q_reg\(6),
	combout => \multiplicacion|staged|gen1:6:stage0|s~combout\);

-- Location: LCCOMB_X47_Y32_N18
\multiplicacion|n_next[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|n_next[6]~10_combout\ = (\multiplicacion|state_reg.st4~q\ & (!\multiplicacion|staged|gen1:6:stage0|s~combout\)) # (!\multiplicacion|state_reg.st4~q\ & ((\bcd_B|stage9|gen1:6:stage0|s~1_combout\ $ 
-- (\bcd_B|stage9|gen1:5:stage0|cout~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|state_reg.st4~q\,
	datab => \multiplicacion|staged|gen1:6:stage0|s~combout\,
	datac => \bcd_B|stage9|gen1:6:stage0|s~1_combout\,
	datad => \bcd_B|stage9|gen1:5:stage0|cout~2_combout\,
	combout => \multiplicacion|n_next[6]~10_combout\);

-- Location: FF_X47_Y32_N19
\multiplicacion|stagee|q_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|n_next[6]~10_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagee|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagee|q_reg\(6));

-- Location: LCCOMB_X47_Y32_N20
\multiplicacion|staged|gen1:7:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|staged|gen1:7:stage0|s~combout\ = \multiplicacion|stagee|q_reg\(7) $ ((((\multiplicacion|stagee|q_reg\(5)) # (\multiplicacion|stagee|q_reg\(6))) # (!\multiplicacion|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|Equal2~1_combout\,
	datab => \multiplicacion|stagee|q_reg\(7),
	datac => \multiplicacion|stagee|q_reg\(5),
	datad => \multiplicacion|stagee|q_reg\(6),
	combout => \multiplicacion|staged|gen1:7:stage0|s~combout\);

-- Location: LCCOMB_X47_Y32_N16
\multiplicacion|n_next[7]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|n_next[7]~9_combout\ = (\multiplicacion|state_reg.st4~q\ & (((!\multiplicacion|staged|gen1:7:stage0|s~combout\)))) # (!\multiplicacion|state_reg.st4~q\ & (\bcd_B|stage9|gen1:6:stage0|cout~0_combout\ $ 
-- ((\bcd_B|stage8|gen1:6:stage0|s~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|state_reg.st4~q\,
	datab => \bcd_B|stage9|gen1:6:stage0|cout~0_combout\,
	datac => \bcd_B|stage8|gen1:6:stage0|s~1_combout\,
	datad => \multiplicacion|staged|gen1:7:stage0|s~combout\,
	combout => \multiplicacion|n_next[7]~9_combout\);

-- Location: FF_X47_Y32_N17
\multiplicacion|stagee|q_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|n_next[7]~9_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagee|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagee|q_reg\(7));

-- Location: LCCOMB_X47_Y32_N10
\multiplicacion|Equal2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|Equal2~2_combout\ = (\multiplicacion|Equal2~1_combout\ & (!\multiplicacion|stagee|q_reg\(7) & (!\multiplicacion|stagee|q_reg\(5) & !\multiplicacion|stagee|q_reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|Equal2~1_combout\,
	datab => \multiplicacion|stagee|q_reg\(7),
	datac => \multiplicacion|stagee|q_reg\(5),
	datad => \multiplicacion|stagee|q_reg\(6),
	combout => \multiplicacion|Equal2~2_combout\);

-- Location: LCCOMB_X47_Y32_N28
\multiplicacion|n_next[8]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|n_next[8]~15_combout\ = (\multiplicacion|state_reg.st4~q\ & ((\multiplicacion|stagee|q_reg\(8) $ (\multiplicacion|Equal2~2_combout\)))) # (!\multiplicacion|state_reg.st4~q\ & (\divisor|U_temp1|gen1:8:stage0|s~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|state_reg.st4~q\,
	datab => \divisor|U_temp1|gen1:8:stage0|s~4_combout\,
	datac => \multiplicacion|stagee|q_reg\(8),
	datad => \multiplicacion|Equal2~2_combout\,
	combout => \multiplicacion|n_next[8]~15_combout\);

-- Location: FF_X47_Y32_N29
\multiplicacion|stagee|q_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|n_next[8]~15_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagee|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagee|q_reg\(8));

-- Location: LCCOMB_X47_Y32_N2
\multiplicacion|n_next[9]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|n_next[9]~13_combout\ = (\multiplicacion|state_reg.st4~q\ & (\multiplicacion|stagee|q_reg\(9) $ (((!\multiplicacion|stagee|q_reg\(8) & \multiplicacion|Equal2~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagee|q_reg\(9),
	datab => \multiplicacion|stagee|q_reg\(8),
	datac => \multiplicacion|state_reg.st4~q\,
	datad => \multiplicacion|Equal2~2_combout\,
	combout => \multiplicacion|n_next[9]~13_combout\);

-- Location: LCCOMB_X47_Y32_N22
\multiplicacion|n_next[9]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|n_next[9]~14_combout\ = (\multiplicacion|n_next[9]~13_combout\) # ((!\multiplicacion|state_reg.st4~q\ & \divisor|U_temp1|gen1:9:stage0|s~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|state_reg.st4~q\,
	datab => \multiplicacion|n_next[9]~13_combout\,
	datad => \divisor|U_temp1|gen1:9:stage0|s~4_combout\,
	combout => \multiplicacion|n_next[9]~14_combout\);

-- Location: FF_X47_Y32_N23
\multiplicacion|stagee|q_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|n_next[9]~14_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagee|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagee|q_reg\(9));

-- Location: LCCOMB_X47_Y32_N4
\multiplicacion|staged|gen1:10:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|staged|gen1:10:stage0|s~combout\ = \multiplicacion|stagee|q_reg\(10) $ (((\multiplicacion|stagee|q_reg\(8)) # ((\multiplicacion|stagee|q_reg\(9)) # (!\multiplicacion|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagee|q_reg\(10),
	datab => \multiplicacion|stagee|q_reg\(8),
	datac => \multiplicacion|stagee|q_reg\(9),
	datad => \multiplicacion|Equal2~2_combout\,
	combout => \multiplicacion|staged|gen1:10:stage0|s~combout\);

-- Location: LCCOMB_X47_Y32_N12
\multiplicacion|n_next[10]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|n_next[10]~12_combout\ = (\multiplicacion|state_reg.st4~q\ & (!\multiplicacion|staged|gen1:10:stage0|s~combout\)) # (!\multiplicacion|state_reg.st4~q\ & ((\divisor|U_temp1|gen1:10:stage0|s~2_combout\ $ 
-- (\bcd_B|stage9|gen1:9:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|state_reg.st4~q\,
	datab => \multiplicacion|staged|gen1:10:stage0|s~combout\,
	datac => \divisor|U_temp1|gen1:10:stage0|s~2_combout\,
	datad => \bcd_B|stage9|gen1:9:stage0|cout~0_combout\,
	combout => \multiplicacion|n_next[10]~12_combout\);

-- Location: FF_X47_Y32_N13
\multiplicacion|stagee|q_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|n_next[10]~12_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagee|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagee|q_reg\(10));

-- Location: LCCOMB_X47_Y32_N30
\multiplicacion|Equal2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|Equal2~3_combout\ = (!\multiplicacion|stagee|q_reg\(10) & (!\multiplicacion|stagee|q_reg\(8) & (!\multiplicacion|stagee|q_reg\(9) & \multiplicacion|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagee|q_reg\(10),
	datab => \multiplicacion|stagee|q_reg\(8),
	datac => \multiplicacion|stagee|q_reg\(9),
	datad => \multiplicacion|Equal2~2_combout\,
	combout => \multiplicacion|Equal2~3_combout\);

-- Location: LCCOMB_X46_Y31_N10
\multiplicacion|n_next[11]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|n_next[11]~19_combout\ = (\multiplicacion|state_reg.st4~q\ & (\multiplicacion|Equal2~3_combout\ $ ((\multiplicacion|stagee|q_reg\(11))))) # (!\multiplicacion|state_reg.st4~q\ & (((\divisor|U_temp1|gen1:11:stage0|s~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|state_reg.st4~q\,
	datab => \multiplicacion|Equal2~3_combout\,
	datac => \multiplicacion|stagee|q_reg\(11),
	datad => \divisor|U_temp1|gen1:11:stage0|s~3_combout\,
	combout => \multiplicacion|n_next[11]~19_combout\);

-- Location: FF_X46_Y31_N11
\multiplicacion|stagee|q_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|n_next[11]~19_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagee|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagee|q_reg\(11));

-- Location: LCCOMB_X46_Y31_N26
\multiplicacion|n_next[12]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|n_next[12]~17_combout\ = (\multiplicacion|state_reg.st4~q\ & (\multiplicacion|stagee|q_reg\(12) $ (((!\multiplicacion|stagee|q_reg\(11) & \multiplicacion|Equal2~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagee|q_reg\(11),
	datab => \multiplicacion|state_reg.st4~q\,
	datac => \multiplicacion|Equal2~3_combout\,
	datad => \multiplicacion|stagee|q_reg\(12),
	combout => \multiplicacion|n_next[12]~17_combout\);

-- Location: LCCOMB_X46_Y31_N8
\multiplicacion|n_next[12]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|n_next[12]~18_combout\ = (\multiplicacion|n_next[12]~17_combout\) # ((!\multiplicacion|state_reg.st4~q\ & (\bcd_B|stage9|gen1:11:stage0|cout~0_combout\ $ (\bcd_B|stage8|gen1:11:stage0|s~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|state_reg.st4~q\,
	datab => \bcd_B|stage9|gen1:11:stage0|cout~0_combout\,
	datac => \bcd_B|stage8|gen1:11:stage0|s~3_combout\,
	datad => \multiplicacion|n_next[12]~17_combout\,
	combout => \multiplicacion|n_next[12]~18_combout\);

-- Location: FF_X46_Y31_N9
\multiplicacion|stagee|q_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|n_next[12]~18_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagee|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagee|q_reg\(12));

-- Location: LCCOMB_X46_Y31_N12
\multiplicacion|staged|gen1:13:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|staged|gen1:13:stage0|s~combout\ = \multiplicacion|stagee|q_reg\(13) $ (((\multiplicacion|stagee|q_reg\(11)) # ((\multiplicacion|stagee|q_reg\(12)) # (!\multiplicacion|Equal2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagee|q_reg\(11),
	datab => \multiplicacion|stagee|q_reg\(12),
	datac => \multiplicacion|Equal2~3_combout\,
	datad => \multiplicacion|stagee|q_reg\(13),
	combout => \multiplicacion|staged|gen1:13:stage0|s~combout\);

-- Location: LCCOMB_X46_Y31_N2
\multiplicacion|n_next[13]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|n_next[13]~16_combout\ = (\multiplicacion|state_reg.st4~q\ & (!\multiplicacion|staged|gen1:13:stage0|s~combout\)) # (!\multiplicacion|state_reg.st4~q\ & ((\bcd_B|stage9|gen1:13:stage0|s~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|staged|gen1:13:stage0|s~combout\,
	datab => \multiplicacion|state_reg.st4~q\,
	datac => \bcd_B|stage9|gen1:13:stage0|s~2_combout\,
	combout => \multiplicacion|n_next[13]~16_combout\);

-- Location: FF_X46_Y31_N3
\multiplicacion|stagee|q_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|n_next[13]~16_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagee|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagee|q_reg\(13));

-- Location: LCCOMB_X46_Y31_N28
\multiplicacion|Equal2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|Equal2~4_combout\ = (!\multiplicacion|stagee|q_reg\(11) & (!\multiplicacion|stagee|q_reg\(12) & (\multiplicacion|Equal2~3_combout\ & !\multiplicacion|stagee|q_reg\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagee|q_reg\(11),
	datab => \multiplicacion|stagee|q_reg\(12),
	datac => \multiplicacion|Equal2~3_combout\,
	datad => \multiplicacion|stagee|q_reg\(13),
	combout => \multiplicacion|Equal2~4_combout\);

-- Location: LCCOMB_X46_Y31_N16
\multiplicacion|n_next[14]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|n_next[14]~3_combout\ = (\multiplicacion|state_reg.st4~q\ & (\multiplicacion|Equal2~4_combout\ $ ((\multiplicacion|stagee|q_reg\(14))))) # (!\multiplicacion|state_reg.st4~q\ & (((\bcd_B|stage9|gen1:14:stage0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|state_reg.st4~q\,
	datab => \multiplicacion|Equal2~4_combout\,
	datac => \multiplicacion|stagee|q_reg\(14),
	datad => \bcd_B|stage9|gen1:14:stage0|s~combout\,
	combout => \multiplicacion|n_next[14]~3_combout\);

-- Location: FF_X46_Y31_N17
\multiplicacion|stagee|q_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|n_next[14]~3_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagee|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagee|q_reg\(14));

-- Location: LCCOMB_X46_Y31_N18
\multiplicacion|n_next[15]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|n_next[15]~1_combout\ = (\multiplicacion|state_reg.st4~q\ & (\multiplicacion|stagee|q_reg\(15) $ (((\multiplicacion|Equal2~4_combout\ & !\multiplicacion|stagee|q_reg\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagee|q_reg\(15),
	datab => \multiplicacion|Equal2~4_combout\,
	datac => \multiplicacion|state_reg.st4~q\,
	datad => \multiplicacion|stagee|q_reg\(14),
	combout => \multiplicacion|n_next[15]~1_combout\);

-- Location: LCCOMB_X46_Y31_N0
\bcd_B|stage8|gen1:14:stage0|s~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:14:stage0|s~3_combout\ = \bcd_B|stage8|gen1:14:stage0|s~2_combout\ $ (((\bcd_B|stage6|gen1:11:stage0|s~combout\ & (\bcd_B|stage6|gen1:12:stage0|s~combout\ & \bcd_B|stage7|gen1:11:stage0|cout~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage6|gen1:11:stage0|s~combout\,
	datab => \bcd_B|stage8|gen1:14:stage0|s~2_combout\,
	datac => \bcd_B|stage6|gen1:12:stage0|s~combout\,
	datad => \bcd_B|stage7|gen1:11:stage0|cout~1_combout\,
	combout => \bcd_B|stage8|gen1:14:stage0|s~3_combout\);

-- Location: LCCOMB_X46_Y31_N6
\multiplicacion|n_next[15]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|n_next[15]~2_combout\ = (\multiplicacion|n_next[15]~1_combout\) # ((!\multiplicacion|state_reg.st4~q\ & (\bcd_B|stage9|gen1:14:stage0|cout~2_combout\ $ (\bcd_B|stage8|gen1:14:stage0|s~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|state_reg.st4~q\,
	datab => \multiplicacion|n_next[15]~1_combout\,
	datac => \bcd_B|stage9|gen1:14:stage0|cout~2_combout\,
	datad => \bcd_B|stage8|gen1:14:stage0|s~3_combout\,
	combout => \multiplicacion|n_next[15]~2_combout\);

-- Location: FF_X46_Y31_N7
\multiplicacion|stagee|q_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|n_next[15]~2_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagee|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagee|q_reg\(15));

-- Location: LCCOMB_X46_Y31_N20
\multiplicacion|staged|gen1:16:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|staged|gen1:16:stage0|s~combout\ = \multiplicacion|stagee|q_reg\(16) $ (((\multiplicacion|stagee|q_reg\(15)) # ((\multiplicacion|stagee|q_reg\(14)) # (!\multiplicacion|Equal2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagee|q_reg\(15),
	datab => \multiplicacion|stagee|q_reg\(14),
	datac => \multiplicacion|stagee|q_reg\(16),
	datad => \multiplicacion|Equal2~4_combout\,
	combout => \multiplicacion|staged|gen1:16:stage0|s~combout\);

-- Location: LCCOMB_X45_Y30_N2
\multiplicacion|n_next[16]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|n_next[16]~0_combout\ = (\multiplicacion|state_reg.st4~q\ & (!\multiplicacion|staged|gen1:16:stage0|s~combout\)) # (!\multiplicacion|state_reg.st4~q\ & ((\bcd_B|stage9|gen1:16:stage0|s~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|state_reg.st4~q\,
	datab => \multiplicacion|staged|gen1:16:stage0|s~combout\,
	datad => \bcd_B|stage9|gen1:16:stage0|s~combout\,
	combout => \multiplicacion|n_next[16]~0_combout\);

-- Location: FF_X45_Y30_N3
\multiplicacion|stagee|q_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|n_next[16]~0_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagee|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagee|q_reg\(16));

-- Location: LCCOMB_X46_Y31_N14
\multiplicacion|Equal2~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|Equal2~5_combout\ = (\multiplicacion|stagee|q_reg\(15)) # ((\multiplicacion|stagee|q_reg\(14)) # ((\multiplicacion|stagee|q_reg\(16)) # (!\multiplicacion|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagee|q_reg\(15),
	datab => \multiplicacion|stagee|q_reg\(14),
	datac => \multiplicacion|stagee|q_reg\(16),
	datad => \multiplicacion|Equal2~4_combout\,
	combout => \multiplicacion|Equal2~5_combout\);

-- Location: LCCOMB_X47_Y34_N2
\multiplicacion|state_reg~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|state_reg~22_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & (((\multiplicacion|state_reg.st3~q\ & \multiplicacion|Equal2~5_combout\)))) # (!\bintobcd|stage0|Equal0~5_combout\ & (\multiplicacion|state_reg.st4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|Equal0~5_combout\,
	datab => \multiplicacion|state_reg.st4~q\,
	datac => \multiplicacion|state_reg.st3~q\,
	datad => \multiplicacion|Equal2~5_combout\,
	combout => \multiplicacion|state_reg~22_combout\);

-- Location: LCCOMB_X47_Y34_N8
\multiplicacion|state_reg~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|state_reg~23_combout\ = (\multiplicacion|state_reg.st0~4_combout\ & \multiplicacion|state_reg~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multiplicacion|state_reg.st0~4_combout\,
	datad => \multiplicacion|state_reg~22_combout\,
	combout => \multiplicacion|state_reg~23_combout\);

-- Location: FF_X47_Y34_N9
\multiplicacion|state_reg.st4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|state_reg~23_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|state_reg.st4~q\);

-- Location: LCCOMB_X47_Y31_N2
\multiplicacion|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|Equal1~0_combout\ = (!\reg_desp_B|stage4|q_reg\(0) & (!\bcd_B|stage9|gen1:3:stage0|s~combout\ & (!\bcd_B|stage9|gen1:4:stage0|s~combout\ & !\bcd_B|stage9|gen1:1:stage0|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage4|q_reg\(0),
	datab => \bcd_B|stage9|gen1:3:stage0|s~combout\,
	datac => \bcd_B|stage9|gen1:4:stage0|s~combout\,
	datad => \bcd_B|stage9|gen1:1:stage0|s~0_combout\,
	combout => \multiplicacion|Equal1~0_combout\);

-- Location: LCCOMB_X46_Y29_N20
\multiplicacion|Equal1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|Equal1~1_combout\ = (!\bcd_B|stage9|gen1:2:stage0|s~combout\ & (!\bcd_B|stage9|gen1:5:stage0|s~combout\ & (\multiplicacion|Equal1~0_combout\ & !\bcd_B|stage9|gen1:6:stage0|s~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage9|gen1:2:stage0|s~combout\,
	datab => \bcd_B|stage9|gen1:5:stage0|s~combout\,
	datac => \multiplicacion|Equal1~0_combout\,
	datad => \bcd_B|stage9|gen1:6:stage0|s~2_combout\,
	combout => \multiplicacion|Equal1~1_combout\);

-- Location: LCCOMB_X46_Y29_N6
\multiplicacion|Equal1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|Equal1~2_combout\ = (\multiplicacion|Equal1~1_combout\ & ((\divisor|U_temp1|gen1:8:stage0|s~3_combout\ & (\bcd_B|stage8|gen1:6:stage0|s~1_combout\ & \bcd_B|stage9|gen1:6:stage0|cout~0_combout\)) # 
-- (!\divisor|U_temp1|gen1:8:stage0|s~3_combout\ & (!\bcd_B|stage8|gen1:6:stage0|s~1_combout\ & !\bcd_B|stage9|gen1:6:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|U_temp1|gen1:8:stage0|s~3_combout\,
	datab => \bcd_B|stage8|gen1:6:stage0|s~1_combout\,
	datac => \bcd_B|stage9|gen1:6:stage0|cout~0_combout\,
	datad => \multiplicacion|Equal1~1_combout\,
	combout => \multiplicacion|Equal1~2_combout\);

-- Location: LCCOMB_X47_Y29_N2
\multiplicacion|Equal1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|Equal1~3_combout\ = (!\divisor|U_temp1|gen1:10:stage0|s~3_combout\ & (\multiplicacion|Equal1~2_combout\ & (!\divisor|U_temp1|gen1:11:stage0|s~3_combout\ & !\divisor|U_temp1|gen1:9:stage0|s~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|U_temp1|gen1:10:stage0|s~3_combout\,
	datab => \multiplicacion|Equal1~2_combout\,
	datac => \divisor|U_temp1|gen1:11:stage0|s~3_combout\,
	datad => \divisor|U_temp1|gen1:9:stage0|s~4_combout\,
	combout => \multiplicacion|Equal1~3_combout\);

-- Location: LCCOMB_X46_Y30_N24
\multiplicacion|Equal1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|Equal1~4_combout\ = (!\bcd_B|stage9|gen1:14:stage0|s~combout\ & (!\bcd_B|stage9|gen1:12:stage0|s~combout\ & (!\bcd_B|stage9|gen1:13:stage0|s~2_combout\ & !\bcd_B|stage9|gen1:15:stage0|s~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage9|gen1:14:stage0|s~combout\,
	datab => \bcd_B|stage9|gen1:12:stage0|s~combout\,
	datac => \bcd_B|stage9|gen1:13:stage0|s~2_combout\,
	datad => \bcd_B|stage9|gen1:15:stage0|s~combout\,
	combout => \multiplicacion|Equal1~4_combout\);

-- Location: LCCOMB_X51_Y38_N8
\multiplicacion|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|Equal0~0_combout\ = (!\bcd_A|stage9|gen1:4:stage0|s~combout\ & (!\bcd_A|stage9|gen1:3:stage0|s~combout\ & (!\bcd_A|stage9|gen1:1:stage0|s~0_combout\ & !\reg_desp_A|stage4|q_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage9|gen1:4:stage0|s~combout\,
	datab => \bcd_A|stage9|gen1:3:stage0|s~combout\,
	datac => \bcd_A|stage9|gen1:1:stage0|s~0_combout\,
	datad => \reg_desp_A|stage4|q_reg\(0),
	combout => \multiplicacion|Equal0~0_combout\);

-- Location: LCCOMB_X49_Y35_N18
\multiplicacion|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|Equal0~1_combout\ = (!\bcd_A|stage9|gen1:2:stage0|s~combout\ & (\multiplicacion|Equal0~0_combout\ & (!\bcd_A|stage9|gen1:5:stage0|s~combout\ & !\bcd_A|stage9|gen1:6:stage0|s~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage9|gen1:2:stage0|s~combout\,
	datab => \multiplicacion|Equal0~0_combout\,
	datac => \bcd_A|stage9|gen1:5:stage0|s~combout\,
	datad => \bcd_A|stage9|gen1:6:stage0|s~2_combout\,
	combout => \multiplicacion|Equal0~1_combout\);

-- Location: LCCOMB_X49_Y35_N12
\multiplicacion|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|Equal0~2_combout\ = (!\bcd_A|stage9|gen1:7:stage0|s~combout\ & (\multiplicacion|Equal0~1_combout\ & (\bcd_A|stage9|gen1:8:stage0|s~2_combout\ $ (!\bcd_A|stage9|gen1:7:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage9|gen1:7:stage0|s~combout\,
	datab => \bcd_A|stage9|gen1:8:stage0|s~2_combout\,
	datac => \bcd_A|stage9|gen1:7:stage0|cout~0_combout\,
	datad => \multiplicacion|Equal0~1_combout\,
	combout => \multiplicacion|Equal0~2_combout\);

-- Location: LCCOMB_X49_Y35_N30
\multiplicacion|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|Equal0~3_combout\ = (\multiplicacion|Equal0~2_combout\ & (!\bcd_A|stage9|gen1:9:stage0|s~7_combout\ & (!\bcd_A|stage9|gen1:10:stage0|s~2_combout\ & !\bcd_A|stage9|gen1:11:stage0|s~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|Equal0~2_combout\,
	datab => \bcd_A|stage9|gen1:9:stage0|s~7_combout\,
	datac => \bcd_A|stage9|gen1:10:stage0|s~2_combout\,
	datad => \bcd_A|stage9|gen1:11:stage0|s~2_combout\,
	combout => \multiplicacion|Equal0~3_combout\);

-- Location: LCCOMB_X49_Y34_N30
\multiplicacion|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|Equal0~4_combout\ = (!\bcd_A|stage9|gen1:13:stage0|s~2_combout\ & (!\bcd_A|stage9|gen1:12:stage0|s~combout\ & (\bcd_A|stage8|gen1:13:stage0|s~1_combout\ $ (!\bcd_A|stage9|gen1:13:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage8|gen1:13:stage0|s~1_combout\,
	datab => \bcd_A|stage9|gen1:13:stage0|s~2_combout\,
	datac => \bcd_A|stage9|gen1:13:stage0|cout~0_combout\,
	datad => \bcd_A|stage9|gen1:12:stage0|s~combout\,
	combout => \multiplicacion|Equal0~4_combout\);

-- Location: LCCOMB_X49_Y34_N24
\multiplicacion|Equal0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|Equal0~5_combout\ = (\multiplicacion|Equal0~3_combout\ & (!\bcd_A|stage9|gen1:15:stage0|s~combout\ & (\multiplicacion|Equal0~4_combout\ & !\bcd_A|stage9|gen1:16:stage0|s~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|Equal0~3_combout\,
	datab => \bcd_A|stage9|gen1:15:stage0|s~combout\,
	datac => \multiplicacion|Equal0~4_combout\,
	datad => \bcd_A|stage9|gen1:16:stage0|s~combout\,
	combout => \multiplicacion|Equal0~5_combout\);

-- Location: LCCOMB_X49_Y34_N18
\multiplicacion|cond_if\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|cond_if~combout\ = (\multiplicacion|Equal0~5_combout\) # ((!\bcd_B|stage9|gen1:16:stage0|s~combout\ & (\multiplicacion|Equal1~3_combout\ & \multiplicacion|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage9|gen1:16:stage0|s~combout\,
	datab => \multiplicacion|Equal1~3_combout\,
	datac => \multiplicacion|Equal1~4_combout\,
	datad => \multiplicacion|Equal0~5_combout\,
	combout => \multiplicacion|cond_if~combout\);

-- Location: LCCOMB_X49_Y34_N10
\multiplicacion|state_reg~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|state_reg~32_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & (\multiplicacion|state_reg.st1~q\ & ((!\multiplicacion|cond_if~combout\)))) # (!\bintobcd|stage0|Equal0~5_combout\ & (((\multiplicacion|state_reg.st2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|state_reg.st1~q\,
	datab => \multiplicacion|state_reg.st2~q\,
	datac => \bintobcd|stage0|Equal0~5_combout\,
	datad => \multiplicacion|cond_if~combout\,
	combout => \multiplicacion|state_reg~32_combout\);

-- Location: LCCOMB_X49_Y34_N16
\multiplicacion|state_reg~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|state_reg~33_combout\ = (\multiplicacion|state_reg.st0~4_combout\ & \multiplicacion|state_reg~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|state_reg.st0~4_combout\,
	datad => \multiplicacion|state_reg~32_combout\,
	combout => \multiplicacion|state_reg~33_combout\);

-- Location: FF_X49_Y34_N17
\multiplicacion|state_reg.st2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|state_reg~33_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|state_reg.st2~q\);

-- Location: LCCOMB_X47_Y34_N24
\multiplicacion|stagee|q_reg[16]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagee|q_reg[16]~0_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & ((\multiplicacion|state_reg.st4~q\) # (\multiplicacion|state_reg.st2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|state_reg.st4~q\,
	datac => \bintobcd|stage0|Equal0~5_combout\,
	datad => \multiplicacion|state_reg.st2~q\,
	combout => \multiplicacion|stagee|q_reg[16]~0_combout\);

-- Location: LCCOMB_X47_Y34_N26
\multiplicacion|state_reg~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|state_reg~34_combout\ = (\multiplicacion|state_reg.st0~4_combout\ & ((\multiplicacion|stagee|q_reg[16]~0_combout\) # ((!\bintobcd|stage0|Equal0~5_combout\ & \multiplicacion|state_reg.st3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|Equal0~5_combout\,
	datab => \multiplicacion|state_reg.st0~4_combout\,
	datac => \multiplicacion|state_reg.st3~q\,
	datad => \multiplicacion|stagee|q_reg[16]~0_combout\,
	combout => \multiplicacion|state_reg~34_combout\);

-- Location: FF_X47_Y34_N27
\multiplicacion|state_reg.st3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|state_reg~34_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|state_reg.st3~q\);

-- Location: LCCOMB_X46_Y34_N8
\multiplicacion|state_reg.st0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|state_reg.st0~1_combout\ = (\multiplicacion|state_reg.st1~q\ & (!\multiplicacion|state_reg.st3~q\ & (!\multiplicacion|state_reg.st4~q\ & !\multiplicacion|state_reg.st2~q\))) # (!\multiplicacion|state_reg.st1~q\ & 
-- ((\multiplicacion|state_reg.st3~q\ & (!\multiplicacion|state_reg.st4~q\ & !\multiplicacion|state_reg.st2~q\)) # (!\multiplicacion|state_reg.st3~q\ & (\multiplicacion|state_reg.st4~q\ $ (\multiplicacion|state_reg.st2~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|state_reg.st1~q\,
	datab => \multiplicacion|state_reg.st3~q\,
	datac => \multiplicacion|state_reg.st4~q\,
	datad => \multiplicacion|state_reg.st2~q\,
	combout => \multiplicacion|state_reg.st0~1_combout\);

-- Location: LCCOMB_X46_Y34_N0
\multiplicacion|state_reg.st0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|state_reg.st0~3_combout\ = (!\multiplicacion|state_reg.st1~q\ & (!\multiplicacion|state_reg.st3~q\ & (!\multiplicacion|state_reg.st4~q\ & !\multiplicacion|state_reg.st2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|state_reg.st1~q\,
	datab => \multiplicacion|state_reg.st3~q\,
	datac => \multiplicacion|state_reg.st4~q\,
	datad => \multiplicacion|state_reg.st2~q\,
	combout => \multiplicacion|state_reg.st0~3_combout\);

-- Location: LCCOMB_X46_Y34_N6
\multiplicacion|state_reg.st0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|state_reg.st0~4_combout\ = (\multiplicacion|state_reg.st0~2_combout\ & ((\multiplicacion|state_reg.st0~1_combout\) # ((\multiplicacion|state_reg.st0~0_combout\ & \multiplicacion|state_reg.st0~3_combout\)))) # 
-- (!\multiplicacion|state_reg.st0~2_combout\ & (\multiplicacion|state_reg.st0~0_combout\ & ((\multiplicacion|state_reg.st0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|state_reg.st0~2_combout\,
	datab => \multiplicacion|state_reg.st0~0_combout\,
	datac => \multiplicacion|state_reg.st0~1_combout\,
	datad => \multiplicacion|state_reg.st0~3_combout\,
	combout => \multiplicacion|state_reg.st0~4_combout\);

-- Location: LCCOMB_X49_Y34_N0
\multiplicacion|state_reg~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|state_reg~20_combout\ = (\multiplicacion|state_reg.st1~q\ & ((\multiplicacion|cond_if~combout\) # ((\multiplicacion|state_reg.st3~q\ & !\multiplicacion|Equal2~5_combout\)))) # (!\multiplicacion|state_reg.st1~q\ & 
-- (\multiplicacion|state_reg.st3~q\ & (!\multiplicacion|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|state_reg.st1~q\,
	datab => \multiplicacion|state_reg.st3~q\,
	datac => \multiplicacion|Equal2~5_combout\,
	datad => \multiplicacion|cond_if~combout\,
	combout => \multiplicacion|state_reg~20_combout\);

-- Location: LCCOMB_X49_Y34_N6
\multiplicacion|state_reg~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|state_reg~21_combout\ = (\multiplicacion|state_reg.st0~4_combout\ & ((\bintobcd|stage0|Equal0~5_combout\ & ((\multiplicacion|state_reg~20_combout\))) # (!\bintobcd|stage0|Equal0~5_combout\ & (\multiplicacion|state_reg.st5~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|state_reg.st0~4_combout\,
	datab => \bintobcd|stage0|Equal0~5_combout\,
	datac => \multiplicacion|state_reg.st5~q\,
	datad => \multiplicacion|state_reg~20_combout\,
	combout => \multiplicacion|state_reg~21_combout\);

-- Location: FF_X49_Y34_N7
\multiplicacion|state_reg.st5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|state_reg~21_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|state_reg.st5~q\);

-- Location: LCCOMB_X46_Y34_N24
\multiplicacion|stageg|q_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageg|q_reg~0_combout\ = (\multiplicacion|state_reg.st5~q\) # ((\multiplicacion|stageg|q_reg~q\ & !\multiplicacion|state_reg.st7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|state_reg.st5~q\,
	datac => \multiplicacion|stageg|q_reg~q\,
	datad => \multiplicacion|state_reg.st7~q\,
	combout => \multiplicacion|stageg|q_reg~0_combout\);

-- Location: FF_X46_Y34_N25
\multiplicacion|stageg|q_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageg|q_reg~0_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stageg|q_reg~q\);

-- Location: LCCOMB_X52_Y31_N6
\controlador|state_reg~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~65_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & ((\controlador|state_reg.st4~q\) # ((!\multiplicacion|stageg|q_reg~q\ & \controlador|state_reg.st8~q\)))) # (!\bintobcd|stage0|Equal0~5_combout\ & 
-- (((\controlador|state_reg.st8~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st4~q\,
	datab => \bintobcd|stage0|Equal0~5_combout\,
	datac => \multiplicacion|stageg|q_reg~q\,
	datad => \controlador|state_reg.st8~q\,
	combout => \controlador|state_reg~65_combout\);

-- Location: LCCOMB_X52_Y31_N18
\controlador|state_reg~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~66_combout\ = (\controlador|state_reg.st0~13_combout\ & \controlador|state_reg~65_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st0~13_combout\,
	datad => \controlador|state_reg~65_combout\,
	combout => \controlador|state_reg~66_combout\);

-- Location: FF_X52_Y31_N19
\controlador|state_reg.st8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|state_reg~66_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|state_reg.st8~q\);

-- Location: LCCOMB_X52_Y31_N22
\controlador|state_next.st12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_next.st12~0_combout\ = (\multiplicacion|stageg|q_reg~q\ & \controlador|state_reg.st8~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stageg|q_reg~q\,
	datad => \controlador|state_reg.st8~q\,
	combout => \controlador|state_next.st12~0_combout\);

-- Location: LCCOMB_X52_Y31_N0
\controlador|state_reg~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~53_combout\ = (\controlador|state_reg.st0~13_combout\ & ((\bintobcd|stage0|Equal0~5_combout\ & (\controlador|state_next.st12~0_combout\)) # (!\bintobcd|stage0|Equal0~5_combout\ & ((\controlador|state_reg.st12~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_next.st12~0_combout\,
	datab => \bintobcd|stage0|Equal0~5_combout\,
	datac => \controlador|state_reg.st12~q\,
	datad => \controlador|state_reg.st0~13_combout\,
	combout => \controlador|state_reg~53_combout\);

-- Location: FF_X52_Y31_N1
\controlador|state_reg.st12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|state_reg~53_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|state_reg.st12~q\);

-- Location: LCCOMB_X52_Y32_N22
\controlador|state_reg~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~67_combout\ = (\fsm_calcu|Op_reg\(1) & (!\fsm_calcu|Op_reg\(2) & (!\fsm_calcu|Op_reg\(0) & \controlador|state_reg~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_calcu|Op_reg\(1),
	datab => \fsm_calcu|Op_reg\(2),
	datac => \fsm_calcu|Op_reg\(0),
	datad => \controlador|state_reg~40_combout\,
	combout => \controlador|state_reg~67_combout\);

-- Location: LCCOMB_X51_Y32_N2
\controlador|state_reg~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~68_combout\ = (\controlador|state_reg.st0~13_combout\ & ((\controlador|state_reg~67_combout\) # ((!\bintobcd|stage0|Equal0~5_combout\ & \controlador|state_reg.st2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|Equal0~5_combout\,
	datab => \controlador|state_reg.st0~13_combout\,
	datac => \controlador|state_reg.st2~q\,
	datad => \controlador|state_reg~67_combout\,
	combout => \controlador|state_reg~68_combout\);

-- Location: FF_X51_Y32_N3
\controlador|state_reg.st2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|state_reg~68_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|state_reg.st2~q\);

-- Location: LCCOMB_X52_Y32_N30
\controlador|state_reg~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~41_combout\ = (\fsm_calcu|Op_reg\(0) & (!\fsm_calcu|Op_reg\(2) & (\fsm_calcu|Op_reg\(1) & \controlador|state_reg~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_calcu|Op_reg\(0),
	datab => \fsm_calcu|Op_reg\(2),
	datac => \fsm_calcu|Op_reg\(1),
	datad => \controlador|state_reg~40_combout\,
	combout => \controlador|state_reg~41_combout\);

-- Location: LCCOMB_X52_Y31_N24
\controlador|state_reg~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~42_combout\ = (\controlador|state_reg.st0~13_combout\ & ((\controlador|state_reg~41_combout\) # ((!\bintobcd|stage0|Equal0~5_combout\ & \controlador|state_reg.st3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg~41_combout\,
	datab => \bintobcd|stage0|Equal0~5_combout\,
	datac => \controlador|state_reg.st3~q\,
	datad => \controlador|state_reg.st0~13_combout\,
	combout => \controlador|state_reg~42_combout\);

-- Location: FF_X52_Y31_N25
\controlador|state_reg.st3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|state_reg~42_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|state_reg.st3~q\);

-- Location: LCCOMB_X49_Y31_N10
\add_sub|state_reg~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|state_reg~18_combout\ = (\add_sub|state_reg.st2~q\ & ((\controlador|state_reg.st2~q\) # ((\controlador|state_reg.st3~q\) # (!\bintobcd|stage0|Equal0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st2~q\,
	datab => \bintobcd|stage0|Equal0~5_combout\,
	datac => \add_sub|state_reg.st2~q\,
	datad => \controlador|state_reg.st3~q\,
	combout => \add_sub|state_reg~18_combout\);

-- Location: LCCOMB_X49_Y31_N30
\add_sub|state_reg~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|state_reg~14_combout\ = (!\add_sub|state_reg.st0~q\ & (((!\controlador|state_reg.st2~q\ & !\controlador|state_reg.st3~q\)) # (!\bintobcd|stage0|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|state_reg.st0~q\,
	datab => \bintobcd|stage0|Equal0~5_combout\,
	datac => \controlador|state_reg.st2~q\,
	datad => \controlador|state_reg.st3~q\,
	combout => \add_sub|state_reg~14_combout\);

-- Location: LCCOMB_X49_Y31_N6
\add_sub|state_reg~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|state_reg~15_combout\ = (!\add_sub|state_reg~14_combout\ & (\add_sub|state_reg.st0~0_combout\ & ((!\bintobcd|stage0|Equal0~5_combout\) # (!\add_sub|state_reg.st3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|state_reg.st3~q\,
	datab => \bintobcd|stage0|Equal0~5_combout\,
	datac => \add_sub|state_reg~14_combout\,
	datad => \add_sub|state_reg.st0~0_combout\,
	combout => \add_sub|state_reg~15_combout\);

-- Location: FF_X49_Y31_N7
\add_sub|state_reg.st0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \add_sub|state_reg~15_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_sub|state_reg.st0~q\);

-- Location: LCCOMB_X49_Y31_N18
\add_sub|state_reg.st0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|state_reg.st0~0_combout\ = (\add_sub|state_reg.st3~q\ & (!\add_sub|state_reg.st1~q\ & (!\add_sub|state_reg.st2~q\ & \add_sub|state_reg.st0~q\))) # (!\add_sub|state_reg.st3~q\ & ((\add_sub|state_reg.st1~q\ & (!\add_sub|state_reg.st2~q\ & 
-- \add_sub|state_reg.st0~q\)) # (!\add_sub|state_reg.st1~q\ & (\add_sub|state_reg.st2~q\ $ (!\add_sub|state_reg.st0~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|state_reg.st3~q\,
	datab => \add_sub|state_reg.st1~q\,
	datac => \add_sub|state_reg.st2~q\,
	datad => \add_sub|state_reg.st0~q\,
	combout => \add_sub|state_reg.st0~0_combout\);

-- Location: LCCOMB_X49_Y31_N28
\add_sub|state_reg~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|state_reg~12_combout\ = (!\add_sub|state_reg.st0~q\ & (\bintobcd|stage0|Equal0~5_combout\ & ((\controlador|state_reg.st2~q\) # (\controlador|state_reg.st3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|state_reg.st0~q\,
	datab => \bintobcd|stage0|Equal0~5_combout\,
	datac => \controlador|state_reg.st2~q\,
	datad => \controlador|state_reg.st3~q\,
	combout => \add_sub|state_reg~12_combout\);

-- Location: LCCOMB_X49_Y31_N20
\add_sub|state_reg~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|state_reg~13_combout\ = (\add_sub|state_reg.st0~0_combout\ & ((\add_sub|state_reg~12_combout\) # ((!\bintobcd|stage0|Equal0~5_combout\ & \add_sub|state_reg.st1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|state_reg.st0~0_combout\,
	datab => \bintobcd|stage0|Equal0~5_combout\,
	datac => \add_sub|state_reg.st1~q\,
	datad => \add_sub|state_reg~12_combout\,
	combout => \add_sub|state_reg~13_combout\);

-- Location: FF_X49_Y31_N21
\add_sub|state_reg.st1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \add_sub|state_reg~13_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_sub|state_reg.st1~q\);

-- Location: LCCOMB_X49_Y31_N8
\add_sub|state_reg~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|state_reg~19_combout\ = (\add_sub|state_reg.st0~0_combout\ & ((\add_sub|state_reg~18_combout\) # ((\add_sub|state_reg.st1~q\ & \bintobcd|stage0|Equal0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|state_reg~18_combout\,
	datab => \add_sub|state_reg.st1~q\,
	datac => \bintobcd|stage0|Equal0~5_combout\,
	datad => \add_sub|state_reg.st0~0_combout\,
	combout => \add_sub|state_reg~19_combout\);

-- Location: FF_X49_Y31_N9
\add_sub|state_reg.st2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \add_sub|state_reg~19_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_sub|state_reg.st2~q\);

-- Location: LCCOMB_X49_Y31_N12
\add_sub|state_reg~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|state_reg~16_combout\ = (!\controlador|state_reg.st2~q\ & (\bintobcd|stage0|Equal0~5_combout\ & (\add_sub|state_reg.st2~q\ & !\controlador|state_reg.st3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st2~q\,
	datab => \bintobcd|stage0|Equal0~5_combout\,
	datac => \add_sub|state_reg.st2~q\,
	datad => \controlador|state_reg.st3~q\,
	combout => \add_sub|state_reg~16_combout\);

-- Location: LCCOMB_X49_Y31_N26
\add_sub|state_reg~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|state_reg~17_combout\ = (\add_sub|state_reg.st0~0_combout\ & ((\add_sub|state_reg~16_combout\) # ((!\bintobcd|stage0|Equal0~5_combout\ & \add_sub|state_reg.st3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|state_reg~16_combout\,
	datab => \bintobcd|stage0|Equal0~5_combout\,
	datac => \add_sub|state_reg.st3~q\,
	datad => \add_sub|state_reg.st0~0_combout\,
	combout => \add_sub|state_reg~17_combout\);

-- Location: FF_X49_Y31_N27
\add_sub|state_reg.st3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \add_sub|state_reg~17_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_sub|state_reg.st3~q\);

-- Location: LCCOMB_X46_Y34_N4
\add_sub|ack_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|ack_reg~0_combout\ = (\add_sub|state_reg.st3~q\) # ((\add_sub|ack_reg~q\ & \add_sub|state_reg.st0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|state_reg.st3~q\,
	datac => \add_sub|ack_reg~q\,
	datad => \add_sub|state_reg.st0~q\,
	combout => \add_sub|ack_reg~0_combout\);

-- Location: FF_X46_Y34_N5
\add_sub|ack_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \add_sub|ack_reg~0_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_sub|ack_reg~q\);

-- Location: LCCOMB_X52_Y34_N10
\controlador|state_reg~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~43_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & ((\controlador|state_reg.st3~q\) # ((!\add_sub|ack_reg~q\ & \controlador|state_reg.st7~q\)))) # (!\bintobcd|stage0|Equal0~5_combout\ & (((\controlador|state_reg.st7~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|Equal0~5_combout\,
	datab => \add_sub|ack_reg~q\,
	datac => \controlador|state_reg.st7~q\,
	datad => \controlador|state_reg.st3~q\,
	combout => \controlador|state_reg~43_combout\);

-- Location: LCCOMB_X52_Y34_N4
\controlador|state_reg~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~44_combout\ = (\controlador|state_reg.st0~13_combout\ & \controlador|state_reg~43_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st0~13_combout\,
	datad => \controlador|state_reg~43_combout\,
	combout => \controlador|state_reg~44_combout\);

-- Location: FF_X52_Y34_N5
\controlador|state_reg.st7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|state_reg~44_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|state_reg.st7~q\);

-- Location: LCCOMB_X52_Y34_N18
\controlador|state_reg~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~56_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & (((\add_sub|ack_reg~q\ & \controlador|state_reg.st7~q\)))) # (!\bintobcd|stage0|Equal0~5_combout\ & (\controlador|state_reg.st11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st11~q\,
	datab => \add_sub|ack_reg~q\,
	datac => \controlador|state_reg.st7~q\,
	datad => \bintobcd|stage0|Equal0~5_combout\,
	combout => \controlador|state_reg~56_combout\);

-- Location: LCCOMB_X52_Y34_N26
\controlador|state_reg~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~57_combout\ = (\controlador|state_reg.st0~13_combout\ & \controlador|state_reg~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st0~13_combout\,
	datad => \controlador|state_reg~56_combout\,
	combout => \controlador|state_reg~57_combout\);

-- Location: FF_X52_Y34_N27
\controlador|state_reg.st11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|state_reg~57_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|state_reg.st11~q\);

-- Location: LCCOMB_X51_Y32_N4
\controlador|state_reg.st0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg.st0~11_combout\ = (\controlador|state_reg.st12~q\ & (!\controlador|state_reg.st11~q\ & (!\controlador|state_reg.st9~q\ & !\controlador|state_reg.st10~q\))) # (!\controlador|state_reg.st12~q\ & ((\controlador|state_reg.st11~q\ & 
-- (!\controlador|state_reg.st9~q\ & !\controlador|state_reg.st10~q\)) # (!\controlador|state_reg.st11~q\ & (\controlador|state_reg.st9~q\ $ (\controlador|state_reg.st10~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st12~q\,
	datab => \controlador|state_reg.st11~q\,
	datac => \controlador|state_reg.st9~q\,
	datad => \controlador|state_reg.st10~q\,
	combout => \controlador|state_reg.st0~11_combout\);

-- Location: LCCOMB_X51_Y32_N18
\controlador|state_reg.st0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg.st0~0_combout\ = (!\controlador|state_reg.st12~q\ & (!\controlador|state_reg.st11~q\ & (!\controlador|state_reg.st9~q\ & !\controlador|state_reg.st10~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st12~q\,
	datab => \controlador|state_reg.st11~q\,
	datac => \controlador|state_reg.st9~q\,
	datad => \controlador|state_reg.st10~q\,
	combout => \controlador|state_reg.st0~0_combout\);

-- Location: LCCOMB_X51_Y32_N6
\controlador|state_reg.st0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg.st0~12_combout\ = (\controlador|state_reg.st0~10_combout\ & ((\controlador|state_reg.st0~0_combout\) # ((\controlador|state_reg.st0~2_combout\ & \controlador|state_reg.st0~11_combout\)))) # (!\controlador|state_reg.st0~10_combout\ & 
-- (\controlador|state_reg.st0~2_combout\ & (\controlador|state_reg.st0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st0~10_combout\,
	datab => \controlador|state_reg.st0~2_combout\,
	datac => \controlador|state_reg.st0~11_combout\,
	datad => \controlador|state_reg.st0~0_combout\,
	combout => \controlador|state_reg.st0~12_combout\);

-- Location: LCCOMB_X51_Y32_N10
\controlador|state_reg.st0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg.st0~4_combout\ = (!\controlador|state_reg.st5~q\ & (!\controlador|state_reg.st4~q\ & (!\controlador|state_reg.st3~q\ & !\controlador|state_reg.st2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st5~q\,
	datab => \controlador|state_reg.st4~q\,
	datac => \controlador|state_reg.st3~q\,
	datad => \controlador|state_reg.st2~q\,
	combout => \controlador|state_reg.st0~4_combout\);

-- Location: LCCOMB_X52_Y34_N24
\controlador|state_reg~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~63_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & ((\controlador|state_reg.st2~q\) # ((!\add_sub|ack_reg~q\ & \controlador|state_reg.st6~q\)))) # (!\bintobcd|stage0|Equal0~5_combout\ & (((\controlador|state_reg.st6~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st2~q\,
	datab => \bintobcd|stage0|Equal0~5_combout\,
	datac => \add_sub|ack_reg~q\,
	datad => \controlador|state_reg.st6~q\,
	combout => \controlador|state_reg~63_combout\);

-- Location: LCCOMB_X52_Y34_N8
\controlador|state_reg~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~64_combout\ = (\controlador|state_reg.st0~13_combout\ & \controlador|state_reg~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st0~13_combout\,
	datad => \controlador|state_reg~63_combout\,
	combout => \controlador|state_reg~64_combout\);

-- Location: FF_X52_Y34_N9
\controlador|state_reg.st6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|state_reg~64_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|state_reg.st6~q\);

-- Location: LCCOMB_X51_Y31_N16
\controlador|state_reg.st0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg.st0~5_combout\ = (\controlador|state_reg.st1~q\ & (!\controlador|state_reg.st6~q\ & (!\controlador|state_reg.st8~q\ & !\controlador|state_reg.st7~q\))) # (!\controlador|state_reg.st1~q\ & ((\controlador|state_reg.st6~q\ & 
-- (!\controlador|state_reg.st8~q\ & !\controlador|state_reg.st7~q\)) # (!\controlador|state_reg.st6~q\ & (\controlador|state_reg.st8~q\ $ (\controlador|state_reg.st7~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st1~q\,
	datab => \controlador|state_reg.st6~q\,
	datac => \controlador|state_reg.st8~q\,
	datad => \controlador|state_reg.st7~q\,
	combout => \controlador|state_reg.st0~5_combout\);

-- Location: LCCOMB_X51_Y31_N2
\controlador|state_reg.st0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg.st0~3_combout\ = (!\controlador|state_reg.st1~q\ & (!\controlador|state_reg.st6~q\ & (!\controlador|state_reg.st8~q\ & !\controlador|state_reg.st7~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st1~q\,
	datab => \controlador|state_reg.st6~q\,
	datac => \controlador|state_reg.st8~q\,
	datad => \controlador|state_reg.st7~q\,
	combout => \controlador|state_reg.st0~3_combout\);

-- Location: LCCOMB_X51_Y32_N24
\controlador|state_reg.st0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg.st0~6_combout\ = (\controlador|state_reg.st5~q\ & (!\controlador|state_reg.st4~q\ & (!\controlador|state_reg.st3~q\ & !\controlador|state_reg.st2~q\))) # (!\controlador|state_reg.st5~q\ & ((\controlador|state_reg.st4~q\ & 
-- (!\controlador|state_reg.st3~q\ & !\controlador|state_reg.st2~q\)) # (!\controlador|state_reg.st4~q\ & (\controlador|state_reg.st3~q\ $ (\controlador|state_reg.st2~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st5~q\,
	datab => \controlador|state_reg.st4~q\,
	datac => \controlador|state_reg.st3~q\,
	datad => \controlador|state_reg.st2~q\,
	combout => \controlador|state_reg.st0~6_combout\);

-- Location: LCCOMB_X51_Y32_N26
\controlador|state_reg.st0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg.st0~7_combout\ = (\controlador|state_reg.st0~4_combout\ & ((\controlador|state_reg.st0~5_combout\) # ((\controlador|state_reg.st0~3_combout\ & \controlador|state_reg.st0~6_combout\)))) # (!\controlador|state_reg.st0~4_combout\ & 
-- (((\controlador|state_reg.st0~3_combout\ & \controlador|state_reg.st0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st0~4_combout\,
	datab => \controlador|state_reg.st0~5_combout\,
	datac => \controlador|state_reg.st0~3_combout\,
	datad => \controlador|state_reg.st0~6_combout\,
	combout => \controlador|state_reg.st0~7_combout\);

-- Location: LCCOMB_X51_Y32_N28
\controlador|state_reg.st0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg.st0~8_combout\ = (\controlador|state_reg.st0~2_combout\ & (\controlador|state_reg.st0~7_combout\ & \controlador|state_reg.st0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlador|state_reg.st0~2_combout\,
	datac => \controlador|state_reg.st0~7_combout\,
	datad => \controlador|state_reg.st0~0_combout\,
	combout => \controlador|state_reg.st0~8_combout\);

-- Location: LCCOMB_X51_Y32_N16
\controlador|state_reg.st0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg.st0~13_combout\ = (\controlador|state_reg.st0~8_combout\) # ((\controlador|state_reg.st0~12_combout\ & (\controlador|state_reg.st0~3_combout\ & \controlador|state_reg.st0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st0~12_combout\,
	datab => \controlador|state_reg.st0~8_combout\,
	datac => \controlador|state_reg.st0~3_combout\,
	datad => \controlador|state_reg.st0~4_combout\,
	combout => \controlador|state_reg.st0~13_combout\);

-- Location: LCCOMB_X52_Y34_N12
\controlador|state_reg~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~54_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & (\controlador|state_reg.st6~q\ & (\add_sub|ack_reg~q\))) # (!\bintobcd|stage0|Equal0~5_combout\ & (((\controlador|state_reg.st10~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st6~q\,
	datab => \add_sub|ack_reg~q\,
	datac => \bintobcd|stage0|Equal0~5_combout\,
	datad => \controlador|state_reg.st10~q\,
	combout => \controlador|state_reg~54_combout\);

-- Location: LCCOMB_X52_Y34_N16
\controlador|state_reg~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~55_combout\ = (\controlador|state_reg.st0~13_combout\ & \controlador|state_reg~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st0~13_combout\,
	datad => \controlador|state_reg~54_combout\,
	combout => \controlador|state_reg~55_combout\);

-- Location: FF_X52_Y34_N17
\controlador|state_reg.st10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|state_reg~55_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|state_reg.st10~q\);

-- Location: LCCOMB_X51_Y32_N22
\controlador|WideOr9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|WideOr9~combout\ = (\controlador|state_reg.st10~q\) # ((\controlador|state_reg.st11~q\) # ((\controlador|state_reg.st12~q\) # (\controlador|state_reg.st13~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st10~q\,
	datab => \controlador|state_reg.st11~q\,
	datac => \controlador|state_reg.st12~q\,
	datad => \controlador|state_reg.st13~q\,
	combout => \controlador|WideOr9~combout\);

-- Location: LCCOMB_X52_Y33_N30
\controlador|state_reg~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|state_reg~45_combout\ = (\controlador|state_reg.st0~13_combout\ & ((\bintobcd|stage0|Equal0~5_combout\ & (\controlador|WideOr9~combout\)) # (!\bintobcd|stage0|Equal0~5_combout\ & ((\controlador|state_reg.st14~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|Equal0~5_combout\,
	datab => \controlador|WideOr9~combout\,
	datac => \controlador|state_reg.st14~q\,
	datad => \controlador|state_reg.st0~13_combout\,
	combout => \controlador|state_reg~45_combout\);

-- Location: FF_X52_Y33_N31
\controlador|state_reg.st14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|state_reg~45_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|state_reg.st14~q\);

-- Location: LCCOMB_X52_Y33_N24
\controlador|stage1|ack~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|ack~0_combout\ = (\reset_n~input_o\ & ((\controlador|state_reg.st14~q\) # ((\controlador|state_reg.st16~q\) # (!\controlador|state_reg.st0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st14~q\,
	datab => \controlador|state_reg.st0~q\,
	datac => \reset_n~input_o\,
	datad => \controlador|state_reg.st16~q\,
	combout => \controlador|stage1|ack~0_combout\);

-- Location: LCCOMB_X52_Y33_N28
\controlador|stage1|ack~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|ack~1_combout\ = (\controlador|stage1|ack~0_combout\ & ((\bintobcd|stage0|Equal0~5_combout\ & (\controlador|state_reg.st14~q\)) # (!\bintobcd|stage0|Equal0~5_combout\ & ((\controlador|stage1|ack~q\))))) # 
-- (!\controlador|stage1|ack~0_combout\ & (((\controlador|stage1|ack~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st14~q\,
	datab => \controlador|stage1|ack~0_combout\,
	datac => \controlador|stage1|ack~q\,
	datad => \bintobcd|stage0|Equal0~5_combout\,
	combout => \controlador|stage1|ack~1_combout\);

-- Location: FF_X52_Y33_N29
\controlador|stage1|ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|ack~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|ack~q\);

-- Location: LCCOMB_X52_Y31_N16
\fsm_calcu|U|st_reg~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg~33_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & (\controlador|stage1|ack~q\ & ((\fsm_calcu|U|st_reg.st_eop~q\) # (\fsm_calcu|U|st_reg.st_wait~q\)))) # (!\bintobcd|stage0|Equal0~5_combout\ & (((\fsm_calcu|U|st_reg.st_wait~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_calcu|U|st_reg.st_eop~q\,
	datab => \controlador|stage1|ack~q\,
	datac => \bintobcd|stage0|Equal0~5_combout\,
	datad => \fsm_calcu|U|st_reg.st_wait~q\,
	combout => \fsm_calcu|U|st_reg~33_combout\);

-- Location: LCCOMB_X52_Y31_N2
\fsm_calcu|U|st_reg~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg~34_combout\ = (\fsm_calcu|U|st_reg.st_idle~6_combout\ & \fsm_calcu|U|st_reg~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_calcu|U|st_reg.st_idle~6_combout\,
	datad => \fsm_calcu|U|st_reg~33_combout\,
	combout => \fsm_calcu|U|st_reg~34_combout\);

-- Location: FF_X52_Y31_N3
\fsm_calcu|U|st_reg.st_wait\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \fsm_calcu|U|st_reg~34_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm_calcu|U|st_reg.st_wait~q\);

-- Location: LCCOMB_X52_Y31_N14
\fsm_calcu|U|st_reg~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg~28_combout\ = ((!\controlador|stage1|ack~q\ & (\bintobcd|stage0|Equal0~5_combout\ & \fsm_calcu|U|st_reg.st_wait~q\))) # (!\fsm_calcu|U|st_reg.st_idle~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_calcu|U|st_reg.st_idle~6_combout\,
	datab => \controlador|stage1|ack~q\,
	datac => \bintobcd|stage0|Equal0~5_combout\,
	datad => \fsm_calcu|U|st_reg.st_wait~q\,
	combout => \fsm_calcu|U|st_reg~28_combout\);

-- Location: LCCOMB_X55_Y31_N20
\fsm_calcu|U|st_reg~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg~29_combout\ = (!\fsm_calcu|U|st_reg~28_combout\ & ((\fsm_calcu|U|st_reg.st_idle~q\) # ((!\fsm_calcu|eq_op~0_combout\ & \fsm_calcu|U|st_reg~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_calcu|eq_op~0_combout\,
	datab => \fsm_calcu|U|st_reg~28_combout\,
	datac => \fsm_calcu|U|st_reg.st_idle~q\,
	datad => \fsm_calcu|U|st_reg~23_combout\,
	combout => \fsm_calcu|U|st_reg~29_combout\);

-- Location: FF_X55_Y31_N21
\fsm_calcu|U|st_reg.st_idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \fsm_calcu|U|st_reg~29_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm_calcu|U|st_reg.st_idle~q\);

-- Location: LCCOMB_X55_Y31_N18
\fsm_calcu|U|st_reg~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg~26_combout\ = (!\fsm_calcu|eq_op~0_combout\ & (\fsm_calcu|U|st_reg~23_combout\ & ((\fsm_calcu|U|st_reg.st_w_a~q\) # (!\fsm_calcu|U|st_reg.st_idle~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_calcu|eq_op~0_combout\,
	datab => \fsm_calcu|U|st_reg.st_idle~q\,
	datac => \fsm_calcu|U|st_reg.st_w_a~q\,
	datad => \fsm_calcu|U|st_reg~23_combout\,
	combout => \fsm_calcu|U|st_reg~26_combout\);

-- Location: LCCOMB_X55_Y31_N2
\fsm_calcu|U|st_reg~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg~27_combout\ = (\fsm_calcu|U|st_reg.st_idle~6_combout\ & ((\fsm_calcu|U|st_reg~26_combout\) # ((!\bintobcd|stage0|Equal0~5_combout\ & \fsm_calcu|U|st_reg.st_a~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|Equal0~5_combout\,
	datab => \fsm_calcu|U|st_reg.st_idle~6_combout\,
	datac => \fsm_calcu|U|st_reg.st_a~q\,
	datad => \fsm_calcu|U|st_reg~26_combout\,
	combout => \fsm_calcu|U|st_reg~27_combout\);

-- Location: FF_X55_Y31_N3
\fsm_calcu|U|st_reg.st_a\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \fsm_calcu|U|st_reg~27_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm_calcu|U|st_reg.st_a~q\);

-- Location: LCCOMB_X55_Y31_N16
\fsm_calcu|U|st_reg~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg~39_combout\ = (\fsm_calcu|U|st_reg.st_w_a~q\ & ((\tec_calc|z~0_combout\) # ((!\bintobcd|stage0|Equal0~5_combout\) # (!\fsm_calcu|valido_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tec_calc|z~0_combout\,
	datab => \fsm_calcu|valido_reg~q\,
	datac => \fsm_calcu|U|st_reg.st_w_a~q\,
	datad => \bintobcd|stage0|Equal0~5_combout\,
	combout => \fsm_calcu|U|st_reg~39_combout\);

-- Location: LCCOMB_X55_Y31_N22
\fsm_calcu|U|st_reg~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg~40_combout\ = (\fsm_calcu|U|st_reg.st_idle~6_combout\ & ((\fsm_calcu|U|st_reg~39_combout\) # ((\bintobcd|stage0|Equal0~5_combout\ & \fsm_calcu|U|st_reg.st_a~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|Equal0~5_combout\,
	datab => \fsm_calcu|U|st_reg.st_a~q\,
	datac => \fsm_calcu|U|st_reg.st_idle~6_combout\,
	datad => \fsm_calcu|U|st_reg~39_combout\,
	combout => \fsm_calcu|U|st_reg~40_combout\);

-- Location: FF_X55_Y31_N23
\fsm_calcu|U|st_reg.st_w_a\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \fsm_calcu|U|st_reg~40_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm_calcu|U|st_reg.st_w_a~q\);

-- Location: LCCOMB_X55_Y31_N26
\fsm_calcu|U|st_reg.st_idle~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg.st_idle~3_combout\ = (\fsm_calcu|U|st_reg.st_w_a~q\ & (!\fsm_calcu|U|st_reg.st_w_op~q\ & (!\fsm_calcu|U|st_reg.st_op~q\ & !\fsm_calcu|U|st_reg.st_a~q\))) # (!\fsm_calcu|U|st_reg.st_w_a~q\ & ((\fsm_calcu|U|st_reg.st_w_op~q\ & 
-- (!\fsm_calcu|U|st_reg.st_op~q\ & !\fsm_calcu|U|st_reg.st_a~q\)) # (!\fsm_calcu|U|st_reg.st_w_op~q\ & (\fsm_calcu|U|st_reg.st_op~q\ $ (\fsm_calcu|U|st_reg.st_a~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_calcu|U|st_reg.st_w_a~q\,
	datab => \fsm_calcu|U|st_reg.st_w_op~q\,
	datac => \fsm_calcu|U|st_reg.st_op~q\,
	datad => \fsm_calcu|U|st_reg.st_a~q\,
	combout => \fsm_calcu|U|st_reg.st_idle~3_combout\);

-- Location: LCCOMB_X52_Y31_N28
\fsm_calcu|U|st_reg.st_idle~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg.st_idle~0_combout\ = (!\fsm_calcu|U|st_reg.st_eop~q\ & (\fsm_calcu|U|st_reg.st_idle~q\ & !\fsm_calcu|U|st_reg.st_wait~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_calcu|U|st_reg.st_eop~q\,
	datab => \fsm_calcu|U|st_reg.st_idle~q\,
	datad => \fsm_calcu|U|st_reg.st_wait~q\,
	combout => \fsm_calcu|U|st_reg.st_idle~0_combout\);

-- Location: LCCOMB_X52_Y31_N20
\fsm_calcu|U|st_reg.st_idle~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg.st_idle~4_combout\ = (!\fsm_calcu|U|st_reg.st_b~q\ & (!\fsm_calcu|U|st_reg.st_w_b~q\ & \fsm_calcu|U|st_reg.st_idle~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_calcu|U|st_reg.st_b~q\,
	datac => \fsm_calcu|U|st_reg.st_w_b~q\,
	datad => \fsm_calcu|U|st_reg.st_idle~0_combout\,
	combout => \fsm_calcu|U|st_reg.st_idle~4_combout\);

-- Location: LCCOMB_X55_Y31_N28
\fsm_calcu|U|st_reg.st_idle~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg.st_idle~5_combout\ = (!\fsm_calcu|U|st_reg.st_w_a~q\ & (!\fsm_calcu|U|st_reg.st_w_op~q\ & (!\fsm_calcu|U|st_reg.st_op~q\ & !\fsm_calcu|U|st_reg.st_a~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_calcu|U|st_reg.st_w_a~q\,
	datab => \fsm_calcu|U|st_reg.st_w_op~q\,
	datac => \fsm_calcu|U|st_reg.st_op~q\,
	datad => \fsm_calcu|U|st_reg.st_a~q\,
	combout => \fsm_calcu|U|st_reg.st_idle~5_combout\);

-- Location: LCCOMB_X52_Y31_N26
\fsm_calcu|U|st_reg.st_idle~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg.st_idle~1_combout\ = (\fsm_calcu|U|st_reg.st_eop~q\ & (\fsm_calcu|U|st_reg.st_idle~q\ & !\fsm_calcu|U|st_reg.st_wait~q\)) # (!\fsm_calcu|U|st_reg.st_eop~q\ & (\fsm_calcu|U|st_reg.st_idle~q\ $ (!\fsm_calcu|U|st_reg.st_wait~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_calcu|U|st_reg.st_eop~q\,
	datab => \fsm_calcu|U|st_reg.st_idle~q\,
	datad => \fsm_calcu|U|st_reg.st_wait~q\,
	combout => \fsm_calcu|U|st_reg.st_idle~1_combout\);

-- Location: LCCOMB_X52_Y31_N10
\fsm_calcu|U|st_reg.st_idle~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg.st_idle~2_combout\ = (\fsm_calcu|U|st_reg.st_b~q\ & (!\fsm_calcu|U|st_reg.st_w_b~q\ & ((\fsm_calcu|U|st_reg.st_idle~0_combout\)))) # (!\fsm_calcu|U|st_reg.st_b~q\ & ((\fsm_calcu|U|st_reg.st_w_b~q\ & 
-- ((\fsm_calcu|U|st_reg.st_idle~0_combout\))) # (!\fsm_calcu|U|st_reg.st_w_b~q\ & (\fsm_calcu|U|st_reg.st_idle~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_calcu|U|st_reg.st_b~q\,
	datab => \fsm_calcu|U|st_reg.st_w_b~q\,
	datac => \fsm_calcu|U|st_reg.st_idle~1_combout\,
	datad => \fsm_calcu|U|st_reg.st_idle~0_combout\,
	combout => \fsm_calcu|U|st_reg.st_idle~2_combout\);

-- Location: LCCOMB_X52_Y31_N30
\fsm_calcu|U|st_reg.st_idle~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg.st_idle~6_combout\ = (\fsm_calcu|U|st_reg.st_idle~3_combout\ & ((\fsm_calcu|U|st_reg.st_idle~4_combout\) # ((\fsm_calcu|U|st_reg.st_idle~5_combout\ & \fsm_calcu|U|st_reg.st_idle~2_combout\)))) # (!\fsm_calcu|U|st_reg.st_idle~3_combout\ 
-- & (((\fsm_calcu|U|st_reg.st_idle~5_combout\ & \fsm_calcu|U|st_reg.st_idle~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_calcu|U|st_reg.st_idle~3_combout\,
	datab => \fsm_calcu|U|st_reg.st_idle~4_combout\,
	datac => \fsm_calcu|U|st_reg.st_idle~5_combout\,
	datad => \fsm_calcu|U|st_reg.st_idle~2_combout\,
	combout => \fsm_calcu|U|st_reg.st_idle~6_combout\);

-- Location: LCCOMB_X54_Y31_N24
\fsm_calcu|U|st_reg~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg~22_combout\ = (\fsm_calcu|U|st_reg.st_w_op~q\) # ((!\fsm_calcu|Equal0~0_combout\ & \fsm_calcu|U|st_reg.st_w_b~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_calcu|Equal0~0_combout\,
	datab => \fsm_calcu|U|st_reg.st_w_op~q\,
	datad => \fsm_calcu|U|st_reg.st_w_b~q\,
	combout => \fsm_calcu|U|st_reg~22_combout\);

-- Location: LCCOMB_X55_Y31_N0
\fsm_calcu|U|st_reg~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg~24_combout\ = (!\fsm_calcu|eq_op~0_combout\ & (\fsm_calcu|U|st_reg~22_combout\ & \fsm_calcu|U|st_reg~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm_calcu|eq_op~0_combout\,
	datab => \fsm_calcu|U|st_reg~22_combout\,
	datad => \fsm_calcu|U|st_reg~23_combout\,
	combout => \fsm_calcu|U|st_reg~24_combout\);

-- Location: LCCOMB_X55_Y31_N12
\fsm_calcu|U|st_reg~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \fsm_calcu|U|st_reg~25_combout\ = (\fsm_calcu|U|st_reg.st_idle~6_combout\ & ((\fsm_calcu|U|st_reg~24_combout\) # ((!\bintobcd|stage0|Equal0~5_combout\ & \fsm_calcu|U|st_reg.st_b~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|Equal0~5_combout\,
	datab => \fsm_calcu|U|st_reg.st_idle~6_combout\,
	datac => \fsm_calcu|U|st_reg.st_b~q\,
	datad => \fsm_calcu|U|st_reg~24_combout\,
	combout => \fsm_calcu|U|st_reg~25_combout\);

-- Location: FF_X55_Y31_N13
\fsm_calcu|U|st_reg.st_b\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \fsm_calcu|U|st_reg~25_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm_calcu|U|st_reg.st_b~q\);

-- Location: FF_X52_Y31_N27
\fsm_calcu|B_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \fsm_calcu|valor_reg\(0),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \fsm_calcu|U|st_reg.st_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm_calcu|B_reg\(0));

-- Location: LCCOMB_X51_Y31_N22
\reg_desp_B|stage4|q_reg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_desp_B|stage4|q_reg[0]~feeder_combout\ = \fsm_calcu|B_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fsm_calcu|B_reg\(0),
	combout => \reg_desp_B|stage4|q_reg[0]~feeder_combout\);

-- Location: FF_X51_Y31_N23
\reg_desp_B|stage4|q_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \reg_desp_B|stage4|q_reg[0]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \reg_desp_B|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_B|stage4|q_reg\(0));

-- Location: FF_X51_Y31_N5
\reg_desp_B|stage3|q_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_B|stage4|q_reg\(0),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_B|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_B|stage3|q_reg\(0));

-- Location: FF_X51_Y29_N15
\reg_desp_B|stage2|q_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_B|stage3|q_reg\(0),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_B|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_B|stage2|q_reg\(0));

-- Location: FF_X51_Y29_N25
\reg_desp_B|stage1|q_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_B|stage2|q_reg\(0),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_B|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_B|stage1|q_reg\(0));

-- Location: FF_X52_Y27_N21
\reg_desp_B|stage0|q_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \reg_desp_B|stage1|q_reg\(0),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \reg_desp_B|stage0|q_reg[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_desp_B|stage0|q_reg\(0));

-- Location: LCCOMB_X52_Y27_N18
\bcd_B|stage2|gen1:3:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage2|gen1:3:stage0|s~0_combout\ = \reg_desp_B|stage0|q_reg\(3) $ (\reg_desp_B|stage0|q_reg\(1) $ (((\reg_desp_B|stage0|q_reg\(0) & \reg_desp_B|stage0|q_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage0|q_reg\(0),
	datab => \reg_desp_B|stage0|q_reg\(3),
	datac => \reg_desp_B|stage0|q_reg\(1),
	datad => \reg_desp_B|stage0|q_reg\(2),
	combout => \bcd_B|stage2|gen1:3:stage0|s~0_combout\);

-- Location: LCCOMB_X49_Y27_N14
\bcd_B|stage3|gen1:6:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage3|gen1:6:stage0|cout~0_combout\ = (\bcd_B|stage2|gen1:3:stage0|s~0_combout\ & (\bcd_B|stage2|gen1:5:stage0|s~combout\ & (\bcd_B|stage3|gen1:3:stage0|cout~0_combout\ & \bcd_B|stage2|gen1:4:stage0|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage2|gen1:3:stage0|s~0_combout\,
	datab => \bcd_B|stage2|gen1:5:stage0|s~combout\,
	datac => \bcd_B|stage3|gen1:3:stage0|cout~0_combout\,
	datad => \bcd_B|stage2|gen1:4:stage0|s~0_combout\,
	combout => \bcd_B|stage3|gen1:6:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y27_N26
\bcd_B|stage8|gen1:11:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:11:stage0|s~1_combout\ = \bcd_B|stage3|gen1:6:stage0|cout~0_combout\ $ (\bcd_B|stage6|gen1:6:stage0|s~0_combout\ $ (\bcd_B|stage2|gen1:5:stage0|cout~2_combout\ $ (\bcd_B|stage6|gen1:7:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage3|gen1:6:stage0|cout~0_combout\,
	datab => \bcd_B|stage6|gen1:6:stage0|s~0_combout\,
	datac => \bcd_B|stage2|gen1:5:stage0|cout~2_combout\,
	datad => \bcd_B|stage6|gen1:7:stage0|cout~0_combout\,
	combout => \bcd_B|stage8|gen1:11:stage0|s~1_combout\);

-- Location: LCCOMB_X46_Y27_N22
\bcd_B|stage8|gen1:11:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:11:stage0|s~2_combout\ = \bcd_B|stage8|gen1:11:stage0|s~1_combout\ $ (\bcd_B|stage6|gen1:10:stage0|s~4_combout\ $ (\bcd_B|stage4|gen1:5:stage0|s~1_combout\ $ (!\bcd_B|stage7|gen1:8:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage8|gen1:11:stage0|s~1_combout\,
	datab => \bcd_B|stage6|gen1:10:stage0|s~4_combout\,
	datac => \bcd_B|stage4|gen1:5:stage0|s~1_combout\,
	datad => \bcd_B|stage7|gen1:8:stage0|cout~0_combout\,
	combout => \bcd_B|stage8|gen1:11:stage0|s~2_combout\);

-- Location: LCCOMB_X46_Y27_N16
\bcd_B|stage8|gen1:11:stage0|s~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage8|gen1:11:stage0|s~3_combout\ = \bcd_B|stage8|gen1:11:stage0|s~2_combout\ $ (\bcd_B|stage6|gen1:9:stage0|cout~0_combout\ $ (\bcd_B|stage7|gen1:10:stage0|cout~2_combout\ $ (!\bcd_B|stage8|gen1:10:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage8|gen1:11:stage0|s~2_combout\,
	datab => \bcd_B|stage6|gen1:9:stage0|cout~0_combout\,
	datac => \bcd_B|stage7|gen1:10:stage0|cout~2_combout\,
	datad => \bcd_B|stage8|gen1:10:stage0|cout~0_combout\,
	combout => \bcd_B|stage8|gen1:11:stage0|s~3_combout\);

-- Location: LCCOMB_X46_Y30_N10
\bcd_B|stage9|gen1:14:stage0|cout~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:14:stage0|cout~2_combout\ = (\bcd_B|stage8|gen1:11:stage0|s~3_combout\ & (\bcd_B|stage9|gen1:11:stage0|cout~0_combout\ & (\bcd_B|stage8|gen1:13:stage0|s~2_combout\ & \bcd_B|stage9|gen1:13:stage0|s~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage8|gen1:11:stage0|s~3_combout\,
	datab => \bcd_B|stage9|gen1:11:stage0|cout~0_combout\,
	datac => \bcd_B|stage8|gen1:13:stage0|s~2_combout\,
	datad => \bcd_B|stage9|gen1:13:stage0|s~1_combout\,
	combout => \bcd_B|stage9|gen1:14:stage0|cout~2_combout\);

-- Location: LCCOMB_X46_Y27_N30
\bcd_B|stage9|gen1:16:stage0|s~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:16:stage0|s~1_combout\ = \bcd_B|stage7|gen1:11:stage0|cout~1_combout\ $ (!\bcd_B|stage6|gen1:11:stage0|s~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage7|gen1:11:stage0|cout~1_combout\,
	datac => \bcd_B|stage6|gen1:11:stage0|s~combout\,
	combout => \bcd_B|stage9|gen1:16:stage0|s~1_combout\);

-- Location: LCCOMB_X45_Y30_N18
\bcd_B|stage9|gen1:16:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:16:stage0|s~0_combout\ = \bcd_B|stage6|gen1:12:stage0|cout~0_combout\ $ (\bcd_B|stage5|gen1:10:stage0|cout~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcd_B|stage6|gen1:12:stage0|cout~0_combout\,
	datad => \bcd_B|stage5|gen1:10:stage0|cout~4_combout\,
	combout => \bcd_B|stage9|gen1:16:stage0|s~0_combout\);

-- Location: LCCOMB_X46_Y30_N30
\bcd_B|stage9|gen1:16:stage0|s~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:16:stage0|s~2_combout\ = (\bcd_B|stage9|gen1:16:stage0|s~1_combout\ & ((\bcd_B|stage8|gen1:13:stage0|cout~0_combout\) # (\bcd_B|stage9|gen1:16:stage0|s~0_combout\ $ (!\bcd_B|stage7|gen1:13:stage0|cout~4_combout\)))) # 
-- (!\bcd_B|stage9|gen1:16:stage0|s~1_combout\ & ((\bcd_B|stage9|gen1:16:stage0|s~0_combout\ $ (\bcd_B|stage7|gen1:13:stage0|cout~4_combout\)) # (!\bcd_B|stage8|gen1:13:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage9|gen1:16:stage0|s~1_combout\,
	datab => \bcd_B|stage9|gen1:16:stage0|s~0_combout\,
	datac => \bcd_B|stage7|gen1:13:stage0|cout~4_combout\,
	datad => \bcd_B|stage8|gen1:13:stage0|cout~0_combout\,
	combout => \bcd_B|stage9|gen1:16:stage0|s~2_combout\);

-- Location: LCCOMB_X45_Y30_N16
\bcd_B|stage9|gen1:16:stage0|s~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:16:stage0|s~3_combout\ = (\bcd_B|stage6|gen1:12:stage0|s~combout\ & ((\bcd_B|stage6|gen1:12:stage0|cout~0_combout\ & ((!\bcd_B|stage5|gen1:10:stage0|cout~4_combout\) # (!\bcd_B|stage7|gen1:12:stage0|cout~0_combout\))) # 
-- (!\bcd_B|stage6|gen1:12:stage0|cout~0_combout\ & ((\bcd_B|stage7|gen1:12:stage0|cout~0_combout\) # (\bcd_B|stage5|gen1:10:stage0|cout~4_combout\))))) # (!\bcd_B|stage6|gen1:12:stage0|s~combout\ & (\bcd_B|stage7|gen1:12:stage0|cout~0_combout\ $ 
-- (((!\bcd_B|stage6|gen1:12:stage0|cout~0_combout\ & !\bcd_B|stage5|gen1:10:stage0|cout~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110011101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage6|gen1:12:stage0|cout~0_combout\,
	datab => \bcd_B|stage6|gen1:12:stage0|s~combout\,
	datac => \bcd_B|stage7|gen1:12:stage0|cout~0_combout\,
	datad => \bcd_B|stage5|gen1:10:stage0|cout~4_combout\,
	combout => \bcd_B|stage9|gen1:16:stage0|s~3_combout\);

-- Location: LCCOMB_X46_Y30_N12
\bcd_B|stage9|gen1:16:stage0|s~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:16:stage0|s~4_combout\ = \bcd_B|stage9|gen1:16:stage0|s~3_combout\ $ (((!\bcd_B|stage7|gen1:13:stage0|cout~4_combout\ & !\bcd_B|stage9|gen1:14:stage0|cout~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcd_B|stage7|gen1:13:stage0|cout~4_combout\,
	datac => \bcd_B|stage9|gen1:16:stage0|s~3_combout\,
	datad => \bcd_B|stage9|gen1:14:stage0|cout~2_combout\,
	combout => \bcd_B|stage9|gen1:16:stage0|s~4_combout\);

-- Location: LCCOMB_X46_Y30_N18
\bcd_B|stage9|gen1:16:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bcd_B|stage9|gen1:16:stage0|s~combout\ = \bcd_B|stage9|gen1:16:stage0|s~2_combout\ $ (\bcd_B|stage9|gen1:16:stage0|s~4_combout\ $ (((\bcd_B|stage8|gen1:14:stage0|s~2_combout\) # (!\bcd_B|stage9|gen1:14:stage0|cout~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage9|gen1:14:stage0|cout~2_combout\,
	datab => \bcd_B|stage8|gen1:14:stage0|s~2_combout\,
	datac => \bcd_B|stage9|gen1:16:stage0|s~2_combout\,
	datad => \bcd_B|stage9|gen1:16:stage0|s~4_combout\,
	combout => \bcd_B|stage9|gen1:16:stage0|s~combout\);

-- Location: LCCOMB_X52_Y34_N30
\controlador|control_add_sub\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|control_add_sub~combout\ = (\controlador|state_reg.st7~q\) # (\controlador|state_reg.st3~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \controlador|state_reg.st7~q\,
	datad => \controlador|state_reg.st3~q\,
	combout => \controlador|control_add_sub~combout\);

-- Location: LCCOMB_X51_Y31_N28
\add_sub|gen1:0:U|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:0:U|cout~0_combout\ = (\reg_desp_B|stage4|q_reg\(0) & (\reg_desp_A|stage4|q_reg\(0))) # (!\reg_desp_B|stage4|q_reg\(0) & (((\controlador|state_reg.st3~q\) # (\controlador|state_reg.st7~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage4|q_reg\(0),
	datab => \reg_desp_A|stage4|q_reg\(0),
	datac => \controlador|state_reg.st3~q\,
	datad => \controlador|state_reg.st7~q\,
	combout => \add_sub|gen1:0:U|cout~0_combout\);

-- Location: LCCOMB_X50_Y31_N26
\add_sub|gen1:1:U|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:1:U|cout~0_combout\ = (\add_sub|gen1:0:U|cout~0_combout\ & ((\bcd_A|stage9|gen1:1:stage0|s~0_combout\) # (\bcd_B|stage9|gen1:1:stage0|s~0_combout\ $ (\controlador|control_add_sub~combout\)))) # (!\add_sub|gen1:0:U|cout~0_combout\ & 
-- (\bcd_A|stage9|gen1:1:stage0|s~0_combout\ & (\bcd_B|stage9|gen1:1:stage0|s~0_combout\ $ (\controlador|control_add_sub~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage9|gen1:1:stage0|s~0_combout\,
	datab => \add_sub|gen1:0:U|cout~0_combout\,
	datac => \bcd_A|stage9|gen1:1:stage0|s~0_combout\,
	datad => \controlador|control_add_sub~combout\,
	combout => \add_sub|gen1:1:U|cout~0_combout\);

-- Location: LCCOMB_X50_Y31_N16
\add_sub|gen1:2:U|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:2:U|cout~0_combout\ = (\bcd_A|stage9|gen1:2:stage0|s~combout\ & ((\add_sub|gen1:1:U|cout~0_combout\) # (\bcd_B|stage9|gen1:2:stage0|s~combout\ $ (\controlador|control_add_sub~combout\)))) # (!\bcd_A|stage9|gen1:2:stage0|s~combout\ & 
-- (\add_sub|gen1:1:U|cout~0_combout\ & (\bcd_B|stage9|gen1:2:stage0|s~combout\ $ (\controlador|control_add_sub~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage9|gen1:2:stage0|s~combout\,
	datab => \bcd_B|stage9|gen1:2:stage0|s~combout\,
	datac => \add_sub|gen1:1:U|cout~0_combout\,
	datad => \controlador|control_add_sub~combout\,
	combout => \add_sub|gen1:2:U|cout~0_combout\);

-- Location: LCCOMB_X50_Y31_N30
\add_sub|gen1:3:U|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:3:U|cout~0_combout\ = (\bcd_A|stage9|gen1:3:stage0|s~combout\ & ((\add_sub|gen1:2:U|cout~0_combout\) # (\bcd_B|stage9|gen1:3:stage0|s~combout\ $ (\controlador|control_add_sub~combout\)))) # (!\bcd_A|stage9|gen1:3:stage0|s~combout\ & 
-- (\add_sub|gen1:2:U|cout~0_combout\ & (\bcd_B|stage9|gen1:3:stage0|s~combout\ $ (\controlador|control_add_sub~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage9|gen1:3:stage0|s~combout\,
	datab => \controlador|control_add_sub~combout\,
	datac => \bcd_A|stage9|gen1:3:stage0|s~combout\,
	datad => \add_sub|gen1:2:U|cout~0_combout\,
	combout => \add_sub|gen1:3:U|cout~0_combout\);

-- Location: LCCOMB_X50_Y31_N0
\add_sub|gen1:4:U|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:4:U|cout~0_combout\ = (\add_sub|gen1:3:U|cout~0_combout\ & ((\bcd_A|stage9|gen1:4:stage0|s~combout\) # (\controlador|control_add_sub~combout\ $ (\bcd_B|stage9|gen1:4:stage0|s~combout\)))) # (!\add_sub|gen1:3:U|cout~0_combout\ & 
-- (\bcd_A|stage9|gen1:4:stage0|s~combout\ & (\controlador|control_add_sub~combout\ $ (\bcd_B|stage9|gen1:4:stage0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|gen1:3:U|cout~0_combout\,
	datab => \controlador|control_add_sub~combout\,
	datac => \bcd_B|stage9|gen1:4:stage0|s~combout\,
	datad => \bcd_A|stage9|gen1:4:stage0|s~combout\,
	combout => \add_sub|gen1:4:U|cout~0_combout\);

-- Location: LCCOMB_X50_Y32_N14
\add_sub|gen1:5:U|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:5:U|cout~0_combout\ = (\bcd_A|stage9|gen1:5:stage0|s~combout\ & ((\add_sub|gen1:4:U|cout~0_combout\) # (\bcd_B|stage9|gen1:5:stage0|s~combout\ $ (\controlador|control_add_sub~combout\)))) # (!\bcd_A|stage9|gen1:5:stage0|s~combout\ & 
-- (\add_sub|gen1:4:U|cout~0_combout\ & (\bcd_B|stage9|gen1:5:stage0|s~combout\ $ (\controlador|control_add_sub~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage9|gen1:5:stage0|s~combout\,
	datab => \controlador|control_add_sub~combout\,
	datac => \bcd_A|stage9|gen1:5:stage0|s~combout\,
	datad => \add_sub|gen1:4:U|cout~0_combout\,
	combout => \add_sub|gen1:5:U|cout~0_combout\);

-- Location: LCCOMB_X50_Y32_N2
\add_sub|gen1:6:U|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:6:U|cout~0_combout\ = (\add_sub|gen1:5:U|cout~0_combout\ & ((\bcd_A|stage9|gen1:6:stage0|s~2_combout\) # (\bcd_B|stage9|gen1:6:stage0|s~2_combout\ $ (\controlador|control_add_sub~combout\)))) # (!\add_sub|gen1:5:U|cout~0_combout\ & 
-- (\bcd_A|stage9|gen1:6:stage0|s~2_combout\ & (\bcd_B|stage9|gen1:6:stage0|s~2_combout\ $ (\controlador|control_add_sub~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage9|gen1:6:stage0|s~2_combout\,
	datab => \controlador|control_add_sub~combout\,
	datac => \add_sub|gen1:5:U|cout~0_combout\,
	datad => \bcd_A|stage9|gen1:6:stage0|s~2_combout\,
	combout => \add_sub|gen1:6:U|cout~0_combout\);

-- Location: LCCOMB_X50_Y32_N6
\add_sub|gen1:7:U|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:7:U|cout~0_combout\ = (\bcd_A|stage9|gen1:7:stage0|s~combout\ & ((\add_sub|gen1:6:U|cout~0_combout\) # (\controlador|control_add_sub~combout\ $ (\bcd_B|stage9|gen1:7:stage0|s~combout\)))) # (!\bcd_A|stage9|gen1:7:stage0|s~combout\ & 
-- (\add_sub|gen1:6:U|cout~0_combout\ & (\controlador|control_add_sub~combout\ $ (\bcd_B|stage9|gen1:7:stage0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|control_add_sub~combout\,
	datab => \bcd_B|stage9|gen1:7:stage0|s~combout\,
	datac => \bcd_A|stage9|gen1:7:stage0|s~combout\,
	datad => \add_sub|gen1:6:U|cout~0_combout\,
	combout => \add_sub|gen1:7:U|cout~0_combout\);

-- Location: LCCOMB_X50_Y32_N0
\add_sub|gen1:8:U|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:8:U|cout~0_combout\ = (\bcd_A|stage9|gen1:8:stage0|s~3_combout\ & ((\add_sub|gen1:7:U|cout~0_combout\) # (\divisor|U_temp1|gen1:8:stage0|s~4_combout\ $ (\controlador|control_add_sub~combout\)))) # (!\bcd_A|stage9|gen1:8:stage0|s~3_combout\ & 
-- (\add_sub|gen1:7:U|cout~0_combout\ & (\divisor|U_temp1|gen1:8:stage0|s~4_combout\ $ (\controlador|control_add_sub~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|U_temp1|gen1:8:stage0|s~4_combout\,
	datab => \controlador|control_add_sub~combout\,
	datac => \bcd_A|stage9|gen1:8:stage0|s~3_combout\,
	datad => \add_sub|gen1:7:U|cout~0_combout\,
	combout => \add_sub|gen1:8:U|cout~0_combout\);

-- Location: LCCOMB_X50_Y33_N18
\add_sub|gen1:9:U|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:9:U|cout~0_combout\ = (\bcd_A|stage9|gen1:9:stage0|s~7_combout\ & ((\add_sub|gen1:8:U|cout~0_combout\) # (\divisor|U_temp1|gen1:9:stage0|s~4_combout\ $ (\controlador|control_add_sub~combout\)))) # (!\bcd_A|stage9|gen1:9:stage0|s~7_combout\ & 
-- (\add_sub|gen1:8:U|cout~0_combout\ & (\divisor|U_temp1|gen1:9:stage0|s~4_combout\ $ (\controlador|control_add_sub~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|U_temp1|gen1:9:stage0|s~4_combout\,
	datab => \controlador|control_add_sub~combout\,
	datac => \bcd_A|stage9|gen1:9:stage0|s~7_combout\,
	datad => \add_sub|gen1:8:U|cout~0_combout\,
	combout => \add_sub|gen1:9:U|cout~0_combout\);

-- Location: LCCOMB_X50_Y33_N16
\add_sub|gen1:10:U|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:10:U|cout~0_combout\ = (\bcd_A|stage9|gen1:10:stage0|s~2_combout\ & ((\add_sub|gen1:9:U|cout~0_combout\) # (\controlador|control_add_sub~combout\ $ (\divisor|U_temp1|gen1:10:stage0|s~3_combout\)))) # 
-- (!\bcd_A|stage9|gen1:10:stage0|s~2_combout\ & (\add_sub|gen1:9:U|cout~0_combout\ & (\controlador|control_add_sub~combout\ $ (\divisor|U_temp1|gen1:10:stage0|s~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage9|gen1:10:stage0|s~2_combout\,
	datab => \controlador|control_add_sub~combout\,
	datac => \divisor|U_temp1|gen1:10:stage0|s~3_combout\,
	datad => \add_sub|gen1:9:U|cout~0_combout\,
	combout => \add_sub|gen1:10:U|cout~0_combout\);

-- Location: LCCOMB_X50_Y33_N6
\add_sub|gen1:11:U|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:11:U|cout~0_combout\ = (\bcd_A|stage9|gen1:11:stage0|s~2_combout\ & ((\add_sub|gen1:10:U|cout~0_combout\) # (\divisor|U_temp1|gen1:11:stage0|s~3_combout\ $ (\controlador|control_add_sub~combout\)))) # 
-- (!\bcd_A|stage9|gen1:11:stage0|s~2_combout\ & (\add_sub|gen1:10:U|cout~0_combout\ & (\divisor|U_temp1|gen1:11:stage0|s~3_combout\ $ (\controlador|control_add_sub~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage9|gen1:11:stage0|s~2_combout\,
	datab => \divisor|U_temp1|gen1:11:stage0|s~3_combout\,
	datac => \controlador|control_add_sub~combout\,
	datad => \add_sub|gen1:10:U|cout~0_combout\,
	combout => \add_sub|gen1:11:U|cout~0_combout\);

-- Location: LCCOMB_X50_Y33_N14
\add_sub|gen1:12:U|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:12:U|cout~0_combout\ = (\bcd_A|stage9|gen1:12:stage0|s~combout\ & ((\add_sub|gen1:11:U|cout~0_combout\) # (\bcd_B|stage9|gen1:12:stage0|s~combout\ $ (\controlador|control_add_sub~combout\)))) # (!\bcd_A|stage9|gen1:12:stage0|s~combout\ & 
-- (\add_sub|gen1:11:U|cout~0_combout\ & (\bcd_B|stage9|gen1:12:stage0|s~combout\ $ (\controlador|control_add_sub~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage9|gen1:12:stage0|s~combout\,
	datab => \bcd_A|stage9|gen1:12:stage0|s~combout\,
	datac => \controlador|control_add_sub~combout\,
	datad => \add_sub|gen1:11:U|cout~0_combout\,
	combout => \add_sub|gen1:12:U|cout~0_combout\);

-- Location: LCCOMB_X50_Y33_N8
\add_sub|gen1:13:U|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:13:U|cout~0_combout\ = (\add_sub|gen1:12:U|cout~0_combout\ & ((\bcd_A|stage9|gen1:13:stage0|s~2_combout\) # (\controlador|control_add_sub~combout\ $ (\bcd_B|stage9|gen1:13:stage0|s~2_combout\)))) # (!\add_sub|gen1:12:U|cout~0_combout\ & 
-- (\bcd_A|stage9|gen1:13:stage0|s~2_combout\ & (\controlador|control_add_sub~combout\ $ (\bcd_B|stage9|gen1:13:stage0|s~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|control_add_sub~combout\,
	datab => \bcd_B|stage9|gen1:13:stage0|s~2_combout\,
	datac => \add_sub|gen1:12:U|cout~0_combout\,
	datad => \bcd_A|stage9|gen1:13:stage0|s~2_combout\,
	combout => \add_sub|gen1:13:U|cout~0_combout\);

-- Location: LCCOMB_X50_Y33_N2
\add_sub|gen1:14:U|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:14:U|cout~0_combout\ = (\bcd_A|stage9|gen1:14:stage0|s~combout\ & ((\add_sub|gen1:13:U|cout~0_combout\) # (\controlador|control_add_sub~combout\ $ (\bcd_B|stage9|gen1:14:stage0|s~combout\)))) # (!\bcd_A|stage9|gen1:14:stage0|s~combout\ & 
-- (\add_sub|gen1:13:U|cout~0_combout\ & (\controlador|control_add_sub~combout\ $ (\bcd_B|stage9|gen1:14:stage0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|control_add_sub~combout\,
	datab => \bcd_B|stage9|gen1:14:stage0|s~combout\,
	datac => \bcd_A|stage9|gen1:14:stage0|s~combout\,
	datad => \add_sub|gen1:13:U|cout~0_combout\,
	combout => \add_sub|gen1:14:U|cout~0_combout\);

-- Location: LCCOMB_X50_Y33_N28
\add_sub|gen1:15:U|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:15:U|cout~0_combout\ = (\bcd_A|stage9|gen1:15:stage0|s~combout\ & ((\add_sub|gen1:14:U|cout~0_combout\) # (\controlador|control_add_sub~combout\ $ (\bcd_B|stage9|gen1:15:stage0|s~combout\)))) # (!\bcd_A|stage9|gen1:15:stage0|s~combout\ & 
-- (\add_sub|gen1:14:U|cout~0_combout\ & (\controlador|control_add_sub~combout\ $ (\bcd_B|stage9|gen1:15:stage0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|control_add_sub~combout\,
	datab => \bcd_B|stage9|gen1:15:stage0|s~combout\,
	datac => \bcd_A|stage9|gen1:15:stage0|s~combout\,
	datad => \add_sub|gen1:14:U|cout~0_combout\,
	combout => \add_sub|gen1:15:U|cout~0_combout\);

-- Location: LCCOMB_X50_Y33_N24
\add_sub|gen1:17:U|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:17:U|s~combout\ = (\bcd_A|stage9|gen1:16:stage0|s~combout\ & ((\add_sub|gen1:15:U|cout~0_combout\ & ((!\controlador|control_add_sub~combout\))) # (!\add_sub|gen1:15:U|cout~0_combout\ & (\bcd_B|stage9|gen1:16:stage0|s~combout\)))) # 
-- (!\bcd_A|stage9|gen1:16:stage0|s~combout\ & ((\add_sub|gen1:15:U|cout~0_combout\ & (\bcd_B|stage9|gen1:16:stage0|s~combout\)) # (!\add_sub|gen1:15:U|cout~0_combout\ & ((\controlador|control_add_sub~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage9|gen1:16:stage0|s~combout\,
	datab => \controlador|control_add_sub~combout\,
	datac => \bcd_A|stage9|gen1:16:stage0|s~combout\,
	datad => \add_sub|gen1:15:U|cout~0_combout\,
	combout => \add_sub|gen1:17:U|s~combout\);

-- Location: LCCOMB_X49_Y31_N0
\add_sub|pout_reg[17]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|pout_reg[17]~0_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & ((\add_sub|state_reg.st1~q\) # (!\add_sub|state_reg.st0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|state_reg.st0~q\,
	datac => \bintobcd|stage0|Equal0~5_combout\,
	datad => \add_sub|state_reg.st1~q\,
	combout => \add_sub|pout_reg[17]~0_combout\);

-- Location: FF_X50_Y33_N25
\add_sub|pout_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \add_sub|gen1:17:U|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \add_sub|ALT_INV_state_reg.st1~q\,
	ena => \add_sub|pout_reg[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_sub|pout_reg\(17));

-- Location: LCCOMB_X49_Y33_N4
\enganche_n|q_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \enganche_n|q_reg~0_combout\ = (\enganche_n|q_reg~q\) # (\add_sub|pout_reg\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \enganche_n|q_reg~q\,
	datad => \add_sub|pout_reg\(17),
	combout => \enganche_n|q_reg~0_combout\);

-- Location: FF_X49_Y33_N5
\enganche_n|q_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \enganche_n|q_reg~0_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \enganche_n|q_reg~q\);

-- Location: LCCOMB_X49_Y38_N26
\multiplicacion|stagea|q_reg[16]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagea|q_reg[16]~0_combout\ = (!\multiplicacion|state_reg.st0~q\ & \bintobcd|stage0|Equal0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multiplicacion|state_reg.st0~q\,
	datad => \bintobcd|stage0|Equal0~5_combout\,
	combout => \multiplicacion|stagea|q_reg[16]~0_combout\);

-- Location: FF_X49_Y34_N29
\multiplicacion|stagea|q_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bcd_A|stage9|gen1:16:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagea|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagea|q_reg\(16));

-- Location: FF_X49_Y34_N9
\multiplicacion|stagea|q_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bcd_A|stage9|gen1:15:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagea|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagea|q_reg\(15));

-- Location: FF_X50_Y33_N31
\multiplicacion|stagea|q_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bcd_A|stage9|gen1:14:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagea|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagea|q_reg\(14));

-- Location: FF_X49_Y35_N21
\multiplicacion|stagea|q_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bcd_A|stage9|gen1:11:stage0|s~2_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagea|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagea|q_reg\(11));

-- Location: FF_X49_Y35_N23
\multiplicacion|stagea|q_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bcd_A|stage9|gen1:10:stage0|s~2_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagea|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagea|q_reg\(10));

-- Location: LCCOMB_X49_Y35_N8
\multiplicacion|stagea|q_reg[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagea|q_reg[9]~feeder_combout\ = \bcd_A|stage9|gen1:9:stage0|s~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bcd_A|stage9|gen1:9:stage0|s~7_combout\,
	combout => \multiplicacion|stagea|q_reg[9]~feeder_combout\);

-- Location: FF_X49_Y35_N9
\multiplicacion|stagea|q_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stagea|q_reg[9]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagea|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagea|q_reg\(9));

-- Location: FF_X50_Y32_N27
\multiplicacion|stagea|q_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bcd_A|stage9|gen1:8:stage0|s~3_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagea|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagea|q_reg\(8));

-- Location: FF_X50_Y32_N5
\multiplicacion|stagea|q_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bcd_A|stage9|gen1:7:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagea|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagea|q_reg\(7));

-- Location: FF_X50_Y32_N25
\multiplicacion|stagea|q_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bcd_A|stage9|gen1:6:stage0|s~2_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagea|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagea|q_reg\(6));

-- Location: FF_X51_Y38_N19
\multiplicacion|stagea|q_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \bcd_A|stage9|gen1:3:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \multiplicacion|stagea|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagea|q_reg\(3));

-- Location: FF_X51_Y38_N29
\multiplicacion|stagea|q_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \bcd_A|stage9|gen1:2:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \multiplicacion|stagea|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagea|q_reg\(2));

-- Location: LCCOMB_X51_Y38_N14
\multiplicacion|stagea|q_reg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagea|q_reg[0]~feeder_combout\ = \reg_desp_A|stage4|q_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_desp_A|stage4|q_reg\(0),
	combout => \multiplicacion|stagea|q_reg[0]~feeder_combout\);

-- Location: FF_X51_Y38_N15
\multiplicacion|stagea|q_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stagea|q_reg[0]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagea|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagea|q_reg\(0));

-- Location: LCCOMB_X52_Y38_N4
\multiplicacion|stageb|gen1:0:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:0:stage0|s~0_combout\ = \multiplicacion|stagec|q_reg\(0) $ (\multiplicacion|stagea|q_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multiplicacion|stagec|q_reg\(0),
	datad => \multiplicacion|stagea|q_reg\(0),
	combout => \multiplicacion|stageb|gen1:0:stage0|s~0_combout\);

-- Location: LCCOMB_X49_Y38_N28
\multiplicacion|stagec|q_reg[33]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagec|q_reg[33]~0_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & ((\multiplicacion|state_reg.st4~q\) # (!\multiplicacion|state_reg.st0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|state_reg.st4~q\,
	datac => \multiplicacion|state_reg.st0~q\,
	datad => \bintobcd|stage0|Equal0~5_combout\,
	combout => \multiplicacion|stagec|q_reg[33]~0_combout\);

-- Location: FF_X52_Y38_N5
\multiplicacion|stagec|q_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:0:stage0|s~0_combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(0));

-- Location: FF_X51_Y38_N9
\multiplicacion|stagea|q_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \bcd_A|stage9|gen1:1:stage0|s~0_combout\,
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \multiplicacion|stagea|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagea|q_reg\(1));

-- Location: LCCOMB_X52_Y38_N2
\multiplicacion|stageb|gen1:1:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:1:stage0|s~0_combout\ = \multiplicacion|stagec|q_reg\(1) $ (\multiplicacion|stagea|q_reg\(1) $ (((\multiplicacion|stagea|q_reg\(0) & \multiplicacion|stagec|q_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagea|q_reg\(0),
	datab => \multiplicacion|stagec|q_reg\(0),
	datac => \multiplicacion|stagec|q_reg\(1),
	datad => \multiplicacion|stagea|q_reg\(1),
	combout => \multiplicacion|stageb|gen1:1:stage0|s~0_combout\);

-- Location: FF_X52_Y38_N3
\multiplicacion|stagec|q_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:1:stage0|s~0_combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(1));

-- Location: LCCOMB_X51_Y38_N2
\multiplicacion|stageb|gen1:1:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:1:stage0|cout~0_combout\ = (\multiplicacion|stagea|q_reg\(1) & ((\multiplicacion|stagec|q_reg\(1)) # ((\multiplicacion|stagec|q_reg\(0) & \multiplicacion|stagea|q_reg\(0))))) # (!\multiplicacion|stagea|q_reg\(1) & 
-- (\multiplicacion|stagec|q_reg\(0) & (\multiplicacion|stagea|q_reg\(0) & \multiplicacion|stagec|q_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagec|q_reg\(0),
	datab => \multiplicacion|stagea|q_reg\(0),
	datac => \multiplicacion|stagea|q_reg\(1),
	datad => \multiplicacion|stagec|q_reg\(1),
	combout => \multiplicacion|stageb|gen1:1:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y38_N26
\multiplicacion|stageb|gen1:2:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:2:stage0|s~0_combout\ = \multiplicacion|stageb|gen1:1:stage0|cout~0_combout\ $ (\multiplicacion|stagec|q_reg\(2) $ (\multiplicacion|stagea|q_reg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stageb|gen1:1:stage0|cout~0_combout\,
	datac => \multiplicacion|stagec|q_reg\(2),
	datad => \multiplicacion|stagea|q_reg\(2),
	combout => \multiplicacion|stageb|gen1:2:stage0|s~0_combout\);

-- Location: FF_X52_Y38_N27
\multiplicacion|stagec|q_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:2:stage0|s~0_combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(2));

-- Location: LCCOMB_X51_Y38_N18
\multiplicacion|stageb|gen1:2:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:2:stage0|cout~0_combout\ = (\multiplicacion|stagea|q_reg\(2) & ((\multiplicacion|stagec|q_reg\(2)) # (\multiplicacion|stageb|gen1:1:stage0|cout~0_combout\))) # (!\multiplicacion|stagea|q_reg\(2) & 
-- (\multiplicacion|stagec|q_reg\(2) & \multiplicacion|stageb|gen1:1:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagea|q_reg\(2),
	datab => \multiplicacion|stagec|q_reg\(2),
	datad => \multiplicacion|stageb|gen1:1:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:2:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y38_N12
\multiplicacion|stageb|gen1:3:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:3:stage0|s~combout\ = \multiplicacion|stagea|q_reg\(3) $ (\multiplicacion|stagec|q_reg\(3) $ (\multiplicacion|stageb|gen1:2:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagea|q_reg\(3),
	datac => \multiplicacion|stagec|q_reg\(3),
	datad => \multiplicacion|stageb|gen1:2:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:3:stage0|s~combout\);

-- Location: FF_X50_Y38_N13
\multiplicacion|stagec|q_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:3:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(3));

-- Location: LCCOMB_X51_Y38_N4
\multiplicacion|stageb|gen1:3:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:3:stage0|cout~0_combout\ = (\multiplicacion|stagea|q_reg\(3) & \multiplicacion|stagec|q_reg\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|stagea|q_reg\(3),
	datad => \multiplicacion|stagec|q_reg\(3),
	combout => \multiplicacion|stageb|gen1:3:stage0|cout~0_combout\);

-- Location: FF_X51_Y38_N5
\multiplicacion|stagea|q_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \bcd_A|stage9|gen1:4:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \multiplicacion|stagea|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagea|q_reg\(4));

-- Location: LCCOMB_X51_Y38_N26
\multiplicacion|stageb|gen1:3:stage0|cout~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:3:stage0|cout~1_combout\ = (\multiplicacion|stagea|q_reg\(3)) # (\multiplicacion|stagec|q_reg\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|stagea|q_reg\(3),
	datad => \multiplicacion|stagec|q_reg\(3),
	combout => \multiplicacion|stageb|gen1:3:stage0|cout~1_combout\);

-- Location: LCCOMB_X51_Y38_N28
\multiplicacion|stageb|gen1:3:stage0|cout~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:3:stage0|cout~2_combout\ = (\multiplicacion|stageb|gen1:3:stage0|cout~1_combout\ & ((\multiplicacion|stagec|q_reg\(2) & ((\multiplicacion|stagea|q_reg\(2)) # (\multiplicacion|stageb|gen1:1:stage0|cout~0_combout\))) # 
-- (!\multiplicacion|stagec|q_reg\(2) & (\multiplicacion|stagea|q_reg\(2) & \multiplicacion|stageb|gen1:1:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stageb|gen1:3:stage0|cout~1_combout\,
	datab => \multiplicacion|stagec|q_reg\(2),
	datac => \multiplicacion|stagea|q_reg\(2),
	datad => \multiplicacion|stageb|gen1:1:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:3:stage0|cout~2_combout\);

-- Location: LCCOMB_X52_Y38_N16
\multiplicacion|stageb|gen1:4:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:4:stage0|s~combout\ = \multiplicacion|stagea|q_reg\(4) $ (\multiplicacion|stagec|q_reg\(4) $ (((\multiplicacion|stageb|gen1:3:stage0|cout~0_combout\) # (\multiplicacion|stageb|gen1:3:stage0|cout~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stageb|gen1:3:stage0|cout~0_combout\,
	datab => \multiplicacion|stagea|q_reg\(4),
	datac => \multiplicacion|stagec|q_reg\(4),
	datad => \multiplicacion|stageb|gen1:3:stage0|cout~2_combout\,
	combout => \multiplicacion|stageb|gen1:4:stage0|s~combout\);

-- Location: FF_X52_Y38_N17
\multiplicacion|stagec|q_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:4:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(4));

-- Location: LCCOMB_X51_Y38_N20
\multiplicacion|stageb|gen1:4:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:4:stage0|cout~0_combout\ = (\multiplicacion|stagec|q_reg\(4) & ((\multiplicacion|stagea|q_reg\(4)) # ((\multiplicacion|stageb|gen1:3:stage0|cout~0_combout\) # (\multiplicacion|stageb|gen1:3:stage0|cout~2_combout\)))) # 
-- (!\multiplicacion|stagec|q_reg\(4) & (\multiplicacion|stagea|q_reg\(4) & ((\multiplicacion|stageb|gen1:3:stage0|cout~0_combout\) # (\multiplicacion|stageb|gen1:3:stage0|cout~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagec|q_reg\(4),
	datab => \multiplicacion|stagea|q_reg\(4),
	datac => \multiplicacion|stageb|gen1:3:stage0|cout~0_combout\,
	datad => \multiplicacion|stageb|gen1:3:stage0|cout~2_combout\,
	combout => \multiplicacion|stageb|gen1:4:stage0|cout~0_combout\);

-- Location: FF_X51_Y38_N23
\multiplicacion|stagea|q_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \bcd_A|stage9|gen1:5:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \multiplicacion|stagea|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagea|q_reg\(5));

-- Location: LCCOMB_X50_Y38_N2
\multiplicacion|stageb|gen1:5:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:5:stage0|s~combout\ = \multiplicacion|stageb|gen1:4:stage0|cout~0_combout\ $ (\multiplicacion|stagec|q_reg\(5) $ (\multiplicacion|stagea|q_reg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stageb|gen1:4:stage0|cout~0_combout\,
	datac => \multiplicacion|stagec|q_reg\(5),
	datad => \multiplicacion|stagea|q_reg\(5),
	combout => \multiplicacion|stageb|gen1:5:stage0|s~combout\);

-- Location: FF_X50_Y38_N3
\multiplicacion|stagec|q_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:5:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(5));

-- Location: LCCOMB_X51_Y38_N22
\multiplicacion|stageb|gen1:5:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:5:stage0|cout~0_combout\ = (\multiplicacion|stagec|q_reg\(5) & ((\multiplicacion|stagea|q_reg\(5)) # (\multiplicacion|stageb|gen1:4:stage0|cout~0_combout\))) # (!\multiplicacion|stagec|q_reg\(5) & 
-- (\multiplicacion|stagea|q_reg\(5) & \multiplicacion|stageb|gen1:4:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagec|q_reg\(5),
	datac => \multiplicacion|stagea|q_reg\(5),
	datad => \multiplicacion|stageb|gen1:4:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:5:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y38_N4
\multiplicacion|stageb|gen1:6:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:6:stage0|s~combout\ = \multiplicacion|stagea|q_reg\(6) $ (\multiplicacion|stagec|q_reg\(6) $ (\multiplicacion|stageb|gen1:5:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|stagea|q_reg\(6),
	datac => \multiplicacion|stagec|q_reg\(6),
	datad => \multiplicacion|stageb|gen1:5:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:6:stage0|s~combout\);

-- Location: FF_X50_Y38_N5
\multiplicacion|stagec|q_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:6:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(6));

-- Location: LCCOMB_X50_Y38_N28
\multiplicacion|stageb|gen1:6:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:6:stage0|cout~0_combout\ = (\multiplicacion|stagea|q_reg\(6) & ((\multiplicacion|stagec|q_reg\(6)) # (\multiplicacion|stageb|gen1:5:stage0|cout~0_combout\))) # (!\multiplicacion|stagea|q_reg\(6) & 
-- (\multiplicacion|stagec|q_reg\(6) & \multiplicacion|stageb|gen1:5:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|stagea|q_reg\(6),
	datac => \multiplicacion|stagec|q_reg\(6),
	datad => \multiplicacion|stageb|gen1:5:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:6:stage0|cout~0_combout\);

-- Location: LCCOMB_X49_Y38_N8
\multiplicacion|stageb|gen1:7:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:7:stage0|s~combout\ = \multiplicacion|stagea|q_reg\(7) $ (\multiplicacion|stagec|q_reg\(7) $ (\multiplicacion|stageb|gen1:6:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|stagea|q_reg\(7),
	datac => \multiplicacion|stagec|q_reg\(7),
	datad => \multiplicacion|stageb|gen1:6:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:7:stage0|s~combout\);

-- Location: FF_X49_Y38_N9
\multiplicacion|stagec|q_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:7:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(7));

-- Location: LCCOMB_X49_Y38_N2
\multiplicacion|stageb|gen1:7:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:7:stage0|cout~0_combout\ = (\multiplicacion|stagec|q_reg\(7) & ((\multiplicacion|stagea|q_reg\(7)) # (\multiplicacion|stageb|gen1:6:stage0|cout~0_combout\))) # (!\multiplicacion|stagec|q_reg\(7) & 
-- (\multiplicacion|stagea|q_reg\(7) & \multiplicacion|stageb|gen1:6:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|stagec|q_reg\(7),
	datac => \multiplicacion|stagea|q_reg\(7),
	datad => \multiplicacion|stageb|gen1:6:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:7:stage0|cout~0_combout\);

-- Location: LCCOMB_X49_Y38_N14
\multiplicacion|stageb|gen1:8:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:8:stage0|s~combout\ = \multiplicacion|stagea|q_reg\(8) $ (\multiplicacion|stagec|q_reg\(8) $ (\multiplicacion|stageb|gen1:7:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|stagea|q_reg\(8),
	datac => \multiplicacion|stagec|q_reg\(8),
	datad => \multiplicacion|stageb|gen1:7:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:8:stage0|s~combout\);

-- Location: FF_X49_Y38_N15
\multiplicacion|stagec|q_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:8:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(8));

-- Location: LCCOMB_X49_Y38_N0
\multiplicacion|stageb|gen1:8:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:8:stage0|cout~0_combout\ = (\multiplicacion|stagec|q_reg\(8) & ((\multiplicacion|stagea|q_reg\(8)) # (\multiplicacion|stageb|gen1:7:stage0|cout~0_combout\))) # (!\multiplicacion|stagec|q_reg\(8) & 
-- (\multiplicacion|stagea|q_reg\(8) & \multiplicacion|stageb|gen1:7:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|stagec|q_reg\(8),
	datac => \multiplicacion|stagea|q_reg\(8),
	datad => \multiplicacion|stageb|gen1:7:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:8:stage0|cout~0_combout\);

-- Location: LCCOMB_X49_Y38_N4
\multiplicacion|stageb|gen1:9:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:9:stage0|s~combout\ = \multiplicacion|stagea|q_reg\(9) $ (\multiplicacion|stagec|q_reg\(9) $ (\multiplicacion|stageb|gen1:8:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|stagea|q_reg\(9),
	datac => \multiplicacion|stagec|q_reg\(9),
	datad => \multiplicacion|stageb|gen1:8:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:9:stage0|s~combout\);

-- Location: FF_X49_Y38_N5
\multiplicacion|stagec|q_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:9:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(9));

-- Location: LCCOMB_X49_Y38_N10
\multiplicacion|stageb|gen1:9:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:9:stage0|cout~0_combout\ = (\multiplicacion|stagea|q_reg\(9) & ((\multiplicacion|stagec|q_reg\(9)) # (\multiplicacion|stageb|gen1:8:stage0|cout~0_combout\))) # (!\multiplicacion|stagea|q_reg\(9) & 
-- (\multiplicacion|stagec|q_reg\(9) & \multiplicacion|stageb|gen1:8:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|stagea|q_reg\(9),
	datac => \multiplicacion|stagec|q_reg\(9),
	datad => \multiplicacion|stageb|gen1:8:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:9:stage0|cout~0_combout\);

-- Location: LCCOMB_X49_Y38_N22
\multiplicacion|stageb|gen1:10:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:10:stage0|s~combout\ = \multiplicacion|stagea|q_reg\(10) $ (\multiplicacion|stagec|q_reg\(10) $ (\multiplicacion|stageb|gen1:9:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagea|q_reg\(10),
	datac => \multiplicacion|stagec|q_reg\(10),
	datad => \multiplicacion|stageb|gen1:9:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:10:stage0|s~combout\);

-- Location: FF_X49_Y38_N23
\multiplicacion|stagec|q_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:10:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(10));

-- Location: LCCOMB_X49_Y38_N20
\multiplicacion|stageb|gen1:10:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:10:stage0|cout~0_combout\ = (\multiplicacion|stagec|q_reg\(10) & ((\multiplicacion|stagea|q_reg\(10)) # (\multiplicacion|stageb|gen1:9:stage0|cout~0_combout\))) # (!\multiplicacion|stagec|q_reg\(10) & 
-- (\multiplicacion|stagea|q_reg\(10) & \multiplicacion|stageb|gen1:9:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagec|q_reg\(10),
	datac => \multiplicacion|stagea|q_reg\(10),
	datad => \multiplicacion|stageb|gen1:9:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:10:stage0|cout~0_combout\);

-- Location: LCCOMB_X49_Y38_N16
\multiplicacion|stageb|gen1:11:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:11:stage0|s~combout\ = \multiplicacion|stagea|q_reg\(11) $ (\multiplicacion|stagec|q_reg\(11) $ (\multiplicacion|stageb|gen1:10:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagea|q_reg\(11),
	datac => \multiplicacion|stagec|q_reg\(11),
	datad => \multiplicacion|stageb|gen1:10:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:11:stage0|s~combout\);

-- Location: FF_X49_Y38_N17
\multiplicacion|stagec|q_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:11:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(11));

-- Location: LCCOMB_X49_Y38_N18
\multiplicacion|stageb|gen1:11:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:11:stage0|cout~0_combout\ = (\multiplicacion|stagec|q_reg\(11) & ((\multiplicacion|stagea|q_reg\(11)) # (\multiplicacion|stageb|gen1:10:stage0|cout~0_combout\))) # (!\multiplicacion|stagec|q_reg\(11) & 
-- (\multiplicacion|stagea|q_reg\(11) & \multiplicacion|stageb|gen1:10:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|stagec|q_reg\(11),
	datac => \multiplicacion|stagea|q_reg\(11),
	datad => \multiplicacion|stageb|gen1:10:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:11:stage0|cout~0_combout\);

-- Location: FF_X50_Y33_N1
\multiplicacion|stagea|q_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bcd_A|stage9|gen1:12:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagea|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagea|q_reg\(12));

-- Location: LCCOMB_X50_Y37_N20
\multiplicacion|stageb|gen1:12:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:12:stage0|s~combout\ = \multiplicacion|stageb|gen1:11:stage0|cout~0_combout\ $ (\multiplicacion|stagec|q_reg\(12) $ (\multiplicacion|stagea|q_reg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stageb|gen1:11:stage0|cout~0_combout\,
	datac => \multiplicacion|stagec|q_reg\(12),
	datad => \multiplicacion|stagea|q_reg\(12),
	combout => \multiplicacion|stageb|gen1:12:stage0|s~combout\);

-- Location: FF_X50_Y37_N21
\multiplicacion|stagec|q_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:12:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(12));

-- Location: FF_X50_Y34_N21
\multiplicacion|stagea|q_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bcd_A|stage9|gen1:13:stage0|s~2_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagea|q_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagea|q_reg\(13));

-- Location: LCCOMB_X50_Y37_N16
\multiplicacion|stageb|gen1:13:stage0|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:13:stage0|s~0_combout\ = \multiplicacion|stagea|q_reg\(13) $ (\multiplicacion|stagec|q_reg\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multiplicacion|stagea|q_reg\(13),
	datad => \multiplicacion|stagec|q_reg\(13),
	combout => \multiplicacion|stageb|gen1:13:stage0|s~0_combout\);

-- Location: LCCOMB_X50_Y37_N18
\multiplicacion|stageb|gen1:13:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:13:stage0|s~combout\ = \multiplicacion|stageb|gen1:13:stage0|s~0_combout\ $ (((\multiplicacion|stageb|gen1:11:stage0|cout~0_combout\ & ((\multiplicacion|stagec|q_reg\(12)) # (\multiplicacion|stagea|q_reg\(12)))) # 
-- (!\multiplicacion|stageb|gen1:11:stage0|cout~0_combout\ & (\multiplicacion|stagec|q_reg\(12) & \multiplicacion|stagea|q_reg\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stageb|gen1:11:stage0|cout~0_combout\,
	datab => \multiplicacion|stagec|q_reg\(12),
	datac => \multiplicacion|stageb|gen1:13:stage0|s~0_combout\,
	datad => \multiplicacion|stagea|q_reg\(12),
	combout => \multiplicacion|stageb|gen1:13:stage0|s~combout\);

-- Location: FF_X50_Y37_N19
\multiplicacion|stagec|q_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:13:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(13));

-- Location: LCCOMB_X50_Y37_N30
\multiplicacion|stageb|gen1:13:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:13:stage0|cout~0_combout\ = (\multiplicacion|stagec|q_reg\(13) & \multiplicacion|stagea|q_reg\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|stagec|q_reg\(13),
	datac => \multiplicacion|stagea|q_reg\(13),
	combout => \multiplicacion|stageb|gen1:13:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y37_N28
\multiplicacion|stageb|gen1:13:stage0|cout~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:13:stage0|cout~1_combout\ = (\multiplicacion|stagea|q_reg\(13)) # (\multiplicacion|stagec|q_reg\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multiplicacion|stagea|q_reg\(13),
	datad => \multiplicacion|stagec|q_reg\(13),
	combout => \multiplicacion|stageb|gen1:13:stage0|cout~1_combout\);

-- Location: LCCOMB_X50_Y37_N6
\multiplicacion|stageb|gen1:13:stage0|cout~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:13:stage0|cout~2_combout\ = (\multiplicacion|stageb|gen1:13:stage0|cout~1_combout\ & ((\multiplicacion|stagea|q_reg\(12) & ((\multiplicacion|stagec|q_reg\(12)) # (\multiplicacion|stageb|gen1:11:stage0|cout~0_combout\))) # 
-- (!\multiplicacion|stagea|q_reg\(12) & (\multiplicacion|stagec|q_reg\(12) & \multiplicacion|stageb|gen1:11:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagea|q_reg\(12),
	datab => \multiplicacion|stagec|q_reg\(12),
	datac => \multiplicacion|stageb|gen1:11:stage0|cout~0_combout\,
	datad => \multiplicacion|stageb|gen1:13:stage0|cout~1_combout\,
	combout => \multiplicacion|stageb|gen1:13:stage0|cout~2_combout\);

-- Location: LCCOMB_X50_Y37_N12
\multiplicacion|stageb|gen1:14:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:14:stage0|s~combout\ = \multiplicacion|stagea|q_reg\(14) $ (\multiplicacion|stagec|q_reg\(14) $ (((\multiplicacion|stageb|gen1:13:stage0|cout~0_combout\) # (\multiplicacion|stageb|gen1:13:stage0|cout~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stageb|gen1:13:stage0|cout~0_combout\,
	datab => \multiplicacion|stagea|q_reg\(14),
	datac => \multiplicacion|stagec|q_reg\(14),
	datad => \multiplicacion|stageb|gen1:13:stage0|cout~2_combout\,
	combout => \multiplicacion|stageb|gen1:14:stage0|s~combout\);

-- Location: FF_X50_Y37_N13
\multiplicacion|stagec|q_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:14:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(14));

-- Location: LCCOMB_X50_Y37_N14
\multiplicacion|stageb|gen1:14:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:14:stage0|cout~0_combout\ = (\multiplicacion|stagea|q_reg\(14) & ((\multiplicacion|stagec|q_reg\(14)) # ((\multiplicacion|stageb|gen1:13:stage0|cout~0_combout\) # (\multiplicacion|stageb|gen1:13:stage0|cout~2_combout\)))) # 
-- (!\multiplicacion|stagea|q_reg\(14) & (\multiplicacion|stagec|q_reg\(14) & ((\multiplicacion|stageb|gen1:13:stage0|cout~0_combout\) # (\multiplicacion|stageb|gen1:13:stage0|cout~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagea|q_reg\(14),
	datab => \multiplicacion|stagec|q_reg\(14),
	datac => \multiplicacion|stageb|gen1:13:stage0|cout~0_combout\,
	datad => \multiplicacion|stageb|gen1:13:stage0|cout~2_combout\,
	combout => \multiplicacion|stageb|gen1:14:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y37_N26
\multiplicacion|stageb|gen1:15:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:15:stage0|s~combout\ = \multiplicacion|stagea|q_reg\(15) $ (\multiplicacion|stagec|q_reg\(15) $ (\multiplicacion|stageb|gen1:14:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|stagea|q_reg\(15),
	datac => \multiplicacion|stagec|q_reg\(15),
	datad => \multiplicacion|stageb|gen1:14:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:15:stage0|s~combout\);

-- Location: FF_X51_Y37_N27
\multiplicacion|stagec|q_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:15:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(15));

-- Location: LCCOMB_X51_Y37_N0
\multiplicacion|stageb|gen1:15:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:15:stage0|cout~0_combout\ = (\multiplicacion|stagec|q_reg\(15) & ((\multiplicacion|stagea|q_reg\(15)) # (\multiplicacion|stageb|gen1:14:stage0|cout~0_combout\))) # (!\multiplicacion|stagec|q_reg\(15) & 
-- (\multiplicacion|stagea|q_reg\(15) & \multiplicacion|stageb|gen1:14:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagec|q_reg\(15),
	datac => \multiplicacion|stagea|q_reg\(15),
	datad => \multiplicacion|stageb|gen1:14:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:15:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y37_N24
\multiplicacion|stageb|gen1:16:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:16:stage0|s~combout\ = \multiplicacion|stagea|q_reg\(16) $ (\multiplicacion|stagec|q_reg\(16) $ (\multiplicacion|stageb|gen1:15:stage0|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagea|q_reg\(16),
	datac => \multiplicacion|stagec|q_reg\(16),
	datad => \multiplicacion|stageb|gen1:15:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:16:stage0|s~combout\);

-- Location: FF_X51_Y37_N25
\multiplicacion|stagec|q_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:16:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(16));

-- Location: LCCOMB_X51_Y37_N28
\multiplicacion|stageb|gen1:17:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:17:stage0|s~combout\ = \multiplicacion|stagec|q_reg\(17) $ (((\multiplicacion|stagea|q_reg\(16) & ((\multiplicacion|stagec|q_reg\(16)) # (\multiplicacion|stageb|gen1:15:stage0|cout~0_combout\))) # 
-- (!\multiplicacion|stagea|q_reg\(16) & (\multiplicacion|stagec|q_reg\(16) & \multiplicacion|stageb|gen1:15:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagea|q_reg\(16),
	datab => \multiplicacion|stagec|q_reg\(16),
	datac => \multiplicacion|stagec|q_reg\(17),
	datad => \multiplicacion|stageb|gen1:15:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:17:stage0|s~combout\);

-- Location: FF_X51_Y37_N29
\multiplicacion|stagec|q_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:17:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(17));

-- Location: LCCOMB_X51_Y37_N10
\multiplicacion|stageb|gen1:17:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:17:stage0|cout~0_combout\ = (\multiplicacion|stagec|q_reg\(17) & ((\multiplicacion|stagec|q_reg\(16) & ((\multiplicacion|stagea|q_reg\(16)) # (\multiplicacion|stageb|gen1:15:stage0|cout~0_combout\))) # 
-- (!\multiplicacion|stagec|q_reg\(16) & (\multiplicacion|stagea|q_reg\(16) & \multiplicacion|stageb|gen1:15:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagec|q_reg\(17),
	datab => \multiplicacion|stagec|q_reg\(16),
	datac => \multiplicacion|stagea|q_reg\(16),
	datad => \multiplicacion|stageb|gen1:15:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:17:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y37_N4
\multiplicacion|stageb|gen1:18:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:18:stage0|s~combout\ = \multiplicacion|stagec|q_reg\(18) $ (\multiplicacion|stageb|gen1:17:stage0|cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multiplicacion|stagec|q_reg\(18),
	datad => \multiplicacion|stageb|gen1:17:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:18:stage0|s~combout\);

-- Location: FF_X51_Y37_N5
\multiplicacion|stagec|q_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:18:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(18));

-- Location: LCCOMB_X51_Y37_N14
\multiplicacion|stageb|gen1:19:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:19:stage0|s~combout\ = \multiplicacion|stagec|q_reg\(19) $ (((\multiplicacion|stagec|q_reg\(18) & \multiplicacion|stageb|gen1:17:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|stagec|q_reg\(18),
	datac => \multiplicacion|stagec|q_reg\(19),
	datad => \multiplicacion|stageb|gen1:17:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:19:stage0|s~combout\);

-- Location: FF_X51_Y37_N15
\multiplicacion|stagec|q_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:19:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(19));

-- Location: LCCOMB_X52_Y37_N12
\multiplicacion|stagef|q_reg[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagef|q_reg[19]~feeder_combout\ = \multiplicacion|stagec|q_reg\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multiplicacion|stagec|q_reg\(19),
	combout => \multiplicacion|stagef|q_reg[19]~feeder_combout\);

-- Location: LCCOMB_X49_Y37_N2
\multiplicacion|stagef|q_reg[33]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagef|q_reg[33]~0_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & \multiplicacion|state_reg.st5~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bintobcd|stage0|Equal0~5_combout\,
	datad => \multiplicacion|state_reg.st5~q\,
	combout => \multiplicacion|stagef|q_reg[33]~0_combout\);

-- Location: FF_X52_Y37_N13
\multiplicacion|stagef|q_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stagef|q_reg[19]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(19));

-- Location: LCCOMB_X51_Y37_N16
\multiplicacion|stageb|gen1:20:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:20:stage0|s~combout\ = \multiplicacion|stagec|q_reg\(20) $ (((\multiplicacion|stagec|q_reg\(18) & (\multiplicacion|stagec|q_reg\(19) & \multiplicacion|stageb|gen1:17:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagec|q_reg\(18),
	datab => \multiplicacion|stagec|q_reg\(19),
	datac => \multiplicacion|stagec|q_reg\(20),
	datad => \multiplicacion|stageb|gen1:17:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:20:stage0|s~combout\);

-- Location: FF_X51_Y37_N17
\multiplicacion|stagec|q_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:20:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(20));

-- Location: FF_X52_Y37_N3
\multiplicacion|stagef|q_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \multiplicacion|stagec|q_reg\(20),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(20));

-- Location: FF_X52_Y37_N7
\multiplicacion|stagef|q_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \multiplicacion|stagec|q_reg\(18),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(18));

-- Location: LCCOMB_X51_Y37_N20
\multiplicacion|stageb|gen1:20:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:20:stage0|cout~0_combout\ = (\multiplicacion|stagec|q_reg\(18) & (\multiplicacion|stagec|q_reg\(20) & (\multiplicacion|stagec|q_reg\(19) & \multiplicacion|stageb|gen1:17:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagec|q_reg\(18),
	datab => \multiplicacion|stagec|q_reg\(20),
	datac => \multiplicacion|stagec|q_reg\(19),
	datad => \multiplicacion|stageb|gen1:17:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:20:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y37_N30
\multiplicacion|stageb|gen1:21:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:21:stage0|s~combout\ = \multiplicacion|stagec|q_reg\(21) $ (\multiplicacion|stageb|gen1:20:stage0|cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multiplicacion|stagec|q_reg\(21),
	datad => \multiplicacion|stageb|gen1:20:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:21:stage0|s~combout\);

-- Location: FF_X51_Y37_N31
\multiplicacion|stagec|q_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:21:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(21));

-- Location: LCCOMB_X52_Y37_N16
\multiplicacion|stagef|q_reg[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagef|q_reg[21]~feeder_combout\ = \multiplicacion|stagec|q_reg\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multiplicacion|stagec|q_reg\(21),
	combout => \multiplicacion|stagef|q_reg[21]~feeder_combout\);

-- Location: FF_X52_Y37_N17
\multiplicacion|stagef|q_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stagef|q_reg[21]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(21));

-- Location: LCCOMB_X52_Y37_N6
\enganche_mult|q_reg~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \enganche_mult|q_reg~3_combout\ = (\multiplicacion|stagef|q_reg\(19)) # ((\multiplicacion|stagef|q_reg\(20)) # ((\multiplicacion|stagef|q_reg\(18)) # (\multiplicacion|stagef|q_reg\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagef|q_reg\(19),
	datab => \multiplicacion|stagef|q_reg\(20),
	datac => \multiplicacion|stagef|q_reg\(18),
	datad => \multiplicacion|stagef|q_reg\(21),
	combout => \enganche_mult|q_reg~3_combout\);

-- Location: LCCOMB_X51_Y37_N8
\multiplicacion|stageb|gen1:22:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:22:stage0|s~combout\ = \multiplicacion|stagec|q_reg\(22) $ (((\multiplicacion|stagec|q_reg\(21) & \multiplicacion|stageb|gen1:20:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagec|q_reg\(21),
	datac => \multiplicacion|stagec|q_reg\(22),
	datad => \multiplicacion|stageb|gen1:20:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:22:stage0|s~combout\);

-- Location: FF_X51_Y37_N9
\multiplicacion|stagec|q_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:22:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(22));

-- Location: LCCOMB_X51_Y37_N18
\multiplicacion|stageb|gen1:23:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:23:stage0|s~combout\ = \multiplicacion|stagec|q_reg\(23) $ (((\multiplicacion|stagec|q_reg\(21) & (\multiplicacion|stagec|q_reg\(22) & \multiplicacion|stageb|gen1:20:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagec|q_reg\(21),
	datab => \multiplicacion|stagec|q_reg\(22),
	datac => \multiplicacion|stagec|q_reg\(23),
	datad => \multiplicacion|stageb|gen1:20:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:23:stage0|s~combout\);

-- Location: FF_X51_Y37_N19
\multiplicacion|stagec|q_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:23:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(23));

-- Location: LCCOMB_X51_Y37_N22
\multiplicacion|stageb|gen1:23:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:23:stage0|cout~0_combout\ = (\multiplicacion|stagec|q_reg\(21) & (\multiplicacion|stagec|q_reg\(23) & (\multiplicacion|stagec|q_reg\(22) & \multiplicacion|stageb|gen1:20:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagec|q_reg\(21),
	datab => \multiplicacion|stagec|q_reg\(23),
	datac => \multiplicacion|stagec|q_reg\(22),
	datad => \multiplicacion|stageb|gen1:20:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:23:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y38_N14
\multiplicacion|stageb|gen1:24:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:24:stage0|s~combout\ = \multiplicacion|stagec|q_reg\(24) $ (\multiplicacion|stageb|gen1:23:stage0|cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multiplicacion|stagec|q_reg\(24),
	datad => \multiplicacion|stageb|gen1:23:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:24:stage0|s~combout\);

-- Location: FF_X50_Y38_N15
\multiplicacion|stagec|q_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:24:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(24));

-- Location: LCCOMB_X50_Y38_N20
\multiplicacion|stageb|gen1:25:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:25:stage0|s~combout\ = \multiplicacion|stagec|q_reg\(25) $ (((\multiplicacion|stagec|q_reg\(24) & \multiplicacion|stageb|gen1:23:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|stagec|q_reg\(24),
	datac => \multiplicacion|stagec|q_reg\(25),
	datad => \multiplicacion|stageb|gen1:23:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:25:stage0|s~combout\);

-- Location: FF_X50_Y38_N21
\multiplicacion|stagec|q_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:25:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(25));

-- Location: LCCOMB_X49_Y38_N30
\multiplicacion|stagef|q_reg[25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagef|q_reg[25]~feeder_combout\ = \multiplicacion|stagec|q_reg\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multiplicacion|stagec|q_reg\(25),
	combout => \multiplicacion|stagef|q_reg[25]~feeder_combout\);

-- Location: FF_X49_Y38_N31
\multiplicacion|stagef|q_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stagef|q_reg[25]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(25));

-- Location: LCCOMB_X49_Y38_N12
\multiplicacion|stagef|q_reg[24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagef|q_reg[24]~feeder_combout\ = \multiplicacion|stagec|q_reg\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multiplicacion|stagec|q_reg\(24),
	combout => \multiplicacion|stagef|q_reg[24]~feeder_combout\);

-- Location: FF_X49_Y38_N13
\multiplicacion|stagef|q_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stagef|q_reg[24]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(24));

-- Location: FF_X49_Y37_N17
\multiplicacion|stagef|q_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \multiplicacion|stagec|q_reg\(22),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(22));

-- Location: LCCOMB_X50_Y37_N24
\multiplicacion|stagef|q_reg[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagef|q_reg[23]~feeder_combout\ = \multiplicacion|stagec|q_reg\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multiplicacion|stagec|q_reg\(23),
	combout => \multiplicacion|stagef|q_reg[23]~feeder_combout\);

-- Location: FF_X50_Y37_N25
\multiplicacion|stagef|q_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stagef|q_reg[23]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(23));

-- Location: LCCOMB_X49_Y37_N16
\enganche_mult|q_reg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \enganche_mult|q_reg~2_combout\ = (\multiplicacion|stagef|q_reg\(25)) # ((\multiplicacion|stagef|q_reg\(24)) # ((\multiplicacion|stagef|q_reg\(22)) # (\multiplicacion|stagef|q_reg\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagef|q_reg\(25),
	datab => \multiplicacion|stagef|q_reg\(24),
	datac => \multiplicacion|stagef|q_reg\(22),
	datad => \multiplicacion|stagef|q_reg\(23),
	combout => \enganche_mult|q_reg~2_combout\);

-- Location: LCCOMB_X50_Y38_N6
\multiplicacion|stageb|gen1:26:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:26:stage0|s~combout\ = \multiplicacion|stagec|q_reg\(26) $ (((\multiplicacion|stageb|gen1:23:stage0|cout~0_combout\ & (\multiplicacion|stagec|q_reg\(24) & \multiplicacion|stagec|q_reg\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stageb|gen1:23:stage0|cout~0_combout\,
	datab => \multiplicacion|stagec|q_reg\(24),
	datac => \multiplicacion|stagec|q_reg\(26),
	datad => \multiplicacion|stagec|q_reg\(25),
	combout => \multiplicacion|stageb|gen1:26:stage0|s~combout\);

-- Location: FF_X50_Y38_N7
\multiplicacion|stagec|q_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:26:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(26));

-- Location: LCCOMB_X50_Y38_N18
\multiplicacion|stageb|gen1:26:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:26:stage0|cout~0_combout\ = (\multiplicacion|stagec|q_reg\(26) & (\multiplicacion|stagec|q_reg\(25) & (\multiplicacion|stagec|q_reg\(24) & \multiplicacion|stageb|gen1:23:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagec|q_reg\(26),
	datab => \multiplicacion|stagec|q_reg\(25),
	datac => \multiplicacion|stagec|q_reg\(24),
	datad => \multiplicacion|stageb|gen1:23:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:26:stage0|cout~0_combout\);

-- Location: LCCOMB_X50_Y38_N16
\multiplicacion|stageb|gen1:27:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:27:stage0|s~combout\ = \multiplicacion|stagec|q_reg\(27) $ (\multiplicacion|stageb|gen1:26:stage0|cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multiplicacion|stagec|q_reg\(27),
	datad => \multiplicacion|stageb|gen1:26:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:27:stage0|s~combout\);

-- Location: FF_X50_Y38_N17
\multiplicacion|stagec|q_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:27:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(27));

-- Location: LCCOMB_X50_Y38_N22
\multiplicacion|stageb|gen1:28:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:28:stage0|s~combout\ = \multiplicacion|stagec|q_reg\(28) $ (((\multiplicacion|stagec|q_reg\(27) & \multiplicacion|stageb|gen1:26:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|stagec|q_reg\(27),
	datac => \multiplicacion|stagec|q_reg\(28),
	datad => \multiplicacion|stageb|gen1:26:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:28:stage0|s~combout\);

-- Location: FF_X50_Y38_N23
\multiplicacion|stagec|q_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:28:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(28));

-- Location: LCCOMB_X50_Y38_N24
\multiplicacion|stageb|gen1:29:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:29:stage0|s~combout\ = \multiplicacion|stagec|q_reg\(29) $ (((\multiplicacion|stagec|q_reg\(28) & (\multiplicacion|stagec|q_reg\(27) & \multiplicacion|stageb|gen1:26:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagec|q_reg\(28),
	datab => \multiplicacion|stagec|q_reg\(27),
	datac => \multiplicacion|stagec|q_reg\(29),
	datad => \multiplicacion|stageb|gen1:26:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:29:stage0|s~combout\);

-- Location: FF_X50_Y38_N25
\multiplicacion|stagec|q_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:29:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(29));

-- Location: FF_X51_Y38_N25
\multiplicacion|stagef|q_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \multiplicacion|stagec|q_reg\(29),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(29));

-- Location: FF_X51_Y38_N27
\multiplicacion|stagef|q_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \multiplicacion|stagec|q_reg\(28),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(28));

-- Location: FF_X51_Y38_N7
\multiplicacion|stagef|q_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \multiplicacion|stagec|q_reg\(26),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(26));

-- Location: FF_X51_Y38_N17
\multiplicacion|stagef|q_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \multiplicacion|stagec|q_reg\(27),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(27));

-- Location: LCCOMB_X51_Y38_N6
\enganche_mult|q_reg~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \enganche_mult|q_reg~1_combout\ = (\multiplicacion|stagef|q_reg\(29)) # ((\multiplicacion|stagef|q_reg\(28)) # ((\multiplicacion|stagef|q_reg\(26)) # (\multiplicacion|stagef|q_reg\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagef|q_reg\(29),
	datab => \multiplicacion|stagef|q_reg\(28),
	datac => \multiplicacion|stagef|q_reg\(26),
	datad => \multiplicacion|stagef|q_reg\(27),
	combout => \enganche_mult|q_reg~1_combout\);

-- Location: LCCOMB_X51_Y38_N10
\multiplicacion|stageb|gen1:29:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:29:stage0|cout~0_combout\ = (\multiplicacion|stagec|q_reg\(29) & (\multiplicacion|stagec|q_reg\(27) & (\multiplicacion|stagec|q_reg\(28) & \multiplicacion|stageb|gen1:26:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagec|q_reg\(29),
	datab => \multiplicacion|stagec|q_reg\(27),
	datac => \multiplicacion|stagec|q_reg\(28),
	datad => \multiplicacion|stageb|gen1:26:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:29:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y38_N14
\multiplicacion|stageb|gen1:30:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:30:stage0|s~combout\ = \multiplicacion|stagec|q_reg\(30) $ (\multiplicacion|stageb|gen1:29:stage0|cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multiplicacion|stagec|q_reg\(30),
	datad => \multiplicacion|stageb|gen1:29:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:30:stage0|s~combout\);

-- Location: FF_X52_Y38_N15
\multiplicacion|stagec|q_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:30:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(30));

-- Location: LCCOMB_X52_Y38_N28
\multiplicacion|stageb|gen1:31:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:31:stage0|s~combout\ = \multiplicacion|stagec|q_reg\(31) $ (((\multiplicacion|stagec|q_reg\(30) & \multiplicacion|stageb|gen1:29:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|stagec|q_reg\(30),
	datac => \multiplicacion|stagec|q_reg\(31),
	datad => \multiplicacion|stageb|gen1:29:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:31:stage0|s~combout\);

-- Location: FF_X52_Y38_N29
\multiplicacion|stagec|q_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:31:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(31));

-- Location: LCCOMB_X52_Y38_N6
\multiplicacion|stageb|gen1:32:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:32:stage0|s~combout\ = \multiplicacion|stagec|q_reg\(32) $ (((\multiplicacion|stagec|q_reg\(30) & (\multiplicacion|stagec|q_reg\(31) & \multiplicacion|stageb|gen1:29:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagec|q_reg\(30),
	datab => \multiplicacion|stagec|q_reg\(31),
	datac => \multiplicacion|stagec|q_reg\(32),
	datad => \multiplicacion|stageb|gen1:29:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:32:stage0|s~combout\);

-- Location: FF_X52_Y38_N7
\multiplicacion|stagec|q_reg[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:32:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(32));

-- Location: LCCOMB_X52_Y38_N30
\multiplicacion|stagef|q_reg[32]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagef|q_reg[32]~feeder_combout\ = \multiplicacion|stagec|q_reg\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multiplicacion|stagec|q_reg\(32),
	combout => \multiplicacion|stagef|q_reg[32]~feeder_combout\);

-- Location: FF_X52_Y38_N31
\multiplicacion|stagef|q_reg[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stagef|q_reg[32]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(32));

-- Location: LCCOMB_X52_Y38_N20
\multiplicacion|stagef|q_reg[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagef|q_reg[30]~feeder_combout\ = \multiplicacion|stagec|q_reg\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multiplicacion|stagec|q_reg\(30),
	combout => \multiplicacion|stagef|q_reg[30]~feeder_combout\);

-- Location: FF_X52_Y38_N21
\multiplicacion|stagef|q_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stagef|q_reg[30]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(30));

-- Location: FF_X52_Y37_N19
\multiplicacion|stagef|q_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \multiplicacion|stagec|q_reg\(31),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(31));

-- Location: LCCOMB_X52_Y38_N18
\multiplicacion|stageb|gen1:32:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:32:stage0|cout~0_combout\ = (\multiplicacion|stagec|q_reg\(32) & (\multiplicacion|stagec|q_reg\(31) & (\multiplicacion|stagec|q_reg\(30) & \multiplicacion|stageb|gen1:29:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagec|q_reg\(32),
	datab => \multiplicacion|stagec|q_reg\(31),
	datac => \multiplicacion|stagec|q_reg\(30),
	datad => \multiplicacion|stageb|gen1:29:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:32:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y38_N0
\multiplicacion|stageb|gen1:33:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stageb|gen1:33:stage0|s~combout\ = \multiplicacion|stagec|q_reg\(33) $ (\multiplicacion|stageb|gen1:32:stage0|cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multiplicacion|stagec|q_reg\(33),
	datad => \multiplicacion|stageb|gen1:32:stage0|cout~0_combout\,
	combout => \multiplicacion|stageb|gen1:33:stage0|s~combout\);

-- Location: FF_X52_Y38_N1
\multiplicacion|stagec|q_reg[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stageb|gen1:33:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \multiplicacion|ALT_INV_state_reg.st4~q\,
	ena => \multiplicacion|stagec|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagec|q_reg\(33));

-- Location: LCCOMB_X52_Y38_N8
\multiplicacion|stagef|q_reg[33]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagef|q_reg[33]~feeder_combout\ = \multiplicacion|stagec|q_reg\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multiplicacion|stagec|q_reg\(33),
	combout => \multiplicacion|stagef|q_reg[33]~feeder_combout\);

-- Location: FF_X52_Y38_N9
\multiplicacion|stagef|q_reg[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stagef|q_reg[33]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(33));

-- Location: LCCOMB_X52_Y37_N18
\enganche_mult|q_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \enganche_mult|q_reg~0_combout\ = (\multiplicacion|stagef|q_reg\(32)) # ((\multiplicacion|stagef|q_reg\(30)) # ((\multiplicacion|stagef|q_reg\(31)) # (\multiplicacion|stagef|q_reg\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagef|q_reg\(32),
	datab => \multiplicacion|stagef|q_reg\(30),
	datac => \multiplicacion|stagef|q_reg\(31),
	datad => \multiplicacion|stagef|q_reg\(33),
	combout => \enganche_mult|q_reg~0_combout\);

-- Location: LCCOMB_X52_Y37_N4
\enganche_mult|q_reg~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \enganche_mult|q_reg~4_combout\ = (\enganche_mult|q_reg~3_combout\) # ((\enganche_mult|q_reg~2_combout\) # ((\enganche_mult|q_reg~1_combout\) # (\enganche_mult|q_reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enganche_mult|q_reg~3_combout\,
	datab => \enganche_mult|q_reg~2_combout\,
	datac => \enganche_mult|q_reg~1_combout\,
	datad => \enganche_mult|q_reg~0_combout\,
	combout => \enganche_mult|q_reg~4_combout\);

-- Location: LCCOMB_X52_Y37_N28
\multiplicacion|stagef|q_reg[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagef|q_reg[17]~feeder_combout\ = \multiplicacion|stagec|q_reg\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multiplicacion|stagec|q_reg\(17),
	combout => \multiplicacion|stagef|q_reg[17]~feeder_combout\);

-- Location: FF_X52_Y37_N29
\multiplicacion|stagef|q_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stagef|q_reg[17]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(17));

-- Location: LCCOMB_X50_Y38_N10
\multiplicacion|stagef|q_reg[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagef|q_reg[9]~feeder_combout\ = \multiplicacion|stagec|q_reg\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multiplicacion|stagec|q_reg\(9),
	combout => \multiplicacion|stagef|q_reg[9]~feeder_combout\);

-- Location: FF_X50_Y38_N11
\multiplicacion|stagef|q_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stagef|q_reg[9]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(9));

-- Location: LCCOMB_X49_Y38_N24
\multiplicacion|stagef|q_reg[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagef|q_reg[8]~feeder_combout\ = \multiplicacion|stagec|q_reg\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multiplicacion|stagec|q_reg\(8),
	combout => \multiplicacion|stagef|q_reg[8]~feeder_combout\);

-- Location: FF_X49_Y38_N25
\multiplicacion|stagef|q_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stagef|q_reg[8]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(8));

-- Location: LCCOMB_X50_Y38_N0
\multiplicacion|stagef|q_reg[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagef|q_reg[6]~feeder_combout\ = \multiplicacion|stagec|q_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multiplicacion|stagec|q_reg\(6),
	combout => \multiplicacion|stagef|q_reg[6]~feeder_combout\);

-- Location: FF_X50_Y38_N1
\multiplicacion|stagef|q_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stagef|q_reg[6]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(6));

-- Location: FF_X52_Y37_N9
\multiplicacion|stagef|q_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \multiplicacion|stagec|q_reg\(5),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(5));

-- Location: LCCOMB_X50_Y38_N30
\multiplicacion|stagef|q_reg[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagef|q_reg[7]~feeder_combout\ = \multiplicacion|stagec|q_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multiplicacion|stagec|q_reg\(7),
	combout => \multiplicacion|stagef|q_reg[7]~feeder_combout\);

-- Location: FF_X50_Y38_N31
\multiplicacion|stagef|q_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stagef|q_reg[7]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(7));

-- Location: LCCOMB_X52_Y37_N8
\multiplicacion|LessThan0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|LessThan0~1_combout\ = (\multiplicacion|stagef|q_reg\(8)) # ((\multiplicacion|stagef|q_reg\(7) & ((\multiplicacion|stagef|q_reg\(6)) # (\multiplicacion|stagef|q_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagef|q_reg\(8),
	datab => \multiplicacion|stagef|q_reg\(6),
	datac => \multiplicacion|stagef|q_reg\(5),
	datad => \multiplicacion|stagef|q_reg\(7),
	combout => \multiplicacion|LessThan0~1_combout\);

-- Location: FF_X52_Y37_N31
\multiplicacion|stagef|q_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \multiplicacion|stagec|q_reg\(10),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(10));

-- Location: LCCOMB_X49_Y38_N6
\multiplicacion|stagef|q_reg[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagef|q_reg[11]~feeder_combout\ = \multiplicacion|stagec|q_reg\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multiplicacion|stagec|q_reg\(11),
	combout => \multiplicacion|stagef|q_reg[11]~feeder_combout\);

-- Location: FF_X49_Y38_N7
\multiplicacion|stagef|q_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stagef|q_reg[11]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(11));

-- Location: LCCOMB_X50_Y37_N10
\multiplicacion|stagef|q_reg[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagef|q_reg[13]~feeder_combout\ = \multiplicacion|stagec|q_reg\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multiplicacion|stagec|q_reg\(13),
	combout => \multiplicacion|stagef|q_reg[13]~feeder_combout\);

-- Location: FF_X50_Y37_N11
\multiplicacion|stagef|q_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stagef|q_reg[13]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(13));

-- Location: FF_X52_Y37_N11
\multiplicacion|stagef|q_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \multiplicacion|stagec|q_reg\(12),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(12));

-- Location: LCCOMB_X52_Y37_N24
\multiplicacion|stagef|q_reg[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagef|q_reg[14]~feeder_combout\ = \multiplicacion|stagec|q_reg\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multiplicacion|stagec|q_reg\(14),
	combout => \multiplicacion|stagef|q_reg[14]~feeder_combout\);

-- Location: FF_X52_Y37_N25
\multiplicacion|stagef|q_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stagef|q_reg[14]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(14));

-- Location: LCCOMB_X52_Y37_N10
\multiplicacion|LessThan0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|LessThan0~0_combout\ = (\multiplicacion|stagef|q_reg\(11)) # ((\multiplicacion|stagef|q_reg\(13)) # ((\multiplicacion|stagef|q_reg\(12)) # (\multiplicacion|stagef|q_reg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagef|q_reg\(11),
	datab => \multiplicacion|stagef|q_reg\(13),
	datac => \multiplicacion|stagef|q_reg\(12),
	datad => \multiplicacion|stagef|q_reg\(14),
	combout => \multiplicacion|LessThan0~0_combout\);

-- Location: LCCOMB_X52_Y37_N30
\multiplicacion|LessThan0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|LessThan0~2_combout\ = (\multiplicacion|LessThan0~0_combout\) # ((\multiplicacion|stagef|q_reg\(9) & (\multiplicacion|LessThan0~1_combout\ & \multiplicacion|stagef|q_reg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagef|q_reg\(9),
	datab => \multiplicacion|LessThan0~1_combout\,
	datac => \multiplicacion|stagef|q_reg\(10),
	datad => \multiplicacion|LessThan0~0_combout\,
	combout => \multiplicacion|LessThan0~2_combout\);

-- Location: FF_X52_Y37_N23
\multiplicacion|stagef|q_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \multiplicacion|stagec|q_reg\(15),
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(15));

-- Location: LCCOMB_X52_Y37_N20
\multiplicacion|stagef|q_reg[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagef|q_reg[16]~feeder_combout\ = \multiplicacion|stagec|q_reg\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multiplicacion|stagec|q_reg\(16),
	combout => \multiplicacion|stagef|q_reg[16]~feeder_combout\);

-- Location: FF_X52_Y37_N21
\multiplicacion|stagef|q_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stagef|q_reg[16]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(16));

-- Location: LCCOMB_X52_Y37_N22
\multiplicacion|LessThan0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|LessThan0~3_combout\ = (\multiplicacion|LessThan0~2_combout\ & (\multiplicacion|stagef|q_reg\(15) & \multiplicacion|stagef|q_reg\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|LessThan0~2_combout\,
	datac => \multiplicacion|stagef|q_reg\(15),
	datad => \multiplicacion|stagef|q_reg\(16),
	combout => \multiplicacion|LessThan0~3_combout\);

-- Location: LCCOMB_X51_Y37_N2
\enganche_mult|q_reg~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \enganche_mult|q_reg~5_combout\ = (\enganche_mult|q_reg~4_combout\) # ((\multiplicacion|stagef|q_reg\(17)) # ((\enganche_mult|q_reg~q\) # (\multiplicacion|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enganche_mult|q_reg~4_combout\,
	datab => \multiplicacion|stagef|q_reg\(17),
	datac => \enganche_mult|q_reg~q\,
	datad => \multiplicacion|LessThan0~3_combout\,
	combout => \enganche_mult|q_reg~5_combout\);

-- Location: FF_X51_Y37_N3
\enganche_mult|q_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \enganche_mult|q_reg~5_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \enganche_mult|q_reg~q\);

-- Location: LCCOMB_X50_Y33_N22
\add_sub|gen1:16:U|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:16:U|s~combout\ = \bcd_B|stage9|gen1:16:stage0|s~combout\ $ (\controlador|control_add_sub~combout\ $ (\bcd_A|stage9|gen1:16:stage0|s~combout\ $ (\add_sub|gen1:15:U|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage9|gen1:16:stage0|s~combout\,
	datab => \controlador|control_add_sub~combout\,
	datac => \bcd_A|stage9|gen1:16:stage0|s~combout\,
	datad => \add_sub|gen1:15:U|cout~0_combout\,
	combout => \add_sub|gen1:16:U|s~combout\);

-- Location: FF_X50_Y33_N23
\add_sub|pout_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \add_sub|gen1:16:U|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \add_sub|ALT_INV_state_reg.st1~q\,
	ena => \add_sub|pout_reg[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_sub|pout_reg\(16));

-- Location: LCCOMB_X50_Y33_N20
\add_sub|gen1:15:U|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:15:U|s~combout\ = \controlador|control_add_sub~combout\ $ (\bcd_B|stage9|gen1:15:stage0|s~combout\ $ (\bcd_A|stage9|gen1:15:stage0|s~combout\ $ (\add_sub|gen1:14:U|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|control_add_sub~combout\,
	datab => \bcd_B|stage9|gen1:15:stage0|s~combout\,
	datac => \bcd_A|stage9|gen1:15:stage0|s~combout\,
	datad => \add_sub|gen1:14:U|cout~0_combout\,
	combout => \add_sub|gen1:15:U|s~combout\);

-- Location: FF_X50_Y33_N21
\add_sub|pout_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \add_sub|gen1:15:U|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \add_sub|ALT_INV_state_reg.st1~q\,
	ena => \add_sub|pout_reg[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_sub|pout_reg\(15));

-- Location: LCCOMB_X49_Y33_N12
\add_sub|LessThan0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|LessThan0~3_combout\ = (\add_sub|pout_reg\(16) & \add_sub|pout_reg\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \add_sub|pout_reg\(16),
	datad => \add_sub|pout_reg\(15),
	combout => \add_sub|LessThan0~3_combout\);

-- Location: LCCOMB_X49_Y33_N22
\add_sub|gen1:9:U|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:9:U|s~combout\ = \controlador|control_add_sub~combout\ $ (\divisor|U_temp1|gen1:9:stage0|s~4_combout\ $ (\bcd_A|stage9|gen1:9:stage0|s~7_combout\ $ (\add_sub|gen1:8:U|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|control_add_sub~combout\,
	datab => \divisor|U_temp1|gen1:9:stage0|s~4_combout\,
	datac => \bcd_A|stage9|gen1:9:stage0|s~7_combout\,
	datad => \add_sub|gen1:8:U|cout~0_combout\,
	combout => \add_sub|gen1:9:U|s~combout\);

-- Location: FF_X49_Y33_N23
\add_sub|pout_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \add_sub|gen1:9:U|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \add_sub|ALT_INV_state_reg.st1~q\,
	ena => \add_sub|pout_reg[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_sub|pout_reg\(9));

-- Location: LCCOMB_X50_Y33_N26
\add_sub|gen1:14:U|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:14:U|s~0_combout\ = \controlador|control_add_sub~combout\ $ (\bcd_B|stage9|gen1:14:stage0|s~combout\ $ (\add_sub|gen1:13:U|cout~0_combout\ $ (\bcd_A|stage9|gen1:14:stage0|s~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|control_add_sub~combout\,
	datab => \bcd_B|stage9|gen1:14:stage0|s~combout\,
	datac => \add_sub|gen1:13:U|cout~0_combout\,
	datad => \bcd_A|stage9|gen1:14:stage0|s~combout\,
	combout => \add_sub|gen1:14:U|s~0_combout\);

-- Location: FF_X50_Y33_N27
\add_sub|pout_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \add_sub|gen1:14:U|s~0_combout\,
	clrn => \reset_n~input_o\,
	sclr => \add_sub|ALT_INV_state_reg.st1~q\,
	ena => \add_sub|pout_reg[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_sub|pout_reg\(14));

-- Location: LCCOMB_X50_Y33_N12
\add_sub|gen1:13:U|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:13:U|s~combout\ = \controlador|control_add_sub~combout\ $ (\bcd_A|stage9|gen1:13:stage0|s~2_combout\ $ (\add_sub|gen1:12:U|cout~0_combout\ $ (\bcd_B|stage9|gen1:13:stage0|s~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|control_add_sub~combout\,
	datab => \bcd_A|stage9|gen1:13:stage0|s~2_combout\,
	datac => \add_sub|gen1:12:U|cout~0_combout\,
	datad => \bcd_B|stage9|gen1:13:stage0|s~2_combout\,
	combout => \add_sub|gen1:13:U|s~combout\);

-- Location: FF_X50_Y33_N13
\add_sub|pout_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \add_sub|gen1:13:U|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \add_sub|ALT_INV_state_reg.st1~q\,
	ena => \add_sub|pout_reg[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_sub|pout_reg\(13));

-- Location: LCCOMB_X50_Y33_N10
\add_sub|gen1:12:U|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:12:U|s~combout\ = \controlador|control_add_sub~combout\ $ (\bcd_A|stage9|gen1:12:stage0|s~combout\ $ (\bcd_B|stage9|gen1:12:stage0|s~combout\ $ (\add_sub|gen1:11:U|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|control_add_sub~combout\,
	datab => \bcd_A|stage9|gen1:12:stage0|s~combout\,
	datac => \bcd_B|stage9|gen1:12:stage0|s~combout\,
	datad => \add_sub|gen1:11:U|cout~0_combout\,
	combout => \add_sub|gen1:12:U|s~combout\);

-- Location: FF_X50_Y33_N11
\add_sub|pout_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \add_sub|gen1:12:U|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \add_sub|ALT_INV_state_reg.st1~q\,
	ena => \add_sub|pout_reg[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_sub|pout_reg\(12));

-- Location: LCCOMB_X50_Y33_N4
\add_sub|gen1:11:U|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:11:U|s~combout\ = \controlador|control_add_sub~combout\ $ (\divisor|U_temp1|gen1:11:stage0|s~3_combout\ $ (\bcd_A|stage9|gen1:11:stage0|s~2_combout\ $ (\add_sub|gen1:10:U|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|control_add_sub~combout\,
	datab => \divisor|U_temp1|gen1:11:stage0|s~3_combout\,
	datac => \bcd_A|stage9|gen1:11:stage0|s~2_combout\,
	datad => \add_sub|gen1:10:U|cout~0_combout\,
	combout => \add_sub|gen1:11:U|s~combout\);

-- Location: FF_X50_Y33_N5
\add_sub|pout_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \add_sub|gen1:11:U|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \add_sub|ALT_INV_state_reg.st1~q\,
	ena => \add_sub|pout_reg[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_sub|pout_reg\(11));

-- Location: LCCOMB_X49_Y33_N28
\add_sub|LessThan0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|LessThan0~0_combout\ = (\add_sub|pout_reg\(14)) # ((\add_sub|pout_reg\(13)) # ((\add_sub|pout_reg\(12)) # (\add_sub|pout_reg\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|pout_reg\(14),
	datab => \add_sub|pout_reg\(13),
	datac => \add_sub|pout_reg\(12),
	datad => \add_sub|pout_reg\(11),
	combout => \add_sub|LessThan0~0_combout\);

-- Location: LCCOMB_X51_Y33_N30
\add_sub|gen1:6:U|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:6:U|s~0_combout\ = \controlador|control_add_sub~combout\ $ (\bcd_A|stage9|gen1:6:stage0|s~2_combout\ $ (\bcd_B|stage9|gen1:6:stage0|s~2_combout\ $ (\add_sub|gen1:5:U|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|control_add_sub~combout\,
	datab => \bcd_A|stage9|gen1:6:stage0|s~2_combout\,
	datac => \bcd_B|stage9|gen1:6:stage0|s~2_combout\,
	datad => \add_sub|gen1:5:U|cout~0_combout\,
	combout => \add_sub|gen1:6:U|s~0_combout\);

-- Location: FF_X51_Y33_N31
\add_sub|pout_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \add_sub|gen1:6:U|s~0_combout\,
	clrn => \reset_n~input_o\,
	sclr => \add_sub|ALT_INV_state_reg.st1~q\,
	ena => \add_sub|pout_reg[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_sub|pout_reg\(6));

-- Location: LCCOMB_X51_Y33_N24
\add_sub|gen1:7:U|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:7:U|s~combout\ = \controlador|control_add_sub~combout\ $ (\bcd_B|stage9|gen1:7:stage0|s~combout\ $ (\bcd_A|stage9|gen1:7:stage0|s~combout\ $ (\add_sub|gen1:6:U|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|control_add_sub~combout\,
	datab => \bcd_B|stage9|gen1:7:stage0|s~combout\,
	datac => \bcd_A|stage9|gen1:7:stage0|s~combout\,
	datad => \add_sub|gen1:6:U|cout~0_combout\,
	combout => \add_sub|gen1:7:U|s~combout\);

-- Location: FF_X51_Y33_N25
\add_sub|pout_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \add_sub|gen1:7:U|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \add_sub|ALT_INV_state_reg.st1~q\,
	ena => \add_sub|pout_reg[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_sub|pout_reg\(7));

-- Location: LCCOMB_X51_Y33_N4
\add_sub|gen1:5:U|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:5:U|s~combout\ = \controlador|control_add_sub~combout\ $ (\bcd_B|stage9|gen1:5:stage0|s~combout\ $ (\add_sub|gen1:4:U|cout~0_combout\ $ (\bcd_A|stage9|gen1:5:stage0|s~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|control_add_sub~combout\,
	datab => \bcd_B|stage9|gen1:5:stage0|s~combout\,
	datac => \add_sub|gen1:4:U|cout~0_combout\,
	datad => \bcd_A|stage9|gen1:5:stage0|s~combout\,
	combout => \add_sub|gen1:5:U|s~combout\);

-- Location: FF_X51_Y33_N5
\add_sub|pout_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \add_sub|gen1:5:U|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \add_sub|ALT_INV_state_reg.st1~q\,
	ena => \add_sub|pout_reg[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_sub|pout_reg\(5));

-- Location: LCCOMB_X50_Y32_N28
\add_sub|gen1:8:U|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:8:U|s~combout\ = \bcd_A|stage9|gen1:8:stage0|s~3_combout\ $ (\controlador|control_add_sub~combout\ $ (\divisor|U_temp1|gen1:8:stage0|s~4_combout\ $ (\add_sub|gen1:7:U|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage9|gen1:8:stage0|s~3_combout\,
	datab => \controlador|control_add_sub~combout\,
	datac => \divisor|U_temp1|gen1:8:stage0|s~4_combout\,
	datad => \add_sub|gen1:7:U|cout~0_combout\,
	combout => \add_sub|gen1:8:U|s~combout\);

-- Location: FF_X50_Y32_N29
\add_sub|pout_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \add_sub|gen1:8:U|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \add_sub|ALT_INV_state_reg.st1~q\,
	ena => \add_sub|pout_reg[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_sub|pout_reg\(8));

-- Location: LCCOMB_X51_Y33_N10
\add_sub|LessThan0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|LessThan0~1_combout\ = (\add_sub|pout_reg\(8)) # ((\add_sub|pout_reg\(7) & ((\add_sub|pout_reg\(6)) # (\add_sub|pout_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|pout_reg\(6),
	datab => \add_sub|pout_reg\(7),
	datac => \add_sub|pout_reg\(5),
	datad => \add_sub|pout_reg\(8),
	combout => \add_sub|LessThan0~1_combout\);

-- Location: LCCOMB_X49_Y33_N8
\add_sub|gen1:10:U|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:10:U|s~combout\ = \controlador|control_add_sub~combout\ $ (\bcd_A|stage9|gen1:10:stage0|s~2_combout\ $ (\divisor|U_temp1|gen1:10:stage0|s~3_combout\ $ (\add_sub|gen1:9:U|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|control_add_sub~combout\,
	datab => \bcd_A|stage9|gen1:10:stage0|s~2_combout\,
	datac => \divisor|U_temp1|gen1:10:stage0|s~3_combout\,
	datad => \add_sub|gen1:9:U|cout~0_combout\,
	combout => \add_sub|gen1:10:U|s~combout\);

-- Location: FF_X49_Y33_N9
\add_sub|pout_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \add_sub|gen1:10:U|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \add_sub|ALT_INV_state_reg.st1~q\,
	ena => \add_sub|pout_reg[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_sub|pout_reg\(10));

-- Location: LCCOMB_X49_Y33_N18
\add_sub|LessThan0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|LessThan0~2_combout\ = (\add_sub|LessThan0~0_combout\) # ((\add_sub|pout_reg\(9) & (\add_sub|LessThan0~1_combout\ & \add_sub|pout_reg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|pout_reg\(9),
	datab => \add_sub|LessThan0~0_combout\,
	datac => \add_sub|LessThan0~1_combout\,
	datad => \add_sub|pout_reg\(10),
	combout => \add_sub|LessThan0~2_combout\);

-- Location: LCCOMB_X49_Y33_N2
\enganche_add|q_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \enganche_add|q_reg~0_combout\ = (\add_sub|pout_reg\(17)) # ((\enganche_add|q_reg~q\) # ((\add_sub|LessThan0~3_combout\ & \add_sub|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|LessThan0~3_combout\,
	datab => \add_sub|pout_reg\(17),
	datac => \enganche_add|q_reg~q\,
	datad => \add_sub|LessThan0~2_combout\,
	combout => \enganche_add|q_reg~0_combout\);

-- Location: FF_X49_Y33_N3
\enganche_add|q_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \enganche_add|q_reg~0_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \enganche_add|q_reg~q\);

-- Location: LCCOMB_X55_Y36_N24
\enganche|q_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \enganche|q_reg~0_combout\ = (\enganche|q_reg~q\) # (\controlador|stage1|ack~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \enganche|q_reg~q\,
	datad => \controlador|stage1|ack~q\,
	combout => \enganche|q_reg~0_combout\);

-- Location: FF_X55_Y36_N25
\enganche|q_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \enganche|q_reg~0_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \enganche|q_reg~q\);

-- Location: LCCOMB_X55_Y36_N12
\bintobcd|Selector23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|Selector23~0_combout\ = (\bintobcd|st_reg.st0~q\) # (\enganche|q_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bintobcd|st_reg.st0~q\,
	datad => \enganche|q_reg~q\,
	combout => \bintobcd|Selector23~0_combout\);

-- Location: LCCOMB_X55_Y36_N28
\bintobcd|st_next.st0_820\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|st_next.st0_820~combout\ = (GLOBAL(\bintobcd|st_reg.st12~clkctrl_outclk\) & (\bintobcd|st_next.st0_820~combout\)) # (!GLOBAL(\bintobcd|st_reg.st12~clkctrl_outclk\) & ((!\bintobcd|Selector23~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|st_next.st0_820~combout\,
	datac => \bintobcd|st_reg.st12~clkctrl_outclk\,
	datad => \bintobcd|Selector23~0_combout\,
	combout => \bintobcd|st_next.st0_820~combout\);

-- Location: LCCOMB_X55_Y36_N30
\bintobcd|st_reg.st0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|st_reg.st0~0_combout\ = !\bintobcd|st_next.st0_820~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|st_next.st0_820~combout\,
	combout => \bintobcd|st_reg.st0~0_combout\);

-- Location: FF_X55_Y36_N31
\bintobcd|st_reg.st0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|st_reg.st0~0_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|st_reg.st0~q\);

-- Location: LCCOMB_X55_Y35_N22
\bintobcd|contador_bits_next1[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|contador_bits_next1[0]~0_combout\ = (\bintobcd|st_reg.st0~q\ & !\bintobcd|contador_bits\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|st_reg.st0~q\,
	datac => \bintobcd|contador_bits\(0),
	combout => \bintobcd|contador_bits_next1[0]~0_combout\);

-- Location: LCCOMB_X55_Y34_N16
\bintobcd|bin[19]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|bin[19]~0_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & ((\bintobcd|st_reg.st11~q\) # (!\bintobcd|st_reg.st0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|st_reg.st11~q\,
	datac => \bintobcd|stage0|Equal0~5_combout\,
	datad => \bintobcd|st_reg.st0~q\,
	combout => \bintobcd|bin[19]~0_combout\);

-- Location: FF_X55_Y35_N23
\bintobcd|contador_bits[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|contador_bits_next1[0]~0_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|bin[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|contador_bits\(0));

-- Location: LCCOMB_X55_Y33_N20
\bintobcd|U_contador|gen1:1:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|U_contador|gen1:1:stage0|s~combout\ = \bintobcd|contador_bits\(1) $ (\bintobcd|contador_bits\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bintobcd|contador_bits\(1),
	datad => \bintobcd|contador_bits\(0),
	combout => \bintobcd|U_contador|gen1:1:stage0|s~combout\);

-- Location: FF_X55_Y33_N21
\bintobcd|contador_bits[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|U_contador|gen1:1:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|ALT_INV_st_reg.st0~q\,
	ena => \bintobcd|bin[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|contador_bits\(1));

-- Location: LCCOMB_X50_Y31_N4
\add_sub|gen1:4:U|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:4:U|s~combout\ = \add_sub|gen1:3:U|cout~0_combout\ $ (\controlador|control_add_sub~combout\ $ (\bcd_B|stage9|gen1:4:stage0|s~combout\ $ (\bcd_A|stage9|gen1:4:stage0|s~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|gen1:3:U|cout~0_combout\,
	datab => \controlador|control_add_sub~combout\,
	datac => \bcd_B|stage9|gen1:4:stage0|s~combout\,
	datad => \bcd_A|stage9|gen1:4:stage0|s~combout\,
	combout => \add_sub|gen1:4:U|s~combout\);

-- Location: FF_X50_Y31_N5
\add_sub|pout_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \add_sub|gen1:4:U|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \add_sub|ALT_INV_state_reg.st1~q\,
	ena => \add_sub|pout_reg[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_sub|pout_reg\(4));

-- Location: LCCOMB_X50_Y31_N10
\add_sub|gen1:3:U|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:3:U|s~combout\ = \bcd_B|stage9|gen1:3:stage0|s~combout\ $ (\add_sub|gen1:2:U|cout~0_combout\ $ (\bcd_A|stage9|gen1:3:stage0|s~combout\ $ (\controlador|control_add_sub~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage9|gen1:3:stage0|s~combout\,
	datab => \add_sub|gen1:2:U|cout~0_combout\,
	datac => \bcd_A|stage9|gen1:3:stage0|s~combout\,
	datad => \controlador|control_add_sub~combout\,
	combout => \add_sub|gen1:3:U|s~combout\);

-- Location: FF_X50_Y31_N11
\add_sub|pout_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \add_sub|gen1:3:U|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \add_sub|ALT_INV_state_reg.st1~q\,
	ena => \add_sub|pout_reg[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_sub|pout_reg\(3));

-- Location: LCCOMB_X50_Y31_N24
\add_sub|gen1:2:U|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:2:U|s~combout\ = \bcd_A|stage9|gen1:2:stage0|s~combout\ $ (\bcd_B|stage9|gen1:2:stage0|s~combout\ $ (\add_sub|gen1:1:U|cout~0_combout\ $ (\controlador|control_add_sub~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_A|stage9|gen1:2:stage0|s~combout\,
	datab => \bcd_B|stage9|gen1:2:stage0|s~combout\,
	datac => \add_sub|gen1:1:U|cout~0_combout\,
	datad => \controlador|control_add_sub~combout\,
	combout => \add_sub|gen1:2:U|s~combout\);

-- Location: FF_X50_Y31_N25
\add_sub|pout_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \add_sub|gen1:2:U|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \add_sub|ALT_INV_state_reg.st1~q\,
	ena => \add_sub|pout_reg[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_sub|pout_reg\(2));

-- Location: LCCOMB_X50_Y31_N22
\add_sub|gen1:0:U|s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:0:U|s~0_combout\ = \reg_desp_A|stage4|q_reg\(0) $ (\reg_desp_B|stage4|q_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_desp_A|stage4|q_reg\(0),
	datad => \reg_desp_B|stage4|q_reg\(0),
	combout => \add_sub|gen1:0:U|s~0_combout\);

-- Location: FF_X50_Y31_N23
\add_sub|pout_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \add_sub|gen1:0:U|s~0_combout\,
	clrn => \reset_n~input_o\,
	sclr => \add_sub|ALT_INV_state_reg.st1~q\,
	ena => \add_sub|pout_reg[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_sub|pout_reg\(0));

-- Location: LCCOMB_X50_Y31_N12
\add_sub|gen1:1:U|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|gen1:1:U|s~combout\ = \bcd_B|stage9|gen1:1:stage0|s~0_combout\ $ (\add_sub|gen1:0:U|cout~0_combout\ $ (\bcd_A|stage9|gen1:1:stage0|s~0_combout\ $ (\controlador|control_add_sub~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcd_B|stage9|gen1:1:stage0|s~0_combout\,
	datab => \add_sub|gen1:0:U|cout~0_combout\,
	datac => \bcd_A|stage9|gen1:1:stage0|s~0_combout\,
	datad => \controlador|control_add_sub~combout\,
	combout => \add_sub|gen1:1:U|s~combout\);

-- Location: FF_X50_Y31_N13
\add_sub|pout_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \add_sub|gen1:1:U|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \add_sub|ALT_INV_state_reg.st1~q\,
	ena => \add_sub|pout_reg[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_sub|pout_reg\(1));

-- Location: LCCOMB_X50_Y31_N14
\add_sub|y|gen1:3:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|y|gen1:3:stage0|cout~0_combout\ = (\add_sub|pout_reg\(3)) # ((\add_sub|pout_reg\(2)) # ((\add_sub|pout_reg\(0)) # (\add_sub|pout_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|pout_reg\(3),
	datab => \add_sub|pout_reg\(2),
	datac => \add_sub|pout_reg\(0),
	datad => \add_sub|pout_reg\(1),
	combout => \add_sub|y|gen1:3:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y33_N4
\add_sub|y|gen1:4:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|y|gen1:4:stage0|cout~0_combout\ = (\add_sub|pout_reg\(4)) # (\add_sub|y|gen1:3:stage0|cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \add_sub|pout_reg\(4),
	datad => \add_sub|y|gen1:3:stage0|cout~0_combout\,
	combout => \add_sub|y|gen1:4:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y33_N18
\add_sub|y|gen1:7:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|y|gen1:7:stage0|cout~0_combout\ = (\add_sub|pout_reg\(5)) # ((\add_sub|pout_reg\(6)) # ((\add_sub|y|gen1:4:stage0|cout~0_combout\) # (\add_sub|pout_reg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|pout_reg\(5),
	datab => \add_sub|pout_reg\(6),
	datac => \add_sub|y|gen1:4:stage0|cout~0_combout\,
	datad => \add_sub|pout_reg\(7),
	combout => \add_sub|y|gen1:7:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y33_N28
\add_sub|y|gen1:10:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|y|gen1:10:stage0|cout~0_combout\ = (\add_sub|pout_reg\(9)) # ((\add_sub|y|gen1:7:stage0|cout~0_combout\) # ((\add_sub|pout_reg\(10)) # (\add_sub|pout_reg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|pout_reg\(9),
	datab => \add_sub|y|gen1:7:stage0|cout~0_combout\,
	datac => \add_sub|pout_reg\(10),
	datad => \add_sub|pout_reg\(8),
	combout => \add_sub|y|gen1:10:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y33_N18
\add_sub|y|gen1:13:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|y|gen1:13:stage0|cout~0_combout\ = (\add_sub|pout_reg\(12)) # ((\add_sub|pout_reg\(13)) # ((\add_sub|pout_reg\(11)) # (\add_sub|y|gen1:10:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|pout_reg\(12),
	datab => \add_sub|pout_reg\(13),
	datac => \add_sub|pout_reg\(11),
	datad => \add_sub|y|gen1:10:stage0|cout~0_combout\,
	combout => \add_sub|y|gen1:13:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y33_N12
\add_sub|y|gen1:16:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|y|gen1:16:stage0|s~combout\ = \add_sub|pout_reg\(16) $ (((\add_sub|pout_reg\(15)) # ((\add_sub|y|gen1:13:stage0|cout~0_combout\) # (\add_sub|pout_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|pout_reg\(15),
	datab => \add_sub|y|gen1:13:stage0|cout~0_combout\,
	datac => \add_sub|pout_reg\(16),
	datad => \add_sub|pout_reg\(14),
	combout => \add_sub|y|gen1:16:stage0|s~combout\);

-- Location: LCCOMB_X52_Y34_N20
\controlador|sel_result_add_sub~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|sel_result_add_sub~0_combout\ = (\add_sub|ack_reg~q\ & ((\controlador|state_reg.st7~q\) # (\controlador|state_reg.st6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlador|state_reg.st7~q\,
	datac => \add_sub|ack_reg~q\,
	datad => \controlador|state_reg.st6~q\,
	combout => \controlador|sel_result_add_sub~0_combout\);

-- Location: LCCOMB_X52_Y33_N10
\controlador|stage1|result_add_sub_next[16]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_add_sub_next[16]~8_combout\ = (\controlador|sel_result_add_sub~0_combout\ & ((\add_sub|pout_reg\(17) & (\add_sub|y|gen1:16:stage0|s~combout\)) # (!\add_sub|pout_reg\(17) & ((\add_sub|pout_reg\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|y|gen1:16:stage0|s~combout\,
	datab => \controlador|sel_result_add_sub~0_combout\,
	datac => \add_sub|pout_reg\(17),
	datad => \add_sub|pout_reg\(16),
	combout => \controlador|stage1|result_add_sub_next[16]~8_combout\);

-- Location: LCCOMB_X52_Y33_N2
\controlador|stage1|result_add_sub_reg[16]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_add_sub_reg[16]~0_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & ((\controlador|sel_result_add_sub~0_combout\) # (!\controlador|state_reg.st0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlador|state_reg.st0~q\,
	datac => \bintobcd|stage0|Equal0~5_combout\,
	datad => \controlador|sel_result_add_sub~0_combout\,
	combout => \controlador|stage1|result_add_sub_reg[16]~0_combout\);

-- Location: FF_X52_Y33_N11
\controlador|stage1|result_add_sub_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_add_sub_next[16]~8_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_add_sub_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_add_sub_reg\(16));

-- Location: LCCOMB_X47_Y30_N24
\divisor|Q[16]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|Q[16]~0_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & (((\divisor|st_reg.st3~q\ & !\divisor|LessThan0~32_combout\)) # (!\divisor|st_reg.st0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|st_reg.st0~q\,
	datab => \divisor|st_reg.st3~q\,
	datac => \bintobcd|stage0|Equal0~5_combout\,
	datad => \divisor|LessThan0~32_combout\,
	combout => \divisor|Q[16]~0_combout\);

-- Location: LCCOMB_X45_Y30_N0
\divisor|Q[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|Q[0]~1_combout\ = (\divisor|Q\(0) & ((!\divisor|Q[16]~0_combout\))) # (!\divisor|Q\(0) & (\divisor|st_reg.st0~q\ & \divisor|Q[16]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \divisor|st_reg.st0~q\,
	datac => \divisor|Q\(0),
	datad => \divisor|Q[16]~0_combout\,
	combout => \divisor|Q[0]~1_combout\);

-- Location: FF_X45_Y30_N1
\divisor|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|Q[0]~1_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|Q\(0));

-- Location: LCCOMB_X49_Y30_N4
\divisor|U_temp2|gen1:1:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp2|gen1:1:stage0|s~combout\ = \divisor|Q\(1) $ (\divisor|Q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \divisor|Q\(1),
	datad => \divisor|Q\(0),
	combout => \divisor|U_temp2|gen1:1:stage0|s~combout\);

-- Location: FF_X49_Y30_N5
\divisor|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|U_temp2|gen1:1:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \divisor|ALT_INV_st_reg.st0~q\,
	ena => \divisor|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|Q\(1));

-- Location: LCCOMB_X49_Y30_N22
\divisor|U_temp2|gen1:2:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp2|gen1:2:stage0|s~combout\ = \divisor|Q\(2) $ (((\divisor|Q\(1) & \divisor|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \divisor|Q\(1),
	datac => \divisor|Q\(2),
	datad => \divisor|Q\(0),
	combout => \divisor|U_temp2|gen1:2:stage0|s~combout\);

-- Location: FF_X49_Y30_N23
\divisor|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|U_temp2|gen1:2:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \divisor|ALT_INV_st_reg.st0~q\,
	ena => \divisor|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|Q\(2));

-- Location: LCCOMB_X49_Y30_N20
\divisor|U_temp2|gen1:3:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp2|gen1:3:stage0|s~combout\ = \divisor|Q\(3) $ (((\divisor|Q\(2) & (\divisor|Q\(1) & \divisor|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|Q\(2),
	datab => \divisor|Q\(1),
	datac => \divisor|Q\(3),
	datad => \divisor|Q\(0),
	combout => \divisor|U_temp2|gen1:3:stage0|s~combout\);

-- Location: FF_X49_Y30_N21
\divisor|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|U_temp2|gen1:3:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \divisor|ALT_INV_st_reg.st0~q\,
	ena => \divisor|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|Q\(3));

-- Location: LCCOMB_X49_Y30_N16
\divisor|U_temp2|gen1:3:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp2|gen1:3:stage0|cout~0_combout\ = (\divisor|Q\(0) & (\divisor|Q\(1) & (\divisor|Q\(2) & \divisor|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|Q\(0),
	datab => \divisor|Q\(1),
	datac => \divisor|Q\(2),
	datad => \divisor|Q\(3),
	combout => \divisor|U_temp2|gen1:3:stage0|cout~0_combout\);

-- Location: LCCOMB_X49_Y30_N14
\divisor|U_temp2|gen1:4:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp2|gen1:4:stage0|s~combout\ = \divisor|Q\(4) $ (\divisor|U_temp2|gen1:3:stage0|cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \divisor|Q\(4),
	datad => \divisor|U_temp2|gen1:3:stage0|cout~0_combout\,
	combout => \divisor|U_temp2|gen1:4:stage0|s~combout\);

-- Location: FF_X49_Y30_N15
\divisor|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|U_temp2|gen1:4:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \divisor|ALT_INV_st_reg.st0~q\,
	ena => \divisor|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|Q\(4));

-- Location: LCCOMB_X49_Y30_N24
\divisor|U_temp2|gen1:5:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp2|gen1:5:stage0|s~combout\ = \divisor|Q\(5) $ (((\divisor|Q\(4) & \divisor|U_temp2|gen1:3:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \divisor|Q\(4),
	datac => \divisor|Q\(5),
	datad => \divisor|U_temp2|gen1:3:stage0|cout~0_combout\,
	combout => \divisor|U_temp2|gen1:5:stage0|s~combout\);

-- Location: FF_X49_Y30_N25
\divisor|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|U_temp2|gen1:5:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \divisor|ALT_INV_st_reg.st0~q\,
	ena => \divisor|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|Q\(5));

-- Location: LCCOMB_X49_Y30_N30
\divisor|U_temp2|gen1:6:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp2|gen1:6:stage0|s~combout\ = \divisor|Q\(6) $ (((\divisor|U_temp2|gen1:3:stage0|cout~0_combout\ & (\divisor|Q\(4) & \divisor|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|U_temp2|gen1:3:stage0|cout~0_combout\,
	datab => \divisor|Q\(4),
	datac => \divisor|Q\(6),
	datad => \divisor|Q\(5),
	combout => \divisor|U_temp2|gen1:6:stage0|s~combout\);

-- Location: FF_X49_Y30_N31
\divisor|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|U_temp2|gen1:6:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \divisor|ALT_INV_st_reg.st0~q\,
	ena => \divisor|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|Q\(6));

-- Location: LCCOMB_X49_Y30_N26
\divisor|U_temp2|gen1:6:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp2|gen1:6:stage0|cout~0_combout\ = (\divisor|Q\(6) & (\divisor|U_temp2|gen1:3:stage0|cout~0_combout\ & (\divisor|Q\(4) & \divisor|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|Q\(6),
	datab => \divisor|U_temp2|gen1:3:stage0|cout~0_combout\,
	datac => \divisor|Q\(4),
	datad => \divisor|Q\(5),
	combout => \divisor|U_temp2|gen1:6:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y30_N24
\divisor|U_temp2|gen1:7:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp2|gen1:7:stage0|s~combout\ = \divisor|U_temp2|gen1:6:stage0|cout~0_combout\ $ (\divisor|Q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|U_temp2|gen1:6:stage0|cout~0_combout\,
	datac => \divisor|Q\(7),
	combout => \divisor|U_temp2|gen1:7:stage0|s~combout\);

-- Location: FF_X51_Y30_N25
\divisor|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|U_temp2|gen1:7:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \divisor|ALT_INV_st_reg.st0~q\,
	ena => \divisor|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|Q\(7));

-- Location: LCCOMB_X51_Y30_N18
\divisor|U_temp2|gen1:8:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp2|gen1:8:stage0|s~combout\ = \divisor|Q\(8) $ (((\divisor|U_temp2|gen1:6:stage0|cout~0_combout\ & \divisor|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|U_temp2|gen1:6:stage0|cout~0_combout\,
	datac => \divisor|Q\(8),
	datad => \divisor|Q\(7),
	combout => \divisor|U_temp2|gen1:8:stage0|s~combout\);

-- Location: FF_X51_Y30_N19
\divisor|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|U_temp2|gen1:8:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \divisor|ALT_INV_st_reg.st0~q\,
	ena => \divisor|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|Q\(8));

-- Location: LCCOMB_X51_Y30_N12
\divisor|U_temp2|gen1:9:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp2|gen1:9:stage0|s~combout\ = \divisor|Q\(9) $ (((\divisor|U_temp2|gen1:6:stage0|cout~0_combout\ & (\divisor|Q\(8) & \divisor|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|U_temp2|gen1:6:stage0|cout~0_combout\,
	datab => \divisor|Q\(8),
	datac => \divisor|Q\(9),
	datad => \divisor|Q\(7),
	combout => \divisor|U_temp2|gen1:9:stage0|s~combout\);

-- Location: FF_X51_Y30_N13
\divisor|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|U_temp2|gen1:9:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \divisor|ALT_INV_st_reg.st0~q\,
	ena => \divisor|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|Q\(9));

-- Location: LCCOMB_X51_Y30_N2
\divisor|U_temp2|gen1:9:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp2|gen1:9:stage0|cout~0_combout\ = (\divisor|Q\(9) & (\divisor|Q\(8) & (\divisor|U_temp2|gen1:6:stage0|cout~0_combout\ & \divisor|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|Q\(9),
	datab => \divisor|Q\(8),
	datac => \divisor|U_temp2|gen1:6:stage0|cout~0_combout\,
	datad => \divisor|Q\(7),
	combout => \divisor|U_temp2|gen1:9:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y30_N12
\divisor|U_temp2|gen1:10:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp2|gen1:10:stage0|s~combout\ = \divisor|Q\(10) $ (\divisor|U_temp2|gen1:9:stage0|cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \divisor|Q\(10),
	datad => \divisor|U_temp2|gen1:9:stage0|cout~0_combout\,
	combout => \divisor|U_temp2|gen1:10:stage0|s~combout\);

-- Location: FF_X52_Y30_N13
\divisor|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|U_temp2|gen1:10:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \divisor|ALT_INV_st_reg.st0~q\,
	ena => \divisor|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|Q\(10));

-- Location: LCCOMB_X52_Y30_N26
\divisor|U_temp2|gen1:11:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp2|gen1:11:stage0|s~combout\ = \divisor|Q\(11) $ (((\divisor|U_temp2|gen1:9:stage0|cout~0_combout\ & \divisor|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|U_temp2|gen1:9:stage0|cout~0_combout\,
	datac => \divisor|Q\(11),
	datad => \divisor|Q\(10),
	combout => \divisor|U_temp2|gen1:11:stage0|s~combout\);

-- Location: FF_X52_Y30_N27
\divisor|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|U_temp2|gen1:11:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \divisor|ALT_INV_st_reg.st0~q\,
	ena => \divisor|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|Q\(11));

-- Location: LCCOMB_X52_Y30_N24
\divisor|U_temp2|gen1:12:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp2|gen1:12:stage0|s~combout\ = \divisor|Q\(12) $ (((\divisor|Q\(11) & (\divisor|Q\(10) & \divisor|U_temp2|gen1:9:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|Q\(11),
	datab => \divisor|Q\(10),
	datac => \divisor|Q\(12),
	datad => \divisor|U_temp2|gen1:9:stage0|cout~0_combout\,
	combout => \divisor|U_temp2|gen1:12:stage0|s~combout\);

-- Location: FF_X52_Y30_N25
\divisor|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|U_temp2|gen1:12:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \divisor|ALT_INV_st_reg.st0~q\,
	ena => \divisor|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|Q\(12));

-- Location: LCCOMB_X52_Y30_N28
\divisor|U_temp2|gen1:12:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp2|gen1:12:stage0|cout~0_combout\ = (\divisor|U_temp2|gen1:9:stage0|cout~0_combout\ & (\divisor|Q\(12) & (\divisor|Q\(11) & \divisor|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|U_temp2|gen1:9:stage0|cout~0_combout\,
	datab => \divisor|Q\(12),
	datac => \divisor|Q\(11),
	datad => \divisor|Q\(10),
	combout => \divisor|U_temp2|gen1:12:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y30_N30
\divisor|U_temp2|gen1:13:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp2|gen1:13:stage0|s~combout\ = \divisor|Q\(13) $ (\divisor|U_temp2|gen1:12:stage0|cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \divisor|Q\(13),
	datad => \divisor|U_temp2|gen1:12:stage0|cout~0_combout\,
	combout => \divisor|U_temp2|gen1:13:stage0|s~combout\);

-- Location: FF_X52_Y30_N31
\divisor|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|U_temp2|gen1:13:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \divisor|ALT_INV_st_reg.st0~q\,
	ena => \divisor|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|Q\(13));

-- Location: LCCOMB_X52_Y30_N4
\divisor|U_temp2|gen1:14:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp2|gen1:14:stage0|s~combout\ = \divisor|Q\(14) $ (((\divisor|Q\(13) & \divisor|U_temp2|gen1:12:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|Q\(13),
	datac => \divisor|Q\(14),
	datad => \divisor|U_temp2|gen1:12:stage0|cout~0_combout\,
	combout => \divisor|U_temp2|gen1:14:stage0|s~combout\);

-- Location: FF_X52_Y30_N5
\divisor|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|U_temp2|gen1:14:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \divisor|ALT_INV_st_reg.st0~q\,
	ena => \divisor|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|Q\(14));

-- Location: LCCOMB_X52_Y30_N18
\divisor|U_temp2|gen1:15:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp2|gen1:15:stage0|s~combout\ = \divisor|Q\(15) $ (((\divisor|Q\(13) & (\divisor|Q\(14) & \divisor|U_temp2|gen1:12:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|Q\(13),
	datab => \divisor|Q\(14),
	datac => \divisor|Q\(15),
	datad => \divisor|U_temp2|gen1:12:stage0|cout~0_combout\,
	combout => \divisor|U_temp2|gen1:15:stage0|s~combout\);

-- Location: FF_X52_Y30_N19
\divisor|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|U_temp2|gen1:15:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \divisor|ALT_INV_st_reg.st0~q\,
	ena => \divisor|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|Q\(15));

-- Location: LCCOMB_X52_Y30_N6
\divisor|U_temp2|gen1:15:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp2|gen1:15:stage0|cout~0_combout\ = (\divisor|Q\(13) & (\divisor|U_temp2|gen1:12:stage0|cout~0_combout\ & (\divisor|Q\(14) & \divisor|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|Q\(13),
	datab => \divisor|U_temp2|gen1:12:stage0|cout~0_combout\,
	datac => \divisor|Q\(14),
	datad => \divisor|Q\(15),
	combout => \divisor|U_temp2|gen1:15:stage0|cout~0_combout\);

-- Location: LCCOMB_X52_Y30_N8
\divisor|U_temp2|gen1:16:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \divisor|U_temp2|gen1:16:stage0|s~combout\ = \divisor|Q\(16) $ (\divisor|U_temp2|gen1:15:stage0|cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \divisor|Q\(16),
	datad => \divisor|U_temp2|gen1:15:stage0|cout~0_combout\,
	combout => \divisor|U_temp2|gen1:16:stage0|s~combout\);

-- Location: FF_X52_Y30_N9
\divisor|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \divisor|U_temp2|gen1:16:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \divisor|ALT_INV_st_reg.st0~q\,
	ena => \divisor|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divisor|Q\(16));

-- Location: LCCOMB_X52_Y30_N10
\controlador|stage1|result_div_next[16]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_div_next[16]~0_combout\ = (\divisor|ack~q\ & (\divisor|Q\(16) & \controlador|state_reg.st9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \divisor|ack~q\,
	datac => \divisor|Q\(16),
	datad => \controlador|state_reg.st9~q\,
	combout => \controlador|stage1|result_div_next[16]~0_combout\);

-- Location: LCCOMB_X51_Y30_N22
\controlador|stage1|result_div_reg[16]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_div_reg[16]~2_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & (((\divisor|ack~q\ & \controlador|state_reg.st9~q\)) # (!\controlador|state_reg.st0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|ack~q\,
	datab => \controlador|state_reg.st9~q\,
	datac => \controlador|state_reg.st0~q\,
	datad => \bintobcd|stage0|Equal0~5_combout\,
	combout => \controlador|stage1|result_div_reg[16]~2_combout\);

-- Location: FF_X52_Y30_N11
\controlador|stage1|result_div_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_div_next[16]~0_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_div_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_div_reg\(16));

-- Location: LCCOMB_X54_Y36_N20
\controlador|stage1|result_mult_next[16]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_mult_next[16]~0_combout\ = (\controlador|state_reg.st8~q\ & (\multiplicacion|stageg|q_reg~q\ & \multiplicacion|stagef|q_reg\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlador|state_reg.st8~q\,
	datac => \multiplicacion|stageg|q_reg~q\,
	datad => \multiplicacion|stagef|q_reg\(16),
	combout => \controlador|stage1|result_mult_next[16]~0_combout\);

-- Location: LCCOMB_X52_Y34_N22
\controlador|stage1|result_mult_reg[16]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_mult_reg[16]~2_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & (((\controlador|state_reg.st8~q\ & \multiplicacion|stageg|q_reg~q\)) # (!\controlador|state_reg.st0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|Equal0~5_combout\,
	datab => \controlador|state_reg.st8~q\,
	datac => \multiplicacion|stageg|q_reg~q\,
	datad => \controlador|state_reg.st0~q\,
	combout => \controlador|stage1|result_mult_reg[16]~2_combout\);

-- Location: FF_X54_Y36_N21
\controlador|stage1|result_mult_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_mult_next[16]~0_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_mult_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_mult_reg\(16));

-- Location: LCCOMB_X55_Y33_N16
\controlador|stage1|result_bin_next[16]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_bin_next[16]~0_combout\ = (\controlador|stage1|result_add_sub_reg\(16)) # ((\controlador|stage1|result_div_reg\(16)) # (\controlador|stage1|result_mult_reg\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlador|stage1|result_add_sub_reg\(16),
	datac => \controlador|stage1|result_div_reg\(16),
	datad => \controlador|stage1|result_mult_reg\(16),
	combout => \controlador|stage1|result_bin_next[16]~0_combout\);

-- Location: FF_X55_Y33_N17
\controlador|stage1|result_bin_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_bin_next[16]~0_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|WideOr9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_bin_reg\(16));

-- Location: LCCOMB_X52_Y30_N14
\controlador|stage1|result_div_next[14]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_div_next[14]~2_combout\ = (\divisor|ack~q\ & (\divisor|Q\(14) & \controlador|state_reg.st9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \divisor|ack~q\,
	datac => \divisor|Q\(14),
	datad => \controlador|state_reg.st9~q\,
	combout => \controlador|stage1|result_div_next[14]~2_combout\);

-- Location: FF_X52_Y30_N15
\controlador|stage1|result_div_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_div_next[14]~2_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_div_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_div_reg\(14));

-- Location: LCCOMB_X51_Y34_N8
\controlador|stage1|result_mult_next[14]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_mult_next[14]~2_combout\ = (\multiplicacion|stageg|q_reg~q\ & (\controlador|state_reg.st8~q\ & \multiplicacion|stagef|q_reg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|stageg|q_reg~q\,
	datac => \controlador|state_reg.st8~q\,
	datad => \multiplicacion|stagef|q_reg\(14),
	combout => \controlador|stage1|result_mult_next[14]~2_combout\);

-- Location: FF_X51_Y34_N9
\controlador|stage1|result_mult_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_mult_next[14]~2_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_mult_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_mult_reg\(14));

-- Location: LCCOMB_X52_Y33_N16
\controlador|stage1|result_add_sub_next[14]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_add_sub_next[14]~10_combout\ = (\controlador|sel_result_add_sub~0_combout\ & (\add_sub|pout_reg\(14) $ (((\add_sub|pout_reg\(17) & \add_sub|y|gen1:13:stage0|cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|pout_reg\(14),
	datab => \controlador|sel_result_add_sub~0_combout\,
	datac => \add_sub|pout_reg\(17),
	datad => \add_sub|y|gen1:13:stage0|cout~0_combout\,
	combout => \controlador|stage1|result_add_sub_next[14]~10_combout\);

-- Location: FF_X52_Y33_N17
\controlador|stage1|result_add_sub_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_add_sub_next[14]~10_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_add_sub_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_add_sub_reg\(14));

-- Location: LCCOMB_X54_Y34_N14
\controlador|stage1|result_bin_next[14]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_bin_next[14]~2_combout\ = (\controlador|stage1|result_div_reg\(14)) # ((\controlador|stage1|result_mult_reg\(14)) # (\controlador|stage1|result_add_sub_reg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlador|stage1|result_div_reg\(14),
	datac => \controlador|stage1|result_mult_reg\(14),
	datad => \controlador|stage1|result_add_sub_reg\(14),
	combout => \controlador|stage1|result_bin_next[14]~2_combout\);

-- Location: FF_X54_Y34_N15
\controlador|stage1|result_bin_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_bin_next[14]~2_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|WideOr9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_bin_reg\(14));

-- Location: LCCOMB_X52_Y30_N0
\controlador|stage1|result_div_next[13]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_div_next[13]~3_combout\ = (\divisor|ack~q\ & (\divisor|Q\(13) & \controlador|state_reg.st9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \divisor|ack~q\,
	datac => \divisor|Q\(13),
	datad => \controlador|state_reg.st9~q\,
	combout => \controlador|stage1|result_div_next[13]~3_combout\);

-- Location: FF_X52_Y30_N1
\controlador|stage1|result_div_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_div_next[13]~3_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_div_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_div_reg\(13));

-- Location: LCCOMB_X51_Y33_N22
\add_sub|y|gen1:13:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|y|gen1:13:stage0|s~combout\ = \add_sub|pout_reg\(13) $ (((\add_sub|pout_reg\(12)) # ((\add_sub|pout_reg\(11)) # (\add_sub|y|gen1:10:stage0|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|pout_reg\(12),
	datab => \add_sub|pout_reg\(13),
	datac => \add_sub|pout_reg\(11),
	datad => \add_sub|y|gen1:10:stage0|cout~0_combout\,
	combout => \add_sub|y|gen1:13:stage0|s~combout\);

-- Location: LCCOMB_X51_Y33_N0
\controlador|stage1|result_add_sub_next[13]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_add_sub_next[13]~11_combout\ = (\controlador|sel_result_add_sub~0_combout\ & ((\add_sub|pout_reg\(17) & (\add_sub|y|gen1:13:stage0|s~combout\)) # (!\add_sub|pout_reg\(17) & ((\add_sub|pout_reg\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|y|gen1:13:stage0|s~combout\,
	datab => \controlador|sel_result_add_sub~0_combout\,
	datac => \add_sub|pout_reg\(13),
	datad => \add_sub|pout_reg\(17),
	combout => \controlador|stage1|result_add_sub_next[13]~11_combout\);

-- Location: FF_X51_Y33_N1
\controlador|stage1|result_add_sub_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_add_sub_next[13]~11_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_add_sub_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_add_sub_reg\(13));

-- Location: LCCOMB_X54_Y36_N14
\controlador|stage1|result_mult_next[13]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_mult_next[13]~3_combout\ = (\multiplicacion|stagef|q_reg\(13) & (\multiplicacion|stageg|q_reg~q\ & \controlador|state_reg.st8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagef|q_reg\(13),
	datab => \multiplicacion|stageg|q_reg~q\,
	datac => \controlador|state_reg.st8~q\,
	combout => \controlador|stage1|result_mult_next[13]~3_combout\);

-- Location: FF_X54_Y36_N15
\controlador|stage1|result_mult_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_mult_next[13]~3_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_mult_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_mult_reg\(13));

-- Location: LCCOMB_X55_Y33_N24
\controlador|stage1|result_bin_next[13]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_bin_next[13]~3_combout\ = (\controlador|stage1|result_div_reg\(13)) # ((\controlador|stage1|result_add_sub_reg\(13)) # (\controlador|stage1|result_mult_reg\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|stage1|result_div_reg\(13),
	datac => \controlador|stage1|result_add_sub_reg\(13),
	datad => \controlador|stage1|result_mult_reg\(13),
	combout => \controlador|stage1|result_bin_next[13]~3_combout\);

-- Location: FF_X55_Y33_N25
\controlador|stage1|result_bin_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_bin_next[13]~3_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|WideOr9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_bin_reg\(13));

-- Location: LCCOMB_X52_Y30_N16
\controlador|stage1|result_div_next[10]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_div_next[10]~6_combout\ = (\divisor|Q\(10) & (\divisor|ack~q\ & \controlador|state_reg.st9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|Q\(10),
	datab => \divisor|ack~q\,
	datad => \controlador|state_reg.st9~q\,
	combout => \controlador|stage1|result_div_next[10]~6_combout\);

-- Location: FF_X52_Y30_N17
\controlador|stage1|result_div_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_div_next[10]~6_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_div_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_div_reg\(10));

-- Location: LCCOMB_X51_Y33_N6
\add_sub|y|gen1:10:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|y|gen1:10:stage0|s~combout\ = \add_sub|pout_reg\(10) $ (((\add_sub|pout_reg\(9)) # ((\add_sub|y|gen1:7:stage0|cout~0_combout\) # (\add_sub|pout_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|pout_reg\(9),
	datab => \add_sub|y|gen1:7:stage0|cout~0_combout\,
	datac => \add_sub|pout_reg\(10),
	datad => \add_sub|pout_reg\(8),
	combout => \add_sub|y|gen1:10:stage0|s~combout\);

-- Location: LCCOMB_X51_Y33_N12
\controlador|stage1|result_add_sub_next[10]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_add_sub_next[10]~14_combout\ = (\controlador|sel_result_add_sub~0_combout\ & ((\add_sub|pout_reg\(17) & (\add_sub|y|gen1:10:stage0|s~combout\)) # (!\add_sub|pout_reg\(17) & ((\add_sub|pout_reg\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|y|gen1:10:stage0|s~combout\,
	datab => \add_sub|pout_reg\(17),
	datac => \add_sub|pout_reg\(10),
	datad => \controlador|sel_result_add_sub~0_combout\,
	combout => \controlador|stage1|result_add_sub_next[10]~14_combout\);

-- Location: FF_X51_Y33_N13
\controlador|stage1|result_add_sub_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_add_sub_next[10]~14_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_add_sub_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_add_sub_reg\(10));

-- Location: LCCOMB_X54_Y36_N10
\controlador|stage1|result_mult_next[10]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_mult_next[10]~6_combout\ = (\controlador|state_reg.st8~q\ & (\multiplicacion|stageg|q_reg~q\ & \multiplicacion|stagef|q_reg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlador|state_reg.st8~q\,
	datac => \multiplicacion|stageg|q_reg~q\,
	datad => \multiplicacion|stagef|q_reg\(10),
	combout => \controlador|stage1|result_mult_next[10]~6_combout\);

-- Location: FF_X54_Y36_N11
\controlador|stage1|result_mult_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_mult_next[10]~6_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_mult_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_mult_reg\(10));

-- Location: LCCOMB_X55_Y33_N12
\controlador|stage1|result_bin_next[10]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_bin_next[10]~6_combout\ = (\controlador|stage1|result_div_reg\(10)) # ((\controlador|stage1|result_add_sub_reg\(10)) # (\controlador|stage1|result_mult_reg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlador|stage1|result_div_reg\(10),
	datac => \controlador|stage1|result_add_sub_reg\(10),
	datad => \controlador|stage1|result_mult_reg\(10),
	combout => \controlador|stage1|result_bin_next[10]~6_combout\);

-- Location: FF_X55_Y33_N13
\controlador|stage1|result_bin_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_bin_next[10]~6_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|WideOr9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_bin_reg\(10));

-- Location: LCCOMB_X52_Y33_N14
\add_sub|y|gen1:6:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|y|gen1:6:stage0|cout~0_combout\ = (\add_sub|y|gen1:3:stage0|cout~0_combout\) # ((\add_sub|pout_reg\(4)) # ((\add_sub|pout_reg\(5)) # (\add_sub|pout_reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|y|gen1:3:stage0|cout~0_combout\,
	datab => \add_sub|pout_reg\(4),
	datac => \add_sub|pout_reg\(5),
	datad => \add_sub|pout_reg\(6),
	combout => \add_sub|y|gen1:6:stage0|cout~0_combout\);

-- Location: LCCOMB_X51_Y33_N14
\add_sub|y|gen1:9:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|y|gen1:9:stage0|s~combout\ = \add_sub|pout_reg\(9) $ (((\add_sub|pout_reg\(7)) # ((\add_sub|y|gen1:6:stage0|cout~0_combout\) # (\add_sub|pout_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|pout_reg\(9),
	datab => \add_sub|pout_reg\(7),
	datac => \add_sub|y|gen1:6:stage0|cout~0_combout\,
	datad => \add_sub|pout_reg\(8),
	combout => \add_sub|y|gen1:9:stage0|s~combout\);

-- Location: LCCOMB_X52_Y33_N20
\controlador|stage1|result_add_sub_next[9]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_add_sub_next[9]~15_combout\ = (\controlador|sel_result_add_sub~0_combout\ & ((\add_sub|pout_reg\(17) & (\add_sub|y|gen1:9:stage0|s~combout\)) # (!\add_sub|pout_reg\(17) & ((\add_sub|pout_reg\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|y|gen1:9:stage0|s~combout\,
	datab => \add_sub|pout_reg\(9),
	datac => \add_sub|pout_reg\(17),
	datad => \controlador|sel_result_add_sub~0_combout\,
	combout => \controlador|stage1|result_add_sub_next[9]~15_combout\);

-- Location: FF_X52_Y33_N21
\controlador|stage1|result_add_sub_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_add_sub_next[9]~15_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_add_sub_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_add_sub_reg\(9));

-- Location: LCCOMB_X51_Y30_N26
\controlador|stage1|result_div_next[9]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_div_next[9]~7_combout\ = (\controlador|state_reg.st9~q\ & (\divisor|ack~q\ & \divisor|Q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlador|state_reg.st9~q\,
	datac => \divisor|ack~q\,
	datad => \divisor|Q\(9),
	combout => \controlador|stage1|result_div_next[9]~7_combout\);

-- Location: FF_X51_Y30_N27
\controlador|stage1|result_div_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_div_next[9]~7_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_div_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_div_reg\(9));

-- Location: LCCOMB_X54_Y36_N4
\controlador|stage1|result_mult_next[9]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_mult_next[9]~7_combout\ = (\multiplicacion|stagef|q_reg\(9) & (\controlador|state_reg.st8~q\ & \multiplicacion|stageg|q_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|stagef|q_reg\(9),
	datac => \controlador|state_reg.st8~q\,
	datad => \multiplicacion|stageg|q_reg~q\,
	combout => \controlador|stage1|result_mult_next[9]~7_combout\);

-- Location: FF_X54_Y36_N5
\controlador|stage1|result_mult_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_mult_next[9]~7_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_mult_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_mult_reg\(9));

-- Location: LCCOMB_X55_Y33_N22
\controlador|stage1|result_bin_next[9]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_bin_next[9]~7_combout\ = (\controlador|stage1|result_add_sub_reg\(9)) # ((\controlador|stage1|result_div_reg\(9)) # (\controlador|stage1|result_mult_reg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|stage1|result_add_sub_reg\(9),
	datac => \controlador|stage1|result_div_reg\(9),
	datad => \controlador|stage1|result_mult_reg\(9),
	combout => \controlador|stage1|result_bin_next[9]~7_combout\);

-- Location: FF_X55_Y33_N23
\controlador|stage1|result_bin_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_bin_next[9]~7_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|WideOr9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_bin_reg\(9));

-- Location: LCCOMB_X51_Y30_N16
\controlador|stage1|result_div_next[8]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_div_next[8]~8_combout\ = (\controlador|state_reg.st9~q\ & (\divisor|ack~q\ & \divisor|Q\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlador|state_reg.st9~q\,
	datac => \divisor|ack~q\,
	datad => \divisor|Q\(8),
	combout => \controlador|stage1|result_div_next[8]~8_combout\);

-- Location: FF_X51_Y30_N17
\controlador|stage1|result_div_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_div_next[8]~8_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_div_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_div_reg\(8));

-- Location: LCCOMB_X51_Y33_N20
\controlador|stage1|result_add_sub_next[8]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_add_sub_next[8]~16_combout\ = (\controlador|sel_result_add_sub~0_combout\ & (\add_sub|pout_reg\(8) $ (((\add_sub|pout_reg\(17) & \add_sub|y|gen1:7:stage0|cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|pout_reg\(8),
	datab => \controlador|sel_result_add_sub~0_combout\,
	datac => \add_sub|pout_reg\(17),
	datad => \add_sub|y|gen1:7:stage0|cout~0_combout\,
	combout => \controlador|stage1|result_add_sub_next[8]~16_combout\);

-- Location: FF_X51_Y33_N21
\controlador|stage1|result_add_sub_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_add_sub_next[8]~16_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_add_sub_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_add_sub_reg\(8));

-- Location: LCCOMB_X54_Y36_N22
\controlador|stage1|result_mult_next[8]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_mult_next[8]~8_combout\ = (\multiplicacion|stagef|q_reg\(8) & (\controlador|state_reg.st8~q\ & \multiplicacion|stageg|q_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|stagef|q_reg\(8),
	datac => \controlador|state_reg.st8~q\,
	datad => \multiplicacion|stageg|q_reg~q\,
	combout => \controlador|stage1|result_mult_next[8]~8_combout\);

-- Location: FF_X54_Y36_N23
\controlador|stage1|result_mult_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_mult_next[8]~8_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_mult_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_mult_reg\(8));

-- Location: LCCOMB_X55_Y33_N4
\controlador|stage1|result_bin_next[8]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_bin_next[8]~8_combout\ = (\controlador|stage1|result_div_reg\(8)) # ((\controlador|stage1|result_add_sub_reg\(8)) # (\controlador|stage1|result_mult_reg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|stage1|result_div_reg\(8),
	datac => \controlador|stage1|result_add_sub_reg\(8),
	datad => \controlador|stage1|result_mult_reg\(8),
	combout => \controlador|stage1|result_bin_next[8]~8_combout\);

-- Location: FF_X55_Y33_N5
\controlador|stage1|result_bin_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_bin_next[8]~8_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|WideOr9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_bin_reg\(8));

-- Location: LCCOMB_X52_Y33_N8
\controlador|stage1|result_add_sub_next[7]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_add_sub_next[7]~17_combout\ = (\controlador|sel_result_add_sub~0_combout\ & (\add_sub|pout_reg\(7) $ (((\add_sub|pout_reg\(17) & \add_sub|y|gen1:6:stage0|cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|pout_reg\(17),
	datab => \add_sub|pout_reg\(7),
	datac => \add_sub|y|gen1:6:stage0|cout~0_combout\,
	datad => \controlador|sel_result_add_sub~0_combout\,
	combout => \controlador|stage1|result_add_sub_next[7]~17_combout\);

-- Location: FF_X52_Y33_N9
\controlador|stage1|result_add_sub_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_add_sub_next[7]~17_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_add_sub_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_add_sub_reg\(7));

-- Location: LCCOMB_X52_Y30_N2
\controlador|stage1|result_div_next[7]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_div_next[7]~9_combout\ = (\controlador|state_reg.st9~q\ & (\divisor|Q\(7) & \divisor|ack~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlador|state_reg.st9~q\,
	datac => \divisor|Q\(7),
	datad => \divisor|ack~q\,
	combout => \controlador|stage1|result_div_next[7]~9_combout\);

-- Location: FF_X52_Y30_N3
\controlador|stage1|result_div_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_div_next[7]~9_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_div_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_div_reg\(7));

-- Location: LCCOMB_X54_Y36_N12
\controlador|stage1|result_mult_next[7]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_mult_next[7]~9_combout\ = (\multiplicacion|stagef|q_reg\(7) & (\controlador|state_reg.st8~q\ & \multiplicacion|stageg|q_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagef|q_reg\(7),
	datab => \controlador|state_reg.st8~q\,
	datac => \multiplicacion|stageg|q_reg~q\,
	combout => \controlador|stage1|result_mult_next[7]~9_combout\);

-- Location: FF_X54_Y36_N13
\controlador|stage1|result_mult_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_mult_next[7]~9_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_mult_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_mult_reg\(7));

-- Location: LCCOMB_X55_Y33_N26
\controlador|stage1|result_bin_next[7]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_bin_next[7]~9_combout\ = (\controlador|stage1|result_add_sub_reg\(7)) # ((\controlador|stage1|result_div_reg\(7)) # (\controlador|stage1|result_mult_reg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|stage1|result_add_sub_reg\(7),
	datac => \controlador|stage1|result_div_reg\(7),
	datad => \controlador|stage1|result_mult_reg\(7),
	combout => \controlador|stage1|result_bin_next[7]~9_combout\);

-- Location: FF_X55_Y33_N27
\controlador|stage1|result_bin_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_bin_next[7]~9_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|WideOr9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_bin_reg\(7));

-- Location: LCCOMB_X49_Y30_N12
\controlador|stage1|result_div_next[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_div_next[6]~10_combout\ = (\divisor|Q\(6) & (\divisor|ack~q\ & \controlador|state_reg.st9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|Q\(6),
	datac => \divisor|ack~q\,
	datad => \controlador|state_reg.st9~q\,
	combout => \controlador|stage1|result_div_next[6]~10_combout\);

-- Location: FF_X49_Y30_N13
\controlador|stage1|result_div_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_div_next[6]~10_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_div_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_div_reg\(6));

-- Location: LCCOMB_X52_Y33_N0
\controlador|stage1|result_add_sub_next[6]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_add_sub_next[6]~18_combout\ = \add_sub|pout_reg\(6) $ (((\add_sub|pout_reg\(17) & ((\add_sub|pout_reg\(5)) # (\add_sub|y|gen1:4:stage0|cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|pout_reg\(17),
	datab => \add_sub|pout_reg\(5),
	datac => \add_sub|y|gen1:4:stage0|cout~0_combout\,
	datad => \add_sub|pout_reg\(6),
	combout => \controlador|stage1|result_add_sub_next[6]~18_combout\);

-- Location: LCCOMB_X52_Y34_N28
\controlador|stage1|result_add_sub_next[6]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_add_sub_next[6]~27_combout\ = (\add_sub|ack_reg~q\ & (\controlador|stage1|result_add_sub_next[6]~18_combout\ & ((\controlador|state_reg.st6~q\) # (\controlador|state_reg.st7~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st6~q\,
	datab => \controlador|state_reg.st7~q\,
	datac => \add_sub|ack_reg~q\,
	datad => \controlador|stage1|result_add_sub_next[6]~18_combout\,
	combout => \controlador|stage1|result_add_sub_next[6]~27_combout\);

-- Location: FF_X52_Y34_N29
\controlador|stage1|result_add_sub_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_add_sub_next[6]~27_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_add_sub_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_add_sub_reg\(6));

-- Location: LCCOMB_X51_Y34_N26
\controlador|stage1|result_mult_next[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_mult_next[6]~10_combout\ = (\multiplicacion|stagef|q_reg\(6) & (\multiplicacion|stageg|q_reg~q\ & \controlador|state_reg.st8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multiplicacion|stagef|q_reg\(6),
	datab => \multiplicacion|stageg|q_reg~q\,
	datac => \controlador|state_reg.st8~q\,
	combout => \controlador|stage1|result_mult_next[6]~10_combout\);

-- Location: FF_X51_Y34_N27
\controlador|stage1|result_mult_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_mult_next[6]~10_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_mult_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_mult_reg\(6));

-- Location: LCCOMB_X54_Y34_N18
\controlador|stage1|result_bin_next[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_bin_next[6]~10_combout\ = (\controlador|stage1|result_div_reg\(6)) # ((\controlador|stage1|result_add_sub_reg\(6)) # (\controlador|stage1|result_mult_reg\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|stage1|result_div_reg\(6),
	datac => \controlador|stage1|result_add_sub_reg\(6),
	datad => \controlador|stage1|result_mult_reg\(6),
	combout => \controlador|stage1|result_bin_next[6]~10_combout\);

-- Location: FF_X54_Y34_N19
\controlador|stage1|result_bin_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_bin_next[6]~10_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|WideOr9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_bin_reg\(6));

-- Location: LCCOMB_X51_Y33_N2
\controlador|stage1|result_add_sub_next[1]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_add_sub_next[1]~23_combout\ = (\controlador|sel_result_add_sub~0_combout\ & (\add_sub|pout_reg\(1) $ (((\add_sub|pout_reg\(17) & \add_sub|pout_reg\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|pout_reg\(1),
	datab => \controlador|sel_result_add_sub~0_combout\,
	datac => \add_sub|pout_reg\(17),
	datad => \add_sub|pout_reg\(0),
	combout => \controlador|stage1|result_add_sub_next[1]~23_combout\);

-- Location: FF_X51_Y33_N3
\controlador|stage1|result_add_sub_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_add_sub_next[1]~23_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_add_sub_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_add_sub_reg\(1));

-- Location: LCCOMB_X52_Y38_N24
\multiplicacion|stagef|q_reg[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagef|q_reg[1]~feeder_combout\ = \multiplicacion|stagec|q_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multiplicacion|stagec|q_reg\(1),
	combout => \multiplicacion|stagef|q_reg[1]~feeder_combout\);

-- Location: FF_X52_Y38_N25
\multiplicacion|stagef|q_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stagef|q_reg[1]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(1));

-- Location: LCCOMB_X54_Y36_N24
\controlador|stage1|result_mult_next[1]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_mult_next[1]~15_combout\ = (\controlador|state_reg.st8~q\ & (\multiplicacion|stageg|q_reg~q\ & \multiplicacion|stagef|q_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlador|state_reg.st8~q\,
	datac => \multiplicacion|stageg|q_reg~q\,
	datad => \multiplicacion|stagef|q_reg\(1),
	combout => \controlador|stage1|result_mult_next[1]~15_combout\);

-- Location: FF_X54_Y36_N25
\controlador|stage1|result_mult_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_mult_next[1]~15_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_mult_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_mult_reg\(1));

-- Location: LCCOMB_X49_Y30_N28
\controlador|stage1|result_div_next[1]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_div_next[1]~15_combout\ = (\divisor|Q\(1) & (\divisor|ack~q\ & \controlador|state_reg.st9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \divisor|Q\(1),
	datac => \divisor|ack~q\,
	datad => \controlador|state_reg.st9~q\,
	combout => \controlador|stage1|result_div_next[1]~15_combout\);

-- Location: FF_X49_Y30_N29
\controlador|stage1|result_div_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_div_next[1]~15_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_div_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_div_reg\(1));

-- Location: LCCOMB_X54_Y33_N8
\controlador|stage1|result_bin_next[1]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_bin_next[1]~15_combout\ = (\controlador|stage1|result_add_sub_reg\(1)) # ((\controlador|stage1|result_mult_reg\(1)) # (\controlador|stage1|result_div_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|stage1|result_add_sub_reg\(1),
	datab => \controlador|stage1|result_mult_reg\(1),
	datac => \controlador|stage1|result_div_reg\(1),
	combout => \controlador|stage1|result_bin_next[1]~15_combout\);

-- Location: FF_X54_Y33_N9
\controlador|stage1|result_bin_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_bin_next[1]~15_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|WideOr9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_bin_reg\(1));

-- Location: LCCOMB_X55_Y34_N0
\bintobcd|bin_next2[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|bin_next2[3]~0_combout\ = (!\bintobcd|st_reg.st11~q\ & \bintobcd|bin\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|st_reg.st11~q\,
	datac => \bintobcd|bin\(3),
	combout => \bintobcd|bin_next2[3]~0_combout\);

-- Location: LCCOMB_X52_Y38_N10
\multiplicacion|stagef|q_reg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagef|q_reg[0]~feeder_combout\ = \multiplicacion|stagec|q_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multiplicacion|stagec|q_reg\(0),
	combout => \multiplicacion|stagef|q_reg[0]~feeder_combout\);

-- Location: FF_X52_Y38_N11
\multiplicacion|stagef|q_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stagef|q_reg[0]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(0));

-- Location: LCCOMB_X51_Y34_N4
\controlador|stage1|result_mult_next[0]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_mult_next[0]~16_combout\ = (\multiplicacion|stageg|q_reg~q\ & (\controlador|state_reg.st8~q\ & \multiplicacion|stagef|q_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|stageg|q_reg~q\,
	datac => \controlador|state_reg.st8~q\,
	datad => \multiplicacion|stagef|q_reg\(0),
	combout => \controlador|stage1|result_mult_next[0]~16_combout\);

-- Location: FF_X51_Y34_N5
\controlador|stage1|result_mult_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_mult_next[0]~16_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_mult_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_mult_reg\(0));

-- Location: LCCOMB_X52_Y34_N0
\controlador|stage1|result_add_sub_next[0]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_add_sub_next[0]~24_combout\ = (\add_sub|pout_reg\(0) & (\add_sub|ack_reg~q\ & ((\controlador|state_reg.st7~q\) # (\controlador|state_reg.st6~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|pout_reg\(0),
	datab => \controlador|state_reg.st7~q\,
	datac => \add_sub|ack_reg~q\,
	datad => \controlador|state_reg.st6~q\,
	combout => \controlador|stage1|result_add_sub_next[0]~24_combout\);

-- Location: FF_X52_Y34_N1
\controlador|stage1|result_add_sub_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_add_sub_next[0]~24_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_add_sub_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_add_sub_reg\(0));

-- Location: LCCOMB_X49_Y30_N10
\controlador|stage1|result_div_next[0]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_div_next[0]~16_combout\ = (\controlador|state_reg.st9~q\ & (\divisor|ack~q\ & \divisor|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlador|state_reg.st9~q\,
	datac => \divisor|ack~q\,
	datad => \divisor|Q\(0),
	combout => \controlador|stage1|result_div_next[0]~16_combout\);

-- Location: FF_X49_Y30_N11
\controlador|stage1|result_div_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_div_next[0]~16_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_div_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_div_reg\(0));

-- Location: LCCOMB_X51_Y34_N30
\controlador|stage1|result_bin_next[0]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_bin_next[0]~16_combout\ = (\controlador|stage1|result_mult_reg\(0)) # ((\controlador|stage1|result_add_sub_reg\(0)) # (\controlador|stage1|result_div_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlador|stage1|result_mult_reg\(0),
	datac => \controlador|stage1|result_add_sub_reg\(0),
	datad => \controlador|stage1|result_div_reg\(0),
	combout => \controlador|stage1|result_bin_next[0]~16_combout\);

-- Location: FF_X51_Y34_N31
\controlador|stage1|result_bin_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_bin_next[0]~16_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|WideOr9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_bin_reg\(0));

-- Location: FF_X55_Y34_N1
\bintobcd|bin[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|bin_next2[3]~0_combout\,
	asdata => \controlador|stage1|result_bin_reg\(0),
	clrn => \reset_n~input_o\,
	sload => \bintobcd|ALT_INV_st_reg.st0~q\,
	ena => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|bin\(3));

-- Location: LCCOMB_X54_Y34_N10
\bintobcd|bin_next1[4]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|bin_next1[4]~15_combout\ = (\bintobcd|st_reg.st0~q\ & ((\bintobcd|bin\(3)))) # (!\bintobcd|st_reg.st0~q\ & (\controlador|stage1|result_bin_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|stage1|result_bin_reg\(1),
	datac => \bintobcd|bin\(3),
	datad => \bintobcd|st_reg.st0~q\,
	combout => \bintobcd|bin_next1[4]~15_combout\);

-- Location: FF_X54_Y34_N11
\bintobcd|bin[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|bin_next1[4]~15_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|bin[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|bin\(4));

-- Location: LCCOMB_X49_Y30_N18
\controlador|stage1|result_div_next[2]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_div_next[2]~14_combout\ = (\divisor|Q\(2) & (\divisor|ack~q\ & \controlador|state_reg.st9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|Q\(2),
	datac => \divisor|ack~q\,
	datad => \controlador|state_reg.st9~q\,
	combout => \controlador|stage1|result_div_next[2]~14_combout\);

-- Location: FF_X49_Y30_N19
\controlador|stage1|result_div_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_div_next[2]~14_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_div_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_div_reg\(2));

-- Location: LCCOMB_X52_Y38_N22
\multiplicacion|stagef|q_reg[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagef|q_reg[2]~feeder_combout\ = \multiplicacion|stagec|q_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multiplicacion|stagec|q_reg\(2),
	combout => \multiplicacion|stagef|q_reg[2]~feeder_combout\);

-- Location: FF_X52_Y38_N23
\multiplicacion|stagef|q_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stagef|q_reg[2]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(2));

-- Location: LCCOMB_X51_Y34_N20
\controlador|stage1|result_mult_next[2]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_mult_next[2]~14_combout\ = (\controlador|state_reg.st8~q\ & (\multiplicacion|stagef|q_reg\(2) & \multiplicacion|stageg|q_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlador|state_reg.st8~q\,
	datac => \multiplicacion|stagef|q_reg\(2),
	datad => \multiplicacion|stageg|q_reg~q\,
	combout => \controlador|stage1|result_mult_next[2]~14_combout\);

-- Location: FF_X51_Y34_N21
\controlador|stage1|result_mult_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_mult_next[2]~14_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_mult_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_mult_reg\(2));

-- Location: LCCOMB_X50_Y31_N6
\controlador|stage1|result_add_sub_next[2]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_add_sub_next[2]~22_combout\ = \add_sub|pout_reg\(2) $ (((\add_sub|pout_reg\(17) & ((\add_sub|pout_reg\(0)) # (\add_sub|pout_reg\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|pout_reg\(17),
	datab => \add_sub|pout_reg\(2),
	datac => \add_sub|pout_reg\(0),
	datad => \add_sub|pout_reg\(1),
	combout => \controlador|stage1|result_add_sub_next[2]~22_combout\);

-- Location: LCCOMB_X52_Y34_N14
\controlador|stage1|result_add_sub_next[2]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_add_sub_next[2]~28_combout\ = (\controlador|stage1|result_add_sub_next[2]~22_combout\ & (\add_sub|ack_reg~q\ & ((\controlador|state_reg.st7~q\) # (\controlador|state_reg.st6~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|stage1|result_add_sub_next[2]~22_combout\,
	datab => \controlador|state_reg.st7~q\,
	datac => \add_sub|ack_reg~q\,
	datad => \controlador|state_reg.st6~q\,
	combout => \controlador|stage1|result_add_sub_next[2]~28_combout\);

-- Location: FF_X52_Y34_N15
\controlador|stage1|result_add_sub_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_add_sub_next[2]~28_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_add_sub_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_add_sub_reg\(2));

-- Location: LCCOMB_X54_Y34_N12
\controlador|stage1|result_bin_next[2]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_bin_next[2]~14_combout\ = (\controlador|stage1|result_div_reg\(2)) # ((\controlador|stage1|result_mult_reg\(2)) # (\controlador|stage1|result_add_sub_reg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlador|stage1|result_div_reg\(2),
	datac => \controlador|stage1|result_mult_reg\(2),
	datad => \controlador|stage1|result_add_sub_reg\(2),
	combout => \controlador|stage1|result_bin_next[2]~14_combout\);

-- Location: FF_X54_Y34_N13
\controlador|stage1|result_bin_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_bin_next[2]~14_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|WideOr9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_bin_reg\(2));

-- Location: LCCOMB_X54_Y34_N20
\bintobcd|bin_next1[5]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|bin_next1[5]~14_combout\ = (\bintobcd|st_reg.st0~q\ & (\bintobcd|bin\(4))) # (!\bintobcd|st_reg.st0~q\ & ((\controlador|stage1|result_bin_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|bin\(4),
	datab => \bintobcd|st_reg.st0~q\,
	datad => \controlador|stage1|result_bin_reg\(2),
	combout => \bintobcd|bin_next1[5]~14_combout\);

-- Location: FF_X54_Y34_N21
\bintobcd|bin[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|bin_next1[5]~14_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|bin[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|bin\(5));

-- Location: LCCOMB_X50_Y31_N28
\add_sub|y|gen1:3:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \add_sub|y|gen1:3:stage0|s~combout\ = \add_sub|pout_reg\(3) $ (((\add_sub|pout_reg\(2)) # ((\add_sub|pout_reg\(0)) # (\add_sub|pout_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|pout_reg\(3),
	datab => \add_sub|pout_reg\(2),
	datac => \add_sub|pout_reg\(0),
	datad => \add_sub|pout_reg\(1),
	combout => \add_sub|y|gen1:3:stage0|s~combout\);

-- Location: LCCOMB_X51_Y33_N16
\controlador|stage1|result_add_sub_next[3]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_add_sub_next[3]~21_combout\ = (\controlador|sel_result_add_sub~0_combout\ & ((\add_sub|pout_reg\(17) & ((\add_sub|y|gen1:3:stage0|s~combout\))) # (!\add_sub|pout_reg\(17) & (\add_sub|pout_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|pout_reg\(3),
	datab => \add_sub|y|gen1:3:stage0|s~combout\,
	datac => \add_sub|pout_reg\(17),
	datad => \controlador|sel_result_add_sub~0_combout\,
	combout => \controlador|stage1|result_add_sub_next[3]~21_combout\);

-- Location: FF_X51_Y33_N17
\controlador|stage1|result_add_sub_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_add_sub_next[3]~21_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_add_sub_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_add_sub_reg\(3));

-- Location: LCCOMB_X50_Y30_N0
\controlador|stage1|result_div_next[3]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_div_next[3]~13_combout\ = (\controlador|state_reg.st9~q\ & (\divisor|ack~q\ & \divisor|Q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st9~q\,
	datab => \divisor|ack~q\,
	datad => \divisor|Q\(3),
	combout => \controlador|stage1|result_div_next[3]~13_combout\);

-- Location: FF_X50_Y30_N1
\controlador|stage1|result_div_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_div_next[3]~13_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_div_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_div_reg\(3));

-- Location: LCCOMB_X50_Y38_N8
\multiplicacion|stagef|q_reg[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagef|q_reg[3]~feeder_combout\ = \multiplicacion|stagec|q_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multiplicacion|stagec|q_reg\(3),
	combout => \multiplicacion|stagef|q_reg[3]~feeder_combout\);

-- Location: FF_X50_Y38_N9
\multiplicacion|stagef|q_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stagef|q_reg[3]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(3));

-- Location: LCCOMB_X54_Y36_N26
\controlador|stage1|result_mult_next[3]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_mult_next[3]~13_combout\ = (\controlador|state_reg.st8~q\ & (\multiplicacion|stageg|q_reg~q\ & \multiplicacion|stagef|q_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlador|state_reg.st8~q\,
	datac => \multiplicacion|stageg|q_reg~q\,
	datad => \multiplicacion|stagef|q_reg\(3),
	combout => \controlador|stage1|result_mult_next[3]~13_combout\);

-- Location: FF_X54_Y36_N27
\controlador|stage1|result_mult_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_mult_next[3]~13_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_mult_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_mult_reg\(3));

-- Location: LCCOMB_X54_Y33_N18
\controlador|stage1|result_bin_next[3]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_bin_next[3]~13_combout\ = (\controlador|stage1|result_add_sub_reg\(3)) # ((\controlador|stage1|result_div_reg\(3)) # (\controlador|stage1|result_mult_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|stage1|result_add_sub_reg\(3),
	datac => \controlador|stage1|result_div_reg\(3),
	datad => \controlador|stage1|result_mult_reg\(3),
	combout => \controlador|stage1|result_bin_next[3]~13_combout\);

-- Location: FF_X54_Y33_N19
\controlador|stage1|result_bin_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_bin_next[3]~13_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|WideOr9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_bin_reg\(3));

-- Location: LCCOMB_X54_Y33_N10
\bintobcd|bin_next1[6]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|bin_next1[6]~13_combout\ = (\bintobcd|st_reg.st0~q\ & (\bintobcd|bin\(5))) # (!\bintobcd|st_reg.st0~q\ & ((\controlador|stage1|result_bin_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|bin\(5),
	datab => \controlador|stage1|result_bin_reg\(3),
	datac => \bintobcd|st_reg.st0~q\,
	combout => \bintobcd|bin_next1[6]~13_combout\);

-- Location: FF_X54_Y33_N11
\bintobcd|bin[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|bin_next1[6]~13_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|bin[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|bin\(6));

-- Location: LCCOMB_X52_Y33_N6
\controlador|stage1|result_add_sub_next[4]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_add_sub_next[4]~20_combout\ = (\controlador|sel_result_add_sub~0_combout\ & (\add_sub|pout_reg\(4) $ (((\add_sub|y|gen1:3:stage0|cout~0_combout\ & \add_sub|pout_reg\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|y|gen1:3:stage0|cout~0_combout\,
	datab => \add_sub|pout_reg\(4),
	datac => \add_sub|pout_reg\(17),
	datad => \controlador|sel_result_add_sub~0_combout\,
	combout => \controlador|stage1|result_add_sub_next[4]~20_combout\);

-- Location: FF_X52_Y33_N7
\controlador|stage1|result_add_sub_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_add_sub_next[4]~20_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_add_sub_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_add_sub_reg\(4));

-- Location: LCCOMB_X50_Y30_N18
\controlador|stage1|result_div_next[4]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_div_next[4]~12_combout\ = (\controlador|state_reg.st9~q\ & (\divisor|ack~q\ & \divisor|Q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st9~q\,
	datab => \divisor|ack~q\,
	datad => \divisor|Q\(4),
	combout => \controlador|stage1|result_div_next[4]~12_combout\);

-- Location: FF_X50_Y30_N19
\controlador|stage1|result_div_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_div_next[4]~12_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_div_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_div_reg\(4));

-- Location: LCCOMB_X52_Y38_N12
\multiplicacion|stagef|q_reg[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \multiplicacion|stagef|q_reg[4]~feeder_combout\ = \multiplicacion|stagec|q_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multiplicacion|stagec|q_reg\(4),
	combout => \multiplicacion|stagef|q_reg[4]~feeder_combout\);

-- Location: FF_X52_Y38_N13
\multiplicacion|stagef|q_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \multiplicacion|stagef|q_reg[4]~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \multiplicacion|stagef|q_reg[33]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplicacion|stagef|q_reg\(4));

-- Location: LCCOMB_X54_Y36_N16
\controlador|stage1|result_mult_next[4]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_mult_next[4]~12_combout\ = (\controlador|state_reg.st8~q\ & (\multiplicacion|stageg|q_reg~q\ & \multiplicacion|stagef|q_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlador|state_reg.st8~q\,
	datac => \multiplicacion|stageg|q_reg~q\,
	datad => \multiplicacion|stagef|q_reg\(4),
	combout => \controlador|stage1|result_mult_next[4]~12_combout\);

-- Location: FF_X54_Y36_N17
\controlador|stage1|result_mult_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_mult_next[4]~12_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_mult_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_mult_reg\(4));

-- Location: LCCOMB_X54_Y33_N12
\controlador|stage1|result_bin_next[4]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_bin_next[4]~12_combout\ = (\controlador|stage1|result_add_sub_reg\(4)) # ((\controlador|stage1|result_div_reg\(4)) # (\controlador|stage1|result_mult_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|stage1|result_add_sub_reg\(4),
	datac => \controlador|stage1|result_div_reg\(4),
	datad => \controlador|stage1|result_mult_reg\(4),
	combout => \controlador|stage1|result_bin_next[4]~12_combout\);

-- Location: FF_X54_Y33_N13
\controlador|stage1|result_bin_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_bin_next[4]~12_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|WideOr9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_bin_reg\(4));

-- Location: LCCOMB_X54_Y33_N30
\bintobcd|bin_next1[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|bin_next1[7]~12_combout\ = (\bintobcd|st_reg.st0~q\ & (\bintobcd|bin\(6))) # (!\bintobcd|st_reg.st0~q\ & ((\controlador|stage1|result_bin_reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|bin\(6),
	datac => \bintobcd|st_reg.st0~q\,
	datad => \controlador|stage1|result_bin_reg\(4),
	combout => \bintobcd|bin_next1[7]~12_combout\);

-- Location: FF_X54_Y33_N31
\bintobcd|bin[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|bin_next1[7]~12_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|bin[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|bin\(7));

-- Location: LCCOMB_X52_Y33_N26
\controlador|stage1|result_add_sub_next[5]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_add_sub_next[5]~19_combout\ = (\controlador|sel_result_add_sub~0_combout\ & (\add_sub|pout_reg\(5) $ (((\add_sub|pout_reg\(17) & \add_sub|y|gen1:4:stage0|cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|pout_reg\(17),
	datab => \add_sub|y|gen1:4:stage0|cout~0_combout\,
	datac => \add_sub|pout_reg\(5),
	datad => \controlador|sel_result_add_sub~0_combout\,
	combout => \controlador|stage1|result_add_sub_next[5]~19_combout\);

-- Location: FF_X52_Y33_N27
\controlador|stage1|result_add_sub_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_add_sub_next[5]~19_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_add_sub_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_add_sub_reg\(5));

-- Location: LCCOMB_X50_Y30_N4
\controlador|stage1|result_div_next[5]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_div_next[5]~11_combout\ = (\controlador|state_reg.st9~q\ & (\divisor|ack~q\ & \divisor|Q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st9~q\,
	datab => \divisor|ack~q\,
	datad => \divisor|Q\(5),
	combout => \controlador|stage1|result_div_next[5]~11_combout\);

-- Location: FF_X50_Y30_N5
\controlador|stage1|result_div_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_div_next[5]~11_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_div_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_div_reg\(5));

-- Location: LCCOMB_X54_Y36_N6
\controlador|stage1|result_mult_next[5]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_mult_next[5]~11_combout\ = (\controlador|state_reg.st8~q\ & (\multiplicacion|stageg|q_reg~q\ & \multiplicacion|stagef|q_reg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlador|state_reg.st8~q\,
	datac => \multiplicacion|stageg|q_reg~q\,
	datad => \multiplicacion|stagef|q_reg\(5),
	combout => \controlador|stage1|result_mult_next[5]~11_combout\);

-- Location: FF_X54_Y36_N7
\controlador|stage1|result_mult_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_mult_next[5]~11_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_mult_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_mult_reg\(5));

-- Location: LCCOMB_X54_Y33_N28
\controlador|stage1|result_bin_next[5]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_bin_next[5]~11_combout\ = (\controlador|stage1|result_add_sub_reg\(5)) # ((\controlador|stage1|result_div_reg\(5)) # (\controlador|stage1|result_mult_reg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|stage1|result_add_sub_reg\(5),
	datac => \controlador|stage1|result_div_reg\(5),
	datad => \controlador|stage1|result_mult_reg\(5),
	combout => \controlador|stage1|result_bin_next[5]~11_combout\);

-- Location: FF_X54_Y33_N29
\controlador|stage1|result_bin_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_bin_next[5]~11_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|WideOr9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_bin_reg\(5));

-- Location: LCCOMB_X54_Y33_N0
\bintobcd|bin_next1[8]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|bin_next1[8]~11_combout\ = (\bintobcd|st_reg.st0~q\ & (\bintobcd|bin\(7))) # (!\bintobcd|st_reg.st0~q\ & ((\controlador|stage1|result_bin_reg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|st_reg.st0~q\,
	datac => \bintobcd|bin\(7),
	datad => \controlador|stage1|result_bin_reg\(5),
	combout => \bintobcd|bin_next1[8]~11_combout\);

-- Location: FF_X54_Y33_N1
\bintobcd|bin[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|bin_next1[8]~11_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|bin[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|bin\(8));

-- Location: LCCOMB_X54_Y34_N24
\bintobcd|bin_next1[9]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|bin_next1[9]~10_combout\ = (\bintobcd|st_reg.st0~q\ & ((\bintobcd|bin\(8)))) # (!\bintobcd|st_reg.st0~q\ & (\controlador|stage1|result_bin_reg\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlador|stage1|result_bin_reg\(6),
	datac => \bintobcd|bin\(8),
	datad => \bintobcd|st_reg.st0~q\,
	combout => \bintobcd|bin_next1[9]~10_combout\);

-- Location: FF_X54_Y34_N25
\bintobcd|bin[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|bin_next1[9]~10_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|bin[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|bin\(9));

-- Location: LCCOMB_X55_Y34_N12
\bintobcd|bin_next1[10]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|bin_next1[10]~9_combout\ = (\bintobcd|st_reg.st0~q\ & ((\bintobcd|bin\(9)))) # (!\bintobcd|st_reg.st0~q\ & (\controlador|stage1|result_bin_reg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|st_reg.st0~q\,
	datac => \controlador|stage1|result_bin_reg\(7),
	datad => \bintobcd|bin\(9),
	combout => \bintobcd|bin_next1[10]~9_combout\);

-- Location: FF_X55_Y34_N13
\bintobcd|bin[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|bin_next1[10]~9_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|bin[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|bin\(10));

-- Location: LCCOMB_X55_Y34_N10
\bintobcd|bin_next1[11]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|bin_next1[11]~8_combout\ = (\bintobcd|st_reg.st0~q\ & ((\bintobcd|bin\(10)))) # (!\bintobcd|st_reg.st0~q\ & (\controlador|stage1|result_bin_reg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|st_reg.st0~q\,
	datac => \controlador|stage1|result_bin_reg\(8),
	datad => \bintobcd|bin\(10),
	combout => \bintobcd|bin_next1[11]~8_combout\);

-- Location: FF_X55_Y34_N11
\bintobcd|bin[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|bin_next1[11]~8_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|bin[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|bin\(11));

-- Location: LCCOMB_X55_Y34_N4
\bintobcd|bin_next1[12]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|bin_next1[12]~7_combout\ = (\bintobcd|st_reg.st0~q\ & ((\bintobcd|bin\(11)))) # (!\bintobcd|st_reg.st0~q\ & (\controlador|stage1|result_bin_reg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|stage1|result_bin_reg\(9),
	datab => \bintobcd|st_reg.st0~q\,
	datad => \bintobcd|bin\(11),
	combout => \bintobcd|bin_next1[12]~7_combout\);

-- Location: FF_X55_Y34_N5
\bintobcd|bin[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|bin_next1[12]~7_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|bin[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|bin\(12));

-- Location: LCCOMB_X55_Y34_N22
\bintobcd|bin_next1[13]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|bin_next1[13]~6_combout\ = (\bintobcd|st_reg.st0~q\ & ((\bintobcd|bin\(12)))) # (!\bintobcd|st_reg.st0~q\ & (\controlador|stage1|result_bin_reg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|stage1|result_bin_reg\(10),
	datab => \bintobcd|st_reg.st0~q\,
	datac => \bintobcd|bin\(12),
	combout => \bintobcd|bin_next1[13]~6_combout\);

-- Location: FF_X55_Y34_N23
\bintobcd|bin[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|bin_next1[13]~6_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|bin[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|bin\(13));

-- Location: LCCOMB_X52_Y30_N22
\controlador|stage1|result_div_next[11]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_div_next[11]~5_combout\ = (\divisor|ack~q\ & (\divisor|Q\(11) & \controlador|state_reg.st9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \divisor|ack~q\,
	datac => \divisor|Q\(11),
	datad => \controlador|state_reg.st9~q\,
	combout => \controlador|stage1|result_div_next[11]~5_combout\);

-- Location: FF_X52_Y30_N23
\controlador|stage1|result_div_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_div_next[11]~5_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_div_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_div_reg\(11));

-- Location: LCCOMB_X51_Y33_N8
\controlador|stage1|result_add_sub_next[11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_add_sub_next[11]~13_combout\ = (\controlador|sel_result_add_sub~0_combout\ & (\add_sub|pout_reg\(11) $ (((\add_sub|pout_reg\(17) & \add_sub|y|gen1:10:stage0|cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|pout_reg\(17),
	datab => \controlador|sel_result_add_sub~0_combout\,
	datac => \add_sub|pout_reg\(11),
	datad => \add_sub|y|gen1:10:stage0|cout~0_combout\,
	combout => \controlador|stage1|result_add_sub_next[11]~13_combout\);

-- Location: FF_X51_Y33_N9
\controlador|stage1|result_add_sub_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_add_sub_next[11]~13_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_add_sub_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_add_sub_reg\(11));

-- Location: LCCOMB_X54_Y36_N28
\controlador|stage1|result_mult_next[11]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_mult_next[11]~5_combout\ = (\multiplicacion|stagef|q_reg\(11) & (\controlador|state_reg.st8~q\ & \multiplicacion|stageg|q_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|stagef|q_reg\(11),
	datac => \controlador|state_reg.st8~q\,
	datad => \multiplicacion|stageg|q_reg~q\,
	combout => \controlador|stage1|result_mult_next[11]~5_combout\);

-- Location: FF_X54_Y36_N29
\controlador|stage1|result_mult_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_mult_next[11]~5_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_mult_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_mult_reg\(11));

-- Location: LCCOMB_X55_Y33_N14
\controlador|stage1|result_bin_next[11]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_bin_next[11]~5_combout\ = (\controlador|stage1|result_div_reg\(11)) # ((\controlador|stage1|result_add_sub_reg\(11)) # (\controlador|stage1|result_mult_reg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|stage1|result_div_reg\(11),
	datac => \controlador|stage1|result_add_sub_reg\(11),
	datad => \controlador|stage1|result_mult_reg\(11),
	combout => \controlador|stage1|result_bin_next[11]~5_combout\);

-- Location: FF_X55_Y33_N15
\controlador|stage1|result_bin_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_bin_next[11]~5_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|WideOr9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_bin_reg\(11));

-- Location: LCCOMB_X55_Y34_N8
\bintobcd|bin_next1[14]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|bin_next1[14]~5_combout\ = (\bintobcd|st_reg.st0~q\ & (\bintobcd|bin\(13))) # (!\bintobcd|st_reg.st0~q\ & ((\controlador|stage1|result_bin_reg\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|st_reg.st0~q\,
	datac => \bintobcd|bin\(13),
	datad => \controlador|stage1|result_bin_reg\(11),
	combout => \bintobcd|bin_next1[14]~5_combout\);

-- Location: FF_X55_Y34_N9
\bintobcd|bin[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|bin_next1[14]~5_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|bin[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|bin\(14));

-- Location: LCCOMB_X51_Y33_N26
\controlador|stage1|result_add_sub_next[12]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_add_sub_next[12]~12_combout\ = \add_sub|pout_reg\(12) $ (((\add_sub|pout_reg\(17) & ((\add_sub|pout_reg\(11)) # (\add_sub|y|gen1:10:stage0|cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|pout_reg\(12),
	datab => \add_sub|pout_reg\(11),
	datac => \add_sub|pout_reg\(17),
	datad => \add_sub|y|gen1:10:stage0|cout~0_combout\,
	combout => \controlador|stage1|result_add_sub_next[12]~12_combout\);

-- Location: LCCOMB_X52_Y34_N2
\controlador|stage1|result_add_sub_next[12]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_add_sub_next[12]~26_combout\ = (\add_sub|ack_reg~q\ & (\controlador|stage1|result_add_sub_next[12]~12_combout\ & ((\controlador|state_reg.st6~q\) # (\controlador|state_reg.st7~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st6~q\,
	datab => \controlador|state_reg.st7~q\,
	datac => \add_sub|ack_reg~q\,
	datad => \controlador|stage1|result_add_sub_next[12]~12_combout\,
	combout => \controlador|stage1|result_add_sub_next[12]~26_combout\);

-- Location: FF_X52_Y34_N3
\controlador|stage1|result_add_sub_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_add_sub_next[12]~26_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_add_sub_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_add_sub_reg\(12));

-- Location: LCCOMB_X51_Y30_N28
\controlador|stage1|result_div_next[12]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_div_next[12]~4_combout\ = (\controlador|state_reg.st9~q\ & (\divisor|ack~q\ & \divisor|Q\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlador|state_reg.st9~q\,
	datac => \divisor|ack~q\,
	datad => \divisor|Q\(12),
	combout => \controlador|stage1|result_div_next[12]~4_combout\);

-- Location: FF_X51_Y30_N29
\controlador|stage1|result_div_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_div_next[12]~4_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_div_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_div_reg\(12));

-- Location: LCCOMB_X51_Y34_N0
\controlador|stage1|result_mult_next[12]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_mult_next[12]~4_combout\ = (\multiplicacion|stagef|q_reg\(12) & (\controlador|state_reg.st8~q\ & \multiplicacion|stageg|q_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|stagef|q_reg\(12),
	datac => \controlador|state_reg.st8~q\,
	datad => \multiplicacion|stageg|q_reg~q\,
	combout => \controlador|stage1|result_mult_next[12]~4_combout\);

-- Location: FF_X51_Y34_N1
\controlador|stage1|result_mult_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_mult_next[12]~4_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_mult_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_mult_reg\(12));

-- Location: LCCOMB_X51_Y34_N14
\controlador|stage1|result_bin_next[12]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_bin_next[12]~4_combout\ = (\controlador|stage1|result_add_sub_reg\(12)) # ((\controlador|stage1|result_div_reg\(12)) # (\controlador|stage1|result_mult_reg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controlador|stage1|result_add_sub_reg\(12),
	datac => \controlador|stage1|result_div_reg\(12),
	datad => \controlador|stage1|result_mult_reg\(12),
	combout => \controlador|stage1|result_bin_next[12]~4_combout\);

-- Location: FF_X51_Y34_N15
\controlador|stage1|result_bin_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_bin_next[12]~4_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|WideOr9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_bin_reg\(12));

-- Location: LCCOMB_X55_Y34_N18
\bintobcd|bin_next1[15]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|bin_next1[15]~4_combout\ = (\bintobcd|st_reg.st0~q\ & (\bintobcd|bin\(14))) # (!\bintobcd|st_reg.st0~q\ & ((\controlador|stage1|result_bin_reg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|st_reg.st0~q\,
	datac => \bintobcd|bin\(14),
	datad => \controlador|stage1|result_bin_reg\(12),
	combout => \bintobcd|bin_next1[15]~4_combout\);

-- Location: FF_X55_Y34_N19
\bintobcd|bin[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|bin_next1[15]~4_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|bin[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|bin\(15));

-- Location: LCCOMB_X55_Y34_N28
\bintobcd|bin_next1[16]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|bin_next1[16]~3_combout\ = (\bintobcd|st_reg.st0~q\ & ((\bintobcd|bin\(15)))) # (!\bintobcd|st_reg.st0~q\ & (\controlador|stage1|result_bin_reg\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|st_reg.st0~q\,
	datac => \controlador|stage1|result_bin_reg\(13),
	datad => \bintobcd|bin\(15),
	combout => \bintobcd|bin_next1[16]~3_combout\);

-- Location: FF_X55_Y34_N29
\bintobcd|bin[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|bin_next1[16]~3_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|bin[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|bin\(16));

-- Location: LCCOMB_X55_Y34_N30
\bintobcd|bin_next1[17]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|bin_next1[17]~2_combout\ = (\bintobcd|st_reg.st0~q\ & ((\bintobcd|bin\(16)))) # (!\bintobcd|st_reg.st0~q\ & (\controlador|stage1|result_bin_reg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|stage1|result_bin_reg\(14),
	datab => \bintobcd|st_reg.st0~q\,
	datad => \bintobcd|bin\(16),
	combout => \bintobcd|bin_next1[17]~2_combout\);

-- Location: FF_X55_Y34_N31
\bintobcd|bin[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|bin_next1[17]~2_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|bin[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|bin\(17));

-- Location: LCCOMB_X52_Y30_N20
\controlador|stage1|result_div_next[15]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_div_next[15]~1_combout\ = (\divisor|ack~q\ & (\controlador|state_reg.st9~q\ & \divisor|Q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \divisor|ack~q\,
	datab => \controlador|state_reg.st9~q\,
	datad => \divisor|Q\(15),
	combout => \controlador|stage1|result_div_next[15]~1_combout\);

-- Location: FF_X52_Y30_N21
\controlador|stage1|result_div_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_div_next[15]~1_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_div_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_div_reg\(15));

-- Location: LCCOMB_X51_Y34_N22
\controlador|stage1|result_mult_next[15]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_mult_next[15]~1_combout\ = (\multiplicacion|stageg|q_reg~q\ & (\controlador|state_reg.st8~q\ & \multiplicacion|stagef|q_reg\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multiplicacion|stageg|q_reg~q\,
	datac => \controlador|state_reg.st8~q\,
	datad => \multiplicacion|stagef|q_reg\(15),
	combout => \controlador|stage1|result_mult_next[15]~1_combout\);

-- Location: FF_X51_Y34_N23
\controlador|stage1|result_mult_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_mult_next[15]~1_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_mult_reg[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_mult_reg\(15));

-- Location: LCCOMB_X52_Y33_N22
\controlador|stage1|result_add_sub_next[15]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_add_sub_next[15]~9_combout\ = \add_sub|pout_reg\(15) $ (((\add_sub|pout_reg\(17) & ((\add_sub|pout_reg\(14)) # (\add_sub|y|gen1:13:stage0|cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add_sub|pout_reg\(14),
	datab => \add_sub|pout_reg\(15),
	datac => \add_sub|pout_reg\(17),
	datad => \add_sub|y|gen1:13:stage0|cout~0_combout\,
	combout => \controlador|stage1|result_add_sub_next[15]~9_combout\);

-- Location: LCCOMB_X52_Y34_N6
\controlador|stage1|result_add_sub_next[15]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_add_sub_next[15]~25_combout\ = (\add_sub|ack_reg~q\ & (\controlador|stage1|result_add_sub_next[15]~9_combout\ & ((\controlador|state_reg.st6~q\) # (\controlador|state_reg.st7~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|state_reg.st6~q\,
	datab => \controlador|state_reg.st7~q\,
	datac => \add_sub|ack_reg~q\,
	datad => \controlador|stage1|result_add_sub_next[15]~9_combout\,
	combout => \controlador|stage1|result_add_sub_next[15]~25_combout\);

-- Location: FF_X52_Y34_N7
\controlador|stage1|result_add_sub_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_add_sub_next[15]~25_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|stage1|result_add_sub_reg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_add_sub_reg\(15));

-- Location: LCCOMB_X54_Y34_N28
\controlador|stage1|result_bin_next[15]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \controlador|stage1|result_bin_next[15]~1_combout\ = (\controlador|stage1|result_div_reg\(15)) # ((\controlador|stage1|result_mult_reg\(15)) # (\controlador|stage1|result_add_sub_reg\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|stage1|result_div_reg\(15),
	datac => \controlador|stage1|result_mult_reg\(15),
	datad => \controlador|stage1|result_add_sub_reg\(15),
	combout => \controlador|stage1|result_bin_next[15]~1_combout\);

-- Location: FF_X54_Y34_N29
\controlador|stage1|result_bin_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \controlador|stage1|result_bin_next[15]~1_combout\,
	clrn => \reset_n~input_o\,
	ena => \controlador|WideOr9~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controlador|stage1|result_bin_reg\(15));

-- Location: LCCOMB_X55_Y34_N14
\bintobcd|bin_next1[18]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|bin_next1[18]~1_combout\ = (\bintobcd|st_reg.st0~q\ & (\bintobcd|bin\(17))) # (!\bintobcd|st_reg.st0~q\ & ((\controlador|stage1|result_bin_reg\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|st_reg.st0~q\,
	datac => \bintobcd|bin\(17),
	datad => \controlador|stage1|result_bin_reg\(15),
	combout => \bintobcd|bin_next1[18]~1_combout\);

-- Location: FF_X55_Y34_N15
\bintobcd|bin[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|bin_next1[18]~1_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|bin[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|bin\(18));

-- Location: LCCOMB_X55_Y34_N26
\bintobcd|bin_next1[19]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|bin_next1[19]~0_combout\ = (\bintobcd|st_reg.st0~q\ & ((\bintobcd|bin\(18)))) # (!\bintobcd|st_reg.st0~q\ & (\controlador|stage1|result_bin_reg\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controlador|stage1|result_bin_reg\(16),
	datab => \bintobcd|st_reg.st0~q\,
	datac => \bintobcd|bin\(18),
	combout => \bintobcd|bin_next1[19]~0_combout\);

-- Location: FF_X55_Y34_N27
\bintobcd|bin[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|bin_next1[19]~0_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|bin[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|bin\(19));

-- Location: LCCOMB_X56_Y34_N8
\bintobcd|unidad_next1[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|unidad_next1[0]~0_combout\ = (\bintobcd|st_reg.st2~q\ & ((!\bintobcd|unidad\(0)))) # (!\bintobcd|st_reg.st2~q\ & (\bintobcd|bin\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|bin\(19),
	datab => \bintobcd|st_reg.st2~q\,
	datad => \bintobcd|unidad\(0),
	combout => \bintobcd|unidad_next1[0]~0_combout\);

-- Location: LCCOMB_X55_Y34_N24
\bintobcd|unidad[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|unidad[3]~0_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & ((\bintobcd|st_reg.st11~q\) # ((\bintobcd|st_reg.st2~q\) # (!\bintobcd|st_reg.st0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|st_reg.st11~q\,
	datab => \bintobcd|stage0|Equal0~5_combout\,
	datac => \bintobcd|st_reg.st2~q\,
	datad => \bintobcd|st_reg.st0~q\,
	combout => \bintobcd|unidad[3]~0_combout\);

-- Location: FF_X56_Y34_N13
\bintobcd|unidad[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \bintobcd|unidad_next1[0]~0_combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|ALT_INV_st_reg.st0~q\,
	sload => VCC,
	ena => \bintobcd|unidad[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|unidad\(0));

-- Location: LCCOMB_X56_Y34_N12
\bintobcd|unidad_next1[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|unidad_next1[1]~1_combout\ = \bintobcd|unidad\(0) $ (((\bintobcd|st_reg.st2~q\ & !\bintobcd|unidad\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|st_reg.st2~q\,
	datac => \bintobcd|unidad\(0),
	datad => \bintobcd|unidad\(1),
	combout => \bintobcd|unidad_next1[1]~1_combout\);

-- Location: FF_X56_Y34_N19
\bintobcd|unidad[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \bintobcd|unidad_next1[1]~1_combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|ALT_INV_st_reg.st0~q\,
	sload => VCC,
	ena => \bintobcd|unidad[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|unidad\(1));

-- Location: LCCOMB_X56_Y34_N18
\bintobcd|unidad_next1[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|unidad_next1[2]~2_combout\ = (\bintobcd|st_reg.st2~q\ & (\bintobcd|unidad\(2) $ (((\bintobcd|unidad\(1)) # (\bintobcd|unidad\(0)))))) # (!\bintobcd|st_reg.st2~q\ & (((\bintobcd|unidad\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|unidad\(2),
	datab => \bintobcd|st_reg.st2~q\,
	datac => \bintobcd|unidad\(1),
	datad => \bintobcd|unidad\(0),
	combout => \bintobcd|unidad_next1[2]~2_combout\);

-- Location: FF_X56_Y34_N17
\bintobcd|unidad[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \bintobcd|unidad_next1[2]~2_combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|ALT_INV_st_reg.st0~q\,
	sload => VCC,
	ena => \bintobcd|unidad[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|unidad\(2));

-- Location: LCCOMB_X56_Y34_N30
\bintobcd|U1|gen1:3:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|U1|gen1:3:stage0|s~combout\ = \bintobcd|unidad\(3) $ (((\bintobcd|unidad\(2) & ((\bintobcd|unidad\(0)) # (\bintobcd|unidad\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|unidad\(0),
	datab => \bintobcd|unidad\(1),
	datac => \bintobcd|unidad\(3),
	datad => \bintobcd|unidad\(2),
	combout => \bintobcd|U1|gen1:3:stage0|s~combout\);

-- Location: LCCOMB_X56_Y34_N22
\bintobcd|unidad_next1[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|unidad_next1[3]~3_combout\ = (\bintobcd|st_reg.st2~q\ & ((\bintobcd|U1|gen1:3:stage0|s~combout\))) # (!\bintobcd|st_reg.st2~q\ & (\bintobcd|unidad\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|unidad\(2),
	datab => \bintobcd|st_reg.st2~q\,
	datad => \bintobcd|U1|gen1:3:stage0|s~combout\,
	combout => \bintobcd|unidad_next1[3]~3_combout\);

-- Location: FF_X56_Y34_N31
\bintobcd|unidad[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \bintobcd|unidad_next1[3]~3_combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|ALT_INV_st_reg.st0~q\,
	sload => VCC,
	ena => \bintobcd|unidad[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|unidad\(3));

-- Location: LCCOMB_X56_Y34_N6
\bintobcd|Selector18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|Selector18~0_combout\ = (!\bintobcd|unidad\(3) & (((!\bintobcd|unidad\(0) & !\bintobcd|unidad\(1))) # (!\bintobcd|unidad\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|unidad\(0),
	datab => \bintobcd|unidad\(1),
	datac => \bintobcd|unidad\(3),
	datad => \bintobcd|unidad\(2),
	combout => \bintobcd|Selector18~0_combout\);

-- Location: LCCOMB_X55_Y33_N18
\bintobcd|U_contador|gen1:2:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|U_contador|gen1:2:stage0|s~combout\ = \bintobcd|contador_bits\(2) $ (((\bintobcd|contador_bits\(1) & \bintobcd|contador_bits\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|contador_bits\(1),
	datac => \bintobcd|contador_bits\(2),
	datad => \bintobcd|contador_bits\(0),
	combout => \bintobcd|U_contador|gen1:2:stage0|s~combout\);

-- Location: FF_X55_Y33_N19
\bintobcd|contador_bits[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|U_contador|gen1:2:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|ALT_INV_st_reg.st0~q\,
	ena => \bintobcd|bin[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|contador_bits\(2));

-- Location: LCCOMB_X55_Y33_N8
\bintobcd|U_contador|gen1:3:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|U_contador|gen1:3:stage0|s~combout\ = \bintobcd|contador_bits\(3) $ (((\bintobcd|contador_bits\(2) & (\bintobcd|contador_bits\(0) & \bintobcd|contador_bits\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|contador_bits\(2),
	datab => \bintobcd|contador_bits\(0),
	datac => \bintobcd|contador_bits\(3),
	datad => \bintobcd|contador_bits\(1),
	combout => \bintobcd|U_contador|gen1:3:stage0|s~combout\);

-- Location: FF_X55_Y33_N9
\bintobcd|contador_bits[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|U_contador|gen1:3:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|ALT_INV_st_reg.st0~q\,
	ena => \bintobcd|bin[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|contador_bits\(3));

-- Location: LCCOMB_X55_Y33_N2
\bintobcd|U_contador|gen1:3:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|U_contador|gen1:3:stage0|cout~0_combout\ = (\bintobcd|contador_bits\(2) & (\bintobcd|contador_bits\(1) & (\bintobcd|contador_bits\(3) & \bintobcd|contador_bits\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|contador_bits\(2),
	datab => \bintobcd|contador_bits\(1),
	datac => \bintobcd|contador_bits\(3),
	datad => \bintobcd|contador_bits\(0),
	combout => \bintobcd|U_contador|gen1:3:stage0|cout~0_combout\);

-- Location: LCCOMB_X55_Y33_N10
\bintobcd|U_contador|gen1:4:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|U_contador|gen1:4:stage0|s~combout\ = \bintobcd|contador_bits\(4) $ (\bintobcd|U_contador|gen1:3:stage0|cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bintobcd|contador_bits\(4),
	datad => \bintobcd|U_contador|gen1:3:stage0|cout~0_combout\,
	combout => \bintobcd|U_contador|gen1:4:stage0|s~combout\);

-- Location: FF_X55_Y33_N11
\bintobcd|contador_bits[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|U_contador|gen1:4:stage0|s~combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|ALT_INV_st_reg.st0~q\,
	ena => \bintobcd|bin[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|contador_bits\(4));

-- Location: LCCOMB_X55_Y35_N20
\bintobcd|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|Equal0~0_combout\ = (\bintobcd|contador_bits\(0) & (\bintobcd|contador_bits\(4) & (!\bintobcd|contador_bits\(3) & !\bintobcd|contador_bits\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|contador_bits\(0),
	datab => \bintobcd|contador_bits\(4),
	datac => \bintobcd|contador_bits\(3),
	datad => \bintobcd|contador_bits\(2),
	combout => \bintobcd|Equal0~0_combout\);

-- Location: LCCOMB_X55_Y35_N30
\bintobcd|Selector20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|Selector20~0_combout\ = (\bintobcd|st_reg.st1~q\ & (!\bintobcd|Selector18~0_combout\ & ((\bintobcd|contador_bits\(1)) # (!\bintobcd|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|st_reg.st1~q\,
	datab => \bintobcd|contador_bits\(1),
	datac => \bintobcd|Selector18~0_combout\,
	datad => \bintobcd|Equal0~0_combout\,
	combout => \bintobcd|Selector20~0_combout\);

-- Location: LCCOMB_X55_Y35_N12
\bintobcd|st_next.st2_804\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|st_next.st2_804~combout\ = (GLOBAL(\bintobcd|st_reg.st12~clkctrl_outclk\) & (\bintobcd|st_next.st2_804~combout\)) # (!GLOBAL(\bintobcd|st_reg.st12~clkctrl_outclk\) & ((\bintobcd|Selector20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|st_next.st2_804~combout\,
	datac => \bintobcd|Selector20~0_combout\,
	datad => \bintobcd|st_reg.st12~clkctrl_outclk\,
	combout => \bintobcd|st_next.st2_804~combout\);

-- Location: FF_X55_Y35_N11
\bintobcd|st_reg.st2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \bintobcd|st_next.st2_804~combout\,
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|st_reg.st2~q\);

-- Location: LCCOMB_X55_Y35_N2
\bintobcd|Selector18~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|Selector18~1_combout\ = (\bintobcd|st_reg.st1~q\ & (\bintobcd|Selector18~0_combout\ & ((\bintobcd|contador_bits\(1)) # (!\bintobcd|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|st_reg.st1~q\,
	datab => \bintobcd|contador_bits\(1),
	datac => \bintobcd|Selector18~0_combout\,
	datad => \bintobcd|Equal0~0_combout\,
	combout => \bintobcd|Selector18~1_combout\);

-- Location: LCCOMB_X55_Y35_N10
\bintobcd|Selector18~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|Selector18~2_combout\ = (\bintobcd|st_reg.st2~q\) # (\bintobcd|Selector18~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bintobcd|st_reg.st2~q\,
	datad => \bintobcd|Selector18~1_combout\,
	combout => \bintobcd|Selector18~2_combout\);

-- Location: LCCOMB_X55_Y35_N16
\bintobcd|st_next.st3_796\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|st_next.st3_796~combout\ = (GLOBAL(\bintobcd|st_reg.st12~clkctrl_outclk\) & (\bintobcd|st_next.st3_796~combout\)) # (!GLOBAL(\bintobcd|st_reg.st12~clkctrl_outclk\) & ((\bintobcd|Selector18~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|st_next.st3_796~combout\,
	datac => \bintobcd|st_reg.st12~clkctrl_outclk\,
	datad => \bintobcd|Selector18~2_combout\,
	combout => \bintobcd|st_next.st3_796~combout\);

-- Location: LCCOMB_X56_Y35_N8
\bintobcd|st_reg.st3~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|st_reg.st3~feeder_combout\ = \bintobcd|st_next.st3_796~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bintobcd|st_next.st3_796~combout\,
	combout => \bintobcd|st_reg.st3~feeder_combout\);

-- Location: FF_X56_Y35_N9
\bintobcd|st_reg.st3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|st_reg.st3~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|st_reg.st3~q\);

-- Location: LCCOMB_X57_Y34_N8
\bintobcd|decena_next1[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|decena_next1[0]~0_combout\ = (\bintobcd|st_reg.st4~q\ & (!\bintobcd|decena\(0))) # (!\bintobcd|st_reg.st4~q\ & ((\bintobcd|unidad\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|decena\(0),
	datab => \bintobcd|st_reg.st4~q\,
	datad => \bintobcd|unidad\(3),
	combout => \bintobcd|decena_next1[0]~0_combout\);

-- Location: LCCOMB_X57_Y34_N2
\bintobcd|decena[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|decena[3]~0_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & (((\bintobcd|st_reg.st11~q\) # (\bintobcd|st_reg.st4~q\)) # (!\bintobcd|st_reg.st0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|st_reg.st0~q\,
	datab => \bintobcd|st_reg.st11~q\,
	datac => \bintobcd|st_reg.st4~q\,
	datad => \bintobcd|stage0|Equal0~5_combout\,
	combout => \bintobcd|decena[3]~0_combout\);

-- Location: FF_X56_Y34_N25
\bintobcd|decena[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \bintobcd|decena_next1[0]~0_combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|ALT_INV_st_reg.st0~q\,
	sload => VCC,
	ena => \bintobcd|decena[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|decena\(0));

-- Location: LCCOMB_X57_Y34_N0
\bintobcd|decena_next1[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|decena_next1[1]~1_combout\ = \bintobcd|decena\(0) $ (((\bintobcd|st_reg.st4~q\ & !\bintobcd|decena\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|decena\(0),
	datab => \bintobcd|st_reg.st4~q\,
	datad => \bintobcd|decena\(1),
	combout => \bintobcd|decena_next1[1]~1_combout\);

-- Location: FF_X56_Y34_N23
\bintobcd|decena[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \bintobcd|decena_next1[1]~1_combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|ALT_INV_st_reg.st0~q\,
	sload => VCC,
	ena => \bintobcd|decena[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|decena\(1));

-- Location: LCCOMB_X57_Y34_N30
\bintobcd|decena_next1[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|decena_next1[2]~2_combout\ = (\bintobcd|st_reg.st4~q\ & (\bintobcd|decena\(2) $ (((\bintobcd|decena\(0)) # (\bintobcd|decena\(1)))))) # (!\bintobcd|st_reg.st4~q\ & (((\bintobcd|decena\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|decena\(0),
	datab => \bintobcd|st_reg.st4~q\,
	datac => \bintobcd|decena\(2),
	datad => \bintobcd|decena\(1),
	combout => \bintobcd|decena_next1[2]~2_combout\);

-- Location: FF_X56_Y34_N9
\bintobcd|decena[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \bintobcd|decena_next1[2]~2_combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|ALT_INV_st_reg.st0~q\,
	sload => VCC,
	ena => \bintobcd|decena[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|decena\(2));

-- Location: LCCOMB_X57_Y34_N28
\bintobcd|U2|gen1:3:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|U2|gen1:3:stage0|s~combout\ = \bintobcd|decena\(3) $ (((\bintobcd|decena\(2) & ((\bintobcd|decena\(1)) # (\bintobcd|decena\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|decena\(3),
	datab => \bintobcd|decena\(1),
	datac => \bintobcd|decena\(2),
	datad => \bintobcd|decena\(0),
	combout => \bintobcd|U2|gen1:3:stage0|s~combout\);

-- Location: LCCOMB_X57_Y34_N14
\bintobcd|decena_next1[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|decena_next1[3]~3_combout\ = (\bintobcd|st_reg.st4~q\ & ((\bintobcd|U2|gen1:3:stage0|s~combout\))) # (!\bintobcd|st_reg.st4~q\ & (\bintobcd|decena\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|decena\(2),
	datac => \bintobcd|st_reg.st4~q\,
	datad => \bintobcd|U2|gen1:3:stage0|s~combout\,
	combout => \bintobcd|decena_next1[3]~3_combout\);

-- Location: FF_X56_Y34_N11
\bintobcd|decena[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \bintobcd|decena_next1[3]~3_combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|ALT_INV_st_reg.st0~q\,
	sload => VCC,
	ena => \bintobcd|decena[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|decena\(3));

-- Location: LCCOMB_X56_Y34_N0
\bintobcd|Selector14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|Selector14~0_combout\ = (!\bintobcd|decena\(3) & (((!\bintobcd|decena\(1) & !\bintobcd|decena\(0))) # (!\bintobcd|decena\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|decena\(1),
	datab => \bintobcd|decena\(0),
	datac => \bintobcd|decena\(2),
	datad => \bintobcd|decena\(3),
	combout => \bintobcd|Selector14~0_combout\);

-- Location: LCCOMB_X56_Y35_N18
\bintobcd|Selector16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|Selector16~0_combout\ = (\bintobcd|st_reg.st3~q\ & !\bintobcd|Selector14~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bintobcd|st_reg.st3~q\,
	datad => \bintobcd|Selector14~0_combout\,
	combout => \bintobcd|Selector16~0_combout\);

-- Location: LCCOMB_X56_Y35_N22
\bintobcd|st_next.st4_788\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|st_next.st4_788~combout\ = (GLOBAL(\bintobcd|st_reg.st12~clkctrl_outclk\) & (\bintobcd|st_next.st4_788~combout\)) # (!GLOBAL(\bintobcd|st_reg.st12~clkctrl_outclk\) & ((\bintobcd|Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|st_next.st4_788~combout\,
	datac => \bintobcd|st_reg.st12~clkctrl_outclk\,
	datad => \bintobcd|Selector16~0_combout\,
	combout => \bintobcd|st_next.st4_788~combout\);

-- Location: LCCOMB_X56_Y35_N26
\bintobcd|st_reg.st4~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|st_reg.st4~feeder_combout\ = \bintobcd|st_next.st4_788~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|st_next.st4_788~combout\,
	combout => \bintobcd|st_reg.st4~feeder_combout\);

-- Location: FF_X56_Y35_N27
\bintobcd|st_reg.st4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|st_reg.st4~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|st_reg.st4~q\);

-- Location: LCCOMB_X56_Y35_N2
\bintobcd|Selector14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|Selector14~1_combout\ = (\bintobcd|st_reg.st4~q\) # ((\bintobcd|st_reg.st3~q\ & \bintobcd|Selector14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|st_reg.st4~q\,
	datac => \bintobcd|st_reg.st3~q\,
	datad => \bintobcd|Selector14~0_combout\,
	combout => \bintobcd|Selector14~1_combout\);

-- Location: LCCOMB_X56_Y35_N30
\bintobcd|st_next.st5_780\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|st_next.st5_780~combout\ = (GLOBAL(\bintobcd|st_reg.st12~clkctrl_outclk\) & (\bintobcd|st_next.st5_780~combout\)) # (!GLOBAL(\bintobcd|st_reg.st12~clkctrl_outclk\) & ((\bintobcd|Selector14~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|st_next.st5_780~combout\,
	datac => \bintobcd|st_reg.st12~clkctrl_outclk\,
	datad => \bintobcd|Selector14~1_combout\,
	combout => \bintobcd|st_next.st5_780~combout\);

-- Location: LCCOMB_X57_Y35_N4
\bintobcd|st_reg.st5~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|st_reg.st5~feeder_combout\ = \bintobcd|st_next.st5_780~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bintobcd|st_next.st5_780~combout\,
	combout => \bintobcd|st_reg.st5~feeder_combout\);

-- Location: FF_X57_Y35_N5
\bintobcd|st_reg.st5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|st_reg.st5~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|st_reg.st5~q\);

-- Location: LCCOMB_X57_Y35_N16
\bintobcd|centena_next1[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|centena_next1[0]~0_combout\ = (\bintobcd|st_reg.st6~q\ & (!\bintobcd|centena\(0))) # (!\bintobcd|st_reg.st6~q\ & ((\bintobcd|decena\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|st_reg.st6~q\,
	datac => \bintobcd|centena\(0),
	datad => \bintobcd|decena\(3),
	combout => \bintobcd|centena_next1[0]~0_combout\);

-- Location: LCCOMB_X57_Y35_N24
\bintobcd|centena[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|centena[3]~0_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & (((\bintobcd|st_reg.st6~q\) # (\bintobcd|st_reg.st11~q\)) # (!\bintobcd|st_reg.st0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|stage0|Equal0~5_combout\,
	datab => \bintobcd|st_reg.st0~q\,
	datac => \bintobcd|st_reg.st6~q\,
	datad => \bintobcd|st_reg.st11~q\,
	combout => \bintobcd|centena[3]~0_combout\);

-- Location: FF_X57_Y35_N17
\bintobcd|centena[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|centena_next1[0]~0_combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|ALT_INV_st_reg.st0~q\,
	ena => \bintobcd|centena[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|centena\(0));

-- Location: LCCOMB_X57_Y35_N26
\bintobcd|centena_next1[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|centena_next1[1]~1_combout\ = \bintobcd|centena\(0) $ (((\bintobcd|st_reg.st6~q\ & !\bintobcd|centena\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|st_reg.st6~q\,
	datac => \bintobcd|centena\(1),
	datad => \bintobcd|centena\(0),
	combout => \bintobcd|centena_next1[1]~1_combout\);

-- Location: FF_X57_Y35_N27
\bintobcd|centena[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|centena_next1[1]~1_combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|ALT_INV_st_reg.st0~q\,
	ena => \bintobcd|centena[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|centena\(1));

-- Location: LCCOMB_X57_Y35_N8
\bintobcd|centena_next1[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|centena_next1[2]~2_combout\ = (\bintobcd|st_reg.st6~q\ & (\bintobcd|centena\(2) $ (((\bintobcd|centena\(0)) # (\bintobcd|centena\(1)))))) # (!\bintobcd|st_reg.st6~q\ & (((\bintobcd|centena\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|st_reg.st6~q\,
	datab => \bintobcd|centena\(0),
	datac => \bintobcd|centena\(2),
	datad => \bintobcd|centena\(1),
	combout => \bintobcd|centena_next1[2]~2_combout\);

-- Location: FF_X57_Y35_N9
\bintobcd|centena[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|centena_next1[2]~2_combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|ALT_INV_st_reg.st0~q\,
	ena => \bintobcd|centena[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|centena\(2));

-- Location: LCCOMB_X57_Y35_N22
\bintobcd|U3|gen1:3:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|U3|gen1:3:stage0|s~combout\ = \bintobcd|centena\(3) $ (((\bintobcd|centena\(2) & ((\bintobcd|centena\(0)) # (\bintobcd|centena\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|centena\(2),
	datab => \bintobcd|centena\(3),
	datac => \bintobcd|centena\(0),
	datad => \bintobcd|centena\(1),
	combout => \bintobcd|U3|gen1:3:stage0|s~combout\);

-- Location: LCCOMB_X57_Y35_N2
\bintobcd|centena_next1[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|centena_next1[3]~3_combout\ = (\bintobcd|st_reg.st6~q\ & (\bintobcd|U3|gen1:3:stage0|s~combout\)) # (!\bintobcd|st_reg.st6~q\ & ((\bintobcd|centena\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|U3|gen1:3:stage0|s~combout\,
	datac => \bintobcd|st_reg.st6~q\,
	datad => \bintobcd|centena\(2),
	combout => \bintobcd|centena_next1[3]~3_combout\);

-- Location: FF_X57_Y35_N3
\bintobcd|centena[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|centena_next1[3]~3_combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|ALT_INV_st_reg.st0~q\,
	ena => \bintobcd|centena[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|centena\(3));

-- Location: LCCOMB_X57_Y35_N18
\bintobcd|Selector1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|Selector1~0_combout\ = (!\bintobcd|centena\(3) & (((!\bintobcd|centena\(1) & !\bintobcd|centena\(0))) # (!\bintobcd|centena\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|centena\(1),
	datab => \bintobcd|centena\(0),
	datac => \bintobcd|centena\(2),
	datad => \bintobcd|centena\(3),
	combout => \bintobcd|Selector1~0_combout\);

-- Location: LCCOMB_X57_Y35_N28
\bintobcd|Selector12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|Selector12~0_combout\ = (\bintobcd|st_reg.st5~q\ & !\bintobcd|Selector1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bintobcd|st_reg.st5~q\,
	datad => \bintobcd|Selector1~0_combout\,
	combout => \bintobcd|Selector12~0_combout\);

-- Location: LCCOMB_X57_Y35_N12
\bintobcd|st_next.st6_772\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|st_next.st6_772~combout\ = (GLOBAL(\bintobcd|st_reg.st12~clkctrl_outclk\) & (\bintobcd|st_next.st6_772~combout\)) # (!GLOBAL(\bintobcd|st_reg.st12~clkctrl_outclk\) & ((\bintobcd|Selector12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|st_next.st6_772~combout\,
	datac => \bintobcd|st_reg.st12~clkctrl_outclk\,
	datad => \bintobcd|Selector12~0_combout\,
	combout => \bintobcd|st_next.st6_772~combout\);

-- Location: LCCOMB_X57_Y35_N30
\bintobcd|st_reg.st6~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|st_reg.st6~feeder_combout\ = \bintobcd|st_next.st6_772~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|st_next.st6_772~combout\,
	combout => \bintobcd|st_reg.st6~feeder_combout\);

-- Location: FF_X57_Y35_N31
\bintobcd|st_reg.st6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|st_reg.st6~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|st_reg.st6~q\);

-- Location: LCCOMB_X57_Y35_N6
\bintobcd|Selector1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|Selector1~1_combout\ = (\bintobcd|st_reg.st6~q\) # ((\bintobcd|st_reg.st5~q\ & \bintobcd|Selector1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|st_reg.st5~q\,
	datac => \bintobcd|st_reg.st6~q\,
	datad => \bintobcd|Selector1~0_combout\,
	combout => \bintobcd|Selector1~1_combout\);

-- Location: LCCOMB_X57_Y35_N14
\bintobcd|st_next.st7_764\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|st_next.st7_764~combout\ = (GLOBAL(\bintobcd|st_reg.st12~clkctrl_outclk\) & (\bintobcd|st_next.st7_764~combout\)) # (!GLOBAL(\bintobcd|st_reg.st12~clkctrl_outclk\) & ((\bintobcd|Selector1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|st_next.st7_764~combout\,
	datac => \bintobcd|st_reg.st12~clkctrl_outclk\,
	datad => \bintobcd|Selector1~1_combout\,
	combout => \bintobcd|st_next.st7_764~combout\);

-- Location: LCCOMB_X56_Y35_N20
\bintobcd|st_reg.st7~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|st_reg.st7~feeder_combout\ = \bintobcd|st_next.st7_764~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bintobcd|st_next.st7_764~combout\,
	combout => \bintobcd|st_reg.st7~feeder_combout\);

-- Location: FF_X56_Y35_N21
\bintobcd|st_reg.st7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|st_reg.st7~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|st_reg.st7~q\);

-- Location: LCCOMB_X55_Y32_N14
\bintobcd|miles_next1[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|miles_next1[0]~0_combout\ = (\bintobcd|st_reg.st8~q\ & ((!\bintobcd|miles\(0)))) # (!\bintobcd|st_reg.st8~q\ & (\bintobcd|centena\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|centena\(3),
	datac => \bintobcd|miles\(0),
	datad => \bintobcd|st_reg.st8~q\,
	combout => \bintobcd|miles_next1[0]~0_combout\);

-- Location: LCCOMB_X55_Y32_N26
\bintobcd|miles[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|miles[3]~0_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & (((\bintobcd|st_reg.st8~q\) # (\bintobcd|st_reg.st11~q\)) # (!\bintobcd|st_reg.st0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|st_reg.st0~q\,
	datab => \bintobcd|st_reg.st8~q\,
	datac => \bintobcd|stage0|Equal0~5_combout\,
	datad => \bintobcd|st_reg.st11~q\,
	combout => \bintobcd|miles[3]~0_combout\);

-- Location: FF_X55_Y32_N15
\bintobcd|miles[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|miles_next1[0]~0_combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|ALT_INV_st_reg.st0~q\,
	ena => \bintobcd|miles[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|miles\(0));

-- Location: LCCOMB_X55_Y32_N4
\bintobcd|miles_next1[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|miles_next1[1]~1_combout\ = \bintobcd|miles\(0) $ (((!\bintobcd|miles\(1) & \bintobcd|st_reg.st8~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|miles\(1),
	datac => \bintobcd|miles\(0),
	datad => \bintobcd|st_reg.st8~q\,
	combout => \bintobcd|miles_next1[1]~1_combout\);

-- Location: FF_X56_Y32_N21
\bintobcd|miles[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \bintobcd|miles_next1[1]~1_combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|ALT_INV_st_reg.st0~q\,
	sload => VCC,
	ena => \bintobcd|miles[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|miles\(1));

-- Location: LCCOMB_X55_Y32_N6
\bintobcd|miles_next1[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|miles_next1[2]~2_combout\ = (\bintobcd|st_reg.st8~q\ & (\bintobcd|miles\(2) $ (((\bintobcd|miles\(1)) # (\bintobcd|miles\(0)))))) # (!\bintobcd|st_reg.st8~q\ & (\bintobcd|miles\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|miles\(1),
	datab => \bintobcd|miles\(2),
	datac => \bintobcd|miles\(0),
	datad => \bintobcd|st_reg.st8~q\,
	combout => \bintobcd|miles_next1[2]~2_combout\);

-- Location: FF_X56_Y32_N31
\bintobcd|miles[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \bintobcd|miles_next1[2]~2_combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|ALT_INV_st_reg.st0~q\,
	sload => VCC,
	ena => \bintobcd|miles[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|miles\(2));

-- Location: LCCOMB_X55_Y32_N28
\bintobcd|U4|gen1:3:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|U4|gen1:3:stage0|s~combout\ = \bintobcd|miles\(3) $ (((\bintobcd|miles\(2) & ((\bintobcd|miles\(1)) # (\bintobcd|miles\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|miles\(1),
	datab => \bintobcd|miles\(2),
	datac => \bintobcd|miles\(0),
	datad => \bintobcd|miles\(3),
	combout => \bintobcd|U4|gen1:3:stage0|s~combout\);

-- Location: LCCOMB_X55_Y32_N2
\bintobcd|miles_next1[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|miles_next1[3]~3_combout\ = (\bintobcd|st_reg.st8~q\ & ((\bintobcd|U4|gen1:3:stage0|s~combout\))) # (!\bintobcd|st_reg.st8~q\ & (\bintobcd|miles\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|miles\(2),
	datab => \bintobcd|U4|gen1:3:stage0|s~combout\,
	datad => \bintobcd|st_reg.st8~q\,
	combout => \bintobcd|miles_next1[3]~3_combout\);

-- Location: FF_X56_Y32_N9
\bintobcd|miles[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \bintobcd|miles_next1[3]~3_combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|ALT_INV_st_reg.st0~q\,
	sload => VCC,
	ena => \bintobcd|miles[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|miles\(3));

-- Location: LCCOMB_X56_Y32_N16
\bintobcd|Selector5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|Selector5~0_combout\ = (!\bintobcd|miles\(3) & (((!\bintobcd|miles\(0) & !\bintobcd|miles\(1))) # (!\bintobcd|miles\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|miles\(0),
	datab => \bintobcd|miles\(3),
	datac => \bintobcd|miles\(2),
	datad => \bintobcd|miles\(1),
	combout => \bintobcd|Selector5~0_combout\);

-- Location: LCCOMB_X56_Y35_N10
\bintobcd|Selector3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|Selector3~0_combout\ = (\bintobcd|st_reg.st7~q\ & !\bintobcd|Selector5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|st_reg.st7~q\,
	datad => \bintobcd|Selector5~0_combout\,
	combout => \bintobcd|Selector3~0_combout\);

-- Location: LCCOMB_X56_Y35_N24
\bintobcd|st_next.st8_756\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|st_next.st8_756~combout\ = (GLOBAL(\bintobcd|st_reg.st12~clkctrl_outclk\) & (\bintobcd|st_next.st8_756~combout\)) # (!GLOBAL(\bintobcd|st_reg.st12~clkctrl_outclk\) & ((\bintobcd|Selector3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|st_next.st8_756~combout\,
	datac => \bintobcd|st_reg.st12~clkctrl_outclk\,
	datad => \bintobcd|Selector3~0_combout\,
	combout => \bintobcd|st_next.st8_756~combout\);

-- Location: LCCOMB_X56_Y35_N4
\bintobcd|st_reg.st8~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|st_reg.st8~feeder_combout\ = \bintobcd|st_next.st8_756~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|st_next.st8_756~combout\,
	combout => \bintobcd|st_reg.st8~feeder_combout\);

-- Location: FF_X56_Y35_N5
\bintobcd|st_reg.st8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|st_reg.st8~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|st_reg.st8~q\);

-- Location: LCCOMB_X56_Y35_N28
\bintobcd|Selector5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|Selector5~1_combout\ = (\bintobcd|st_reg.st8~q\) # ((\bintobcd|st_reg.st7~q\ & \bintobcd|Selector5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|st_reg.st7~q\,
	datac => \bintobcd|st_reg.st8~q\,
	datad => \bintobcd|Selector5~0_combout\,
	combout => \bintobcd|Selector5~1_combout\);

-- Location: LCCOMB_X56_Y35_N0
\bintobcd|st_next.st9_748\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|st_next.st9_748~combout\ = (GLOBAL(\bintobcd|st_reg.st12~clkctrl_outclk\) & (\bintobcd|st_next.st9_748~combout\)) # (!GLOBAL(\bintobcd|st_reg.st12~clkctrl_outclk\) & ((\bintobcd|Selector5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|st_next.st9_748~combout\,
	datac => \bintobcd|st_reg.st12~clkctrl_outclk\,
	datad => \bintobcd|Selector5~1_combout\,
	combout => \bintobcd|st_next.st9_748~combout\);

-- Location: LCCOMB_X55_Y36_N8
\bintobcd|st_reg.st9~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|st_reg.st9~feeder_combout\ = \bintobcd|st_next.st9_748~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bintobcd|st_next.st9_748~combout\,
	combout => \bintobcd|st_reg.st9~feeder_combout\);

-- Location: FF_X55_Y36_N9
\bintobcd|st_reg.st9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|st_reg.st9~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|st_reg.st9~q\);

-- Location: LCCOMB_X55_Y32_N30
\bintobcd|diezmiles_next1[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|diezmiles_next1[1]~1_combout\ = \bintobcd|diezmiles\(0) $ (((!\bintobcd|diezmiles\(1) & \bintobcd|st_reg.st10~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|diezmiles\(1),
	datac => \bintobcd|st_reg.st10~q\,
	datad => \bintobcd|diezmiles\(0),
	combout => \bintobcd|diezmiles_next1[1]~1_combout\);

-- Location: LCCOMB_X55_Y32_N12
\bintobcd|diezmiles[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|diezmiles[3]~0_combout\ = (\bintobcd|stage0|Equal0~5_combout\ & (((\bintobcd|st_reg.st10~q\) # (\bintobcd|st_reg.st11~q\)) # (!\bintobcd|st_reg.st0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|st_reg.st0~q\,
	datab => \bintobcd|st_reg.st10~q\,
	datac => \bintobcd|stage0|Equal0~5_combout\,
	datad => \bintobcd|st_reg.st11~q\,
	combout => \bintobcd|diezmiles[3]~0_combout\);

-- Location: FF_X54_Y32_N5
\bintobcd|diezmiles[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \bintobcd|diezmiles_next1[1]~1_combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|ALT_INV_st_reg.st0~q\,
	sload => VCC,
	ena => \bintobcd|diezmiles[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|diezmiles\(1));

-- Location: LCCOMB_X55_Y32_N0
\bintobcd|diezmiles_next1[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|diezmiles_next1[2]~2_combout\ = (\bintobcd|st_reg.st10~q\ & (\bintobcd|diezmiles\(2) $ (((\bintobcd|diezmiles\(1)) # (\bintobcd|diezmiles\(0)))))) # (!\bintobcd|st_reg.st10~q\ & (((\bintobcd|diezmiles\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|diezmiles\(2),
	datab => \bintobcd|st_reg.st10~q\,
	datac => \bintobcd|diezmiles\(1),
	datad => \bintobcd|diezmiles\(0),
	combout => \bintobcd|diezmiles_next1[2]~2_combout\);

-- Location: FF_X54_Y32_N7
\bintobcd|diezmiles[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \bintobcd|diezmiles_next1[2]~2_combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|ALT_INV_st_reg.st0~q\,
	sload => VCC,
	ena => \bintobcd|diezmiles[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|diezmiles\(2));

-- Location: LCCOMB_X55_Y32_N22
\bintobcd|U5|gen1:3:stage0|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|U5|gen1:3:stage0|s~combout\ = \bintobcd|diezmiles\(3) $ (((\bintobcd|diezmiles\(2) & ((\bintobcd|diezmiles\(1)) # (\bintobcd|diezmiles\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|diezmiles\(3),
	datab => \bintobcd|diezmiles\(1),
	datac => \bintobcd|diezmiles\(2),
	datad => \bintobcd|diezmiles\(0),
	combout => \bintobcd|U5|gen1:3:stage0|s~combout\);

-- Location: LCCOMB_X55_Y32_N20
\bintobcd|diezmiles_next1[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|diezmiles_next1[3]~3_combout\ = (\bintobcd|st_reg.st10~q\ & (\bintobcd|U5|gen1:3:stage0|s~combout\)) # (!\bintobcd|st_reg.st10~q\ & ((\bintobcd|diezmiles\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|U5|gen1:3:stage0|s~combout\,
	datab => \bintobcd|st_reg.st10~q\,
	datac => \bintobcd|diezmiles\(2),
	combout => \bintobcd|diezmiles_next1[3]~3_combout\);

-- Location: FF_X54_Y32_N9
\bintobcd|diezmiles[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \bintobcd|diezmiles_next1[3]~3_combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|ALT_INV_st_reg.st0~q\,
	sload => VCC,
	ena => \bintobcd|diezmiles[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|diezmiles\(3));

-- Location: LCCOMB_X54_Y32_N22
\bintobcd|Selector9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|Selector9~0_combout\ = (!\bintobcd|diezmiles\(3) & (((!\bintobcd|diezmiles\(1) & !\bintobcd|diezmiles\(0))) # (!\bintobcd|diezmiles\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|diezmiles\(2),
	datab => \bintobcd|diezmiles\(1),
	datac => \bintobcd|diezmiles\(3),
	datad => \bintobcd|diezmiles\(0),
	combout => \bintobcd|Selector9~0_combout\);

-- Location: LCCOMB_X55_Y36_N18
\bintobcd|Selector9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|Selector9~1_combout\ = (\bintobcd|st_reg.st10~q\) # ((\bintobcd|st_reg.st9~q\ & \bintobcd|Selector9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|st_reg.st9~q\,
	datac => \bintobcd|st_reg.st10~q\,
	datad => \bintobcd|Selector9~0_combout\,
	combout => \bintobcd|Selector9~1_combout\);

-- Location: LCCOMB_X55_Y36_N2
\bintobcd|st_next.st11_732\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|st_next.st11_732~combout\ = (GLOBAL(\bintobcd|st_reg.st12~clkctrl_outclk\) & (\bintobcd|st_next.st11_732~combout\)) # (!GLOBAL(\bintobcd|st_reg.st12~clkctrl_outclk\) & ((\bintobcd|Selector9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|st_next.st11_732~combout\,
	datac => \bintobcd|st_reg.st12~clkctrl_outclk\,
	datad => \bintobcd|Selector9~1_combout\,
	combout => \bintobcd|st_next.st11_732~combout\);

-- Location: FF_X55_Y36_N7
\bintobcd|st_reg.st11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \bintobcd|st_next.st11_732~combout\,
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|st_reg.st11~q\);

-- Location: LCCOMB_X55_Y36_N16
\bintobcd|Selector21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|Selector21~0_combout\ = (\bintobcd|st_reg.st11~q\) # ((\enganche|q_reg~q\ & !\bintobcd|st_reg.st0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche|q_reg~q\,
	datac => \bintobcd|st_reg.st0~q\,
	datad => \bintobcd|st_reg.st11~q\,
	combout => \bintobcd|Selector21~0_combout\);

-- Location: LCCOMB_X55_Y36_N20
\bintobcd|st_next.st1_812\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|st_next.st1_812~combout\ = (GLOBAL(\bintobcd|st_reg.st12~clkctrl_outclk\) & (\bintobcd|st_next.st1_812~combout\)) # (!GLOBAL(\bintobcd|st_reg.st12~clkctrl_outclk\) & ((\bintobcd|Selector21~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|st_next.st1_812~combout\,
	datac => \bintobcd|st_reg.st12~clkctrl_outclk\,
	datad => \bintobcd|Selector21~0_combout\,
	combout => \bintobcd|st_next.st1_812~combout\);

-- Location: FF_X55_Y35_N19
\bintobcd|st_reg.st1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \bintobcd|st_next.st1_812~combout\,
	clrn => \reset_n~input_o\,
	sload => VCC,
	ena => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|st_reg.st1~q\);

-- Location: LCCOMB_X55_Y35_N26
\bintobcd|Selector11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|Selector11~0_combout\ = (\bintobcd|st_reg.st1~q\ & (!\bintobcd|contador_bits\(1) & \bintobcd|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|st_reg.st1~q\,
	datac => \bintobcd|contador_bits\(1),
	datad => \bintobcd|Equal0~0_combout\,
	combout => \bintobcd|Selector11~0_combout\);

-- Location: LCCOMB_X55_Y35_N24
\bintobcd|st_next.st12_724\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|st_next.st12_724~combout\ = (GLOBAL(\bintobcd|st_reg.st12~clkctrl_outclk\) & (\bintobcd|st_next.st12_724~combout\)) # (!GLOBAL(\bintobcd|st_reg.st12~clkctrl_outclk\) & ((\bintobcd|Selector11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|st_next.st12_724~combout\,
	datac => \bintobcd|Selector11~0_combout\,
	datad => \bintobcd|st_reg.st12~clkctrl_outclk\,
	combout => \bintobcd|st_next.st12_724~combout\);

-- Location: LCCOMB_X55_Y35_N28
\bintobcd|st_reg.st12~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|st_reg.st12~feeder_combout\ = \bintobcd|st_next.st12_724~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|st_next.st12_724~combout\,
	combout => \bintobcd|st_reg.st12~feeder_combout\);

-- Location: FF_X55_Y35_N29
\bintobcd|st_reg.st12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|st_reg.st12~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|st_reg.st12~q\);

-- Location: CLKCTRL_G7
\bintobcd|st_reg.st12~clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \bintobcd|st_reg.st12~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \bintobcd|st_reg.st12~clkctrl_outclk\);

-- Location: LCCOMB_X55_Y36_N10
\bintobcd|Selector7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|Selector7~0_combout\ = (\bintobcd|st_reg.st9~q\ & !\bintobcd|Selector9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bintobcd|st_reg.st9~q\,
	datad => \bintobcd|Selector9~0_combout\,
	combout => \bintobcd|Selector7~0_combout\);

-- Location: LCCOMB_X55_Y36_N26
\bintobcd|st_next.st10_740\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|st_next.st10_740~combout\ = (GLOBAL(\bintobcd|st_reg.st12~clkctrl_outclk\) & (\bintobcd|st_next.st10_740~combout\)) # (!GLOBAL(\bintobcd|st_reg.st12~clkctrl_outclk\) & ((\bintobcd|Selector7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|st_next.st10_740~combout\,
	datac => \bintobcd|st_reg.st12~clkctrl_outclk\,
	datad => \bintobcd|Selector7~0_combout\,
	combout => \bintobcd|st_next.st10_740~combout\);

-- Location: LCCOMB_X55_Y36_N4
\bintobcd|st_reg.st10~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|st_reg.st10~feeder_combout\ = \bintobcd|st_next.st10_740~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|st_next.st10_740~combout\,
	combout => \bintobcd|st_reg.st10~feeder_combout\);

-- Location: FF_X55_Y36_N5
\bintobcd|st_reg.st10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|st_reg.st10~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \bintobcd|stage0|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|st_reg.st10~q\);

-- Location: LCCOMB_X55_Y32_N16
\bintobcd|diezmiles_next1[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bintobcd|diezmiles_next1[0]~0_combout\ = (\bintobcd|st_reg.st10~q\ & (!\bintobcd|diezmiles\(0))) # (!\bintobcd|st_reg.st10~q\ & ((\bintobcd|miles\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|st_reg.st10~q\,
	datac => \bintobcd|diezmiles\(0),
	datad => \bintobcd|miles\(3),
	combout => \bintobcd|diezmiles_next1[0]~0_combout\);

-- Location: FF_X55_Y32_N17
\bintobcd|diezmiles[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \bintobcd|diezmiles_next1[0]~0_combout\,
	clrn => \reset_n~input_o\,
	sclr => \bintobcd|ALT_INV_st_reg.st0~q\,
	ena => \bintobcd|diezmiles[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bintobcd|diezmiles\(0));

-- Location: LCCOMB_X56_Y31_N16
\enganche_display_B|q_reg~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \enganche_display_B|q_reg~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \enganche_display_B|q_reg~feeder_combout\);

-- Location: FF_X56_Y31_N17
\enganche_display_B|q_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \enganche_display_B|q_reg~feeder_combout\,
	clrn => \reset_n~input_o\,
	ena => \fsm_calcu|U|st_reg.st_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \enganche_display_B|q_reg~q\);

-- Location: LCCOMB_X55_Y32_N24
\d4[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d4[0]~0_combout\ = (!\enganche|q_reg~q\ & ((\enganche_display_B|q_reg~q\ & ((\reg_desp_B|stage0|q_reg\(0)))) # (!\enganche_display_B|q_reg~q\ & (\reg_desp_A|stage0|q_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enganche_display_B|q_reg~q\,
	datab => \reg_desp_A|stage0|q_reg\(0),
	datac => \reg_desp_B|stage0|q_reg\(0),
	datad => \enganche|q_reg~q\,
	combout => \d4[0]~0_combout\);

-- Location: LCCOMB_X54_Y32_N8
\d4[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d4[0]~1_combout\ = (\d4[0]~0_combout\) # ((\enganche|q_reg~q\ & \bintobcd|diezmiles\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enganche|q_reg~q\,
	datab => \bintobcd|diezmiles\(0),
	datad => \d4[0]~0_combout\,
	combout => \d4[0]~1_combout\);

-- Location: LCCOMB_X54_Y32_N16
\d4[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d4[3]~6_combout\ = (!\enganche|q_reg~q\ & ((\enganche_display_B|q_reg~q\ & ((\reg_desp_B|stage0|q_reg\(3)))) # (!\enganche_display_B|q_reg~q\ & (\reg_desp_A|stage0|q_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage0|q_reg\(3),
	datab => \enganche_display_B|q_reg~q\,
	datac => \enganche|q_reg~q\,
	datad => \reg_desp_B|stage0|q_reg\(3),
	combout => \d4[3]~6_combout\);

-- Location: LCCOMB_X54_Y32_N2
\d4[3]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d4[3]~7_combout\ = (\d4[3]~6_combout\) # ((\bintobcd|diezmiles\(3) & \enganche|q_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|diezmiles\(3),
	datac => \enganche|q_reg~q\,
	datad => \d4[3]~6_combout\,
	combout => \d4[3]~7_combout\);

-- Location: LCCOMB_X54_Y32_N18
\d4[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d4[2]~4_combout\ = (!\enganche|q_reg~q\ & ((\enganche_display_B|q_reg~q\ & ((\reg_desp_B|stage0|q_reg\(2)))) # (!\enganche_display_B|q_reg~q\ & (\reg_desp_A|stage0|q_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enganche|q_reg~q\,
	datab => \reg_desp_A|stage0|q_reg\(2),
	datac => \enganche_display_B|q_reg~q\,
	datad => \reg_desp_B|stage0|q_reg\(2),
	combout => \d4[2]~4_combout\);

-- Location: LCCOMB_X54_Y32_N4
\d4[2]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d4[2]~5_combout\ = (\d4[2]~4_combout\) # ((\enganche|q_reg~q\ & \bintobcd|diezmiles\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enganche|q_reg~q\,
	datab => \bintobcd|diezmiles\(2),
	datad => \d4[2]~4_combout\,
	combout => \d4[2]~5_combout\);

-- Location: LCCOMB_X57_Y32_N28
\d4[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d4[1]~2_combout\ = (!\enganche|q_reg~q\ & ((\enganche_display_B|q_reg~q\ & ((\reg_desp_B|stage0|q_reg\(1)))) # (!\enganche_display_B|q_reg~q\ & (\reg_desp_A|stage0|q_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage0|q_reg\(1),
	datab => \reg_desp_B|stage0|q_reg\(1),
	datac => \enganche_display_B|q_reg~q\,
	datad => \enganche|q_reg~q\,
	combout => \d4[1]~2_combout\);

-- Location: LCCOMB_X55_Y32_N10
\d4[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d4[1]~3_combout\ = (\d4[1]~2_combout\) # ((\bintobcd|diezmiles\(1) & \enganche|q_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d4[1]~2_combout\,
	datac => \bintobcd|diezmiles\(1),
	datad => \enganche|q_reg~q\,
	combout => \d4[1]~3_combout\);

-- Location: LCCOMB_X62_Y36_N2
\display_4s|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_4s|Mux6~0_combout\ = (\d4[3]~7_combout\ & (\d4[0]~1_combout\ & (\d4[2]~5_combout\ $ (\d4[1]~3_combout\)))) # (!\d4[3]~7_combout\ & (!\d4[1]~3_combout\ & (\d4[0]~1_combout\ $ (\d4[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d4[0]~1_combout\,
	datab => \d4[3]~7_combout\,
	datac => \d4[2]~5_combout\,
	datad => \d4[1]~3_combout\,
	combout => \display_4s|Mux6~0_combout\);

-- Location: LCCOMB_X62_Y36_N18
\display4~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display4~15_combout\ = (\enganche_mult|q_reg~q\) # ((\enganche_add|q_reg~q\) # (\display_4s|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche_mult|q_reg~q\,
	datac => \enganche_add|q_reg~q\,
	datad => \display_4s|Mux6~0_combout\,
	combout => \display4~15_combout\);

-- Location: LCCOMB_X62_Y36_N20
\display_4s|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_4s|Mux5~0_combout\ = (\d4[3]~7_combout\ & ((\d4[0]~1_combout\ & ((\d4[1]~3_combout\))) # (!\d4[0]~1_combout\ & (\d4[2]~5_combout\)))) # (!\d4[3]~7_combout\ & (\d4[2]~5_combout\ & (\d4[0]~1_combout\ $ (\d4[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d4[0]~1_combout\,
	datab => \d4[3]~7_combout\,
	datac => \d4[2]~5_combout\,
	datad => \d4[1]~3_combout\,
	combout => \display_4s|Mux5~0_combout\);

-- Location: LCCOMB_X62_Y36_N24
\display4~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display4~16_combout\ = (\enganche_mult|q_reg~q\) # ((\enganche_add|q_reg~q\) # (\display_4s|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche_mult|q_reg~q\,
	datac => \enganche_add|q_reg~q\,
	datad => \display_4s|Mux5~0_combout\,
	combout => \display4~16_combout\);

-- Location: LCCOMB_X62_Y36_N6
\display_4s|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_4s|Mux4~0_combout\ = (\d4[3]~7_combout\ & (\d4[2]~5_combout\ & ((\d4[1]~3_combout\) # (!\d4[0]~1_combout\)))) # (!\d4[3]~7_combout\ & (!\d4[0]~1_combout\ & (!\d4[2]~5_combout\ & \d4[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d4[0]~1_combout\,
	datab => \d4[3]~7_combout\,
	datac => \d4[2]~5_combout\,
	datad => \d4[1]~3_combout\,
	combout => \display_4s|Mux4~0_combout\);

-- Location: LCCOMB_X62_Y36_N22
\display4~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display4~17_combout\ = (!\enganche_mult|q_reg~q\ & (!\enganche_add|q_reg~q\ & \display_4s|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche_mult|q_reg~q\,
	datac => \enganche_add|q_reg~q\,
	datad => \display_4s|Mux4~0_combout\,
	combout => \display4~17_combout\);

-- Location: LCCOMB_X62_Y36_N12
\display_4s|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_4s|Mux3~0_combout\ = (\d4[1]~3_combout\ & ((\d4[0]~1_combout\ & ((\d4[2]~5_combout\))) # (!\d4[0]~1_combout\ & (\d4[3]~7_combout\ & !\d4[2]~5_combout\)))) # (!\d4[1]~3_combout\ & (!\d4[3]~7_combout\ & (\d4[0]~1_combout\ $ (\d4[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d4[0]~1_combout\,
	datab => \d4[3]~7_combout\,
	datac => \d4[2]~5_combout\,
	datad => \d4[1]~3_combout\,
	combout => \display_4s|Mux3~0_combout\);

-- Location: LCCOMB_X62_Y36_N4
\display4~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display4~18_combout\ = (\enganche_mult|q_reg~q\) # ((\enganche_add|q_reg~q\) # (\display_4s|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche_mult|q_reg~q\,
	datac => \enganche_add|q_reg~q\,
	datad => \display_4s|Mux3~0_combout\,
	combout => \display4~18_combout\);

-- Location: LCCOMB_X62_Y36_N14
\display_4s|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_4s|Mux2~0_combout\ = (\d4[1]~3_combout\ & (\d4[0]~1_combout\ & (!\d4[3]~7_combout\))) # (!\d4[1]~3_combout\ & ((\d4[2]~5_combout\ & ((!\d4[3]~7_combout\))) # (!\d4[2]~5_combout\ & (\d4[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d4[0]~1_combout\,
	datab => \d4[3]~7_combout\,
	datac => \d4[2]~5_combout\,
	datad => \d4[1]~3_combout\,
	combout => \display_4s|Mux2~0_combout\);

-- Location: LCCOMB_X62_Y36_N10
\display4~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display4~19_combout\ = (!\enganche_add|q_reg~q\ & (\display_4s|Mux2~0_combout\ & !\enganche_mult|q_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche_add|q_reg~q\,
	datac => \display_4s|Mux2~0_combout\,
	datad => \enganche_mult|q_reg~q\,
	combout => \display4~19_combout\);

-- Location: LCCOMB_X62_Y36_N8
\display_4s|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_4s|Mux1~0_combout\ = (\d4[0]~1_combout\ & (\d4[3]~7_combout\ $ (((\d4[1]~3_combout\) # (!\d4[2]~5_combout\))))) # (!\d4[0]~1_combout\ & (!\d4[3]~7_combout\ & (!\d4[2]~5_combout\ & \d4[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d4[0]~1_combout\,
	datab => \d4[3]~7_combout\,
	datac => \d4[2]~5_combout\,
	datad => \d4[1]~3_combout\,
	combout => \display_4s|Mux1~0_combout\);

-- Location: LCCOMB_X62_Y36_N28
\display4~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display4~20_combout\ = (\enganche_add|q_reg~q\) # ((\display_4s|Mux1~0_combout\) # (\enganche_mult|q_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche_add|q_reg~q\,
	datac => \display_4s|Mux1~0_combout\,
	datad => \enganche_mult|q_reg~q\,
	combout => \display4~20_combout\);

-- Location: LCCOMB_X62_Y36_N26
\display_4s|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_4s|Mux0~0_combout\ = (\d4[0]~1_combout\ & ((\d4[3]~7_combout\) # (\d4[2]~5_combout\ $ (\d4[1]~3_combout\)))) # (!\d4[0]~1_combout\ & ((\d4[1]~3_combout\) # (\d4[3]~7_combout\ $ (\d4[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d4[0]~1_combout\,
	datab => \d4[3]~7_combout\,
	datac => \d4[2]~5_combout\,
	datad => \d4[1]~3_combout\,
	combout => \display_4s|Mux0~0_combout\);

-- Location: LCCOMB_X62_Y36_N30
\display4~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display4~21_combout\ = (\display_4s|Mux0~0_combout\) # ((\enganche_mult|q_reg~q\) # (\enganche_add|q_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_4s|Mux0~0_combout\,
	datab => \enganche_mult|q_reg~q\,
	datac => \enganche_add|q_reg~q\,
	combout => \display4~21_combout\);

-- Location: LCCOMB_X57_Y32_N26
\d3[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d3[0]~0_combout\ = (!\enganche|q_reg~q\ & ((\enganche_display_B|q_reg~q\ & (\reg_desp_B|stage1|q_reg\(0))) # (!\enganche_display_B|q_reg~q\ & ((\reg_desp_A|stage1|q_reg\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage1|q_reg\(0),
	datab => \reg_desp_A|stage1|q_reg\(0),
	datac => \enganche_display_B|q_reg~q\,
	datad => \enganche|q_reg~q\,
	combout => \d3[0]~0_combout\);

-- Location: LCCOMB_X56_Y32_N10
\d3[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d3[0]~1_combout\ = (\d3[0]~0_combout\) # ((\bintobcd|miles\(0) & \enganche|q_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|miles\(0),
	datab => \d3[0]~0_combout\,
	datac => \enganche|q_reg~q\,
	combout => \d3[0]~1_combout\);

-- Location: LCCOMB_X57_Y32_N20
\d3[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d3[1]~2_combout\ = (!\enganche|q_reg~q\ & ((\enganche_display_B|q_reg~q\ & (\reg_desp_B|stage1|q_reg\(1))) # (!\enganche_display_B|q_reg~q\ & ((\reg_desp_A|stage1|q_reg\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage1|q_reg\(1),
	datab => \reg_desp_A|stage1|q_reg\(1),
	datac => \enganche_display_B|q_reg~q\,
	datad => \enganche|q_reg~q\,
	combout => \d3[1]~2_combout\);

-- Location: LCCOMB_X55_Y32_N8
\d3[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d3[1]~3_combout\ = (\d3[1]~2_combout\) # ((\bintobcd|miles\(1) & \enganche|q_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|miles\(1),
	datab => \enganche|q_reg~q\,
	datad => \d3[1]~2_combout\,
	combout => \d3[1]~3_combout\);

-- Location: LCCOMB_X55_Y32_N18
\d3[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d3[3]~6_combout\ = (!\enganche|q_reg~q\ & ((\enganche_display_B|q_reg~q\ & ((\reg_desp_B|stage1|q_reg\(3)))) # (!\enganche_display_B|q_reg~q\ & (\reg_desp_A|stage1|q_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage1|q_reg\(3),
	datab => \reg_desp_B|stage1|q_reg\(3),
	datac => \enganche_display_B|q_reg~q\,
	datad => \enganche|q_reg~q\,
	combout => \d3[3]~6_combout\);

-- Location: LCCOMB_X56_Y32_N20
\d3[3]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d3[3]~7_combout\ = (\d3[3]~6_combout\) # ((\enganche|q_reg~q\ & \bintobcd|miles\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enganche|q_reg~q\,
	datab => \d3[3]~6_combout\,
	datad => \bintobcd|miles\(3),
	combout => \d3[3]~7_combout\);

-- Location: LCCOMB_X56_Y32_N0
\d3[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d3[2]~4_combout\ = (!\enganche|q_reg~q\ & ((\enganche_display_B|q_reg~q\ & ((\reg_desp_B|stage1|q_reg\(2)))) # (!\enganche_display_B|q_reg~q\ & (\reg_desp_A|stage1|q_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enganche|q_reg~q\,
	datab => \reg_desp_A|stage1|q_reg\(2),
	datac => \enganche_display_B|q_reg~q\,
	datad => \reg_desp_B|stage1|q_reg\(2),
	combout => \d3[2]~4_combout\);

-- Location: LCCOMB_X56_Y32_N30
\d3[2]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d3[2]~5_combout\ = (\d3[2]~4_combout\) # ((\enganche|q_reg~q\ & \bintobcd|miles\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enganche|q_reg~q\,
	datac => \bintobcd|miles\(2),
	datad => \d3[2]~4_combout\,
	combout => \d3[2]~5_combout\);

-- Location: LCCOMB_X56_Y32_N18
\display_3s|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_3s|Mux6~0_combout\ = (\d3[3]~7_combout\ & (\d3[0]~1_combout\ & (\d3[1]~3_combout\ $ (\d3[2]~5_combout\)))) # (!\d3[3]~7_combout\ & (!\d3[1]~3_combout\ & (\d3[0]~1_combout\ $ (\d3[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d3[0]~1_combout\,
	datab => \d3[1]~3_combout\,
	datac => \d3[3]~7_combout\,
	datad => \d3[2]~5_combout\,
	combout => \display_3s|Mux6~0_combout\);

-- Location: LCCOMB_X62_Y42_N6
\display3~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display3~14_combout\ = (\enganche_mult|q_reg~q\) # ((\enganche_add|q_reg~q\) # (\display_3s|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche_mult|q_reg~q\,
	datac => \enganche_add|q_reg~q\,
	datad => \display_3s|Mux6~0_combout\,
	combout => \display3~14_combout\);

-- Location: LCCOMB_X56_Y32_N4
\display_3s|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_3s|Mux5~0_combout\ = (\d3[1]~3_combout\ & ((\d3[0]~1_combout\ & (\d3[3]~7_combout\)) # (!\d3[0]~1_combout\ & ((\d3[2]~5_combout\))))) # (!\d3[1]~3_combout\ & (\d3[2]~5_combout\ & (\d3[0]~1_combout\ $ (\d3[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d3[0]~1_combout\,
	datab => \d3[1]~3_combout\,
	datac => \d3[3]~7_combout\,
	datad => \d3[2]~5_combout\,
	combout => \display_3s|Mux5~0_combout\);

-- Location: LCCOMB_X56_Y32_N22
\display3~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display3~15_combout\ = (\enganche_mult|q_reg~q\) # ((\display_3s|Mux5~0_combout\) # (\enganche_add|q_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche_mult|q_reg~q\,
	datac => \display_3s|Mux5~0_combout\,
	datad => \enganche_add|q_reg~q\,
	combout => \display3~15_combout\);

-- Location: LCCOMB_X56_Y32_N6
\display_3s|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_3s|Mux4~0_combout\ = (\d3[3]~7_combout\ & (\d3[2]~5_combout\ & ((\d3[1]~3_combout\) # (!\d3[0]~1_combout\)))) # (!\d3[3]~7_combout\ & (!\d3[0]~1_combout\ & (\d3[1]~3_combout\ & !\d3[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d3[0]~1_combout\,
	datab => \d3[1]~3_combout\,
	datac => \d3[3]~7_combout\,
	datad => \d3[2]~5_combout\,
	combout => \display_3s|Mux4~0_combout\);

-- Location: LCCOMB_X56_Y32_N8
\display3~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display3~16_combout\ = (\display_3s|Mux4~0_combout\ & (!\enganche_mult|q_reg~q\ & !\enganche_add|q_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_3s|Mux4~0_combout\,
	datab => \enganche_mult|q_reg~q\,
	datad => \enganche_add|q_reg~q\,
	combout => \display3~16_combout\);

-- Location: LCCOMB_X56_Y32_N28
\display_3s|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_3s|Mux3~0_combout\ = (\d3[1]~3_combout\ & ((\d3[0]~1_combout\ & ((\d3[2]~5_combout\))) # (!\d3[0]~1_combout\ & (\d3[3]~7_combout\ & !\d3[2]~5_combout\)))) # (!\d3[1]~3_combout\ & (!\d3[3]~7_combout\ & (\d3[0]~1_combout\ $ (\d3[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d3[0]~1_combout\,
	datab => \d3[1]~3_combout\,
	datac => \d3[3]~7_combout\,
	datad => \d3[2]~5_combout\,
	combout => \display_3s|Mux3~0_combout\);

-- Location: LCCOMB_X62_Y42_N20
\display3~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display3~17_combout\ = (\enganche_mult|q_reg~q\) # ((\enganche_add|q_reg~q\) # (\display_3s|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche_mult|q_reg~q\,
	datac => \enganche_add|q_reg~q\,
	datad => \display_3s|Mux3~0_combout\,
	combout => \display3~17_combout\);

-- Location: LCCOMB_X56_Y32_N26
\display_3s|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_3s|Mux2~0_combout\ = (\d3[1]~3_combout\ & (\d3[0]~1_combout\ & (!\d3[3]~7_combout\))) # (!\d3[1]~3_combout\ & ((\d3[2]~5_combout\ & ((!\d3[3]~7_combout\))) # (!\d3[2]~5_combout\ & (\d3[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d3[0]~1_combout\,
	datab => \d3[1]~3_combout\,
	datac => \d3[3]~7_combout\,
	datad => \d3[2]~5_combout\,
	combout => \display_3s|Mux2~0_combout\);

-- Location: LCCOMB_X63_Y40_N6
\display3~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display3~18_combout\ = (!\enganche_add|q_reg~q\ & (!\enganche_mult|q_reg~q\ & \display_3s|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enganche_add|q_reg~q\,
	datab => \enganche_mult|q_reg~q\,
	datad => \display_3s|Mux2~0_combout\,
	combout => \display3~18_combout\);

-- Location: LCCOMB_X56_Y32_N12
\display_3s|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_3s|Mux1~0_combout\ = (\d3[0]~1_combout\ & (\d3[3]~7_combout\ $ (((\d3[1]~3_combout\) # (!\d3[2]~5_combout\))))) # (!\d3[0]~1_combout\ & (\d3[1]~3_combout\ & (!\d3[3]~7_combout\ & !\d3[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d3[0]~1_combout\,
	datab => \d3[1]~3_combout\,
	datac => \d3[3]~7_combout\,
	datad => \d3[2]~5_combout\,
	combout => \display_3s|Mux1~0_combout\);

-- Location: LCCOMB_X63_Y40_N0
\display3~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display3~19_combout\ = (\enganche_mult|q_reg~q\) # ((\enganche_add|q_reg~q\) # (\display_3s|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche_mult|q_reg~q\,
	datac => \enganche_add|q_reg~q\,
	datad => \display_3s|Mux1~0_combout\,
	combout => \display3~19_combout\);

-- Location: LCCOMB_X56_Y32_N14
\display_3s|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_3s|Mux0~0_combout\ = (\d3[0]~1_combout\ & ((\d3[3]~7_combout\) # (\d3[1]~3_combout\ $ (\d3[2]~5_combout\)))) # (!\d3[0]~1_combout\ & ((\d3[1]~3_combout\) # (\d3[3]~7_combout\ $ (\d3[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d3[0]~1_combout\,
	datab => \d3[1]~3_combout\,
	datac => \d3[3]~7_combout\,
	datad => \d3[2]~5_combout\,
	combout => \display_3s|Mux0~0_combout\);

-- Location: LCCOMB_X56_Y32_N24
\display3~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display3~20_combout\ = (\enganche_mult|q_reg~q\) # ((\display_3s|Mux0~0_combout\) # (\enganche_add|q_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche_mult|q_reg~q\,
	datac => \display_3s|Mux0~0_combout\,
	datad => \enganche_add|q_reg~q\,
	combout => \display3~20_combout\);

-- Location: LCCOMB_X54_Y35_N14
\d2[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d2[3]~6_combout\ = (!\enganche|q_reg~q\ & ((\enganche_display_B|q_reg~q\ & (\reg_desp_B|stage2|q_reg\(3))) # (!\enganche_display_B|q_reg~q\ & ((\reg_desp_A|stage2|q_reg\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage2|q_reg\(3),
	datab => \reg_desp_A|stage2|q_reg\(3),
	datac => \enganche_display_B|q_reg~q\,
	datad => \enganche|q_reg~q\,
	combout => \d2[3]~6_combout\);

-- Location: LCCOMB_X55_Y35_N8
\d2[3]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d2[3]~7_combout\ = (\d2[3]~6_combout\) # ((\enganche|q_reg~q\ & \bintobcd|centena\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche|q_reg~q\,
	datac => \bintobcd|centena\(3),
	datad => \d2[3]~6_combout\,
	combout => \d2[3]~7_combout\);

-- Location: LCCOMB_X54_Y32_N20
\d2[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d2[1]~2_combout\ = (!\enganche|q_reg~q\ & ((\enganche_display_B|q_reg~q\ & ((\reg_desp_B|stage2|q_reg\(1)))) # (!\enganche_display_B|q_reg~q\ & (\reg_desp_A|stage2|q_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage2|q_reg\(1),
	datab => \enganche_display_B|q_reg~q\,
	datac => \enganche|q_reg~q\,
	datad => \reg_desp_B|stage2|q_reg\(1),
	combout => \d2[1]~2_combout\);

-- Location: LCCOMB_X54_Y35_N22
\d2[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d2[1]~3_combout\ = (\d2[1]~2_combout\) # ((\enganche|q_reg~q\ & \bintobcd|centena\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enganche|q_reg~q\,
	datab => \bintobcd|centena\(1),
	datad => \d2[1]~2_combout\,
	combout => \d2[1]~3_combout\);

-- Location: LCCOMB_X57_Y32_N2
\d2[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d2[0]~0_combout\ = (!\enganche|q_reg~q\ & ((\enganche_display_B|q_reg~q\ & (\reg_desp_B|stage2|q_reg\(0))) # (!\enganche_display_B|q_reg~q\ & ((\reg_desp_A|stage2|q_reg\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage2|q_reg\(0),
	datab => \reg_desp_A|stage2|q_reg\(0),
	datac => \enganche_display_B|q_reg~q\,
	datad => \enganche|q_reg~q\,
	combout => \d2[0]~0_combout\);

-- Location: LCCOMB_X57_Y35_N20
\d2[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d2[0]~1_combout\ = (\d2[0]~0_combout\) # ((\bintobcd|centena\(0) & \enganche|q_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|centena\(0),
	datab => \enganche|q_reg~q\,
	datad => \d2[0]~0_combout\,
	combout => \d2[0]~1_combout\);

-- Location: LCCOMB_X57_Y32_N12
\d2[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d2[2]~4_combout\ = (!\enganche|q_reg~q\ & ((\enganche_display_B|q_reg~q\ & (\reg_desp_B|stage2|q_reg\(2))) # (!\enganche_display_B|q_reg~q\ & ((\reg_desp_A|stage2|q_reg\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage2|q_reg\(2),
	datab => \reg_desp_A|stage2|q_reg\(2),
	datac => \enganche_display_B|q_reg~q\,
	datad => \enganche|q_reg~q\,
	combout => \d2[2]~4_combout\);

-- Location: LCCOMB_X57_Y32_N10
\d2[2]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d2[2]~5_combout\ = (\d2[2]~4_combout\) # ((\bintobcd|centena\(2) & \enganche|q_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|centena\(2),
	datab => \enganche|q_reg~q\,
	datad => \d2[2]~4_combout\,
	combout => \d2[2]~5_combout\);

-- Location: LCCOMB_X63_Y40_N28
\display_2s|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_2s|Mux6~0_combout\ = (\d2[3]~7_combout\ & (\d2[0]~1_combout\ & (\d2[1]~3_combout\ $ (\d2[2]~5_combout\)))) # (!\d2[3]~7_combout\ & (!\d2[1]~3_combout\ & (\d2[0]~1_combout\ $ (\d2[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d2[3]~7_combout\,
	datab => \d2[1]~3_combout\,
	datac => \d2[0]~1_combout\,
	datad => \d2[2]~5_combout\,
	combout => \display_2s|Mux6~0_combout\);

-- Location: LCCOMB_X63_Y40_N26
\display2~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display2~14_combout\ = (\enganche_mult|q_reg~q\) # ((\enganche_add|q_reg~q\) # (\display_2s|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche_mult|q_reg~q\,
	datac => \enganche_add|q_reg~q\,
	datad => \display_2s|Mux6~0_combout\,
	combout => \display2~14_combout\);

-- Location: LCCOMB_X63_Y40_N18
\display_2s|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_2s|Mux5~0_combout\ = (\d2[3]~7_combout\ & ((\d2[0]~1_combout\ & (\d2[1]~3_combout\)) # (!\d2[0]~1_combout\ & ((\d2[2]~5_combout\))))) # (!\d2[3]~7_combout\ & (\d2[2]~5_combout\ & (\d2[1]~3_combout\ $ (\d2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d2[3]~7_combout\,
	datab => \d2[1]~3_combout\,
	datac => \d2[0]~1_combout\,
	datad => \d2[2]~5_combout\,
	combout => \display_2s|Mux5~0_combout\);

-- Location: LCCOMB_X63_Y40_N20
\display2~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display2~15_combout\ = (\enganche_mult|q_reg~q\) # ((\enganche_add|q_reg~q\) # (\display_2s|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche_mult|q_reg~q\,
	datac => \enganche_add|q_reg~q\,
	datad => \display_2s|Mux5~0_combout\,
	combout => \display2~15_combout\);

-- Location: LCCOMB_X63_Y40_N4
\display_2s|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_2s|Mux4~0_combout\ = (\d2[3]~7_combout\ & (\d2[2]~5_combout\ & ((\d2[1]~3_combout\) # (!\d2[0]~1_combout\)))) # (!\d2[3]~7_combout\ & (\d2[1]~3_combout\ & (!\d2[0]~1_combout\ & !\d2[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d2[3]~7_combout\,
	datab => \d2[1]~3_combout\,
	datac => \d2[0]~1_combout\,
	datad => \d2[2]~5_combout\,
	combout => \display_2s|Mux4~0_combout\);

-- Location: LCCOMB_X63_Y40_N22
\display2~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display2~16_combout\ = (!\enganche_add|q_reg~q\ & (!\enganche_mult|q_reg~q\ & \display_2s|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enganche_add|q_reg~q\,
	datab => \enganche_mult|q_reg~q\,
	datac => \display_2s|Mux4~0_combout\,
	combout => \display2~16_combout\);

-- Location: LCCOMB_X63_Y40_N2
\display_2s|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_2s|Mux3~0_combout\ = (\d2[1]~3_combout\ & ((\d2[0]~1_combout\ & ((\d2[2]~5_combout\))) # (!\d2[0]~1_combout\ & (\d2[3]~7_combout\ & !\d2[2]~5_combout\)))) # (!\d2[1]~3_combout\ & (!\d2[3]~7_combout\ & (\d2[0]~1_combout\ $ (\d2[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d2[3]~7_combout\,
	datab => \d2[1]~3_combout\,
	datac => \d2[0]~1_combout\,
	datad => \d2[2]~5_combout\,
	combout => \display_2s|Mux3~0_combout\);

-- Location: LCCOMB_X63_Y40_N12
\display2~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display2~17_combout\ = (\enganche_mult|q_reg~q\) # ((\enganche_add|q_reg~q\) # (\display_2s|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche_mult|q_reg~q\,
	datac => \enganche_add|q_reg~q\,
	datad => \display_2s|Mux3~0_combout\,
	combout => \display2~17_combout\);

-- Location: LCCOMB_X63_Y40_N16
\display_2s|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_2s|Mux2~0_combout\ = (\d2[1]~3_combout\ & (!\d2[3]~7_combout\ & (\d2[0]~1_combout\))) # (!\d2[1]~3_combout\ & ((\d2[2]~5_combout\ & (!\d2[3]~7_combout\)) # (!\d2[2]~5_combout\ & ((\d2[0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d2[3]~7_combout\,
	datab => \d2[1]~3_combout\,
	datac => \d2[0]~1_combout\,
	datad => \d2[2]~5_combout\,
	combout => \display_2s|Mux2~0_combout\);

-- Location: LCCOMB_X63_Y40_N14
\display2~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display2~18_combout\ = (!\enganche_mult|q_reg~q\ & (!\enganche_add|q_reg~q\ & \display_2s|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche_mult|q_reg~q\,
	datac => \enganche_add|q_reg~q\,
	datad => \display_2s|Mux2~0_combout\,
	combout => \display2~18_combout\);

-- Location: LCCOMB_X63_Y40_N10
\display_2s|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_2s|Mux1~0_combout\ = (\d2[1]~3_combout\ & (!\d2[3]~7_combout\ & ((\d2[0]~1_combout\) # (!\d2[2]~5_combout\)))) # (!\d2[1]~3_combout\ & (\d2[0]~1_combout\ & (\d2[3]~7_combout\ $ (!\d2[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d2[3]~7_combout\,
	datab => \d2[1]~3_combout\,
	datac => \d2[0]~1_combout\,
	datad => \d2[2]~5_combout\,
	combout => \display_2s|Mux1~0_combout\);

-- Location: LCCOMB_X63_Y40_N24
\display2~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display2~19_combout\ = (\enganche_mult|q_reg~q\) # ((\enganche_add|q_reg~q\) # (\display_2s|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche_mult|q_reg~q\,
	datac => \enganche_add|q_reg~q\,
	datad => \display_2s|Mux1~0_combout\,
	combout => \display2~19_combout\);

-- Location: LCCOMB_X63_Y40_N8
\display_2s|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_2s|Mux0~0_combout\ = (\d2[0]~1_combout\ & ((\d2[3]~7_combout\) # (\d2[1]~3_combout\ $ (\d2[2]~5_combout\)))) # (!\d2[0]~1_combout\ & ((\d2[1]~3_combout\) # (\d2[3]~7_combout\ $ (\d2[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d2[3]~7_combout\,
	datab => \d2[1]~3_combout\,
	datac => \d2[0]~1_combout\,
	datad => \d2[2]~5_combout\,
	combout => \display_2s|Mux0~0_combout\);

-- Location: LCCOMB_X63_Y40_N30
\display2~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display2~20_combout\ = (\enganche_add|q_reg~q\) # ((\enganche_mult|q_reg~q\) # (\display_2s|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enganche_add|q_reg~q\,
	datab => \enganche_mult|q_reg~q\,
	datac => \display_2s|Mux0~0_combout\,
	combout => \display2~20_combout\);

-- Location: LCCOMB_X54_Y35_N0
\d1[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d1[0]~0_combout\ = (!\enganche|q_reg~q\ & ((\enganche_display_B|q_reg~q\ & (\reg_desp_B|stage3|q_reg\(0))) # (!\enganche_display_B|q_reg~q\ & ((\reg_desp_A|stage3|q_reg\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enganche|q_reg~q\,
	datab => \reg_desp_B|stage3|q_reg\(0),
	datac => \reg_desp_A|stage3|q_reg\(0),
	datad => \enganche_display_B|q_reg~q\,
	combout => \d1[0]~0_combout\);

-- Location: LCCOMB_X57_Y34_N12
\d1[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d1[0]~1_combout\ = (\d1[0]~0_combout\) # ((\enganche|q_reg~q\ & \bintobcd|decena\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enganche|q_reg~q\,
	datab => \d1[0]~0_combout\,
	datad => \bintobcd|decena\(0),
	combout => \d1[0]~1_combout\);

-- Location: LCCOMB_X56_Y34_N28
\d1[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d1[2]~4_combout\ = (!\enganche|q_reg~q\ & ((\enganche_display_B|q_reg~q\ & ((\reg_desp_B|stage3|q_reg\(2)))) # (!\enganche_display_B|q_reg~q\ & (\reg_desp_A|stage3|q_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage3|q_reg\(2),
	datab => \enganche_display_B|q_reg~q\,
	datac => \reg_desp_B|stage3|q_reg\(2),
	datad => \enganche|q_reg~q\,
	combout => \d1[2]~4_combout\);

-- Location: LCCOMB_X57_Y34_N22
\d1[2]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d1[2]~5_combout\ = (\d1[2]~4_combout\) # ((\bintobcd|decena\(2) & \enganche|q_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bintobcd|decena\(2),
	datac => \enganche|q_reg~q\,
	datad => \d1[2]~4_combout\,
	combout => \d1[2]~5_combout\);

-- Location: LCCOMB_X56_Y34_N4
\d1[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d1[1]~2_combout\ = (!\enganche|q_reg~q\ & ((\enganche_display_B|q_reg~q\ & (\reg_desp_B|stage3|q_reg\(1))) # (!\enganche_display_B|q_reg~q\ & ((\reg_desp_A|stage3|q_reg\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enganche|q_reg~q\,
	datab => \enganche_display_B|q_reg~q\,
	datac => \reg_desp_B|stage3|q_reg\(1),
	datad => \reg_desp_A|stage3|q_reg\(1),
	combout => \d1[1]~2_combout\);

-- Location: LCCOMB_X56_Y34_N14
\d1[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d1[1]~3_combout\ = (\d1[1]~2_combout\) # ((\enganche|q_reg~q\ & \bintobcd|decena\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enganche|q_reg~q\,
	datab => \bintobcd|decena\(1),
	datac => \d1[1]~2_combout\,
	combout => \d1[1]~3_combout\);

-- Location: LCCOMB_X56_Y34_N26
\d1[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d1[3]~6_combout\ = (!\enganche|q_reg~q\ & ((\enganche_display_B|q_reg~q\ & ((\reg_desp_B|stage3|q_reg\(3)))) # (!\enganche_display_B|q_reg~q\ & (\reg_desp_A|stage3|q_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_A|stage3|q_reg\(3),
	datab => \enganche_display_B|q_reg~q\,
	datac => \enganche|q_reg~q\,
	datad => \reg_desp_B|stage3|q_reg\(3),
	combout => \d1[3]~6_combout\);

-- Location: LCCOMB_X56_Y34_N16
\d1[3]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d1[3]~7_combout\ = (\d1[3]~6_combout\) # ((\enganche|q_reg~q\ & \bintobcd|decena\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enganche|q_reg~q\,
	datab => \d1[3]~6_combout\,
	datad => \bintobcd|decena\(3),
	combout => \d1[3]~7_combout\);

-- Location: LCCOMB_X60_Y42_N20
\display_1s|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_1s|Mux6~0_combout\ = (\d1[2]~5_combout\ & (!\d1[1]~3_combout\ & (\d1[0]~1_combout\ $ (!\d1[3]~7_combout\)))) # (!\d1[2]~5_combout\ & (\d1[0]~1_combout\ & (\d1[1]~3_combout\ $ (!\d1[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1[0]~1_combout\,
	datab => \d1[2]~5_combout\,
	datac => \d1[1]~3_combout\,
	datad => \d1[3]~7_combout\,
	combout => \display_1s|Mux6~0_combout\);

-- Location: LCCOMB_X60_Y42_N14
\display1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display1~14_combout\ = (\enganche_add|q_reg~q\) # ((\enganche_mult|q_reg~q\) # (\display_1s|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche_add|q_reg~q\,
	datac => \enganche_mult|q_reg~q\,
	datad => \display_1s|Mux6~0_combout\,
	combout => \display1~14_combout\);

-- Location: LCCOMB_X60_Y42_N26
\display_1s|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_1s|Mux5~0_combout\ = (\d1[1]~3_combout\ & ((\d1[0]~1_combout\ & ((\d1[3]~7_combout\))) # (!\d1[0]~1_combout\ & (\d1[2]~5_combout\)))) # (!\d1[1]~3_combout\ & (\d1[2]~5_combout\ & (\d1[0]~1_combout\ $ (\d1[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1[0]~1_combout\,
	datab => \d1[2]~5_combout\,
	datac => \d1[1]~3_combout\,
	datad => \d1[3]~7_combout\,
	combout => \display_1s|Mux5~0_combout\);

-- Location: LCCOMB_X60_Y42_N8
\display1~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display1~15_combout\ = (\display_1s|Mux5~0_combout\) # ((\enganche_add|q_reg~q\) # (\enganche_mult|q_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_1s|Mux5~0_combout\,
	datab => \enganche_add|q_reg~q\,
	datac => \enganche_mult|q_reg~q\,
	combout => \display1~15_combout\);

-- Location: LCCOMB_X60_Y42_N24
\display_1s|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_1s|Mux4~0_combout\ = (\d1[2]~5_combout\ & (\d1[3]~7_combout\ & ((\d1[1]~3_combout\) # (!\d1[0]~1_combout\)))) # (!\d1[2]~5_combout\ & (!\d1[0]~1_combout\ & (\d1[1]~3_combout\ & !\d1[3]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1[0]~1_combout\,
	datab => \d1[2]~5_combout\,
	datac => \d1[1]~3_combout\,
	datad => \d1[3]~7_combout\,
	combout => \display_1s|Mux4~0_combout\);

-- Location: LCCOMB_X60_Y42_N10
\display1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display1~16_combout\ = (!\enganche_add|q_reg~q\ & (!\enganche_mult|q_reg~q\ & \display_1s|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche_add|q_reg~q\,
	datac => \enganche_mult|q_reg~q\,
	datad => \display_1s|Mux4~0_combout\,
	combout => \display1~16_combout\);

-- Location: LCCOMB_X60_Y42_N18
\display_1s|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_1s|Mux3~0_combout\ = (\d1[1]~3_combout\ & ((\d1[0]~1_combout\ & (\d1[2]~5_combout\)) # (!\d1[0]~1_combout\ & (!\d1[2]~5_combout\ & \d1[3]~7_combout\)))) # (!\d1[1]~3_combout\ & (!\d1[3]~7_combout\ & (\d1[0]~1_combout\ $ (\d1[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1[0]~1_combout\,
	datab => \d1[2]~5_combout\,
	datac => \d1[1]~3_combout\,
	datad => \d1[3]~7_combout\,
	combout => \display_1s|Mux3~0_combout\);

-- Location: LCCOMB_X60_Y42_N4
\display1~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display1~17_combout\ = (\enganche_add|q_reg~q\) # ((\enganche_mult|q_reg~q\) # (\display_1s|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche_add|q_reg~q\,
	datac => \enganche_mult|q_reg~q\,
	datad => \display_1s|Mux3~0_combout\,
	combout => \display1~17_combout\);

-- Location: LCCOMB_X60_Y42_N28
\display_1s|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_1s|Mux2~0_combout\ = (\d1[1]~3_combout\ & (\d1[0]~1_combout\ & ((!\d1[3]~7_combout\)))) # (!\d1[1]~3_combout\ & ((\d1[2]~5_combout\ & ((!\d1[3]~7_combout\))) # (!\d1[2]~5_combout\ & (\d1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1[0]~1_combout\,
	datab => \d1[2]~5_combout\,
	datac => \d1[1]~3_combout\,
	datad => \d1[3]~7_combout\,
	combout => \display_1s|Mux2~0_combout\);

-- Location: LCCOMB_X60_Y42_N22
\display1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display1~18_combout\ = (!\enganche_add|q_reg~q\ & (!\enganche_mult|q_reg~q\ & \display_1s|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche_add|q_reg~q\,
	datac => \enganche_mult|q_reg~q\,
	datad => \display_1s|Mux2~0_combout\,
	combout => \display1~18_combout\);

-- Location: LCCOMB_X60_Y42_N30
\display_1s|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_1s|Mux1~0_combout\ = (\d1[0]~1_combout\ & (\d1[3]~7_combout\ $ (((\d1[1]~3_combout\) # (!\d1[2]~5_combout\))))) # (!\d1[0]~1_combout\ & (!\d1[2]~5_combout\ & (\d1[1]~3_combout\ & !\d1[3]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1[0]~1_combout\,
	datab => \d1[2]~5_combout\,
	datac => \d1[1]~3_combout\,
	datad => \d1[3]~7_combout\,
	combout => \display_1s|Mux1~0_combout\);

-- Location: LCCOMB_X60_Y42_N16
\display1~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display1~19_combout\ = (\display_1s|Mux1~0_combout\) # ((\enganche_add|q_reg~q\) # (\enganche_mult|q_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_1s|Mux1~0_combout\,
	datab => \enganche_add|q_reg~q\,
	datac => \enganche_mult|q_reg~q\,
	combout => \display1~19_combout\);

-- Location: LCCOMB_X60_Y42_N12
\display_1s|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_1s|Mux0~0_combout\ = (\d1[0]~1_combout\ & ((\d1[3]~7_combout\) # (\d1[2]~5_combout\ $ (\d1[1]~3_combout\)))) # (!\d1[0]~1_combout\ & ((\d1[1]~3_combout\) # (\d1[2]~5_combout\ $ (\d1[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1[0]~1_combout\,
	datab => \d1[2]~5_combout\,
	datac => \d1[1]~3_combout\,
	datad => \d1[3]~7_combout\,
	combout => \display_1s|Mux0~0_combout\);

-- Location: LCCOMB_X60_Y42_N6
\display1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display1~20_combout\ = (\enganche_add|q_reg~q\) # ((\enganche_mult|q_reg~q\) # (\display_1s|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche_add|q_reg~q\,
	datac => \enganche_mult|q_reg~q\,
	datad => \display_1s|Mux0~0_combout\,
	combout => \display1~20_combout\);

-- Location: LCCOMB_X54_Y35_N20
\d0[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d0[2]~4_combout\ = (!\enganche|q_reg~q\ & ((\enganche_display_B|q_reg~q\ & ((\reg_desp_B|stage4|q_reg\(2)))) # (!\enganche_display_B|q_reg~q\ & (\reg_desp_A|stage4|q_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enganche|q_reg~q\,
	datab => \reg_desp_A|stage4|q_reg\(2),
	datac => \reg_desp_B|stage4|q_reg\(2),
	datad => \enganche_display_B|q_reg~q\,
	combout => \d0[2]~4_combout\);

-- Location: LCCOMB_X55_Y35_N18
\d0[2]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d0[2]~5_combout\ = (\d0[2]~4_combout\) # ((\bintobcd|unidad\(2) & \enganche|q_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bintobcd|unidad\(2),
	datab => \enganche|q_reg~q\,
	datad => \d0[2]~4_combout\,
	combout => \d0[2]~5_combout\);

-- Location: LCCOMB_X56_Y34_N2
\d0[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d0[3]~6_combout\ = (!\enganche|q_reg~q\ & ((\enganche_display_B|q_reg~q\ & ((\reg_desp_B|stage4|q_reg\(3)))) # (!\enganche_display_B|q_reg~q\ & (\reg_desp_A|stage4|q_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enganche|q_reg~q\,
	datab => \reg_desp_A|stage4|q_reg\(3),
	datac => \reg_desp_B|stage4|q_reg\(3),
	datad => \enganche_display_B|q_reg~q\,
	combout => \d0[3]~6_combout\);

-- Location: LCCOMB_X56_Y34_N24
\d0[3]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d0[3]~7_combout\ = (\d0[3]~6_combout\) # ((\enganche|q_reg~q\ & \bintobcd|unidad\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enganche|q_reg~q\,
	datab => \d0[3]~6_combout\,
	datad => \bintobcd|unidad\(3),
	combout => \d0[3]~7_combout\);

-- Location: LCCOMB_X54_Y35_N30
\d0[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d0[1]~2_combout\ = (!\enganche|q_reg~q\ & ((\enganche_display_B|q_reg~q\ & (\reg_desp_B|stage4|q_reg\(1))) # (!\enganche_display_B|q_reg~q\ & ((\reg_desp_A|stage4|q_reg\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enganche|q_reg~q\,
	datab => \reg_desp_B|stage4|q_reg\(1),
	datac => \reg_desp_A|stage4|q_reg\(1),
	datad => \enganche_display_B|q_reg~q\,
	combout => \d0[1]~2_combout\);

-- Location: LCCOMB_X55_Y35_N14
\d0[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d0[1]~3_combout\ = (\d0[1]~2_combout\) # ((\enganche|q_reg~q\ & \bintobcd|unidad\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d0[1]~2_combout\,
	datab => \enganche|q_reg~q\,
	datad => \bintobcd|unidad\(1),
	combout => \d0[1]~3_combout\);

-- Location: LCCOMB_X56_Y34_N20
\d0[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d0[0]~0_combout\ = (!\enganche|q_reg~q\ & ((\enganche_display_B|q_reg~q\ & (\reg_desp_B|stage4|q_reg\(0))) # (!\enganche_display_B|q_reg~q\ & ((\reg_desp_A|stage4|q_reg\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_desp_B|stage4|q_reg\(0),
	datab => \enganche_display_B|q_reg~q\,
	datac => \enganche|q_reg~q\,
	datad => \reg_desp_A|stage4|q_reg\(0),
	combout => \d0[0]~0_combout\);

-- Location: LCCOMB_X56_Y34_N10
\d0[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \d0[0]~1_combout\ = (\d0[0]~0_combout\) # ((\enganche|q_reg~q\ & \bintobcd|unidad\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enganche|q_reg~q\,
	datab => \d0[0]~0_combout\,
	datad => \bintobcd|unidad\(0),
	combout => \d0[0]~1_combout\);

-- Location: LCCOMB_X62_Y42_N24
\display_0s|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_0s|Mux6~0_combout\ = (\d0[2]~5_combout\ & (!\d0[1]~3_combout\ & (\d0[3]~7_combout\ $ (!\d0[0]~1_combout\)))) # (!\d0[2]~5_combout\ & (\d0[0]~1_combout\ & (\d0[3]~7_combout\ $ (!\d0[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d0[2]~5_combout\,
	datab => \d0[3]~7_combout\,
	datac => \d0[1]~3_combout\,
	datad => \d0[0]~1_combout\,
	combout => \display_0s|Mux6~0_combout\);

-- Location: LCCOMB_X62_Y42_N18
\display0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display0~14_combout\ = (\enganche_mult|q_reg~q\) # ((\enganche_add|q_reg~q\) # (\display_0s|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche_mult|q_reg~q\,
	datac => \enganche_add|q_reg~q\,
	datad => \display_0s|Mux6~0_combout\,
	combout => \display0~14_combout\);

-- Location: LCCOMB_X62_Y42_N10
\display_0s|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_0s|Mux5~0_combout\ = (\d0[3]~7_combout\ & ((\d0[0]~1_combout\ & ((\d0[1]~3_combout\))) # (!\d0[0]~1_combout\ & (\d0[2]~5_combout\)))) # (!\d0[3]~7_combout\ & (\d0[2]~5_combout\ & (\d0[1]~3_combout\ $ (\d0[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d0[2]~5_combout\,
	datab => \d0[3]~7_combout\,
	datac => \d0[1]~3_combout\,
	datad => \d0[0]~1_combout\,
	combout => \display_0s|Mux5~0_combout\);

-- Location: LCCOMB_X62_Y42_N4
\display0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display0~15_combout\ = (\enganche_mult|q_reg~q\) # ((\enganche_add|q_reg~q\) # (\display_0s|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche_mult|q_reg~q\,
	datac => \enganche_add|q_reg~q\,
	datad => \display_0s|Mux5~0_combout\,
	combout => \display0~15_combout\);

-- Location: LCCOMB_X62_Y42_N28
\display_0s|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_0s|Mux4~0_combout\ = (\d0[2]~5_combout\ & (\d0[3]~7_combout\ & ((\d0[1]~3_combout\) # (!\d0[0]~1_combout\)))) # (!\d0[2]~5_combout\ & (!\d0[3]~7_combout\ & (\d0[1]~3_combout\ & !\d0[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d0[2]~5_combout\,
	datab => \d0[3]~7_combout\,
	datac => \d0[1]~3_combout\,
	datad => \d0[0]~1_combout\,
	combout => \display_0s|Mux4~0_combout\);

-- Location: LCCOMB_X62_Y42_N2
\display0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display0~16_combout\ = (!\enganche_mult|q_reg~q\ & (!\enganche_add|q_reg~q\ & \display_0s|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche_mult|q_reg~q\,
	datac => \enganche_add|q_reg~q\,
	datad => \display_0s|Mux4~0_combout\,
	combout => \display0~16_combout\);

-- Location: LCCOMB_X62_Y42_N22
\display_0s|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_0s|Mux3~0_combout\ = (\d0[1]~3_combout\ & ((\d0[2]~5_combout\ & ((\d0[0]~1_combout\))) # (!\d0[2]~5_combout\ & (\d0[3]~7_combout\ & !\d0[0]~1_combout\)))) # (!\d0[1]~3_combout\ & (!\d0[3]~7_combout\ & (\d0[2]~5_combout\ $ (\d0[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d0[2]~5_combout\,
	datab => \d0[3]~7_combout\,
	datac => \d0[1]~3_combout\,
	datad => \d0[0]~1_combout\,
	combout => \display_0s|Mux3~0_combout\);

-- Location: LCCOMB_X62_Y42_N16
\display0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display0~17_combout\ = (\display_0s|Mux3~0_combout\) # ((\enganche_mult|q_reg~q\) # (\enganche_add|q_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_0s|Mux3~0_combout\,
	datab => \enganche_mult|q_reg~q\,
	datac => \enganche_add|q_reg~q\,
	combout => \display0~17_combout\);

-- Location: LCCOMB_X62_Y42_N12
\display_0s|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_0s|Mux2~0_combout\ = (\d0[1]~3_combout\ & (((!\d0[3]~7_combout\ & \d0[0]~1_combout\)))) # (!\d0[1]~3_combout\ & ((\d0[2]~5_combout\ & (!\d0[3]~7_combout\)) # (!\d0[2]~5_combout\ & ((\d0[0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d0[2]~5_combout\,
	datab => \d0[3]~7_combout\,
	datac => \d0[1]~3_combout\,
	datad => \d0[0]~1_combout\,
	combout => \display_0s|Mux2~0_combout\);

-- Location: LCCOMB_X62_Y42_N30
\display0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display0~18_combout\ = (!\enganche_mult|q_reg~q\ & (!\enganche_add|q_reg~q\ & \display_0s|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche_mult|q_reg~q\,
	datac => \enganche_add|q_reg~q\,
	datad => \display_0s|Mux2~0_combout\,
	combout => \display0~18_combout\);

-- Location: LCCOMB_X62_Y42_N26
\display_0s|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_0s|Mux1~0_combout\ = (\d0[2]~5_combout\ & (\d0[0]~1_combout\ & (\d0[3]~7_combout\ $ (\d0[1]~3_combout\)))) # (!\d0[2]~5_combout\ & (!\d0[3]~7_combout\ & ((\d0[1]~3_combout\) # (\d0[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d0[2]~5_combout\,
	datab => \d0[3]~7_combout\,
	datac => \d0[1]~3_combout\,
	datad => \d0[0]~1_combout\,
	combout => \display_0s|Mux1~0_combout\);

-- Location: LCCOMB_X62_Y42_N8
\display0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display0~19_combout\ = (\display_0s|Mux1~0_combout\) # ((\enganche_mult|q_reg~q\) # (\enganche_add|q_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_0s|Mux1~0_combout\,
	datab => \enganche_mult|q_reg~q\,
	datac => \enganche_add|q_reg~q\,
	combout => \display0~19_combout\);

-- Location: LCCOMB_X62_Y42_N0
\display_0s|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display_0s|Mux0~0_combout\ = (\d0[0]~1_combout\ & ((\d0[3]~7_combout\) # (\d0[2]~5_combout\ $ (\d0[1]~3_combout\)))) # (!\d0[0]~1_combout\ & ((\d0[1]~3_combout\) # (\d0[2]~5_combout\ $ (\d0[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d0[2]~5_combout\,
	datab => \d0[3]~7_combout\,
	datac => \d0[1]~3_combout\,
	datad => \d0[0]~1_combout\,
	combout => \display_0s|Mux0~0_combout\);

-- Location: LCCOMB_X62_Y42_N14
\display0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display0~20_combout\ = (\enganche_mult|q_reg~q\) # ((\enganche_add|q_reg~q\) # (\display_0s|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enganche_mult|q_reg~q\,
	datac => \enganche_add|q_reg~q\,
	datad => \display_0s|Mux0~0_combout\,
	combout => \display0~20_combout\);

-- Location: LCCOMB_X41_Y29_N16
\Pantalla|q_reg_1[0]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|q_reg_1[0]~7_combout\ = !\Pantalla|q_reg_1\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Pantalla|q_reg_1\(0),
	combout => \Pantalla|q_reg_1[0]~7_combout\);

-- Location: FF_X42_Y29_N29
\Pantalla|enable_25MHz\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \bintobcd|stage0|q_reg\(0),
	clrn => \reset_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pantalla|enable_25MHz~q\);

-- Location: FF_X41_Y29_N17
\Pantalla|q_reg_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \Pantalla|q_reg_1[0]~7_combout\,
	clrn => \reset_n~input_o\,
	ena => \Pantalla|enable_25MHz~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pantalla|q_reg_1\(0));

-- Location: LCCOMB_X41_Y29_N10
\Pantalla|q_reg_1[1]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|q_reg_1[1]~6_combout\ = \Pantalla|q_reg_1\(1) $ (((\Pantalla|q_reg_1\(0) & \Pantalla|enable_25MHz~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|q_reg_1\(0),
	datac => \Pantalla|q_reg_1\(1),
	datad => \Pantalla|enable_25MHz~q\,
	combout => \Pantalla|q_reg_1[1]~6_combout\);

-- Location: FF_X41_Y29_N11
\Pantalla|q_reg_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \Pantalla|q_reg_1[1]~6_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pantalla|q_reg_1\(1));

-- Location: LCCOMB_X41_Y29_N8
\Pantalla|q_reg_1[2]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|q_reg_1[2]~5_combout\ = \Pantalla|q_reg_1\(2) $ (((\Pantalla|q_reg_1\(1) & (\Pantalla|q_reg_1\(0) & \Pantalla|enable_25MHz~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(1),
	datab => \Pantalla|q_reg_1\(0),
	datac => \Pantalla|q_reg_1\(2),
	datad => \Pantalla|enable_25MHz~q\,
	combout => \Pantalla|q_reg_1[2]~5_combout\);

-- Location: FF_X41_Y29_N9
\Pantalla|q_reg_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \Pantalla|q_reg_1[2]~5_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pantalla|q_reg_1\(2));

-- Location: LCCOMB_X41_Y29_N2
\Pantalla|Equal1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Equal1~1_combout\ = (\Pantalla|q_reg_1\(1) & (\Pantalla|q_reg_1\(2) & \Pantalla|q_reg_1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(1),
	datac => \Pantalla|q_reg_1\(2),
	datad => \Pantalla|q_reg_1\(0),
	combout => \Pantalla|Equal1~1_combout\);

-- Location: LCCOMB_X41_Y29_N30
\Pantalla|q_reg_1[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|q_reg_1[3]~4_combout\ = \Pantalla|q_reg_1\(3) $ (((\Pantalla|Equal1~1_combout\ & \Pantalla|enable_25MHz~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|Equal1~1_combout\,
	datac => \Pantalla|q_reg_1\(3),
	datad => \Pantalla|enable_25MHz~q\,
	combout => \Pantalla|q_reg_1[3]~4_combout\);

-- Location: FF_X41_Y29_N31
\Pantalla|q_reg_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \Pantalla|q_reg_1[3]~4_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pantalla|q_reg_1\(3));

-- Location: LCCOMB_X42_Y29_N8
\Pantalla|q_reg_1[4]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|q_reg_1[4]~0_combout\ = \Pantalla|q_reg_1\(4) $ (((\Pantalla|Equal1~1_combout\ & (\Pantalla|q_reg_1\(3) & \Pantalla|enable_25MHz~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|Equal1~1_combout\,
	datab => \Pantalla|q_reg_1\(3),
	datac => \Pantalla|q_reg_1\(4),
	datad => \Pantalla|enable_25MHz~q\,
	combout => \Pantalla|q_reg_1[4]~0_combout\);

-- Location: FF_X42_Y29_N9
\Pantalla|q_reg_1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \Pantalla|q_reg_1[4]~0_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pantalla|q_reg_1\(4));

-- Location: LCCOMB_X42_Y29_N2
\Pantalla|LessThan148~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan148~0_combout\ = (\Pantalla|Equal1~1_combout\ & (\Pantalla|q_reg_1\(3) & \Pantalla|q_reg_1\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|Equal1~1_combout\,
	datab => \Pantalla|q_reg_1\(3),
	datac => \Pantalla|q_reg_1\(4),
	combout => \Pantalla|LessThan148~0_combout\);

-- Location: LCCOMB_X42_Y29_N30
\Pantalla|q_reg_1[6]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|q_reg_1[6]~1_combout\ = \Pantalla|q_reg_1\(6) $ (((\Pantalla|q_reg_1\(5) & (\Pantalla|LessThan148~0_combout\ & \Pantalla|enable_25MHz~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(5),
	datab => \Pantalla|LessThan148~0_combout\,
	datac => \Pantalla|q_reg_1\(6),
	datad => \Pantalla|enable_25MHz~q\,
	combout => \Pantalla|q_reg_1[6]~1_combout\);

-- Location: FF_X42_Y29_N31
\Pantalla|q_reg_1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \Pantalla|q_reg_1[6]~1_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pantalla|q_reg_1\(6));

-- Location: LCCOMB_X42_Y29_N28
\Pantalla|q_reg_1[6]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|q_reg_1[6]~2_combout\ = (\Pantalla|enable_25MHz~q\ & \Pantalla|q_reg_1\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Pantalla|enable_25MHz~q\,
	datad => \Pantalla|q_reg_1\(5),
	combout => \Pantalla|q_reg_1[6]~2_combout\);

-- Location: LCCOMB_X42_Y29_N20
\Pantalla|q_reg_1[7]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|q_reg_1[7]~3_combout\ = \Pantalla|q_reg_1\(7) $ (((\Pantalla|q_reg_1\(6) & (\Pantalla|LessThan148~0_combout\ & \Pantalla|q_reg_1[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(6),
	datab => \Pantalla|LessThan148~0_combout\,
	datac => \Pantalla|q_reg_1\(7),
	datad => \Pantalla|q_reg_1[6]~2_combout\,
	combout => \Pantalla|q_reg_1[7]~3_combout\);

-- Location: FF_X42_Y29_N21
\Pantalla|q_reg_1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \Pantalla|q_reg_1[7]~3_combout\,
	clrn => \reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pantalla|q_reg_1\(7));

-- Location: LCCOMB_X39_Y28_N14
\Pantalla|LessThan39~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan39~0_combout\ = (!\Pantalla|q_reg_1\(7) & !\Pantalla|q_reg_1\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(7),
	datac => \Pantalla|q_reg_1\(6),
	combout => \Pantalla|LessThan39~0_combout\);

-- Location: LCCOMB_X41_Y29_N18
\Pantalla|c_3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|c_3~0_combout\ = (\Pantalla|q_reg_1\(4) & !\Pantalla|q_reg_1\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Pantalla|q_reg_1\(4),
	datad => \Pantalla|q_reg_1\(5),
	combout => \Pantalla|c_3~0_combout\);

-- Location: LCCOMB_X42_Y29_N10
\Pantalla|LessThan30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan30~0_combout\ = (\Pantalla|q_reg_1\(6) & (\Pantalla|q_reg_1\(7) & \Pantalla|q_reg_1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(6),
	datab => \Pantalla|q_reg_1\(7),
	datad => \Pantalla|q_reg_1\(5),
	combout => \Pantalla|LessThan30~0_combout\);

-- Location: LCCOMB_X42_Y29_N6
\Pantalla|comb1|gen1:7:stage0|cout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|comb1|gen1:7:stage0|cout~0_combout\ = (\Pantalla|Equal1~1_combout\ & (\Pantalla|q_reg_1\(3) & (\Pantalla|q_reg_1\(4) & \Pantalla|LessThan30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|Equal1~1_combout\,
	datab => \Pantalla|q_reg_1\(3),
	datac => \Pantalla|q_reg_1\(4),
	datad => \Pantalla|LessThan30~0_combout\,
	combout => \Pantalla|comb1|gen1:7:stage0|cout~0_combout\);

-- Location: LCCOMB_X42_Y29_N26
\Pantalla|q_next_1_temp1[8]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|q_next_1_temp1[8]~2_combout\ = (!\Pantalla|Equal1~2_combout\ & (\Pantalla|q_reg_1\(8) $ (\Pantalla|comb1|gen1:7:stage0|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|Equal1~2_combout\,
	datac => \Pantalla|q_reg_1\(8),
	datad => \Pantalla|comb1|gen1:7:stage0|cout~0_combout\,
	combout => \Pantalla|q_next_1_temp1[8]~2_combout\);

-- Location: FF_X42_Y29_N27
\Pantalla|q_reg_1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \Pantalla|q_next_1_temp1[8]~2_combout\,
	clrn => \reset_n~input_o\,
	ena => \Pantalla|enable_25MHz~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pantalla|q_reg_1\(8));

-- Location: LCCOMB_X40_Y29_N16
\Pantalla|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Equal1~0_combout\ = (\Pantalla|LessThan39~0_combout\ & (\Pantalla|c_3~0_combout\ & (\Pantalla|q_reg_1\(3) & \Pantalla|q_reg_1\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan39~0_combout\,
	datab => \Pantalla|c_3~0_combout\,
	datac => \Pantalla|q_reg_1\(3),
	datad => \Pantalla|q_reg_1\(8),
	combout => \Pantalla|Equal1~0_combout\);

-- Location: LCCOMB_X42_Y29_N18
\Pantalla|q_next_1_temp1[9]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|q_next_1_temp1[9]~1_combout\ = (!\Pantalla|Equal1~2_combout\ & (\Pantalla|q_reg_1\(9) $ (((\Pantalla|q_reg_1\(8) & \Pantalla|comb1|gen1:7:stage0|cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(8),
	datab => \Pantalla|Equal1~2_combout\,
	datac => \Pantalla|q_reg_1\(9),
	datad => \Pantalla|comb1|gen1:7:stage0|cout~0_combout\,
	combout => \Pantalla|q_next_1_temp1[9]~1_combout\);

-- Location: FF_X42_Y29_N19
\Pantalla|q_reg_1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \Pantalla|q_next_1_temp1[9]~1_combout\,
	clrn => \reset_n~input_o\,
	ena => \Pantalla|enable_25MHz~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pantalla|q_reg_1\(9));

-- Location: LCCOMB_X42_Y29_N16
\Pantalla|Equal1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Equal1~2_combout\ = (\Pantalla|Equal1~1_combout\ & (\Pantalla|Equal1~0_combout\ & \Pantalla|q_reg_1\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|Equal1~1_combout\,
	datac => \Pantalla|Equal1~0_combout\,
	datad => \Pantalla|q_reg_1\(9),
	combout => \Pantalla|Equal1~2_combout\);

-- Location: LCCOMB_X42_Y29_N12
\Pantalla|q_next_1_temp1[5]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|q_next_1_temp1[5]~0_combout\ = (!\Pantalla|Equal1~2_combout\ & (\Pantalla|LessThan148~0_combout\ $ (\Pantalla|q_reg_1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|LessThan148~0_combout\,
	datac => \Pantalla|q_reg_1\(5),
	datad => \Pantalla|Equal1~2_combout\,
	combout => \Pantalla|q_next_1_temp1[5]~0_combout\);

-- Location: FF_X42_Y29_N13
\Pantalla|q_reg_1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \Pantalla|q_next_1_temp1[5]~0_combout\,
	clrn => \reset_n~input_o\,
	ena => \Pantalla|enable_25MHz~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pantalla|q_reg_1\(5));

-- Location: LCCOMB_X42_Y29_N24
\Pantalla|val1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|val1~0_combout\ = ((\Pantalla|q_reg_1\(5) & (\Pantalla|q_reg_1\(4) & \Pantalla|q_reg_1\(6))) # (!\Pantalla|q_reg_1\(5) & (!\Pantalla|q_reg_1\(4) & !\Pantalla|q_reg_1\(6)))) # (!\Pantalla|q_reg_1\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(5),
	datab => \Pantalla|q_reg_1\(4),
	datac => \Pantalla|q_reg_1\(6),
	datad => \Pantalla|q_reg_1\(9),
	combout => \Pantalla|val1~0_combout\);

-- Location: LCCOMB_X42_Y29_N14
\Pantalla|val1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|val1~1_combout\ = (\Pantalla|val1~0_combout\) # ((\Pantalla|q_reg_1\(8)) # (!\Pantalla|q_reg_1\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|val1~0_combout\,
	datac => \Pantalla|q_reg_1\(8),
	datad => \Pantalla|q_reg_1\(7),
	combout => \Pantalla|val1~1_combout\);

-- Location: LCCOMB_X38_Y27_N0
\Pantalla|bloq_3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|bloq_3~0_combout\ = (!\Pantalla|q_reg_1\(3) & !\Pantalla|q_reg_1\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Pantalla|q_reg_1\(3),
	datad => \Pantalla|q_reg_1\(4),
	combout => \Pantalla|bloq_3~0_combout\);

-- Location: LCCOMB_X39_Y27_N4
\Pantalla|val1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|val1~2_combout\ = (!\Pantalla|q_reg_1\(6) & !\Pantalla|q_reg_1\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(6),
	datad => \Pantalla|q_reg_1\(5),
	combout => \Pantalla|val1~2_combout\);

-- Location: LCCOMB_X39_Y27_N30
\Pantalla|Equal2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Equal2~0_combout\ = ((\Pantalla|q_reg_1\(8)) # ((\Pantalla|q_reg_1\(7)) # (!\Pantalla|val1~2_combout\))) # (!\Pantalla|bloq_3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|bloq_3~0_combout\,
	datab => \Pantalla|q_reg_1\(8),
	datac => \Pantalla|val1~2_combout\,
	datad => \Pantalla|q_reg_1\(7),
	combout => \Pantalla|Equal2~0_combout\);

-- Location: LCCOMB_X41_Y26_N22
\Pantalla|q_next_2_temp1[0]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|q_next_2_temp1[0]~8_combout\ = (!\Pantalla|q_reg_2\(0) & \Pantalla|q_reg_2[9]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Pantalla|q_reg_2\(0),
	datad => \Pantalla|q_reg_2[9]~0_combout\,
	combout => \Pantalla|q_next_2_temp1[0]~8_combout\);

-- Location: LCCOMB_X41_Y26_N14
\Pantalla|enable_c\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|enable_c~combout\ = (\Pantalla|Equal1~0_combout\ & (\Pantalla|enable_25MHz~q\ & (\Pantalla|Equal1~1_combout\ & \Pantalla|q_reg_1\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|Equal1~0_combout\,
	datab => \Pantalla|enable_25MHz~q\,
	datac => \Pantalla|Equal1~1_combout\,
	datad => \Pantalla|q_reg_1\(9),
	combout => \Pantalla|enable_c~combout\);

-- Location: FF_X41_Y26_N23
\Pantalla|q_reg_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \Pantalla|q_next_2_temp1[0]~8_combout\,
	clrn => \reset_n~input_o\,
	ena => \Pantalla|enable_c~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pantalla|q_reg_2\(0));

-- Location: LCCOMB_X41_Y26_N24
\Pantalla|q_next_2_temp1[1]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|q_next_2_temp1[1]~7_combout\ = (\Pantalla|q_reg_2[9]~0_combout\ & (\Pantalla|q_reg_2\(0) $ (\Pantalla|q_reg_2\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(0),
	datac => \Pantalla|q_reg_2\(1),
	datad => \Pantalla|q_reg_2[9]~0_combout\,
	combout => \Pantalla|q_next_2_temp1[1]~7_combout\);

-- Location: FF_X41_Y26_N25
\Pantalla|q_reg_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \Pantalla|q_next_2_temp1[1]~7_combout\,
	clrn => \reset_n~input_o\,
	ena => \Pantalla|enable_c~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pantalla|q_reg_2\(1));

-- Location: LCCOMB_X41_Y26_N30
\Pantalla|q_next_2_temp1[2]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|q_next_2_temp1[2]~11_combout\ = (\Pantalla|q_reg_2[9]~0_combout\ & (\Pantalla|q_reg_2\(2) $ (((\Pantalla|q_reg_2\(0) & \Pantalla|q_reg_2\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(0),
	datab => \Pantalla|q_reg_2\(1),
	datac => \Pantalla|q_reg_2\(2),
	datad => \Pantalla|q_reg_2[9]~0_combout\,
	combout => \Pantalla|q_next_2_temp1[2]~11_combout\);

-- Location: FF_X41_Y26_N31
\Pantalla|q_reg_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \Pantalla|q_next_2_temp1[2]~11_combout\,
	clrn => \reset_n~input_o\,
	ena => \Pantalla|enable_c~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pantalla|q_reg_2\(2));

-- Location: LCCOMB_X41_Y26_N2
\Pantalla|LessThan119~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan119~0_combout\ = (\Pantalla|q_reg_2\(2) & (\Pantalla|q_reg_2\(0) & \Pantalla|q_reg_2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(2),
	datac => \Pantalla|q_reg_2\(0),
	datad => \Pantalla|q_reg_2\(1),
	combout => \Pantalla|LessThan119~0_combout\);

-- Location: LCCOMB_X42_Y26_N2
\Pantalla|q_next_2_temp1[3]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|q_next_2_temp1[3]~9_combout\ = (\Pantalla|q_reg_2[9]~0_combout\ & (\Pantalla|LessThan119~0_combout\ $ (\Pantalla|q_reg_2\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan119~0_combout\,
	datac => \Pantalla|q_reg_2\(3),
	datad => \Pantalla|q_reg_2[9]~0_combout\,
	combout => \Pantalla|q_next_2_temp1[3]~9_combout\);

-- Location: FF_X42_Y26_N3
\Pantalla|q_reg_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \Pantalla|q_next_2_temp1[3]~9_combout\,
	clrn => \reset_n~input_o\,
	ena => \Pantalla|enable_c~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pantalla|q_reg_2\(3));

-- Location: LCCOMB_X42_Y26_N16
\Pantalla|q_next_2_temp1[4]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|q_next_2_temp1[4]~10_combout\ = (\Pantalla|q_reg_2[9]~0_combout\ & (\Pantalla|q_reg_2\(4) $ (((\Pantalla|LessThan119~0_combout\ & \Pantalla|q_reg_2\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan119~0_combout\,
	datab => \Pantalla|q_reg_2\(3),
	datac => \Pantalla|q_reg_2\(4),
	datad => \Pantalla|q_reg_2[9]~0_combout\,
	combout => \Pantalla|q_next_2_temp1[4]~10_combout\);

-- Location: FF_X42_Y26_N17
\Pantalla|q_reg_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \Pantalla|q_next_2_temp1[4]~10_combout\,
	clrn => \reset_n~input_o\,
	ena => \Pantalla|enable_c~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pantalla|q_reg_2\(4));

-- Location: LCCOMB_X42_Y26_N24
\Pantalla|LessThan85~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan85~0_combout\ = ((!\Pantalla|q_reg_2\(3)) # (!\Pantalla|q_reg_2\(4))) # (!\Pantalla|LessThan119~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan119~0_combout\,
	datab => \Pantalla|q_reg_2\(4),
	datad => \Pantalla|q_reg_2\(3),
	combout => \Pantalla|LessThan85~0_combout\);

-- Location: LCCOMB_X42_Y26_N14
\Pantalla|q_next_2_temp1[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|q_next_2_temp1[5]~5_combout\ = (\Pantalla|q_reg_2[9]~0_combout\ & (\Pantalla|LessThan85~0_combout\ $ (!\Pantalla|q_reg_2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|LessThan85~0_combout\,
	datac => \Pantalla|q_reg_2\(5),
	datad => \Pantalla|q_reg_2[9]~0_combout\,
	combout => \Pantalla|q_next_2_temp1[5]~5_combout\);

-- Location: FF_X42_Y26_N15
\Pantalla|q_reg_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \Pantalla|q_next_2_temp1[5]~5_combout\,
	clrn => \reset_n~input_o\,
	ena => \Pantalla|enable_c~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pantalla|q_reg_2\(5));

-- Location: LCCOMB_X42_Y26_N10
\Pantalla|LessThan87~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan87~1_combout\ = (\Pantalla|LessThan119~0_combout\ & (\Pantalla|q_reg_2\(4) & (\Pantalla|q_reg_2\(5) & \Pantalla|q_reg_2\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan119~0_combout\,
	datab => \Pantalla|q_reg_2\(4),
	datac => \Pantalla|q_reg_2\(5),
	datad => \Pantalla|q_reg_2\(3),
	combout => \Pantalla|LessThan87~1_combout\);

-- Location: LCCOMB_X42_Y26_N12
\Pantalla|q_next_2_temp1[7]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|q_next_2_temp1[7]~3_combout\ = (\Pantalla|q_reg_2[9]~0_combout\ & (\Pantalla|q_reg_2\(7) $ (((\Pantalla|q_reg_2\(6) & \Pantalla|LessThan87~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2[9]~0_combout\,
	datab => \Pantalla|q_reg_2\(6),
	datac => \Pantalla|q_reg_2\(7),
	datad => \Pantalla|LessThan87~1_combout\,
	combout => \Pantalla|q_next_2_temp1[7]~3_combout\);

-- Location: FF_X42_Y26_N13
\Pantalla|q_reg_2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \Pantalla|q_next_2_temp1[7]~3_combout\,
	clrn => \reset_n~input_o\,
	ena => \Pantalla|enable_c~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pantalla|q_reg_2\(7));

-- Location: LCCOMB_X42_Y26_N6
\Pantalla|Equal3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Equal3~0_combout\ = (!\Pantalla|q_reg_2\(7) & (!\Pantalla|q_reg_2\(5) & (!\Pantalla|q_reg_2\(6) & !\Pantalla|q_reg_2\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(7),
	datab => \Pantalla|q_reg_2\(5),
	datac => \Pantalla|q_reg_2\(6),
	datad => \Pantalla|q_reg_2\(4),
	combout => \Pantalla|Equal3~0_combout\);

-- Location: LCCOMB_X39_Y26_N8
\Pantalla|q_next_2_temp1[9]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|q_next_2_temp1[9]~2_combout\ = (\Pantalla|q_reg_2[9]~0_combout\ & (\Pantalla|q_reg_2\(9) $ (((\Pantalla|q_reg_2\(8) & \Pantalla|LessThan87~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(8),
	datab => \Pantalla|LessThan87~0_combout\,
	datac => \Pantalla|q_reg_2\(9),
	datad => \Pantalla|q_reg_2[9]~0_combout\,
	combout => \Pantalla|q_next_2_temp1[9]~2_combout\);

-- Location: FF_X39_Y26_N9
\Pantalla|q_reg_2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \Pantalla|q_next_2_temp1[9]~2_combout\,
	clrn => \reset_n~input_o\,
	ena => \Pantalla|enable_c~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pantalla|q_reg_2\(9));

-- Location: LCCOMB_X40_Y26_N28
\Pantalla|Equal3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Equal3~2_combout\ = (\Pantalla|q_reg_2\(9) & (!\Pantalla|q_reg_2\(8) & (\Pantalla|q_reg_2\(2) & \Pantalla|q_reg_2\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(9),
	datab => \Pantalla|q_reg_2\(8),
	datac => \Pantalla|q_reg_2\(2),
	datad => \Pantalla|q_reg_2\(1),
	combout => \Pantalla|Equal3~2_combout\);

-- Location: LCCOMB_X41_Y26_N18
\Pantalla|Equal3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Equal3~3_combout\ = (\Pantalla|Equal3~0_combout\ & (\Pantalla|Equal3~2_combout\ & (\Pantalla|q_reg_2\(0) & !\Pantalla|q_reg_2\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|Equal3~0_combout\,
	datab => \Pantalla|Equal3~2_combout\,
	datac => \Pantalla|q_reg_2\(0),
	datad => \Pantalla|q_reg_2\(3),
	combout => \Pantalla|Equal3~3_combout\);

-- Location: LCCOMB_X41_Y26_N12
\Pantalla|q_reg_2[9]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|q_reg_2[9]~0_combout\ = (!\Pantalla|Equal3~3_combout\ & ((\Pantalla|Equal2~0_combout\) # ((!\Pantalla|Equal1~1_combout\) # (!\Pantalla|q_reg_1\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|Equal2~0_combout\,
	datab => \Pantalla|q_reg_1\(9),
	datac => \Pantalla|Equal1~1_combout\,
	datad => \Pantalla|Equal3~3_combout\,
	combout => \Pantalla|q_reg_2[9]~0_combout\);

-- Location: LCCOMB_X42_Y26_N4
\Pantalla|q_next_2_temp1[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|q_next_2_temp1[6]~6_combout\ = (\Pantalla|q_reg_2[9]~0_combout\ & (\Pantalla|q_reg_2\(6) $ (\Pantalla|LessThan87~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2[9]~0_combout\,
	datac => \Pantalla|q_reg_2\(6),
	datad => \Pantalla|LessThan87~1_combout\,
	combout => \Pantalla|q_next_2_temp1[6]~6_combout\);

-- Location: FF_X42_Y26_N5
\Pantalla|q_reg_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \Pantalla|q_next_2_temp1[6]~6_combout\,
	clrn => \reset_n~input_o\,
	ena => \Pantalla|enable_c~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pantalla|q_reg_2\(6));

-- Location: LCCOMB_X40_Y26_N0
\Pantalla|LessThan87~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan87~0_combout\ = (\Pantalla|q_reg_2\(6) & (\Pantalla|q_reg_2\(7) & (!\Pantalla|LessThan85~0_combout\ & \Pantalla|q_reg_2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(6),
	datab => \Pantalla|q_reg_2\(7),
	datac => \Pantalla|LessThan85~0_combout\,
	datad => \Pantalla|q_reg_2\(5),
	combout => \Pantalla|LessThan87~0_combout\);

-- Location: LCCOMB_X39_Y26_N30
\Pantalla|q_next_2_temp1[8]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|q_next_2_temp1[8]~4_combout\ = (\Pantalla|q_reg_2[9]~0_combout\ & (\Pantalla|LessThan87~0_combout\ $ (\Pantalla|q_reg_2\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|LessThan87~0_combout\,
	datac => \Pantalla|q_reg_2\(8),
	datad => \Pantalla|q_reg_2[9]~0_combout\,
	combout => \Pantalla|q_next_2_temp1[8]~4_combout\);

-- Location: FF_X39_Y26_N31
\Pantalla|q_reg_2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \Pantalla|q_next_2_temp1[8]~4_combout\,
	clrn => \reset_n~input_o\,
	ena => \Pantalla|enable_c~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pantalla|q_reg_2\(8));

-- Location: LCCOMB_X42_Y28_N0
\Pantalla|val4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|val4~0_combout\ = ((\Pantalla|q_reg_2\(9)) # (!\Pantalla|q_reg_2\(7))) # (!\Pantalla|q_reg_2\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(8),
	datab => \Pantalla|q_reg_2\(7),
	datac => \Pantalla|q_reg_2\(9),
	combout => \Pantalla|val4~0_combout\);

-- Location: LCCOMB_X43_Y28_N20
\Pantalla|LessThan82~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan82~2_combout\ = (\Pantalla|q_reg_2\(6) & (\Pantalla|q_reg_2\(7) & \Pantalla|q_reg_2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(6),
	datac => \Pantalla|q_reg_2\(7),
	datad => \Pantalla|q_reg_2\(5),
	combout => \Pantalla|LessThan82~2_combout\);

-- Location: LCCOMB_X41_Y26_N20
\Pantalla|LessThan4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan4~0_combout\ = (!\Pantalla|q_reg_2\(1)) # (!\Pantalla|q_reg_2\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Pantalla|q_reg_2\(0),
	datad => \Pantalla|q_reg_2\(1),
	combout => \Pantalla|LessThan4~0_combout\);

-- Location: LCCOMB_X41_Y26_N28
\Pantalla|LessThan4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan4~1_combout\ = (!\Pantalla|q_reg_2\(4) & (((\Pantalla|LessThan4~0_combout\ & !\Pantalla|q_reg_2\(2))) # (!\Pantalla|q_reg_2\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan4~0_combout\,
	datab => \Pantalla|q_reg_2\(4),
	datac => \Pantalla|q_reg_2\(2),
	datad => \Pantalla|q_reg_2\(3),
	combout => \Pantalla|LessThan4~1_combout\);

-- Location: LCCOMB_X41_Y25_N0
\Pantalla|LessThan3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan3~3_combout\ = (\Pantalla|q_reg_2\(3) & ((\Pantalla|q_reg_2\(2)) # ((\Pantalla|q_reg_2\(0)) # (\Pantalla|q_reg_2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(2),
	datab => \Pantalla|q_reg_2\(0),
	datac => \Pantalla|q_reg_2\(1),
	datad => \Pantalla|q_reg_2\(3),
	combout => \Pantalla|LessThan3~3_combout\);

-- Location: LCCOMB_X43_Y28_N30
\Pantalla|LessThan3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan3~4_combout\ = (\Pantalla|q_reg_2\(6) & (\Pantalla|q_reg_2\(5) & ((\Pantalla|q_reg_2\(4)) # (\Pantalla|LessThan3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(6),
	datab => \Pantalla|q_reg_2\(4),
	datac => \Pantalla|LessThan3~3_combout\,
	datad => \Pantalla|q_reg_2\(5),
	combout => \Pantalla|LessThan3~4_combout\);

-- Location: LCCOMB_X43_Y28_N4
\Pantalla|val4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|val4~1_combout\ = (\Pantalla|val4~0_combout\) # (((\Pantalla|LessThan82~2_combout\ & !\Pantalla|LessThan4~1_combout\)) # (!\Pantalla|LessThan3~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|val4~0_combout\,
	datab => \Pantalla|LessThan82~2_combout\,
	datac => \Pantalla|LessThan4~1_combout\,
	datad => \Pantalla|LessThan3~4_combout\,
	combout => \Pantalla|val4~1_combout\);

-- Location: LCCOMB_X40_Y26_N4
\Pantalla|LessThan70~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan70~0_combout\ = (\Pantalla|q_reg_2\(6) & \Pantalla|q_reg_2\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(6),
	datac => \Pantalla|q_reg_2\(7),
	combout => \Pantalla|LessThan70~0_combout\);

-- Location: LCCOMB_X41_Y25_N30
\Pantalla|LessThan89~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan89~0_combout\ = (!\Pantalla|q_reg_2\(2) & !\Pantalla|q_reg_2\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Pantalla|q_reg_2\(2),
	datad => \Pantalla|q_reg_2\(3),
	combout => \Pantalla|LessThan89~0_combout\);

-- Location: LCCOMB_X41_Y25_N22
\Pantalla|signos~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~30_combout\ = (!\Pantalla|q_reg_2\(5) & (((\Pantalla|LessThan89~0_combout\ & !\Pantalla|q_reg_2\(1))) # (!\Pantalla|q_reg_2\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan89~0_combout\,
	datab => \Pantalla|q_reg_2\(1),
	datac => \Pantalla|q_reg_2\(5),
	datad => \Pantalla|q_reg_2\(4),
	combout => \Pantalla|signos~30_combout\);

-- Location: LCCOMB_X40_Y26_N6
\Pantalla|marco~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|marco~0_combout\ = (!\Pantalla|q_reg_2\(9) & !\Pantalla|q_reg_2\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(9),
	datad => \Pantalla|q_reg_2\(8),
	combout => \Pantalla|marco~0_combout\);

-- Location: LCCOMB_X42_Y26_N18
\Pantalla|LessThan71~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan71~0_combout\ = ((!\Pantalla|LessThan119~0_combout\ & !\Pantalla|q_reg_2\(3))) # (!\Pantalla|q_reg_2\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan119~0_combout\,
	datab => \Pantalla|q_reg_2\(4),
	datad => \Pantalla|q_reg_2\(3),
	combout => \Pantalla|LessThan71~0_combout\);

-- Location: LCCOMB_X42_Y26_N0
\Pantalla|LessThan71~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan71~1_combout\ = (\Pantalla|marco~0_combout\ & (((!\Pantalla|q_reg_2\(5) & \Pantalla|LessThan71~0_combout\)) # (!\Pantalla|LessThan70~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|marco~0_combout\,
	datab => \Pantalla|q_reg_2\(5),
	datac => \Pantalla|LessThan70~0_combout\,
	datad => \Pantalla|LessThan71~0_combout\,
	combout => \Pantalla|LessThan71~1_combout\);

-- Location: LCCOMB_X42_Y27_N10
\Pantalla|signos~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~31_combout\ = (\Pantalla|LessThan71~1_combout\ & (((\Pantalla|LessThan70~0_combout\ & !\Pantalla|signos~30_combout\)) # (!\Pantalla|marco~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan70~0_combout\,
	datab => \Pantalla|signos~30_combout\,
	datac => \Pantalla|marco~0_combout\,
	datad => \Pantalla|LessThan71~1_combout\,
	combout => \Pantalla|signos~31_combout\);

-- Location: LCCOMB_X41_Y29_N24
\Pantalla|LessThan30~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan30~1_combout\ = (\Pantalla|q_reg_1\(1)) # ((\Pantalla|q_reg_1\(2)) # ((\Pantalla|q_reg_1\(0)) # (!\Pantalla|bloq_3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(1),
	datab => \Pantalla|q_reg_1\(2),
	datac => \Pantalla|bloq_3~0_combout\,
	datad => \Pantalla|q_reg_1\(0),
	combout => \Pantalla|LessThan30~1_combout\);

-- Location: LCCOMB_X42_Y27_N24
\Pantalla|LessThan30~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan30~2_combout\ = (\Pantalla|q_reg_1\(8)) # ((\Pantalla|q_reg_1\(9)) # ((\Pantalla|LessThan30~1_combout\ & \Pantalla|LessThan30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(8),
	datab => \Pantalla|LessThan30~1_combout\,
	datac => \Pantalla|q_reg_1\(9),
	datad => \Pantalla|LessThan30~0_combout\,
	combout => \Pantalla|LessThan30~2_combout\);

-- Location: LCCOMB_X42_Y29_N4
\Pantalla|LessThan69~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan69~0_combout\ = (!\Pantalla|q_reg_1\(4) & (!\Pantalla|q_reg_1\(3) & ((!\Pantalla|q_reg_1\(1)) # (!\Pantalla|q_reg_1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(2),
	datab => \Pantalla|q_reg_1\(4),
	datac => \Pantalla|q_reg_1\(1),
	datad => \Pantalla|q_reg_1\(3),
	combout => \Pantalla|LessThan69~0_combout\);

-- Location: LCCOMB_X42_Y27_N12
\Pantalla|signos~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~87_combout\ = (\Pantalla|signos~31_combout\ & (\Pantalla|LessThan30~2_combout\ & ((\Pantalla|LessThan69~0_combout\) # (!\Pantalla|LessThan30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~31_combout\,
	datab => \Pantalla|LessThan30~0_combout\,
	datac => \Pantalla|LessThan30~2_combout\,
	datad => \Pantalla|LessThan69~0_combout\,
	combout => \Pantalla|signos~87_combout\);

-- Location: LCCOMB_X41_Y29_N12
\Pantalla|LessThan121~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan121~0_combout\ = (\Pantalla|q_reg_1\(2) & ((\Pantalla|q_reg_1\(1)) # (\Pantalla|q_reg_1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(1),
	datac => \Pantalla|q_reg_1\(2),
	datad => \Pantalla|q_reg_1\(0),
	combout => \Pantalla|LessThan121~0_combout\);

-- Location: LCCOMB_X41_Y29_N22
\Pantalla|LessThan78~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan78~0_combout\ = ((!\Pantalla|q_reg_1\(3) & !\Pantalla|LessThan121~0_combout\)) # (!\Pantalla|q_reg_1\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(3),
	datab => \Pantalla|q_reg_1\(4),
	datac => \Pantalla|LessThan121~0_combout\,
	combout => \Pantalla|LessThan78~0_combout\);

-- Location: LCCOMB_X39_Y26_N0
\Pantalla|LessThan88~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan88~0_combout\ = (!\Pantalla|q_reg_2\(9) & (((\Pantalla|Equal3~0_combout\ & \Pantalla|LessThan89~0_combout\)) # (!\Pantalla|q_reg_2\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(8),
	datab => \Pantalla|Equal3~0_combout\,
	datac => \Pantalla|LessThan89~0_combout\,
	datad => \Pantalla|q_reg_2\(9),
	combout => \Pantalla|LessThan88~0_combout\);

-- Location: LCCOMB_X39_Y26_N4
\Pantalla|LessThan90~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan90~0_combout\ = (!\Pantalla|q_reg_2\(9) & (((!\Pantalla|LessThan3~3_combout\ & \Pantalla|Equal3~0_combout\)) # (!\Pantalla|q_reg_2\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(8),
	datab => \Pantalla|LessThan3~3_combout\,
	datac => \Pantalla|Equal3~0_combout\,
	datad => \Pantalla|q_reg_2\(9),
	combout => \Pantalla|LessThan90~0_combout\);

-- Location: LCCOMB_X40_Y25_N14
\Pantalla|LessThan136~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan136~4_combout\ = (\Pantalla|q_reg_2\(4)) # (((\Pantalla|q_reg_2\(0) & \Pantalla|q_reg_2\(1))) # (!\Pantalla|LessThan89~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(4),
	datab => \Pantalla|q_reg_2\(0),
	datac => \Pantalla|LessThan89~0_combout\,
	datad => \Pantalla|q_reg_2\(1),
	combout => \Pantalla|LessThan136~4_combout\);

-- Location: LCCOMB_X40_Y26_N18
\Pantalla|LessThan79~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan79~0_combout\ = ((\Pantalla|LessThan70~0_combout\ & ((\Pantalla|LessThan136~4_combout\) # (\Pantalla|q_reg_2\(5))))) # (!\Pantalla|marco~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan136~4_combout\,
	datab => \Pantalla|marco~0_combout\,
	datac => \Pantalla|LessThan70~0_combout\,
	datad => \Pantalla|q_reg_2\(5),
	combout => \Pantalla|LessThan79~0_combout\);

-- Location: LCCOMB_X41_Y26_N6
\Pantalla|LessThan80~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan80~0_combout\ = (!\Pantalla|q_reg_2\(3) & (!\Pantalla|q_reg_2\(4) & ((!\Pantalla|q_reg_2\(1)) # (!\Pantalla|q_reg_2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(3),
	datab => \Pantalla|q_reg_2\(4),
	datac => \Pantalla|q_reg_2\(2),
	datad => \Pantalla|q_reg_2\(1),
	combout => \Pantalla|LessThan80~0_combout\);

-- Location: LCCOMB_X40_Y27_N6
\Pantalla|signos~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~80_combout\ = (\Pantalla|marco~0_combout\ & (\Pantalla|LessThan79~0_combout\ & ((\Pantalla|LessThan80~0_combout\) # (!\Pantalla|LessThan82~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan82~2_combout\,
	datab => \Pantalla|marco~0_combout\,
	datac => \Pantalla|LessThan79~0_combout\,
	datad => \Pantalla|LessThan80~0_combout\,
	combout => \Pantalla|signos~80_combout\);

-- Location: LCCOMB_X39_Y27_N12
\Pantalla|signos~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~81_combout\ = (\Pantalla|LessThan78~0_combout\ & ((\Pantalla|signos~80_combout\) # ((!\Pantalla|LessThan88~0_combout\ & \Pantalla|LessThan90~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan78~0_combout\,
	datab => \Pantalla|LessThan88~0_combout\,
	datac => \Pantalla|LessThan90~0_combout\,
	datad => \Pantalla|signos~80_combout\,
	combout => \Pantalla|signos~81_combout\);

-- Location: LCCOMB_X40_Y26_N22
\Pantalla|Equal3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Equal3~1_combout\ = (!\Pantalla|q_reg_2\(6) & (!\Pantalla|q_reg_2\(7) & !\Pantalla|q_reg_2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(6),
	datac => \Pantalla|q_reg_2\(7),
	datad => \Pantalla|q_reg_2\(5),
	combout => \Pantalla|Equal3~1_combout\);

-- Location: LCCOMB_X41_Y25_N10
\Pantalla|LessThan126~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan126~0_combout\ = (\Pantalla|q_reg_2\(2) & ((\Pantalla|q_reg_2\(0)) # (\Pantalla|q_reg_2\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(2),
	datab => \Pantalla|q_reg_2\(0),
	datac => \Pantalla|q_reg_2\(1),
	combout => \Pantalla|LessThan126~0_combout\);

-- Location: LCCOMB_X41_Y25_N2
\Pantalla|LessThan84~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan84~0_combout\ = (\Pantalla|q_reg_2\(4) & \Pantalla|q_reg_2\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|q_reg_2\(4),
	datad => \Pantalla|q_reg_2\(3),
	combout => \Pantalla|LessThan84~0_combout\);

-- Location: LCCOMB_X40_Y26_N10
\Pantalla|signos~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~77_combout\ = (\Pantalla|q_reg_2\(8) & (((\Pantalla|LessThan126~0_combout\ & \Pantalla|LessThan84~0_combout\)) # (!\Pantalla|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|Equal3~1_combout\,
	datab => \Pantalla|q_reg_2\(8),
	datac => \Pantalla|LessThan126~0_combout\,
	datad => \Pantalla|LessThan84~0_combout\,
	combout => \Pantalla|signos~77_combout\);

-- Location: LCCOMB_X43_Y28_N6
\Pantalla|LessThan76~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan76~0_combout\ = (!\Pantalla|q_reg_2\(5) & !\Pantalla|q_reg_2\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(5),
	datad => \Pantalla|q_reg_2\(4),
	combout => \Pantalla|LessThan76~0_combout\);

-- Location: LCCOMB_X40_Y28_N16
\Pantalla|LessThan76~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan76~1_combout\ = ((\Pantalla|LessThan76~0_combout\ & ((!\Pantalla|q_reg_2\(3)) # (!\Pantalla|LessThan126~0_combout\)))) # (!\Pantalla|LessThan70~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan76~0_combout\,
	datab => \Pantalla|LessThan126~0_combout\,
	datac => \Pantalla|LessThan70~0_combout\,
	datad => \Pantalla|q_reg_2\(3),
	combout => \Pantalla|LessThan76~1_combout\);

-- Location: LCCOMB_X42_Y26_N26
\Pantalla|LessThan55~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan55~0_combout\ = (!\Pantalla|q_reg_2\(4) & !\Pantalla|q_reg_2\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|q_reg_2\(4),
	datad => \Pantalla|q_reg_2\(3),
	combout => \Pantalla|LessThan55~0_combout\);

-- Location: LCCOMB_X40_Y28_N26
\Pantalla|LessThan75~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan75~0_combout\ = ((\Pantalla|LessThan70~0_combout\ & ((\Pantalla|q_reg_2\(5)) # (!\Pantalla|LessThan55~0_combout\)))) # (!\Pantalla|marco~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan70~0_combout\,
	datab => \Pantalla|marco~0_combout\,
	datac => \Pantalla|q_reg_2\(5),
	datad => \Pantalla|LessThan55~0_combout\,
	combout => \Pantalla|LessThan75~0_combout\);

-- Location: LCCOMB_X40_Y28_N30
\Pantalla|signos~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~96_combout\ = (!\Pantalla|q_reg_2\(8) & (\Pantalla|LessThan76~1_combout\ & (\Pantalla|LessThan75~0_combout\ & !\Pantalla|q_reg_2\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(8),
	datab => \Pantalla|LessThan76~1_combout\,
	datac => \Pantalla|LessThan75~0_combout\,
	datad => \Pantalla|q_reg_2\(9),
	combout => \Pantalla|signos~96_combout\);

-- Location: LCCOMB_X40_Y28_N2
\Pantalla|signos~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~78_combout\ = (!\Pantalla|signos~96_combout\ & ((\Pantalla|signos~77_combout\) # ((\Pantalla|LessThan90~0_combout\) # (\Pantalla|q_reg_2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~77_combout\,
	datab => \Pantalla|LessThan90~0_combout\,
	datac => \Pantalla|signos~96_combout\,
	datad => \Pantalla|q_reg_2\(9),
	combout => \Pantalla|signos~78_combout\);

-- Location: LCCOMB_X42_Y28_N26
\Pantalla|LessThan29~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan29~0_combout\ = (!\Pantalla|q_reg_2\(4) & ((!\Pantalla|q_reg_2\(3)) # (!\Pantalla|LessThan119~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan119~0_combout\,
	datab => \Pantalla|q_reg_2\(4),
	datac => \Pantalla|q_reg_2\(3),
	combout => \Pantalla|LessThan29~0_combout\);

-- Location: LCCOMB_X40_Y28_N20
\Pantalla|LessThan37~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan37~0_combout\ = ((!\Pantalla|q_reg_2\(6) & ((\Pantalla|LessThan29~0_combout\) # (!\Pantalla|q_reg_2\(5))))) # (!\Pantalla|q_reg_2\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan29~0_combout\,
	datab => \Pantalla|q_reg_2\(7),
	datac => \Pantalla|q_reg_2\(5),
	datad => \Pantalla|q_reg_2\(6),
	combout => \Pantalla|LessThan37~0_combout\);

-- Location: LCCOMB_X41_Y25_N24
\Pantalla|n~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|n~0_combout\ = (!\Pantalla|q_reg_2\(6) & (!\Pantalla|q_reg_2\(4) & ((!\Pantalla|q_reg_2\(3)) # (!\Pantalla|q_reg_2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(6),
	datab => \Pantalla|q_reg_2\(4),
	datac => \Pantalla|q_reg_2\(2),
	datad => \Pantalla|q_reg_2\(3),
	combout => \Pantalla|n~0_combout\);

-- Location: LCCOMB_X41_Y27_N0
\Pantalla|LessThan36~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan36~0_combout\ = ((\Pantalla|q_reg_2\(7) & ((\Pantalla|q_reg_2\(5)) # (!\Pantalla|n~0_combout\)))) # (!\Pantalla|marco~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(5),
	datab => \Pantalla|q_reg_2\(7),
	datac => \Pantalla|n~0_combout\,
	datad => \Pantalla|marco~0_combout\,
	combout => \Pantalla|LessThan36~0_combout\);

-- Location: LCCOMB_X41_Y28_N14
\Pantalla|signos~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~79_combout\ = ((\Pantalla|LessThan37~0_combout\ & (\Pantalla|marco~0_combout\ & \Pantalla|LessThan36~0_combout\))) # (!\Pantalla|signos~78_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~78_combout\,
	datab => \Pantalla|LessThan37~0_combout\,
	datac => \Pantalla|marco~0_combout\,
	datad => \Pantalla|LessThan36~0_combout\,
	combout => \Pantalla|signos~79_combout\);

-- Location: LCCOMB_X41_Y29_N0
\Pantalla|LessThan129~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan129~0_combout\ = (!\Pantalla|q_reg_1\(2) & ((!\Pantalla|q_reg_1\(0)) # (!\Pantalla|q_reg_1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(1),
	datac => \Pantalla|q_reg_1\(2),
	datad => \Pantalla|q_reg_1\(0),
	combout => \Pantalla|LessThan129~0_combout\);

-- Location: LCCOMB_X43_Y29_N8
\Pantalla|LessThan31~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan31~0_combout\ = (!\Pantalla|q_reg_1\(4) & ((\Pantalla|LessThan129~0_combout\) # (!\Pantalla|q_reg_1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(3),
	datac => \Pantalla|LessThan129~0_combout\,
	datad => \Pantalla|q_reg_1\(4),
	combout => \Pantalla|LessThan31~0_combout\);

-- Location: LCCOMB_X42_Y27_N6
\Pantalla|signos~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~82_combout\ = (\Pantalla|q_reg_1\(4) & (\Pantalla|signos~81_combout\)) # (!\Pantalla|q_reg_1\(4) & (((\Pantalla|signos~79_combout\ & !\Pantalla|LessThan31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~81_combout\,
	datab => \Pantalla|signos~79_combout\,
	datac => \Pantalla|q_reg_1\(4),
	datad => \Pantalla|LessThan31~0_combout\,
	combout => \Pantalla|signos~82_combout\);

-- Location: LCCOMB_X42_Y26_N20
\Pantalla|signos~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~83_combout\ = (!\Pantalla|q_reg_2\(5) & (((!\Pantalla|q_reg_2\(3)) # (!\Pantalla|q_reg_2\(2))) # (!\Pantalla|q_reg_2\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(4),
	datab => \Pantalla|q_reg_2\(2),
	datac => \Pantalla|q_reg_2\(5),
	datad => \Pantalla|q_reg_2\(3),
	combout => \Pantalla|signos~83_combout\);

-- Location: LCCOMB_X41_Y25_N4
\Pantalla|LessThan84~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan84~1_combout\ = (\Pantalla|q_reg_2\(4) & (\Pantalla|q_reg_2\(3) & ((\Pantalla|q_reg_2\(2)) # (\Pantalla|q_reg_2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(2),
	datab => \Pantalla|q_reg_2\(4),
	datac => \Pantalla|q_reg_2\(1),
	datad => \Pantalla|q_reg_2\(3),
	combout => \Pantalla|LessThan84~1_combout\);

-- Location: LCCOMB_X43_Y26_N20
\Pantalla|signos~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~23_combout\ = (\Pantalla|LessThan82~2_combout\ & (\Pantalla|marco~0_combout\ & (\Pantalla|LessThan84~1_combout\ & \Pantalla|LessThan85~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan82~2_combout\,
	datab => \Pantalla|marco~0_combout\,
	datac => \Pantalla|LessThan84~1_combout\,
	datad => \Pantalla|LessThan85~0_combout\,
	combout => \Pantalla|signos~23_combout\);

-- Location: LCCOMB_X42_Y26_N28
\Pantalla|LessThan67~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan67~2_combout\ = (\Pantalla|q_reg_2\(7) & (\Pantalla|q_reg_2\(6) & ((\Pantalla|q_reg_2\(5)) # (!\Pantalla|LessThan71~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(7),
	datab => \Pantalla|q_reg_2\(5),
	datac => \Pantalla|q_reg_2\(6),
	datad => \Pantalla|LessThan71~0_combout\,
	combout => \Pantalla|LessThan67~2_combout\);

-- Location: LCCOMB_X42_Y26_N22
\Pantalla|signos~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~84_combout\ = (\Pantalla|signos~23_combout\) # ((\Pantalla|marco~0_combout\ & (\Pantalla|signos~83_combout\ & \Pantalla|LessThan67~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|marco~0_combout\,
	datab => \Pantalla|signos~83_combout\,
	datac => \Pantalla|signos~23_combout\,
	datad => \Pantalla|LessThan67~2_combout\,
	combout => \Pantalla|signos~84_combout\);

-- Location: LCCOMB_X39_Y26_N26
\Pantalla|signos~95\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~95_combout\ = (\Pantalla|LessThan88~0_combout\ & ((\Pantalla|q_reg_2\(8)) # ((\Pantalla|q_reg_2\(9)) # (\Pantalla|LessThan87~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(8),
	datab => \Pantalla|q_reg_2\(9),
	datac => \Pantalla|LessThan87~0_combout\,
	datad => \Pantalla|LessThan88~0_combout\,
	combout => \Pantalla|signos~95_combout\);

-- Location: LCCOMB_X42_Y27_N28
\Pantalla|signos~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~85_combout\ = (\Pantalla|signos~84_combout\ & ((\Pantalla|LessThan30~1_combout\) # ((\Pantalla|signos~95_combout\ & !\Pantalla|LessThan78~0_combout\)))) # (!\Pantalla|signos~84_combout\ & (\Pantalla|signos~95_combout\ & 
-- ((!\Pantalla|LessThan78~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~84_combout\,
	datab => \Pantalla|signos~95_combout\,
	datac => \Pantalla|LessThan30~1_combout\,
	datad => \Pantalla|LessThan78~0_combout\,
	combout => \Pantalla|signos~85_combout\);

-- Location: LCCOMB_X39_Y29_N26
\Pantalla|LessThan66~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan66~0_combout\ = (\Pantalla|q_reg_1\(4) & (\Pantalla|q_reg_1\(3) & ((\Pantalla|q_reg_1\(1)) # (\Pantalla|q_reg_1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(4),
	datab => \Pantalla|q_reg_1\(1),
	datac => \Pantalla|q_reg_1\(3),
	datad => \Pantalla|q_reg_1\(2),
	combout => \Pantalla|LessThan66~0_combout\);

-- Location: LCCOMB_X42_Y27_N14
\Pantalla|signos~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~86_combout\ = (\Pantalla|LessThan30~0_combout\ & ((\Pantalla|signos~82_combout\) # ((\Pantalla|signos~85_combout\ & !\Pantalla|LessThan66~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~82_combout\,
	datab => \Pantalla|signos~85_combout\,
	datac => \Pantalla|LessThan66~0_combout\,
	datad => \Pantalla|LessThan30~0_combout\,
	combout => \Pantalla|signos~86_combout\);

-- Location: LCCOMB_X39_Y26_N18
\Pantalla|LessThan97~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan97~0_combout\ = ((\Pantalla|q_reg_2\(4) & ((!\Pantalla|LessThan4~0_combout\) # (!\Pantalla|LessThan89~0_combout\)))) # (!\Pantalla|Equal3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan89~0_combout\,
	datab => \Pantalla|Equal3~1_combout\,
	datac => \Pantalla|q_reg_2\(4),
	datad => \Pantalla|LessThan4~0_combout\,
	combout => \Pantalla|LessThan97~0_combout\);

-- Location: LCCOMB_X39_Y25_N0
\Pantalla|LessThan124~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan124~0_combout\ = (\Pantalla|q_reg_2\(1) & (\Pantalla|q_reg_2\(2) & \Pantalla|q_reg_2\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(1),
	datab => \Pantalla|q_reg_2\(2),
	datac => \Pantalla|q_reg_2\(3),
	combout => \Pantalla|LessThan124~0_combout\);

-- Location: LCCOMB_X39_Y26_N10
\Pantalla|LessThan93~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan93~0_combout\ = (!\Pantalla|q_reg_2\(9) & (((\Pantalla|Equal3~0_combout\ & !\Pantalla|LessThan124~0_combout\)) # (!\Pantalla|q_reg_2\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(8),
	datab => \Pantalla|q_reg_2\(9),
	datac => \Pantalla|Equal3~0_combout\,
	datad => \Pantalla|LessThan124~0_combout\,
	combout => \Pantalla|LessThan93~0_combout\);

-- Location: LCCOMB_X39_Y26_N22
\Pantalla|signos~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~49_combout\ = (!\Pantalla|q_reg_2\(9) & (!\Pantalla|LessThan93~0_combout\ & ((!\Pantalla|LessThan97~0_combout\) # (!\Pantalla|q_reg_2\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(8),
	datab => \Pantalla|LessThan97~0_combout\,
	datac => \Pantalla|q_reg_2\(9),
	datad => \Pantalla|LessThan93~0_combout\,
	combout => \Pantalla|signos~49_combout\);

-- Location: LCCOMB_X39_Y27_N0
\Pantalla|signos~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~50_combout\ = (\Pantalla|signos~49_combout\) # ((\Pantalla|LessThan90~0_combout\ & !\Pantalla|LessThan88~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|signos~49_combout\,
	datac => \Pantalla|LessThan90~0_combout\,
	datad => \Pantalla|LessThan88~0_combout\,
	combout => \Pantalla|signos~50_combout\);

-- Location: LCCOMB_X38_Y28_N24
\Pantalla|signos~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~94_combout\ = (\Pantalla|signos~50_combout\ & (!\Pantalla|q_reg_1\(4) & (!\Pantalla|LessThan129~0_combout\ & \Pantalla|q_reg_1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~50_combout\,
	datab => \Pantalla|q_reg_1\(4),
	datac => \Pantalla|LessThan129~0_combout\,
	datad => \Pantalla|q_reg_1\(3),
	combout => \Pantalla|signos~94_combout\);

-- Location: LCCOMB_X38_Y28_N20
\Pantalla|signos~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~51_combout\ = (!\Pantalla|LessThan69~0_combout\ & (!\Pantalla|q_reg_1\(4) & ((\Pantalla|LessThan129~0_combout\) # (!\Pantalla|q_reg_1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan69~0_combout\,
	datab => \Pantalla|q_reg_1\(4),
	datac => \Pantalla|LessThan129~0_combout\,
	datad => \Pantalla|q_reg_1\(3),
	combout => \Pantalla|signos~51_combout\);

-- Location: LCCOMB_X38_Y28_N26
\Pantalla|signos~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~52_combout\ = (!\Pantalla|q_reg_1\(5) & ((\Pantalla|signos~94_combout\) # ((\Pantalla|signos~95_combout\ & \Pantalla|signos~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~95_combout\,
	datab => \Pantalla|signos~94_combout\,
	datac => \Pantalla|q_reg_1\(5),
	datad => \Pantalla|signos~51_combout\,
	combout => \Pantalla|signos~52_combout\);

-- Location: LCCOMB_X38_Y27_N18
\Pantalla|LessThan99~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan99~0_combout\ = (!\Pantalla|q_reg_1\(5) & (((!\Pantalla|Equal1~1_combout\) # (!\Pantalla|q_reg_1\(4))) # (!\Pantalla|q_reg_1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(3),
	datab => \Pantalla|q_reg_1\(4),
	datac => \Pantalla|q_reg_1\(5),
	datad => \Pantalla|Equal1~1_combout\,
	combout => \Pantalla|LessThan99~0_combout\);

-- Location: LCCOMB_X39_Y26_N20
\Pantalla|LessThan94~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan94~0_combout\ = (\Pantalla|q_reg_2\(9)) # ((\Pantalla|q_reg_2\(8) & ((\Pantalla|LessThan84~0_combout\) # (!\Pantalla|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(8),
	datab => \Pantalla|Equal3~1_combout\,
	datac => \Pantalla|q_reg_2\(9),
	datad => \Pantalla|LessThan84~0_combout\,
	combout => \Pantalla|LessThan94~0_combout\);

-- Location: LCCOMB_X39_Y26_N16
\Pantalla|por_h_8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|por_h_8~0_combout\ = (!\Pantalla|LessThan94~0_combout\ & ((\Pantalla|q_reg_2\(9)) # ((\Pantalla|q_reg_2\(8) & \Pantalla|LessThan97~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(8),
	datab => \Pantalla|LessThan94~0_combout\,
	datac => \Pantalla|q_reg_2\(9),
	datad => \Pantalla|LessThan97~0_combout\,
	combout => \Pantalla|por_h_8~0_combout\);

-- Location: LCCOMB_X38_Y28_N4
\Pantalla|signos~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~53_combout\ = (\Pantalla|LessThan99~0_combout\ & (\Pantalla|LessThan66~0_combout\ & ((\Pantalla|signos~95_combout\) # (\Pantalla|por_h_8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~95_combout\,
	datab => \Pantalla|LessThan99~0_combout\,
	datac => \Pantalla|LessThan66~0_combout\,
	datad => \Pantalla|por_h_8~0_combout\,
	combout => \Pantalla|signos~53_combout\);

-- Location: LCCOMB_X38_Y28_N30
\Pantalla|signos~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~54_combout\ = (!\Pantalla|q_reg_1\(6) & (\Pantalla|q_reg_1\(7) & ((\Pantalla|signos~52_combout\) # (\Pantalla|signos~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~52_combout\,
	datab => \Pantalla|q_reg_1\(6),
	datac => \Pantalla|signos~53_combout\,
	datad => \Pantalla|q_reg_1\(7),
	combout => \Pantalla|signos~54_combout\);

-- Location: LCCOMB_X40_Y25_N8
\Pantalla|LessThan82~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan82~3_combout\ = (\Pantalla|q_reg_2\(4)) # ((\Pantalla|q_reg_2\(0)) # ((\Pantalla|q_reg_2\(1)) # (!\Pantalla|LessThan89~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(4),
	datab => \Pantalla|q_reg_2\(0),
	datac => \Pantalla|LessThan89~0_combout\,
	datad => \Pantalla|q_reg_2\(1),
	combout => \Pantalla|LessThan82~3_combout\);

-- Location: LCCOMB_X40_Y27_N2
\Pantalla|LessThan82~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan82~4_combout\ = (\Pantalla|q_reg_2\(9)) # ((\Pantalla|q_reg_2\(8)) # ((\Pantalla|LessThan82~3_combout\ & \Pantalla|LessThan82~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(9),
	datab => \Pantalla|LessThan82~3_combout\,
	datac => \Pantalla|q_reg_2\(8),
	datad => \Pantalla|LessThan82~2_combout\,
	combout => \Pantalla|LessThan82~4_combout\);

-- Location: LCCOMB_X41_Y26_N8
\Pantalla|LessThan28~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan28~0_combout\ = (\Pantalla|q_reg_2\(4) & ((\Pantalla|q_reg_2\(3)) # ((\Pantalla|q_reg_2\(2) & \Pantalla|q_reg_2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(3),
	datab => \Pantalla|q_reg_2\(4),
	datac => \Pantalla|q_reg_2\(2),
	datad => \Pantalla|q_reg_2\(1),
	combout => \Pantalla|LessThan28~0_combout\);

-- Location: LCCOMB_X41_Y27_N28
\Pantalla|LessThan33~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan33~0_combout\ = (!\Pantalla|q_reg_2\(6) & !\Pantalla|q_reg_2\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(6),
	datad => \Pantalla|q_reg_2\(5),
	combout => \Pantalla|LessThan33~0_combout\);

-- Location: LCCOMB_X41_Y27_N4
\Pantalla|LessThan33~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan33~1_combout\ = (\Pantalla|marco~0_combout\ & (((!\Pantalla|LessThan28~0_combout\ & \Pantalla|LessThan33~0_combout\)) # (!\Pantalla|q_reg_2\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan28~0_combout\,
	datab => \Pantalla|marco~0_combout\,
	datac => \Pantalla|q_reg_2\(7),
	datad => \Pantalla|LessThan33~0_combout\,
	combout => \Pantalla|LessThan33~1_combout\);

-- Location: LCCOMB_X40_Y28_N14
\Pantalla|signos~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~27_combout\ = (!\Pantalla|q_reg_2\(6) & (\Pantalla|q_reg_2\(5) & (\Pantalla|q_reg_2\(7) & \Pantalla|marco~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(6),
	datab => \Pantalla|q_reg_2\(5),
	datac => \Pantalla|q_reg_2\(7),
	datad => \Pantalla|marco~0_combout\,
	combout => \Pantalla|signos~27_combout\);

-- Location: LCCOMB_X41_Y25_N28
\Pantalla|LessThan57~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan57~0_combout\ = (!\Pantalla|q_reg_2\(4) & (((!\Pantalla|q_reg_2\(2) & !\Pantalla|q_reg_2\(1))) # (!\Pantalla|q_reg_2\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(2),
	datab => \Pantalla|q_reg_2\(4),
	datac => \Pantalla|q_reg_2\(1),
	datad => \Pantalla|q_reg_2\(3),
	combout => \Pantalla|LessThan57~0_combout\);

-- Location: LCCOMB_X41_Y28_N30
\Pantalla|signos~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~28_combout\ = (\Pantalla|signos~27_combout\ & (\Pantalla|LessThan57~0_combout\ & ((\Pantalla|LessThan126~0_combout\) # (!\Pantalla|LessThan55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~27_combout\,
	datab => \Pantalla|LessThan55~0_combout\,
	datac => \Pantalla|LessThan57~0_combout\,
	datad => \Pantalla|LessThan126~0_combout\,
	combout => \Pantalla|signos~28_combout\);

-- Location: LCCOMB_X40_Y27_N18
\Pantalla|signos~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~56_combout\ = (\Pantalla|signos~28_combout\) # ((\Pantalla|LessThan90~0_combout\ & ((\Pantalla|LessThan87~0_combout\) # (!\Pantalla|marco~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan90~0_combout\,
	datab => \Pantalla|LessThan87~0_combout\,
	datac => \Pantalla|signos~28_combout\,
	datad => \Pantalla|marco~0_combout\,
	combout => \Pantalla|signos~56_combout\);

-- Location: LCCOMB_X41_Y25_N18
\Pantalla|tres_h_1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|tres_h_1~2_combout\ = (\Pantalla|q_reg_2\(4) & (((\Pantalla|q_reg_2\(0)) # (\Pantalla|q_reg_2\(1))) # (!\Pantalla|LessThan89~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan89~0_combout\,
	datab => \Pantalla|q_reg_2\(0),
	datac => \Pantalla|q_reg_2\(1),
	datad => \Pantalla|q_reg_2\(4),
	combout => \Pantalla|tres_h_1~2_combout\);

-- Location: LCCOMB_X41_Y27_N6
\Pantalla|LessThan32~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan32~0_combout\ = ((\Pantalla|q_reg_2\(7) & ((\Pantalla|tres_h_1~2_combout\) # (!\Pantalla|LessThan33~0_combout\)))) # (!\Pantalla|marco~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|marco~0_combout\,
	datab => \Pantalla|tres_h_1~2_combout\,
	datac => \Pantalla|q_reg_2\(7),
	datad => \Pantalla|LessThan33~0_combout\,
	combout => \Pantalla|LessThan32~0_combout\);

-- Location: LCCOMB_X40_Y27_N24
\Pantalla|signos~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~57_combout\ = (\Pantalla|signos~56_combout\) # ((\Pantalla|por_h_8~0_combout\) # ((\Pantalla|LessThan33~1_combout\ & \Pantalla|LessThan32~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan33~1_combout\,
	datab => \Pantalla|signos~56_combout\,
	datac => \Pantalla|por_h_8~0_combout\,
	datad => \Pantalla|LessThan32~0_combout\,
	combout => \Pantalla|signos~57_combout\);

-- Location: LCCOMB_X38_Y27_N22
\Pantalla|LessThan63~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan63~0_combout\ = (!\Pantalla|q_reg_1\(5) & (((!\Pantalla|q_reg_1\(3) & !\Pantalla|q_reg_1\(2))) # (!\Pantalla|q_reg_1\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(3),
	datab => \Pantalla|q_reg_1\(5),
	datac => \Pantalla|q_reg_1\(2),
	datad => \Pantalla|q_reg_1\(4),
	combout => \Pantalla|LessThan63~0_combout\);

-- Location: LCCOMB_X38_Y27_N20
\Pantalla|signos~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~55_combout\ = (\Pantalla|LessThan63~0_combout\ & ((\Pantalla|q_reg_1\(4)) # ((\Pantalla|q_reg_1\(3) & \Pantalla|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan63~0_combout\,
	datab => \Pantalla|q_reg_1\(4),
	datac => \Pantalla|q_reg_1\(3),
	datad => \Pantalla|Equal1~1_combout\,
	combout => \Pantalla|signos~55_combout\);

-- Location: LCCOMB_X39_Y27_N26
\Pantalla|signos~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~58_combout\ = (\Pantalla|signos~55_combout\ & ((\Pantalla|signos~57_combout\) # ((!\Pantalla|LessThan82~4_combout\ & \Pantalla|LessThan75~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan82~4_combout\,
	datab => \Pantalla|signos~57_combout\,
	datac => \Pantalla|LessThan75~0_combout\,
	datad => \Pantalla|signos~55_combout\,
	combout => \Pantalla|signos~58_combout\);

-- Location: LCCOMB_X38_Y28_N28
\Pantalla|LessThan60~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan60~0_combout\ = ((\Pantalla|LessThan129~0_combout\ & (!\Pantalla|q_reg_1\(4) & !\Pantalla|q_reg_1\(3)))) # (!\Pantalla|q_reg_1\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan129~0_combout\,
	datab => \Pantalla|q_reg_1\(4),
	datac => \Pantalla|q_reg_1\(5),
	datad => \Pantalla|q_reg_1\(3),
	combout => \Pantalla|LessThan60~0_combout\);

-- Location: LCCOMB_X40_Y27_N14
\Pantalla|cinco_v_2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|cinco_v_2~0_combout\ = (!\Pantalla|LessThan71~1_combout\ & (\Pantalla|marco~0_combout\ & ((!\Pantalla|LessThan82~3_combout\) # (!\Pantalla|LessThan82~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan82~2_combout\,
	datab => \Pantalla|LessThan82~3_combout\,
	datac => \Pantalla|LessThan71~1_combout\,
	datad => \Pantalla|marco~0_combout\,
	combout => \Pantalla|cinco_v_2~0_combout\);

-- Location: LCCOMB_X41_Y27_N26
\Pantalla|LessThan54~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan54~0_combout\ = ((\Pantalla|q_reg_2\(7) & ((\Pantalla|q_reg_2\(6)) # (\Pantalla|q_reg_2\(5))))) # (!\Pantalla|marco~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(6),
	datab => \Pantalla|marco~0_combout\,
	datac => \Pantalla|q_reg_2\(7),
	datad => \Pantalla|q_reg_2\(5),
	combout => \Pantalla|LessThan54~0_combout\);

-- Location: LCCOMB_X41_Y28_N24
\Pantalla|LessThan57~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan57~1_combout\ = ((!\Pantalla|q_reg_2\(6) & ((\Pantalla|LessThan57~0_combout\) # (!\Pantalla|q_reg_2\(5))))) # (!\Pantalla|q_reg_2\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan57~0_combout\,
	datab => \Pantalla|q_reg_2\(5),
	datac => \Pantalla|q_reg_2\(6),
	datad => \Pantalla|q_reg_2\(7),
	combout => \Pantalla|LessThan57~1_combout\);

-- Location: LCCOMB_X41_Y27_N16
\Pantalla|signos~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~59_combout\ = (\Pantalla|cinco_v_2~0_combout\) # ((\Pantalla|marco~0_combout\ & (\Pantalla|LessThan54~0_combout\ & \Pantalla|LessThan57~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|cinco_v_2~0_combout\,
	datab => \Pantalla|marco~0_combout\,
	datac => \Pantalla|LessThan54~0_combout\,
	datad => \Pantalla|LessThan57~1_combout\,
	combout => \Pantalla|signos~59_combout\);

-- Location: LCCOMB_X39_Y26_N28
\Pantalla|signos~97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~97_combout\ = (!\Pantalla|LessThan94~0_combout\ & ((\Pantalla|q_reg_2\(8)) # ((\Pantalla|q_reg_2\(9)) # (\Pantalla|LessThan87~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(8),
	datab => \Pantalla|q_reg_2\(9),
	datac => \Pantalla|LessThan87~0_combout\,
	datad => \Pantalla|LessThan94~0_combout\,
	combout => \Pantalla|signos~97_combout\);

-- Location: LCCOMB_X41_Y26_N16
\Pantalla|LessThan48~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan48~5_combout\ = ((!\Pantalla|q_reg_2\(2) & ((!\Pantalla|q_reg_2\(1)) # (!\Pantalla|q_reg_2\(0))))) # (!\Pantalla|LessThan84~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(0),
	datab => \Pantalla|LessThan84~0_combout\,
	datac => \Pantalla|q_reg_2\(2),
	datad => \Pantalla|q_reg_2\(1),
	combout => \Pantalla|LessThan48~5_combout\);

-- Location: LCCOMB_X41_Y27_N12
\Pantalla|LessThan48~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan48~4_combout\ = (\Pantalla|marco~0_combout\ & (((\Pantalla|LessThan48~5_combout\ & \Pantalla|LessThan33~0_combout\)) # (!\Pantalla|q_reg_2\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan48~5_combout\,
	datab => \Pantalla|marco~0_combout\,
	datac => \Pantalla|q_reg_2\(7),
	datad => \Pantalla|LessThan33~0_combout\,
	combout => \Pantalla|LessThan48~4_combout\);

-- Location: LCCOMB_X41_Y27_N22
\Pantalla|signos~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~60_combout\ = (\Pantalla|signos~59_combout\) # ((\Pantalla|signos~97_combout\) # ((\Pantalla|LessThan32~0_combout\ & \Pantalla|LessThan48~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan32~0_combout\,
	datab => \Pantalla|signos~59_combout\,
	datac => \Pantalla|signos~97_combout\,
	datad => \Pantalla|LessThan48~4_combout\,
	combout => \Pantalla|signos~60_combout\);

-- Location: LCCOMB_X38_Y27_N30
\Pantalla|signos~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~61_combout\ = (\Pantalla|bloq_3~0_combout\ & (!\Pantalla|LessThan60~0_combout\ & ((\Pantalla|signos~96_combout\) # (\Pantalla|signos~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~96_combout\,
	datab => \Pantalla|bloq_3~0_combout\,
	datac => \Pantalla|LessThan60~0_combout\,
	datad => \Pantalla|signos~60_combout\,
	combout => \Pantalla|signos~61_combout\);

-- Location: LCCOMB_X38_Y27_N24
\Pantalla|signos~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~62_combout\ = (!\Pantalla|q_reg_1\(7) & (\Pantalla|q_reg_1\(6) & ((\Pantalla|signos~58_combout\) # (\Pantalla|signos~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(7),
	datab => \Pantalla|signos~58_combout\,
	datac => \Pantalla|signos~61_combout\,
	datad => \Pantalla|q_reg_1\(6),
	combout => \Pantalla|signos~62_combout\);

-- Location: LCCOMB_X39_Y29_N0
\Pantalla|LessThan139~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan139~0_combout\ = (!\Pantalla|q_reg_1\(3) & (!\Pantalla|q_reg_1\(1) & !\Pantalla|q_reg_1\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(3),
	datac => \Pantalla|q_reg_1\(1),
	datad => \Pantalla|q_reg_1\(2),
	combout => \Pantalla|LessThan139~0_combout\);

-- Location: LCCOMB_X39_Y29_N18
\Pantalla|LessThan44~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan44~0_combout\ = (\Pantalla|q_reg_1\(4) & ((\Pantalla|q_reg_1\(0)) # (!\Pantalla|LessThan139~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|LessThan139~0_combout\,
	datac => \Pantalla|q_reg_1\(4),
	datad => \Pantalla|q_reg_1\(0),
	combout => \Pantalla|LessThan44~0_combout\);

-- Location: LCCOMB_X39_Y29_N20
\Pantalla|LessThan43~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan43~0_combout\ = (\Pantalla|q_reg_1\(3) & \Pantalla|q_reg_1\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Pantalla|q_reg_1\(3),
	datad => \Pantalla|q_reg_1\(2),
	combout => \Pantalla|LessThan43~0_combout\);

-- Location: LCCOMB_X39_Y29_N24
\Pantalla|signos~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~63_combout\ = (!\Pantalla|LessThan44~0_combout\ & (\Pantalla|q_reg_1\(5) & ((\Pantalla|q_reg_1\(4)) # (\Pantalla|LessThan43~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(4),
	datab => \Pantalla|LessThan44~0_combout\,
	datac => \Pantalla|q_reg_1\(5),
	datad => \Pantalla|LessThan43~0_combout\,
	combout => \Pantalla|signos~63_combout\);

-- Location: LCCOMB_X38_Y27_N28
\Pantalla|LessThan38~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan38~0_combout\ = (\Pantalla|q_reg_1\(3) & \Pantalla|q_reg_1\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Pantalla|q_reg_1\(3),
	datad => \Pantalla|q_reg_1\(4),
	combout => \Pantalla|LessThan38~0_combout\);

-- Location: LCCOMB_X39_Y27_N8
\Pantalla|signos~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~64_combout\ = (\Pantalla|signos~63_combout\) # ((\Pantalla|LessThan38~0_combout\ & (!\Pantalla|LessThan121~0_combout\ & !\Pantalla|q_reg_1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~63_combout\,
	datab => \Pantalla|LessThan38~0_combout\,
	datac => \Pantalla|LessThan121~0_combout\,
	datad => \Pantalla|q_reg_1\(5),
	combout => \Pantalla|signos~64_combout\);

-- Location: LCCOMB_X38_Y27_N26
\Pantalla|signos~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~65_combout\ = (\Pantalla|LessThan32~0_combout\ & (\Pantalla|signos~64_combout\ & (\Pantalla|LessThan33~1_combout\ & !\Pantalla|q_reg_1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan32~0_combout\,
	datab => \Pantalla|signos~64_combout\,
	datac => \Pantalla|LessThan33~1_combout\,
	datad => \Pantalla|q_reg_1\(6),
	combout => \Pantalla|signos~65_combout\);

-- Location: LCCOMB_X39_Y29_N28
\Pantalla|LessThan61~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan61~0_combout\ = (\Pantalla|q_reg_1\(3) & ((\Pantalla|q_reg_1\(2)) # ((\Pantalla|q_reg_1\(1)) # (\Pantalla|q_reg_1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(3),
	datab => \Pantalla|q_reg_1\(2),
	datac => \Pantalla|q_reg_1\(1),
	datad => \Pantalla|q_reg_1\(0),
	combout => \Pantalla|LessThan61~0_combout\);

-- Location: LCCOMB_X38_Y27_N10
\Pantalla|signos~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~68_combout\ = (\Pantalla|q_reg_1\(5)) # ((\Pantalla|LessThan61~0_combout\ & \Pantalla|q_reg_1\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan61~0_combout\,
	datab => \Pantalla|q_reg_1\(5),
	datad => \Pantalla|q_reg_1\(4),
	combout => \Pantalla|signos~68_combout\);

-- Location: LCCOMB_X39_Y29_N10
\Pantalla|signos~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~66_combout\ = (!\Pantalla|q_reg_1\(6) & ((\Pantalla|q_reg_1\(3)) # ((\Pantalla|q_reg_1\(2)) # (\Pantalla|q_reg_1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(3),
	datab => \Pantalla|q_reg_1\(2),
	datac => \Pantalla|q_reg_1\(1),
	datad => \Pantalla|q_reg_1\(6),
	combout => \Pantalla|signos~66_combout\);

-- Location: LCCOMB_X38_Y27_N16
\Pantalla|signos~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~67_combout\ = (\Pantalla|signos~66_combout\ & (\Pantalla|bloq_3~0_combout\ & (\Pantalla|q_reg_1\(5) & !\Pantalla|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~66_combout\,
	datab => \Pantalla|bloq_3~0_combout\,
	datac => \Pantalla|q_reg_1\(5),
	datad => \Pantalla|Equal1~1_combout\,
	combout => \Pantalla|signos~67_combout\);

-- Location: LCCOMB_X38_Y27_N4
\Pantalla|signos~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~69_combout\ = (\Pantalla|signos~67_combout\) # ((\Pantalla|signos~68_combout\ & (\Pantalla|LessThan60~0_combout\ & \Pantalla|q_reg_1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~68_combout\,
	datab => \Pantalla|signos~67_combout\,
	datac => \Pantalla|LessThan60~0_combout\,
	datad => \Pantalla|q_reg_1\(6),
	combout => \Pantalla|signos~69_combout\);

-- Location: LCCOMB_X41_Y27_N8
\Pantalla|signos~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~70_combout\ = (!\Pantalla|LessThan48~5_combout\ & (\Pantalla|marco~0_combout\ & (\Pantalla|q_reg_2\(7) & \Pantalla|LessThan33~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan48~5_combout\,
	datab => \Pantalla|marco~0_combout\,
	datac => \Pantalla|q_reg_2\(7),
	datad => \Pantalla|LessThan33~0_combout\,
	combout => \Pantalla|signos~70_combout\);

-- Location: LCCOMB_X38_Y27_N14
\Pantalla|signos~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~71_combout\ = (!\Pantalla|q_reg_1\(7) & ((\Pantalla|signos~65_combout\) # ((\Pantalla|signos~69_combout\ & \Pantalla|signos~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~65_combout\,
	datab => \Pantalla|signos~69_combout\,
	datac => \Pantalla|signos~70_combout\,
	datad => \Pantalla|q_reg_1\(7),
	combout => \Pantalla|signos~71_combout\);

-- Location: LCCOMB_X39_Y29_N12
\Pantalla|LessThan46~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan46~0_combout\ = (\Pantalla|LessThan39~0_combout\ & (((!\Pantalla|q_reg_1\(4) & !\Pantalla|LessThan43~0_combout\)) # (!\Pantalla|q_reg_1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan39~0_combout\,
	datab => \Pantalla|q_reg_1\(5),
	datac => \Pantalla|q_reg_1\(4),
	datad => \Pantalla|LessThan43~0_combout\,
	combout => \Pantalla|LessThan46~0_combout\);

-- Location: LCCOMB_X41_Y27_N30
\Pantalla|signos~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~72_combout\ = (\Pantalla|q_reg_2\(7) & (\Pantalla|q_reg_1\(5) & ((\Pantalla|LessThan28~0_combout\) # (!\Pantalla|LessThan33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan28~0_combout\,
	datab => \Pantalla|q_reg_2\(7),
	datac => \Pantalla|q_reg_1\(5),
	datad => \Pantalla|LessThan33~0_combout\,
	combout => \Pantalla|signos~72_combout\);

-- Location: LCCOMB_X39_Y27_N6
\Pantalla|signos~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~73_combout\ = (\Pantalla|LessThan46~0_combout\ & (\Pantalla|signos~72_combout\ & ((\Pantalla|Equal1~1_combout\) # (!\Pantalla|bloq_3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|Equal1~1_combout\,
	datab => \Pantalla|LessThan46~0_combout\,
	datac => \Pantalla|bloq_3~0_combout\,
	datad => \Pantalla|signos~72_combout\,
	combout => \Pantalla|signos~73_combout\);

-- Location: LCCOMB_X39_Y27_N28
\Pantalla|signos~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~74_combout\ = (!\Pantalla|LessThan78~0_combout\ & (\Pantalla|val1~2_combout\ & (!\Pantalla|LessThan66~0_combout\ & \Pantalla|q_reg_1\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan78~0_combout\,
	datab => \Pantalla|val1~2_combout\,
	datac => \Pantalla|LessThan66~0_combout\,
	datad => \Pantalla|q_reg_1\(7),
	combout => \Pantalla|signos~74_combout\);

-- Location: LCCOMB_X39_Y27_N18
\Pantalla|signos~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~75_combout\ = (\Pantalla|signos~73_combout\ & ((\Pantalla|LessThan48~4_combout\) # ((\Pantalla|signos~50_combout\ & \Pantalla|signos~74_combout\)))) # (!\Pantalla|signos~73_combout\ & (\Pantalla|signos~50_combout\ & 
-- ((\Pantalla|signos~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~73_combout\,
	datab => \Pantalla|signos~50_combout\,
	datac => \Pantalla|LessThan48~4_combout\,
	datad => \Pantalla|signos~74_combout\,
	combout => \Pantalla|signos~75_combout\);

-- Location: LCCOMB_X38_Y27_N12
\Pantalla|signos~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~76_combout\ = (\Pantalla|signos~54_combout\) # ((\Pantalla|signos~62_combout\) # ((\Pantalla|signos~71_combout\) # (\Pantalla|signos~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~54_combout\,
	datab => \Pantalla|signos~62_combout\,
	datac => \Pantalla|signos~71_combout\,
	datad => \Pantalla|signos~75_combout\,
	combout => \Pantalla|signos~76_combout\);

-- Location: LCCOMB_X42_Y27_N26
\Pantalla|signos~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~88_combout\ = (\Pantalla|q_reg_1\(8) & (((\Pantalla|signos~76_combout\)))) # (!\Pantalla|q_reg_1\(8) & ((\Pantalla|signos~87_combout\) # ((\Pantalla|signos~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~87_combout\,
	datab => \Pantalla|signos~86_combout\,
	datac => \Pantalla|signos~76_combout\,
	datad => \Pantalla|q_reg_1\(8),
	combout => \Pantalla|signos~88_combout\);

-- Location: LCCOMB_X39_Y27_N22
\Pantalla|LessThan38~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan38~1_combout\ = (\Pantalla|q_reg_1\(6)) # ((\Pantalla|q_reg_1\(5)) # ((\Pantalla|LessThan121~0_combout\ & \Pantalla|LessThan38~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan121~0_combout\,
	datab => \Pantalla|LessThan38~0_combout\,
	datac => \Pantalla|q_reg_1\(6),
	datad => \Pantalla|q_reg_1\(5),
	combout => \Pantalla|LessThan38~1_combout\);

-- Location: LCCOMB_X39_Y27_N2
\Pantalla|LessThan38~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan38~2_combout\ = (\Pantalla|q_reg_1\(9)) # ((\Pantalla|q_reg_1\(8) & ((\Pantalla|LessThan38~1_combout\) # (\Pantalla|q_reg_1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan38~1_combout\,
	datab => \Pantalla|q_reg_1\(8),
	datac => \Pantalla|q_reg_1\(9),
	datad => \Pantalla|q_reg_1\(7),
	combout => \Pantalla|LessThan38~2_combout\);

-- Location: LCCOMB_X39_Y29_N16
\Pantalla|LessThan39~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan39~1_combout\ = ((\Pantalla|LessThan39~0_combout\ & ((\Pantalla|LessThan31~0_combout\) # (!\Pantalla|q_reg_1\(5))))) # (!\Pantalla|q_reg_1\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(8),
	datab => \Pantalla|q_reg_1\(5),
	datac => \Pantalla|LessThan31~0_combout\,
	datad => \Pantalla|LessThan39~0_combout\,
	combout => \Pantalla|LessThan39~1_combout\);

-- Location: LCCOMB_X41_Y27_N18
\Pantalla|signos~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~48_combout\ = (!\Pantalla|LessThan32~0_combout\ & (\Pantalla|LessThan36~0_combout\ & (\Pantalla|LessThan38~2_combout\ & \Pantalla|LessThan39~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan32~0_combout\,
	datab => \Pantalla|LessThan36~0_combout\,
	datac => \Pantalla|LessThan38~2_combout\,
	datad => \Pantalla|LessThan39~1_combout\,
	combout => \Pantalla|signos~48_combout\);

-- Location: LCCOMB_X39_Y26_N14
\Pantalla|signos~89\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~89_combout\ = (\Pantalla|LessThan90~0_combout\ & ((\Pantalla|q_reg_2\(8)) # ((\Pantalla|LessThan87~0_combout\) # (\Pantalla|q_reg_2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(8),
	datab => \Pantalla|LessThan90~0_combout\,
	datac => \Pantalla|LessThan87~0_combout\,
	datad => \Pantalla|q_reg_2\(9),
	combout => \Pantalla|signos~89_combout\);

-- Location: LCCOMB_X41_Y28_N20
\Pantalla|signos~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~20_combout\ = (\Pantalla|q_reg_2\(5) & (!\Pantalla|q_reg_2\(6) & (\Pantalla|LessThan28~0_combout\))) # (!\Pantalla|q_reg_2\(5) & (\Pantalla|q_reg_2\(6) & ((\Pantalla|LessThan29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(5),
	datab => \Pantalla|q_reg_2\(6),
	datac => \Pantalla|LessThan28~0_combout\,
	datad => \Pantalla|LessThan29~0_combout\,
	combout => \Pantalla|signos~20_combout\);

-- Location: LCCOMB_X40_Y26_N24
\Pantalla|signos~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~21_combout\ = (!\Pantalla|q_reg_2\(9) & (!\Pantalla|q_reg_2\(7) & (\Pantalla|signos~20_combout\ & \Pantalla|q_reg_2\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(9),
	datab => \Pantalla|q_reg_2\(7),
	datac => \Pantalla|signos~20_combout\,
	datad => \Pantalla|q_reg_2\(8),
	combout => \Pantalla|signos~21_combout\);

-- Location: LCCOMB_X39_Y26_N2
\Pantalla|signos~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~22_combout\ = (\Pantalla|signos~89_combout\) # ((\Pantalla|signos~21_combout\) # ((!\Pantalla|LessThan93~0_combout\ & !\Pantalla|LessThan94~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan93~0_combout\,
	datab => \Pantalla|LessThan94~0_combout\,
	datac => \Pantalla|signos~89_combout\,
	datad => \Pantalla|signos~21_combout\,
	combout => \Pantalla|signos~22_combout\);

-- Location: LCCOMB_X39_Y25_N14
\Pantalla|LessThan5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan5~0_combout\ = (\Pantalla|q_reg_2\(5) & (\Pantalla|q_reg_2\(6) & (\Pantalla|q_reg_2\(8) & \Pantalla|q_reg_2\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(5),
	datab => \Pantalla|q_reg_2\(6),
	datac => \Pantalla|q_reg_2\(8),
	datad => \Pantalla|q_reg_2\(7),
	combout => \Pantalla|LessThan5~0_combout\);

-- Location: LCCOMB_X41_Y28_N6
\Pantalla|LessThan127~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan127~0_combout\ = (!\Pantalla|q_reg_2\(6) & !\Pantalla|q_reg_2\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Pantalla|q_reg_2\(6),
	datad => \Pantalla|q_reg_2\(7),
	combout => \Pantalla|LessThan127~0_combout\);

-- Location: LCCOMB_X41_Y25_N8
\Pantalla|exterior~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|exterior~0_combout\ = (((!\Pantalla|q_reg_2\(3)) # (!\Pantalla|q_reg_2\(2))) # (!\Pantalla|q_reg_2\(4))) # (!\Pantalla|q_reg_2\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(5),
	datab => \Pantalla|q_reg_2\(4),
	datac => \Pantalla|q_reg_2\(2),
	datad => \Pantalla|q_reg_2\(3),
	combout => \Pantalla|exterior~0_combout\);

-- Location: LCCOMB_X40_Y25_N28
\Pantalla|exterior~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|exterior~1_combout\ = (\Pantalla|LessThan127~0_combout\ & (!\Pantalla|q_reg_1\(9) & (\Pantalla|exterior~0_combout\ & !\Pantalla|q_reg_2\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan127~0_combout\,
	datab => \Pantalla|q_reg_1\(9),
	datac => \Pantalla|exterior~0_combout\,
	datad => \Pantalla|q_reg_2\(8),
	combout => \Pantalla|exterior~1_combout\);

-- Location: LCCOMB_X40_Y29_N30
\Pantalla|LessThan139~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan139~1_combout\ = (!\Pantalla|q_reg_1\(4) & ((!\Pantalla|LessThan121~0_combout\) # (!\Pantalla|q_reg_1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|q_reg_1\(4),
	datac => \Pantalla|q_reg_1\(3),
	datad => \Pantalla|LessThan121~0_combout\,
	combout => \Pantalla|LessThan139~1_combout\);

-- Location: LCCOMB_X40_Y29_N8
\Pantalla|exterior_h_1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|exterior_h_1~0_combout\ = (\Pantalla|q_reg_1\(6) & (\Pantalla|q_reg_1\(7) & ((\Pantalla|q_reg_1\(5)) # (!\Pantalla|LessThan139~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan139~1_combout\,
	datab => \Pantalla|q_reg_1\(5),
	datac => \Pantalla|q_reg_1\(6),
	datad => \Pantalla|q_reg_1\(7),
	combout => \Pantalla|exterior_h_1~0_combout\);

-- Location: LCCOMB_X38_Y28_N8
\Pantalla|LessThan140~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan140~0_combout\ = (\Pantalla|q_reg_1\(5) & \Pantalla|q_reg_1\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|q_reg_1\(5),
	datac => \Pantalla|q_reg_1\(4),
	combout => \Pantalla|LessThan140~0_combout\);

-- Location: LCCOMB_X38_Y28_N10
\Pantalla|LessThan140~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan140~1_combout\ = (\Pantalla|q_reg_1\(6)) # ((\Pantalla|LessThan140~0_combout\ & ((\Pantalla|q_reg_1\(3)) # (!\Pantalla|LessThan129~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan129~0_combout\,
	datab => \Pantalla|q_reg_1\(6),
	datac => \Pantalla|LessThan140~0_combout\,
	datad => \Pantalla|q_reg_1\(3),
	combout => \Pantalla|LessThan140~1_combout\);

-- Location: LCCOMB_X40_Y26_N8
\Pantalla|exterior~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|exterior~2_combout\ = (\Pantalla|q_reg_1\(7) & (\Pantalla|LessThan140~1_combout\ & (\Pantalla|q_reg_1\(8) & !\Pantalla|q_reg_1\(9)))) # (!\Pantalla|q_reg_1\(7) & (((!\Pantalla|q_reg_1\(8) & \Pantalla|q_reg_1\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(7),
	datab => \Pantalla|LessThan140~1_combout\,
	datac => \Pantalla|q_reg_1\(8),
	datad => \Pantalla|q_reg_1\(9),
	combout => \Pantalla|exterior~2_combout\);

-- Location: LCCOMB_X40_Y26_N30
\Pantalla|exterior~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|exterior~3_combout\ = (\Pantalla|exterior~2_combout\) # ((!\Pantalla|exterior_h_1~0_combout\ & (!\Pantalla|q_reg_1\(8) & !\Pantalla|q_reg_1\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|exterior_h_1~0_combout\,
	datab => \Pantalla|exterior~2_combout\,
	datac => \Pantalla|q_reg_1\(8),
	datad => \Pantalla|q_reg_1\(9),
	combout => \Pantalla|exterior~3_combout\);

-- Location: LCCOMB_X40_Y29_N10
\Pantalla|exterior_h_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|exterior_h_1~1_combout\ = (\Pantalla|q_reg_1\(8) & (((!\Pantalla|q_reg_1\(7)) # (!\Pantalla|LessThan140~1_combout\)))) # (!\Pantalla|q_reg_1\(8) & (\Pantalla|exterior_h_1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|exterior_h_1~0_combout\,
	datab => \Pantalla|q_reg_1\(8),
	datac => \Pantalla|LessThan140~1_combout\,
	datad => \Pantalla|q_reg_1\(7),
	combout => \Pantalla|exterior_h_1~1_combout\);

-- Location: LCCOMB_X40_Y25_N18
\Pantalla|exterior~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|exterior~4_combout\ = (\Pantalla|LessThan5~0_combout\ & (\Pantalla|exterior~1_combout\ & ((\Pantalla|exterior_h_1~1_combout\)))) # (!\Pantalla|LessThan5~0_combout\ & ((\Pantalla|exterior~3_combout\) # ((\Pantalla|exterior~1_combout\ & 
-- \Pantalla|exterior_h_1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan5~0_combout\,
	datab => \Pantalla|exterior~1_combout\,
	datac => \Pantalla|exterior~3_combout\,
	datad => \Pantalla|exterior_h_1~1_combout\,
	combout => \Pantalla|exterior~4_combout\);

-- Location: LCCOMB_X40_Y26_N16
\Pantalla|exterior_h_1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|exterior_h_1~2_combout\ = (!\Pantalla|q_reg_1\(9) & (((!\Pantalla|q_reg_1\(8)) # (!\Pantalla|LessThan140~1_combout\)) # (!\Pantalla|q_reg_1\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(7),
	datab => \Pantalla|LessThan140~1_combout\,
	datac => \Pantalla|q_reg_1\(8),
	datad => \Pantalla|q_reg_1\(9),
	combout => \Pantalla|exterior_h_1~2_combout\);

-- Location: LCCOMB_X40_Y26_N2
\Pantalla|exterior_h_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|exterior_h_1~3_combout\ = ((!\Pantalla|q_reg_1\(8) & !\Pantalla|exterior_h_1~0_combout\)) # (!\Pantalla|exterior_h_1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|exterior_h_1~2_combout\,
	datac => \Pantalla|q_reg_1\(8),
	datad => \Pantalla|exterior_h_1~0_combout\,
	combout => \Pantalla|exterior_h_1~3_combout\);

-- Location: LCCOMB_X43_Y28_N22
\Pantalla|LessThan3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan3~2_combout\ = (\Pantalla|q_reg_2\(6) & \Pantalla|q_reg_2\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(6),
	datad => \Pantalla|q_reg_2\(5),
	combout => \Pantalla|LessThan3~2_combout\);

-- Location: LCCOMB_X40_Y25_N12
\Pantalla|exterior~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|exterior~5_combout\ = (\Pantalla|q_reg_2\(8) & ((\Pantalla|LessThan3~2_combout\ & (\Pantalla|LessThan136~4_combout\ & !\Pantalla|q_reg_2\(7))) # (!\Pantalla|LessThan3~2_combout\ & ((\Pantalla|q_reg_2\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(8),
	datab => \Pantalla|LessThan136~4_combout\,
	datac => \Pantalla|LessThan3~2_combout\,
	datad => \Pantalla|q_reg_2\(7),
	combout => \Pantalla|exterior~5_combout\);

-- Location: LCCOMB_X40_Y25_N10
\Pantalla|exterior~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|exterior~6_combout\ = (!\Pantalla|q_reg_2\(9) & ((\Pantalla|exterior~4_combout\) # ((!\Pantalla|exterior_h_1~3_combout\ & \Pantalla|exterior~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(9),
	datab => \Pantalla|exterior~4_combout\,
	datac => \Pantalla|exterior_h_1~3_combout\,
	datad => \Pantalla|exterior~5_combout\,
	combout => \Pantalla|exterior~6_combout\);

-- Location: LCCOMB_X40_Y28_N24
\Pantalla|g_1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|g_1~4_combout\ = (\Pantalla|q_reg_1\(8) & !\Pantalla|q_reg_1\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(8),
	datad => \Pantalla|q_reg_1\(9),
	combout => \Pantalla|g_1~4_combout\);

-- Location: LCCOMB_X39_Y28_N24
\Pantalla|c_4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|c_4~0_combout\ = (!\Pantalla|q_reg_1\(7) & (!\Pantalla|q_reg_1\(6) & (\Pantalla|q_reg_1\(5) & \Pantalla|g_1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(7),
	datab => \Pantalla|q_reg_1\(6),
	datac => \Pantalla|q_reg_1\(5),
	datad => \Pantalla|g_1~4_combout\,
	combout => \Pantalla|c_4~0_combout\);

-- Location: LCCOMB_X39_Y29_N30
\Pantalla|dos_h_2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|dos_h_2~0_combout\ = ((\Pantalla|LessThan44~0_combout\) # ((!\Pantalla|q_reg_1\(4) & !\Pantalla|LessThan43~0_combout\))) # (!\Pantalla|c_4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|c_4~0_combout\,
	datab => \Pantalla|LessThan44~0_combout\,
	datac => \Pantalla|q_reg_1\(4),
	datad => \Pantalla|LessThan43~0_combout\,
	combout => \Pantalla|dos_h_2~0_combout\);

-- Location: LCCOMB_X39_Y27_N16
\Pantalla|dos_h_2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|dos_h_2~1_combout\ = (\Pantalla|q_reg_1\(9)) # ((\Pantalla|LessThan121~0_combout\) # (!\Pantalla|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|q_reg_1\(9),
	datac => \Pantalla|LessThan121~0_combout\,
	datad => \Pantalla|Equal1~0_combout\,
	combout => \Pantalla|dos_h_2~1_combout\);

-- Location: LCCOMB_X40_Y27_N0
\Pantalla|VGA_ROJO~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_ROJO~0_combout\ = (!\Pantalla|exterior~6_combout\ & (((\Pantalla|dos_h_2~0_combout\ & \Pantalla|dos_h_2~1_combout\)) # (!\Pantalla|signos~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~22_combout\,
	datab => \Pantalla|exterior~6_combout\,
	datac => \Pantalla|dos_h_2~0_combout\,
	datad => \Pantalla|dos_h_2~1_combout\,
	combout => \Pantalla|VGA_ROJO~0_combout\);

-- Location: LCCOMB_X39_Y27_N10
\Pantalla|LessThan41~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan41~0_combout\ = (\Pantalla|q_reg_1\(8) & ((\Pantalla|q_reg_1\(7)) # ((\Pantalla|LessThan38~0_combout\) # (!\Pantalla|val1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(7),
	datab => \Pantalla|val1~2_combout\,
	datac => \Pantalla|q_reg_1\(8),
	datad => \Pantalla|LessThan38~0_combout\,
	combout => \Pantalla|LessThan41~0_combout\);

-- Location: LCCOMB_X42_Y29_N0
\Pantalla|f_1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|f_1~0_combout\ = (\Pantalla|q_reg_1\(6) & (!\Pantalla|q_reg_1\(9) & (\Pantalla|q_reg_1\(8) & !\Pantalla|q_reg_1\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(6),
	datab => \Pantalla|q_reg_1\(9),
	datac => \Pantalla|q_reg_1\(8),
	datad => \Pantalla|q_reg_1\(7),
	combout => \Pantalla|f_1~0_combout\);

-- Location: LCCOMB_X42_Y28_N8
\Pantalla|tres_h_1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|tres_h_1~0_combout\ = (\Pantalla|LessThan63~0_combout\) # ((!\Pantalla|f_1~0_combout\) # (!\Pantalla|LessThan60~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan63~0_combout\,
	datac => \Pantalla|LessThan60~0_combout\,
	datad => \Pantalla|f_1~0_combout\,
	combout => \Pantalla|tres_h_1~0_combout\);

-- Location: LCCOMB_X39_Y27_N24
\Pantalla|signos~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~33_combout\ = (\Pantalla|tres_h_1~0_combout\ & (((\Pantalla|q_reg_1\(9)) # (!\Pantalla|LessThan46~0_combout\)) # (!\Pantalla|LessThan41~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan41~0_combout\,
	datab => \Pantalla|q_reg_1\(9),
	datac => \Pantalla|tres_h_1~0_combout\,
	datad => \Pantalla|LessThan46~0_combout\,
	combout => \Pantalla|signos~33_combout\);

-- Location: LCCOMB_X40_Y27_N20
\Pantalla|signos~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~92_combout\ = (!\Pantalla|q_reg_2\(9) & (\Pantalla|LessThan80~0_combout\ & (!\Pantalla|q_reg_2\(8) & \Pantalla|LessThan82~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(9),
	datab => \Pantalla|LessThan80~0_combout\,
	datac => \Pantalla|q_reg_2\(8),
	datad => \Pantalla|LessThan82~2_combout\,
	combout => \Pantalla|signos~92_combout\);

-- Location: LCCOMB_X40_Y27_N12
\Pantalla|signos~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~34_combout\ = (!\Pantalla|signos~33_combout\ & ((\Pantalla|signos~31_combout\) # ((\Pantalla|LessThan82~3_combout\ & \Pantalla|signos~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~31_combout\,
	datab => \Pantalla|signos~33_combout\,
	datac => \Pantalla|LessThan82~3_combout\,
	datad => \Pantalla|signos~92_combout\,
	combout => \Pantalla|signos~34_combout\);

-- Location: LCCOMB_X39_Y27_N14
\Pantalla|dos_h_7~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|dos_h_7~2_combout\ = (\Pantalla|q_reg_1\(6)) # ((\Pantalla|q_reg_1\(7)) # ((\Pantalla|q_reg_1\(5) & \Pantalla|LessThan44~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(5),
	datab => \Pantalla|LessThan44~0_combout\,
	datac => \Pantalla|q_reg_1\(6),
	datad => \Pantalla|q_reg_1\(7),
	combout => \Pantalla|dos_h_7~2_combout\);

-- Location: LCCOMB_X40_Y27_N10
\Pantalla|signos~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~35_combout\ = ((!\Pantalla|dos_h_7~2_combout\ & (!\Pantalla|q_reg_1\(9) & \Pantalla|LessThan41~0_combout\))) # (!\Pantalla|tres_h_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|dos_h_7~2_combout\,
	datab => \Pantalla|tres_h_1~0_combout\,
	datac => \Pantalla|q_reg_1\(9),
	datad => \Pantalla|LessThan41~0_combout\,
	combout => \Pantalla|signos~35_combout\);

-- Location: LCCOMB_X40_Y28_N8
\Pantalla|signos~93\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~93_combout\ = (\Pantalla|LessThan37~0_combout\ & (!\Pantalla|q_reg_2\(9) & (!\Pantalla|q_reg_2\(8) & !\Pantalla|LessThan57~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan37~0_combout\,
	datab => \Pantalla|q_reg_2\(9),
	datac => \Pantalla|q_reg_2\(8),
	datad => \Pantalla|LessThan57~1_combout\,
	combout => \Pantalla|signos~93_combout\);

-- Location: LCCOMB_X40_Y27_N4
\Pantalla|signos~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~36_combout\ = (\Pantalla|signos~35_combout\ & ((\Pantalla|signos~93_combout\) # ((\Pantalla|LessThan79~0_combout\ & !\Pantalla|LessThan75~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~35_combout\,
	datab => \Pantalla|LessThan79~0_combout\,
	datac => \Pantalla|LessThan75~0_combout\,
	datad => \Pantalla|signos~93_combout\,
	combout => \Pantalla|signos~36_combout\);

-- Location: LCCOMB_X40_Y27_N30
\Pantalla|signos~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~29_combout\ = (!\Pantalla|dos_h_2~1_combout\ & ((\Pantalla|signos~28_combout\) # ((\Pantalla|LessThan79~0_combout\ & \Pantalla|LessThan71~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~28_combout\,
	datab => \Pantalla|LessThan79~0_combout\,
	datac => \Pantalla|LessThan71~1_combout\,
	datad => \Pantalla|dos_h_2~1_combout\,
	combout => \Pantalla|signos~29_combout\);

-- Location: LCCOMB_X42_Y27_N30
\Pantalla|LessThan31~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan31~1_combout\ = (!\Pantalla|q_reg_1\(8) & (!\Pantalla|q_reg_1\(9) & ((\Pantalla|LessThan31~0_combout\) # (!\Pantalla|LessThan30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(8),
	datab => \Pantalla|LessThan31~0_combout\,
	datac => \Pantalla|q_reg_1\(9),
	datad => \Pantalla|LessThan30~0_combout\,
	combout => \Pantalla|LessThan31~1_combout\);

-- Location: LCCOMB_X38_Y28_N2
\Pantalla|c_0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|c_0~0_combout\ = (!\Pantalla|q_reg_1\(9) & (\Pantalla|q_reg_1\(8) & (!\Pantalla|q_reg_1\(6) & \Pantalla|q_reg_1\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(9),
	datab => \Pantalla|q_reg_1\(8),
	datac => \Pantalla|q_reg_1\(6),
	datad => \Pantalla|q_reg_1\(7),
	combout => \Pantalla|c_0~0_combout\);

-- Location: LCCOMB_X42_Y27_N16
\Pantalla|mas_v~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|mas_v~2_combout\ = (((\Pantalla|q_reg_1\(5)) # (!\Pantalla|q_reg_1\(4))) # (!\Pantalla|LessThan78~0_combout\)) # (!\Pantalla|c_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|c_0~0_combout\,
	datab => \Pantalla|LessThan78~0_combout\,
	datac => \Pantalla|q_reg_1\(4),
	datad => \Pantalla|q_reg_1\(5),
	combout => \Pantalla|mas_v~2_combout\);

-- Location: LCCOMB_X42_Y27_N18
\Pantalla|signos~91\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~91_combout\ = (!\Pantalla|q_reg_2\(9) & (!\Pantalla|q_reg_2\(8) & (\Pantalla|LessThan57~1_combout\ & !\Pantalla|mas_v~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(9),
	datab => \Pantalla|q_reg_2\(8),
	datac => \Pantalla|LessThan57~1_combout\,
	datad => \Pantalla|mas_v~2_combout\,
	combout => \Pantalla|signos~91_combout\);

-- Location: LCCOMB_X41_Y27_N10
\Pantalla|signos~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~26_combout\ = (\Pantalla|signos~91_combout\) # ((\Pantalla|LessThan31~1_combout\ & (\Pantalla|LessThan30~2_combout\ & \Pantalla|LessThan33~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan31~1_combout\,
	datab => \Pantalla|LessThan30~2_combout\,
	datac => \Pantalla|LessThan33~1_combout\,
	datad => \Pantalla|signos~91_combout\,
	combout => \Pantalla|signos~26_combout\);

-- Location: LCCOMB_X40_Y27_N8
\Pantalla|VGA_ROJO~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_ROJO~3_combout\ = (!\Pantalla|signos~29_combout\ & ((!\Pantalla|LessThan32~0_combout\) # (!\Pantalla|signos~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~29_combout\,
	datac => \Pantalla|signos~26_combout\,
	datad => \Pantalla|LessThan32~0_combout\,
	combout => \Pantalla|VGA_ROJO~3_combout\);

-- Location: LCCOMB_X42_Y27_N4
\Pantalla|por_h_1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|por_h_1~0_combout\ = (((\Pantalla|q_reg_1\(5)) # (\Pantalla|LessThan69~0_combout\)) # (!\Pantalla|LessThan31~0_combout\)) # (!\Pantalla|c_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|c_0~0_combout\,
	datab => \Pantalla|LessThan31~0_combout\,
	datac => \Pantalla|q_reg_1\(5),
	datad => \Pantalla|LessThan69~0_combout\,
	combout => \Pantalla|por_h_1~0_combout\);

-- Location: LCCOMB_X42_Y27_N0
\Pantalla|mas_h~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|mas_h~0_combout\ = ((\Pantalla|LessThan69~0_combout\) # (!\Pantalla|LessThan99~0_combout\)) # (!\Pantalla|c_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|c_0~0_combout\,
	datab => \Pantalla|LessThan99~0_combout\,
	datad => \Pantalla|LessThan69~0_combout\,
	combout => \Pantalla|mas_h~0_combout\);

-- Location: LCCOMB_X42_Y27_N22
\Pantalla|signos~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~32_combout\ = (!\Pantalla|mas_h~0_combout\ & ((\Pantalla|signos~31_combout\) # ((!\Pantalla|LessThan48~4_combout\ & !\Pantalla|LessThan54~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan48~4_combout\,
	datab => \Pantalla|mas_h~0_combout\,
	datac => \Pantalla|LessThan54~0_combout\,
	datad => \Pantalla|signos~31_combout\,
	combout => \Pantalla|signos~32_combout\);

-- Location: LCCOMB_X40_Y27_N26
\Pantalla|VGA_ROJO~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_ROJO~4_combout\ = (\Pantalla|VGA_ROJO~3_combout\ & (!\Pantalla|signos~32_combout\ & ((\Pantalla|por_h_1~0_combout\) # (!\Pantalla|por_h_8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|por_h_8~0_combout\,
	datab => \Pantalla|VGA_ROJO~3_combout\,
	datac => \Pantalla|por_h_1~0_combout\,
	datad => \Pantalla|signos~32_combout\,
	combout => \Pantalla|VGA_ROJO~4_combout\);

-- Location: LCCOMB_X43_Y26_N12
\Pantalla|por_h_5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|por_h_5~0_combout\ = (\Pantalla|LessThan93~0_combout\ & (!\Pantalla|LessThan90~0_combout\ & !\Pantalla|mas_v~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan93~0_combout\,
	datac => \Pantalla|LessThan90~0_combout\,
	datad => \Pantalla|mas_v~2_combout\,
	combout => \Pantalla|por_h_5~0_combout\);

-- Location: LCCOMB_X39_Y27_N20
\Pantalla|ocho_h_1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|ocho_h_1~2_combout\ = (((\Pantalla|q_reg_1\(9)) # (!\Pantalla|LessThan46~0_combout\)) # (!\Pantalla|q_reg_1\(8))) # (!\Pantalla|LessThan38~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan38~1_combout\,
	datab => \Pantalla|q_reg_1\(8),
	datac => \Pantalla|q_reg_1\(9),
	datad => \Pantalla|LessThan46~0_combout\,
	combout => \Pantalla|ocho_h_1~2_combout\);

-- Location: LCCOMB_X39_Y26_N12
\Pantalla|signos~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~90_combout\ = (\Pantalla|Equal3~1_combout\ & (((!\Pantalla|LessThan126~0_combout\) # (!\Pantalla|q_reg_2\(3))) # (!\Pantalla|q_reg_2\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(4),
	datab => \Pantalla|Equal3~1_combout\,
	datac => \Pantalla|q_reg_2\(3),
	datad => \Pantalla|LessThan126~0_combout\,
	combout => \Pantalla|signos~90_combout\);

-- Location: LCCOMB_X39_Y26_N24
\Pantalla|signos~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~24_combout\ = (\Pantalla|LessThan94~0_combout\ & (!\Pantalla|q_reg_2\(9) & ((\Pantalla|signos~90_combout\) # (!\Pantalla|q_reg_2\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(8),
	datab => \Pantalla|LessThan94~0_combout\,
	datac => \Pantalla|q_reg_2\(9),
	datad => \Pantalla|signos~90_combout\,
	combout => \Pantalla|signos~24_combout\);

-- Location: LCCOMB_X43_Y26_N18
\Pantalla|signos~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~25_combout\ = (\Pantalla|signos~24_combout\) # ((\Pantalla|signos~23_combout\) # ((\Pantalla|LessThan93~0_combout\ & !\Pantalla|LessThan90~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan93~0_combout\,
	datab => \Pantalla|LessThan90~0_combout\,
	datac => \Pantalla|signos~24_combout\,
	datad => \Pantalla|signos~23_combout\,
	combout => \Pantalla|signos~25_combout\);

-- Location: LCCOMB_X43_Y26_N2
\Pantalla|VGA_ROJO~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_ROJO~1_combout\ = (!\Pantalla|por_h_5~0_combout\ & (((\Pantalla|tres_h_1~0_combout\ & \Pantalla|ocho_h_1~2_combout\)) # (!\Pantalla|signos~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|por_h_5~0_combout\,
	datab => \Pantalla|tres_h_1~0_combout\,
	datac => \Pantalla|ocho_h_1~2_combout\,
	datad => \Pantalla|signos~25_combout\,
	combout => \Pantalla|VGA_ROJO~1_combout\);

-- Location: LCCOMB_X41_Y27_N20
\Pantalla|tres_h_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|tres_h_1~1_combout\ = (!\Pantalla|q_reg_2\(6) & (\Pantalla|marco~0_combout\ & (!\Pantalla|n~0_combout\ & !\Pantalla|q_reg_2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(6),
	datab => \Pantalla|marco~0_combout\,
	datac => \Pantalla|n~0_combout\,
	datad => \Pantalla|q_reg_2\(5),
	combout => \Pantalla|tres_h_1~1_combout\);

-- Location: LCCOMB_X41_Y27_N2
\Pantalla|tres_h_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|tres_h_1~3_combout\ = (!\Pantalla|tres_h_1~0_combout\ & (!\Pantalla|tres_h_1~2_combout\ & (\Pantalla|q_reg_2\(7) & \Pantalla|tres_h_1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|tres_h_1~0_combout\,
	datab => \Pantalla|tres_h_1~2_combout\,
	datac => \Pantalla|q_reg_2\(7),
	datad => \Pantalla|tres_h_1~1_combout\,
	combout => \Pantalla|tres_h_1~3_combout\);

-- Location: LCCOMB_X40_Y27_N16
\Pantalla|VGA_ROJO~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_ROJO~2_combout\ = (\Pantalla|VGA_ROJO~1_combout\ & (!\Pantalla|tres_h_1~3_combout\ & ((\Pantalla|dos_h_2~0_combout\) # (!\Pantalla|cinco_v_2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_ROJO~1_combout\,
	datab => \Pantalla|cinco_v_2~0_combout\,
	datac => \Pantalla|dos_h_2~0_combout\,
	datad => \Pantalla|tres_h_1~3_combout\,
	combout => \Pantalla|VGA_ROJO~2_combout\);

-- Location: LCCOMB_X40_Y27_N22
\Pantalla|VGA_ROJO~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_ROJO~5_combout\ = (!\Pantalla|signos~34_combout\ & (!\Pantalla|signos~36_combout\ & (\Pantalla|VGA_ROJO~4_combout\ & \Pantalla|VGA_ROJO~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~34_combout\,
	datab => \Pantalla|signos~36_combout\,
	datac => \Pantalla|VGA_ROJO~4_combout\,
	datad => \Pantalla|VGA_ROJO~2_combout\,
	combout => \Pantalla|VGA_ROJO~5_combout\);

-- Location: LCCOMB_X39_Y29_N14
\Pantalla|LessThan53~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan53~0_combout\ = (\Pantalla|LessThan39~0_combout\ & (((!\Pantalla|q_reg_1\(4) & \Pantalla|LessThan139~0_combout\)) # (!\Pantalla|q_reg_1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan39~0_combout\,
	datab => \Pantalla|q_reg_1\(5),
	datac => \Pantalla|q_reg_1\(4),
	datad => \Pantalla|LessThan139~0_combout\,
	combout => \Pantalla|LessThan53~0_combout\);

-- Location: LCCOMB_X40_Y26_N20
\Pantalla|LessThan53~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan53~1_combout\ = (!\Pantalla|q_reg_1\(9) & ((\Pantalla|LessThan53~0_combout\) # (!\Pantalla|q_reg_1\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan53~0_combout\,
	datac => \Pantalla|q_reg_1\(8),
	datad => \Pantalla|q_reg_1\(9),
	combout => \Pantalla|LessThan53~1_combout\);

-- Location: LCCOMB_X41_Y28_N8
\Pantalla|LessThan55~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan55~1_combout\ = (!\Pantalla|q_reg_2\(6) & (((!\Pantalla|LessThan126~0_combout\ & \Pantalla|LessThan55~0_combout\)) # (!\Pantalla|q_reg_2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan126~0_combout\,
	datab => \Pantalla|q_reg_2\(6),
	datac => \Pantalla|LessThan55~0_combout\,
	datad => \Pantalla|q_reg_2\(5),
	combout => \Pantalla|LessThan55~1_combout\);

-- Location: LCCOMB_X41_Y27_N24
\Pantalla|LessThan55~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan55~2_combout\ = (\Pantalla|LessThan55~1_combout\) # (!\Pantalla|q_reg_2\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Pantalla|q_reg_2\(7),
	datad => \Pantalla|LessThan55~1_combout\,
	combout => \Pantalla|LessThan55~2_combout\);

-- Location: LCCOMB_X41_Y27_N14
\Pantalla|signos~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~44_combout\ = (\Pantalla|LessThan54~0_combout\ & (\Pantalla|LessThan38~2_combout\ & (\Pantalla|LessThan53~1_combout\ & \Pantalla|LessThan55~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan54~0_combout\,
	datab => \Pantalla|LessThan38~2_combout\,
	datac => \Pantalla|LessThan53~1_combout\,
	datad => \Pantalla|LessThan55~2_combout\,
	combout => \Pantalla|signos~44_combout\);

-- Location: LCCOMB_X41_Y28_N22
\Pantalla|signos~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~38_combout\ = (!\Pantalla|ocho_h_1~2_combout\ & (!\Pantalla|LessThan29~0_combout\ & ((\Pantalla|LessThan89~0_combout\) # (!\Pantalla|q_reg_2\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(4),
	datab => \Pantalla|LessThan89~0_combout\,
	datac => \Pantalla|ocho_h_1~2_combout\,
	datad => \Pantalla|LessThan29~0_combout\,
	combout => \Pantalla|signos~38_combout\);

-- Location: LCCOMB_X41_Y28_N4
\Pantalla|signos~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~37_combout\ = (!\Pantalla|LessThan127~0_combout\ & (\Pantalla|LessThan55~0_combout\ & (!\Pantalla|mas_h~0_combout\ & !\Pantalla|LessThan126~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan127~0_combout\,
	datab => \Pantalla|LessThan55~0_combout\,
	datac => \Pantalla|mas_h~0_combout\,
	datad => \Pantalla|LessThan126~0_combout\,
	combout => \Pantalla|signos~37_combout\);

-- Location: LCCOMB_X42_Y28_N22
\Pantalla|igual_h_1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|igual_h_1~0_combout\ = (!\Pantalla|q_reg_1\(4) & (!\Pantalla|q_reg_1\(5) & ((!\Pantalla|Equal1~1_combout\) # (!\Pantalla|q_reg_1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(3),
	datab => \Pantalla|q_reg_1\(4),
	datac => \Pantalla|Equal1~1_combout\,
	datad => \Pantalla|q_reg_1\(5),
	combout => \Pantalla|igual_h_1~0_combout\);

-- Location: LCCOMB_X41_Y28_N16
\Pantalla|igual_h_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|igual_h_1~1_combout\ = ((\Pantalla|igual_h_1~0_combout\) # ((!\Pantalla|bloq_3~0_combout\ & \Pantalla|q_reg_1\(5)))) # (!\Pantalla|f_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|bloq_3~0_combout\,
	datab => \Pantalla|f_1~0_combout\,
	datac => \Pantalla|igual_h_1~0_combout\,
	datad => \Pantalla|q_reg_1\(5),
	combout => \Pantalla|igual_h_1~1_combout\);

-- Location: LCCOMB_X41_Y28_N18
\Pantalla|signos~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~39_combout\ = (\Pantalla|LessThan57~0_combout\ & (!\Pantalla|igual_h_1~1_combout\ & ((\Pantalla|LessThan126~0_combout\) # (!\Pantalla|LessThan55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan57~0_combout\,
	datab => \Pantalla|igual_h_1~1_combout\,
	datac => \Pantalla|LessThan55~0_combout\,
	datad => \Pantalla|LessThan126~0_combout\,
	combout => \Pantalla|signos~39_combout\);

-- Location: LCCOMB_X41_Y28_N12
\Pantalla|signos~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~40_combout\ = (\Pantalla|signos~39_combout\) # ((!\Pantalla|LessThan57~0_combout\ & (!\Pantalla|mas_v~2_combout\ & \Pantalla|LessThan29~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan57~0_combout\,
	datab => \Pantalla|signos~39_combout\,
	datac => \Pantalla|mas_v~2_combout\,
	datad => \Pantalla|LessThan29~0_combout\,
	combout => \Pantalla|signos~40_combout\);

-- Location: LCCOMB_X41_Y28_N2
\Pantalla|signos~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~41_combout\ = (\Pantalla|signos~37_combout\) # ((\Pantalla|q_reg_2\(6) & ((\Pantalla|signos~38_combout\) # (\Pantalla|signos~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~38_combout\,
	datab => \Pantalla|q_reg_2\(6),
	datac => \Pantalla|signos~37_combout\,
	datad => \Pantalla|signos~40_combout\,
	combout => \Pantalla|signos~41_combout\);

-- Location: LCCOMB_X41_Y28_N28
\Pantalla|signos~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~42_combout\ = (\Pantalla|tres_h_1~2_combout\ & (!\Pantalla|LessThan28~0_combout\ & !\Pantalla|ocho_h_1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|tres_h_1~2_combout\,
	datab => \Pantalla|LessThan28~0_combout\,
	datac => \Pantalla|ocho_h_1~2_combout\,
	combout => \Pantalla|signos~42_combout\);

-- Location: LCCOMB_X41_Y28_N10
\Pantalla|signos~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~43_combout\ = (\Pantalla|signos~42_combout\) # ((!\Pantalla|mas_v~2_combout\ & (\Pantalla|LessThan28~0_combout\ & \Pantalla|LessThan48~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|mas_v~2_combout\,
	datab => \Pantalla|LessThan28~0_combout\,
	datac => \Pantalla|LessThan48~5_combout\,
	datad => \Pantalla|signos~42_combout\,
	combout => \Pantalla|signos~43_combout\);

-- Location: LCCOMB_X41_Y28_N0
\Pantalla|signos~98\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~98_combout\ = (!\Pantalla|q_reg_2\(6) & ((\Pantalla|signos~43_combout\) # ((!\Pantalla|LessThan48~5_combout\ & !\Pantalla|igual_h_1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~43_combout\,
	datab => \Pantalla|q_reg_2\(6),
	datac => \Pantalla|LessThan48~5_combout\,
	datad => \Pantalla|igual_h_1~1_combout\,
	combout => \Pantalla|signos~98_combout\);

-- Location: LCCOMB_X41_Y28_N26
\Pantalla|signos~99\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~99_combout\ = (!\Pantalla|q_reg_2\(7) & ((\Pantalla|q_reg_2\(5) & ((\Pantalla|signos~98_combout\))) # (!\Pantalla|q_reg_2\(5) & (\Pantalla|signos~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(7),
	datab => \Pantalla|signos~41_combout\,
	datac => \Pantalla|q_reg_2\(5),
	datad => \Pantalla|signos~98_combout\,
	combout => \Pantalla|signos~99_combout\);

-- Location: LCCOMB_X41_Y26_N4
\Pantalla|LessThan6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan6~0_combout\ = (\Pantalla|q_reg_2\(2) & (\Pantalla|q_reg_2\(3) & ((\Pantalla|q_reg_2\(1)) # (\Pantalla|q_reg_2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(2),
	datab => \Pantalla|q_reg_2\(1),
	datac => \Pantalla|q_reg_2\(0),
	datad => \Pantalla|q_reg_2\(3),
	combout => \Pantalla|LessThan6~0_combout\);

-- Location: LCCOMB_X42_Y27_N8
\Pantalla|signos~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~45_combout\ = (\Pantalla|LessThan30~0_combout\ & (!\Pantalla|LessThan69~0_combout\ & ((\Pantalla|LessThan6~0_combout\) # (\Pantalla|q_reg_2\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan6~0_combout\,
	datab => \Pantalla|LessThan30~0_combout\,
	datac => \Pantalla|q_reg_2\(4),
	datad => \Pantalla|LessThan69~0_combout\,
	combout => \Pantalla|signos~45_combout\);

-- Location: LCCOMB_X42_Y27_N2
\Pantalla|signos~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~46_combout\ = (\Pantalla|LessThan31~1_combout\ & (\Pantalla|signos~45_combout\ & (\Pantalla|LessThan70~0_combout\ & \Pantalla|signos~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan31~1_combout\,
	datab => \Pantalla|signos~45_combout\,
	datac => \Pantalla|LessThan70~0_combout\,
	datad => \Pantalla|signos~30_combout\,
	combout => \Pantalla|signos~46_combout\);

-- Location: LCCOMB_X42_Y27_N20
\Pantalla|signos~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|signos~47_combout\ = (\Pantalla|q_reg_2\(8) & (((\Pantalla|signos~99_combout\)))) # (!\Pantalla|q_reg_2\(8) & ((\Pantalla|signos~44_combout\) # ((\Pantalla|signos~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~44_combout\,
	datab => \Pantalla|q_reg_2\(8),
	datac => \Pantalla|signos~99_combout\,
	datad => \Pantalla|signos~46_combout\,
	combout => \Pantalla|signos~47_combout\);

-- Location: LCCOMB_X40_Y27_N28
\Pantalla|VGA_ROJO~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_ROJO~6_combout\ = (\Pantalla|VGA_ROJO~0_combout\ & (\Pantalla|VGA_ROJO~5_combout\ & ((\Pantalla|q_reg_2\(9)) # (!\Pantalla|signos~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(9),
	datab => \Pantalla|VGA_ROJO~0_combout\,
	datac => \Pantalla|VGA_ROJO~5_combout\,
	datad => \Pantalla|signos~47_combout\,
	combout => \Pantalla|VGA_ROJO~6_combout\);

-- Location: LCCOMB_X40_Y25_N22
\Pantalla|VGA_ROJO~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_ROJO~7_combout\ = (\Pantalla|VGA_ROJO~6_combout\ & ((\Pantalla|q_reg_1\(9)) # ((!\Pantalla|signos~88_combout\ & !\Pantalla|signos~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|signos~88_combout\,
	datab => \Pantalla|signos~48_combout\,
	datac => \Pantalla|VGA_ROJO~6_combout\,
	datad => \Pantalla|q_reg_1\(9),
	combout => \Pantalla|VGA_ROJO~7_combout\);

-- Location: LCCOMB_X40_Y25_N24
\Pantalla|marco~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|marco~2_combout\ = (!\Pantalla|q_reg_2\(8) & (!\Pantalla|q_reg_2\(9) & !\Pantalla|q_reg_2\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(8),
	datac => \Pantalla|q_reg_2\(9),
	datad => \Pantalla|q_reg_2\(7),
	combout => \Pantalla|marco~2_combout\);

-- Location: LCCOMB_X43_Y28_N14
\Pantalla|LessThan155~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan155~0_combout\ = (\Pantalla|marco~2_combout\ & (((\Pantalla|LessThan85~0_combout\ & !\Pantalla|q_reg_2\(5))) # (!\Pantalla|q_reg_2\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(6),
	datab => \Pantalla|LessThan85~0_combout\,
	datac => \Pantalla|marco~2_combout\,
	datad => \Pantalla|q_reg_2\(5),
	combout => \Pantalla|LessThan155~0_combout\);

-- Location: LCCOMB_X43_Y28_N0
\Pantalla|LessThan154~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan154~0_combout\ = ((\Pantalla|q_reg_2\(6) & ((\Pantalla|LessThan84~1_combout\) # (\Pantalla|q_reg_2\(5))))) # (!\Pantalla|marco~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(6),
	datab => \Pantalla|LessThan84~1_combout\,
	datac => \Pantalla|marco~2_combout\,
	datad => \Pantalla|q_reg_2\(5),
	combout => \Pantalla|LessThan154~0_combout\);

-- Location: LCCOMB_X43_Y27_N8
\Pantalla|VGA_blank_5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_5~0_combout\ = (((!\Pantalla|LessThan154~0_combout\) # (!\Pantalla|LessThan155~0_combout\)) # (!\Pantalla|LessThan41~0_combout\)) # (!\enganche_n|q_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enganche_n|q_reg~q\,
	datab => \Pantalla|LessThan41~0_combout\,
	datac => \Pantalla|LessThan155~0_combout\,
	datad => \Pantalla|LessThan154~0_combout\,
	combout => \Pantalla|VGA_blank_5~0_combout\);

-- Location: LCCOMB_X51_Y37_N12
\Pantalla|VGA_blank~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank~18_combout\ = (!\enganche_add|q_reg~q\ & (!\enganche_mult|q_reg~q\ & ((\Pantalla|VGA_blank_5~0_combout\) # (!\Pantalla|LessThan53~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank_5~0_combout\,
	datab => \enganche_add|q_reg~q\,
	datac => \Pantalla|LessThan53~1_combout\,
	datad => \enganche_mult|q_reg~q\,
	combout => \Pantalla|VGA_blank~18_combout\);

-- Location: LCCOMB_X41_Y25_N20
\Pantalla|LessThan153~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan153~0_combout\ = (!\Pantalla|q_reg_2\(4) & (((!\Pantalla|q_reg_2\(3)) # (!\Pantalla|q_reg_2\(1))) # (!\Pantalla|q_reg_2\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(2),
	datab => \Pantalla|q_reg_2\(4),
	datac => \Pantalla|q_reg_2\(1),
	datad => \Pantalla|q_reg_2\(3),
	combout => \Pantalla|LessThan153~0_combout\);

-- Location: LCCOMB_X43_Y28_N28
\Pantalla|d_0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|d_0~0_combout\ = (\Pantalla|marco~2_combout\ & (\Pantalla|LessThan3~4_combout\ & ((\Pantalla|LessThan153~0_combout\) # (!\Pantalla|LessThan3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan153~0_combout\,
	datab => \Pantalla|LessThan3~2_combout\,
	datac => \Pantalla|marco~2_combout\,
	datad => \Pantalla|LessThan3~4_combout\,
	combout => \Pantalla|d_0~0_combout\);

-- Location: LCCOMB_X43_Y28_N18
\Pantalla|LessThan144~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan144~0_combout\ = ((\Pantalla|q_reg_2\(6) & ((\Pantalla|q_reg_2\(5)) # (!\Pantalla|LessThan4~1_combout\)))) # (!\Pantalla|marco~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(6),
	datab => \Pantalla|LessThan4~1_combout\,
	datac => \Pantalla|marco~2_combout\,
	datad => \Pantalla|q_reg_2\(5),
	combout => \Pantalla|LessThan144~0_combout\);

-- Location: LCCOMB_X43_Y28_N12
\Pantalla|a_0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|a_0~0_combout\ = (\Pantalla|LessThan144~0_combout\ & (\Pantalla|marco~2_combout\ & ((\Pantalla|LessThan76~0_combout\) # (!\Pantalla|q_reg_2\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(6),
	datab => \Pantalla|LessThan144~0_combout\,
	datac => \Pantalla|marco~2_combout\,
	datad => \Pantalla|LessThan76~0_combout\,
	combout => \Pantalla|a_0~0_combout\);

-- Location: LCCOMB_X44_Y28_N12
\Pantalla|VGA_blank_4~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_4~5_combout\ = (\Pantalla|d_0~0_combout\) # ((\Pantalla|a_0~0_combout\) # ((\Pantalla|LessThan154~0_combout\ & \Pantalla|LessThan155~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|d_0~0_combout\,
	datab => \Pantalla|a_0~0_combout\,
	datac => \Pantalla|LessThan154~0_combout\,
	datad => \Pantalla|LessThan155~0_combout\,
	combout => \Pantalla|VGA_blank_4~5_combout\);

-- Location: LCCOMB_X44_Y32_N26
\Pantalla|g_4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|g_4~0_combout\ = (((!\Pantalla|LessThan129~0_combout\ & \Pantalla|q_reg_1\(3))) # (!\Pantalla|c_4~0_combout\)) # (!\Pantalla|LessThan44~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan129~0_combout\,
	datab => \Pantalla|LessThan44~0_combout\,
	datac => \Pantalla|c_4~0_combout\,
	datad => \Pantalla|q_reg_1\(3),
	combout => \Pantalla|g_4~0_combout\);

-- Location: LCCOMB_X39_Y25_N4
\Pantalla|marco~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|marco~1_combout\ = (\Pantalla|q_reg_2\(5) & \Pantalla|q_reg_2\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Pantalla|q_reg_2\(5),
	datad => \Pantalla|q_reg_2\(4),
	combout => \Pantalla|marco~1_combout\);

-- Location: LCCOMB_X39_Y25_N24
\Pantalla|LessThan6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan6~1_combout\ = (\Pantalla|LessThan126~0_combout\ & (\Pantalla|marco~1_combout\ & (\Pantalla|q_reg_2\(3) & \Pantalla|q_reg_2\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan126~0_combout\,
	datab => \Pantalla|marco~1_combout\,
	datac => \Pantalla|q_reg_2\(3),
	datad => \Pantalla|q_reg_2\(6),
	combout => \Pantalla|LessThan6~1_combout\);

-- Location: LCCOMB_X40_Y25_N4
\Pantalla|n~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|n~19_combout\ = (\Pantalla|q_reg_2\(8) & (\Pantalla|LessThan136~4_combout\ & (\Pantalla|LessThan3~2_combout\))) # (!\Pantalla|q_reg_2\(8) & (((\Pantalla|LessThan6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(8),
	datab => \Pantalla|LessThan136~4_combout\,
	datac => \Pantalla|LessThan3~2_combout\,
	datad => \Pantalla|LessThan6~1_combout\,
	combout => \Pantalla|n~19_combout\);

-- Location: LCCOMB_X40_Y25_N26
\Pantalla|n~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|n~20_combout\ = (!\Pantalla|q_reg_1\(9) & (\Pantalla|q_reg_2\(8) $ (((\Pantalla|q_reg_2\(7)) # (\Pantalla|n~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(8),
	datab => \Pantalla|q_reg_2\(7),
	datac => \Pantalla|n~19_combout\,
	datad => \Pantalla|q_reg_1\(9),
	combout => \Pantalla|n~20_combout\);

-- Location: LCCOMB_X42_Y26_N8
\Pantalla|LessThan119~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan119~1_combout\ = (\Pantalla|LessThan119~0_combout\) # ((\Pantalla|q_reg_2\(5)) # ((\Pantalla|q_reg_2\(6)) # (!\Pantalla|LessThan55~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan119~0_combout\,
	datab => \Pantalla|q_reg_2\(5),
	datac => \Pantalla|q_reg_2\(6),
	datad => \Pantalla|LessThan55~0_combout\,
	combout => \Pantalla|LessThan119~1_combout\);

-- Location: LCCOMB_X39_Y25_N22
\Pantalla|n~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|n~9_combout\ = (!\Pantalla|LessThan89~0_combout\ & (!\Pantalla|q_reg_2\(6) & (\Pantalla|marco~1_combout\ & !\Pantalla|LessThan124~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan89~0_combout\,
	datab => \Pantalla|q_reg_2\(6),
	datac => \Pantalla|marco~1_combout\,
	datad => \Pantalla|LessThan124~0_combout\,
	combout => \Pantalla|n~9_combout\);

-- Location: LCCOMB_X39_Y25_N30
\Pantalla|n~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|n~10_combout\ = (\Pantalla|q_reg_2\(7) & (((\Pantalla|n~9_combout\)) # (!\Pantalla|LessThan119~1_combout\))) # (!\Pantalla|q_reg_2\(7) & (((\Pantalla|LessThan6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan119~1_combout\,
	datab => \Pantalla|q_reg_2\(7),
	datac => \Pantalla|n~9_combout\,
	datad => \Pantalla|LessThan6~1_combout\,
	combout => \Pantalla|n~10_combout\);

-- Location: LCCOMB_X43_Y28_N24
\Pantalla|n~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|n~1_combout\ = (\Pantalla|q_reg_2\(6) & (\Pantalla|q_reg_2\(7) & (!\Pantalla|LessThan4~1_combout\ & \Pantalla|q_reg_2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(6),
	datab => \Pantalla|q_reg_2\(7),
	datac => \Pantalla|LessThan4~1_combout\,
	datad => \Pantalla|q_reg_2\(5),
	combout => \Pantalla|n~1_combout\);

-- Location: LCCOMB_X40_Y28_N12
\Pantalla|n~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|n~5_combout\ = (\Pantalla|n~1_combout\ & (((!\Pantalla|LessThan126~0_combout\ & !\Pantalla|q_reg_2\(3))) # (!\Pantalla|q_reg_2\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan126~0_combout\,
	datab => \Pantalla|q_reg_2\(3),
	datac => \Pantalla|q_reg_2\(4),
	datad => \Pantalla|n~1_combout\,
	combout => \Pantalla|n~5_combout\);

-- Location: LCCOMB_X41_Y25_N14
\Pantalla|n~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|n~6_combout\ = (\Pantalla|q_reg_2\(5) & (\Pantalla|n~0_combout\ & ((\Pantalla|q_reg_2\(1)) # (!\Pantalla|LessThan89~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan89~0_combout\,
	datab => \Pantalla|q_reg_2\(1),
	datac => \Pantalla|q_reg_2\(5),
	datad => \Pantalla|n~0_combout\,
	combout => \Pantalla|n~6_combout\);

-- Location: LCCOMB_X41_Y25_N6
\Pantalla|n~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|n~2_combout\ = (\Pantalla|q_reg_2\(6) & ((\Pantalla|q_reg_2\(5)) # ((\Pantalla|LessThan3~3_combout\ & \Pantalla|q_reg_2\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(5),
	datab => \Pantalla|LessThan3~3_combout\,
	datac => \Pantalla|q_reg_2\(6),
	datad => \Pantalla|q_reg_2\(4),
	combout => \Pantalla|n~2_combout\);

-- Location: LCCOMB_X41_Y25_N12
\Pantalla|n~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|n~7_combout\ = (\Pantalla|n~6_combout\) # ((\Pantalla|n~2_combout\ & ((!\Pantalla|q_reg_2\(5)) # (!\Pantalla|LessThan136~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan136~4_combout\,
	datab => \Pantalla|n~6_combout\,
	datac => \Pantalla|q_reg_2\(5),
	datad => \Pantalla|n~2_combout\,
	combout => \Pantalla|n~7_combout\);

-- Location: LCCOMB_X41_Y25_N26
\Pantalla|n~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|n~8_combout\ = (\Pantalla|n~5_combout\) # ((!\Pantalla|q_reg_2\(7) & (\Pantalla|q_reg_2\(8) & \Pantalla|n~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|n~5_combout\,
	datab => \Pantalla|q_reg_2\(7),
	datac => \Pantalla|q_reg_2\(8),
	datad => \Pantalla|n~7_combout\,
	combout => \Pantalla|n~8_combout\);

-- Location: LCCOMB_X40_Y25_N2
\Pantalla|n~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|n~11_combout\ = (!\Pantalla|exterior_h_1~3_combout\ & ((\Pantalla|n~8_combout\) # ((!\Pantalla|q_reg_2\(8) & \Pantalla|n~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(8),
	datab => \Pantalla|n~10_combout\,
	datac => \Pantalla|exterior_h_1~3_combout\,
	datad => \Pantalla|n~8_combout\,
	combout => \Pantalla|n~11_combout\);

-- Location: LCCOMB_X40_Y26_N12
\Pantalla|n~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|n~3_combout\ = (\Pantalla|q_reg_2\(9)) # ((\Pantalla|q_reg_1\(9) & ((\Pantalla|q_reg_1\(8)) # (\Pantalla|q_reg_1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(9),
	datab => \Pantalla|q_reg_1\(8),
	datac => \Pantalla|q_reg_1\(7),
	datad => \Pantalla|q_reg_1\(9),
	combout => \Pantalla|n~3_combout\);

-- Location: LCCOMB_X40_Y26_N26
\Pantalla|n~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|n~4_combout\ = (\Pantalla|n~3_combout\) # ((\Pantalla|q_reg_2\(5) & (\Pantalla|q_reg_2\(8) & \Pantalla|LessThan70~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(5),
	datab => \Pantalla|q_reg_2\(8),
	datac => \Pantalla|LessThan70~0_combout\,
	datad => \Pantalla|n~3_combout\,
	combout => \Pantalla|n~4_combout\);

-- Location: LCCOMB_X40_Y29_N28
\Pantalla|LessThan117~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan117~0_combout\ = (\Pantalla|q_reg_1\(4) & ((\Pantalla|Equal1~1_combout\) # (\Pantalla|q_reg_1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|Equal1~1_combout\,
	datab => \Pantalla|q_reg_1\(4),
	datac => \Pantalla|q_reg_1\(3),
	combout => \Pantalla|LessThan117~0_combout\);

-- Location: LCCOMB_X40_Y29_N2
\Pantalla|bloq_1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|bloq_1~0_combout\ = (!\Pantalla|LessThan117~0_combout\ & (!\Pantalla|q_reg_1\(5) & !\Pantalla|q_reg_1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|LessThan117~0_combout\,
	datac => \Pantalla|q_reg_1\(5),
	datad => \Pantalla|q_reg_1\(8),
	combout => \Pantalla|bloq_1~0_combout\);

-- Location: LCCOMB_X39_Y29_N4
\Pantalla|LessThan22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan22~0_combout\ = ((!\Pantalla|q_reg_1\(2)) # (!\Pantalla|q_reg_1\(3))) # (!\Pantalla|q_reg_1\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(4),
	datac => \Pantalla|q_reg_1\(3),
	datad => \Pantalla|q_reg_1\(2),
	combout => \Pantalla|LessThan22~0_combout\);

-- Location: LCCOMB_X39_Y28_N4
\Pantalla|bloq_0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|bloq_0~0_combout\ = (!\Pantalla|LessThan129~0_combout\ & (\Pantalla|q_reg_1\(3) & \Pantalla|q_reg_1\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan129~0_combout\,
	datac => \Pantalla|q_reg_1\(3),
	datad => \Pantalla|q_reg_1\(4),
	combout => \Pantalla|bloq_0~0_combout\);

-- Location: LCCOMB_X41_Y29_N28
\Pantalla|LessThan122~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan122~0_combout\ = (\Pantalla|q_reg_1\(4) & ((\Pantalla|q_reg_1\(3)) # ((\Pantalla|q_reg_1\(2)) # (\Pantalla|q_reg_1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(3),
	datab => \Pantalla|q_reg_1\(2),
	datac => \Pantalla|q_reg_1\(4),
	datad => \Pantalla|q_reg_1\(1),
	combout => \Pantalla|LessThan122~0_combout\);

-- Location: LCCOMB_X40_Y29_N0
\Pantalla|n~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|n~12_combout\ = (\Pantalla|q_reg_1\(6) & (\Pantalla|LessThan22~0_combout\ & ((\Pantalla|LessThan122~0_combout\)))) # (!\Pantalla|q_reg_1\(6) & (((\Pantalla|bloq_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(6),
	datab => \Pantalla|LessThan22~0_combout\,
	datac => \Pantalla|bloq_0~0_combout\,
	datad => \Pantalla|LessThan122~0_combout\,
	combout => \Pantalla|n~12_combout\);

-- Location: LCCOMB_X41_Y29_N6
\Pantalla|n~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|n~13_combout\ = (!\Pantalla|q_reg_1\(6) & ((\Pantalla|q_reg_1\(2) & ((!\Pantalla|q_reg_1\(3)) # (!\Pantalla|q_reg_1\(1)))) # (!\Pantalla|q_reg_1\(2) & ((\Pantalla|q_reg_1\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(1),
	datab => \Pantalla|q_reg_1\(2),
	datac => \Pantalla|q_reg_1\(3),
	datad => \Pantalla|q_reg_1\(6),
	combout => \Pantalla|n~13_combout\);

-- Location: LCCOMB_X41_Y29_N4
\Pantalla|n~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|n~14_combout\ = (\Pantalla|n~13_combout\) # ((!\Pantalla|LessThan121~0_combout\ & (!\Pantalla|q_reg_1\(3) & \Pantalla|q_reg_1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|n~13_combout\,
	datab => \Pantalla|LessThan121~0_combout\,
	datac => \Pantalla|q_reg_1\(3),
	datad => \Pantalla|q_reg_1\(6),
	combout => \Pantalla|n~14_combout\);

-- Location: LCCOMB_X40_Y29_N18
\Pantalla|n~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|n~15_combout\ = (\Pantalla|q_reg_1\(5) & (\Pantalla|n~12_combout\)) # (!\Pantalla|q_reg_1\(5) & (((!\Pantalla|q_reg_1\(4) & \Pantalla|n~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(5),
	datab => \Pantalla|n~12_combout\,
	datac => \Pantalla|q_reg_1\(4),
	datad => \Pantalla|n~14_combout\,
	combout => \Pantalla|n~15_combout\);

-- Location: LCCOMB_X39_Y29_N6
\Pantalla|n~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|n~16_combout\ = (\Pantalla|q_reg_1\(5) & ((\Pantalla|q_reg_1\(4)) # (\Pantalla|LessThan61~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(4),
	datab => \Pantalla|LessThan61~0_combout\,
	datac => \Pantalla|q_reg_1\(5),
	combout => \Pantalla|n~16_combout\);

-- Location: LCCOMB_X40_Y29_N4
\Pantalla|n~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|n~17_combout\ = (\Pantalla|q_reg_1\(7) & (!\Pantalla|LessThan140~1_combout\ & ((\Pantalla|n~16_combout\)))) # (!\Pantalla|q_reg_1\(7) & (((\Pantalla|n~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan140~1_combout\,
	datab => \Pantalla|n~15_combout\,
	datac => \Pantalla|n~16_combout\,
	datad => \Pantalla|q_reg_1\(7),
	combout => \Pantalla|n~17_combout\);

-- Location: LCCOMB_X40_Y29_N26
\Pantalla|n~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|n~18_combout\ = (\Pantalla|exterior_h_1~0_combout\ & ((\Pantalla|bloq_1~0_combout\) # ((\Pantalla|n~17_combout\ & \Pantalla|q_reg_1\(8))))) # (!\Pantalla|exterior_h_1~0_combout\ & (((\Pantalla|n~17_combout\ & \Pantalla|q_reg_1\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|exterior_h_1~0_combout\,
	datab => \Pantalla|bloq_1~0_combout\,
	datac => \Pantalla|n~17_combout\,
	datad => \Pantalla|q_reg_1\(8),
	combout => \Pantalla|n~18_combout\);

-- Location: LCCOMB_X40_Y25_N20
\Pantalla|n~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|n~21_combout\ = (\Pantalla|n~11_combout\) # ((\Pantalla|n~4_combout\) # ((\Pantalla|n~20_combout\ & \Pantalla|n~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|n~20_combout\,
	datab => \Pantalla|n~11_combout\,
	datac => \Pantalla|n~4_combout\,
	datad => \Pantalla|n~18_combout\,
	combout => \Pantalla|n~21_combout\);

-- Location: LCCOMB_X43_Y31_N26
\Pantalla|c_0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|c_0~3_combout\ = (\Pantalla|marco~2_combout\ & (!\Pantalla|LessThan155~0_combout\ & !\Pantalla|LessThan3~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|marco~2_combout\,
	datac => \Pantalla|LessThan155~0_combout\,
	datad => \Pantalla|LessThan3~4_combout\,
	combout => \Pantalla|c_0~3_combout\);

-- Location: LCCOMB_X43_Y28_N2
\Pantalla|f_0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|f_0~0_combout\ = (!\Pantalla|LessThan154~0_combout\ & (((\Pantalla|q_reg_2\(6) & !\Pantalla|LessThan76~0_combout\)) # (!\Pantalla|marco~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(6),
	datab => \Pantalla|LessThan154~0_combout\,
	datac => \Pantalla|marco~2_combout\,
	datad => \Pantalla|LessThan76~0_combout\,
	combout => \Pantalla|f_0~0_combout\);

-- Location: LCCOMB_X44_Y32_N16
\Pantalla|f_4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|f_4~combout\ = (!\Pantalla|dos_h_2~0_combout\ & \Pantalla|f_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|dos_h_2~0_combout\,
	datad => \Pantalla|f_0~0_combout\,
	combout => \Pantalla|f_4~combout\);

-- Location: LCCOMB_X44_Y32_N6
\Pantalla|VGA_blank_4~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_4~4_combout\ = (\Pantalla|f_4~combout\) # ((\Pantalla|c_4~0_combout\ & (\Pantalla|c_0~3_combout\ & \Pantalla|bloq_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|c_4~0_combout\,
	datab => \Pantalla|c_0~3_combout\,
	datac => \Pantalla|bloq_0~0_combout\,
	datad => \Pantalla|f_4~combout\,
	combout => \Pantalla|VGA_blank_4~4_combout\);

-- Location: LCCOMB_X44_Y28_N22
\Pantalla|VGA_blank_4~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_4~6_combout\ = (!\Pantalla|n~21_combout\ & (!\Pantalla|VGA_blank_4~4_combout\ & ((\Pantalla|g_4~0_combout\) # (!\Pantalla|VGA_blank_4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank_4~5_combout\,
	datab => \Pantalla|g_4~0_combout\,
	datac => \Pantalla|n~21_combout\,
	datad => \Pantalla|VGA_blank_4~4_combout\,
	combout => \Pantalla|VGA_blank_4~6_combout\);

-- Location: LCCOMB_X44_Y32_N28
\Pantalla|VGA_blank_4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_4~2_combout\ = (\Pantalla|bloq_0~0_combout\ & ((\Pantalla|c_0~3_combout\) # (\Pantalla|f_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|c_0~3_combout\,
	datac => \Pantalla|bloq_0~0_combout\,
	datad => \Pantalla|f_0~0_combout\,
	combout => \Pantalla|VGA_blank_4~2_combout\);

-- Location: LCCOMB_X44_Y32_N22
\Pantalla|VGA_blank_4~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_4~3_combout\ = (!\Pantalla|n~21_combout\ & ((!\Pantalla|VGA_blank_4~2_combout\) # (!\Pantalla|c_4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|n~21_combout\,
	datac => \Pantalla|c_4~0_combout\,
	datad => \Pantalla|VGA_blank_4~2_combout\,
	combout => \Pantalla|VGA_blank_4~3_combout\);

-- Location: LCCOMB_X44_Y32_N20
\Pantalla|VGA_blank_4~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_4~8_combout\ = ((!\Pantalla|g_4~0_combout\ & \Pantalla|a_0~0_combout\)) # (!\Pantalla|VGA_blank_4~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|g_4~0_combout\,
	datab => \Pantalla|a_0~0_combout\,
	datac => \Pantalla|VGA_blank_4~3_combout\,
	combout => \Pantalla|VGA_blank_4~8_combout\);

-- Location: LCCOMB_X43_Y28_N8
\Pantalla|g_4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|g_4~combout\ = (\Pantalla|LessThan154~0_combout\ & (\Pantalla|LessThan155~0_combout\ & !\Pantalla|g_4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|LessThan154~0_combout\,
	datac => \Pantalla|LessThan155~0_combout\,
	datad => \Pantalla|g_4~0_combout\,
	combout => \Pantalla|g_4~combout\);

-- Location: LCCOMB_X44_Y32_N10
\Pantalla|VGA_blank_4~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_4~14_combout\ = (\Pantalla|g_4~combout\) # (((\Pantalla|f_0~0_combout\ & !\Pantalla|dos_h_2~0_combout\)) # (!\Pantalla|VGA_blank_4~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|f_0~0_combout\,
	datab => \Pantalla|g_4~combout\,
	datac => \Pantalla|VGA_blank_4~3_combout\,
	datad => \Pantalla|dos_h_2~0_combout\,
	combout => \Pantalla|VGA_blank_4~14_combout\);

-- Location: LCCOMB_X54_Y32_N6
\Pantalla|VGA_blank_4~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_4~7_combout\ = ((!\Pantalla|dos_h_2~0_combout\ & \Pantalla|c_0~3_combout\)) # (!\Pantalla|VGA_blank_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|dos_h_2~0_combout\,
	datab => \Pantalla|c_0~3_combout\,
	datad => \Pantalla|VGA_blank_4~6_combout\,
	combout => \Pantalla|VGA_blank_4~7_combout\);

-- Location: LCCOMB_X54_Y32_N0
\Pantalla|Mux4~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux4~6_combout\ = (\d4[1]~3_combout\ & (((\d4[0]~1_combout\) # (!\Pantalla|VGA_blank_4~7_combout\)))) # (!\d4[1]~3_combout\ & (!\Pantalla|VGA_blank_4~14_combout\ & ((!\d4[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank_4~14_combout\,
	datab => \Pantalla|VGA_blank_4~7_combout\,
	datac => \d4[1]~3_combout\,
	datad => \d4[0]~1_combout\,
	combout => \Pantalla|Mux4~6_combout\);

-- Location: LCCOMB_X54_Y32_N30
\Pantalla|Mux4~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux4~7_combout\ = (\d4[0]~1_combout\ & ((\Pantalla|Mux4~6_combout\ & ((!\Pantalla|VGA_blank_4~8_combout\))) # (!\Pantalla|Mux4~6_combout\ & (\Pantalla|VGA_blank_4~6_combout\)))) # (!\d4[0]~1_combout\ & (((\Pantalla|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d4[0]~1_combout\,
	datab => \Pantalla|VGA_blank_4~6_combout\,
	datac => \Pantalla|VGA_blank_4~8_combout\,
	datad => \Pantalla|Mux4~6_combout\,
	combout => \Pantalla|Mux4~7_combout\);

-- Location: LCCOMB_X44_Y32_N4
\Pantalla|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux4~0_combout\ = (\Pantalla|c_4~0_combout\ & ((\Pantalla|LessThan129~0_combout\) # (!\Pantalla|q_reg_1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan129~0_combout\,
	datac => \Pantalla|c_4~0_combout\,
	datad => \Pantalla|q_reg_1\(3),
	combout => \Pantalla|Mux4~0_combout\);

-- Location: LCCOMB_X44_Y32_N18
\Pantalla|Mux4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux4~1_combout\ = (\Pantalla|Mux4~0_combout\ & (\Pantalla|LessThan44~0_combout\ & ((\Pantalla|d_0~0_combout\) # (\Pantalla|a_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|d_0~0_combout\,
	datab => \Pantalla|a_0~0_combout\,
	datac => \Pantalla|Mux4~0_combout\,
	datad => \Pantalla|LessThan44~0_combout\,
	combout => \Pantalla|Mux4~1_combout\);

-- Location: LCCOMB_X44_Y32_N24
\Pantalla|Mux4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux4~2_combout\ = (!\Pantalla|Mux4~1_combout\ & (\Pantalla|VGA_blank_4~3_combout\ & ((\Pantalla|dos_h_2~0_combout\) # (!\Pantalla|f_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|f_0~0_combout\,
	datab => \Pantalla|Mux4~1_combout\,
	datac => \Pantalla|VGA_blank_4~3_combout\,
	datad => \Pantalla|dos_h_2~0_combout\,
	combout => \Pantalla|Mux4~2_combout\);

-- Location: LCCOMB_X54_Y32_N12
\Pantalla|VGA_blank_4~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_4~12_combout\ = ((\Pantalla|c_0~3_combout\ & !\Pantalla|dos_h_2~0_combout\)) # (!\Pantalla|Mux4~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|c_0~3_combout\,
	datac => \Pantalla|dos_h_2~0_combout\,
	datad => \Pantalla|Mux4~2_combout\,
	combout => \Pantalla|VGA_blank_4~12_combout\);

-- Location: LCCOMB_X54_Y32_N26
\Pantalla|Mux4~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux4~8_combout\ = (\d4[1]~3_combout\ & (((\d4[0]~1_combout\)))) # (!\d4[1]~3_combout\ & ((\d4[0]~1_combout\ & ((\Pantalla|VGA_blank_4~3_combout\))) # (!\d4[0]~1_combout\ & (!\Pantalla|VGA_blank_4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank_4~12_combout\,
	datab => \Pantalla|VGA_blank_4~3_combout\,
	datac => \d4[1]~3_combout\,
	datad => \d4[0]~1_combout\,
	combout => \Pantalla|Mux4~8_combout\);

-- Location: LCCOMB_X44_Y32_N0
\Pantalla|VGA_blank_4~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_4~13_combout\ = (\Pantalla|g_4~combout\) # ((\Pantalla|VGA_blank_4~8_combout\) # ((!\Pantalla|g_4~0_combout\ & \Pantalla|d_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|g_4~0_combout\,
	datab => \Pantalla|g_4~combout\,
	datac => \Pantalla|d_0~0_combout\,
	datad => \Pantalla|VGA_blank_4~8_combout\,
	combout => \Pantalla|VGA_blank_4~13_combout\);

-- Location: LCCOMB_X44_Y32_N2
\Pantalla|VGA_blank_4~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_4~9_combout\ = (\Pantalla|g_4~combout\) # ((\Pantalla|c_4~0_combout\ & (\Pantalla|bloq_0~0_combout\ & \Pantalla|f_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|c_4~0_combout\,
	datab => \Pantalla|bloq_0~0_combout\,
	datac => \Pantalla|g_4~combout\,
	datad => \Pantalla|f_0~0_combout\,
	combout => \Pantalla|VGA_blank_4~9_combout\);

-- Location: LCCOMB_X44_Y32_N8
\Pantalla|VGA_blank_4~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_4~10_combout\ = (\Pantalla|VGA_blank_4~9_combout\) # ((!\Pantalla|g_4~0_combout\ & ((\Pantalla|a_0~0_combout\) # (\Pantalla|d_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|g_4~0_combout\,
	datab => \Pantalla|a_0~0_combout\,
	datac => \Pantalla|d_0~0_combout\,
	datad => \Pantalla|VGA_blank_4~9_combout\,
	combout => \Pantalla|VGA_blank_4~10_combout\);

-- Location: LCCOMB_X44_Y32_N14
\Pantalla|VGA_blank_4~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_4~11_combout\ = (\Pantalla|n~21_combout\) # ((\Pantalla|VGA_blank_4~10_combout\) # ((\Pantalla|c_0~3_combout\ & !\Pantalla|dos_h_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|n~21_combout\,
	datab => \Pantalla|c_0~3_combout\,
	datac => \Pantalla|VGA_blank_4~10_combout\,
	datad => \Pantalla|dos_h_2~0_combout\,
	combout => \Pantalla|VGA_blank_4~11_combout\);

-- Location: LCCOMB_X54_Y32_N28
\Pantalla|Mux4~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux4~9_combout\ = (\Pantalla|Mux4~8_combout\ & (((!\d4[1]~3_combout\)) # (!\Pantalla|VGA_blank_4~13_combout\))) # (!\Pantalla|Mux4~8_combout\ & (((\d4[1]~3_combout\ & !\Pantalla|VGA_blank_4~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|Mux4~8_combout\,
	datab => \Pantalla|VGA_blank_4~13_combout\,
	datac => \d4[1]~3_combout\,
	datad => \Pantalla|VGA_blank_4~11_combout\,
	combout => \Pantalla|Mux4~9_combout\);

-- Location: LCCOMB_X54_Y32_N14
\Pantalla|Mux4~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux4~10_combout\ = (\d4[2]~5_combout\ & (\Pantalla|Mux4~7_combout\)) # (!\d4[2]~5_combout\ & (((!\d4[3]~7_combout\ & \Pantalla|Mux4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|Mux4~7_combout\,
	datab => \d4[2]~5_combout\,
	datac => \d4[3]~7_combout\,
	datad => \Pantalla|Mux4~9_combout\,
	combout => \Pantalla|Mux4~10_combout\);

-- Location: LCCOMB_X43_Y29_N12
\Pantalla|LessThan164~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan164~0_combout\ = (!\Pantalla|q_reg_1\(4) & (((!\Pantalla|q_reg_1\(2) & !\Pantalla|q_reg_1\(1))) # (!\Pantalla|q_reg_1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(4),
	datab => \Pantalla|q_reg_1\(2),
	datac => \Pantalla|q_reg_1\(1),
	datad => \Pantalla|q_reg_1\(3),
	combout => \Pantalla|LessThan164~0_combout\);

-- Location: LCCOMB_X43_Y29_N30
\Pantalla|g_3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|g_3~0_combout\ = ((\Pantalla|LessThan164~0_combout\) # (!\Pantalla|LessThan63~0_combout\)) # (!\Pantalla|f_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|f_1~0_combout\,
	datac => \Pantalla|LessThan63~0_combout\,
	datad => \Pantalla|LessThan164~0_combout\,
	combout => \Pantalla|g_3~0_combout\);

-- Location: LCCOMB_X44_Y30_N8
\Pantalla|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux3~0_combout\ = (!\Pantalla|g_3~0_combout\ & ((\Pantalla|a_0~0_combout\) # (\Pantalla|d_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|a_0~0_combout\,
	datab => \Pantalla|g_3~0_combout\,
	datac => \Pantalla|d_0~0_combout\,
	combout => \Pantalla|Mux3~0_combout\);

-- Location: LCCOMB_X41_Y29_N20
\Pantalla|e_3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|e_3~0_combout\ = (\Pantalla|q_reg_1\(2) & ((\Pantalla|q_reg_1\(3)) # ((!\Pantalla|q_reg_1\(1) & !\Pantalla|q_reg_1\(0))))) # (!\Pantalla|q_reg_1\(2) & ((\Pantalla|q_reg_1\(1)) # ((!\Pantalla|q_reg_1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(1),
	datab => \Pantalla|q_reg_1\(2),
	datac => \Pantalla|q_reg_1\(3),
	datad => \Pantalla|q_reg_1\(0),
	combout => \Pantalla|e_3~0_combout\);

-- Location: LCCOMB_X43_Y29_N16
\Pantalla|e_3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|e_3~1_combout\ = (\Pantalla|q_reg_1\(5)) # ((\Pantalla|e_3~0_combout\) # ((\Pantalla|q_reg_1\(4)) # (!\Pantalla|f_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(5),
	datab => \Pantalla|e_3~0_combout\,
	datac => \Pantalla|q_reg_1\(4),
	datad => \Pantalla|f_1~0_combout\,
	combout => \Pantalla|e_3~1_combout\);

-- Location: LCCOMB_X41_Y29_N14
\Pantalla|c_3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|c_3~1_combout\ = (\Pantalla|q_reg_1\(2) & (((\Pantalla|q_reg_1\(3))))) # (!\Pantalla|q_reg_1\(2) & ((\Pantalla|q_reg_1\(1)) # ((\Pantalla|q_reg_1\(0)) # (!\Pantalla|q_reg_1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(1),
	datab => \Pantalla|q_reg_1\(2),
	datac => \Pantalla|q_reg_1\(3),
	datad => \Pantalla|q_reg_1\(0),
	combout => \Pantalla|c_3~1_combout\);

-- Location: LCCOMB_X42_Y29_N22
\Pantalla|c_3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|c_3~2_combout\ = (\Pantalla|q_reg_1\(5)) # (((\Pantalla|c_3~1_combout\) # (!\Pantalla|f_1~0_combout\)) # (!\Pantalla|q_reg_1\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(5),
	datab => \Pantalla|q_reg_1\(4),
	datac => \Pantalla|f_1~0_combout\,
	datad => \Pantalla|c_3~1_combout\,
	combout => \Pantalla|c_3~2_combout\);

-- Location: LCCOMB_X43_Y30_N20
\Pantalla|Mux3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux3~1_combout\ = (\Pantalla|f_0~0_combout\ & (((!\Pantalla|c_3~2_combout\)) # (!\Pantalla|e_3~1_combout\))) # (!\Pantalla|f_0~0_combout\ & (((\Pantalla|c_0~3_combout\ & !\Pantalla|c_3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|e_3~1_combout\,
	datab => \Pantalla|f_0~0_combout\,
	datac => \Pantalla|c_0~3_combout\,
	datad => \Pantalla|c_3~2_combout\,
	combout => \Pantalla|Mux3~1_combout\);

-- Location: LCCOMB_X44_Y30_N22
\Pantalla|Mux3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux3~2_combout\ = (!\Pantalla|n~21_combout\ & (!\Pantalla|Mux3~0_combout\ & !\Pantalla|Mux3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|n~21_combout\,
	datac => \Pantalla|Mux3~0_combout\,
	datad => \Pantalla|Mux3~1_combout\,
	combout => \Pantalla|Mux3~2_combout\);

-- Location: LCCOMB_X44_Y28_N2
\Pantalla|g_3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|g_3~combout\ = (\Pantalla|LessThan155~0_combout\ & (\Pantalla|LessThan154~0_combout\ & !\Pantalla|g_3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan155~0_combout\,
	datac => \Pantalla|LessThan154~0_combout\,
	datad => \Pantalla|g_3~0_combout\,
	combout => \Pantalla|g_3~combout\);

-- Location: LCCOMB_X44_Y28_N0
\Pantalla|e_3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|e_3~combout\ = (!\Pantalla|LessThan155~0_combout\ & (!\Pantalla|LessThan3~4_combout\ & (\Pantalla|marco~2_combout\ & !\Pantalla|e_3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan155~0_combout\,
	datab => \Pantalla|LessThan3~4_combout\,
	datac => \Pantalla|marco~2_combout\,
	datad => \Pantalla|e_3~1_combout\,
	combout => \Pantalla|e_3~combout\);

-- Location: LCCOMB_X44_Y30_N24
\Pantalla|Mux3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux3~3_combout\ = (\Pantalla|Mux3~2_combout\ & (!\Pantalla|g_3~combout\ & ((\d3[0]~1_combout\) # (!\Pantalla|e_3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|Mux3~2_combout\,
	datab => \Pantalla|g_3~combout\,
	datac => \d3[0]~1_combout\,
	datad => \Pantalla|e_3~combout\,
	combout => \Pantalla|Mux3~3_combout\);

-- Location: LCCOMB_X44_Y30_N14
\Pantalla|Mux3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux3~4_combout\ = (\d3[3]~7_combout\ & ((\d3[2]~5_combout\) # ((\d3[1]~3_combout\) # (\Pantalla|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d3[2]~5_combout\,
	datab => \d3[1]~3_combout\,
	datac => \d3[3]~7_combout\,
	datad => \Pantalla|Mux3~3_combout\,
	combout => \Pantalla|Mux3~4_combout\);

-- Location: LCCOMB_X43_Y30_N16
\Pantalla|VGA_blank_3~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_3~9_combout\ = (!\Pantalla|n~21_combout\ & ((\Pantalla|c_3~2_combout\) # ((!\Pantalla|f_0~0_combout\ & !\Pantalla|c_0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|n~21_combout\,
	datab => \Pantalla|f_0~0_combout\,
	datac => \Pantalla|c_0~3_combout\,
	datad => \Pantalla|c_3~2_combout\,
	combout => \Pantalla|VGA_blank_3~9_combout\);

-- Location: LCCOMB_X44_Y30_N0
\Pantalla|VGA_blank_3~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_3~14_combout\ = (\Pantalla|n~21_combout\) # ((\Pantalla|e_3~combout\) # ((\Pantalla|Mux3~0_combout\) # (\Pantalla|Mux3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|n~21_combout\,
	datab => \Pantalla|e_3~combout\,
	datac => \Pantalla|Mux3~0_combout\,
	datad => \Pantalla|Mux3~1_combout\,
	combout => \Pantalla|VGA_blank_3~14_combout\);

-- Location: LCCOMB_X44_Y30_N28
\Pantalla|Mux3~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux3~7_combout\ = (\d3[0]~1_combout\ & ((\Pantalla|VGA_blank_3~9_combout\) # ((\d3[1]~3_combout\)))) # (!\d3[0]~1_combout\ & (((!\d3[1]~3_combout\ & !\Pantalla|VGA_blank_3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank_3~9_combout\,
	datab => \d3[0]~1_combout\,
	datac => \d3[1]~3_combout\,
	datad => \Pantalla|VGA_blank_3~14_combout\,
	combout => \Pantalla|Mux3~7_combout\);

-- Location: LCCOMB_X44_Y30_N16
\Pantalla|VGA_blank_3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_3~2_combout\ = (!\Pantalla|g_3~combout\ & ((\Pantalla|g_3~0_combout\) # ((!\Pantalla|a_0~0_combout\ & !\Pantalla|d_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|a_0~0_combout\,
	datab => \Pantalla|g_3~0_combout\,
	datac => \Pantalla|d_0~0_combout\,
	datad => \Pantalla|g_3~combout\,
	combout => \Pantalla|VGA_blank_3~2_combout\);

-- Location: LCCOMB_X44_Y30_N4
\Pantalla|VGA_blank_3~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_3~11_combout\ = (!\Pantalla|n~21_combout\ & \Pantalla|VGA_blank_3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Pantalla|n~21_combout\,
	datad => \Pantalla|VGA_blank_3~2_combout\,
	combout => \Pantalla|VGA_blank_3~11_combout\);

-- Location: LCCOMB_X44_Y30_N26
\Pantalla|VGA_blank_3~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_3~12_combout\ = ((\Pantalla|e_3~combout\) # ((\Pantalla|f_0~0_combout\ & !\Pantalla|c_3~2_combout\))) # (!\Pantalla|VGA_blank_3~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|f_0~0_combout\,
	datab => \Pantalla|c_3~2_combout\,
	datac => \Pantalla|VGA_blank_3~11_combout\,
	datad => \Pantalla|e_3~combout\,
	combout => \Pantalla|VGA_blank_3~12_combout\);

-- Location: LCCOMB_X44_Y30_N12
\Pantalla|VGA_blank_3~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_3~10_combout\ = ((\Pantalla|a_0~0_combout\ & !\Pantalla|g_3~0_combout\)) # (!\Pantalla|VGA_blank_3~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|a_0~0_combout\,
	datab => \Pantalla|g_3~0_combout\,
	datac => \Pantalla|VGA_blank_3~9_combout\,
	combout => \Pantalla|VGA_blank_3~10_combout\);

-- Location: LCCOMB_X44_Y30_N6
\Pantalla|VGA_blank_3~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_3~13_combout\ = (\Pantalla|VGA_blank_3~10_combout\) # ((\Pantalla|g_3~combout\) # ((!\Pantalla|g_3~0_combout\ & \Pantalla|d_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank_3~10_combout\,
	datab => \Pantalla|g_3~0_combout\,
	datac => \Pantalla|d_0~0_combout\,
	datad => \Pantalla|g_3~combout\,
	combout => \Pantalla|VGA_blank_3~13_combout\);

-- Location: LCCOMB_X44_Y30_N20
\Pantalla|Mux3~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux3~8_combout\ = (\d3[1]~3_combout\ & ((\Pantalla|Mux3~7_combout\ & ((!\Pantalla|VGA_blank_3~13_combout\))) # (!\Pantalla|Mux3~7_combout\ & (!\Pantalla|VGA_blank_3~12_combout\)))) # (!\d3[1]~3_combout\ & (\Pantalla|Mux3~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d3[1]~3_combout\,
	datab => \Pantalla|Mux3~7_combout\,
	datac => \Pantalla|VGA_blank_3~12_combout\,
	datad => \Pantalla|VGA_blank_3~13_combout\,
	combout => \Pantalla|Mux3~8_combout\);

-- Location: LCCOMB_X43_Y31_N30
\Pantalla|f_3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|f_3~combout\ = (\Pantalla|f_0~0_combout\ & !\Pantalla|e_3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|f_0~0_combout\,
	datad => \Pantalla|e_3~1_combout\,
	combout => \Pantalla|f_3~combout\);

-- Location: LCCOMB_X43_Y31_N16
\Pantalla|c_3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|c_3~combout\ = (\Pantalla|marco~2_combout\ & (!\Pantalla|LessThan3~4_combout\ & (!\Pantalla|LessThan155~0_combout\ & !\Pantalla|c_3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|marco~2_combout\,
	datab => \Pantalla|LessThan3~4_combout\,
	datac => \Pantalla|LessThan155~0_combout\,
	datad => \Pantalla|c_3~2_combout\,
	combout => \Pantalla|c_3~combout\);

-- Location: LCCOMB_X43_Y30_N14
\Pantalla|VGA_blank_3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_3~3_combout\ = (!\Pantalla|f_3~combout\ & (!\Pantalla|c_3~combout\ & (!\Pantalla|n~21_combout\ & \Pantalla|VGA_blank_3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|f_3~combout\,
	datab => \Pantalla|c_3~combout\,
	datac => \Pantalla|n~21_combout\,
	datad => \Pantalla|VGA_blank_3~2_combout\,
	combout => \Pantalla|VGA_blank_3~3_combout\);

-- Location: LCCOMB_X44_Y28_N26
\Pantalla|VGA_blank_3~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_3~5_combout\ = (\Pantalla|c_3~combout\) # ((\Pantalla|e_3~combout\) # ((\Pantalla|f_0~0_combout\ & !\Pantalla|e_3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|f_0~0_combout\,
	datab => \Pantalla|e_3~1_combout\,
	datac => \Pantalla|c_3~combout\,
	datad => \Pantalla|e_3~combout\,
	combout => \Pantalla|VGA_blank_3~5_combout\);

-- Location: LCCOMB_X44_Y28_N20
\Pantalla|VGA_blank_3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_3~4_combout\ = (!\Pantalla|g_3~0_combout\ & ((\Pantalla|a_0~0_combout\) # (\Pantalla|d_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|a_0~0_combout\,
	datac => \Pantalla|d_0~0_combout\,
	datad => \Pantalla|g_3~0_combout\,
	combout => \Pantalla|VGA_blank_3~4_combout\);

-- Location: LCCOMB_X44_Y28_N16
\Pantalla|VGA_blank_3~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_3~6_combout\ = (\Pantalla|VGA_blank_3~5_combout\) # ((\Pantalla|g_3~combout\) # ((\Pantalla|n~21_combout\) # (\Pantalla|VGA_blank_3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank_3~5_combout\,
	datab => \Pantalla|g_3~combout\,
	datac => \Pantalla|n~21_combout\,
	datad => \Pantalla|VGA_blank_3~4_combout\,
	combout => \Pantalla|VGA_blank_3~6_combout\);

-- Location: LCCOMB_X43_Y31_N12
\Pantalla|VGA_blank_3~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_3~7_combout\ = (\Pantalla|f_0~0_combout\ & (((!\Pantalla|c_3~2_combout\)) # (!\Pantalla|e_3~1_combout\))) # (!\Pantalla|f_0~0_combout\ & (((\Pantalla|c_0~3_combout\ & !\Pantalla|c_3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|f_0~0_combout\,
	datab => \Pantalla|e_3~1_combout\,
	datac => \Pantalla|c_0~3_combout\,
	datad => \Pantalla|c_3~2_combout\,
	combout => \Pantalla|VGA_blank_3~7_combout\);

-- Location: LCCOMB_X43_Y31_N2
\Pantalla|VGA_blank_3~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_3~8_combout\ = (\Pantalla|VGA_blank_3~7_combout\) # ((\Pantalla|n~21_combout\) # (\Pantalla|g_3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank_3~7_combout\,
	datac => \Pantalla|n~21_combout\,
	datad => \Pantalla|g_3~combout\,
	combout => \Pantalla|VGA_blank_3~8_combout\);

-- Location: LCCOMB_X44_Y30_N2
\Pantalla|Mux3~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux3~5_combout\ = (\d3[0]~1_combout\ & (((\d3[1]~3_combout\)))) # (!\d3[0]~1_combout\ & ((\d3[1]~3_combout\ & (!\Pantalla|VGA_blank_3~6_combout\)) # (!\d3[1]~3_combout\ & ((!\Pantalla|VGA_blank_3~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank_3~6_combout\,
	datab => \d3[0]~1_combout\,
	datac => \d3[1]~3_combout\,
	datad => \Pantalla|VGA_blank_3~8_combout\,
	combout => \Pantalla|Mux3~5_combout\);

-- Location: LCCOMB_X44_Y30_N10
\Pantalla|Mux3~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux3~6_combout\ = (\Pantalla|Mux3~5_combout\ & (((!\Pantalla|VGA_blank_3~10_combout\) # (!\d3[0]~1_combout\)))) # (!\Pantalla|Mux3~5_combout\ & (\Pantalla|VGA_blank_3~3_combout\ & (\d3[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank_3~3_combout\,
	datab => \Pantalla|Mux3~5_combout\,
	datac => \d3[0]~1_combout\,
	datad => \Pantalla|VGA_blank_3~10_combout\,
	combout => \Pantalla|Mux3~6_combout\);

-- Location: LCCOMB_X44_Y30_N18
\Pantalla|Mux3~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux3~9_combout\ = (\d3[2]~5_combout\ & (((\Pantalla|Mux3~6_combout\)))) # (!\d3[2]~5_combout\ & (\Pantalla|Mux3~8_combout\ & (!\d3[3]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d3[2]~5_combout\,
	datab => \Pantalla|Mux3~8_combout\,
	datac => \d3[3]~7_combout\,
	datad => \Pantalla|Mux3~6_combout\,
	combout => \Pantalla|Mux3~9_combout\);

-- Location: LCCOMB_X39_Y29_N2
\Pantalla|e_2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|e_2~0_combout\ = (((!\Pantalla|q_reg_1\(2)) # (!\Pantalla|q_reg_1\(3))) # (!\Pantalla|q_reg_1\(1))) # (!\Pantalla|q_reg_1\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(4),
	datab => \Pantalla|q_reg_1\(1),
	datac => \Pantalla|q_reg_1\(3),
	datad => \Pantalla|q_reg_1\(2),
	combout => \Pantalla|e_2~0_combout\);

-- Location: LCCOMB_X38_Y28_N0
\Pantalla|e_2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|e_2~1_combout\ = (((!\Pantalla|q_reg_1\(5) & \Pantalla|e_2~0_combout\)) # (!\Pantalla|LessThan60~0_combout\)) # (!\Pantalla|f_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|f_1~0_combout\,
	datab => \Pantalla|q_reg_1\(5),
	datac => \Pantalla|e_2~0_combout\,
	datad => \Pantalla|LessThan60~0_combout\,
	combout => \Pantalla|e_2~1_combout\);

-- Location: LCCOMB_X45_Y28_N0
\Pantalla|e_2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|e_2~combout\ = (!\Pantalla|LessThan3~4_combout\ & (\Pantalla|marco~2_combout\ & (!\Pantalla|e_2~1_combout\ & !\Pantalla|LessThan155~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan3~4_combout\,
	datab => \Pantalla|marco~2_combout\,
	datac => \Pantalla|e_2~1_combout\,
	datad => \Pantalla|LessThan155~0_combout\,
	combout => \Pantalla|e_2~combout\);

-- Location: LCCOMB_X40_Y29_N14
\Pantalla|b_2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|b_2~0_combout\ = (!\Pantalla|LessThan139~1_combout\ & (!\Pantalla|LessThan122~0_combout\ & (\Pantalla|q_reg_1\(5) & \Pantalla|f_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan139~1_combout\,
	datab => \Pantalla|LessThan122~0_combout\,
	datac => \Pantalla|q_reg_1\(5),
	datad => \Pantalla|f_1~0_combout\,
	combout => \Pantalla|b_2~0_combout\);

-- Location: LCCOMB_X38_Y28_N6
\Pantalla|g_2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|g_2~0_combout\ = (\Pantalla|LessThan60~0_combout\) # ((!\Pantalla|LessThan139~1_combout\) # (!\Pantalla|f_1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|LessThan60~0_combout\,
	datac => \Pantalla|f_1~0_combout\,
	datad => \Pantalla|LessThan139~1_combout\,
	combout => \Pantalla|g_2~0_combout\);

-- Location: LCCOMB_X43_Y28_N26
\Pantalla|g_2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|g_2~combout\ = (\Pantalla|LessThan154~0_combout\ & (\Pantalla|LessThan155~0_combout\ & !\Pantalla|g_2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|LessThan154~0_combout\,
	datac => \Pantalla|LessThan155~0_combout\,
	datad => \Pantalla|g_2~0_combout\,
	combout => \Pantalla|g_2~combout\);

-- Location: LCCOMB_X46_Y28_N24
\Pantalla|VGA_blank_2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_2~2_combout\ = (!\Pantalla|g_2~combout\ & ((\Pantalla|g_2~0_combout\) # ((!\Pantalla|d_0~0_combout\ & !\Pantalla|a_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|d_0~0_combout\,
	datab => \Pantalla|g_2~combout\,
	datac => \Pantalla|g_2~0_combout\,
	datad => \Pantalla|a_0~0_combout\,
	combout => \Pantalla|VGA_blank_2~2_combout\);

-- Location: LCCOMB_X45_Y28_N10
\Pantalla|VGA_blank_2~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_2~11_combout\ = (!\Pantalla|n~21_combout\ & \Pantalla|VGA_blank_2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Pantalla|n~21_combout\,
	datad => \Pantalla|VGA_blank_2~2_combout\,
	combout => \Pantalla|VGA_blank_2~11_combout\);

-- Location: LCCOMB_X45_Y28_N16
\Pantalla|VGA_blank_2~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_2~12_combout\ = (\Pantalla|e_2~combout\) # (((\Pantalla|f_0~0_combout\ & \Pantalla|b_2~0_combout\)) # (!\Pantalla|VGA_blank_2~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|f_0~0_combout\,
	datab => \Pantalla|e_2~combout\,
	datac => \Pantalla|b_2~0_combout\,
	datad => \Pantalla|VGA_blank_2~11_combout\,
	combout => \Pantalla|VGA_blank_2~12_combout\);

-- Location: LCCOMB_X45_Y28_N24
\Pantalla|Mux2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux2~1_combout\ = (\Pantalla|f_0~0_combout\ & (((\Pantalla|b_2~0_combout\)) # (!\Pantalla|e_2~1_combout\))) # (!\Pantalla|f_0~0_combout\ & (((\Pantalla|b_2~0_combout\ & \Pantalla|c_0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|f_0~0_combout\,
	datab => \Pantalla|e_2~1_combout\,
	datac => \Pantalla|b_2~0_combout\,
	datad => \Pantalla|c_0~3_combout\,
	combout => \Pantalla|Mux2~1_combout\);

-- Location: LCCOMB_X46_Y28_N8
\Pantalla|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux2~0_combout\ = (!\Pantalla|g_2~0_combout\ & ((\Pantalla|d_0~0_combout\) # (\Pantalla|a_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|d_0~0_combout\,
	datac => \Pantalla|g_2~0_combout\,
	datad => \Pantalla|a_0~0_combout\,
	combout => \Pantalla|Mux2~0_combout\);

-- Location: LCCOMB_X46_Y28_N6
\Pantalla|VGA_blank_2~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_2~14_combout\ = (\Pantalla|e_2~combout\) # ((\Pantalla|Mux2~1_combout\) # ((\Pantalla|Mux2~0_combout\) # (\Pantalla|n~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|e_2~combout\,
	datab => \Pantalla|Mux2~1_combout\,
	datac => \Pantalla|Mux2~0_combout\,
	datad => \Pantalla|n~21_combout\,
	combout => \Pantalla|VGA_blank_2~14_combout\);

-- Location: LCCOMB_X45_Y28_N28
\Pantalla|VGA_blank_2~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_2~9_combout\ = (!\Pantalla|n~21_combout\ & (((!\Pantalla|f_0~0_combout\ & !\Pantalla|c_0~3_combout\)) # (!\Pantalla|b_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|n~21_combout\,
	datab => \Pantalla|b_2~0_combout\,
	datac => \Pantalla|f_0~0_combout\,
	datad => \Pantalla|c_0~3_combout\,
	combout => \Pantalla|VGA_blank_2~9_combout\);

-- Location: LCCOMB_X46_Y28_N26
\Pantalla|Mux2~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux2~7_combout\ = (\d2[1]~3_combout\ & (((\d2[0]~1_combout\)))) # (!\d2[1]~3_combout\ & ((\d2[0]~1_combout\ & ((\Pantalla|VGA_blank_2~9_combout\))) # (!\d2[0]~1_combout\ & (!\Pantalla|VGA_blank_2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank_2~14_combout\,
	datab => \d2[1]~3_combout\,
	datac => \d2[0]~1_combout\,
	datad => \Pantalla|VGA_blank_2~9_combout\,
	combout => \Pantalla|Mux2~7_combout\);

-- Location: LCCOMB_X46_Y28_N14
\Pantalla|VGA_blank_2~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_2~10_combout\ = ((\Pantalla|a_0~0_combout\ & !\Pantalla|g_2~0_combout\)) # (!\Pantalla|VGA_blank_2~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|a_0~0_combout\,
	datac => \Pantalla|g_2~0_combout\,
	datad => \Pantalla|VGA_blank_2~9_combout\,
	combout => \Pantalla|VGA_blank_2~10_combout\);

-- Location: LCCOMB_X46_Y28_N20
\Pantalla|VGA_blank_2~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_2~13_combout\ = (\Pantalla|VGA_blank_2~10_combout\) # ((\Pantalla|g_2~combout\) # ((\Pantalla|d_0~0_combout\ & !\Pantalla|g_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|d_0~0_combout\,
	datab => \Pantalla|g_2~0_combout\,
	datac => \Pantalla|VGA_blank_2~10_combout\,
	datad => \Pantalla|g_2~combout\,
	combout => \Pantalla|VGA_blank_2~13_combout\);

-- Location: LCCOMB_X46_Y28_N2
\Pantalla|Mux2~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux2~8_combout\ = (\d2[1]~3_combout\ & ((\Pantalla|Mux2~7_combout\ & ((!\Pantalla|VGA_blank_2~13_combout\))) # (!\Pantalla|Mux2~7_combout\ & (!\Pantalla|VGA_blank_2~12_combout\)))) # (!\d2[1]~3_combout\ & (((\Pantalla|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank_2~12_combout\,
	datab => \d2[1]~3_combout\,
	datac => \Pantalla|Mux2~7_combout\,
	datad => \Pantalla|VGA_blank_2~13_combout\,
	combout => \Pantalla|Mux2~8_combout\);

-- Location: LCCOMB_X45_Y28_N30
\Pantalla|c_2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|c_2~0_combout\ = (!\Pantalla|LessThan3~4_combout\ & (\Pantalla|marco~2_combout\ & (\Pantalla|b_2~0_combout\ & !\Pantalla|LessThan155~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan3~4_combout\,
	datab => \Pantalla|marco~2_combout\,
	datac => \Pantalla|b_2~0_combout\,
	datad => \Pantalla|LessThan155~0_combout\,
	combout => \Pantalla|c_2~0_combout\);

-- Location: LCCOMB_X45_Y28_N12
\Pantalla|f_2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|f_2~combout\ = (\Pantalla|f_0~0_combout\ & !\Pantalla|e_2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|f_0~0_combout\,
	datac => \Pantalla|e_2~1_combout\,
	combout => \Pantalla|f_2~combout\);

-- Location: LCCOMB_X45_Y28_N22
\Pantalla|VGA_blank_2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_2~3_combout\ = (!\Pantalla|n~21_combout\ & (\Pantalla|VGA_blank_2~2_combout\ & (!\Pantalla|c_2~0_combout\ & !\Pantalla|f_2~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|n~21_combout\,
	datab => \Pantalla|VGA_blank_2~2_combout\,
	datac => \Pantalla|c_2~0_combout\,
	datad => \Pantalla|f_2~combout\,
	combout => \Pantalla|VGA_blank_2~3_combout\);

-- Location: LCCOMB_X45_Y28_N14
\Pantalla|VGA_blank_2~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_2~7_combout\ = (\Pantalla|f_0~0_combout\ & (((\Pantalla|b_2~0_combout\)) # (!\Pantalla|e_2~1_combout\))) # (!\Pantalla|f_0~0_combout\ & (((\Pantalla|b_2~0_combout\ & \Pantalla|c_0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|f_0~0_combout\,
	datab => \Pantalla|e_2~1_combout\,
	datac => \Pantalla|b_2~0_combout\,
	datad => \Pantalla|c_0~3_combout\,
	combout => \Pantalla|VGA_blank_2~7_combout\);

-- Location: LCCOMB_X46_Y28_N22
\Pantalla|VGA_blank_2~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_2~8_combout\ = (\Pantalla|g_2~combout\) # ((\Pantalla|n~21_combout\) # (\Pantalla|VGA_blank_2~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|g_2~combout\,
	datac => \Pantalla|n~21_combout\,
	datad => \Pantalla|VGA_blank_2~7_combout\,
	combout => \Pantalla|VGA_blank_2~8_combout\);

-- Location: LCCOMB_X45_Y28_N8
\Pantalla|VGA_blank_2~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_2~5_combout\ = (\Pantalla|c_2~0_combout\) # ((\Pantalla|e_2~combout\) # ((\Pantalla|f_0~0_combout\ & !\Pantalla|e_2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|f_0~0_combout\,
	datab => \Pantalla|e_2~1_combout\,
	datac => \Pantalla|c_2~0_combout\,
	datad => \Pantalla|e_2~combout\,
	combout => \Pantalla|VGA_blank_2~5_combout\);

-- Location: LCCOMB_X46_Y28_N10
\Pantalla|VGA_blank_2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_2~4_combout\ = (!\Pantalla|g_2~0_combout\ & ((\Pantalla|d_0~0_combout\) # (\Pantalla|a_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|d_0~0_combout\,
	datac => \Pantalla|g_2~0_combout\,
	datad => \Pantalla|a_0~0_combout\,
	combout => \Pantalla|VGA_blank_2~4_combout\);

-- Location: LCCOMB_X46_Y28_N0
\Pantalla|VGA_blank_2~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_2~6_combout\ = (\Pantalla|VGA_blank_2~5_combout\) # ((\Pantalla|g_2~combout\) # ((\Pantalla|n~21_combout\) # (\Pantalla|VGA_blank_2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank_2~5_combout\,
	datab => \Pantalla|g_2~combout\,
	datac => \Pantalla|n~21_combout\,
	datad => \Pantalla|VGA_blank_2~4_combout\,
	combout => \Pantalla|VGA_blank_2~6_combout\);

-- Location: LCCOMB_X46_Y28_N12
\Pantalla|Mux2~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux2~5_combout\ = (\d2[1]~3_combout\ & (((\d2[0]~1_combout\) # (!\Pantalla|VGA_blank_2~6_combout\)))) # (!\d2[1]~3_combout\ & (!\Pantalla|VGA_blank_2~8_combout\ & (!\d2[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank_2~8_combout\,
	datab => \d2[1]~3_combout\,
	datac => \d2[0]~1_combout\,
	datad => \Pantalla|VGA_blank_2~6_combout\,
	combout => \Pantalla|Mux2~5_combout\);

-- Location: LCCOMB_X46_Y28_N28
\Pantalla|Mux2~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux2~6_combout\ = (\d2[0]~1_combout\ & ((\Pantalla|Mux2~5_combout\ & ((!\Pantalla|VGA_blank_2~10_combout\))) # (!\Pantalla|Mux2~5_combout\ & (\Pantalla|VGA_blank_2~3_combout\)))) # (!\d2[0]~1_combout\ & (((\Pantalla|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank_2~3_combout\,
	datab => \d2[0]~1_combout\,
	datac => \Pantalla|VGA_blank_2~10_combout\,
	datad => \Pantalla|Mux2~5_combout\,
	combout => \Pantalla|Mux2~6_combout\);

-- Location: LCCOMB_X46_Y28_N4
\Pantalla|Mux2~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux2~9_combout\ = (\d2[2]~5_combout\ & (((\Pantalla|Mux2~6_combout\)))) # (!\d2[2]~5_combout\ & (\Pantalla|Mux2~8_combout\ & (!\d2[3]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d2[2]~5_combout\,
	datab => \Pantalla|Mux2~8_combout\,
	datac => \d2[3]~7_combout\,
	datad => \Pantalla|Mux2~6_combout\,
	combout => \Pantalla|Mux2~9_combout\);

-- Location: LCCOMB_X46_Y28_N18
\Pantalla|Mux2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux2~2_combout\ = (!\Pantalla|n~21_combout\ & (!\Pantalla|Mux2~1_combout\ & !\Pantalla|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|n~21_combout\,
	datab => \Pantalla|Mux2~1_combout\,
	datac => \Pantalla|Mux2~0_combout\,
	combout => \Pantalla|Mux2~2_combout\);

-- Location: LCCOMB_X46_Y28_N16
\Pantalla|Mux2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux2~3_combout\ = (!\Pantalla|g_2~combout\ & (\Pantalla|Mux2~2_combout\ & ((\d2[0]~1_combout\) # (!\Pantalla|e_2~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|e_2~combout\,
	datab => \Pantalla|g_2~combout\,
	datac => \d2[0]~1_combout\,
	datad => \Pantalla|Mux2~2_combout\,
	combout => \Pantalla|Mux2~3_combout\);

-- Location: LCCOMB_X46_Y28_N30
\Pantalla|Mux2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux2~4_combout\ = (\d2[3]~7_combout\ & ((\d2[2]~5_combout\) # ((\Pantalla|Mux2~3_combout\) # (\d2[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d2[2]~5_combout\,
	datab => \Pantalla|Mux2~3_combout\,
	datac => \d2[3]~7_combout\,
	datad => \d2[1]~3_combout\,
	combout => \Pantalla|Mux2~4_combout\);

-- Location: LCCOMB_X45_Y30_N12
\Pantalla|VGA_blank~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank~17_combout\ = (\Pantalla|Mux3~4_combout\ & (((\Pantalla|Mux2~9_combout\) # (\Pantalla|Mux2~4_combout\)))) # (!\Pantalla|Mux3~4_combout\ & (\Pantalla|Mux3~9_combout\ & ((\Pantalla|Mux2~9_combout\) # (\Pantalla|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|Mux3~4_combout\,
	datab => \Pantalla|Mux3~9_combout\,
	datac => \Pantalla|Mux2~9_combout\,
	datad => \Pantalla|Mux2~4_combout\,
	combout => \Pantalla|VGA_blank~17_combout\);

-- Location: LCCOMB_X44_Y32_N12
\Pantalla|VGA_blank~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank~5_combout\ = (\Pantalla|LessThan44~0_combout\ & (\Pantalla|c_4~0_combout\ & ((\Pantalla|LessThan129~0_combout\) # (!\Pantalla|q_reg_1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan129~0_combout\,
	datab => \Pantalla|LessThan44~0_combout\,
	datac => \Pantalla|c_4~0_combout\,
	datad => \Pantalla|q_reg_1\(3),
	combout => \Pantalla|VGA_blank~5_combout\);

-- Location: LCCOMB_X54_Y32_N10
\Pantalla|Mux4~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux4~3_combout\ = (\Pantalla|Mux4~2_combout\ & ((\Pantalla|dos_h_2~0_combout\) # ((\d4[0]~1_combout\) # (!\Pantalla|c_0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|dos_h_2~0_combout\,
	datab => \Pantalla|Mux4~2_combout\,
	datac => \Pantalla|c_0~3_combout\,
	datad => \d4[0]~1_combout\,
	combout => \Pantalla|Mux4~3_combout\);

-- Location: LCCOMB_X44_Y28_N30
\Pantalla|Mux4~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux4~4_combout\ = (\Pantalla|Mux4~3_combout\ & (((!\Pantalla|LessThan155~0_combout\) # (!\Pantalla|VGA_blank~5_combout\)) # (!\Pantalla|LessThan154~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan154~0_combout\,
	datab => \Pantalla|VGA_blank~5_combout\,
	datac => \Pantalla|Mux4~3_combout\,
	datad => \Pantalla|LessThan155~0_combout\,
	combout => \Pantalla|Mux4~4_combout\);

-- Location: LCCOMB_X62_Y36_N0
\Pantalla|Mux4~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux4~5_combout\ = (\d4[3]~7_combout\ & ((\d4[2]~5_combout\) # ((\Pantalla|Mux4~4_combout\) # (\d4[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d4[2]~5_combout\,
	datab => \d4[3]~7_combout\,
	datac => \Pantalla|Mux4~4_combout\,
	datad => \d4[1]~3_combout\,
	combout => \Pantalla|Mux4~5_combout\);

-- Location: LCCOMB_X51_Y37_N6
\Pantalla|VGA_blank~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank~19_combout\ = (\Pantalla|VGA_blank~18_combout\ & (\Pantalla|VGA_blank~17_combout\ & ((\Pantalla|Mux4~10_combout\) # (\Pantalla|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank~18_combout\,
	datab => \Pantalla|Mux4~10_combout\,
	datac => \Pantalla|VGA_blank~17_combout\,
	datad => \Pantalla|Mux4~5_combout\,
	combout => \Pantalla|VGA_blank~19_combout\);

-- Location: LCCOMB_X44_Y32_N30
\Pantalla|VGA_blank~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank~12_combout\ = (\Pantalla|e_3~1_combout\ & ((!\Pantalla|c_4~0_combout\) # (!\Pantalla|bloq_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|bloq_0~0_combout\,
	datac => \Pantalla|c_4~0_combout\,
	datad => \Pantalla|e_3~1_combout\,
	combout => \Pantalla|VGA_blank~12_combout\);

-- Location: LCCOMB_X43_Y31_N20
\Pantalla|VGA_blank~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank~13_combout\ = (!\Pantalla|LessThan3~4_combout\ & (\Pantalla|marco~2_combout\ & ((!\Pantalla|c_3~2_combout\) # (!\Pantalla|VGA_blank~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank~12_combout\,
	datab => \Pantalla|LessThan3~4_combout\,
	datac => \Pantalla|marco~2_combout\,
	datad => \Pantalla|c_3~2_combout\,
	combout => \Pantalla|VGA_blank~13_combout\);

-- Location: LCCOMB_X43_Y29_N10
\Pantalla|VGA_blank~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank~14_combout\ = (\Pantalla|LessThan155~0_combout\ & ((\Pantalla|g_3~0_combout\) # ((!\Pantalla|LessThan154~0_combout\)))) # (!\Pantalla|LessThan155~0_combout\ & (((!\Pantalla|VGA_blank~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|g_3~0_combout\,
	datab => \Pantalla|LessThan154~0_combout\,
	datac => \Pantalla|LessThan155~0_combout\,
	datad => \Pantalla|VGA_blank~13_combout\,
	combout => \Pantalla|VGA_blank~14_combout\);

-- Location: LCCOMB_X43_Y29_N20
\Pantalla|VGA_blank~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank~6_combout\ = (\Pantalla|marco~2_combout\ & (!\Pantalla|dos_h_2~0_combout\ & !\Pantalla|LessThan3~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|marco~2_combout\,
	datac => \Pantalla|dos_h_2~0_combout\,
	datad => \Pantalla|LessThan3~4_combout\,
	combout => \Pantalla|VGA_blank~6_combout\);

-- Location: LCCOMB_X43_Y29_N22
\Pantalla|VGA_blank~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank~7_combout\ = (\Pantalla|LessThan155~0_combout\ & (((!\Pantalla|LessThan154~0_combout\)) # (!\Pantalla|VGA_blank~5_combout\))) # (!\Pantalla|LessThan155~0_combout\ & (((!\Pantalla|VGA_blank~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank~5_combout\,
	datab => \Pantalla|LessThan154~0_combout\,
	datac => \Pantalla|LessThan155~0_combout\,
	datad => \Pantalla|VGA_blank~6_combout\,
	combout => \Pantalla|VGA_blank~7_combout\);

-- Location: LCCOMB_X38_Y28_N18
\Pantalla|g_1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|g_1~5_combout\ = (\Pantalla|q_reg_1\(7) & (((\Pantalla|q_reg_1\(5)) # (\Pantalla|q_reg_1\(6))) # (!\Pantalla|LessThan69~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan69~0_combout\,
	datab => \Pantalla|q_reg_1\(5),
	datac => \Pantalla|q_reg_1\(6),
	datad => \Pantalla|q_reg_1\(7),
	combout => \Pantalla|g_1~5_combout\);

-- Location: LCCOMB_X38_Y28_N16
\Pantalla|LessThan157~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan157~0_combout\ = (\Pantalla|q_reg_1\(7)) # ((\Pantalla|LessThan140~0_combout\ & (\Pantalla|LessThan43~0_combout\ & \Pantalla|q_reg_1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan140~0_combout\,
	datab => \Pantalla|LessThan43~0_combout\,
	datac => \Pantalla|q_reg_1\(6),
	datad => \Pantalla|q_reg_1\(7),
	combout => \Pantalla|LessThan157~0_combout\);

-- Location: LCCOMB_X38_Y28_N14
\Pantalla|g_1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|g_1~6_combout\ = (!\Pantalla|g_1~5_combout\ & (\Pantalla|LessThan85~0_combout\ & \Pantalla|LessThan157~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|g_1~5_combout\,
	datac => \Pantalla|LessThan85~0_combout\,
	datad => \Pantalla|LessThan157~0_combout\,
	combout => \Pantalla|g_1~6_combout\);

-- Location: LCCOMB_X40_Y26_N14
\Pantalla|g_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|g_1~8_combout\ = (!\Pantalla|q_reg_2\(5) & (\Pantalla|q_reg_2\(6) & (\Pantalla|q_reg_1\(8) & !\Pantalla|q_reg_1\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(5),
	datab => \Pantalla|q_reg_2\(6),
	datac => \Pantalla|q_reg_1\(8),
	datad => \Pantalla|q_reg_1\(9),
	combout => \Pantalla|g_1~8_combout\);

-- Location: LCCOMB_X43_Y26_N28
\Pantalla|g_1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|g_1~7_combout\ = (\Pantalla|g_1~6_combout\ & (\Pantalla|LessThan84~1_combout\ & (\Pantalla|marco~2_combout\ & \Pantalla|g_1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|g_1~6_combout\,
	datab => \Pantalla|LessThan84~1_combout\,
	datac => \Pantalla|marco~2_combout\,
	datad => \Pantalla|g_1~8_combout\,
	combout => \Pantalla|g_1~7_combout\);

-- Location: LCCOMB_X43_Y28_N10
\Pantalla|VGA_blank~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank~0_combout\ = (\Pantalla|q_reg_2\(6) & (!\Pantalla|LessThan3~4_combout\ & ((\Pantalla|q_reg_2\(5)) # (!\Pantalla|LessThan85~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(6),
	datab => \Pantalla|LessThan3~4_combout\,
	datac => \Pantalla|LessThan85~0_combout\,
	datad => \Pantalla|q_reg_2\(5),
	combout => \Pantalla|VGA_blank~0_combout\);

-- Location: LCCOMB_X43_Y28_N16
\Pantalla|VGA_blank~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank~1_combout\ = (!\Pantalla|g_1~7_combout\ & ((\Pantalla|por_h_1~0_combout\) # ((!\Pantalla|VGA_blank~0_combout\) # (!\Pantalla|marco~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|g_1~7_combout\,
	datab => \Pantalla|por_h_1~0_combout\,
	datac => \Pantalla|marco~2_combout\,
	datad => \Pantalla|VGA_blank~0_combout\,
	combout => \Pantalla|VGA_blank~1_combout\);

-- Location: LCCOMB_X43_Y29_N6
\Pantalla|VGA_blank~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank~2_combout\ = (\Pantalla|c_0~0_combout\ & (\Pantalla|marco~2_combout\ & (!\Pantalla|LessThan99~0_combout\ & !\Pantalla|LessThan3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|c_0~0_combout\,
	datab => \Pantalla|marco~2_combout\,
	datac => \Pantalla|LessThan99~0_combout\,
	datad => \Pantalla|LessThan3~4_combout\,
	combout => \Pantalla|VGA_blank~2_combout\);

-- Location: LCCOMB_X43_Y29_N24
\Pantalla|g_0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|g_0~0_combout\ = (((\Pantalla|LessThan78~0_combout\ & !\Pantalla|q_reg_1\(5))) # (!\Pantalla|LessThan99~0_combout\)) # (!\Pantalla|c_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan78~0_combout\,
	datab => \Pantalla|c_0~0_combout\,
	datac => \Pantalla|LessThan99~0_combout\,
	datad => \Pantalla|q_reg_1\(5),
	combout => \Pantalla|g_0~0_combout\);

-- Location: LCCOMB_X43_Y29_N0
\Pantalla|VGA_blank~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank~3_combout\ = (\Pantalla|LessThan155~0_combout\ & (((\Pantalla|LessThan154~0_combout\ & !\Pantalla|g_0~0_combout\)))) # (!\Pantalla|LessThan155~0_combout\ & (\Pantalla|VGA_blank~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank~2_combout\,
	datab => \Pantalla|LessThan154~0_combout\,
	datac => \Pantalla|LessThan155~0_combout\,
	datad => \Pantalla|g_0~0_combout\,
	combout => \Pantalla|VGA_blank~3_combout\);

-- Location: LCCOMB_X43_Y29_N18
\Pantalla|c_0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|c_0~1_combout\ = (\Pantalla|q_reg_1\(5) & ((\Pantalla|q_reg_1\(3)) # ((\Pantalla|q_reg_1\(2)) # (\Pantalla|q_reg_1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(3),
	datab => \Pantalla|q_reg_1\(2),
	datac => \Pantalla|q_reg_1\(4),
	datad => \Pantalla|q_reg_1\(5),
	combout => \Pantalla|c_0~1_combout\);

-- Location: LCCOMB_X43_Y29_N14
\Pantalla|VGA_blank~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank~4_combout\ = (\Pantalla|VGA_blank~1_combout\ & (((!\Pantalla|LessThan155~0_combout\ & \Pantalla|c_0~1_combout\)) # (!\Pantalla|VGA_blank~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank~1_combout\,
	datab => \Pantalla|VGA_blank~3_combout\,
	datac => \Pantalla|LessThan155~0_combout\,
	datad => \Pantalla|c_0~1_combout\,
	combout => \Pantalla|VGA_blank~4_combout\);

-- Location: LCCOMB_X43_Y29_N4
\Pantalla|VGA_blank~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank~8_combout\ = (\Pantalla|VGA_blank~7_combout\ & (\Pantalla|VGA_blank~4_combout\ & (!\Pantalla|g_2~combout\ & !\Pantalla|e_2~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank~7_combout\,
	datab => \Pantalla|VGA_blank~4_combout\,
	datac => \Pantalla|g_2~combout\,
	datad => \Pantalla|e_2~combout\,
	combout => \Pantalla|VGA_blank~8_combout\);

-- Location: LCCOMB_X40_Y29_N24
\Pantalla|VGA_blank~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank~9_combout\ = (\Pantalla|LessThan22~0_combout\ & (\Pantalla|q_reg_1\(5) & \Pantalla|f_1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|LessThan22~0_combout\,
	datac => \Pantalla|q_reg_1\(5),
	datad => \Pantalla|f_1~0_combout\,
	combout => \Pantalla|VGA_blank~9_combout\);

-- Location: LCCOMB_X40_Y29_N22
\Pantalla|VGA_blank~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank~10_combout\ = (\Pantalla|mas_v~2_combout\ & (!\Pantalla|b_2~0_combout\ & ((!\Pantalla|LessThan117~0_combout\) # (!\Pantalla|VGA_blank~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|mas_v~2_combout\,
	datab => \Pantalla|VGA_blank~9_combout\,
	datac => \Pantalla|b_2~0_combout\,
	datad => \Pantalla|LessThan117~0_combout\,
	combout => \Pantalla|VGA_blank~10_combout\);

-- Location: LCCOMB_X43_Y29_N26
\Pantalla|VGA_blank~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank~11_combout\ = (\Pantalla|VGA_blank~10_combout\) # (((\Pantalla|LessThan155~0_combout\) # (\Pantalla|LessThan3~4_combout\)) # (!\Pantalla|marco~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank~10_combout\,
	datab => \Pantalla|marco~2_combout\,
	datac => \Pantalla|LessThan155~0_combout\,
	datad => \Pantalla|LessThan3~4_combout\,
	combout => \Pantalla|VGA_blank~11_combout\);

-- Location: LCCOMB_X62_Y36_N16
\display4~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \display4~14_combout\ = (\enganche_add|q_reg~q\) # (\enganche_mult|q_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \enganche_add|q_reg~q\,
	datad => \enganche_mult|q_reg~q\,
	combout => \display4~14_combout\);

-- Location: LCCOMB_X43_Y29_N28
\Pantalla|VGA_blank~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank~15_combout\ = (\Pantalla|VGA_blank~14_combout\ & (\Pantalla|VGA_blank~8_combout\ & (\Pantalla|VGA_blank~11_combout\ & \display4~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank~14_combout\,
	datab => \Pantalla|VGA_blank~8_combout\,
	datac => \Pantalla|VGA_blank~11_combout\,
	datad => \display4~14_combout\,
	combout => \Pantalla|VGA_blank~15_combout\);

-- Location: LCCOMB_X43_Y31_N4
\Pantalla|e_0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|e_0~combout\ = (!\Pantalla|mas_v~2_combout\ & (!\Pantalla|LessThan155~0_combout\ & (\Pantalla|marco~2_combout\ & !\Pantalla|LessThan3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|mas_v~2_combout\,
	datab => \Pantalla|LessThan155~0_combout\,
	datac => \Pantalla|marco~2_combout\,
	datad => \Pantalla|LessThan3~4_combout\,
	combout => \Pantalla|e_0~combout\);

-- Location: LCCOMB_X43_Y31_N18
\Pantalla|f_0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|f_0~combout\ = (!\Pantalla|mas_v~2_combout\ & \Pantalla|f_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Pantalla|mas_v~2_combout\,
	datad => \Pantalla|f_0~0_combout\,
	combout => \Pantalla|f_0~combout\);

-- Location: LCCOMB_X43_Y29_N2
\Pantalla|c_0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|c_0~2_combout\ = ((\Pantalla|LessThan99~0_combout\) # (\Pantalla|c_0~1_combout\)) # (!\Pantalla|c_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|c_0~0_combout\,
	datac => \Pantalla|LessThan99~0_combout\,
	datad => \Pantalla|c_0~1_combout\,
	combout => \Pantalla|c_0~2_combout\);

-- Location: LCCOMB_X43_Y31_N24
\Pantalla|VGA_blank_0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_0~0_combout\ = (!\Pantalla|n~21_combout\ & ((\Pantalla|c_0~2_combout\) # ((!\Pantalla|c_0~3_combout\ & !\Pantalla|f_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|c_0~3_combout\,
	datab => \Pantalla|c_0~2_combout\,
	datac => \Pantalla|n~21_combout\,
	datad => \Pantalla|f_0~0_combout\,
	combout => \Pantalla|VGA_blank_0~0_combout\);

-- Location: LCCOMB_X44_Y31_N16
\Pantalla|VGA_blank_0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_0~1_combout\ = ((!\Pantalla|g_0~0_combout\ & \Pantalla|a_0~0_combout\)) # (!\Pantalla|VGA_blank_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|g_0~0_combout\,
	datac => \Pantalla|a_0~0_combout\,
	datad => \Pantalla|VGA_blank_0~0_combout\,
	combout => \Pantalla|VGA_blank_0~1_combout\);

-- Location: LCCOMB_X44_Y31_N18
\Pantalla|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux0~0_combout\ = (!\Pantalla|f_0~combout\ & (!\Pantalla|VGA_blank_0~1_combout\ & ((\Pantalla|g_0~0_combout\) # (!\Pantalla|d_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|g_0~0_combout\,
	datab => \Pantalla|f_0~combout\,
	datac => \Pantalla|d_0~0_combout\,
	datad => \Pantalla|VGA_blank_0~1_combout\,
	combout => \Pantalla|Mux0~0_combout\);

-- Location: LCCOMB_X44_Y31_N10
\Pantalla|VGA_blank_0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_0~6_combout\ = (\Pantalla|e_0~combout\) # (!\Pantalla|Mux0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Pantalla|e_0~combout\,
	datad => \Pantalla|Mux0~0_combout\,
	combout => \Pantalla|VGA_blank_0~6_combout\);

-- Location: LCCOMB_X44_Y31_N12
\Pantalla|Mux0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux0~7_combout\ = (\d0[0]~1_combout\ & (((\d0[1]~3_combout\) # (\Pantalla|VGA_blank_0~0_combout\)))) # (!\d0[0]~1_combout\ & (!\Pantalla|VGA_blank_0~6_combout\ & (!\d0[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank_0~6_combout\,
	datab => \d0[0]~1_combout\,
	datac => \d0[1]~3_combout\,
	datad => \Pantalla|VGA_blank_0~0_combout\,
	combout => \Pantalla|Mux0~7_combout\);

-- Location: LCCOMB_X44_Y31_N28
\Pantalla|g_0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|g_0~combout\ = (\Pantalla|LessThan155~0_combout\ & (\Pantalla|LessThan154~0_combout\ & !\Pantalla|g_0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan155~0_combout\,
	datac => \Pantalla|LessThan154~0_combout\,
	datad => \Pantalla|g_0~0_combout\,
	combout => \Pantalla|g_0~combout\);

-- Location: LCCOMB_X44_Y31_N22
\Pantalla|VGA_blank_0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_0~7_combout\ = (\Pantalla|VGA_blank_0~1_combout\) # ((\Pantalla|g_0~combout\) # ((!\Pantalla|g_0~0_combout\ & \Pantalla|d_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|g_0~0_combout\,
	datab => \Pantalla|VGA_blank_0~1_combout\,
	datac => \Pantalla|d_0~0_combout\,
	datad => \Pantalla|g_0~combout\,
	combout => \Pantalla|VGA_blank_0~7_combout\);

-- Location: LCCOMB_X44_Y31_N6
\Pantalla|VGA_blank_0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_0~2_combout\ = (!\Pantalla|g_0~combout\ & ((\Pantalla|g_0~0_combout\) # ((!\Pantalla|d_0~0_combout\ & !\Pantalla|a_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|g_0~0_combout\,
	datab => \Pantalla|d_0~0_combout\,
	datac => \Pantalla|a_0~0_combout\,
	datad => \Pantalla|g_0~combout\,
	combout => \Pantalla|VGA_blank_0~2_combout\);

-- Location: LCCOMB_X43_Y31_N28
\Pantalla|VGA_blank_0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_0~4_combout\ = (!\Pantalla|n~21_combout\ & \Pantalla|VGA_blank_0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Pantalla|n~21_combout\,
	datad => \Pantalla|VGA_blank_0~2_combout\,
	combout => \Pantalla|VGA_blank_0~4_combout\);

-- Location: LCCOMB_X43_Y31_N22
\Pantalla|VGA_blank_0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_0~5_combout\ = (\Pantalla|e_0~combout\) # (((\Pantalla|f_0~0_combout\ & !\Pantalla|c_0~2_combout\)) # (!\Pantalla|VGA_blank_0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|f_0~0_combout\,
	datab => \Pantalla|c_0~2_combout\,
	datac => \Pantalla|e_0~combout\,
	datad => \Pantalla|VGA_blank_0~4_combout\,
	combout => \Pantalla|VGA_blank_0~5_combout\);

-- Location: LCCOMB_X44_Y31_N20
\Pantalla|Mux0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux0~8_combout\ = (\Pantalla|Mux0~7_combout\ & (((!\Pantalla|VGA_blank_0~7_combout\)) # (!\d0[1]~3_combout\))) # (!\Pantalla|Mux0~7_combout\ & (\d0[1]~3_combout\ & ((!\Pantalla|VGA_blank_0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|Mux0~7_combout\,
	datab => \d0[1]~3_combout\,
	datac => \Pantalla|VGA_blank_0~7_combout\,
	datad => \Pantalla|VGA_blank_0~5_combout\,
	combout => \Pantalla|Mux0~8_combout\);

-- Location: LCCOMB_X43_Y31_N6
\Pantalla|c_0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|c_0~combout\ = (\Pantalla|marco~2_combout\ & (!\Pantalla|LessThan3~4_combout\ & (!\Pantalla|LessThan155~0_combout\ & !\Pantalla|c_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|marco~2_combout\,
	datab => \Pantalla|LessThan3~4_combout\,
	datac => \Pantalla|LessThan155~0_combout\,
	datad => \Pantalla|c_0~2_combout\,
	combout => \Pantalla|c_0~combout\);

-- Location: LCCOMB_X43_Y31_N8
\Pantalla|VGA_blank_0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_0~3_combout\ = (!\Pantalla|c_0~combout\ & (!\Pantalla|f_0~combout\ & (!\Pantalla|n~21_combout\ & \Pantalla|VGA_blank_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|c_0~combout\,
	datab => \Pantalla|f_0~combout\,
	datac => \Pantalla|n~21_combout\,
	datad => \Pantalla|VGA_blank_0~2_combout\,
	combout => \Pantalla|VGA_blank_0~3_combout\);

-- Location: LCCOMB_X43_Y31_N10
\Pantalla|Mux0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux0~3_combout\ = (!\Pantalla|c_0~combout\ & (!\Pantalla|e_0~combout\ & (!\Pantalla|n~21_combout\ & \Pantalla|VGA_blank_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|c_0~combout\,
	datab => \Pantalla|e_0~combout\,
	datac => \Pantalla|n~21_combout\,
	datad => \Pantalla|VGA_blank_0~2_combout\,
	combout => \Pantalla|Mux0~3_combout\);

-- Location: LCCOMB_X44_Y31_N8
\Pantalla|Mux0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux0~4_combout\ = (\d0[0]~1_combout\ & (((\d0[1]~3_combout\)))) # (!\d0[0]~1_combout\ & (\Pantalla|VGA_blank_0~0_combout\ & (!\Pantalla|g_0~combout\ & !\d0[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank_0~0_combout\,
	datab => \Pantalla|g_0~combout\,
	datac => \d0[0]~1_combout\,
	datad => \d0[1]~3_combout\,
	combout => \Pantalla|Mux0~4_combout\);

-- Location: LCCOMB_X44_Y31_N30
\Pantalla|Mux0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux0~5_combout\ = (\d0[1]~3_combout\ & ((\Pantalla|Mux0~4_combout\) # ((\Pantalla|Mux0~3_combout\ & !\Pantalla|f_0~combout\)))) # (!\d0[1]~3_combout\ & (((\Pantalla|Mux0~4_combout\ & !\Pantalla|f_0~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|Mux0~3_combout\,
	datab => \d0[1]~3_combout\,
	datac => \Pantalla|Mux0~4_combout\,
	datad => \Pantalla|f_0~combout\,
	combout => \Pantalla|Mux0~5_combout\);

-- Location: LCCOMB_X44_Y31_N4
\Pantalla|Mux0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux0~6_combout\ = (\d0[0]~1_combout\ & ((\Pantalla|Mux0~5_combout\ & ((!\Pantalla|VGA_blank_0~1_combout\))) # (!\Pantalla|Mux0~5_combout\ & (\Pantalla|VGA_blank_0~3_combout\)))) # (!\d0[0]~1_combout\ & (((\Pantalla|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank_0~3_combout\,
	datab => \d0[0]~1_combout\,
	datac => \Pantalla|Mux0~5_combout\,
	datad => \Pantalla|VGA_blank_0~1_combout\,
	combout => \Pantalla|Mux0~6_combout\);

-- Location: LCCOMB_X44_Y31_N2
\Pantalla|Mux0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux0~9_combout\ = (\d0[2]~5_combout\ & (((\Pantalla|Mux0~6_combout\)))) # (!\d0[2]~5_combout\ & (\Pantalla|Mux0~8_combout\ & ((!\d0[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d0[2]~5_combout\,
	datab => \Pantalla|Mux0~8_combout\,
	datac => \Pantalla|Mux0~6_combout\,
	datad => \d0[3]~7_combout\,
	combout => \Pantalla|Mux0~9_combout\);

-- Location: LCCOMB_X38_Y28_N22
\Pantalla|g_1~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|g_1~9_combout\ = ((\Pantalla|g_1~5_combout\) # ((\Pantalla|q_reg_1\(9)) # (!\Pantalla|q_reg_1\(8)))) # (!\Pantalla|LessThan157~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan157~0_combout\,
	datab => \Pantalla|g_1~5_combout\,
	datac => \Pantalla|q_reg_1\(9),
	datad => \Pantalla|q_reg_1\(8),
	combout => \Pantalla|g_1~9_combout\);

-- Location: LCCOMB_X44_Y28_N8
\Pantalla|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux1~0_combout\ = (!\Pantalla|g_1~9_combout\ & ((\Pantalla|d_0~0_combout\) # (\Pantalla|a_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|d_0~0_combout\,
	datab => \Pantalla|g_1~9_combout\,
	datad => \Pantalla|a_0~0_combout\,
	combout => \Pantalla|Mux1~0_combout\);

-- Location: LCCOMB_X40_Y29_N12
\Pantalla|f_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|f_1~1_combout\ = (\Pantalla|f_1~0_combout\ & (\Pantalla|LessThan22~0_combout\ & (\Pantalla|q_reg_1\(5) & \Pantalla|LessThan117~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|f_1~0_combout\,
	datab => \Pantalla|LessThan22~0_combout\,
	datac => \Pantalla|q_reg_1\(5),
	datad => \Pantalla|LessThan117~0_combout\,
	combout => \Pantalla|f_1~1_combout\);

-- Location: LCCOMB_X45_Y28_N6
\Pantalla|Mux1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux1~1_combout\ = (\Pantalla|por_h_1~0_combout\ & (\Pantalla|f_1~1_combout\ & (\Pantalla|f_0~0_combout\))) # (!\Pantalla|por_h_1~0_combout\ & (((\Pantalla|f_0~0_combout\) # (\Pantalla|c_0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|f_1~1_combout\,
	datab => \Pantalla|por_h_1~0_combout\,
	datac => \Pantalla|f_0~0_combout\,
	datad => \Pantalla|c_0~3_combout\,
	combout => \Pantalla|Mux1~1_combout\);

-- Location: LCCOMB_X44_Y26_N16
\Pantalla|Mux1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux1~2_combout\ = (!\Pantalla|Mux1~0_combout\ & (!\Pantalla|n~21_combout\ & !\Pantalla|Mux1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|Mux1~0_combout\,
	datac => \Pantalla|n~21_combout\,
	datad => \Pantalla|Mux1~1_combout\,
	combout => \Pantalla|Mux1~2_combout\);

-- Location: LCCOMB_X45_Y28_N20
\Pantalla|e_1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|e_1~0_combout\ = (!\Pantalla|LessThan3~4_combout\ & (\Pantalla|marco~2_combout\ & (\Pantalla|f_1~1_combout\ & !\Pantalla|LessThan155~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan3~4_combout\,
	datab => \Pantalla|marco~2_combout\,
	datac => \Pantalla|f_1~1_combout\,
	datad => \Pantalla|LessThan155~0_combout\,
	combout => \Pantalla|e_1~0_combout\);

-- Location: LCCOMB_X44_Y26_N30
\Pantalla|Mux1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux1~3_combout\ = (!\Pantalla|g_1~7_combout\ & (\Pantalla|Mux1~2_combout\ & ((\d1[0]~1_combout\) # (!\Pantalla|e_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|g_1~7_combout\,
	datab => \Pantalla|Mux1~2_combout\,
	datac => \d1[0]~1_combout\,
	datad => \Pantalla|e_1~0_combout\,
	combout => \Pantalla|Mux1~3_combout\);

-- Location: LCCOMB_X44_Y26_N24
\Pantalla|Mux1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux1~4_combout\ = (\d1[3]~7_combout\ & ((\d1[2]~5_combout\) # ((\Pantalla|Mux1~3_combout\) # (\d1[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1[3]~7_combout\,
	datab => \d1[2]~5_combout\,
	datac => \Pantalla|Mux1~3_combout\,
	datad => \d1[1]~3_combout\,
	combout => \Pantalla|Mux1~4_combout\);

-- Location: LCCOMB_X44_Y28_N10
\Pantalla|VGA_blank_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_1~10_combout\ = (\Pantalla|g_1~9_combout\) # ((!\Pantalla|d_0~0_combout\ & ((!\Pantalla|LessThan155~0_combout\) # (!\Pantalla|LessThan154~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan154~0_combout\,
	datab => \Pantalla|g_1~9_combout\,
	datac => \Pantalla|d_0~0_combout\,
	datad => \Pantalla|LessThan155~0_combout\,
	combout => \Pantalla|VGA_blank_1~10_combout\);

-- Location: LCCOMB_X44_Y28_N28
\Pantalla|VGA_blank_1~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_1~11_combout\ = (!\Pantalla|n~21_combout\ & (\Pantalla|VGA_blank_1~10_combout\ & ((\Pantalla|g_1~9_combout\) # (!\Pantalla|a_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|n~21_combout\,
	datab => \Pantalla|g_1~9_combout\,
	datac => \Pantalla|a_0~0_combout\,
	datad => \Pantalla|VGA_blank_1~10_combout\,
	combout => \Pantalla|VGA_blank_1~11_combout\);

-- Location: LCCOMB_X45_Y28_N26
\Pantalla|VGA_blank_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_1~12_combout\ = ((\Pantalla|e_1~0_combout\) # ((\Pantalla|f_0~0_combout\ & !\Pantalla|por_h_1~0_combout\))) # (!\Pantalla|VGA_blank_1~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|f_0~0_combout\,
	datab => \Pantalla|VGA_blank_1~11_combout\,
	datac => \Pantalla|por_h_1~0_combout\,
	datad => \Pantalla|e_1~0_combout\,
	combout => \Pantalla|VGA_blank_1~12_combout\);

-- Location: LCCOMB_X44_Y26_N22
\Pantalla|VGA_blank_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_1~14_combout\ = (\Pantalla|e_1~0_combout\) # ((\Pantalla|Mux1~0_combout\) # ((\Pantalla|n~21_combout\) # (\Pantalla|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|e_1~0_combout\,
	datab => \Pantalla|Mux1~0_combout\,
	datac => \Pantalla|n~21_combout\,
	datad => \Pantalla|Mux1~1_combout\,
	combout => \Pantalla|VGA_blank_1~14_combout\);

-- Location: LCCOMB_X44_Y28_N6
\Pantalla|VGA_blank_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_1~8_combout\ = (!\Pantalla|n~21_combout\ & ((\Pantalla|por_h_1~0_combout\) # ((!\Pantalla|c_0~3_combout\ & !\Pantalla|f_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|por_h_1~0_combout\,
	datab => \Pantalla|c_0~3_combout\,
	datac => \Pantalla|n~21_combout\,
	datad => \Pantalla|f_0~0_combout\,
	combout => \Pantalla|VGA_blank_1~8_combout\);

-- Location: LCCOMB_X44_Y26_N10
\Pantalla|Mux1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux1~7_combout\ = (\d1[0]~1_combout\ & (((\Pantalla|VGA_blank_1~8_combout\) # (\d1[1]~3_combout\)))) # (!\d1[0]~1_combout\ & (!\Pantalla|VGA_blank_1~14_combout\ & ((!\d1[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank_1~14_combout\,
	datab => \Pantalla|VGA_blank_1~8_combout\,
	datac => \d1[0]~1_combout\,
	datad => \d1[1]~3_combout\,
	combout => \Pantalla|Mux1~7_combout\);

-- Location: LCCOMB_X44_Y28_N18
\Pantalla|VGA_blank_1~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_1~13_combout\ = (((\Pantalla|a_0~0_combout\ & !\Pantalla|g_1~9_combout\)) # (!\Pantalla|VGA_blank_1~8_combout\)) # (!\Pantalla|VGA_blank_1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank_1~10_combout\,
	datab => \Pantalla|a_0~0_combout\,
	datac => \Pantalla|g_1~9_combout\,
	datad => \Pantalla|VGA_blank_1~8_combout\,
	combout => \Pantalla|VGA_blank_1~13_combout\);

-- Location: LCCOMB_X44_Y26_N8
\Pantalla|Mux1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux1~8_combout\ = (\Pantalla|Mux1~7_combout\ & (((!\d1[1]~3_combout\) # (!\Pantalla|VGA_blank_1~13_combout\)))) # (!\Pantalla|Mux1~7_combout\ & (!\Pantalla|VGA_blank_1~12_combout\ & ((\d1[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank_1~12_combout\,
	datab => \Pantalla|Mux1~7_combout\,
	datac => \Pantalla|VGA_blank_1~13_combout\,
	datad => \d1[1]~3_combout\,
	combout => \Pantalla|Mux1~8_combout\);

-- Location: LCCOMB_X44_Y28_N14
\Pantalla|VGA_blank_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_1~3_combout\ = (\Pantalla|d_0~0_combout\) # ((\Pantalla|a_0~0_combout\) # ((\Pantalla|LessThan154~0_combout\ & \Pantalla|LessThan155~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|d_0~0_combout\,
	datab => \Pantalla|a_0~0_combout\,
	datac => \Pantalla|LessThan154~0_combout\,
	datad => \Pantalla|LessThan155~0_combout\,
	combout => \Pantalla|VGA_blank_1~3_combout\);

-- Location: LCCOMB_X45_Y28_N18
\Pantalla|VGA_blank_1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_1~2_combout\ = (\Pantalla|f_1~1_combout\ & ((\Pantalla|f_0~0_combout\) # ((!\Pantalla|por_h_1~0_combout\ & \Pantalla|c_0~3_combout\)))) # (!\Pantalla|f_1~1_combout\ & (!\Pantalla|por_h_1~0_combout\ & ((\Pantalla|c_0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|f_1~1_combout\,
	datab => \Pantalla|por_h_1~0_combout\,
	datac => \Pantalla|f_0~0_combout\,
	datad => \Pantalla|c_0~3_combout\,
	combout => \Pantalla|VGA_blank_1~2_combout\);

-- Location: LCCOMB_X44_Y28_N4
\Pantalla|VGA_blank_1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_1~4_combout\ = (!\Pantalla|n~21_combout\ & (!\Pantalla|VGA_blank_1~2_combout\ & ((\Pantalla|g_1~9_combout\) # (!\Pantalla|VGA_blank_1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|n~21_combout\,
	datab => \Pantalla|VGA_blank_1~3_combout\,
	datac => \Pantalla|g_1~9_combout\,
	datad => \Pantalla|VGA_blank_1~2_combout\,
	combout => \Pantalla|VGA_blank_1~4_combout\);

-- Location: LCCOMB_X44_Y26_N14
\Pantalla|VGA_blank_1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_1~5_combout\ = (\Pantalla|e_1~0_combout\) # (!\Pantalla|VGA_blank_1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|VGA_blank_1~4_combout\,
	datad => \Pantalla|e_1~0_combout\,
	combout => \Pantalla|VGA_blank_1~5_combout\);

-- Location: LCCOMB_X45_Y28_N4
\Pantalla|VGA_blank_1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_1~6_combout\ = (\Pantalla|por_h_1~0_combout\ & (\Pantalla|f_1~1_combout\ & (\Pantalla|f_0~0_combout\))) # (!\Pantalla|por_h_1~0_combout\ & (((\Pantalla|f_0~0_combout\) # (\Pantalla|c_0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|f_1~1_combout\,
	datab => \Pantalla|por_h_1~0_combout\,
	datac => \Pantalla|f_0~0_combout\,
	datad => \Pantalla|c_0~3_combout\,
	combout => \Pantalla|VGA_blank_1~6_combout\);

-- Location: LCCOMB_X44_Y26_N20
\Pantalla|VGA_blank_1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_1~7_combout\ = (\Pantalla|VGA_blank_1~6_combout\) # ((\Pantalla|n~21_combout\) # (\Pantalla|g_1~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank_1~6_combout\,
	datac => \Pantalla|n~21_combout\,
	datad => \Pantalla|g_1~7_combout\,
	combout => \Pantalla|VGA_blank_1~7_combout\);

-- Location: LCCOMB_X44_Y26_N6
\Pantalla|Mux1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux1~5_combout\ = (\d1[0]~1_combout\ & (((\d1[1]~3_combout\)))) # (!\d1[0]~1_combout\ & ((\d1[1]~3_combout\ & (!\Pantalla|VGA_blank_1~5_combout\)) # (!\d1[1]~3_combout\ & ((!\Pantalla|VGA_blank_1~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank_1~5_combout\,
	datab => \Pantalla|VGA_blank_1~7_combout\,
	datac => \d1[0]~1_combout\,
	datad => \d1[1]~3_combout\,
	combout => \Pantalla|Mux1~5_combout\);

-- Location: LCCOMB_X44_Y28_N24
\Pantalla|VGA_blank_1~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank_1~9_combout\ = ((\Pantalla|a_0~0_combout\ & !\Pantalla|g_1~9_combout\)) # (!\Pantalla|VGA_blank_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|a_0~0_combout\,
	datac => \Pantalla|g_1~9_combout\,
	datad => \Pantalla|VGA_blank_1~8_combout\,
	combout => \Pantalla|VGA_blank_1~9_combout\);

-- Location: LCCOMB_X44_Y26_N12
\Pantalla|Mux1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux1~6_combout\ = (\Pantalla|Mux1~5_combout\ & (((!\d1[0]~1_combout\)) # (!\Pantalla|VGA_blank_1~9_combout\))) # (!\Pantalla|Mux1~5_combout\ & (((\d1[0]~1_combout\ & \Pantalla|VGA_blank_1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|Mux1~5_combout\,
	datab => \Pantalla|VGA_blank_1~9_combout\,
	datac => \d1[0]~1_combout\,
	datad => \Pantalla|VGA_blank_1~4_combout\,
	combout => \Pantalla|Mux1~6_combout\);

-- Location: LCCOMB_X44_Y26_N26
\Pantalla|Mux1~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux1~9_combout\ = (\d1[2]~5_combout\ & (((\Pantalla|Mux1~6_combout\)))) # (!\d1[2]~5_combout\ & (!\d1[3]~7_combout\ & (\Pantalla|Mux1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1[3]~7_combout\,
	datab => \Pantalla|Mux1~8_combout\,
	datac => \d1[2]~5_combout\,
	datad => \Pantalla|Mux1~6_combout\,
	combout => \Pantalla|Mux1~9_combout\);

-- Location: LCCOMB_X44_Y31_N26
\Pantalla|Mux0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux0~1_combout\ = (!\Pantalla|g_0~combout\ & (\Pantalla|Mux0~0_combout\ & ((\d0[0]~1_combout\) # (!\Pantalla|e_0~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|g_0~combout\,
	datab => \Pantalla|e_0~combout\,
	datac => \d0[0]~1_combout\,
	datad => \Pantalla|Mux0~0_combout\,
	combout => \Pantalla|Mux0~1_combout\);

-- Location: LCCOMB_X44_Y31_N24
\Pantalla|Mux0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|Mux0~2_combout\ = (\d0[3]~7_combout\ & ((\d0[2]~5_combout\) # ((\d0[1]~3_combout\) # (\Pantalla|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d0[2]~5_combout\,
	datab => \d0[1]~3_combout\,
	datac => \Pantalla|Mux0~1_combout\,
	datad => \d0[3]~7_combout\,
	combout => \Pantalla|Mux0~2_combout\);

-- Location: LCCOMB_X44_Y26_N28
\Pantalla|VGA_blank~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank~16_combout\ = (\Pantalla|Mux0~9_combout\ & ((\Pantalla|Mux1~4_combout\) # ((\Pantalla|Mux1~9_combout\)))) # (!\Pantalla|Mux0~9_combout\ & (\Pantalla|Mux0~2_combout\ & ((\Pantalla|Mux1~4_combout\) # (\Pantalla|Mux1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|Mux0~9_combout\,
	datab => \Pantalla|Mux1~4_combout\,
	datac => \Pantalla|Mux1~9_combout\,
	datad => \Pantalla|Mux0~2_combout\,
	combout => \Pantalla|VGA_blank~16_combout\);

-- Location: LCCOMB_X43_Y26_N30
\Pantalla|VGA_blank~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_blank~20_combout\ = (!\Pantalla|n~21_combout\ & ((\Pantalla|VGA_blank~15_combout\) # ((\Pantalla|VGA_blank~19_combout\ & \Pantalla|VGA_blank~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_blank~19_combout\,
	datab => \Pantalla|n~21_combout\,
	datac => \Pantalla|VGA_blank~15_combout\,
	datad => \Pantalla|VGA_blank~16_combout\,
	combout => \Pantalla|VGA_blank~20_combout\);

-- Location: LCCOMB_X39_Y28_N30
\Pantalla|bloq_0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|bloq_0~1_combout\ = (((\Pantalla|q_reg_1\(5) & \Pantalla|bloq_0~0_combout\)) # (!\Pantalla|g_1~4_combout\)) # (!\Pantalla|LessThan39~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(5),
	datab => \Pantalla|LessThan39~0_combout\,
	datac => \Pantalla|bloq_0~0_combout\,
	datad => \Pantalla|g_1~4_combout\,
	combout => \Pantalla|bloq_0~1_combout\);

-- Location: LCCOMB_X39_Y29_N8
\Pantalla|LessThan128~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan128~0_combout\ = (\Pantalla|q_reg_1\(3) & (\Pantalla|q_reg_1\(1) & \Pantalla|q_reg_1\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(3),
	datac => \Pantalla|q_reg_1\(1),
	datad => \Pantalla|q_reg_1\(2),
	combout => \Pantalla|LessThan128~0_combout\);

-- Location: LCCOMB_X39_Y28_N12
\Pantalla|bloq_0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|bloq_0~2_combout\ = (\Pantalla|bloq_0~1_combout\) # ((!\Pantalla|q_reg_1\(5) & (!\Pantalla|q_reg_1\(4) & !\Pantalla|LessThan128~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(5),
	datab => \Pantalla|q_reg_1\(4),
	datac => \Pantalla|bloq_0~1_combout\,
	datad => \Pantalla|LessThan128~0_combout\,
	combout => \Pantalla|bloq_0~2_combout\);

-- Location: LCCOMB_X39_Y25_N12
\Pantalla|LessThan130~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan130~2_combout\ = (\Pantalla|q_reg_2\(5) & ((\Pantalla|q_reg_2\(4)) # ((\Pantalla|q_reg_2\(2) & \Pantalla|q_reg_2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(5),
	datab => \Pantalla|q_reg_2\(2),
	datac => \Pantalla|q_reg_2\(3),
	datad => \Pantalla|q_reg_2\(4),
	combout => \Pantalla|LessThan130~2_combout\);

-- Location: LCCOMB_X39_Y25_N10
\Pantalla|LessThan130~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan130~4_combout\ = (\Pantalla|q_reg_2\(8) & ((\Pantalla|LessThan130~2_combout\) # ((\Pantalla|q_reg_2\(6)) # (\Pantalla|q_reg_2\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan130~2_combout\,
	datab => \Pantalla|q_reg_2\(6),
	datac => \Pantalla|q_reg_2\(8),
	datad => \Pantalla|q_reg_2\(7),
	combout => \Pantalla|LessThan130~4_combout\);

-- Location: LCCOMB_X39_Y28_N26
\Pantalla|LessThan131~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan131~0_combout\ = (!\Pantalla|q_reg_2\(9) & (((!\Pantalla|q_reg_2\(7) & !\Pantalla|n~2_combout\)) # (!\Pantalla|q_reg_2\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(9),
	datab => \Pantalla|q_reg_2\(7),
	datac => \Pantalla|q_reg_2\(8),
	datad => \Pantalla|n~2_combout\,
	combout => \Pantalla|LessThan131~0_combout\);

-- Location: LCCOMB_X39_Y28_N20
\Pantalla|VGA_AZUL~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_AZUL~3_combout\ = (\Pantalla|LessThan131~0_combout\ & ((\Pantalla|q_reg_2\(9)) # (\Pantalla|LessThan130~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(9),
	datab => \Pantalla|LessThan130~4_combout\,
	datac => \Pantalla|LessThan131~0_combout\,
	combout => \Pantalla|VGA_AZUL~3_combout\);

-- Location: LCCOMB_X39_Y25_N2
\Pantalla|LessThan124~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan124~1_combout\ = (\Pantalla|q_reg_2\(7) & ((\Pantalla|q_reg_2\(6)) # ((\Pantalla|LessThan124~0_combout\ & \Pantalla|marco~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan124~0_combout\,
	datab => \Pantalla|q_reg_2\(7),
	datac => \Pantalla|marco~1_combout\,
	datad => \Pantalla|q_reg_2\(6),
	combout => \Pantalla|LessThan124~1_combout\);

-- Location: LCCOMB_X40_Y28_N0
\Pantalla|VGA_AZUL~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_AZUL~11_combout\ = (\Pantalla|LessThan124~1_combout\ & (!\Pantalla|n~1_combout\ & (!\Pantalla|q_reg_2\(8) & !\Pantalla|q_reg_2\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan124~1_combout\,
	datab => \Pantalla|n~1_combout\,
	datac => \Pantalla|q_reg_2\(8),
	datad => \Pantalla|q_reg_2\(9),
	combout => \Pantalla|VGA_AZUL~11_combout\);

-- Location: LCCOMB_X39_Y25_N20
\Pantalla|LessThan120~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan120~0_combout\ = (!\Pantalla|q_reg_2\(6) & ((\Pantalla|LessThan89~0_combout\) # ((!\Pantalla|q_reg_2\(4)) # (!\Pantalla|q_reg_2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan89~0_combout\,
	datab => \Pantalla|q_reg_2\(6),
	datac => \Pantalla|q_reg_2\(5),
	datad => \Pantalla|q_reg_2\(4),
	combout => \Pantalla|LessThan120~0_combout\);

-- Location: LCCOMB_X39_Y25_N18
\Pantalla|VGA_ROJO~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_ROJO~12_combout\ = (\Pantalla|LessThan119~1_combout\ & (\Pantalla|q_reg_2\(7) & (\Pantalla|marco~0_combout\ & \Pantalla|LessThan120~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan119~1_combout\,
	datab => \Pantalla|q_reg_2\(7),
	datac => \Pantalla|marco~0_combout\,
	datad => \Pantalla|LessThan120~0_combout\,
	combout => \Pantalla|VGA_ROJO~12_combout\);

-- Location: LCCOMB_X41_Y25_N16
\Pantalla|LessThan127~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan127~1_combout\ = ((\Pantalla|LessThan89~0_combout\ & (!\Pantalla|q_reg_2\(1) & !\Pantalla|q_reg_2\(4)))) # (!\Pantalla|q_reg_2\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan89~0_combout\,
	datab => \Pantalla|q_reg_2\(1),
	datac => \Pantalla|q_reg_2\(5),
	datad => \Pantalla|q_reg_2\(4),
	combout => \Pantalla|LessThan127~1_combout\);

-- Location: LCCOMB_X40_Y28_N4
\Pantalla|LessThan127~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan127~2_combout\ = (!\Pantalla|q_reg_2\(9) & (((\Pantalla|LessThan127~1_combout\ & \Pantalla|LessThan127~0_combout\)) # (!\Pantalla|q_reg_2\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan127~1_combout\,
	datab => \Pantalla|q_reg_2\(9),
	datac => \Pantalla|q_reg_2\(8),
	datad => \Pantalla|LessThan127~0_combout\,
	combout => \Pantalla|LessThan127~2_combout\);

-- Location: LCCOMB_X40_Y28_N22
\Pantalla|LessThan126~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan126~1_combout\ = (\Pantalla|LessThan82~2_combout\ & (\Pantalla|q_reg_2\(4) & ((\Pantalla|LessThan126~0_combout\) # (\Pantalla|q_reg_2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan82~2_combout\,
	datab => \Pantalla|LessThan126~0_combout\,
	datac => \Pantalla|q_reg_2\(4),
	datad => \Pantalla|q_reg_2\(3),
	combout => \Pantalla|LessThan126~1_combout\);

-- Location: LCCOMB_X40_Y28_N28
\Pantalla|VGA_ROJO~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_ROJO~11_combout\ = (\Pantalla|LessThan127~2_combout\ & ((\Pantalla|q_reg_2\(8)) # ((\Pantalla|LessThan126~1_combout\) # (\Pantalla|q_reg_2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(8),
	datab => \Pantalla|LessThan127~2_combout\,
	datac => \Pantalla|LessThan126~1_combout\,
	datad => \Pantalla|q_reg_2\(9),
	combout => \Pantalla|VGA_ROJO~11_combout\);

-- Location: LCCOMB_X40_Y28_N10
\Pantalla|VGA_ROJO~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_ROJO~13_combout\ = (\Pantalla|VGA_AZUL~11_combout\) # ((\Pantalla|VGA_ROJO~12_combout\) # (\Pantalla|VGA_ROJO~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pantalla|VGA_AZUL~11_combout\,
	datac => \Pantalla|VGA_ROJO~12_combout\,
	datad => \Pantalla|VGA_ROJO~11_combout\,
	combout => \Pantalla|VGA_ROJO~13_combout\);

-- Location: LCCOMB_X38_Y27_N2
\Pantalla|bloq_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|bloq_1~1_combout\ = (\Pantalla|q_reg_1\(3)) # ((\Pantalla|q_reg_1\(5)) # ((\Pantalla|q_reg_1\(2)) # (\Pantalla|q_reg_1\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(3),
	datab => \Pantalla|q_reg_1\(5),
	datac => \Pantalla|q_reg_1\(2),
	datad => \Pantalla|q_reg_1\(4),
	combout => \Pantalla|bloq_1~1_combout\);

-- Location: LCCOMB_X38_Y28_N12
\Pantalla|bloq_1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|bloq_1~2_combout\ = (\Pantalla|q_reg_1\(8) & ((\Pantalla|bloq_1~1_combout\) # ((\Pantalla|q_reg_1\(6)) # (\Pantalla|q_reg_1\(7))))) # (!\Pantalla|q_reg_1\(8) & (((!\Pantalla|q_reg_1\(7)) # (!\Pantalla|q_reg_1\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|bloq_1~1_combout\,
	datab => \Pantalla|q_reg_1\(8),
	datac => \Pantalla|q_reg_1\(6),
	datad => \Pantalla|q_reg_1\(7),
	combout => \Pantalla|bloq_1~2_combout\);

-- Location: LCCOMB_X39_Y28_N0
\Pantalla|bloq_3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|bloq_3~1_combout\ = (\Pantalla|q_reg_1\(7)) # ((!\Pantalla|q_reg_1\(8)) # (!\Pantalla|q_reg_1\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(7),
	datab => \Pantalla|q_reg_1\(6),
	datac => \Pantalla|q_reg_1\(8),
	combout => \Pantalla|bloq_3~1_combout\);

-- Location: LCCOMB_X40_Y29_N20
\Pantalla|bloq_3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|bloq_3~2_combout\ = (\Pantalla|q_reg_1\(5) & (((\Pantalla|LessThan122~0_combout\)))) # (!\Pantalla|q_reg_1\(5) & (!\Pantalla|LessThan121~0_combout\ & (\Pantalla|bloq_3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan121~0_combout\,
	datab => \Pantalla|bloq_3~0_combout\,
	datac => \Pantalla|q_reg_1\(5),
	datad => \Pantalla|LessThan122~0_combout\,
	combout => \Pantalla|bloq_3~2_combout\);

-- Location: LCCOMB_X39_Y28_N6
\Pantalla|VGA_AZUL~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_AZUL~2_combout\ = (\Pantalla|bloq_1~2_combout\ & (!\Pantalla|bloq_3~1_combout\ & ((!\Pantalla|bloq_3~2_combout\)))) # (!\Pantalla|bloq_1~2_combout\ & (((!\Pantalla|bloq_3~1_combout\ & !\Pantalla|bloq_3~2_combout\)) # 
-- (!\Pantalla|bloq_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|bloq_1~2_combout\,
	datab => \Pantalla|bloq_3~1_combout\,
	datac => \Pantalla|bloq_1~0_combout\,
	datad => \Pantalla|bloq_3~2_combout\,
	combout => \Pantalla|VGA_AZUL~2_combout\);

-- Location: LCCOMB_X39_Y29_N22
\Pantalla|VGA_ROJO~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_ROJO~8_combout\ = (\Pantalla|q_reg_1\(4)) # ((\Pantalla|q_reg_1\(1) & (\Pantalla|q_reg_1\(3) & \Pantalla|q_reg_1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(4),
	datab => \Pantalla|q_reg_1\(1),
	datac => \Pantalla|q_reg_1\(3),
	datad => \Pantalla|q_reg_1\(2),
	combout => \Pantalla|VGA_ROJO~8_combout\);

-- Location: LCCOMB_X39_Y28_N2
\Pantalla|VGA_ROJO~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_ROJO~9_combout\ = (\Pantalla|g_1~4_combout\ & ((\Pantalla|q_reg_1\(5) & (!\Pantalla|bloq_0~0_combout\)) # (!\Pantalla|q_reg_1\(5) & ((\Pantalla|VGA_ROJO~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(5),
	datab => \Pantalla|bloq_0~0_combout\,
	datac => \Pantalla|VGA_ROJO~8_combout\,
	datad => \Pantalla|g_1~4_combout\,
	combout => \Pantalla|VGA_ROJO~9_combout\);

-- Location: LCCOMB_X39_Y28_N28
\Pantalla|VGA_ROJO~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_ROJO~10_combout\ = (\Pantalla|VGA_AZUL~2_combout\ & (((\Pantalla|VGA_ROJO~9_combout\ & \Pantalla|LessThan39~0_combout\)) # (!\Pantalla|q_reg_1\(9)))) # (!\Pantalla|VGA_AZUL~2_combout\ & (\Pantalla|VGA_ROJO~9_combout\ & 
-- (\Pantalla|LessThan39~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_AZUL~2_combout\,
	datab => \Pantalla|VGA_ROJO~9_combout\,
	datac => \Pantalla|LessThan39~0_combout\,
	datad => \Pantalla|q_reg_1\(9),
	combout => \Pantalla|VGA_ROJO~10_combout\);

-- Location: LCCOMB_X39_Y28_N10
\Pantalla|VGA_ROJO~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_ROJO~14_combout\ = (\Pantalla|bloq_0~2_combout\ & (((\Pantalla|VGA_ROJO~13_combout\ & \Pantalla|VGA_ROJO~10_combout\)))) # (!\Pantalla|bloq_0~2_combout\ & ((\Pantalla|VGA_AZUL~3_combout\) # ((\Pantalla|VGA_ROJO~13_combout\ & 
-- \Pantalla|VGA_ROJO~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|bloq_0~2_combout\,
	datab => \Pantalla|VGA_AZUL~3_combout\,
	datac => \Pantalla|VGA_ROJO~13_combout\,
	datad => \Pantalla|VGA_ROJO~10_combout\,
	combout => \Pantalla|VGA_ROJO~14_combout\);

-- Location: LCCOMB_X40_Y25_N30
\Pantalla|VGA_ROJO\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_ROJO~combout\ = ((\Pantalla|VGA_ROJO~7_combout\ & !\Pantalla|VGA_ROJO~14_combout\)) # (!\Pantalla|VGA_blank~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_ROJO~7_combout\,
	datac => \Pantalla|VGA_blank~20_combout\,
	datad => \Pantalla|VGA_ROJO~14_combout\,
	combout => \Pantalla|VGA_ROJO~combout\);

-- Location: LCCOMB_X39_Y25_N26
\Pantalla|LessThan130~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|LessThan130~3_combout\ = (\Pantalla|q_reg_2\(3) & \Pantalla|q_reg_2\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_2\(3),
	datac => \Pantalla|q_reg_2\(2),
	combout => \Pantalla|LessThan130~3_combout\);

-- Location: LCCOMB_X39_Y25_N8
\Pantalla|marco~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|marco~3_combout\ = (\Pantalla|q_reg_2\(6) & (((!\Pantalla|q_reg_2\(5)) # (!\Pantalla|LessThan84~0_combout\)) # (!\Pantalla|LessThan126~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan126~0_combout\,
	datab => \Pantalla|LessThan84~0_combout\,
	datac => \Pantalla|q_reg_2\(5),
	datad => \Pantalla|q_reg_2\(6),
	combout => \Pantalla|marco~3_combout\);

-- Location: LCCOMB_X39_Y25_N28
\Pantalla|marco~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|marco~4_combout\ = (\Pantalla|marco~3_combout\) # ((\Pantalla|LessThan130~3_combout\ & (\Pantalla|marco~1_combout\ & !\Pantalla|q_reg_2\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan130~3_combout\,
	datab => \Pantalla|marco~1_combout\,
	datac => \Pantalla|marco~3_combout\,
	datad => \Pantalla|q_reg_2\(6),
	combout => \Pantalla|marco~4_combout\);

-- Location: LCCOMB_X40_Y25_N0
\Pantalla|VGA_VERDE~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_VERDE~0_combout\ = (\Pantalla|VGA_ROJO~7_combout\ & (((\Pantalla|exterior_h_1~3_combout\) # (!\Pantalla|marco~4_combout\)) # (!\Pantalla|marco~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_ROJO~7_combout\,
	datab => \Pantalla|marco~2_combout\,
	datac => \Pantalla|exterior_h_1~3_combout\,
	datad => \Pantalla|marco~4_combout\,
	combout => \Pantalla|VGA_VERDE~0_combout\);

-- Location: LCCOMB_X40_Y25_N6
\Pantalla|VGA_VERDE\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_VERDE~combout\ = (\Pantalla|VGA_VERDE~0_combout\) # (!\Pantalla|VGA_blank~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Pantalla|VGA_blank~20_combout\,
	datad => \Pantalla|VGA_VERDE~0_combout\,
	combout => \Pantalla|VGA_VERDE~combout\);

-- Location: LCCOMB_X39_Y28_N18
\Pantalla|VGA_AZUL~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_AZUL~8_combout\ = (!\Pantalla|q_reg_1\(6) & (((!\Pantalla|LessThan61~0_combout\ & !\Pantalla|q_reg_1\(4))) # (!\Pantalla|q_reg_1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan61~0_combout\,
	datab => \Pantalla|q_reg_1\(6),
	datac => \Pantalla|q_reg_1\(5),
	datad => \Pantalla|q_reg_1\(4),
	combout => \Pantalla|VGA_AZUL~8_combout\);

-- Location: LCCOMB_X39_Y28_N8
\Pantalla|VGA_AZUL~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_AZUL~9_combout\ = (\Pantalla|q_reg_1\(8) & (\Pantalla|LessThan157~0_combout\ & ((\Pantalla|VGA_AZUL~8_combout\) # (!\Pantalla|q_reg_1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|q_reg_1\(7),
	datab => \Pantalla|VGA_AZUL~8_combout\,
	datac => \Pantalla|q_reg_1\(8),
	datad => \Pantalla|LessThan157~0_combout\,
	combout => \Pantalla|VGA_AZUL~9_combout\);

-- Location: LCCOMB_X39_Y25_N6
\Pantalla|VGA_AZUL~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_AZUL~5_combout\ = (!\Pantalla|q_reg_2\(8) & ((!\Pantalla|q_reg_2\(7)) # (!\Pantalla|LessThan119~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan119~1_combout\,
	datab => \Pantalla|q_reg_2\(7),
	datac => \Pantalla|q_reg_2\(8),
	combout => \Pantalla|VGA_AZUL~5_combout\);

-- Location: LCCOMB_X39_Y25_N16
\Pantalla|VGA_AZUL~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_AZUL~6_combout\ = (\Pantalla|VGA_AZUL~5_combout\) # (((\Pantalla|q_reg_2\(7) & !\Pantalla|LessThan120~0_combout\)) # (!\Pantalla|marco~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_AZUL~5_combout\,
	datab => \Pantalla|q_reg_2\(7),
	datac => \Pantalla|marco~0_combout\,
	datad => \Pantalla|LessThan120~0_combout\,
	combout => \Pantalla|VGA_AZUL~6_combout\);

-- Location: LCCOMB_X40_Y28_N18
\Pantalla|VGA_AZUL~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_AZUL~4_combout\ = (\Pantalla|VGA_AZUL~11_combout\) # ((\Pantalla|LessThan127~2_combout\ & ((\Pantalla|LessThan126~1_combout\) # (\Pantalla|q_reg_2\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan126~1_combout\,
	datab => \Pantalla|LessThan127~2_combout\,
	datac => \Pantalla|q_reg_2\(8),
	datad => \Pantalla|VGA_AZUL~11_combout\,
	combout => \Pantalla|VGA_AZUL~4_combout\);

-- Location: LCCOMB_X39_Y28_N16
\Pantalla|VGA_AZUL~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_AZUL~7_combout\ = ((\Pantalla|VGA_AZUL~4_combout\) # ((\Pantalla|LessThan131~0_combout\ & \Pantalla|LessThan130~4_combout\))) # (!\Pantalla|VGA_AZUL~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|LessThan131~0_combout\,
	datab => \Pantalla|VGA_AZUL~6_combout\,
	datac => \Pantalla|LessThan130~4_combout\,
	datad => \Pantalla|VGA_AZUL~4_combout\,
	combout => \Pantalla|VGA_AZUL~7_combout\);

-- Location: LCCOMB_X39_Y28_N22
\Pantalla|VGA_AZUL~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_AZUL~10_combout\ = (\Pantalla|VGA_AZUL~2_combout\ & ((\Pantalla|VGA_AZUL~3_combout\) # ((\Pantalla|VGA_AZUL~9_combout\ & \Pantalla|VGA_AZUL~7_combout\)))) # (!\Pantalla|VGA_AZUL~2_combout\ & (((\Pantalla|VGA_AZUL~9_combout\ & 
-- \Pantalla|VGA_AZUL~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_AZUL~2_combout\,
	datab => \Pantalla|VGA_AZUL~3_combout\,
	datac => \Pantalla|VGA_AZUL~9_combout\,
	datad => \Pantalla|VGA_AZUL~7_combout\,
	combout => \Pantalla|VGA_AZUL~10_combout\);

-- Location: LCCOMB_X40_Y25_N16
\Pantalla|VGA_AZUL\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Pantalla|VGA_AZUL~combout\ = ((\Pantalla|VGA_VERDE~0_combout\ & ((\Pantalla|q_reg_1\(9)) # (!\Pantalla|VGA_AZUL~10_combout\)))) # (!\Pantalla|VGA_blank~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pantalla|VGA_AZUL~10_combout\,
	datab => \Pantalla|VGA_VERDE~0_combout\,
	datac => \Pantalla|VGA_blank~20_combout\,
	datad => \Pantalla|q_reg_1\(9),
	combout => \Pantalla|VGA_AZUL~combout\);

-- Location: UNVM_X0_Y40_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~QUARTUS_CREATED_GND~I_combout\,
	xe_ye => \~QUARTUS_CREATED_GND~I_combout\,
	se => \~QUARTUS_CREATED_GND~I_combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X43_Y52_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

-- Location: ADCBLOCK_X43_Y51_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);

ww_columna(0) <= \columna[0]~output_o\;

ww_columna(1) <= \columna[1]~output_o\;

ww_columna(2) <= \columna[2]~output_o\;

ww_columna(3) <= \columna[3]~output_o\;

ww_display5(0) <= \display5[0]~output_o\;

ww_display5(1) <= \display5[1]~output_o\;

ww_display5(2) <= \display5[2]~output_o\;

ww_display5(3) <= \display5[3]~output_o\;

ww_display5(4) <= \display5[4]~output_o\;

ww_display5(5) <= \display5[5]~output_o\;

ww_display5(6) <= \display5[6]~output_o\;

ww_display4(0) <= \display4[0]~output_o\;

ww_display4(1) <= \display4[1]~output_o\;

ww_display4(2) <= \display4[2]~output_o\;

ww_display4(3) <= \display4[3]~output_o\;

ww_display4(4) <= \display4[4]~output_o\;

ww_display4(5) <= \display4[5]~output_o\;

ww_display4(6) <= \display4[6]~output_o\;

ww_display3(0) <= \display3[0]~output_o\;

ww_display3(1) <= \display3[1]~output_o\;

ww_display3(2) <= \display3[2]~output_o\;

ww_display3(3) <= \display3[3]~output_o\;

ww_display3(4) <= \display3[4]~output_o\;

ww_display3(5) <= \display3[5]~output_o\;

ww_display3(6) <= \display3[6]~output_o\;

ww_display2(0) <= \display2[0]~output_o\;

ww_display2(1) <= \display2[1]~output_o\;

ww_display2(2) <= \display2[2]~output_o\;

ww_display2(3) <= \display2[3]~output_o\;

ww_display2(4) <= \display2[4]~output_o\;

ww_display2(5) <= \display2[5]~output_o\;

ww_display2(6) <= \display2[6]~output_o\;

ww_display1(0) <= \display1[0]~output_o\;

ww_display1(1) <= \display1[1]~output_o\;

ww_display1(2) <= \display1[2]~output_o\;

ww_display1(3) <= \display1[3]~output_o\;

ww_display1(4) <= \display1[4]~output_o\;

ww_display1(5) <= \display1[5]~output_o\;

ww_display1(6) <= \display1[6]~output_o\;

ww_display0(0) <= \display0[0]~output_o\;

ww_display0(1) <= \display0[1]~output_o\;

ww_display0(2) <= \display0[2]~output_o\;

ww_display0(3) <= \display0[3]~output_o\;

ww_display0(4) <= \display0[4]~output_o\;

ww_display0(5) <= \display0[5]~output_o\;

ww_display0(6) <= \display0[6]~output_o\;

ww_VGA_HS <= \VGA_HS~output_o\;

ww_VGA_VS <= \VGA_VS~output_o\;

ww_VGA_R(0) <= \VGA_R[0]~output_o\;

ww_VGA_R(1) <= \VGA_R[1]~output_o\;

ww_VGA_R(2) <= \VGA_R[2]~output_o\;

ww_VGA_R(3) <= \VGA_R[3]~output_o\;

ww_VGA_G(0) <= \VGA_G[0]~output_o\;

ww_VGA_G(1) <= \VGA_G[1]~output_o\;

ww_VGA_G(2) <= \VGA_G[2]~output_o\;

ww_VGA_G(3) <= \VGA_G[3]~output_o\;

ww_VGA_B(0) <= \VGA_B[0]~output_o\;

ww_VGA_B(1) <= \VGA_B[1]~output_o\;

ww_VGA_B(2) <= \VGA_B[2]~output_o\;

ww_VGA_B(3) <= \VGA_B[3]~output_o\;
END structure;


