{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689782899262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689782899262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 19 18:08:19 2023 " "Processing started: Wed Jul 19 18:08:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689782899262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782899262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off crc_component_project -c crc_component_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off crc_component_project -c crc_component_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782899262 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1689782900051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1689782900051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/crc_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/crc_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_qsys-rtl " "Found design unit 1: crc_qsys-rtl" {  } { { "qsys/synthesis/crc_qsys.vhd" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/crc_qsys.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910277 ""} { "Info" "ISGN_ENTITY_NAME" "1 crc_qsys " "Found entity 1: crc_qsys" {  } { { "qsys/synthesis/crc_qsys.vhd" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/crc_qsys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/crc_qsys_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/crc_qsys_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_qsys_rst_controller-rtl " "Found design unit 1: crc_qsys_rst_controller-rtl" {  } { { "qsys/synthesis/crc_qsys_rst_controller.vhd" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/crc_qsys_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910278 ""} { "Info" "ISGN_ENTITY_NAME" "1 crc_qsys_rst_controller " "Found entity 1: crc_qsys_rst_controller" {  } { { "qsys/synthesis/crc_qsys_rst_controller.vhd" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/crc_qsys_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/crc_qsys_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/crc_qsys_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_qsys_rst_controller_001-rtl " "Found design unit 1: crc_qsys_rst_controller_001-rtl" {  } { { "qsys/synthesis/crc_qsys_rst_controller_001.vhd" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/crc_qsys_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910279 ""} { "Info" "ISGN_ENTITY_NAME" "1 crc_qsys_rst_controller_001 " "Found entity 1: crc_qsys_rst_controller_001" {  } { { "qsys/synthesis/crc_qsys_rst_controller_001.vhd" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/crc_qsys_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/crc_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/crc_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crc_qsys_irq_mapper " "Found entity 1: crc_qsys_irq_mapper" {  } { { "qsys/synthesis/submodules/crc_qsys_irq_mapper.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_qsys_mm_interconnect_0 " "Found entity 1: crc_qsys_mm_interconnect_0" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: crc_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: crc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crc_qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: crc_qsys_mm_interconnect_0_rsp_mux_001" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910291 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crc_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: crc_qsys_mm_interconnect_0_rsp_mux" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crc_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: crc_qsys_mm_interconnect_0_rsp_demux" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crc_qsys_mm_interconnect_0_cmd_mux_001 " "Found entity 1: crc_qsys_mm_interconnect_0_cmd_mux_001" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crc_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: crc_qsys_mm_interconnect_0_cmd_mux" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crc_qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: crc_qsys_mm_interconnect_0_cmd_demux_001" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crc_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: crc_qsys_mm_interconnect_0_cmd_demux" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910296 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel crc_qsys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at crc_qsys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689782910297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel crc_qsys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at crc_qsys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689782910297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crc_qsys_mm_interconnect_0_router_003_default_decode " "Found entity 1: crc_qsys_mm_interconnect_0_router_003_default_decode" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910298 ""} { "Info" "ISGN_ENTITY_NAME" "2 crc_qsys_mm_interconnect_0_router_003 " "Found entity 2: crc_qsys_mm_interconnect_0_router_003" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel crc_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at crc_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689782910298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel crc_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at crc_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689782910298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crc_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: crc_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910299 ""} { "Info" "ISGN_ENTITY_NAME" "2 crc_qsys_mm_interconnect_0_router_002 " "Found entity 2: crc_qsys_mm_interconnect_0_router_002" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel crc_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at crc_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689782910299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel crc_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at crc_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689782910300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crc_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: crc_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910300 ""} { "Info" "ISGN_ENTITY_NAME" "2 crc_qsys_mm_interconnect_0_router_001 " "Found entity 2: crc_qsys_mm_interconnect_0_router_001" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel crc_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at crc_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689782910301 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel crc_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at crc_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689782910301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crc_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: crc_qsys_mm_interconnect_0_router_default_decode" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910302 ""} { "Info" "ISGN_ENTITY_NAME" "2 crc_qsys_mm_interconnect_0_router " "Found entity 2: crc_qsys_mm_interconnect_0_router" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/crc_qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/crc_qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_qsys_onchip_memory2_0 " "Found entity 1: crc_qsys_onchip_memory2_0" {  } { { "qsys/synthesis/submodules/crc_qsys_onchip_memory2_0.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/crc_qsys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_qsys_nios2_gen2_0 " "Found entity 1: crc_qsys_nios2_gen2_0" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_qsys_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: crc_qsys_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910329 ""} { "Info" "ISGN_ENTITY_NAME" "2 crc_qsys_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: crc_qsys_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910329 ""} { "Info" "ISGN_ENTITY_NAME" "3 crc_qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: crc_qsys_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910329 ""} { "Info" "ISGN_ENTITY_NAME" "4 crc_qsys_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: crc_qsys_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910329 ""} { "Info" "ISGN_ENTITY_NAME" "5 crc_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: crc_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910329 ""} { "Info" "ISGN_ENTITY_NAME" "6 crc_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: crc_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910329 ""} { "Info" "ISGN_ENTITY_NAME" "7 crc_qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: crc_qsys_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910329 ""} { "Info" "ISGN_ENTITY_NAME" "8 crc_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: crc_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910329 ""} { "Info" "ISGN_ENTITY_NAME" "9 crc_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: crc_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910329 ""} { "Info" "ISGN_ENTITY_NAME" "10 crc_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: crc_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910329 ""} { "Info" "ISGN_ENTITY_NAME" "11 crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910329 ""} { "Info" "ISGN_ENTITY_NAME" "12 crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910329 ""} { "Info" "ISGN_ENTITY_NAME" "13 crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910329 ""} { "Info" "ISGN_ENTITY_NAME" "14 crc_qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: crc_qsys_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910329 ""} { "Info" "ISGN_ENTITY_NAME" "15 crc_qsys_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: crc_qsys_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910329 ""} { "Info" "ISGN_ENTITY_NAME" "16 crc_qsys_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: crc_qsys_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910329 ""} { "Info" "ISGN_ENTITY_NAME" "17 crc_qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: crc_qsys_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910329 ""} { "Info" "ISGN_ENTITY_NAME" "18 crc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: crc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910329 ""} { "Info" "ISGN_ENTITY_NAME" "19 crc_qsys_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: crc_qsys_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910329 ""} { "Info" "ISGN_ENTITY_NAME" "20 crc_qsys_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: crc_qsys_nios2_gen2_0_cpu_nios2_oci" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910329 ""} { "Info" "ISGN_ENTITY_NAME" "21 crc_qsys_nios2_gen2_0_cpu " "Found entity 21: crc_qsys_nios2_gen2_0_cpu" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_qsys_nios2_gen2_0_cpu_test_bench " "Found entity 1: crc_qsys_nios2_gen2_0_cpu_test_bench" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: crc_qsys_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_qsys_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: crc_qsys_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/crc_component_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/crc_component_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_component_avalon_interface-Structure " "Found design unit 1: crc_component_avalon_interface-Structure" {  } { { "qsys/synthesis/submodules/crc_component_avalon_interface.vhd" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_component_avalon_interface.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910337 ""} { "Info" "ISGN_ENTITY_NAME" "1 crc_component_avalon_interface " "Found entity 1: crc_component_avalon_interface" {  } { { "qsys/synthesis/submodules/crc_component_avalon_interface.vhd" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_component_avalon_interface.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/crc_component_component_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/crc_component_component_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_component_component_vhdl-behavior " "Found design unit 1: crc_component_component_vhdl-behavior" {  } { { "qsys/synthesis/submodules/crc_component_component_vhdl.vhd" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_component_component_vhdl.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910338 ""} { "Info" "ISGN_ENTITY_NAME" "1 crc_component_component_vhdl " "Found entity 1: crc_component_component_vhdl" {  } { { "qsys/synthesis/submodules/crc_component_component_vhdl.vhd" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_component_component_vhdl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_component_project.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crc_component_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_component_project-behavior " "Found design unit 1: crc_component_project-behavior" {  } { { "crc_component_project.vhd" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/crc_component_project.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910338 ""} { "Info" "ISGN_ENTITY_NAME" "1 crc_component_project " "Found entity 1: crc_component_project" {  } { { "crc_component_project.vhd" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/crc_component_project.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910338 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "crc_component_project " "Elaborating entity \"crc_component_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689782910436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys crc_qsys:u0 " "Elaborating entity \"crc_qsys\" for hierarchy \"crc_qsys:u0\"" {  } { { "crc_component_project.vhd" "u0" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/crc_component_project.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782910445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_component_avalon_interface crc_qsys:u0\|crc_component_avalon_interface:crc_qsys_component_0 " "Elaborating entity \"crc_component_avalon_interface\" for hierarchy \"crc_qsys:u0\|crc_component_avalon_interface:crc_qsys_component_0\"" {  } { { "qsys/synthesis/crc_qsys.vhd" "crc_qsys_component_0" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/crc_qsys.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782910464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_component_component_vhdl crc_qsys:u0\|crc_component_avalon_interface:crc_qsys_component_0\|crc_component_component_vhdl:crc_instance " "Elaborating entity \"crc_component_component_vhdl\" for hierarchy \"crc_qsys:u0\|crc_component_avalon_interface:crc_qsys_component_0\|crc_component_component_vhdl:crc_instance\"" {  } { { "qsys/synthesis/submodules/crc_component_avalon_interface.vhd" "crc_instance" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_component_avalon_interface.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782910468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_nios2_gen2_0 crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"crc_qsys_nios2_gen2_0\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\"" {  } { { "qsys/synthesis/crc_qsys.vhd" "nios2_gen2_0" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/crc_qsys.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782910483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_nios2_gen2_0_cpu crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu " "Elaborating entity \"crc_qsys_nios2_gen2_0_cpu\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0.v" "cpu" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782910494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_nios2_gen2_0_cpu_test_bench crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_test_bench:the_crc_qsys_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"crc_qsys_nios2_gen2_0_cpu_test_bench\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_test_bench:the_crc_qsys_nios2_gen2_0_cpu_test_bench\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "the_crc_qsys_nios2_gen2_0_cpu_test_bench" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782910623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_nios2_gen2_0_cpu_register_bank_a_module crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_register_bank_a_module:crc_qsys_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"crc_qsys_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_register_bank_a_module:crc_qsys_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "crc_qsys_nios2_gen2_0_cpu_register_bank_a" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782910635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_register_bank_a_module:crc_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_register_bank_a_module:crc_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782910680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_register_bank_a_module:crc_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_register_bank_a_module:crc_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782910691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_register_bank_a_module:crc_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_register_bank_a_module:crc_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782910691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782910691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782910691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782910691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782910691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782910691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782910691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782910691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782910691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782910691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782910691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782910691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782910691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782910691 ""}  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689782910691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782910739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782910739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_register_bank_a_module:crc_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_register_bank_a_module:crc_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tim/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782910740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_nios2_gen2_0_cpu_register_bank_b_module crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_register_bank_b_module:crc_qsys_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"crc_qsys_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_register_bank_b_module:crc_qsys_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "crc_qsys_nios2_gen2_0_cpu_register_bank_b" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782910762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_nios2_gen2_0_cpu_nios2_oci crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"crc_qsys_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "the_crc_qsys_nios2_gen2_0_cpu_nios2_oci" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782910774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_nios2_gen2_0_cpu_nios2_oci_debug crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"crc_qsys_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782910801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782910820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782910824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782910825 ""}  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689782910825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_nios2_gen2_0_cpu_nios2_oci_break crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"crc_qsys_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782910828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"crc_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782910917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"crc_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782910922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_nios2_gen2_0_cpu_nios2_oci_itrace crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"crc_qsys_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782910932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"crc_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782910941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:crc_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"crc_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:crc_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "crc_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782911052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782911056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"crc_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782911091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782911095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782911098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_nios2_gen2_0_cpu_nios2_oci_pib crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"crc_qsys_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782911102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_nios2_gen2_0_cpu_nios2_oci_im crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_im:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"crc_qsys_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_oci_im:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "the_crc_qsys_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782911106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_nios2_gen2_0_cpu_nios2_avalon_reg crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_crc_qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"crc_qsys_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_crc_qsys_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "the_crc_qsys_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782911112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_nios2_gen2_0_cpu_nios2_ocimem crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_crc_qsys_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"crc_qsys_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_crc_qsys_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "the_crc_qsys_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782911119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_crc_qsys_nios2_gen2_0_cpu_nios2_ocimem\|crc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:crc_qsys_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"crc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_crc_qsys_nios2_gen2_0_cpu_nios2_ocimem\|crc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:crc_qsys_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "crc_qsys_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782911141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_crc_qsys_nios2_gen2_0_cpu_nios2_ocimem\|crc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:crc_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_crc_qsys_nios2_gen2_0_cpu_nios2_ocimem\|crc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:crc_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782911149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_crc_qsys_nios2_gen2_0_cpu_nios2_ocimem\|crc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:crc_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_crc_qsys_nios2_gen2_0_cpu_nios2_ocimem\|crc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:crc_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782911157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_crc_qsys_nios2_gen2_0_cpu_nios2_ocimem\|crc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:crc_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_crc_qsys_nios2_gen2_0_cpu_nios2_ocimem\|crc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:crc_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911158 ""}  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689782911158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782911201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782911201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_crc_qsys_nios2_gen2_0_cpu_nios2_ocimem\|crc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:crc_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_crc_qsys_nios2_gen2_0_cpu_nios2_ocimem\|crc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:crc_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tim/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782911202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" "the_crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782911219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_nios2_gen2_0_cpu_debug_slave_tck crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|crc_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_crc_qsys_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"crc_qsys_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|crc_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_crc_qsys_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_crc_qsys_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782911227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_nios2_gen2_0_cpu_debug_slave_sysclk crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|crc_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_crc_qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"crc_qsys_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|crc_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_crc_qsys_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_crc_qsys_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782911248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crc_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crc_qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "crc_qsys_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782911268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crc_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crc_qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782911272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crc_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crc_qsys_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911272 ""}  } { { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689782911272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crc_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crc_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/tim/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782911273 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crc_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crc_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crc_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crc_qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/tim/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782911277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crc_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crc_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/tim/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782911448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crc_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"crc_qsys:u0\|crc_qsys_nios2_gen2_0:nios2_gen2_0\|crc_qsys_nios2_gen2_0_cpu:cpu\|crc_qsys_nios2_gen2_0_cpu_nios2_oci:the_crc_qsys_nios2_gen2_0_cpu_nios2_oci\|crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_crc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:crc_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/tim/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782911684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_onchip_memory2_0 crc_qsys:u0\|crc_qsys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"crc_qsys_onchip_memory2_0\" for hierarchy \"crc_qsys:u0\|crc_qsys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "qsys/synthesis/crc_qsys.vhd" "onchip_memory2_0" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/crc_qsys.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782911764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram crc_qsys:u0\|crc_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"crc_qsys:u0\|crc_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/crc_qsys_onchip_memory2_0.v" "the_altsyncram" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782911771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crc_qsys:u0\|crc_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"crc_qsys:u0\|crc_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/crc_qsys_onchip_memory2_0.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782911779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crc_qsys:u0\|crc_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"crc_qsys:u0\|crc_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file crc_qsys_onchip_memory2_0.hex " "Parameter \"init_file\" = \"crc_qsys_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689782911780 ""}  } { { "qsys/synthesis/submodules/crc_qsys_onchip_memory2_0.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689782911780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ten1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ten1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ten1 " "Found entity 1: altsyncram_ten1" {  } { { "db/altsyncram_ten1.tdf" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/db/altsyncram_ten1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782911819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782911819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ten1 crc_qsys:u0\|crc_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ten1:auto_generated " "Elaborating entity \"altsyncram_ten1\" for hierarchy \"crc_qsys:u0\|crc_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ten1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tim/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782911820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_mm_interconnect_0 crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"crc_qsys_mm_interconnect_0\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "qsys/synthesis/crc_qsys.vhd" "mm_interconnect_0" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/crc_qsys.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782911883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:crc_qsys_component_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:crc_qsys_component_0_avalon_slave_0_translator\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" "crc_qsys_component_0_avalon_slave_0_translator" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:crc_qsys_component_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:crc_qsys_component_0_avalon_slave_0_agent\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" "crc_qsys_component_0_avalon_slave_0_agent" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:crc_qsys_component_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:crc_qsys_component_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:crc_qsys_component_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:crc_qsys_component_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" "crc_qsys_component_0_avalon_slave_0_agent_rsp_fifo" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_mm_interconnect_0_router crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_router:router " "Elaborating entity \"crc_qsys_mm_interconnect_0_router\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_router:router\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" "router" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_mm_interconnect_0_router_default_decode crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_router:router\|crc_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"crc_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_router:router\|crc_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_mm_interconnect_0_router_001 crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"crc_qsys_mm_interconnect_0_router_001\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" "router_001" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" 1178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_mm_interconnect_0_router_001_default_decode crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_router_001:router_001\|crc_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"crc_qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_router_001:router_001\|crc_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_mm_interconnect_0_router_002 crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"crc_qsys_mm_interconnect_0_router_002\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" "router_002" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" 1194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_mm_interconnect_0_router_002_default_decode crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_router_002:router_002\|crc_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"crc_qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_router_002:router_002\|crc_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_mm_interconnect_0_router_003 crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"crc_qsys_mm_interconnect_0_router_003\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_router_003:router_003\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" "router_003" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" 1210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_mm_interconnect_0_router_003_default_decode crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_router_003:router_003\|crc_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"crc_qsys_mm_interconnect_0_router_003_default_decode\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_router_003:router_003\|crc_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_mm_interconnect_0_cmd_demux crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"crc_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" "cmd_demux" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" 1255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_mm_interconnect_0_cmd_demux_001 crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"crc_qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" 1278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_mm_interconnect_0_cmd_mux crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"crc_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" "cmd_mux" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" 1295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_mm_interconnect_0_cmd_mux_001 crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"crc_qsys_mm_interconnect_0_cmd_mux_001\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" 1318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_mm_interconnect_0_rsp_demux crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"crc_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" "rsp_demux" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" 1358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_mm_interconnect_0_rsp_mux crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"crc_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" "rsp_mux" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" 1433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_mm_interconnect_0_rsp_mux_001 crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"crc_qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_mm_interconnect_0_avalon_st_adapter crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"crc_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0.v" 1485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|crc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"crc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"crc_qsys:u0\|crc_qsys_mm_interconnect_0:mm_interconnect_0\|crc_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|crc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/crc_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_irq_mapper crc_qsys:u0\|crc_qsys_irq_mapper:irq_mapper " "Elaborating entity \"crc_qsys_irq_mapper\" for hierarchy \"crc_qsys:u0\|crc_qsys_irq_mapper:irq_mapper\"" {  } { { "qsys/synthesis/crc_qsys.vhd" "irq_mapper" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/crc_qsys.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_rst_controller crc_qsys:u0\|crc_qsys_rst_controller:rst_controller " "Elaborating entity \"crc_qsys_rst_controller\" for hierarchy \"crc_qsys:u0\|crc_qsys_rst_controller:rst_controller\"" {  } { { "qsys/synthesis/crc_qsys.vhd" "rst_controller" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/crc_qsys.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912335 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req crc_qsys_rst_controller.vhd(55) " "VHDL Signal Declaration warning at crc_qsys_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/crc_qsys_rst_controller.vhd" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/crc_qsys_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1689782912336 "|crc_component_project|crc_qsys:u0|crc_qsys_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller crc_qsys:u0\|crc_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"crc_qsys:u0\|crc_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "qsys/synthesis/crc_qsys_rst_controller.vhd" "rst_controller" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/crc_qsys_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer crc_qsys:u0\|crc_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"crc_qsys:u0\|crc_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer crc_qsys:u0\|crc_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"crc_qsys:u0\|crc_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_qsys_rst_controller_001 crc_qsys:u0\|crc_qsys_rst_controller_001:rst_controller_001 " "Elaborating entity \"crc_qsys_rst_controller_001\" for hierarchy \"crc_qsys:u0\|crc_qsys_rst_controller_001:rst_controller_001\"" {  } { { "qsys/synthesis/crc_qsys.vhd" "rst_controller_001" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/crc_qsys.vhd" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller crc_qsys:u0\|crc_qsys_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"crc_qsys:u0\|crc_qsys_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "qsys/synthesis/crc_qsys_rst_controller_001.vhd" "rst_controller_001" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/crc_qsys_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782912361 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1689782913500 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.07.19.18:08:37 Progress: Loading sld84c818e1/alt_sld_fab_wrapper_hw.tcl " "2023.07.19.18:08:37 Progress: Loading sld84c818e1/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782917668 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782919915 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782920036 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782921461 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782921702 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782921942 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782922204 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782922207 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782922208 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1689782922875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld84c818e1/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld84c818e1/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld84c818e1/alt_sld_fab.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/db/ip/sld84c818e1/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782923295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782923295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld84c818e1/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld84c818e1/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld84c818e1/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/db/ip/sld84c818e1/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782923468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782923468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld84c818e1/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld84c818e1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld84c818e1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/db/ip/sld84c818e1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782923469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782923469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld84c818e1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld84c818e1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld84c818e1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/db/ip/sld84c818e1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782923623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782923623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld84c818e1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld84c818e1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld84c818e1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/db/ip/sld84c818e1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782923798 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld84c818e1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/db/ip/sld84c818e1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782923798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782923798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld84c818e1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld84c818e1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld84c818e1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/db/ip/sld84c818e1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689782923959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782923959 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1689782927104 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782928140 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1689782929149 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/output_files/crc_component_project.map.smsg " "Generated suppressed messages file /home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/output_files/crc_component_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782929678 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689782932751 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689782932751 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "crc_component_project.vhd" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/crc_component_project.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689782932950 "|crc_component_project|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "crc_component_project.vhd" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/crc_component_project.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689782932950 "|crc_component_project|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "crc_component_project.vhd" "" { Text "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/crc_component_project.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689782932950 "|crc_component_project|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1689782932950 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1496 " "Implemented 1496 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689782932956 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689782932956 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1358 " "Implemented 1358 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1689782932956 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1689782932956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1689782932956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "565 " "Peak virtual memory: 565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689782932989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 19 18:08:52 2023 " "Processing ended: Wed Jul 19 18:08:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689782932989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689782932989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689782932989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689782932989 ""}
