Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Sep 18 11:08:12 2024
| Host         : MININT-7LTFL4B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7vx690t-ffg1927
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.420        0.000                      0                  257        0.095        0.000                      0                  257        2.100        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk_p  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p           2.420        0.000                      0                  257        0.095        0.000                      0                  257        2.100        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_p                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 u0_led_blink/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.309ns (14.828%)  route 1.775ns (85.172%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 8.619 - 5.000 ) 
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.371     3.997    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y246       FDRE                                         r  u0_led_blink/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y246       FDRE (Prop_fdre_C_Q)         0.223     4.220 r  u0_led_blink/count_reg[5]/Q
                         net (fo=2, routed)           0.552     4.772    u0_led_blink/count[5]
    SLICE_X168Y246       LUT6 (Prop_lut6_I1_O)        0.043     4.815 r  u0_led_blink/count[31]_i_3/O
                         net (fo=1, routed)           0.524     5.339    u0_led_blink/count[31]_i_3_n_0
    SLICE_X168Y247       LUT6 (Prop_lut6_I1_O)        0.043     5.382 r  u0_led_blink/count[31]_i_1/O
                         net (fo=33, routed)          0.699     6.081    u0_led_blink/led
    SLICE_X169Y250       FDRE                                         r  u0_led_blink/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.214     8.619    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y250       FDRE                                         r  u0_led_blink/count_reg[21]/C
                         clock pessimism              0.221     8.840    
                         clock uncertainty           -0.035     8.805    
    SLICE_X169Y250       FDRE (Setup_fdre_C_R)       -0.304     8.501    u0_led_blink/count_reg[21]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 u0_led_blink/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.309ns (14.828%)  route 1.775ns (85.172%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 8.619 - 5.000 ) 
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.371     3.997    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y246       FDRE                                         r  u0_led_blink/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y246       FDRE (Prop_fdre_C_Q)         0.223     4.220 r  u0_led_blink/count_reg[5]/Q
                         net (fo=2, routed)           0.552     4.772    u0_led_blink/count[5]
    SLICE_X168Y246       LUT6 (Prop_lut6_I1_O)        0.043     4.815 r  u0_led_blink/count[31]_i_3/O
                         net (fo=1, routed)           0.524     5.339    u0_led_blink/count[31]_i_3_n_0
    SLICE_X168Y247       LUT6 (Prop_lut6_I1_O)        0.043     5.382 r  u0_led_blink/count[31]_i_1/O
                         net (fo=33, routed)          0.699     6.081    u0_led_blink/led
    SLICE_X169Y250       FDRE                                         r  u0_led_blink/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.214     8.619    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y250       FDRE                                         r  u0_led_blink/count_reg[22]/C
                         clock pessimism              0.221     8.840    
                         clock uncertainty           -0.035     8.805    
    SLICE_X169Y250       FDRE (Setup_fdre_C_R)       -0.304     8.501    u0_led_blink/count_reg[22]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 u0_led_blink/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.309ns (14.828%)  route 1.775ns (85.172%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 8.619 - 5.000 ) 
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.371     3.997    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y246       FDRE                                         r  u0_led_blink/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y246       FDRE (Prop_fdre_C_Q)         0.223     4.220 r  u0_led_blink/count_reg[5]/Q
                         net (fo=2, routed)           0.552     4.772    u0_led_blink/count[5]
    SLICE_X168Y246       LUT6 (Prop_lut6_I1_O)        0.043     4.815 r  u0_led_blink/count[31]_i_3/O
                         net (fo=1, routed)           0.524     5.339    u0_led_blink/count[31]_i_3_n_0
    SLICE_X168Y247       LUT6 (Prop_lut6_I1_O)        0.043     5.382 r  u0_led_blink/count[31]_i_1/O
                         net (fo=33, routed)          0.699     6.081    u0_led_blink/led
    SLICE_X169Y250       FDRE                                         r  u0_led_blink/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.214     8.619    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y250       FDRE                                         r  u0_led_blink/count_reg[23]/C
                         clock pessimism              0.221     8.840    
                         clock uncertainty           -0.035     8.805    
    SLICE_X169Y250       FDRE (Setup_fdre_C_R)       -0.304     8.501    u0_led_blink/count_reg[23]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 u0_led_blink/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.309ns (14.828%)  route 1.775ns (85.172%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 8.619 - 5.000 ) 
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.371     3.997    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y246       FDRE                                         r  u0_led_blink/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y246       FDRE (Prop_fdre_C_Q)         0.223     4.220 r  u0_led_blink/count_reg[5]/Q
                         net (fo=2, routed)           0.552     4.772    u0_led_blink/count[5]
    SLICE_X168Y246       LUT6 (Prop_lut6_I1_O)        0.043     4.815 r  u0_led_blink/count[31]_i_3/O
                         net (fo=1, routed)           0.524     5.339    u0_led_blink/count[31]_i_3_n_0
    SLICE_X168Y247       LUT6 (Prop_lut6_I1_O)        0.043     5.382 r  u0_led_blink/count[31]_i_1/O
                         net (fo=33, routed)          0.699     6.081    u0_led_blink/led
    SLICE_X169Y250       FDRE                                         r  u0_led_blink/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.214     8.619    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y250       FDRE                                         r  u0_led_blink/count_reg[24]/C
                         clock pessimism              0.221     8.840    
                         clock uncertainty           -0.035     8.805    
    SLICE_X169Y250       FDRE (Setup_fdre_C_R)       -0.304     8.501    u0_led_blink/count_reg[24]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 u0_led_blink/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.309ns (15.169%)  route 1.728ns (84.831%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 8.619 - 5.000 ) 
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.371     3.997    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y246       FDRE                                         r  u0_led_blink/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y246       FDRE (Prop_fdre_C_Q)         0.223     4.220 r  u0_led_blink/count_reg[5]/Q
                         net (fo=2, routed)           0.552     4.772    u0_led_blink/count[5]
    SLICE_X168Y246       LUT6 (Prop_lut6_I1_O)        0.043     4.815 r  u0_led_blink/count[31]_i_3/O
                         net (fo=1, routed)           0.524     5.339    u0_led_blink/count[31]_i_3_n_0
    SLICE_X168Y247       LUT6 (Prop_lut6_I1_O)        0.043     5.382 r  u0_led_blink/count[31]_i_1/O
                         net (fo=33, routed)          0.652     6.034    u0_led_blink/led
    SLICE_X169Y252       FDRE                                         r  u0_led_blink/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.214     8.619    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y252       FDRE                                         r  u0_led_blink/count_reg[29]/C
                         clock pessimism              0.221     8.840    
                         clock uncertainty           -0.035     8.805    
    SLICE_X169Y252       FDRE (Setup_fdre_C_R)       -0.304     8.501    u0_led_blink/count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 u0_led_blink/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.309ns (15.169%)  route 1.728ns (84.831%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 8.619 - 5.000 ) 
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.371     3.997    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y246       FDRE                                         r  u0_led_blink/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y246       FDRE (Prop_fdre_C_Q)         0.223     4.220 r  u0_led_blink/count_reg[5]/Q
                         net (fo=2, routed)           0.552     4.772    u0_led_blink/count[5]
    SLICE_X168Y246       LUT6 (Prop_lut6_I1_O)        0.043     4.815 r  u0_led_blink/count[31]_i_3/O
                         net (fo=1, routed)           0.524     5.339    u0_led_blink/count[31]_i_3_n_0
    SLICE_X168Y247       LUT6 (Prop_lut6_I1_O)        0.043     5.382 r  u0_led_blink/count[31]_i_1/O
                         net (fo=33, routed)          0.652     6.034    u0_led_blink/led
    SLICE_X169Y252       FDRE                                         r  u0_led_blink/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.214     8.619    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y252       FDRE                                         r  u0_led_blink/count_reg[30]/C
                         clock pessimism              0.221     8.840    
                         clock uncertainty           -0.035     8.805    
    SLICE_X169Y252       FDRE (Setup_fdre_C_R)       -0.304     8.501    u0_led_blink/count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 u0_led_blink/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.309ns (15.169%)  route 1.728ns (84.831%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 8.619 - 5.000 ) 
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.371     3.997    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y246       FDRE                                         r  u0_led_blink/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y246       FDRE (Prop_fdre_C_Q)         0.223     4.220 r  u0_led_blink/count_reg[5]/Q
                         net (fo=2, routed)           0.552     4.772    u0_led_blink/count[5]
    SLICE_X168Y246       LUT6 (Prop_lut6_I1_O)        0.043     4.815 r  u0_led_blink/count[31]_i_3/O
                         net (fo=1, routed)           0.524     5.339    u0_led_blink/count[31]_i_3_n_0
    SLICE_X168Y247       LUT6 (Prop_lut6_I1_O)        0.043     5.382 r  u0_led_blink/count[31]_i_1/O
                         net (fo=33, routed)          0.652     6.034    u0_led_blink/led
    SLICE_X169Y252       FDRE                                         r  u0_led_blink/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.214     8.619    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y252       FDRE                                         r  u0_led_blink/count_reg[31]/C
                         clock pessimism              0.221     8.840    
                         clock uncertainty           -0.035     8.805    
    SLICE_X169Y252       FDRE (Setup_fdre_C_R)       -0.304     8.501    u0_led_blink/count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 u1_uart_top/uart_tx_u/baud_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/uart_tx_u/baud_div_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.445ns (21.321%)  route 1.642ns (78.679%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 8.634 - 5.000 ) 
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.369     3.995    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X46Y271        FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y271        FDRE (Prop_fdre_C_Q)         0.236     4.231 r  u1_uart_top/uart_tx_u/baud_div_reg[1]/Q
                         net (fo=9, routed)           0.462     4.693    u1_uart_top/uart_tx_u/baud_div_reg[1]
    SLICE_X46Y270        LUT6 (Prop_lut6_I1_O)        0.123     4.816 f  u1_uart_top/uart_tx_u/baud_div[10]_i_5/O
                         net (fo=1, routed)           0.247     5.063    u1_uart_top/uart_tx_u/baud_div[10]_i_5_n_0
    SLICE_X46Y269        LUT6 (Prop_lut6_I3_O)        0.043     5.106 f  u1_uart_top/uart_tx_u/baud_div[10]_i_3/O
                         net (fo=1, routed)           0.450     5.556    u1_uart_top/uart_tx_u/baud_div[10]_i_3_n_0
    SLICE_X46Y268        LUT5 (Prop_lut5_I3_O)        0.043     5.599 r  u1_uart_top/uart_tx_u/baud_div[10]_i_1/O
                         net (fo=11, routed)          0.483     6.082    u1_uart_top/uart_tx_u/baud_div[10]_i_1_n_0
    SLICE_X47Y271        FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.229     8.634    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X47Y271        FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[2]/C
                         clock pessimism              0.340     8.974    
                         clock uncertainty           -0.035     8.939    
    SLICE_X47Y271        FDRE (Setup_fdre_C_R)       -0.304     8.635    u1_uart_top/uart_tx_u/baud_div_reg[2]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 u1_uart_top/uart_tx_u/baud_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/uart_tx_u/baud_div_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.445ns (21.489%)  route 1.626ns (78.511%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.636ns = ( 8.636 - 5.000 ) 
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.369     3.995    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X46Y271        FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y271        FDRE (Prop_fdre_C_Q)         0.236     4.231 r  u1_uart_top/uart_tx_u/baud_div_reg[1]/Q
                         net (fo=9, routed)           0.462     4.693    u1_uart_top/uart_tx_u/baud_div_reg[1]
    SLICE_X46Y270        LUT6 (Prop_lut6_I1_O)        0.123     4.816 f  u1_uart_top/uart_tx_u/baud_div[10]_i_5/O
                         net (fo=1, routed)           0.247     5.063    u1_uart_top/uart_tx_u/baud_div[10]_i_5_n_0
    SLICE_X46Y269        LUT6 (Prop_lut6_I3_O)        0.043     5.106 f  u1_uart_top/uart_tx_u/baud_div[10]_i_3/O
                         net (fo=1, routed)           0.450     5.556    u1_uart_top/uart_tx_u/baud_div[10]_i_3_n_0
    SLICE_X46Y268        LUT5 (Prop_lut5_I3_O)        0.043     5.599 r  u1_uart_top/uart_tx_u/baud_div[10]_i_1/O
                         net (fo=11, routed)          0.467     6.066    u1_uart_top/uart_tx_u/baud_div[10]_i_1_n_0
    SLICE_X46Y270        FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.231     8.636    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X46Y270        FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[6]/C
                         clock pessimism              0.339     8.975    
                         clock uncertainty           -0.035     8.940    
    SLICE_X46Y270        FDRE (Setup_fdre_C_R)       -0.281     8.659    u1_uart_top/uart_tx_u/baud_div_reg[6]
  -------------------------------------------------------------------
                         required time                          8.659    
                         arrival time                          -6.066    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 u1_uart_top/uart_tx_u/baud_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/uart_tx_u/baud_div_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.445ns (21.489%)  route 1.626ns (78.511%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.636ns = ( 8.636 - 5.000 ) 
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.369     3.995    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X46Y271        FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y271        FDRE (Prop_fdre_C_Q)         0.236     4.231 r  u1_uart_top/uart_tx_u/baud_div_reg[1]/Q
                         net (fo=9, routed)           0.462     4.693    u1_uart_top/uart_tx_u/baud_div_reg[1]
    SLICE_X46Y270        LUT6 (Prop_lut6_I1_O)        0.123     4.816 f  u1_uart_top/uart_tx_u/baud_div[10]_i_5/O
                         net (fo=1, routed)           0.247     5.063    u1_uart_top/uart_tx_u/baud_div[10]_i_5_n_0
    SLICE_X46Y269        LUT6 (Prop_lut6_I3_O)        0.043     5.106 f  u1_uart_top/uart_tx_u/baud_div[10]_i_3/O
                         net (fo=1, routed)           0.450     5.556    u1_uart_top/uart_tx_u/baud_div[10]_i_3_n_0
    SLICE_X46Y268        LUT5 (Prop_lut5_I3_O)        0.043     5.599 r  u1_uart_top/uart_tx_u/baud_div[10]_i_1/O
                         net (fo=11, routed)          0.467     6.066    u1_uart_top/uart_tx_u/baud_div[10]_i_1_n_0
    SLICE_X46Y270        FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.231     8.636    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X46Y270        FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[7]/C
                         clock pessimism              0.339     8.975    
                         clock uncertainty           -0.035     8.940    
    SLICE_X46Y270        FDRE (Setup_fdre_C_R)       -0.281     8.659    u1_uart_top/uart_tx_u/baud_div_reg[7]
  -------------------------------------------------------------------
                         required time                          8.659    
                         arrival time                          -6.066    
  -------------------------------------------------------------------
                         slack                                  2.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.253ns (71.309%)  route 0.102ns (28.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.631     1.806    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y249       FDRE                                         r  u0_led_blink/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y249       FDRE (Prop_fdre_C_Q)         0.100     1.906 r  u0_led_blink/count_reg[20]/Q
                         net (fo=2, routed)           0.101     2.007    u0_led_blink/count[20]
    SLICE_X169Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.119 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.120    u0_led_blink/count0_carry__3_n_0
    SLICE_X169Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.161 r  u0_led_blink/count0_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.161    u0_led_blink/p_1_in[21]
    SLICE_X169Y250       FDRE                                         r  u0_led_blink/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.820     2.147    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y250       FDRE                                         r  u0_led_blink/count_reg[21]/C
                         clock pessimism             -0.152     1.995    
    SLICE_X169Y250       FDRE (Hold_fdre_C_D)         0.071     2.066    u0_led_blink/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.264ns (72.172%)  route 0.102ns (27.828%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.631     1.806    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y249       FDRE                                         r  u0_led_blink/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y249       FDRE (Prop_fdre_C_Q)         0.100     1.906 r  u0_led_blink/count_reg[20]/Q
                         net (fo=2, routed)           0.101     2.007    u0_led_blink/count[20]
    SLICE_X169Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.119 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.120    u0_led_blink/count0_carry__3_n_0
    SLICE_X169Y250       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.172 r  u0_led_blink/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.172    u0_led_blink/p_1_in[23]
    SLICE_X169Y250       FDRE                                         r  u0_led_blink/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.820     2.147    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y250       FDRE                                         r  u0_led_blink/count_reg[23]/C
                         clock pessimism             -0.152     1.995    
    SLICE_X169Y250       FDRE (Hold_fdre_C_D)         0.071     2.066    u0_led_blink/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.272ns (72.767%)  route 0.102ns (27.233%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.631     1.806    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y249       FDRE                                         r  u0_led_blink/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y249       FDRE (Prop_fdre_C_Q)         0.100     1.906 r  u0_led_blink/count_reg[20]/Q
                         net (fo=2, routed)           0.101     2.007    u0_led_blink/count[20]
    SLICE_X169Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.119 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.120    u0_led_blink/count0_carry__3_n_0
    SLICE_X169Y250       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.180 r  u0_led_blink/count0_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.180    u0_led_blink/p_1_in[22]
    SLICE_X169Y250       FDRE                                         r  u0_led_blink/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.820     2.147    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y250       FDRE                                         r  u0_led_blink/count_reg[22]/C
                         clock pessimism             -0.152     1.995    
    SLICE_X169Y250       FDRE (Hold_fdre_C_D)         0.071     2.066    u0_led_blink/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.277ns (73.127%)  route 0.102ns (26.873%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.631     1.806    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y249       FDRE                                         r  u0_led_blink/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y249       FDRE (Prop_fdre_C_Q)         0.100     1.906 r  u0_led_blink/count_reg[20]/Q
                         net (fo=2, routed)           0.101     2.007    u0_led_blink/count[20]
    SLICE_X169Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.119 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.120    u0_led_blink/count0_carry__3_n_0
    SLICE_X169Y250       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.185 r  u0_led_blink/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.185    u0_led_blink/p_1_in[24]
    SLICE_X169Y250       FDRE                                         r  u0_led_blink/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.820     2.147    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y250       FDRE                                         r  u0_led_blink/count_reg[24]/C
                         clock pessimism             -0.152     1.995    
    SLICE_X169Y250       FDRE (Hold_fdre_C_D)         0.071     2.066    u0_led_blink/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.278ns (73.197%)  route 0.102ns (26.803%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.631     1.806    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y249       FDRE                                         r  u0_led_blink/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y249       FDRE (Prop_fdre_C_Q)         0.100     1.906 r  u0_led_blink/count_reg[20]/Q
                         net (fo=2, routed)           0.101     2.007    u0_led_blink/count[20]
    SLICE_X169Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.119 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.120    u0_led_blink/count0_carry__3_n_0
    SLICE_X169Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.145 r  u0_led_blink/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.145    u0_led_blink/count0_carry__4_n_0
    SLICE_X169Y251       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.186 r  u0_led_blink/count0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.186    u0_led_blink/p_1_in[25]
    SLICE_X169Y251       FDRE                                         r  u0_led_blink/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.820     2.147    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y251       FDRE                                         r  u0_led_blink/count_reg[25]/C
                         clock pessimism             -0.152     1.995    
    SLICE_X169Y251       FDRE (Hold_fdre_C_D)         0.071     2.066    u0_led_blink/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.289ns (73.952%)  route 0.102ns (26.048%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.631     1.806    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y249       FDRE                                         r  u0_led_blink/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y249       FDRE (Prop_fdre_C_Q)         0.100     1.906 r  u0_led_blink/count_reg[20]/Q
                         net (fo=2, routed)           0.101     2.007    u0_led_blink/count[20]
    SLICE_X169Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.119 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.120    u0_led_blink/count0_carry__3_n_0
    SLICE_X169Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.145 r  u0_led_blink/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.145    u0_led_blink/count0_carry__4_n_0
    SLICE_X169Y251       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.197 r  u0_led_blink/count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.197    u0_led_blink/p_1_in[27]
    SLICE_X169Y251       FDRE                                         r  u0_led_blink/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.820     2.147    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y251       FDRE                                         r  u0_led_blink/count_reg[27]/C
                         clock pessimism             -0.152     1.995    
    SLICE_X169Y251       FDRE (Hold_fdre_C_D)         0.071     2.066    u0_led_blink/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.297ns (74.474%)  route 0.102ns (25.526%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.631     1.806    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y249       FDRE                                         r  u0_led_blink/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y249       FDRE (Prop_fdre_C_Q)         0.100     1.906 r  u0_led_blink/count_reg[20]/Q
                         net (fo=2, routed)           0.101     2.007    u0_led_blink/count[20]
    SLICE_X169Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.119 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.120    u0_led_blink/count0_carry__3_n_0
    SLICE_X169Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.145 r  u0_led_blink/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.145    u0_led_blink/count0_carry__4_n_0
    SLICE_X169Y251       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.205 r  u0_led_blink/count0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.205    u0_led_blink/p_1_in[26]
    SLICE_X169Y251       FDRE                                         r  u0_led_blink/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.820     2.147    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y251       FDRE                                         r  u0_led_blink/count_reg[26]/C
                         clock pessimism             -0.152     1.995    
    SLICE_X169Y251       FDRE (Hold_fdre_C_D)         0.071     2.066    u0_led_blink/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u1_uart_top/uart_tx_u/uart_wdata_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/uart_tx_u/uart_wdata_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.128ns (60.480%)  route 0.084ns (39.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.600     1.775    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X49Y266        FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y266        FDRE (Prop_fdre_C_Q)         0.100     1.875 r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[5]/Q
                         net (fo=1, routed)           0.084     1.959    u1_uart_top/uart_tx_u/uart_wdata_r[5]
    SLICE_X48Y266        LUT4 (Prop_lut4_I3_O)        0.028     1.987 r  u1_uart_top/uart_tx_u/uart_wdata_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.987    u1_uart_top/uart_tx_u/uart_wdata_r[4]_i_1_n_0
    SLICE_X48Y266        FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.806     2.133    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X48Y266        FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[4]/C
                         clock pessimism             -0.347     1.786    
    SLICE_X48Y266        FDRE (Hold_fdre_C_D)         0.060     1.846    u1_uart_top/uart_tx_u/uart_wdata_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.302ns (74.791%)  route 0.102ns (25.209%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.631     1.806    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y249       FDRE                                         r  u0_led_blink/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y249       FDRE (Prop_fdre_C_Q)         0.100     1.906 r  u0_led_blink/count_reg[20]/Q
                         net (fo=2, routed)           0.101     2.007    u0_led_blink/count[20]
    SLICE_X169Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.119 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.120    u0_led_blink/count0_carry__3_n_0
    SLICE_X169Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.145 r  u0_led_blink/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.145    u0_led_blink/count0_carry__4_n_0
    SLICE_X169Y251       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.210 r  u0_led_blink/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.210    u0_led_blink/p_1_in[28]
    SLICE_X169Y251       FDRE                                         r  u0_led_blink/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.820     2.147    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y251       FDRE                                         r  u0_led_blink/count_reg[28]/C
                         clock pessimism             -0.152     1.995    
    SLICE_X169Y251       FDRE (Hold_fdre_C_D)         0.071     2.066    u0_led_blink/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/uart_tx_u/uart_wdata_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.452%)  route 0.087ns (40.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.601     1.776    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X49Y265        FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y265        FDRE (Prop_fdre_C_Q)         0.100     1.876 r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]/Q
                         net (fo=1, routed)           0.087     1.963    u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_0[0]
    SLICE_X48Y265        LUT6 (Prop_lut6_I1_O)        0.028     1.991 r  u1_uart_top/uart_tx_u/uart_wdata_r[9]_i_1/O
                         net (fo=1, routed)           0.000     1.991    u1_uart_top/uart_tx_u/uart_wdata_r[9]_i_1_n_0
    SLICE_X48Y265        FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.807     2.134    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X48Y265        FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[9]/C
                         clock pessimism             -0.347     1.787    
    SLICE_X48Y265        FDRE (Hold_fdre_C_D)         0.060     1.847    u1_uart_top/uart_tx_u/uart_wdata_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.408         5.000       3.591      BUFGCTRL_X0Y16  sys_clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X48Y269   u1_uart_top/FSM_sequential_S_UART_TX_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X48Y268   u1_uart_top/tx_index_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X48Y268   u1_uart_top/tx_index_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X48Y267   u1_uart_top/uart_wdata_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X48Y267   u1_uart_top/uart_wdata_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X48Y267   u1_uart_top/uart_wdata_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X48Y269   u1_uart_top/uart_wreq_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X46Y271   u1_uart_top/uart_tx_u/baud_div_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X46Y271   u1_uart_top/uart_tx_u/baud_div_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X48Y269   u1_uart_top/FSM_sequential_S_UART_TX_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X48Y269   u1_uart_top/FSM_sequential_S_UART_TX_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X48Y268   u1_uart_top/tx_index_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X48Y268   u1_uart_top/tx_index_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X48Y268   u1_uart_top/tx_index_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X48Y268   u1_uart_top/tx_index_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X48Y267   u1_uart_top/uart_wdata_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X48Y267   u1_uart_top/uart_wdata_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X48Y267   u1_uart_top/uart_wdata_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X48Y267   u1_uart_top/uart_wdata_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X168Y247  u0_led_blink/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X168Y247  u0_led_blink/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X169Y247  u0_led_blink/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X169Y247  u0_led_blink/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X169Y247  u0_led_blink/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X169Y247  u0_led_blink/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X169Y247  u0_led_blink/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X169Y247  u0_led_blink/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X169Y248  u0_led_blink/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X169Y248  u0_led_blink/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_p
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.665ns  (logic 2.299ns (62.718%)  route 1.366ns (37.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.329     3.955    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X49Y265        FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y265        FDRE (Prop_fdre_C_Q)         0.223     4.178 r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.366     5.544    lopt
    AN23                 OBUF (Prop_obuf_I_O)         2.076     7.620 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     7.620    uart_tx
    AN23                                                              r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0_led_blink/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.443ns  (logic 2.294ns (66.636%)  route 1.149ns (33.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.358     3.984    u0_led_blink/sys_clk_BUFG
    SLICE_X168Y251       FDRE                                         r  u0_led_blink/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y251       FDRE (Prop_fdre_C_Q)         0.259     4.243 r  u0_led_blink/led_reg/Q
                         net (fo=2, routed)           1.149     5.392    led_OBUF
    AK19                 OBUF (Prop_obuf_I_O)         2.035     7.427 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     7.427    led
    AK19                                                              r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0_led_blink/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.582ns  (logic 1.246ns (78.774%)  route 0.336ns (21.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.613     1.788    u0_led_blink/sys_clk_BUFG
    SLICE_X168Y251       FDRE                                         r  u0_led_blink/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y251       FDRE (Prop_fdre_C_Q)         0.118     1.906 r  u0_led_blink/led_reg/Q
                         net (fo=2, routed)           0.336     2.242    led_OBUF
    AK19                 OBUF (Prop_obuf_I_O)         1.128     3.370 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.370    led
    AK19                                                              r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.268ns (70.001%)  route 0.543ns (29.999%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.601     1.776    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X49Y265        FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y265        FDRE (Prop_fdre_C_Q)         0.100     1.876 r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.543     2.420    lopt
    AN23                 OBUF (Prop_obuf_I_O)         1.168     3.587 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.587    uart_tx
    AN23                                                              r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





