[03/12 14:56:41      0s] 
[03/12 14:56:41      0s] Cadence Innovus(TM) Implementation System.
[03/12 14:56:41      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/12 14:56:41      0s] 
[03/12 14:56:41      0s] Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
[03/12 14:56:41      0s] Options:	
[03/12 14:56:41      0s] Date:		Wed Mar 12 14:56:41 2025
[03/12 14:56:41      0s] Host:		5013-w38 (x86_64 w/Linux 4.18.0-477.27.1.el8_8.x86_64) (12cores*20cpus*12th Gen Intel(R) Core(TM) i7-12700 25600KB)
[03/12 14:56:41      0s] OS:		Rocky Linux 8.8 (Green Obsidian)
[03/12 14:56:41      0s] 
[03/12 14:56:41      0s] License:
[03/12 14:56:41      0s] 		[14:56:41.217001] Configured Lic search path (21.01-s002): /CMC/tools/licenses/cadence.license

[03/12 14:56:42      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[03/12 14:56:42      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/12 14:56:50      7s] Reset Parastics called with the command setExtractRCMode -reset**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[03/12 14:56:52      8s] @(#)CDS: Innovus v21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
[03/12 14:56:52      8s] @(#)CDS: NanoRoute 21.17-s075_1 NR230308-2354/21_17-UB (database version 18.20.604) {superthreading v2.17}
[03/12 14:56:52      8s] @(#)CDS: AAE 21.17-s026 (64bit) 03/15/2023 (Linux 3.10.0-693.el7.x86_64)
[03/12 14:56:52      8s] @(#)CDS: CTE 21.17-s025_1 () Mar 14 2023 11:00:06 ( )
[03/12 14:56:52      8s] @(#)CDS: SYNTECH 21.17-s007_1 () Feb 20 2023 06:56:35 ( )
[03/12 14:56:52      8s] @(#)CDS: CPE v21.17-s068
[03/12 14:56:52      8s] @(#)CDS: IQuantus/TQuantus 21.1.1-s939 (64bit) Wed Nov 9 09:34:24 PST 2022 (Linux 3.10.0-693.el7.x86_64)
[03/12 14:56:52      8s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[03/12 14:56:52      8s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/12 14:56:52      8s] @(#)CDS: RCDB 11.15.0
[03/12 14:56:52      8s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[03/12 14:56:52      8s] @(#)CDS: SystemPlanner-21.17Rel-10251 (21.17) (2023-02-02 17:22:51+0800)
[03/12 14:56:52      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_424750_5013-w38_aakarsh1_sMryCf.

[03/12 14:56:52      8s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[03/12 14:56:53      9s] 
[03/12 14:56:53      9s] **INFO:  MMMC transition support version v31-84 
[03/12 14:56:53      9s] 
[03/12 14:56:53      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/12 14:56:53      9s] <CMD> suppressMessage ENCEXT-2799
[03/12 14:56:53      9s] <CMD> win
[03/12 14:58:28     16s] <CMD> set init_gnd_net VSS
[03/12 14:58:28     16s] <CMD> set init_lef_file {../LEF/gsclib045_tech.lef ../LEF/gsclib045_macro.lef ../LEF/gsclib045_multibitsDFF.lef ../LEF/giolib045.lef}
[03/12 14:58:28     16s] <CMD> set init_verilog ../Synthesized/polynomial_top.v
[03/12 14:58:28     16s] <CMD> set init_mmmc_file Slow.view
[03/12 14:58:28     16s] <CMD> set init_io_file polynomial.io.prov
[03/12 14:58:28     16s] <CMD> set init_top_cell polynomial_top
[03/12 14:58:28     16s] <CMD> set init_pwr_net VDD
[03/12 14:58:28     16s] <CMD> init_design
[03/12 14:58:28     16s] #% Begin Load MMMC data ... (date=03/12 14:58:28, mem=987.6M)
[03/12 14:58:28     16s] #% End Load MMMC data ... (date=03/12 14:58:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=987.8M, current mem=987.8M)
[03/12 14:58:28     16s] 
[03/12 14:58:28     16s] Loading LEF file ../LEF/gsclib045_tech.lef ...
[03/12 14:58:28     16s] 
[03/12 14:58:28     16s] Loading LEF file ../LEF/gsclib045_macro.lef ...
[03/12 14:58:28     16s] Set DBUPerIGU to M2 pitch 400.
[03/12 14:58:28     16s] 
[03/12 14:58:28     16s] Loading LEF file ../LEF/gsclib045_multibitsDFF.lef ...
[03/12 14:58:28     16s] **WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 14:58:28     16s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 14:58:28     16s] Type 'man IMPLF-58' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 14:58:28     16s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 14:58:28     16s] Type 'man IMPLF-58' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 14:58:28     16s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 14:58:28     16s] Type 'man IMPLF-58' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 14:58:28     16s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 14:58:28     16s] Type 'man IMPLF-58' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 14:58:28     16s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 14:58:28     16s] Type 'man IMPLF-58' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 14:58:28     16s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 14:58:28     16s] Type 'man IMPLF-58' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 14:58:28     16s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 14:58:28     16s] Type 'man IMPLF-58' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 14:58:28     16s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 14:58:28     16s] Type 'man IMPLF-58' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 14:58:28     16s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 14:58:28     16s] Type 'man IMPLF-58' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 14:58:28     16s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 14:58:28     16s] Type 'man IMPLF-58' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 14:58:28     16s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 14:58:28     16s] Type 'man IMPLF-58' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 14:58:28     16s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 14:58:28     16s] Type 'man IMPLF-58' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 14:58:28     16s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 14:58:28     16s] Type 'man IMPLF-58' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 14:58:28     16s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 14:58:28     16s] Type 'man IMPLF-58' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 14:58:28     16s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 14:58:28     16s] Type 'man IMPLF-58' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 14:58:28     16s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 14:58:28     16s] Type 'man IMPLF-58' for more detail.
[03/12 14:58:28     16s] 
[03/12 14:58:28     16s] Loading LEF file ../LEF/giolib045.lef ...
[03/12 14:58:28     16s] **WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[03/12 14:58:28     16s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 14:58:28     16s] Type 'man IMPLF-61' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 14:58:28     16s] Type 'man IMPLF-200' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 14:58:28     16s] Type 'man IMPLF-200' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 14:58:28     16s] Type 'man IMPLF-200' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 14:58:28     16s] Type 'man IMPLF-200' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 14:58:28     16s] Type 'man IMPLF-200' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 14:58:28     16s] Type 'man IMPLF-200' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 14:58:28     16s] Type 'man IMPLF-200' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 14:58:28     16s] Type 'man IMPLF-200' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 14:58:28     16s] Type 'man IMPLF-200' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 14:58:28     16s] Type 'man IMPLF-200' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-200):	Pin 'VSS25' in macro 'PADVSS25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 14:58:28     16s] Type 'man IMPLF-200' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-200):	Pin 'VDD25' in macro 'PADVDD25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 14:58:28     16s] Type 'man IMPLF-200' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 14:58:28     16s] Type 'man IMPLF-200' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 14:58:28     16s] Type 'man IMPLF-200' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDOZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 14:58:28     16s] Type 'man IMPLF-201' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 14:58:28     16s] Type 'man IMPLF-200' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDO' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 14:58:28     16s] Type 'man IMPLF-201' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 14:58:28     16s] Type 'man IMPLF-201' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDI' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 14:58:28     16s] Type 'man IMPLF-200' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 14:58:28     16s] Type 'man IMPLF-201' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 14:58:28     16s] Type 'man IMPLF-201' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 14:58:28     16s] Type 'man IMPLF-200' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 14:58:28     16s] Type 'man IMPLF-200' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 14:58:28     16s] Type 'man IMPLF-201' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 14:58:28     16s] Type 'man IMPLF-200' for more detail.
[03/12 14:58:28     16s] **WARN: (IMPLF-200):	Pin 'AY' in macro 'PADANALOG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 14:58:28     16s] Type 'man IMPLF-200' for more detail.
[03/12 14:58:28     16s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[03/12 14:58:28     16s] To increase the message display limit, refer to the product command reference manual.
[03/12 14:58:28     16s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[03/12 14:58:28     16s] Loading view definition file from Slow.view
[03/12 14:58:28     16s] *** End library_loading (cpu=0.00min, real=0.00min, mem=0.0M, fe_cpu=0.27min, fe_real=1.78min, fe_mem=1017.4M) ***
[03/12 14:58:28     16s] #% Begin Load netlist data ... (date=03/12 14:58:28, mem=997.9M)
[03/12 14:58:28     16s] *** Begin netlist parsing (mem=1017.4M) ***
[03/12 14:58:28     16s] Created 0 new cells from 0 timing libraries.
[03/12 14:58:28     16s] Reading netlist ...
[03/12 14:58:28     16s] Backslashed names will retain backslash and a trailing blank character.
[03/12 14:58:28     16s] Reading verilog netlist '../Synthesized/polynomial_top.v'
[03/12 14:58:28     16s] 
[03/12 14:58:28     16s] *** Memory Usage v#1 (Current mem = 1018.367M, initial mem = 486.898M) ***
[03/12 14:58:28     16s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1018.4M) ***
[03/12 14:58:28     16s] #% End Load netlist data ... (date=03/12 14:58:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1002.6M, current mem=1002.6M)
[03/12 14:58:28     16s] Set top cell to polynomial_top.
[03/12 14:58:28     16s] Hooked 0 DB cells to tlib cells.
[03/12 14:58:28     16s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1006.9M, current mem=1006.9M)
[03/12 14:58:28     16s] Starting recursive module instantiation check.
[03/12 14:58:28     16s] No recursion found.
[03/12 14:58:28     16s] Building hierarchical netlist for Cell polynomial_top ...
[03/12 14:58:28     16s] *** Netlist is unique.
[03/12 14:58:28     16s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[03/12 14:58:28     16s] ** info: there are 607 modules.
[03/12 14:58:28     16s] ** info: there are 426 stdCell insts.
[03/12 14:58:28     16s] ** info: there are 34 Pad insts.
[03/12 14:58:29     16s] 
[03/12 14:58:29     16s] *** Memory Usage v#1 (Current mem = 1069.281M, initial mem = 486.898M) ***
[03/12 14:58:29     16s] Reading IO assignment file "polynomial.io.prov" ...
[03/12 14:58:29     16s] Adjusting Core to Bottom to: 0.1600.
[03/12 14:58:29     16s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/12 14:58:29     16s] Type 'man IMPFP-3961' for more detail.
[03/12 14:58:29     16s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/12 14:58:29     16s] Type 'man IMPFP-3961' for more detail.
[03/12 14:58:29     16s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/12 14:58:29     16s] Type 'man IMPFP-3961' for more detail.
[03/12 14:58:29     16s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/12 14:58:29     16s] Type 'man IMPFP-3961' for more detail.
[03/12 14:58:29     16s] Start create_tracks
[03/12 14:58:29     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADDO; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[03/12 14:58:29     16s] Type 'man IMPSYC-2' for more detail.
[03/12 14:58:29     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADDI; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[03/12 14:58:29     16s] Type 'man IMPSYC-2' for more detail.
[03/12 14:58:29     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell XNOR2X1; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[03/12 14:58:29     16s] Type 'man IMPSYC-2' for more detail.
[03/12 14:58:29     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell TIELO; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[03/12 14:58:29     16s] Type 'man IMPSYC-2' for more detail.
[03/12 14:58:29     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell OR2X1; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[03/12 14:58:29     16s] Type 'man IMPSYC-2' for more detail.
[03/12 14:58:29     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell OAI2BB1X1; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[03/12 14:58:29     16s] Type 'man IMPSYC-2' for more detail.
[03/12 14:58:29     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell OAI21X1; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[03/12 14:58:29     16s] Type 'man IMPSYC-2' for more detail.
[03/12 14:58:29     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell NOR2X1; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[03/12 14:58:29     16s] Type 'man IMPSYC-2' for more detail.
[03/12 14:58:29     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell NOR2BX1; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[03/12 14:58:29     16s] Type 'man IMPSYC-2' for more detail.
[03/12 14:58:29     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell NAND2X1; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[03/12 14:58:29     16s] Type 'man IMPSYC-2' for more detail.
[03/12 14:58:29     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell MDFFHQX1; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[03/12 14:58:29     16s] Type 'man IMPSYC-2' for more detail.
[03/12 14:58:29     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell INVX1; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[03/12 14:58:29     16s] Type 'man IMPSYC-2' for more detail.
[03/12 14:58:29     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell DFFHQX1; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[03/12 14:58:29     16s] Type 'man IMPSYC-2' for more detail.
[03/12 14:58:29     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell CLKXOR2X1; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[03/12 14:58:29     16s] Type 'man IMPSYC-2' for more detail.
[03/12 14:58:29     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell AOI22X1; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[03/12 14:58:29     16s] Type 'man IMPSYC-2' for more detail.
[03/12 14:58:29     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell AOI21X1; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[03/12 14:58:29     16s] Type 'man IMPSYC-2' for more detail.
[03/12 14:58:29     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell AO22X1; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[03/12 14:58:29     16s] Type 'man IMPSYC-2' for more detail.
[03/12 14:58:29     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell AND2X1; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[03/12 14:58:29     16s] Type 'man IMPSYC-2' for more detail.
[03/12 14:58:29     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell ADDFX1; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[03/12 14:58:29     16s] Type 'man IMPSYC-2' for more detail.
[03/12 14:58:29     16s] **ERROR: (IMPSYT-7327):	Active setup and hold analysis views were not provided in either file Slow.view or by the -setup and -hold arguments to initDesign. The system requires at least one active setup and hold analysis view to be declared before the design can be initialized. You must add a set_analysis_view command to your script, or add the -setup and -hold options to your init_design invocation. You can use the all_analysis_view command to identify the currently available views. If you are using CPF in a physical-only flow, please use 'read_power_intent -cpf' and 'commit_power_intent' after init_design. Do not specify the CPF with the init_cpf_file variable in a physical-only flow.
[03/12 14:58:33     16s] <CMD> zoomBox -0.02850 -0.04200 0.09750 0.07100
[03/12 14:58:34     16s] <CMD> zoomBox -0.11200 -0.11800 0.17350 0.13750
[03/12 14:58:34     16s] <CMD> zoomBox -0.45000 -0.43150 0.44200 0.36700
[03/12 14:58:35     16s] <CMD> zoomBox -2.00700 -1.78000 0.77750 0.71250
[03/12 14:58:35     16s] <CMD> pan 1.94850 1.44100
[03/12 14:58:36     16s] <CMD> zoomBox -2.18550 -2.71600 4.09000 2.90200
[03/12 14:58:36     16s] <CMD> zoomBox -10.39300 -11.07900 9.18350 6.44600
[03/12 14:58:37     17s] <CMD> pan 13.57450 7.51950
[03/12 14:58:37     17s] <CMD> zoomBox -13.88350 -22.49000 38.02450 23.97850
[03/12 14:58:37     17s] <CMD> zoomBox -73.37400 -90.80450 88.54750 54.15000
[03/12 14:58:38     17s] <CMD> pan 58.44300 44.15400
[03/12 14:58:38     17s] <CMD> zoomBox -110.54750 -119.85700 254.38400 206.83450
[03/12 14:58:38     17s] <CMD> zoomBox -421.63000 -434.83800 545.97550 431.37550
[03/12 14:58:39     17s] <CMD> pan 379.28100 212.10800
[03/12 14:58:40     17s] <CMD> pan 180.25250 -60.77350
[03/12 14:58:40     17s] <CMD> zoomBox 44.02150 -189.93550 1182.38150 829.13950
[03/12 14:58:41     17s] <CMD> pan 114.86650 -332.62450
[03/12 14:58:41     17s] <CMD> zoomBox 39.60300 -398.27250 1378.85000 800.63950
[03/12 14:58:43     18s] <CMD> pan -58.90600 -398.02750
[03/12 14:58:52     18s] <CMD> getIoFlowFlag
[03/12 14:59:33     20s] <CMD> setFPlanRowSpacingAndType 1 2
[03/12 14:59:33     20s] <CMD> setIoFlowFlag 0
[03/12 14:59:33     20s] <CMD> floorPlan -site CoreSite -r 0.1 0.7 20 20 20 20
[03/12 14:59:33     20s] Adjusting Core to Bottom to: 20.3000.
[03/12 14:59:33     20s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/12 14:59:33     20s] Type 'man IMPFP-3961' for more detail.
[03/12 14:59:33     20s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/12 14:59:33     20s] Type 'man IMPFP-3961' for more detail.
[03/12 14:59:33     20s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/12 14:59:33     20s] Type 'man IMPFP-3961' for more detail.
[03/12 14:59:33     20s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/12 14:59:33     20s] Type 'man IMPFP-3961' for more detail.
[03/12 14:59:33     20s] Start create_tracks
[03/12 14:59:33     20s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/12 14:59:33     20s] <CMD> uiSetTool select
[03/12 14:59:33     20s] <CMD> getIoFlowFlag
[03/12 14:59:33     20s] <CMD> fit
[03/12 14:59:46     21s] <CMD> set sprCreateIeRingOffset 1.0
[03/12 14:59:46     21s] <CMD> set sprCreateIeRingThreshold 1.0
[03/12 14:59:46     21s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/12 14:59:46     21s] <CMD> set sprCreateIeRingLayers {}
[03/12 14:59:46     21s] <CMD> set sprCreateIeRingOffset 1.0
[03/12 14:59:46     21s] <CMD> set sprCreateIeRingThreshold 1.0
[03/12 14:59:46     21s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/12 14:59:46     21s] <CMD> set sprCreateIeRingLayers {}
[03/12 14:59:46     21s] <CMD> set sprCreateIeStripeWidth 10.0
[03/12 14:59:46     21s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/12 14:59:46     21s] <CMD> set sprCreateIeStripeWidth 10.0
[03/12 14:59:46     21s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/12 14:59:46     21s] <CMD> set sprCreateIeRingOffset 1.0
[03/12 14:59:46     21s] <CMD> set sprCreateIeRingThreshold 1.0
[03/12 14:59:46     21s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/12 14:59:46     21s] <CMD> set sprCreateIeRingLayers {}
[03/12 14:59:46     21s] <CMD> set sprCreateIeStripeWidth 10.0
[03/12 14:59:46     21s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/12 15:00:11     23s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[03/12 15:00:11     23s] The ring targets are set to core/block ring wires.
[03/12 15:00:11     23s] addRing command will consider rows while creating rings.
[03/12 15:00:11     23s] addRing command will disallow rings to go over rows.
[03/12 15:00:11     23s] addRing command will ignore shorts while creating rings.
[03/12 15:00:11     23s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 5 bottom 5 left 5 right 5} -spacing {top 2 bottom 2 left 2 right 2} -offset {top 2 bottom 2 left 2 right 2} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[03/12 15:00:11     23s] 
[03/12 15:00:11     23s] 
[03/12 15:00:11     23s] viaInitial starts at Wed Mar 12 15:00:11 2025
viaInitial ends at Wed Mar 12 15:00:11 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1521.1M)
[03/12 15:00:11     23s] Ring generation is complete.
[03/12 15:00:11     23s] vias are now being generated.
[03/12 15:00:11     23s] addRing created 8 wires.
[03/12 15:00:11     23s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/12 15:00:11     23s] +--------+----------------+----------------+
[03/12 15:00:11     23s] |  Layer |     Created    |     Deleted    |
[03/12 15:00:11     23s] +--------+----------------+----------------+
[03/12 15:00:11     23s] | Metal1 |        4       |       NA       |
[03/12 15:00:11     23s] |  Via1  |        8       |        0       |
[03/12 15:00:11     23s] | Metal2 |        4       |       NA       |
[03/12 15:00:11     23s] +--------+----------------+----------------+
[03/12 15:00:32     24s] <CMD> set sprCreateIeRingOffset 1.0
[03/12 15:00:32     24s] <CMD> set sprCreateIeRingThreshold 1.0
[03/12 15:00:32     24s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/12 15:00:32     24s] <CMD> set sprCreateIeRingLayers {}
[03/12 15:00:32     24s] <CMD> set sprCreateIeRingOffset 1.0
[03/12 15:00:32     24s] <CMD> set sprCreateIeRingThreshold 1.0
[03/12 15:00:32     24s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/12 15:00:32     24s] <CMD> set sprCreateIeRingLayers {}
[03/12 15:00:32     24s] <CMD> set sprCreateIeStripeWidth 10.0
[03/12 15:00:32     24s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/12 15:00:32     24s] <CMD> set sprCreateIeStripeWidth 10.0
[03/12 15:00:32     24s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/12 15:00:32     24s] <CMD> set sprCreateIeRingOffset 1.0
[03/12 15:00:32     24s] <CMD> set sprCreateIeRingThreshold 1.0
[03/12 15:00:32     24s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/12 15:00:32     24s] <CMD> set sprCreateIeRingLayers {}
[03/12 15:00:32     24s] <CMD> set sprCreateIeStripeWidth 10.0
[03/12 15:00:32     24s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/12 15:01:11     26s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[03/12 15:01:11     26s] addStripe will allow jog to connect padcore ring and block ring.
[03/12 15:01:11     26s] 
[03/12 15:01:11     26s] Stripes will stop at the boundary of the specified area.
[03/12 15:01:11     26s] When breaking rings, the power planner will consider the existence of blocks.
[03/12 15:01:11     26s] Stripes will not extend to closest target.
[03/12 15:01:11     26s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/12 15:01:11     26s] Stripes will not be created over regions without power planning wires.
[03/12 15:01:11     26s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/12 15:01:11     26s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/12 15:01:11     26s] Offset for stripe breaking is set to 0.
[03/12 15:01:11     26s] <CMD> addStripe -nets {VDD VSS} -layer Metal2 -direction vertical -width 2 -spacing 1 -set_to_set_distance 100 -start_from left -start_offset 100 -stop_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[03/12 15:01:11     26s] 
[03/12 15:01:11     26s] Initialize fgc environment(mem: 1527.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1527.8M)
[03/12 15:01:11     26s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1527.8M)
[03/12 15:01:11     26s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1527.8M)
[03/12 15:01:11     26s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1527.8M)
[03/12 15:01:11     26s] Starting stripe generation ...
[03/12 15:01:11     26s] Non-Default Mode Option Settings :
[03/12 15:01:11     26s]   NONE
[03/12 15:01:11     26s] Stripe generation is complete.
[03/12 15:01:11     26s] vias are now being generated.
[03/12 15:01:11     26s] addStripe created 12 wires.
[03/12 15:01:11     26s] ViaGen created 24 vias, deleted 0 via to avoid violation.
[03/12 15:01:11     26s] +--------+----------------+----------------+
[03/12 15:01:11     26s] |  Layer |     Created    |     Deleted    |
[03/12 15:01:11     26s] +--------+----------------+----------------+
[03/12 15:01:11     26s] |  Via1  |       24       |        0       |
[03/12 15:01:11     26s] | Metal2 |       12       |       NA       |
[03/12 15:01:11     26s] +--------+----------------+----------------+
[03/12 15:04:41     38s] <CMD> clearGlobalNets
[03/12 15:05:43     41s] <CMD> clearGlobalNets
[03/12 15:05:43     41s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
[03/12 15:05:43     41s] <CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename *
[03/12 15:05:43     41s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
[03/12 15:05:43     41s] <CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename *
[03/12 15:05:54     42s] <CMD> clearGlobalNets
[03/12 15:05:54     42s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
[03/12 15:05:54     42s] <CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename *
[03/12 15:05:54     42s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
[03/12 15:05:54     42s] <CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename *
[03/12 15:05:56     42s] <CMD> clearGlobalNets
[03/12 15:05:56     42s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
[03/12 15:05:56     42s] <CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename *
[03/12 15:05:56     42s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
[03/12 15:05:56     42s] <CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename *
[03/12 15:05:58     42s] <CMD> clearGlobalNets
[03/12 15:05:58     42s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
[03/12 15:05:58     42s] <CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename *
[03/12 15:05:58     42s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
[03/12 15:05:58     42s] <CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename *
[03/12 15:06:00     42s] <CMD> clearGlobalNets
[03/12 15:06:00     42s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
[03/12 15:06:00     42s] <CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename *
[03/12 15:06:00     42s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
[03/12 15:06:00     42s] <CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename *
[03/12 15:06:57     45s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[03/12 15:06:57     45s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal2(2) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[03/12 15:06:57     45s] *** Begin SPECIAL ROUTE on Wed Mar 12 15:06:57 2025 ***
[03/12 15:06:57     45s] SPECIAL ROUTE ran on directory: /home/users/aakarsh1/ECE403_Lab3_Polynomial/Innovus
[03/12 15:06:57     45s] SPECIAL ROUTE ran on machine: 5013-w38 (Linux 4.18.0-477.27.1.el8_8.x86_64 x86_64 2.10Ghz)
[03/12 15:06:57     45s] 
[03/12 15:06:57     45s] Begin option processing ...
[03/12 15:06:57     45s] srouteConnectPowerBump set to false
[03/12 15:06:57     45s] routeSelectNet set to "VDD VSS"
[03/12 15:06:57     45s] routeSpecial set to true
[03/12 15:06:57     45s] srouteBlockPin set to "useLef"
[03/12 15:06:57     45s] srouteBottomLayerLimit set to 1
[03/12 15:06:57     45s] srouteBottomTargetLayerLimit set to 1
[03/12 15:06:57     45s] srouteConnectConverterPin set to false
[03/12 15:06:57     45s] srouteCrossoverViaBottomLayer set to 1
[03/12 15:06:57     45s] srouteCrossoverViaTopLayer set to 11
[03/12 15:06:57     45s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[03/12 15:06:57     45s] srouteFollowCorePinEnd set to 3
[03/12 15:06:57     45s] srouteJogControl set to "preferWithChanges differentLayer"
[03/12 15:06:57     45s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[03/12 15:06:57     45s] sroutePadPinAllPorts set to true
[03/12 15:06:57     45s] sroutePreserveExistingRoutes set to true
[03/12 15:06:57     45s] srouteRoutePowerBarPortOnBothDir set to true
[03/12 15:06:57     45s] srouteStopBlockPin set to "nearestTarget"
[03/12 15:06:57     45s] srouteTopLayerLimit set to 2
[03/12 15:06:57     45s] srouteTopTargetLayerLimit set to 11
[03/12 15:06:57     45s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2989.00 megs.
[03/12 15:06:57     45s] 
[03/12 15:06:57     45s] Reading DB technology information...
[03/12 15:06:57     45s] Finished reading DB technology information.
[03/12 15:06:57     45s] Reading floorplan and netlist information...
[03/12 15:06:57     45s] Finished reading floorplan and netlist information.
[03/12 15:06:57     45s] Read in 24 layers, 11 routing layers, 1 overlap layer
[03/12 15:06:57     45s] Read in 2 nondefault rules, 0 used
[03/12 15:06:57     45s] Read in 592 macros, 24 used
[03/12 15:06:57     45s] Read in 59 components
[03/12 15:06:57     45s]   17 core components: 17 unplaced, 0 placed, 0 fixed
[03/12 15:06:57     45s]   38 pad components: 0 unplaced, 38 placed, 0 fixed
[03/12 15:06:57     45s]   4 other components: 0 unplaced, 4 placed, 0 fixed
[03/12 15:06:57     45s] Read in 34 logical pins
[03/12 15:06:57     45s] Read in 34 nets
[03/12 15:06:57     45s] Read in 2 special nets, 2 routed
[03/12 15:06:57     45s] Read in 118 terminals
[03/12 15:06:57     45s] 2 nets selected.
[03/12 15:06:57     45s] 
[03/12 15:06:57     45s] Begin power routing ...
[03/12 15:06:57     45s] #create default rule from bind_ndr_rule rule=0x7f617c1ce7f0 0x7f6159dc8568
[03/12 15:06:57     45s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[03/12 15:06:57     45s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 2.
[03/12 15:06:57     45s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/12 15:06:57     45s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/12 15:06:57     45s] CPU time for VDD FollowPin 0 seconds
[03/12 15:06:57     45s] CPU time for VSS FollowPin 0 seconds
[03/12 15:06:57     45s]   Number of IO ports routed: 2
[03/12 15:06:57     45s]   Number of Block ports routed: 0
[03/12 15:06:57     45s]   Number of Stripe ports routed: 0
[03/12 15:06:57     45s]   Number of Core ports routed: 352
[03/12 15:06:57     45s]   Number of Pad ports routed: 0
[03/12 15:06:57     45s]   Number of Power Bump ports routed: 0
[03/12 15:06:57     45s]   Number of Pad Ring connections: 20
[03/12 15:06:57     45s]   Number of Followpin connections: 176
[03/12 15:06:57     45s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3033.00 megs.
[03/12 15:06:57     45s] 
[03/12 15:06:57     45s] 
[03/12 15:06:57     45s] 
[03/12 15:06:57     45s]  Begin updating DB with routing results ...
[03/12 15:06:57     45s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[03/12 15:06:57     45s] Pin and blockage extraction finished
[03/12 15:06:57     45s] 
[03/12 15:06:57     45s] sroute created 550 wires.
[03/12 15:06:57     45s] ViaGen created 354 vias, deleted 0 via to avoid violation.
[03/12 15:06:57     45s] +--------+----------------+----------------+
[03/12 15:06:57     45s] |  Layer |     Created    |     Deleted    |
[03/12 15:06:57     45s] +--------+----------------+----------------+
[03/12 15:06:57     45s] | Metal1 |       528      |       NA       |
[03/12 15:06:57     45s] |  Via1  |       354      |        0       |
[03/12 15:06:57     45s] | Metal2 |        2       |       NA       |
[03/12 15:06:57     45s] | Metal4 |       20       |       NA       |
[03/12 15:06:57     45s] +--------+----------------+----------------+
[03/12 15:07:13     46s] <CMD> setPlaceMode -fp false
[03/12 15:07:13     46s] <CMD> place_design
[03/12 15:07:13     46s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/12 15:07:13     46s] 
[03/12 15:07:13     46s] Trim Metal Layers:
[03/12 15:07:13     46s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:46.7/0:10:30.5 (0.1), mem = 1571.2M
[03/12 15:07:13     46s] **WARN: (IMPSP-9513):	Timing constraint file does not exist
[03/12 15:07:13     46s] **WARN: (IMPSP-9514):	Non-TimingDriven placement will be performed.
[03/12 15:07:13     46s] #Start colorize_geometry on Wed Mar 12 15:07:13 2025
[03/12 15:07:13     46s] #
[03/12 15:07:13     46s] ### Time Record (colorize_geometry) is installed.
[03/12 15:07:13     46s] ### Time Record (Pre Callback) is installed.
[03/12 15:07:13     46s] ### Time Record (Pre Callback) is uninstalled.
[03/12 15:07:13     46s] ### Time Record (DB Import) is installed.
[03/12 15:07:13     46s] ### info: trigger incremental cell import ( 602 new cells ).
[03/12 15:07:13     46s] ### info: trigger incremental reloading library data ( #cell = 602 ).
[03/12 15:07:13     46s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=9046940 placement=103282239 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[03/12 15:07:13     46s] ### Time Record (DB Import) is uninstalled.
[03/12 15:07:13     46s] ### Time Record (DB Export) is installed.
[03/12 15:07:13     46s] Extracting standard cell pins and blockage ...... 
[03/12 15:07:13     46s] Pin and blockage extraction finished
[03/12 15:07:13     46s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=9046940 placement=103282239 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[03/12 15:07:13     46s] ### Time Record (DB Export) is uninstalled.
[03/12 15:07:13     46s] ### Time Record (Post Callback) is installed.
[03/12 15:07:13     46s] ### Time Record (Post Callback) is uninstalled.
[03/12 15:07:13     46s] #
[03/12 15:07:13     46s] #colorize_geometry statistics:
[03/12 15:07:13     46s] #Cpu time = 00:00:00
[03/12 15:07:13     46s] #Elapsed time = 00:00:00
[03/12 15:07:13     46s] #Increased memory = 18.07 (MB)
[03/12 15:07:13     46s] #Total memory = 1474.01 (MB)
[03/12 15:07:13     46s] #Peak memory = 1476.93 (MB)
[03/12 15:07:13     46s] #Number of warnings = 0
[03/12 15:07:13     46s] #Total number of warnings = 0
[03/12 15:07:13     46s] #Number of fails = 0
[03/12 15:07:13     46s] #Total number of fails = 0
[03/12 15:07:13     46s] #Complete colorize_geometry on Wed Mar 12 15:07:13 2025
[03/12 15:07:13     46s] #
[03/12 15:07:13     46s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[03/12 15:07:13     46s] ### Time Record (colorize_geometry) is uninstalled.
[03/12 15:07:13     46s] ### 
[03/12 15:07:13     46s] ###   Scalability Statistics
[03/12 15:07:13     46s] ### 
[03/12 15:07:13     46s] ### ------------------------+----------------+----------------+----------------+
[03/12 15:07:13     46s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[03/12 15:07:13     46s] ### ------------------------+----------------+----------------+----------------+
[03/12 15:07:13     46s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[03/12 15:07:13     46s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[03/12 15:07:13     46s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[03/12 15:07:13     46s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[03/12 15:07:13     46s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[03/12 15:07:13     46s] ### ------------------------+----------------+----------------+----------------+
[03/12 15:07:13     46s] ### 
[03/12 15:07:13     46s] *** Starting placeDesign default flow ***
[03/12 15:07:14     46s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1603.2M, EPOCH TIME: 1741813634.013748
[03/12 15:07:14     46s] Deleted 0 physical inst  (cell - / prefix -).
[03/12 15:07:14     46s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1603.2M, EPOCH TIME: 1741813634.013820
[03/12 15:07:14     46s] INFO: #ExclusiveGroups=0
[03/12 15:07:14     46s] INFO: There are no Exclusive Groups.
[03/12 15:07:14     46s] *** Starting "NanoPlace(TM) placement v#7 (mem=1603.2M)" ...
[03/12 15:07:14     46s] No user-set net weight.
[03/12 15:07:14     46s] Net fanout histogram:
[03/12 15:07:14     46s] 2		: 427 (75.3%) nets
[03/12 15:07:14     46s] 3		: 91 (16.0%) nets
[03/12 15:07:14     46s] 4     -	14	: 46 (8.1%) nets
[03/12 15:07:14     46s] 15    -	39	: 3 (0.5%) nets
[03/12 15:07:14     46s] 40    -	79	: 0 (0.0%) nets
[03/12 15:07:14     46s] 80    -	159	: 0 (0.0%) nets
[03/12 15:07:14     46s] 160   -	319	: 0 (0.0%) nets
[03/12 15:07:14     46s] 320   -	639	: 0 (0.0%) nets
[03/12 15:07:14     46s] 640   -	1279	: 0 (0.0%) nets
[03/12 15:07:14     46s] 1280  -	2559	: 0 (0.0%) nets
[03/12 15:07:14     46s] 2560  -	5119	: 0 (0.0%) nets
[03/12 15:07:14     46s] 5120+		: 0 (0.0%) nets
[03/12 15:07:14     46s] no activity file in design. spp won't run.
[03/12 15:07:14     46s] Options: clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/12 15:07:14     46s] Scan chains were not defined.
[03/12 15:07:14     46s] Processing tracks to init pin-track alignment.
[03/12 15:07:14     46s] z: 2, totalTracks: 1
[03/12 15:07:14     46s] z: 4, totalTracks: 1
[03/12 15:07:14     46s] z: 6, totalTracks: 1
[03/12 15:07:14     46s] z: 8, totalTracks: 1
[03/12 15:07:14     47s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:07:14     47s] All LLGs are deleted
[03/12 15:07:14     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:14     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:14     47s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1603.2M, EPOCH TIME: 1741813634.077785
[03/12 15:07:14     47s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1603.2M, EPOCH TIME: 1741813634.077861
[03/12 15:07:14     47s] # Building polynomial_top llgBox search-tree.
[03/12 15:07:14     47s] #std cell=426 (0 fixed + 426 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[03/12 15:07:14     47s] #ioInst=42 #net=567 #term=1528 #term/net=2.69, #fixedIo=42, #floatIo=0, #fixedPin=34, #floatPin=0
[03/12 15:07:14     47s] stdCell: 426 single + 0 double + 0 multi
[03/12 15:07:14     47s] Total standard cell length = 0.6188 (mm), area = 0.0011 (mm^2)
[03/12 15:07:14     47s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1603.2M, EPOCH TIME: 1741813634.078014
[03/12 15:07:14     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:14     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:14     47s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1603.2M, EPOCH TIME: 1741813634.078663
[03/12 15:07:14     47s] Max number of tech site patterns supported in site array is 256.
[03/12 15:07:14     47s] Core basic site is CoreSite
[03/12 15:07:14     47s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1603.2M, EPOCH TIME: 1741813634.089380
[03/12 15:07:14     47s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Create thread pool 0x7f617e8149b8.
[03/12 15:07:14     47s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[03/12 15:07:14     47s] After signature check, allow fast init is false, keep pre-filter is false.
[03/12 15:07:14     47s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/12 15:07:14     47s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.002, REAL:0.001, MEM:1731.2M, EPOCH TIME: 1741813634.090804
[03/12 15:07:14     47s] for llg polynomial_top, rowPatternHgt is 8840, rowPatternNrRow is 2
[03/12 15:07:14     47s] Use non-trimmed site array because memory saving is not enough.
[03/12 15:07:14     47s] SiteArray: non-trimmed site array dimensions = 119 x 4000
[03/12 15:07:14     47s] SiteArray: use 2,437,120 bytes
[03/12 15:07:14     47s] SiteArray: current memory after site array memory allocation 1733.6M
[03/12 15:07:14     47s] SiteArray: FP blocked sites are writable
[03/12 15:07:14     47s] Estimated cell power/ground rail width = 0.160 um
[03/12 15:07:14     47s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:07:14     47s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1733.6M, EPOCH TIME: 1741813634.093428
[03/12 15:07:14     47s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1733.6M, EPOCH TIME: 1741813634.093542
[03/12 15:07:14     47s] SiteArray: number of non floorplan blocked sites for llg default is 468000
[03/12 15:07:14     47s] Atter site array init, number of instance map data is 0.
[03/12 15:07:14     47s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:1733.6M, EPOCH TIME: 1741813634.096345
[03/12 15:07:14     47s] 
[03/12 15:07:14     47s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:07:14     47s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:1733.6M, EPOCH TIME: 1741813634.097160
[03/12 15:07:14     47s] 
[03/12 15:07:14     47s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:07:14     47s] Average module density = 0.007.
[03/12 15:07:14     47s] Density for the design = 0.007.
[03/12 15:07:14     47s]        = stdcell_area 3094 sites (1058 um^2) / alloc_area 468000 sites (160056 um^2).
[03/12 15:07:14     47s] Pin Density = 0.003210.
[03/12 15:07:14     47s]             = total # of pins 1528 / total area 476000.
[03/12 15:07:14     47s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1733.6M, EPOCH TIME: 1741813634.099535
[03/12 15:07:14     47s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.002, REAL:0.002, MEM:1733.6M, EPOCH TIME: 1741813634.101276
[03/12 15:07:14     47s] OPERPROF: Starting pre-place ADS at level 1, MEM:1733.6M, EPOCH TIME: 1741813634.101661
[03/12 15:07:14     47s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1733.6M, EPOCH TIME: 1741813634.105628
[03/12 15:07:14     47s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1733.6M, EPOCH TIME: 1741813634.105649
[03/12 15:07:14     47s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1733.6M, EPOCH TIME: 1741813634.105701
[03/12 15:07:14     47s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1733.6M, EPOCH TIME: 1741813634.105712
[03/12 15:07:14     47s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1733.6M, EPOCH TIME: 1741813634.105721
[03/12 15:07:14     47s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1733.6M, EPOCH TIME: 1741813634.105814
[03/12 15:07:14     47s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1733.6M, EPOCH TIME: 1741813634.105824
[03/12 15:07:14     47s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1733.6M, EPOCH TIME: 1741813634.105909
[03/12 15:07:14     47s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1733.6M, EPOCH TIME: 1741813634.105919
[03/12 15:07:14     47s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1733.6M, EPOCH TIME: 1741813634.106044
[03/12 15:07:14     47s] ADSU 0.007 -> 0.007. site 468000.000 -> 468000.000. GS 13.680
[03/12 15:07:14     47s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.007, REAL:0.007, MEM:1733.6M, EPOCH TIME: 1741813634.108793
[03/12 15:07:14     47s] OPERPROF: Starting spMPad at level 1, MEM:1733.6M, EPOCH TIME: 1741813634.108835
[03/12 15:07:14     47s] OPERPROF:   Starting spContextMPad at level 2, MEM:1733.6M, EPOCH TIME: 1741813634.108852
[03/12 15:07:14     47s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1733.6M, EPOCH TIME: 1741813634.108861
[03/12 15:07:14     47s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1733.6M, EPOCH TIME: 1741813634.108871
[03/12 15:07:14     47s] Initial padding reaches pin density 0.458 for top
[03/12 15:07:14     47s] InitPadU 0.007 -> 0.008 for top
[03/12 15:07:14     47s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1733.6M, EPOCH TIME: 1741813634.115055
[03/12 15:07:14     47s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.002, REAL:0.002, MEM:1733.6M, EPOCH TIME: 1741813634.117537
[03/12 15:07:14     47s] === lastAutoLevel = 9 
[03/12 15:07:14     47s] OPERPROF: Starting spInitNetWt at level 1, MEM:1733.6M, EPOCH TIME: 1741813634.118529
[03/12 15:07:14     47s] no activity file in design. spp won't run.
[03/12 15:07:14     47s] [spp] 0
[03/12 15:07:14     47s] [adp] 0:1:1:3
[03/12 15:07:14     47s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:1733.6M, EPOCH TIME: 1741813634.118601
[03/12 15:07:14     47s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[03/12 15:07:14     47s] OPERPROF: Starting npMain at level 1, MEM:1733.6M, EPOCH TIME: 1741813634.118680
[03/12 15:07:15     47s] OPERPROF:   Starting npPlace at level 2, MEM:1749.6M, EPOCH TIME: 1741813635.120681
[03/12 15:07:15     47s] Iteration  1: Total net bbox = 1.376e+04 (9.12e+03 4.63e+03)
[03/12 15:07:15     47s]               Est.  stn bbox = 1.517e+04 (1.03e+04 4.91e+03)
[03/12 15:07:15     47s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1753.6M
[03/12 15:07:15     47s] Iteration  2: Total net bbox = 1.376e+04 (9.12e+03 4.63e+03)
[03/12 15:07:15     47s]               Est.  stn bbox = 1.517e+04 (1.03e+04 4.91e+03)
[03/12 15:07:15     47s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1753.6M
[03/12 15:07:15     47s] exp_mt_sequential is set from setPlaceMode option to 1
[03/12 15:07:15     47s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[03/12 15:07:15     47s] place_exp_mt_interval set to default 32
[03/12 15:07:15     47s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/12 15:07:15     47s] Iteration  3: Total net bbox = 1.559e+04 (9.59e+03 6.00e+03)
[03/12 15:07:15     47s]               Est.  stn bbox = 1.814e+04 (1.15e+04 6.68e+03)
[03/12 15:07:15     47s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1771.0M
[03/12 15:07:15     47s] Iteration  4: Total net bbox = 1.559e+04 (9.55e+03 6.04e+03)
[03/12 15:07:15     47s]               Est.  stn bbox = 1.816e+04 (1.14e+04 6.74e+03)
[03/12 15:07:15     47s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1772.0M
[03/12 15:07:15     47s] Iteration  5: Total net bbox = 1.508e+04 (9.01e+03 6.06e+03)
[03/12 15:07:15     47s]               Est.  stn bbox = 1.762e+04 (1.09e+04 6.76e+03)
[03/12 15:07:15     47s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1772.0M
[03/12 15:07:15     47s] OPERPROF:   Finished npPlace at level 2, CPU:0.079, REAL:0.081, MEM:1772.0M, EPOCH TIME: 1741813635.201389
[03/12 15:07:15     47s] OPERPROF: Finished npMain at level 1, CPU:0.083, REAL:1.083, MEM:1772.0M, EPOCH TIME: 1741813635.202006
[03/12 15:07:15     47s] OPERPROF: Starting npMain at level 1, MEM:1772.0M, EPOCH TIME: 1741813635.207474
[03/12 15:07:15     47s] OPERPROF:   Starting npPlace at level 2, MEM:1772.0M, EPOCH TIME: 1741813635.208793
[03/12 15:07:15     47s] Iteration  6: Total net bbox = 1.387e+04 (8.21e+03 5.66e+03)
[03/12 15:07:15     47s]               Est.  stn bbox = 1.617e+04 (9.92e+03 6.25e+03)
[03/12 15:07:15     47s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1789.0M
[03/12 15:07:15     47s] OPERPROF:   Finished npPlace at level 2, CPU:0.052, REAL:0.054, MEM:1789.0M, EPOCH TIME: 1741813635.262504
[03/12 15:07:15     47s] OPERPROF: Finished npMain at level 1, CPU:0.054, REAL:0.056, MEM:1789.0M, EPOCH TIME: 1741813635.263289
[03/12 15:07:15     47s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1789.0M, EPOCH TIME: 1741813635.263373
[03/12 15:07:15     47s] Starting Early Global Route rough congestion estimation: mem = 1789.0M
[03/12 15:07:15     47s] (I)      ==================== Layers =====================
[03/12 15:07:15     47s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:07:15     47s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/12 15:07:15     47s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:07:15     47s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:07:15     47s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/12 15:07:15     47s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[03/12 15:07:15     47s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[03/12 15:07:15     47s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[03/12 15:07:15     47s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[03/12 15:07:15     47s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[03/12 15:07:15     47s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[03/12 15:07:15     47s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[03/12 15:07:15     47s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[03/12 15:07:15     47s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[03/12 15:07:15     47s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[03/12 15:07:15     47s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[03/12 15:07:15     47s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[03/12 15:07:15     47s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[03/12 15:07:15     47s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:07:15     47s] (I)      Started Import and model ( Curr Mem: 1788.98 MB )
[03/12 15:07:15     47s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:07:15     47s] (I)      == Non-default Options ==
[03/12 15:07:15     47s] (I)      Print mode                                         : 2
[03/12 15:07:15     47s] (I)      Stop if highly congested                           : false
[03/12 15:07:15     47s] (I)      Maximum routing layer                              : 11
[03/12 15:07:15     47s] (I)      Assign partition pins                              : false
[03/12 15:07:15     47s] (I)      Support large GCell                                : true
[03/12 15:07:15     47s] (I)      Number of threads                                  : 1
[03/12 15:07:15     47s] (I)      Number of rows per GCell                           : 17
[03/12 15:07:15     47s] (I)      Max num rows per GCell                             : 32
[03/12 15:07:15     47s] (I)      Method to set GCell size                           : row
[03/12 15:07:15     47s] (I)      Counted 956 PG shapes. We will not process PG shapes layer by layer.
[03/12 15:07:15     47s] (I)      Use row-based GCell size
[03/12 15:07:15     47s] (I)      Use row-based GCell align
[03/12 15:07:15     47s] (I)      layer 0 area = 80000
[03/12 15:07:15     47s] (I)      layer 1 area = 80000
[03/12 15:07:15     47s] (I)      layer 2 area = 80000
[03/12 15:07:15     47s] (I)      layer 3 area = 80000
[03/12 15:07:15     47s] (I)      layer 4 area = 80000
[03/12 15:07:15     47s] (I)      layer 5 area = 80000
[03/12 15:07:15     47s] (I)      layer 6 area = 80000
[03/12 15:07:15     47s] (I)      layer 7 area = 80000
[03/12 15:07:15     47s] (I)      layer 8 area = 80000
[03/12 15:07:15     47s] (I)      layer 9 area = 400000
[03/12 15:07:15     47s] (I)      layer 10 area = 400000
[03/12 15:07:15     47s] (I)      GCell unit size   : 3420
[03/12 15:07:15     47s] (I)      GCell multiplier  : 17
[03/12 15:07:15     47s] (I)      GCell row height  : 3420
[03/12 15:07:15     47s] (I)      Actual row height : 3420
[03/12 15:07:15     47s] (I)      GCell align ref   : 520000 520600
[03/12 15:07:15     47s] [NR-eGR] Track table information for default rule: 
[03/12 15:07:15     47s] [NR-eGR] Metal1 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal2 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal3 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal4 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal5 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal6 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal7 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal8 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal9 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal10 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal11 has single uniform track structure
[03/12 15:07:15     47s] (I)      ==================== Default via =====================
[03/12 15:07:15     47s] (I)      +----+------------------+----------------------------+
[03/12 15:07:15     47s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[03/12 15:07:15     47s] (I)      +----+------------------+----------------------------+
[03/12 15:07:15     47s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[03/12 15:07:15     47s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[03/12 15:07:15     47s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[03/12 15:07:15     47s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[03/12 15:07:15     47s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[03/12 15:07:15     47s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[03/12 15:07:15     47s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[03/12 15:07:15     47s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[03/12 15:07:15     47s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[03/12 15:07:15     47s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[03/12 15:07:15     47s] (I)      +----+------------------+----------------------------+
[03/12 15:07:15     47s] [NR-eGR] Read 424 PG shapes
[03/12 15:07:15     47s] [NR-eGR] Read 0 clock shapes
[03/12 15:07:15     47s] [NR-eGR] Read 0 other shapes
[03/12 15:07:15     47s] [NR-eGR] #Routing Blockages  : 0
[03/12 15:07:15     47s] [NR-eGR] #Instance Blockages : 1324
[03/12 15:07:15     47s] [NR-eGR] #PG Blockages       : 424
[03/12 15:07:15     47s] [NR-eGR] #Halo Blockages     : 0
[03/12 15:07:15     47s] [NR-eGR] #Boundary Blockages : 0
[03/12 15:07:15     47s] [NR-eGR] #Clock Blockages    : 0
[03/12 15:07:15     47s] [NR-eGR] #Other Blockages    : 0
[03/12 15:07:15     47s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/12 15:07:15     47s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/12 15:07:15     47s] [NR-eGR] Read 567 nets ( ignored 0 )
[03/12 15:07:15     47s] (I)      early_global_route_priority property id does not exist.
[03/12 15:07:15     47s] (I)      Read Num Blocks=1748  Num Prerouted Wires=0  Num CS=0
[03/12 15:07:15     47s] (I)      Layer 1 (V) : #blockages 454 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 2 (H) : #blockages 84 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 3 (V) : #blockages 882 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 4 (H) : #blockages 42 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 5 (V) : #blockages 42 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 6 (H) : #blockages 42 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 7 (V) : #blockages 42 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 9 (V) : #blockages 42 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 10 (H) : #blockages 76 : #preroutes 0
[03/12 15:07:15     47s] (I)      Number of ignored nets                =      0
[03/12 15:07:15     47s] (I)      Number of connected nets              =      0
[03/12 15:07:15     47s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Number of clock nets                  =      0.  Ignored: No
[03/12 15:07:15     47s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/12 15:07:15     47s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Ndr track 0 does not exist
[03/12 15:07:15     47s] (I)      ---------------------Grid Graph Info--------------------
[03/12 15:07:15     47s] (I)      Routing area        : (0, 0) - (2640000, 1560000)
[03/12 15:07:15     47s] (I)      Core area           : (520000, 520600) - (2120000, 1036740)
[03/12 15:07:15     47s] (I)      Site width          :   400  (dbu)
[03/12 15:07:15     47s] (I)      Row height          :  3420  (dbu)
[03/12 15:07:15     47s] (I)      GCell row height    :  3420  (dbu)
[03/12 15:07:15     47s] (I)      GCell width         : 58140  (dbu)
[03/12 15:07:15     47s] (I)      GCell height        : 58140  (dbu)
[03/12 15:07:15     47s] (I)      Grid                :    46    27    11
[03/12 15:07:15     47s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/12 15:07:15     47s] (I)      Vertical capacity   :     0 58140     0 58140     0 58140     0 58140     0 58140     0
[03/12 15:07:15     47s] (I)      Horizontal capacity :     0     0 58140     0 58140     0 58140     0 58140     0 58140
[03/12 15:07:15     47s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/12 15:07:15     47s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/12 15:07:15     47s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/12 15:07:15     47s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/12 15:07:15     47s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1140
[03/12 15:07:15     47s] (I)      Num tracks per GCell: 242.25 145.35 153.00 145.35 153.00 145.35 153.00 145.35 153.00 58.14 61.20
[03/12 15:07:15     47s] (I)      Total num of tracks :  4105  6600  4105  6600  4105  6600  4105  6600  4105  2639  1641
[03/12 15:07:15     47s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[03/12 15:07:15     47s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[03/12 15:07:15     47s] (I)      --------------------------------------------------------
[03/12 15:07:15     47s] 
[03/12 15:07:15     47s] [NR-eGR] ============ Routing rule table ============
[03/12 15:07:15     47s] [NR-eGR] Rule id: 0  Nets: 533
[03/12 15:07:15     47s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/12 15:07:15     47s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[03/12 15:07:15     47s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[03/12 15:07:15     47s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:07:15     47s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:07:15     47s] [NR-eGR] ========================================
[03/12 15:07:15     47s] [NR-eGR] 
[03/12 15:07:15     47s] (I)      =============== Blocked Tracks ===============
[03/12 15:07:15     47s] (I)      +-------+---------+----------+---------------+
[03/12 15:07:15     47s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/12 15:07:15     47s] (I)      +-------+---------+----------+---------------+
[03/12 15:07:15     47s] (I)      |     1 |       0 |        0 |         0.00% |
[03/12 15:07:15     47s] (I)      |     2 |  178200 |   142995 |        80.24% |
[03/12 15:07:15     47s] (I)      |     3 |  188830 |   144646 |        76.60% |
[03/12 15:07:15     47s] (I)      |     4 |  178200 |   140418 |        78.80% |
[03/12 15:07:15     47s] (I)      |     5 |  188830 |   144646 |        76.60% |
[03/12 15:07:15     47s] (I)      |     6 |  178200 |   140418 |        78.80% |
[03/12 15:07:15     47s] (I)      |     7 |  188830 |   144646 |        76.60% |
[03/12 15:07:15     47s] (I)      |     8 |  178200 |   140418 |        78.80% |
[03/12 15:07:15     47s] (I)      |     9 |  188830 |   144646 |        76.60% |
[03/12 15:07:15     47s] (I)      |    10 |   71253 |    56142 |        78.79% |
[03/12 15:07:15     47s] (I)      |    11 |   75486 |    57846 |        76.63% |
[03/12 15:07:15     47s] (I)      +-------+---------+----------+---------------+
[03/12 15:07:15     47s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1788.98 MB )
[03/12 15:07:15     47s] (I)      Reset routing kernel
[03/12 15:07:15     47s] (I)      numLocalWires=1373  numGlobalNetBranches=191  numLocalNetBranches=496
[03/12 15:07:15     47s] (I)      totalPins=1460  totalGlobalPin=417 (28.56%)
[03/12 15:07:15     47s] (I)      total 2D Cap : 402170 = (210670 H, 191500 V)
[03/12 15:07:15     47s] (I)      
[03/12 15:07:15     47s] (I)      ============  Phase 1a Route ============
[03/12 15:07:15     47s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/12 15:07:15     47s] (I)      Usage: 491 = (294 H, 197 V) = (0.14% H, 0.10% V) = (8.547e+03um H, 5.727e+03um V)
[03/12 15:07:15     47s] (I)      
[03/12 15:07:15     47s] (I)      ============  Phase 1b Route ============
[03/12 15:07:15     47s] (I)      Usage: 491 = (294 H, 197 V) = (0.14% H, 0.10% V) = (8.547e+03um H, 5.727e+03um V)
[03/12 15:07:15     47s] (I)      eGR overflow: 0.00% H + 0.00% V
[03/12 15:07:15     47s] 
[03/12 15:07:15     47s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/12 15:07:15     47s] Finished Early Global Route rough congestion estimation: mem = 1789.0M
[03/12 15:07:15     47s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.011, REAL:0.011, MEM:1789.0M, EPOCH TIME: 1741813635.273910
[03/12 15:07:15     47s] earlyGlobalRoute rough estimation gcell size 17 row height
[03/12 15:07:15     47s] OPERPROF: Starting CDPad at level 1, MEM:1789.0M, EPOCH TIME: 1741813635.273934
[03/12 15:07:15     47s] CDPadU 0.009 -> 0.008. R=0.007, N=426, GS=29.070
[03/12 15:07:15     47s] OPERPROF: Finished CDPad at level 1, CPU:0.008, REAL:0.008, MEM:1789.0M, EPOCH TIME: 1741813635.282160
[03/12 15:07:15     47s] OPERPROF: Starting npMain at level 1, MEM:1789.0M, EPOCH TIME: 1741813635.282235
[03/12 15:07:15     47s] OPERPROF:   Starting npPlace at level 2, MEM:1789.0M, EPOCH TIME: 1741813635.283453
[03/12 15:07:15     47s] OPERPROF:   Finished npPlace at level 2, CPU:0.011, REAL:0.011, MEM:1790.4M, EPOCH TIME: 1741813635.294073
[03/12 15:07:15     47s] OPERPROF: Finished npMain at level 1, CPU:0.012, REAL:0.013, MEM:1790.4M, EPOCH TIME: 1741813635.294749
[03/12 15:07:15     47s] Global placement CDP skipped at cutLevel 7.
[03/12 15:07:15     47s] Iteration  7: Total net bbox = 1.408e+04 (8.45e+03 5.63e+03)
[03/12 15:07:15     47s]               Est.  stn bbox = 1.638e+04 (1.02e+04 6.22e+03)
[03/12 15:07:15     47s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1790.4M
[03/12 15:07:15     47s] Iteration  8: Total net bbox = 1.408e+04 (8.45e+03 5.63e+03)
[03/12 15:07:15     47s]               Est.  stn bbox = 1.638e+04 (1.02e+04 6.22e+03)
[03/12 15:07:15     47s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1790.4M
[03/12 15:07:15     47s] OPERPROF: Starting npMain at level 1, MEM:1790.4M, EPOCH TIME: 1741813635.297741
[03/12 15:07:15     47s] OPERPROF:   Starting npPlace at level 2, MEM:1790.4M, EPOCH TIME: 1741813635.298671
[03/12 15:07:15     47s] OPERPROF:   Finished npPlace at level 2, CPU:0.079, REAL:0.081, MEM:1790.4M, EPOCH TIME: 1741813635.379900
[03/12 15:07:15     47s] OPERPROF: Finished npMain at level 1, CPU:0.081, REAL:0.083, MEM:1790.4M, EPOCH TIME: 1741813635.380602
[03/12 15:07:15     47s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1790.4M, EPOCH TIME: 1741813635.380675
[03/12 15:07:15     47s] Starting Early Global Route rough congestion estimation: mem = 1790.4M
[03/12 15:07:15     47s] (I)      ==================== Layers =====================
[03/12 15:07:15     47s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:07:15     47s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/12 15:07:15     47s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:07:15     47s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:07:15     47s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/12 15:07:15     47s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[03/12 15:07:15     47s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[03/12 15:07:15     47s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[03/12 15:07:15     47s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[03/12 15:07:15     47s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[03/12 15:07:15     47s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[03/12 15:07:15     47s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[03/12 15:07:15     47s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[03/12 15:07:15     47s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[03/12 15:07:15     47s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[03/12 15:07:15     47s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[03/12 15:07:15     47s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[03/12 15:07:15     47s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[03/12 15:07:15     47s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:07:15     47s] (I)      Started Import and model ( Curr Mem: 1790.39 MB )
[03/12 15:07:15     47s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:07:15     47s] (I)      == Non-default Options ==
[03/12 15:07:15     47s] (I)      Print mode                                         : 2
[03/12 15:07:15     47s] (I)      Stop if highly congested                           : false
[03/12 15:07:15     47s] (I)      Maximum routing layer                              : 11
[03/12 15:07:15     47s] (I)      Assign partition pins                              : false
[03/12 15:07:15     47s] (I)      Support large GCell                                : true
[03/12 15:07:15     47s] (I)      Number of threads                                  : 1
[03/12 15:07:15     47s] (I)      Number of rows per GCell                           : 9
[03/12 15:07:15     47s] (I)      Max num rows per GCell                             : 32
[03/12 15:07:15     47s] (I)      Method to set GCell size                           : row
[03/12 15:07:15     47s] (I)      Counted 956 PG shapes. We will not process PG shapes layer by layer.
[03/12 15:07:15     47s] (I)      Use row-based GCell size
[03/12 15:07:15     47s] (I)      Use row-based GCell align
[03/12 15:07:15     47s] (I)      layer 0 area = 80000
[03/12 15:07:15     47s] (I)      layer 1 area = 80000
[03/12 15:07:15     47s] (I)      layer 2 area = 80000
[03/12 15:07:15     47s] (I)      layer 3 area = 80000
[03/12 15:07:15     47s] (I)      layer 4 area = 80000
[03/12 15:07:15     47s] (I)      layer 5 area = 80000
[03/12 15:07:15     47s] (I)      layer 6 area = 80000
[03/12 15:07:15     47s] (I)      layer 7 area = 80000
[03/12 15:07:15     47s] (I)      layer 8 area = 80000
[03/12 15:07:15     47s] (I)      layer 9 area = 400000
[03/12 15:07:15     47s] (I)      layer 10 area = 400000
[03/12 15:07:15     47s] (I)      GCell unit size   : 3420
[03/12 15:07:15     47s] (I)      GCell multiplier  : 9
[03/12 15:07:15     47s] (I)      GCell row height  : 3420
[03/12 15:07:15     47s] (I)      Actual row height : 3420
[03/12 15:07:15     47s] (I)      GCell align ref   : 520000 520600
[03/12 15:07:15     47s] [NR-eGR] Track table information for default rule: 
[03/12 15:07:15     47s] [NR-eGR] Metal1 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal2 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal3 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal4 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal5 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal6 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal7 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal8 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal9 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal10 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal11 has single uniform track structure
[03/12 15:07:15     47s] (I)      ==================== Default via =====================
[03/12 15:07:15     47s] (I)      +----+------------------+----------------------------+
[03/12 15:07:15     47s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[03/12 15:07:15     47s] (I)      +----+------------------+----------------------------+
[03/12 15:07:15     47s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[03/12 15:07:15     47s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[03/12 15:07:15     47s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[03/12 15:07:15     47s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[03/12 15:07:15     47s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[03/12 15:07:15     47s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[03/12 15:07:15     47s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[03/12 15:07:15     47s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[03/12 15:07:15     47s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[03/12 15:07:15     47s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[03/12 15:07:15     47s] (I)      +----+------------------+----------------------------+
[03/12 15:07:15     47s] [NR-eGR] Read 424 PG shapes
[03/12 15:07:15     47s] [NR-eGR] Read 0 clock shapes
[03/12 15:07:15     47s] [NR-eGR] Read 0 other shapes
[03/12 15:07:15     47s] [NR-eGR] #Routing Blockages  : 0
[03/12 15:07:15     47s] [NR-eGR] #Instance Blockages : 1324
[03/12 15:07:15     47s] [NR-eGR] #PG Blockages       : 424
[03/12 15:07:15     47s] [NR-eGR] #Halo Blockages     : 0
[03/12 15:07:15     47s] [NR-eGR] #Boundary Blockages : 0
[03/12 15:07:15     47s] [NR-eGR] #Clock Blockages    : 0
[03/12 15:07:15     47s] [NR-eGR] #Other Blockages    : 0
[03/12 15:07:15     47s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/12 15:07:15     47s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/12 15:07:15     47s] [NR-eGR] Read 567 nets ( ignored 0 )
[03/12 15:07:15     47s] (I)      early_global_route_priority property id does not exist.
[03/12 15:07:15     47s] (I)      Read Num Blocks=1748  Num Prerouted Wires=0  Num CS=0
[03/12 15:07:15     47s] (I)      Layer 1 (V) : #blockages 454 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 2 (H) : #blockages 84 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 3 (V) : #blockages 882 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 4 (H) : #blockages 42 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 5 (V) : #blockages 42 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 6 (H) : #blockages 42 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 7 (V) : #blockages 42 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 9 (V) : #blockages 42 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 10 (H) : #blockages 76 : #preroutes 0
[03/12 15:07:15     47s] (I)      Number of ignored nets                =      0
[03/12 15:07:15     47s] (I)      Number of connected nets              =      0
[03/12 15:07:15     47s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Number of clock nets                  =      0.  Ignored: No
[03/12 15:07:15     47s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/12 15:07:15     47s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Ndr track 0 does not exist
[03/12 15:07:15     47s] (I)      ---------------------Grid Graph Info--------------------
[03/12 15:07:15     47s] (I)      Routing area        : (0, 0) - (2640000, 1560000)
[03/12 15:07:15     47s] (I)      Core area           : (520000, 520600) - (2120000, 1036740)
[03/12 15:07:15     47s] (I)      Site width          :   400  (dbu)
[03/12 15:07:15     47s] (I)      Row height          :  3420  (dbu)
[03/12 15:07:15     47s] (I)      GCell row height    :  3420  (dbu)
[03/12 15:07:15     47s] (I)      GCell width         : 30780  (dbu)
[03/12 15:07:15     47s] (I)      GCell height        : 30780  (dbu)
[03/12 15:07:15     47s] (I)      Grid                :    86    51    11
[03/12 15:07:15     47s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/12 15:07:15     47s] (I)      Vertical capacity   :     0 30780     0 30780     0 30780     0 30780     0 30780     0
[03/12 15:07:15     47s] (I)      Horizontal capacity :     0     0 30780     0 30780     0 30780     0 30780     0 30780
[03/12 15:07:15     47s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/12 15:07:15     47s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/12 15:07:15     47s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/12 15:07:15     47s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/12 15:07:15     47s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1140
[03/12 15:07:15     47s] (I)      Num tracks per GCell: 128.25 76.95 81.00 76.95 81.00 76.95 81.00 76.95 81.00 30.78 32.40
[03/12 15:07:15     47s] (I)      Total num of tracks :  4105  6600  4105  6600  4105  6600  4105  6600  4105  2639  1641
[03/12 15:07:15     47s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[03/12 15:07:15     47s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[03/12 15:07:15     47s] (I)      --------------------------------------------------------
[03/12 15:07:15     47s] 
[03/12 15:07:15     47s] [NR-eGR] ============ Routing rule table ============
[03/12 15:07:15     47s] [NR-eGR] Rule id: 0  Nets: 533
[03/12 15:07:15     47s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/12 15:07:15     47s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[03/12 15:07:15     47s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[03/12 15:07:15     47s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:07:15     47s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:07:15     47s] [NR-eGR] ========================================
[03/12 15:07:15     47s] [NR-eGR] 
[03/12 15:07:15     47s] (I)      =============== Blocked Tracks ===============
[03/12 15:07:15     47s] (I)      +-------+---------+----------+---------------+
[03/12 15:07:15     47s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/12 15:07:15     47s] (I)      +-------+---------+----------+---------------+
[03/12 15:07:15     47s] (I)      |     1 |       0 |        0 |         0.00% |
[03/12 15:07:15     47s] (I)      |     2 |  336600 |   262297 |        77.93% |
[03/12 15:07:15     47s] (I)      |     3 |  353030 |   267818 |        75.86% |
[03/12 15:07:15     47s] (I)      |     4 |  336600 |   256838 |        76.30% |
[03/12 15:07:15     47s] (I)      |     5 |  353030 |   267818 |        75.86% |
[03/12 15:07:15     47s] (I)      |     6 |  336600 |   256838 |        76.30% |
[03/12 15:07:15     47s] (I)      |     7 |  353030 |   267818 |        75.86% |
[03/12 15:07:15     47s] (I)      |     8 |  336600 |   256838 |        76.30% |
[03/12 15:07:15     47s] (I)      |     9 |  353030 |   267818 |        75.86% |
[03/12 15:07:15     47s] (I)      |    10 |  134589 |   104367 |        77.54% |
[03/12 15:07:15     47s] (I)      |    11 |  141126 |   107106 |        75.89% |
[03/12 15:07:15     47s] (I)      +-------+---------+----------+---------------+
[03/12 15:07:15     47s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1790.39 MB )
[03/12 15:07:15     47s] (I)      Reset routing kernel
[03/12 15:07:15     47s] (I)      numLocalWires=1290  numGlobalNetBranches=232  numLocalNetBranches=414
[03/12 15:07:15     47s] (I)      totalPins=1460  totalGlobalPin=498 (34.11%)
[03/12 15:07:15     47s] (I)      total 2D Cap : 744205 = (382107 H, 362098 V)
[03/12 15:07:15     47s] (I)      
[03/12 15:07:15     47s] (I)      ============  Phase 1a Route ============
[03/12 15:07:15     47s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/12 15:07:15     47s] (I)      Usage: 884 = (546 H, 338 V) = (0.14% H, 0.09% V) = (8.403e+03um H, 5.202e+03um V)
[03/12 15:07:15     47s] (I)      
[03/12 15:07:15     47s] (I)      ============  Phase 1b Route ============
[03/12 15:07:15     47s] (I)      Usage: 884 = (546 H, 338 V) = (0.14% H, 0.09% V) = (8.403e+03um H, 5.202e+03um V)
[03/12 15:07:15     47s] (I)      eGR overflow: 0.00% H + 0.00% V
[03/12 15:07:15     47s] 
[03/12 15:07:15     47s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/12 15:07:15     47s] Finished Early Global Route rough congestion estimation: mem = 1790.4M
[03/12 15:07:15     47s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.012, REAL:0.012, MEM:1790.4M, EPOCH TIME: 1741813635.392184
[03/12 15:07:15     47s] earlyGlobalRoute rough estimation gcell size 9 row height
[03/12 15:07:15     47s] OPERPROF: Starting CDPad at level 1, MEM:1790.4M, EPOCH TIME: 1741813635.392201
[03/12 15:07:15     47s] CDPadU 0.008 -> 0.007. R=0.007, N=426, GS=15.390
[03/12 15:07:15     47s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.010, MEM:1790.4M, EPOCH TIME: 1741813635.401806
[03/12 15:07:15     47s] OPERPROF: Starting npMain at level 1, MEM:1790.4M, EPOCH TIME: 1741813635.401898
[03/12 15:07:15     47s] OPERPROF:   Starting npPlace at level 2, MEM:1790.4M, EPOCH TIME: 1741813635.402885
[03/12 15:07:15     47s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.010, MEM:1791.4M, EPOCH TIME: 1741813635.413257
[03/12 15:07:15     47s] OPERPROF: Finished npMain at level 1, CPU:0.012, REAL:0.012, MEM:1791.4M, EPOCH TIME: 1741813635.413940
[03/12 15:07:15     47s] Global placement CDP skipped at cutLevel 9.
[03/12 15:07:15     47s] Iteration  9: Total net bbox = 1.275e+04 (7.93e+03 4.82e+03)
[03/12 15:07:15     47s]               Est.  stn bbox = 1.469e+04 (9.53e+03 5.16e+03)
[03/12 15:07:15     47s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1791.4M
[03/12 15:07:15     47s] Iteration 10: Total net bbox = 1.275e+04 (7.93e+03 4.82e+03)
[03/12 15:07:15     47s]               Est.  stn bbox = 1.469e+04 (9.53e+03 5.16e+03)
[03/12 15:07:15     47s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1791.4M
[03/12 15:07:15     47s] OPERPROF: Starting npMain at level 1, MEM:1791.4M, EPOCH TIME: 1741813635.417251
[03/12 15:07:15     47s] OPERPROF:   Starting npPlace at level 2, MEM:1791.4M, EPOCH TIME: 1741813635.418145
[03/12 15:07:15     47s] OPERPROF:   Finished npPlace at level 2, CPU:0.080, REAL:0.082, MEM:1793.8M, EPOCH TIME: 1741813635.499899
[03/12 15:07:15     47s] OPERPROF: Finished npMain at level 1, CPU:0.082, REAL:0.084, MEM:1793.8M, EPOCH TIME: 1741813635.500967
[03/12 15:07:15     47s] Legalizing MH Cells... 0 / 0 (level 6)
[03/12 15:07:15     47s] No instances found in the vector
[03/12 15:07:15     47s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1793.8M, DRC: 0)
[03/12 15:07:15     47s] 0 (out of 0) MH cells were successfully legalized.
[03/12 15:07:15     47s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1793.8M, EPOCH TIME: 1741813635.501164
[03/12 15:07:15     47s] Starting Early Global Route rough congestion estimation: mem = 1793.8M
[03/12 15:07:15     47s] (I)      ==================== Layers =====================
[03/12 15:07:15     47s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:07:15     47s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/12 15:07:15     47s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:07:15     47s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:07:15     47s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/12 15:07:15     47s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[03/12 15:07:15     47s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[03/12 15:07:15     47s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[03/12 15:07:15     47s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[03/12 15:07:15     47s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[03/12 15:07:15     47s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[03/12 15:07:15     47s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[03/12 15:07:15     47s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[03/12 15:07:15     47s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[03/12 15:07:15     47s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[03/12 15:07:15     47s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[03/12 15:07:15     47s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[03/12 15:07:15     47s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[03/12 15:07:15     47s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:07:15     47s] (I)      Started Import and model ( Curr Mem: 1793.81 MB )
[03/12 15:07:15     47s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:07:15     47s] (I)      == Non-default Options ==
[03/12 15:07:15     47s] (I)      Print mode                                         : 2
[03/12 15:07:15     47s] (I)      Stop if highly congested                           : false
[03/12 15:07:15     47s] (I)      Maximum routing layer                              : 11
[03/12 15:07:15     47s] (I)      Assign partition pins                              : false
[03/12 15:07:15     47s] (I)      Support large GCell                                : true
[03/12 15:07:15     47s] (I)      Number of threads                                  : 1
[03/12 15:07:15     47s] (I)      Number of rows per GCell                           : 5
[03/12 15:07:15     47s] (I)      Max num rows per GCell                             : 32
[03/12 15:07:15     47s] (I)      Method to set GCell size                           : row
[03/12 15:07:15     47s] (I)      Counted 956 PG shapes. We will not process PG shapes layer by layer.
[03/12 15:07:15     47s] (I)      Use row-based GCell size
[03/12 15:07:15     47s] (I)      Use row-based GCell align
[03/12 15:07:15     47s] (I)      layer 0 area = 80000
[03/12 15:07:15     47s] (I)      layer 1 area = 80000
[03/12 15:07:15     47s] (I)      layer 2 area = 80000
[03/12 15:07:15     47s] (I)      layer 3 area = 80000
[03/12 15:07:15     47s] (I)      layer 4 area = 80000
[03/12 15:07:15     47s] (I)      layer 5 area = 80000
[03/12 15:07:15     47s] (I)      layer 6 area = 80000
[03/12 15:07:15     47s] (I)      layer 7 area = 80000
[03/12 15:07:15     47s] (I)      layer 8 area = 80000
[03/12 15:07:15     47s] (I)      layer 9 area = 400000
[03/12 15:07:15     47s] (I)      layer 10 area = 400000
[03/12 15:07:15     47s] (I)      GCell unit size   : 3420
[03/12 15:07:15     47s] (I)      GCell multiplier  : 5
[03/12 15:07:15     47s] (I)      GCell row height  : 3420
[03/12 15:07:15     47s] (I)      Actual row height : 3420
[03/12 15:07:15     47s] (I)      GCell align ref   : 520000 520600
[03/12 15:07:15     47s] [NR-eGR] Track table information for default rule: 
[03/12 15:07:15     47s] [NR-eGR] Metal1 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal2 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal3 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal4 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal5 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal6 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal7 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal8 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal9 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal10 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal11 has single uniform track structure
[03/12 15:07:15     47s] (I)      ==================== Default via =====================
[03/12 15:07:15     47s] (I)      +----+------------------+----------------------------+
[03/12 15:07:15     47s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[03/12 15:07:15     47s] (I)      +----+------------------+----------------------------+
[03/12 15:07:15     47s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[03/12 15:07:15     47s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[03/12 15:07:15     47s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[03/12 15:07:15     47s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[03/12 15:07:15     47s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[03/12 15:07:15     47s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[03/12 15:07:15     47s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[03/12 15:07:15     47s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[03/12 15:07:15     47s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[03/12 15:07:15     47s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[03/12 15:07:15     47s] (I)      +----+------------------+----------------------------+
[03/12 15:07:15     47s] [NR-eGR] Read 424 PG shapes
[03/12 15:07:15     47s] [NR-eGR] Read 0 clock shapes
[03/12 15:07:15     47s] [NR-eGR] Read 0 other shapes
[03/12 15:07:15     47s] [NR-eGR] #Routing Blockages  : 0
[03/12 15:07:15     47s] [NR-eGR] #Instance Blockages : 1324
[03/12 15:07:15     47s] [NR-eGR] #PG Blockages       : 424
[03/12 15:07:15     47s] [NR-eGR] #Halo Blockages     : 0
[03/12 15:07:15     47s] [NR-eGR] #Boundary Blockages : 0
[03/12 15:07:15     47s] [NR-eGR] #Clock Blockages    : 0
[03/12 15:07:15     47s] [NR-eGR] #Other Blockages    : 0
[03/12 15:07:15     47s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/12 15:07:15     47s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/12 15:07:15     47s] [NR-eGR] Read 567 nets ( ignored 0 )
[03/12 15:07:15     47s] (I)      early_global_route_priority property id does not exist.
[03/12 15:07:15     47s] (I)      Read Num Blocks=1748  Num Prerouted Wires=0  Num CS=0
[03/12 15:07:15     47s] (I)      Layer 1 (V) : #blockages 454 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 2 (H) : #blockages 84 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 3 (V) : #blockages 882 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 4 (H) : #blockages 42 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 5 (V) : #blockages 42 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 6 (H) : #blockages 42 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 7 (V) : #blockages 42 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 9 (V) : #blockages 42 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 10 (H) : #blockages 76 : #preroutes 0
[03/12 15:07:15     47s] (I)      Number of ignored nets                =      0
[03/12 15:07:15     47s] (I)      Number of connected nets              =      0
[03/12 15:07:15     47s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Number of clock nets                  =      0.  Ignored: No
[03/12 15:07:15     47s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/12 15:07:15     47s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Ndr track 0 does not exist
[03/12 15:07:15     47s] (I)      ---------------------Grid Graph Info--------------------
[03/12 15:07:15     47s] (I)      Routing area        : (0, 0) - (2640000, 1560000)
[03/12 15:07:15     47s] (I)      Core area           : (520000, 520600) - (2120000, 1036740)
[03/12 15:07:15     47s] (I)      Site width          :   400  (dbu)
[03/12 15:07:15     47s] (I)      Row height          :  3420  (dbu)
[03/12 15:07:15     47s] (I)      GCell row height    :  3420  (dbu)
[03/12 15:07:15     47s] (I)      GCell width         : 17100  (dbu)
[03/12 15:07:15     47s] (I)      GCell height        : 17100  (dbu)
[03/12 15:07:15     47s] (I)      Grid                :   155    92    11
[03/12 15:07:15     47s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/12 15:07:15     47s] (I)      Vertical capacity   :     0 17100     0 17100     0 17100     0 17100     0 17100     0
[03/12 15:07:15     47s] (I)      Horizontal capacity :     0     0 17100     0 17100     0 17100     0 17100     0 17100
[03/12 15:07:15     47s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/12 15:07:15     47s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/12 15:07:15     47s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/12 15:07:15     47s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/12 15:07:15     47s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1140
[03/12 15:07:15     47s] (I)      Num tracks per GCell: 71.25 42.75 45.00 42.75 45.00 42.75 45.00 42.75 45.00 17.10 18.00
[03/12 15:07:15     47s] (I)      Total num of tracks :  4105  6600  4105  6600  4105  6600  4105  6600  4105  2639  1641
[03/12 15:07:15     47s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[03/12 15:07:15     47s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[03/12 15:07:15     47s] (I)      --------------------------------------------------------
[03/12 15:07:15     47s] 
[03/12 15:07:15     47s] [NR-eGR] ============ Routing rule table ============
[03/12 15:07:15     47s] [NR-eGR] Rule id: 0  Nets: 533
[03/12 15:07:15     47s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/12 15:07:15     47s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[03/12 15:07:15     47s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[03/12 15:07:15     47s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:07:15     47s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:07:15     47s] [NR-eGR] ========================================
[03/12 15:07:15     47s] [NR-eGR] 
[03/12 15:07:15     47s] (I)      =============== Blocked Tracks ===============
[03/12 15:07:15     47s] (I)      +-------+---------+----------+---------------+
[03/12 15:07:15     47s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/12 15:07:15     47s] (I)      +-------+---------+----------+---------------+
[03/12 15:07:15     47s] (I)      |     1 |       0 |        0 |         0.00% |
[03/12 15:07:15     47s] (I)      |     2 |  607200 |   474066 |        78.07% |
[03/12 15:07:15     47s] (I)      |     3 |  636275 |   483209 |        75.94% |
[03/12 15:07:15     47s] (I)      |     4 |  607200 |   464468 |        76.49% |
[03/12 15:07:15     47s] (I)      |     5 |  636275 |   483209 |        75.94% |
[03/12 15:07:15     47s] (I)      |     6 |  607200 |   464468 |        76.49% |
[03/12 15:07:15     47s] (I)      |     7 |  636275 |   483209 |        75.94% |
[03/12 15:07:15     47s] (I)      |     8 |  607200 |   464468 |        76.49% |
[03/12 15:07:15     47s] (I)      |     9 |  636275 |   483209 |        75.94% |
[03/12 15:07:15     47s] (I)      |    10 |  242788 |   187381 |        77.18% |
[03/12 15:07:15     47s] (I)      |    11 |  254355 |   193245 |        75.97% |
[03/12 15:07:15     47s] (I)      +-------+---------+----------+---------------+
[03/12 15:07:15     47s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1793.81 MB )
[03/12 15:07:15     47s] (I)      Reset routing kernel
[03/12 15:07:15     47s] (I)      numLocalWires=1124  numGlobalNetBranches=212  numLocalNetBranches=352
[03/12 15:07:15     47s] (I)      totalPins=1460  totalGlobalPin=614 (42.05%)
[03/12 15:07:15     47s] (I)      total 2D Cap : 1348979 = (691476 H, 657503 V)
[03/12 15:07:15     47s] (I)      
[03/12 15:07:15     47s] (I)      ============  Phase 1a Route ============
[03/12 15:07:15     47s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/12 15:07:15     47s] (I)      Usage: 1547 = (938 H, 609 V) = (0.14% H, 0.09% V) = (8.020e+03um H, 5.207e+03um V)
[03/12 15:07:15     47s] (I)      
[03/12 15:07:15     47s] (I)      ============  Phase 1b Route ============
[03/12 15:07:15     47s] (I)      Usage: 1547 = (938 H, 609 V) = (0.14% H, 0.09% V) = (8.020e+03um H, 5.207e+03um V)
[03/12 15:07:15     47s] (I)      eGR overflow: 0.00% H + 0.00% V
[03/12 15:07:15     47s] 
[03/12 15:07:15     47s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/12 15:07:15     47s] Finished Early Global Route rough congestion estimation: mem = 1793.8M
[03/12 15:07:15     47s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.017, REAL:0.017, MEM:1793.8M, EPOCH TIME: 1741813635.518193
[03/12 15:07:15     47s] earlyGlobalRoute rough estimation gcell size 5 row height
[03/12 15:07:15     47s] OPERPROF: Starting CDPad at level 1, MEM:1793.8M, EPOCH TIME: 1741813635.518211
[03/12 15:07:15     47s] CDPadU 0.007 -> 0.007. R=0.007, N=426, GS=8.550
[03/12 15:07:15     47s] OPERPROF: Finished CDPad at level 1, CPU:0.013, REAL:0.013, MEM:1793.8M, EPOCH TIME: 1741813635.531184
[03/12 15:07:15     47s] OPERPROF: Starting npMain at level 1, MEM:1793.8M, EPOCH TIME: 1741813635.531265
[03/12 15:07:15     47s] OPERPROF:   Starting npPlace at level 2, MEM:1793.8M, EPOCH TIME: 1741813635.532474
[03/12 15:07:15     47s] OPERPROF:   Finished npPlace at level 2, CPU:0.011, REAL:0.011, MEM:1797.2M, EPOCH TIME: 1741813635.543500
[03/12 15:07:15     47s] OPERPROF: Finished npMain at level 1, CPU:0.013, REAL:0.013, MEM:1797.2M, EPOCH TIME: 1741813635.544238
[03/12 15:07:15     47s] Global placement CDP skipped at cutLevel 11.
[03/12 15:07:15     47s] Iteration 11: Total net bbox = 1.280e+04 (7.92e+03 4.88e+03)
[03/12 15:07:15     47s]               Est.  stn bbox = 1.472e+04 (9.51e+03 5.21e+03)
[03/12 15:07:15     47s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1797.2M
[03/12 15:07:15     47s] Iteration 12: Total net bbox = 1.280e+04 (7.92e+03 4.88e+03)
[03/12 15:07:15     47s]               Est.  stn bbox = 1.472e+04 (9.51e+03 5.21e+03)
[03/12 15:07:15     47s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1797.2M
[03/12 15:07:15     47s] Legalizing MH Cells... 0 / 0 (level 9)
[03/12 15:07:15     47s] No instances found in the vector
[03/12 15:07:15     47s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1797.2M, DRC: 0)
[03/12 15:07:15     47s] 0 (out of 0) MH cells were successfully legalized.
[03/12 15:07:15     47s] OPERPROF: Starting npMain at level 1, MEM:1797.2M, EPOCH TIME: 1741813635.548328
[03/12 15:07:15     47s] OPERPROF:   Starting npPlace at level 2, MEM:1797.2M, EPOCH TIME: 1741813635.549413
[03/12 15:07:15     47s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1802.6M, EPOCH TIME: 1741813635.827227
[03/12 15:07:15     47s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.001, REAL:0.001, MEM:1803.6M, EPOCH TIME: 1741813635.827805
[03/12 15:07:15     47s] OPERPROF:   Finished npPlace at level 2, CPU:0.273, REAL:0.279, MEM:1803.6M, EPOCH TIME: 1741813635.827953
[03/12 15:07:15     47s] OPERPROF: Finished npMain at level 1, CPU:0.275, REAL:0.281, MEM:1803.6M, EPOCH TIME: 1741813635.829140
[03/12 15:07:15     47s] Iteration 13: Total net bbox = 1.348e+04 (8.49e+03 5.00e+03)
[03/12 15:07:15     47s]               Est.  stn bbox = 1.546e+04 (1.01e+04 5.34e+03)
[03/12 15:07:15     47s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1803.6M
[03/12 15:07:15     47s] Iteration 14: Total net bbox = 1.348e+04 (8.49e+03 5.00e+03)
[03/12 15:07:15     47s]               Est.  stn bbox = 1.546e+04 (1.01e+04 5.34e+03)
[03/12 15:07:15     47s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1803.6M
[03/12 15:07:15     47s] [adp] clock
[03/12 15:07:15     47s] [adp] weight, nr nets, wire length
[03/12 15:07:15     47s] [adp]      0        0  0.000000
[03/12 15:07:15     47s] [adp] data
[03/12 15:07:15     47s] [adp] weight, nr nets, wire length
[03/12 15:07:15     47s] [adp]      0      567  13484.589500
[03/12 15:07:15     47s] [adp] 0.000000|0.000000|0.000000
[03/12 15:07:15     47s] Iteration 15: Total net bbox = 1.348e+04 (8.49e+03 5.00e+03)
[03/12 15:07:15     47s]               Est.  stn bbox = 1.546e+04 (1.01e+04 5.34e+03)
[03/12 15:07:15     47s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1803.6M
[03/12 15:07:15     47s] *** cost = 1.348e+04 (8.49e+03 5.00e+03) (cpu for global=0:00:00.7) real=0:00:01.0***
[03/12 15:07:15     47s] Saved padding area to DB
[03/12 15:07:15     47s] All LLGs are deleted
[03/12 15:07:15     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:07:15     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:15     47s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1803.6M, EPOCH TIME: 1741813635.836327
[03/12 15:07:15     47s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1803.6M, EPOCH TIME: 1741813635.836380
[03/12 15:07:15     47s] Solver runtime cpu: 0:00:00.5 real: 0:00:00.5
[03/12 15:07:15     47s] Core Placement runtime cpu: 0:00:00.6 real: 0:00:01.0
[03/12 15:07:15     47s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/12 15:07:15     47s] Type 'man IMPSP-9025' for more detail.
[03/12 15:07:15     47s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1803.6M, EPOCH TIME: 1741813635.837412
[03/12 15:07:15     47s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1803.6M, EPOCH TIME: 1741813635.837442
[03/12 15:07:15     47s] Processing tracks to init pin-track alignment.
[03/12 15:07:15     47s] z: 2, totalTracks: 1
[03/12 15:07:15     47s] z: 4, totalTracks: 1
[03/12 15:07:15     47s] z: 6, totalTracks: 1
[03/12 15:07:15     47s] z: 8, totalTracks: 1
[03/12 15:07:15     47s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:07:15     47s] All LLGs are deleted
[03/12 15:07:15     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:15     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:15     47s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1803.6M, EPOCH TIME: 1741813635.838585
[03/12 15:07:15     47s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1803.6M, EPOCH TIME: 1741813635.838615
[03/12 15:07:15     47s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1803.6M, EPOCH TIME: 1741813635.838676
[03/12 15:07:15     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:15     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:15     47s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1803.6M, EPOCH TIME: 1741813635.839332
[03/12 15:07:15     47s] Max number of tech site patterns supported in site array is 256.
[03/12 15:07:15     47s] Core basic site is CoreSite
[03/12 15:07:15     47s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1803.6M, EPOCH TIME: 1741813635.849812
[03/12 15:07:15     47s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:07:15     47s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/12 15:07:15     47s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1803.6M, EPOCH TIME: 1741813635.850006
[03/12 15:07:15     47s] for llg polynomial_top, rowPatternHgt is 8840, rowPatternNrRow is 2
[03/12 15:07:15     47s] Fast DP-INIT is on for default
[03/12 15:07:15     47s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:07:15     47s] Atter site array init, number of instance map data is 0.
[03/12 15:07:15     47s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.013, REAL:0.013, MEM:1803.6M, EPOCH TIME: 1741813635.852660
[03/12 15:07:15     47s] 
[03/12 15:07:15     47s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:07:15     47s] OPERPROF:       Starting CMU at level 4, MEM:1803.6M, EPOCH TIME: 1741813635.853212
[03/12 15:07:15     47s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1803.6M, EPOCH TIME: 1741813635.853308
[03/12 15:07:15     47s] 
[03/12 15:07:15     47s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:07:15     47s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.015, REAL:0.015, MEM:1803.6M, EPOCH TIME: 1741813635.853540
[03/12 15:07:15     47s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1803.6M, EPOCH TIME: 1741813635.853555
[03/12 15:07:15     47s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1803.6M, EPOCH TIME: 1741813635.853692
[03/12 15:07:15     47s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1803.6MB).
[03/12 15:07:15     47s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.019, REAL:0.019, MEM:1803.6M, EPOCH TIME: 1741813635.856004
[03/12 15:07:15     47s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.019, REAL:0.019, MEM:1803.6M, EPOCH TIME: 1741813635.856016
[03/12 15:07:15     47s] TDRefine: refinePlace mode is spiral
[03/12 15:07:15     47s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.424750.1
[03/12 15:07:15     47s] OPERPROF: Starting RefinePlace at level 1, MEM:1803.6M, EPOCH TIME: 1741813635.856044
[03/12 15:07:15     47s] *** Starting refinePlace (0:00:47.8 mem=1803.6M) ***
[03/12 15:07:15     47s] Total net bbox length = 1.348e+04 (8.486e+03 4.999e+03) (ext = 7.651e+03)
[03/12 15:07:15     47s] 
[03/12 15:07:15     47s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:07:15     47s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/12 15:07:15     47s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:07:15     47s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:07:15     47s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1803.6M, EPOCH TIME: 1741813635.857619
[03/12 15:07:15     47s] Starting refinePlace ...
[03/12 15:07:15     47s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:07:15     47s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:07:15     47s]   Spread Effort: high, standalone mode, useDDP on.
[03/12 15:07:15     47s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1803.6MB) @(0:00:47.8 - 0:00:47.8).
[03/12 15:07:15     47s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/12 15:07:15     47s] wireLenOptFixPriorityInst 0 inst fixed
[03/12 15:07:15     47s] Placement tweakage begins.
[03/12 15:07:15     47s] wire length = 1.407e+04
[03/12 15:07:15     47s] wire length = 1.405e+04
[03/12 15:07:15     47s] Placement tweakage ends.
[03/12 15:07:15     47s] Move report: tweak moves 30 insts, mean move: 2.11 um, max move: 9.07 um 
[03/12 15:07:15     47s] 	Max move on inst (polynomialCore/mult_55/U46): (634.22, 303.63) --> (637.87, 298.21)
[03/12 15:07:15     47s] 
[03/12 15:07:15     47s] Running Spiral with 1 thread in Normal Mode  fetchWidth=56 
[03/12 15:07:15     47s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f617e8149b8.
[03/12 15:07:15     47s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[03/12 15:07:15     47s] Move report: legalization moves 426 insts, mean move: 1.49 um, max move: 5.18 um spiral
[03/12 15:07:15     47s] 	Max move on inst (polynomialCore/mult_55/U32): (648.20, 297.25) --> (644.60, 295.66)
[03/12 15:07:15     47s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/12 15:07:15     47s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/12 15:07:15     47s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1774.7MB) @(0:00:47.8 - 0:00:47.8).
[03/12 15:07:15     47s] Move report: Detail placement moves 426 insts, mean move: 1.58 um, max move: 9.64 um 
[03/12 15:07:15     47s] 	Max move on inst (polynomialCore/mult_55/U46): (634.22, 303.63) --> (637.60, 297.37)
[03/12 15:07:15     47s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1774.7MB
[03/12 15:07:15     47s] Statistics of distance of Instance movement in refine placement:
[03/12 15:07:15     47s]   maximum (X+Y) =         9.64 um
[03/12 15:07:15     47s]   inst (polynomialCore/mult_55/U46) with max move: (634.215, 303.627) -> (637.6, 297.37)
[03/12 15:07:15     47s]   mean    (X+Y) =         1.58 um
[03/12 15:07:15     47s] Summary Report:
[03/12 15:07:15     47s] Instances move: 426 (out of 426 movable)
[03/12 15:07:15     47s] Instances flipped: 0
[03/12 15:07:15     47s] Mean displacement: 1.58 um
[03/12 15:07:15     47s] Max displacement: 9.64 um (Instance: polynomialCore/mult_55/U46) (634.215, 303.627) -> (637.6, 297.37)
[03/12 15:07:15     47s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[03/12 15:07:15     47s] Total instances moved : 426
[03/12 15:07:15     47s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.017, REAL:0.016, MEM:1774.7M, EPOCH TIME: 1741813635.873335
[03/12 15:07:15     47s] Total net bbox length = 1.379e+04 (8.557e+03 5.229e+03) (ext = 7.641e+03)
[03/12 15:07:15     47s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1774.7MB
[03/12 15:07:15     47s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1774.7MB) @(0:00:47.8 - 0:00:47.8).
[03/12 15:07:15     47s] *** Finished refinePlace (0:00:47.8 mem=1774.7M) ***
[03/12 15:07:15     47s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.424750.1
[03/12 15:07:15     47s] OPERPROF: Finished RefinePlace at level 1, CPU:0.019, REAL:0.017, MEM:1774.7M, EPOCH TIME: 1741813635.873481
[03/12 15:07:15     47s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1774.7M, EPOCH TIME: 1741813635.873493
[03/12 15:07:15     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:428).
[03/12 15:07:15     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:15     47s] All LLGs are deleted
[03/12 15:07:15     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:15     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:15     47s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1774.7M, EPOCH TIME: 1741813635.874040
[03/12 15:07:15     47s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1774.7M, EPOCH TIME: 1741813635.874071
[03/12 15:07:15     47s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1769.7M, EPOCH TIME: 1741813635.875014
[03/12 15:07:15     47s] *** End of Placement (cpu=0:00:00.9, real=0:00:01.0, mem=1769.7M) ***
[03/12 15:07:15     47s] Processing tracks to init pin-track alignment.
[03/12 15:07:15     47s] z: 2, totalTracks: 1
[03/12 15:07:15     47s] z: 4, totalTracks: 1
[03/12 15:07:15     47s] z: 6, totalTracks: 1
[03/12 15:07:15     47s] z: 8, totalTracks: 1
[03/12 15:07:15     47s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:07:15     47s] All LLGs are deleted
[03/12 15:07:15     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:15     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:15     47s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1769.7M, EPOCH TIME: 1741813635.876148
[03/12 15:07:15     47s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1769.7M, EPOCH TIME: 1741813635.876179
[03/12 15:07:15     47s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1769.7M, EPOCH TIME: 1741813635.876233
[03/12 15:07:15     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:15     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:15     47s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1769.7M, EPOCH TIME: 1741813635.876896
[03/12 15:07:15     47s] Max number of tech site patterns supported in site array is 256.
[03/12 15:07:15     47s] Core basic site is CoreSite
[03/12 15:07:15     47s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1769.7M, EPOCH TIME: 1741813635.887535
[03/12 15:07:15     47s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:07:15     47s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/12 15:07:15     47s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1769.7M, EPOCH TIME: 1741813635.887675
[03/12 15:07:15     47s] for llg polynomial_top, rowPatternHgt is 8840, rowPatternNrRow is 2
[03/12 15:07:15     47s] Fast DP-INIT is on for default
[03/12 15:07:15     47s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:07:15     47s] Atter site array init, number of instance map data is 0.
[03/12 15:07:15     47s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1769.7M, EPOCH TIME: 1741813635.889827
[03/12 15:07:15     47s] 
[03/12 15:07:15     47s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:07:15     47s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:1769.7M, EPOCH TIME: 1741813635.890578
[03/12 15:07:15     47s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1769.7M, EPOCH TIME: 1741813635.892166
[03/12 15:07:15     47s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1769.7M, EPOCH TIME: 1741813635.892391
[03/12 15:07:15     47s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.001, REAL:0.001, MEM:1785.7M, EPOCH TIME: 1741813635.893417
[03/12 15:07:15     47s] default core: bins with density > 0.750 =  0.00 % ( 0 / 564 )
[03/12 15:07:15     47s] Density distribution unevenness ratio = 95.141%
[03/12 15:07:15     47s] Density distribution unevenness ratio (U70) = 0.000%
[03/12 15:07:15     47s] Density distribution unevenness ratio (U80) = 0.000%
[03/12 15:07:15     47s] Density distribution unevenness ratio (U90) = 0.000%
[03/12 15:07:15     47s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.001, REAL:0.001, MEM:1785.7M, EPOCH TIME: 1741813635.893471
[03/12 15:07:15     47s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1785.7M, EPOCH TIME: 1741813635.893485
[03/12 15:07:15     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:07:15     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:15     47s] All LLGs are deleted
[03/12 15:07:15     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:15     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:15     47s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1785.7M, EPOCH TIME: 1741813635.894003
[03/12 15:07:15     47s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1785.7M, EPOCH TIME: 1741813635.894025
[03/12 15:07:15     47s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1785.7M, EPOCH TIME: 1741813635.894474
[03/12 15:07:15     47s] Info: Disable timing driven in postCTS congRepair.
[03/12 15:07:15     47s] 
[03/12 15:07:15     47s] Starting congRepair ...
[03/12 15:07:15     47s] User Input Parameters:
[03/12 15:07:15     47s] - Congestion Driven    : On
[03/12 15:07:15     47s] - Timing Driven        : Off
[03/12 15:07:15     47s] - Area-Violation Based : On
[03/12 15:07:15     47s] - Start Rollback Level : -5
[03/12 15:07:15     47s] - Legalized            : On
[03/12 15:07:15     47s] - Window Based         : Off
[03/12 15:07:15     47s] - eDen incr mode       : Off
[03/12 15:07:15     47s] - Small incr mode      : Off
[03/12 15:07:15     47s] 
[03/12 15:07:15     47s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1785.7M, EPOCH TIME: 1741813635.898586
[03/12 15:07:15     47s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:1785.7M, EPOCH TIME: 1741813635.903828
[03/12 15:07:15     47s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1785.7M, EPOCH TIME: 1741813635.903862
[03/12 15:07:15     47s] Starting Early Global Route congestion estimation: mem = 1785.7M
[03/12 15:07:15     47s] (I)      ==================== Layers =====================
[03/12 15:07:15     47s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:07:15     47s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/12 15:07:15     47s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:07:15     47s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[03/12 15:07:15     47s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[03/12 15:07:15     47s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:07:15     47s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/12 15:07:15     47s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[03/12 15:07:15     47s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[03/12 15:07:15     47s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[03/12 15:07:15     47s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[03/12 15:07:15     47s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[03/12 15:07:15     47s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[03/12 15:07:15     47s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[03/12 15:07:15     47s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[03/12 15:07:15     47s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[03/12 15:07:15     47s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[03/12 15:07:15     47s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[03/12 15:07:15     47s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[03/12 15:07:15     47s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[03/12 15:07:15     47s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:07:15     47s] (I)      Started Import and model ( Curr Mem: 1785.69 MB )
[03/12 15:07:15     47s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:07:15     47s] (I)      == Non-default Options ==
[03/12 15:07:15     47s] (I)      Maximum routing layer                              : 11
[03/12 15:07:15     47s] (I)      Number of threads                                  : 1
[03/12 15:07:15     47s] (I)      Use non-blocking free Dbs wires                    : false
[03/12 15:07:15     47s] (I)      Method to set GCell size                           : row
[03/12 15:07:15     47s] (I)      Counted 956 PG shapes. We will not process PG shapes layer by layer.
[03/12 15:07:15     47s] (I)      Use row-based GCell size
[03/12 15:07:15     47s] (I)      Use row-based GCell align
[03/12 15:07:15     47s] (I)      layer 0 area = 80000
[03/12 15:07:15     47s] (I)      layer 1 area = 80000
[03/12 15:07:15     47s] (I)      layer 2 area = 80000
[03/12 15:07:15     47s] (I)      layer 3 area = 80000
[03/12 15:07:15     47s] (I)      layer 4 area = 80000
[03/12 15:07:15     47s] (I)      layer 5 area = 80000
[03/12 15:07:15     47s] (I)      layer 6 area = 80000
[03/12 15:07:15     47s] (I)      layer 7 area = 80000
[03/12 15:07:15     47s] (I)      layer 8 area = 80000
[03/12 15:07:15     47s] (I)      layer 9 area = 400000
[03/12 15:07:15     47s] (I)      layer 10 area = 400000
[03/12 15:07:15     47s] (I)      GCell unit size   : 3420
[03/12 15:07:15     47s] (I)      GCell multiplier  : 1
[03/12 15:07:15     47s] (I)      GCell row height  : 3420
[03/12 15:07:15     47s] (I)      Actual row height : 3420
[03/12 15:07:15     47s] (I)      GCell align ref   : 520000 520600
[03/12 15:07:15     47s] [NR-eGR] Track table information for default rule: 
[03/12 15:07:15     47s] [NR-eGR] Metal1 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal2 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal3 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal4 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal5 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal6 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal7 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal8 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal9 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal10 has single uniform track structure
[03/12 15:07:15     47s] [NR-eGR] Metal11 has single uniform track structure
[03/12 15:07:15     47s] (I)      ==================== Default via =====================
[03/12 15:07:15     47s] (I)      +----+------------------+----------------------------+
[03/12 15:07:15     47s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[03/12 15:07:15     47s] (I)      +----+------------------+----------------------------+
[03/12 15:07:15     47s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[03/12 15:07:15     47s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[03/12 15:07:15     47s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[03/12 15:07:15     47s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[03/12 15:07:15     47s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[03/12 15:07:15     47s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[03/12 15:07:15     47s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[03/12 15:07:15     47s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[03/12 15:07:15     47s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[03/12 15:07:15     47s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[03/12 15:07:15     47s] (I)      +----+------------------+----------------------------+
[03/12 15:07:15     47s] [NR-eGR] Read 424 PG shapes
[03/12 15:07:15     47s] [NR-eGR] Read 0 clock shapes
[03/12 15:07:15     47s] [NR-eGR] Read 0 other shapes
[03/12 15:07:15     47s] [NR-eGR] #Routing Blockages  : 0
[03/12 15:07:15     47s] [NR-eGR] #Instance Blockages : 1324
[03/12 15:07:15     47s] [NR-eGR] #PG Blockages       : 424
[03/12 15:07:15     47s] [NR-eGR] #Halo Blockages     : 0
[03/12 15:07:15     47s] [NR-eGR] #Boundary Blockages : 0
[03/12 15:07:15     47s] [NR-eGR] #Clock Blockages    : 0
[03/12 15:07:15     47s] [NR-eGR] #Other Blockages    : 0
[03/12 15:07:15     47s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/12 15:07:15     47s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/12 15:07:15     47s] [NR-eGR] Read 567 nets ( ignored 0 )
[03/12 15:07:15     47s] (I)      early_global_route_priority property id does not exist.
[03/12 15:07:15     47s] (I)      Read Num Blocks=1748  Num Prerouted Wires=0  Num CS=0
[03/12 15:07:15     47s] (I)      Layer 1 (V) : #blockages 454 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 2 (H) : #blockages 84 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 3 (V) : #blockages 882 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 4 (H) : #blockages 42 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 5 (V) : #blockages 42 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 6 (H) : #blockages 42 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 7 (V) : #blockages 42 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 9 (V) : #blockages 42 : #preroutes 0
[03/12 15:07:15     47s] (I)      Layer 10 (H) : #blockages 76 : #preroutes 0
[03/12 15:07:15     47s] (I)      Number of ignored nets                =      0
[03/12 15:07:15     47s] (I)      Number of connected nets              =      0
[03/12 15:07:15     47s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Number of clock nets                  =      0.  Ignored: No
[03/12 15:07:15     47s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/12 15:07:15     47s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/12 15:07:15     47s] (I)      Ndr track 0 does not exist
[03/12 15:07:15     47s] (I)      ---------------------Grid Graph Info--------------------
[03/12 15:07:15     47s] (I)      Routing area        : (0, 0) - (2640000, 1560000)
[03/12 15:07:15     47s] (I)      Core area           : (520000, 520600) - (2120000, 1036740)
[03/12 15:07:15     47s] (I)      Site width          :   400  (dbu)
[03/12 15:07:15     47s] (I)      Row height          :  3420  (dbu)
[03/12 15:07:15     47s] (I)      GCell row height    :  3420  (dbu)
[03/12 15:07:15     47s] (I)      GCell width         :  3420  (dbu)
[03/12 15:07:15     47s] (I)      GCell height        :  3420  (dbu)
[03/12 15:07:15     47s] (I)      Grid                :   772   456    11
[03/12 15:07:15     47s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/12 15:07:15     47s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/12 15:07:15     47s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/12 15:07:15     47s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/12 15:07:15     47s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/12 15:07:15     47s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/12 15:07:15     47s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/12 15:07:15     47s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1140
[03/12 15:07:15     47s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/12 15:07:15     47s] (I)      Total num of tracks :  4105  6600  4105  6600  4105  6600  4105  6600  4105  2639  1641
[03/12 15:07:15     47s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[03/12 15:07:15     47s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[03/12 15:07:15     47s] (I)      --------------------------------------------------------
[03/12 15:07:15     47s] 
[03/12 15:07:15     47s] [NR-eGR] ============ Routing rule table ============
[03/12 15:07:15     47s] [NR-eGR] Rule id: 0  Nets: 533
[03/12 15:07:15     47s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/12 15:07:15     47s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[03/12 15:07:15     47s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[03/12 15:07:15     47s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:07:15     47s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:07:15     47s] [NR-eGR] ========================================
[03/12 15:07:15     47s] [NR-eGR] 
[03/12 15:07:15     47s] (I)      =============== Blocked Tracks ===============
[03/12 15:07:15     47s] (I)      +-------+---------+----------+---------------+
[03/12 15:07:15     47s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/12 15:07:15     47s] (I)      +-------+---------+----------+---------------+
[03/12 15:07:15     47s] (I)      |     1 |       0 |        0 |         0.00% |
[03/12 15:07:15     47s] (I)      |     2 | 3009600 |  2326365 |        77.30% |
[03/12 15:07:15     47s] (I)      |     3 | 3169060 |  2397418 |        75.65% |
[03/12 15:07:15     47s] (I)      |     4 | 3009600 |  2279148 |        75.73% |
[03/12 15:07:15     47s] (I)      |     5 | 3169060 |  2397418 |        75.65% |
[03/12 15:07:15     47s] (I)      |     6 | 3009600 |  2279148 |        75.73% |
[03/12 15:07:15     47s] (I)      |     7 | 3169060 |  2397418 |        75.65% |
[03/12 15:07:15     47s] (I)      |     8 | 3009600 |  2279148 |        75.73% |
[03/12 15:07:15     47s] (I)      |     9 | 3169060 |  2397418 |        75.65% |
[03/12 15:07:15     47s] (I)      |    10 | 1203384 |   912917 |        75.86% |
[03/12 15:07:15     47s] (I)      |    11 | 1266852 |   958782 |        75.68% |
[03/12 15:07:15     47s] (I)      +-------+---------+----------+---------------+
[03/12 15:07:15     47s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1836.39 MB )
[03/12 15:07:15     47s] (I)      Reset routing kernel
[03/12 15:07:15     47s] (I)      Started Global Routing ( Curr Mem: 1836.39 MB )
[03/12 15:07:15     47s] (I)      totalPins=1460  totalGlobalPin=1393 (95.41%)
[03/12 15:07:15     47s] (I)      total 2D Cap : 6576292 = (3402341 H, 3173951 V)
[03/12 15:07:15     47s] [NR-eGR] Layer group 1: route 533 net(s) in layer range [2, 11]
[03/12 15:07:15     47s] (I)      
[03/12 15:07:15     47s] (I)      ============  Phase 1a Route ============
[03/12 15:07:15     47s] (I)      Usage: 8301 = (5125 H, 3176 V) = (0.15% H, 0.10% V) = (8.764e+03um H, 5.431e+03um V)
[03/12 15:07:15     47s] (I)      
[03/12 15:07:15     47s] (I)      ============  Phase 1b Route ============
[03/12 15:07:15     47s] (I)      Usage: 8301 = (5125 H, 3176 V) = (0.15% H, 0.10% V) = (8.764e+03um H, 5.431e+03um V)
[03/12 15:07:15     47s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.419471e+04um
[03/12 15:07:15     47s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/12 15:07:15     47s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/12 15:07:15     47s] (I)      
[03/12 15:07:15     47s] (I)      ============  Phase 1c Route ============
[03/12 15:07:15     47s] (I)      Usage: 8301 = (5125 H, 3176 V) = (0.15% H, 0.10% V) = (8.764e+03um H, 5.431e+03um V)
[03/12 15:07:15     47s] (I)      
[03/12 15:07:15     47s] (I)      ============  Phase 1d Route ============
[03/12 15:07:15     47s] (I)      Usage: 8301 = (5125 H, 3176 V) = (0.15% H, 0.10% V) = (8.764e+03um H, 5.431e+03um V)
[03/12 15:07:15     47s] (I)      
[03/12 15:07:15     47s] (I)      ============  Phase 1e Route ============
[03/12 15:07:15     47s] (I)      Usage: 8301 = (5125 H, 3176 V) = (0.15% H, 0.10% V) = (8.764e+03um H, 5.431e+03um V)
[03/12 15:07:15     47s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.419471e+04um
[03/12 15:07:15     47s] (I)      
[03/12 15:07:15     47s] (I)      ============  Phase 1l Route ============
[03/12 15:07:16     47s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/12 15:07:16     47s] (I)      Layer  2:     685065      1868         1     2292623      710650    (76.34%) 
[03/12 15:07:16     47s] (I)      Layer  3:     773021      4743         0     2386467      777717    (75.42%) 
[03/12 15:07:16     47s] (I)      Layer  4:     731912      1869         0     2262911      740362    (75.35%) 
[03/12 15:07:16     47s] (I)      Layer  5:     773030       392         0     2386440      777744    (75.42%) 
[03/12 15:07:16     47s] (I)      Layer  6:     731912         0         0     2262911      740362    (75.35%) 
[03/12 15:07:16     47s] (I)      Layer  7:     773030         0         0     2386440      777744    (75.42%) 
[03/12 15:07:16     47s] (I)      Layer  8:     731912         0         0     2262911      740362    (75.35%) 
[03/12 15:07:16     47s] (I)      Layer  9:     773030         0         0     2386440      777744    (75.42%) 
[03/12 15:07:16     47s] (I)      Layer 10:     292109         0         0      906847      294462    (75.49%) 
[03/12 15:07:16     47s] (I)      Layer 11:     308574         0         0      954576      311098    (75.42%) 
[03/12 15:07:16     47s] (I)      Total:       6573595      8872         1    20488565     6648241    (75.50%) 
[03/12 15:07:16     47s] (I)      
[03/12 15:07:16     47s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/12 15:07:16     47s] [NR-eGR]                        OverCon            
[03/12 15:07:16     47s] [NR-eGR]                         #Gcell     %Gcell
[03/12 15:07:16     47s] [NR-eGR]        Layer               (1)    OverCon
[03/12 15:07:16     47s] [NR-eGR] ----------------------------------------------
[03/12 15:07:16     47s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/12 15:07:16     47s] [NR-eGR]  Metal2 ( 2)         1( 0.00%)   ( 0.00%) 
[03/12 15:07:16     47s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/12 15:07:16     47s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/12 15:07:16     47s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/12 15:07:16     47s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/12 15:07:16     47s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/12 15:07:16     47s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/12 15:07:16     47s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/12 15:07:16     47s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/12 15:07:16     47s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/12 15:07:16     47s] [NR-eGR] ----------------------------------------------
[03/12 15:07:16     47s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[03/12 15:07:16     47s] [NR-eGR] 
[03/12 15:07:16     47s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1848.48 MB )
[03/12 15:07:16     47s] (I)      total 2D Cap : 6577898 = (3402505 H, 3175393 V)
[03/12 15:07:16     47s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/12 15:07:16     47s] Early Global Route congestion estimation runtime: 0.16 seconds, mem = 1848.5M
[03/12 15:07:16     47s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.164, REAL:0.164, MEM:1848.5M, EPOCH TIME: 1741813636.067765
[03/12 15:07:16     47s] OPERPROF: Starting HotSpotCal at level 1, MEM:1848.5M, EPOCH TIME: 1741813636.067808
[03/12 15:07:16     47s] [hotspot] +------------+---------------+---------------+
[03/12 15:07:16     47s] [hotspot] |            |   max hotspot | total hotspot |
[03/12 15:07:16     47s] [hotspot] +------------+---------------+---------------+
[03/12 15:07:16     47s] [hotspot] | normalized |          0.00 |          0.00 |
[03/12 15:07:16     47s] [hotspot] +------------+---------------+---------------+
[03/12 15:07:16     47s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/12 15:07:16     47s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/12 15:07:16     47s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.005, MEM:1848.5M, EPOCH TIME: 1741813636.072459
[03/12 15:07:16     47s] Skipped repairing congestion.
[03/12 15:07:16     47s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1848.5M, EPOCH TIME: 1741813636.072539
[03/12 15:07:16     47s] Starting Early Global Route wiring: mem = 1848.5M
[03/12 15:07:16     47s] (I)      ============= Track Assignment ============
[03/12 15:07:16     47s] (I)      Started Track Assignment (1T) ( Curr Mem: 1848.48 MB )
[03/12 15:07:16     47s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[03/12 15:07:16     47s] (I)      Run Multi-thread track assignment
[03/12 15:07:16     48s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1848.48 MB )
[03/12 15:07:16     48s] (I)      Started Export ( Curr Mem: 1848.48 MB )
[03/12 15:07:16     48s] [NR-eGR]                  Length (um)  Vias 
[03/12 15:07:16     48s] [NR-eGR] -----------------------------------
[03/12 15:07:16     48s] [NR-eGR]  Metal1   (1H)             0  1426 
[03/12 15:07:16     48s] [NR-eGR]  Metal2   (2V)          2390  1907 
[03/12 15:07:16     48s] [NR-eGR]  Metal3   (3H)          8145   105 
[03/12 15:07:16     48s] [NR-eGR]  Metal4   (4V)          3219     4 
[03/12 15:07:16     48s] [NR-eGR]  Metal5   (5H)           672     0 
[03/12 15:07:16     48s] [NR-eGR]  Metal6   (6V)             0     0 
[03/12 15:07:16     48s] [NR-eGR]  Metal7   (7H)             0     0 
[03/12 15:07:16     48s] [NR-eGR]  Metal8   (8V)             0     0 
[03/12 15:07:16     48s] [NR-eGR]  Metal9   (9H)             0     0 
[03/12 15:07:16     48s] [NR-eGR]  Metal10  (10V)            0     0 
[03/12 15:07:16     48s] [NR-eGR]  Metal11  (11H)            0     0 
[03/12 15:07:16     48s] [NR-eGR] -----------------------------------
[03/12 15:07:16     48s] [NR-eGR]           Total        14425  3442 
[03/12 15:07:16     48s] [NR-eGR] --------------------------------------------------------------------------
[03/12 15:07:16     48s] [NR-eGR] Total half perimeter of net bounding box: 13793um
[03/12 15:07:16     48s] [NR-eGR] Total length: 14425um, number of vias: 3442
[03/12 15:07:16     48s] [NR-eGR] --------------------------------------------------------------------------
[03/12 15:07:16     48s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/12 15:07:16     48s] [NR-eGR] --------------------------------------------------------------------------
[03/12 15:07:16     48s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1848.48 MB )
[03/12 15:07:16     48s] Early Global Route wiring runtime: 0.05 seconds, mem = 1848.5M
[03/12 15:07:16     48s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.054, REAL:0.054, MEM:1848.5M, EPOCH TIME: 1741813636.126361
[03/12 15:07:16     48s] Tdgp not successfully inited but do clear! skip clearing
[03/12 15:07:16     48s] End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
[03/12 15:07:16     48s] *** Finishing placeDesign default flow ***
[03/12 15:07:16     48s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 3, mem = 1807.5M **
[03/12 15:07:16     48s] Tdgp not successfully inited but do clear! skip clearing
[03/12 15:07:16     48s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/12 15:07:16     48s] *** placeDesign #1 [finish] : cpu/real = 0:00:01.3/0:00:02.3 (0.6), totSession cpu/real = 0:00:48.0/0:10:32.8 (0.1), mem = 1807.5M
[03/12 15:07:16     48s] 
[03/12 15:07:16     48s] =============================================================================================
[03/12 15:07:16     48s]  Final TAT Report : placeDesign #1                                              21.17-s075_1
[03/12 15:07:16     48s] =============================================================================================
[03/12 15:07:16     48s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:07:16     48s] ---------------------------------------------------------------------------------------------
[03/12 15:07:16     48s] [ MISC                   ]          0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:01.3    0.6
[03/12 15:07:16     48s] ---------------------------------------------------------------------------------------------
[03/12 15:07:16     48s]  placeDesign #1 TOTAL               0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:01.3    0.6
[03/12 15:07:16     48s] ---------------------------------------------------------------------------------------------
[03/12 15:07:16     48s] 
[03/12 15:07:43     49s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[03/12 15:07:43     49s] <CMD> optDesign -preCTS
[03/12 15:07:43     49s] Executing: place_opt_design -opt
[03/12 15:07:43     49s] **INFO: User settings:
[03/12 15:07:43     49s] setExtractRCMode -engine                   preRoute
[03/12 15:07:43     49s] setDelayCalMode -engine                    aae
[03/12 15:07:43     49s] setDelayCalMode -ignoreNetLoad             false
[03/12 15:07:43     49s] setOptMode -fixCap                         true
[03/12 15:07:43     49s] setOptMode -fixFanoutLoad                  false
[03/12 15:07:43     49s] setOptMode -fixTran                        true
[03/12 15:07:43     49s] setPlaceMode -place_design_floorplan_mode  false
[03/12 15:07:43     49s] setPlaceMode -timingDriven                 false
[03/12 15:07:43     49s] setAnalysisMode -clkSrcPath                true
[03/12 15:07:43     49s] setAnalysisMode -clockPropagation          sdcControl
[03/12 15:07:43     49s] 
[03/12 15:07:43     49s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:49.6/0:11:00.0 (0.1), mem = 1811.6M
[03/12 15:07:43     49s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/12 15:07:43     49s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/12 15:07:43     49s] *** Starting GigaPlace ***
[03/12 15:07:43     49s] #optDebug: fT-E <X 2 3 1 0>
[03/12 15:07:43     49s] OPERPROF: Starting DPlace-Init at level 1, MEM:1812.6M, EPOCH TIME: 1741813663.258834
[03/12 15:07:43     49s] Processing tracks to init pin-track alignment.
[03/12 15:07:43     49s] z: 2, totalTracks: 1
[03/12 15:07:43     49s] z: 4, totalTracks: 1
[03/12 15:07:43     49s] z: 6, totalTracks: 1
[03/12 15:07:43     49s] z: 8, totalTracks: 1
[03/12 15:07:43     49s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:07:43     49s] All LLGs are deleted
[03/12 15:07:43     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:43     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:43     49s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1812.6M, EPOCH TIME: 1741813663.260008
[03/12 15:07:43     49s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1810.3M, EPOCH TIME: 1741813663.260102
[03/12 15:07:43     49s] # Building polynomial_top llgBox search-tree.
[03/12 15:07:43     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1810.3M, EPOCH TIME: 1741813663.260177
[03/12 15:07:43     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:43     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:43     49s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1810.3M, EPOCH TIME: 1741813663.260935
[03/12 15:07:43     49s] Max number of tech site patterns supported in site array is 256.
[03/12 15:07:43     49s] Core basic site is CoreSite
[03/12 15:07:43     49s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1810.3M, EPOCH TIME: 1741813663.271323
[03/12 15:07:43     49s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:07:43     49s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/12 15:07:43     49s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1810.3M, EPOCH TIME: 1741813663.271533
[03/12 15:07:43     49s] for llg polynomial_top, rowPatternHgt is 8840, rowPatternNrRow is 2
[03/12 15:07:43     49s] SiteArray: non-trimmed site array dimensions = 119 x 4000
[03/12 15:07:43     49s] SiteArray: use 2,437,120 bytes
[03/12 15:07:43     49s] SiteArray: current memory after site array memory allocation 1812.6M
[03/12 15:07:43     49s] SiteArray: FP blocked sites are writable
[03/12 15:07:43     49s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:07:43     49s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1812.6M, EPOCH TIME: 1741813663.274145
[03/12 15:07:43     49s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1812.6M, EPOCH TIME: 1741813663.274241
[03/12 15:07:43     49s] SiteArray: number of non floorplan blocked sites for llg default is 468000
[03/12 15:07:43     49s] Atter site array init, number of instance map data is 0.
[03/12 15:07:43     49s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.016, REAL:0.016, MEM:1812.6M, EPOCH TIME: 1741813663.276999
[03/12 15:07:43     49s] 
[03/12 15:07:43     49s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:07:43     49s] OPERPROF:     Starting CMU at level 3, MEM:1812.6M, EPOCH TIME: 1741813663.277614
[03/12 15:07:43     49s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1812.6M, EPOCH TIME: 1741813663.277684
[03/12 15:07:43     49s] 
[03/12 15:07:43     49s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:07:43     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.018, MEM:1812.6M, EPOCH TIME: 1741813663.277924
[03/12 15:07:43     49s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1812.6M, EPOCH TIME: 1741813663.277936
[03/12 15:07:43     49s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1812.6M, EPOCH TIME: 1741813663.278169
[03/12 15:07:43     49s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1812.6MB).
[03/12 15:07:43     49s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:1812.6M, EPOCH TIME: 1741813663.279896
[03/12 15:07:43     49s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1812.6M, EPOCH TIME: 1741813663.279909
[03/12 15:07:43     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:07:43     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:43     49s] All LLGs are deleted
[03/12 15:07:43     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:43     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:43     49s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1812.6M, EPOCH TIME: 1741813663.280640
[03/12 15:07:43     49s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1812.6M, EPOCH TIME: 1741813663.280663
[03/12 15:07:43     49s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1812.6M, EPOCH TIME: 1741813663.281281
[03/12 15:07:43     49s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:49.6/0:11:00.0 (0.1), mem = 1812.6M
[03/12 15:07:43     49s] VSMManager cleared!
[03/12 15:07:43     49s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:49.6/0:11:00.0 (0.1), mem = 1812.6M
[03/12 15:07:43     49s] 
[03/12 15:07:43     49s] =============================================================================================
[03/12 15:07:43     49s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.17-s075_1
[03/12 15:07:43     49s] =============================================================================================
[03/12 15:07:43     49s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:07:43     49s] ---------------------------------------------------------------------------------------------
[03/12 15:07:43     49s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:07:43     49s] ---------------------------------------------------------------------------------------------
[03/12 15:07:43     49s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:07:43     49s] ---------------------------------------------------------------------------------------------
[03/12 15:07:43     49s] 
[03/12 15:07:43     49s] Enable CTE adjustment.
[03/12 15:07:43     49s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1559.7M, totSessionCpu=0:00:50 **
[03/12 15:07:43     49s] Info: 1 threads available for lower-level modules during optimization.
[03/12 15:07:43     49s] GigaOpt running with 1 threads.
[03/12 15:07:43     49s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:49.6/0:11:00.0 (0.1), mem = 1812.6M
[03/12 15:07:43     49s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/12 15:07:43     49s] OPERPROF: Starting DPlace-Init at level 1, MEM:1838.6M, EPOCH TIME: 1741813663.292449
[03/12 15:07:43     49s] Processing tracks to init pin-track alignment.
[03/12 15:07:43     49s] z: 2, totalTracks: 1
[03/12 15:07:43     49s] z: 4, totalTracks: 1
[03/12 15:07:43     49s] z: 6, totalTracks: 1
[03/12 15:07:43     49s] z: 8, totalTracks: 1
[03/12 15:07:43     49s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:07:43     49s] All LLGs are deleted
[03/12 15:07:43     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:43     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:43     49s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1838.6M, EPOCH TIME: 1741813663.293513
[03/12 15:07:43     49s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1838.6M, EPOCH TIME: 1741813663.293550
[03/12 15:07:43     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1838.6M, EPOCH TIME: 1741813663.293612
[03/12 15:07:43     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:43     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:43     49s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1838.6M, EPOCH TIME: 1741813663.294254
[03/12 15:07:43     49s] Max number of tech site patterns supported in site array is 256.
[03/12 15:07:43     49s] Core basic site is CoreSite
[03/12 15:07:43     49s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1838.6M, EPOCH TIME: 1741813663.304458
[03/12 15:07:43     49s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:07:43     49s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/12 15:07:43     49s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1838.6M, EPOCH TIME: 1741813663.304619
[03/12 15:07:43     49s] for llg polynomial_top, rowPatternHgt is 8840, rowPatternNrRow is 2
[03/12 15:07:43     49s] Fast DP-INIT is on for default
[03/12 15:07:43     49s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:07:43     49s] Atter site array init, number of instance map data is 0.
[03/12 15:07:43     49s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.012, REAL:0.013, MEM:1838.6M, EPOCH TIME: 1741813663.306765
[03/12 15:07:43     49s] 
[03/12 15:07:43     49s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:07:43     49s] OPERPROF:     Starting CMU at level 3, MEM:1838.6M, EPOCH TIME: 1741813663.307297
[03/12 15:07:43     49s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1838.6M, EPOCH TIME: 1741813663.307331
[03/12 15:07:43     49s] 
[03/12 15:07:43     49s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:07:43     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:1838.6M, EPOCH TIME: 1741813663.307550
[03/12 15:07:43     49s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1838.6M, EPOCH TIME: 1741813663.307562
[03/12 15:07:43     49s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1838.6M, EPOCH TIME: 1741813663.307766
[03/12 15:07:43     49s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1838.6MB).
[03/12 15:07:43     49s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.017, MEM:1838.6M, EPOCH TIME: 1741813663.309408
[03/12 15:07:43     49s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1838.6M, EPOCH TIME: 1741813663.309431
[03/12 15:07:43     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:07:43     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:43     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:43     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:43     49s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1838.6M, EPOCH TIME: 1741813663.310693
[03/12 15:07:43     49s] 
[03/12 15:07:43     49s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/12 15:07:43     49s] Summary for sequential cells identification: 
[03/12 15:07:43     49s]   Identified SBFF number: 0
[03/12 15:07:43     49s]   Identified MBFF number: 0
[03/12 15:07:43     49s]   Identified SB Latch number: 0
[03/12 15:07:43     49s]   Identified MB Latch number: 0
[03/12 15:07:43     49s]   Not identified SBFF number: 0
[03/12 15:07:43     49s]   Not identified MBFF number: 0
[03/12 15:07:43     49s]   Not identified SB Latch number: 0
[03/12 15:07:43     49s]   Not identified MB Latch number: 0
[03/12 15:07:43     49s]   Number of sequential cells which are not FFs: 0
[03/12 15:07:43     49s] **WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
[03/12 15:07:43     49s] Type 'man IMPOPT-3000' for more detail.
[03/12 15:07:43     49s] **WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
[03/12 15:07:43     49s] Type 'man IMPOPT-3001' for more detail.
[03/12 15:07:43     49s]  Visiting view : default_view_setup
[03/12 15:07:43     49s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = -1
[03/12 15:07:43     49s]    : PowerDomain = none : no stdDelay from this view
[03/12 15:07:43     49s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = -1
[03/12 15:07:43     49s]  Visiting view : default_view_hold
[03/12 15:07:43     49s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = -1
[03/12 15:07:43     49s]    : PowerDomain = none : no stdDelay from this view
[03/12 15:07:43     49s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = -1
[03/12 15:07:43     49s] *INFO : stdDelay is calculated as zero; using legacy method.
[03/12 15:07:43     49s] *INFO : stdSlew is calculated as zero; using legacy method.
[03/12 15:07:43     49s] TLC MultiMap info (StdDelay):
[03/12 15:07:43     49s]  Setting StdDelay to: 10ps
[03/12 15:07:43     49s] 
[03/12 15:07:43     49s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/12 15:07:43     49s] **WARN: No usable buffer/inverter becasue of dont-use/dont-touch setting.
[03/12 15:07:43     49s] 
[03/12 15:07:43     49s] Trim Metal Layers:
[03/12 15:07:43     49s] LayerId::1 widthSet size::1
[03/12 15:07:43     49s] LayerId::2 widthSet size::1
[03/12 15:07:43     49s] LayerId::3 widthSet size::1
[03/12 15:07:43     49s] LayerId::4 widthSet size::1
[03/12 15:07:43     49s] LayerId::5 widthSet size::1
[03/12 15:07:43     49s] LayerId::6 widthSet size::1
[03/12 15:07:43     49s] LayerId::7 widthSet size::1
[03/12 15:07:43     49s] LayerId::8 widthSet size::1
[03/12 15:07:43     49s] LayerId::9 widthSet size::1
[03/12 15:07:43     49s] LayerId::10 widthSet size::1
[03/12 15:07:43     49s] LayerId::11 widthSet size::1
[03/12 15:07:43     49s] Updating RC grid for preRoute extraction ...
[03/12 15:07:43     49s] eee: pegSigSF::1.070000
[03/12 15:07:43     49s] 
[03/12 15:07:43     49s] Creating Lib Analyzer ...
[03/12 15:07:43     49s] Total number of usable buffers from Lib Analyzer: 0 ()
[03/12 15:07:43     49s] Total number of usable inverters from Lib Analyzer: 0 ()
[03/12 15:07:43     49s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/12 15:07:43     49s] 
[03/12 15:07:43     49s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:49.6 mem=1840.6M
[03/12 15:07:43     49s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:49.6 mem=1840.6M
[03/12 15:07:43     49s] Creating Lib Analyzer, finished. 
[03/12 15:07:43     50s] AAE DB initialization (MEM=1867.53 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/12 15:07:43     50s] #optDebug: fT-S <1 2 3 1 0>
[03/12 15:07:43     50s] Setting timing_disable_library_data_to_data_checks to 'true'.
[03/12 15:07:43     50s] Setting timing_disable_user_data_to_data_checks to 'true'.
[03/12 15:07:43     50s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1591.4M, totSessionCpu=0:00:50 **
[03/12 15:07:43     50s] **ERROR: (IMPOPT-6029):	Timing Library is not loaded yet.

[03/12 15:07:43     50s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.4 real=0:00:00.4)
[03/12 15:07:43     50s] Deleting Lib Analyzer.
[03/12 15:07:43     50s] clean pInstBBox. size 0
[03/12 15:07:43     50s] All LLGs are deleted
[03/12 15:07:43     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:43     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:07:43     50s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1867.5M, EPOCH TIME: 1741813663.710719
[03/12 15:07:43     50s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1867.5M, EPOCH TIME: 1741813663.710755
[03/12 15:07:43     50s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:50.0/0:11:00.4 (0.1), mem = 1867.5M
[03/12 15:07:43     50s] 
[03/12 15:07:43     50s] =============================================================================================
[03/12 15:07:43     50s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.17-s075_1
[03/12 15:07:43     50s] =============================================================================================
[03/12 15:07:43     50s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:07:43     50s] ---------------------------------------------------------------------------------------------
[03/12 15:07:43     50s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:07:43     50s] [ LibAnalyzerInit        ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    1.4
[03/12 15:07:43     50s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:07:43     50s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:07:43     50s] [ MISC                   ]          0:00:00.4  (  96.4 % )     0:00:00.4 /  0:00:00.4    1.0
[03/12 15:07:43     50s] ---------------------------------------------------------------------------------------------
[03/12 15:07:43     50s]  InitOpt #1 TOTAL                   0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/12 15:07:43     50s] ---------------------------------------------------------------------------------------------
[03/12 15:07:43     50s] 
[03/12 15:07:43     50s] Info: pop threads available for lower-level modules during optimization.
[03/12 15:07:43     50s] 
[03/12 15:07:43     50s] TimeStamp Deleting Cell Server Begin ...
[03/12 15:07:43     50s] 
[03/12 15:07:43     50s] TimeStamp Deleting Cell Server End ...
[03/12 15:07:43     50s] #optDebug: fT-D <X 1 0 0 0>
[03/12 15:07:43     50s] VSMManager cleared!
[03/12 15:07:43     50s] **place_opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1865.5M **
[03/12 15:07:43     50s] *** Finished GigaPlace ***
[03/12 15:07:43     50s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/12 15:07:43     50s] *** place_opt_design #1 [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:50.0/0:11:00.4 (0.1), mem = 1865.5M
[03/12 15:07:43     50s] 
[03/12 15:07:43     50s] =============================================================================================
[03/12 15:07:43     50s]  Final TAT Report : place_opt_design #1                                         21.17-s075_1
[03/12 15:07:43     50s] =============================================================================================
[03/12 15:07:43     50s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:07:43     50s] ---------------------------------------------------------------------------------------------
[03/12 15:07:43     50s] [ InitOpt                ]      1   0:00:00.4  (  92.6 % )     0:00:00.4 /  0:00:00.4    1.0
[03/12 15:07:43     50s] [ GlobalPlace            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:07:43     50s] [ MISC                   ]          0:00:00.0  (   7.3 % )     0:00:00.0 /  0:00:00.0    0.9
[03/12 15:07:43     50s] ---------------------------------------------------------------------------------------------
[03/12 15:07:43     50s]  place_opt_design #1 TOTAL          0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[03/12 15:07:43     50s] ---------------------------------------------------------------------------------------------
[03/12 15:07:43     50s] 
[03/12 15:09:29     55s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[03/12 15:09:29     55s] <CMD> setEndCapMode -reset
[03/12 15:09:29     55s] <CMD> setEndCapMode -boundary_tap false
[03/12 15:09:29     55s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[03/12 15:09:29     55s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
[03/12 15:09:29     55s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[03/12 15:09:29     55s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[03/12 15:09:29     55s] <CMD> setOptMode -effort high -powerEffort none -leakageToDynamicRatio 1 -reclaimArea true -simplifyNetlist true -allEndPoints false -setupTargetSlack 0.1 -holdTargetSlack 0.1 -maxDensity 0.95 -drcMargin 0 -usefulSkew true
[03/12 15:09:31     56s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[03/12 15:09:31     56s] <CMD> optDesign -preCTS
[03/12 15:09:31     56s] Executing: place_opt_design -opt
[03/12 15:09:31     56s] **INFO: User settings:
[03/12 15:09:31     56s] setExtractRCMode -engine                                       preRoute
[03/12 15:09:31     56s] setUsefulSkewMode -maxAllowedDelay                             1
[03/12 15:09:31     56s] setUsefulSkewMode -noBoundary                                  false
[03/12 15:09:31     56s] setDelayCalMode -enable_high_fanout                            true
[03/12 15:09:31     56s] setDelayCalMode -engine                                        aae
[03/12 15:09:31     56s] setDelayCalMode -ignoreNetLoad                                 false
[03/12 15:09:31     56s] setDelayCalMode -socv_accuracy_mode                            low
[03/12 15:09:31     56s] setOptMode -allEndPoints                                       false
[03/12 15:09:31     56s] setOptMode -drcMargin                                          0
[03/12 15:09:31     56s] setOptMode -effort                                             high
[03/12 15:09:31     56s] setOptMode -fixCap                                             true
[03/12 15:09:31     56s] setOptMode -fixFanoutLoad                                      false
[03/12 15:09:31     56s] setOptMode -fixTran                                            true
[03/12 15:09:31     56s] setOptMode -holdTargetSlack                                    0.1
[03/12 15:09:31     56s] setOptMode -leakageToDynamicRatio                              1
[03/12 15:09:31     56s] setOptMode -maxDensity                                         0.95
[03/12 15:09:31     56s] setOptMode -powerEffort                                        none
[03/12 15:09:31     56s] setOptMode -reclaimArea                                        true
[03/12 15:09:31     56s] setOptMode -setupTargetSlack                                   0.1
[03/12 15:09:31     56s] setOptMode -simplifyNetlist                                    true
[03/12 15:09:31     56s] setOptMode -usefulSkew                                         true
[03/12 15:09:31     56s] setPlaceMode -autoEnableFGCUnder10nm                           false
[03/12 15:09:31     56s] setPlaceMode -autoEnableFGCUnder16nm                           false
[03/12 15:09:31     56s] setPlaceMode -exp_gigaplace_padding_adjustments_for_adv_nodes  true
[03/12 15:09:31     56s] setPlaceMode -exp_slack_driven                                 true
[03/12 15:09:31     56s] setPlaceMode -expAdvPinAccess                                  false
[03/12 15:09:31     56s] setPlaceMode -expAutoPinAccessLayer                            false
[03/12 15:09:31     56s] setPlaceMode -expPaddingMinPadRatio                            1.1
[03/12 15:09:31     56s] setPlaceMode -ipReuseSKPTG                                     true
[03/12 15:09:31     56s] setPlaceMode -ipTimingEffortLow                                false
[03/12 15:09:31     56s] setPlaceMode -place_design_floorplan_mode                      false
[03/12 15:09:31     56s] setPlaceMode -place_detail_color_aware_legal                   false
[03/12 15:09:31     56s] setPlaceMode -place_detail_drc_check_short_only                true
[03/12 15:09:31     56s] setPlaceMode -RTCSpread                                        false
[03/12 15:09:31     56s] setPlaceMode -tdgp_all_view_vsm                                false
[03/12 15:09:31     56s] setPlaceMode -tdgpSlackMarginCTEAdjust                         true
[03/12 15:09:31     56s] setPlaceMode -tdgpSlackMarginKeepPositiveSoftPhaseSlack        true
[03/12 15:09:31     56s] setPlaceMode -tdgpSlackMarginMode                              1
[03/12 15:09:31     56s] setPlaceMode -tdgpSlackMarginPercentage                        1
[03/12 15:09:31     56s] setPlaceMode -tdgpSlackMarginScaleAdjustPower                  0.5
[03/12 15:09:31     56s] setPlaceMode -timingDriven                                     true
[03/12 15:09:31     56s] setAnalysisMode -clkSrcPath                                    true
[03/12 15:09:31     56s] setAnalysisMode -clockPropagation                              sdcControl
[03/12 15:09:31     56s] setRouteMode -earlyGlobalHonorMsvRouteConstraint               false
[03/12 15:09:31     56s] setRouteMode -earlyGlobalRoutePartitionPinGuide                true
[03/12 15:09:31     56s] 
[03/12 15:09:31     56s] *** place_opt_design #2 [begin] : totSession cpu/real = 0:00:56.1/0:12:48.4 (0.1), mem = 1869.6M
[03/12 15:09:31     56s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/12 15:09:31     56s] *** Starting GigaPlace ***
[03/12 15:09:31     56s] #optDebug: fT-E <X 2 3 1 0>
[03/12 15:09:31     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:1869.6M, EPOCH TIME: 1741813771.742118
[03/12 15:09:31     56s] Processing tracks to init pin-track alignment.
[03/12 15:09:31     56s] z: 2, totalTracks: 1
[03/12 15:09:31     56s] z: 4, totalTracks: 1
[03/12 15:09:31     56s] z: 6, totalTracks: 1
[03/12 15:09:31     56s] z: 8, totalTracks: 1
[03/12 15:09:31     56s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:09:31     56s] All LLGs are deleted
[03/12 15:09:31     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:09:31     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:09:31     56s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1869.6M, EPOCH TIME: 1741813771.743534
[03/12 15:09:31     56s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1867.3M, EPOCH TIME: 1741813771.743651
[03/12 15:09:31     56s] # Building polynomial_top llgBox search-tree.
[03/12 15:09:31     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1867.3M, EPOCH TIME: 1741813771.743726
[03/12 15:09:31     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:09:31     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:09:31     56s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1867.3M, EPOCH TIME: 1741813771.744382
[03/12 15:09:31     56s] Max number of tech site patterns supported in site array is 256.
[03/12 15:09:31     56s] Core basic site is CoreSite
[03/12 15:09:31     56s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1867.3M, EPOCH TIME: 1741813771.754689
[03/12 15:09:31     56s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:09:31     56s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/12 15:09:31     56s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1867.3M, EPOCH TIME: 1741813771.754940
[03/12 15:09:31     56s] for llg polynomial_top, rowPatternHgt is 8840, rowPatternNrRow is 2
[03/12 15:09:31     56s] SiteArray: non-trimmed site array dimensions = 119 x 4000
[03/12 15:09:31     56s] SiteArray: use 2,437,120 bytes
[03/12 15:09:31     56s] SiteArray: current memory after site array memory allocation 1869.6M
[03/12 15:09:31     56s] SiteArray: FP blocked sites are writable
[03/12 15:09:31     56s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:09:31     56s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1869.6M, EPOCH TIME: 1741813771.758095
[03/12 15:09:31     56s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1869.6M, EPOCH TIME: 1741813771.758231
[03/12 15:09:31     56s] SiteArray: number of non floorplan blocked sites for llg default is 468000
[03/12 15:09:31     56s] Atter site array init, number of instance map data is 0.
[03/12 15:09:31     56s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.016, REAL:0.017, MEM:1869.6M, EPOCH TIME: 1741813771.760998
[03/12 15:09:31     56s] 
[03/12 15:09:31     56s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:09:31     56s] OPERPROF:     Starting CMU at level 3, MEM:1869.6M, EPOCH TIME: 1741813771.761619
[03/12 15:09:31     56s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1869.6M, EPOCH TIME: 1741813771.761692
[03/12 15:09:31     56s] 
[03/12 15:09:31     56s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:09:31     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:1869.6M, EPOCH TIME: 1741813771.761960
[03/12 15:09:31     56s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1869.6M, EPOCH TIME: 1741813771.761976
[03/12 15:09:31     56s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1869.6M, EPOCH TIME: 1741813771.762236
[03/12 15:09:31     56s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1869.6MB).
[03/12 15:09:31     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.022, MEM:1869.6M, EPOCH TIME: 1741813771.763928
[03/12 15:09:31     56s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1869.6M, EPOCH TIME: 1741813771.763938
[03/12 15:09:31     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:09:31     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:09:31     56s] All LLGs are deleted
[03/12 15:09:31     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:09:31     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:09:31     56s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1869.6M, EPOCH TIME: 1741813771.764660
[03/12 15:09:31     56s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1869.6M, EPOCH TIME: 1741813771.764681
[03/12 15:09:31     56s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1865.6M, EPOCH TIME: 1741813771.765299
[03/12 15:09:31     56s] *** GlobalPlace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:00:56.1/0:12:48.5 (0.1), mem = 1865.6M
[03/12 15:09:31     56s] VSMManager cleared!
[03/12 15:09:31     56s] *** GlobalPlace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:56.1/0:12:48.5 (0.1), mem = 1865.6M
[03/12 15:09:31     56s] 
[03/12 15:09:31     56s] =============================================================================================
[03/12 15:09:31     56s]  Step TAT Report : GlobalPlace #1 / place_opt_design #2                         21.17-s075_1
[03/12 15:09:31     56s] =============================================================================================
[03/12 15:09:31     56s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:09:31     56s] ---------------------------------------------------------------------------------------------
[03/12 15:09:31     56s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:09:31     56s] ---------------------------------------------------------------------------------------------
[03/12 15:09:31     56s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:09:31     56s] ---------------------------------------------------------------------------------------------
[03/12 15:09:31     56s] 
[03/12 15:09:31     56s] Enable CTE adjustment.
[03/12 15:09:31     56s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1597.6M, totSessionCpu=0:00:56 **
[03/12 15:09:31     56s] Info: 1 threads available for lower-level modules during optimization.
[03/12 15:09:31     56s] GigaOpt running with 1 threads.
[03/12 15:09:31     56s] *** InitOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:00:56.1/0:12:48.5 (0.1), mem = 1865.6M
[03/12 15:09:31     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:1865.6M, EPOCH TIME: 1741813771.768334
[03/12 15:09:31     56s] Processing tracks to init pin-track alignment.
[03/12 15:09:31     56s] z: 2, totalTracks: 1
[03/12 15:09:31     56s] z: 4, totalTracks: 1
[03/12 15:09:31     56s] z: 6, totalTracks: 1
[03/12 15:09:31     56s] z: 8, totalTracks: 1
[03/12 15:09:31     56s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:09:31     56s] All LLGs are deleted
[03/12 15:09:31     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:09:31     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:09:31     56s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1865.6M, EPOCH TIME: 1741813771.769422
[03/12 15:09:31     56s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1865.6M, EPOCH TIME: 1741813771.769453
[03/12 15:09:31     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1865.6M, EPOCH TIME: 1741813771.769513
[03/12 15:09:31     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:09:31     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:09:31     56s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1865.6M, EPOCH TIME: 1741813771.770143
[03/12 15:09:31     56s] Max number of tech site patterns supported in site array is 256.
[03/12 15:09:31     56s] Core basic site is CoreSite
[03/12 15:09:31     56s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1865.6M, EPOCH TIME: 1741813771.780518
[03/12 15:09:31     56s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:09:31     56s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/12 15:09:31     56s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1865.6M, EPOCH TIME: 1741813771.780829
[03/12 15:09:31     56s] for llg polynomial_top, rowPatternHgt is 8840, rowPatternNrRow is 2
[03/12 15:09:31     56s] Fast DP-INIT is on for default
[03/12 15:09:31     56s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:09:31     56s] Atter site array init, number of instance map data is 0.
[03/12 15:09:31     56s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:1865.6M, EPOCH TIME: 1741813771.783333
[03/12 15:09:31     56s] 
[03/12 15:09:31     56s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:09:31     56s] OPERPROF:     Starting CMU at level 3, MEM:1865.6M, EPOCH TIME: 1741813771.783938
[03/12 15:09:31     56s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1865.6M, EPOCH TIME: 1741813771.783977
[03/12 15:09:31     56s] 
[03/12 15:09:31     56s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:09:31     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.015, MEM:1865.6M, EPOCH TIME: 1741813771.784235
[03/12 15:09:31     56s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1865.6M, EPOCH TIME: 1741813771.784251
[03/12 15:09:31     56s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1865.6M, EPOCH TIME: 1741813771.784474
[03/12 15:09:31     56s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1865.6MB).
[03/12 15:09:31     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.018, REAL:0.018, MEM:1865.6M, EPOCH TIME: 1741813771.786234
[03/12 15:09:31     56s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1865.6M, EPOCH TIME: 1741813771.786259
[03/12 15:09:31     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:09:31     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:09:31     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:09:31     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:09:31     56s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1865.6M, EPOCH TIME: 1741813771.787443
[03/12 15:09:31     56s] 
[03/12 15:09:31     56s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/12 15:09:31     56s] Summary for sequential cells identification: 
[03/12 15:09:31     56s]   Identified SBFF number: 0
[03/12 15:09:31     56s]   Identified MBFF number: 0
[03/12 15:09:31     56s]   Identified SB Latch number: 0
[03/12 15:09:31     56s]   Identified MB Latch number: 0
[03/12 15:09:31     56s]   Not identified SBFF number: 0
[03/12 15:09:31     56s]   Not identified MBFF number: 0
[03/12 15:09:31     56s]   Not identified SB Latch number: 0
[03/12 15:09:31     56s]   Not identified MB Latch number: 0
[03/12 15:09:31     56s]   Number of sequential cells which are not FFs: 0
[03/12 15:09:31     56s] **WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
[03/12 15:09:31     56s] Type 'man IMPOPT-3000' for more detail.
[03/12 15:09:31     56s] **WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
[03/12 15:09:31     56s] Type 'man IMPOPT-3001' for more detail.
[03/12 15:09:31     56s]  Visiting view : default_view_setup
[03/12 15:09:31     56s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = -1
[03/12 15:09:31     56s]    : PowerDomain = none : no stdDelay from this view
[03/12 15:09:31     56s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = -1
[03/12 15:09:31     56s]  Visiting view : default_view_hold
[03/12 15:09:31     56s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = -1
[03/12 15:09:31     56s]    : PowerDomain = none : no stdDelay from this view
[03/12 15:09:31     56s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = -1
[03/12 15:09:31     56s] *INFO : stdDelay is calculated as zero; using legacy method.
[03/12 15:09:31     56s] *INFO : stdSlew is calculated as zero; using legacy method.
[03/12 15:09:31     56s] TLC MultiMap info (StdDelay):
[03/12 15:09:31     56s]  Setting StdDelay to: 10ps
[03/12 15:09:31     56s] 
[03/12 15:09:31     56s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/12 15:09:31     56s] **WARN: No usable buffer/inverter becasue of dont-use/dont-touch setting.
[03/12 15:09:31     56s] 
[03/12 15:09:31     56s] Creating Lib Analyzer ...
[03/12 15:09:31     56s] Total number of usable buffers from Lib Analyzer: 0 ()
[03/12 15:09:31     56s] Total number of usable inverters from Lib Analyzer: 0 ()
[03/12 15:09:31     56s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/12 15:09:31     56s] 
[03/12 15:09:31     56s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:56.1 mem=1867.6M
[03/12 15:09:31     56s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:56.1 mem=1867.6M
[03/12 15:09:31     56s] Creating Lib Analyzer, finished. 
[03/12 15:09:31     56s] #optDebug: fT-S <1 2 3 1 0>
[03/12 15:09:31     56s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1600.0M, totSessionCpu=0:00:56 **
[03/12 15:09:31     56s] **ERROR: (IMPOPT-6029):	Timing Library is not loaded yet.

[03/12 15:09:31     56s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.0 real=0:00:00.0)
[03/12 15:09:31     56s] Deleting Lib Analyzer.
[03/12 15:09:31     56s] clean pInstBBox. size 0
[03/12 15:09:31     56s] All LLGs are deleted
[03/12 15:09:31     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:09:31     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:09:31     56s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1867.6M, EPOCH TIME: 1741813771.808418
[03/12 15:09:31     56s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1867.6M, EPOCH TIME: 1741813771.808447
[03/12 15:09:31     56s] *** InitOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (1.2), totSession cpu/real = 0:00:56.2/0:12:48.5 (0.1), mem = 1867.6M
[03/12 15:09:31     56s] 
[03/12 15:09:31     56s] =============================================================================================
[03/12 15:09:31     56s]  Step TAT Report : InitOpt #1 / place_opt_design #2                             21.17-s075_1
[03/12 15:09:31     56s] =============================================================================================
[03/12 15:09:31     56s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:09:31     56s] ---------------------------------------------------------------------------------------------
[03/12 15:09:31     56s] [ CellServerInit         ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:09:31     56s] [ LibAnalyzerInit        ]      1   0:00:00.0  (  36.0 % )     0:00:00.0 /  0:00:00.0    0.7
[03/12 15:09:31     56s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:09:31     56s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:09:31     56s] [ MISC                   ]          0:00:00.0  (  63.1 % )     0:00:00.0 /  0:00:00.0    1.5
[03/12 15:09:31     56s] ---------------------------------------------------------------------------------------------
[03/12 15:09:31     56s]  InitOpt #1 TOTAL                   0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.2
[03/12 15:09:31     56s] ---------------------------------------------------------------------------------------------
[03/12 15:09:31     56s] 
[03/12 15:09:31     56s] Info: pop threads available for lower-level modules during optimization.
[03/12 15:09:31     56s] 
[03/12 15:09:31     56s] TimeStamp Deleting Cell Server Begin ...
[03/12 15:09:31     56s] 
[03/12 15:09:31     56s] TimeStamp Deleting Cell Server End ...
[03/12 15:09:31     56s] #optDebug: fT-D <X 1 0 0 0>
[03/12 15:09:31     56s] VSMManager cleared!
[03/12 15:09:31     56s] **place_opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1865.6M **
[03/12 15:09:31     56s] *** Finished GigaPlace ***
[03/12 15:09:31     56s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/12 15:09:31     56s] *** place_opt_design #2 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:00:56.2/0:12:48.5 (0.1), mem = 1865.6M
[03/12 15:09:31     56s] 
[03/12 15:09:31     56s] =============================================================================================
[03/12 15:09:31     56s]  Final TAT Report : place_opt_design #2                                         21.17-s075_1
[03/12 15:09:31     56s] =============================================================================================
[03/12 15:09:31     56s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:09:31     56s] ---------------------------------------------------------------------------------------------
[03/12 15:09:31     56s] [ InitOpt                ]      1   0:00:00.0  (  59.1 % )     0:00:00.0 /  0:00:00.0    1.2
[03/12 15:09:31     56s] [ GlobalPlace            ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:09:31     56s] [ MISC                   ]          0:00:00.0  (  40.8 % )     0:00:00.0 /  0:00:00.0    1.1
[03/12 15:09:31     56s] ---------------------------------------------------------------------------------------------
[03/12 15:09:31     56s]  place_opt_design #2 TOTAL          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[03/12 15:09:31     56s] ---------------------------------------------------------------------------------------------
[03/12 15:09:31     56s] 
[03/12 15:10:14     58s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/12 15:10:14     58s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix polynomial_top_preCTS -outDir timingReports
[03/12 15:10:14     58s] **ERROR: (IMPOPT-6029):	Timing Library is not loaded yet.

[03/12 15:10:14     58s] **ERROR: (IMPSYT-16):	<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/12 15:10:46     60s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix polynomial_top_preCTS -outDir timingReports
[03/12 15:10:46     60s] **ERROR: (IMPOPT-6029):	Timing Library is not loaded yet.

[03/12 15:10:46     60s] **ERROR: (IMPSYT-16):	<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/12 15:11:52     64s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix polynomial_top_preCTS -outDir timingReports
[03/12 15:11:52     64s] **ERROR: (IMPOPT-6029):	Timing Library is not loaded yet.

[03/12 15:11:52     64s] **ERROR: (IMPSYT-16):	<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[03/12 15:13:25     69s] <CMD> optDesign -preCTS
[03/12 15:13:25     69s] Executing: place_opt_design -opt
[03/12 15:13:25     69s] **INFO: User settings:
[03/12 15:13:25     69s] setExtractRCMode -engine                                       preRoute
[03/12 15:13:25     69s] setUsefulSkewMode -maxAllowedDelay                             1
[03/12 15:13:25     69s] setUsefulSkewMode -noBoundary                                  false
[03/12 15:13:25     69s] setDelayCalMode -enable_high_fanout                            true
[03/12 15:13:25     69s] setDelayCalMode -engine                                        aae
[03/12 15:13:25     69s] setDelayCalMode -ignoreNetLoad                                 false
[03/12 15:13:25     69s] setDelayCalMode -socv_accuracy_mode                            low
[03/12 15:13:25     69s] setOptMode -allEndPoints                                       false
[03/12 15:13:25     69s] setOptMode -drcMargin                                          0
[03/12 15:13:25     69s] setOptMode -effort                                             medium
[03/12 15:13:25     69s] setOptMode -fixCap                                             true
[03/12 15:13:25     69s] setOptMode -fixFanoutLoad                                      false
[03/12 15:13:25     69s] setOptMode -fixTran                                            true
[03/12 15:13:25     69s] setOptMode -holdTargetSlack                                    0
[03/12 15:13:25     69s] setOptMode -leakageToDynamicRatio                              1
[03/12 15:13:25     69s] setOptMode -maxDensity                                         0.95
[03/12 15:13:25     69s] setOptMode -powerEffort                                        none
[03/12 15:13:25     69s] setOptMode -reclaimArea                                        true
[03/12 15:13:25     69s] setOptMode -setupTargetSlack                                   0
[03/12 15:13:25     69s] setOptMode -simplifyNetlist                                    true
[03/12 15:13:25     69s] setOptMode -usefulSkew                                         true
[03/12 15:13:25     69s] setPlaceMode -autoEnableFGCUnder10nm                           false
[03/12 15:13:25     69s] setPlaceMode -autoEnableFGCUnder16nm                           false
[03/12 15:13:25     69s] setPlaceMode -exp_gigaplace_padding_adjustments_for_adv_nodes  true
[03/12 15:13:25     69s] setPlaceMode -exp_slack_driven                                 true
[03/12 15:13:25     69s] setPlaceMode -expAdvPinAccess                                  false
[03/12 15:13:25     69s] setPlaceMode -expAutoPinAccessLayer                            false
[03/12 15:13:25     69s] setPlaceMode -expPaddingMinPadRatio                            1.1
[03/12 15:13:25     69s] setPlaceMode -ipReuseSKPTG                                     true
[03/12 15:13:25     69s] setPlaceMode -ipTimingEffortLow                                false
[03/12 15:13:25     69s] setPlaceMode -place_design_floorplan_mode                      false
[03/12 15:13:25     69s] setPlaceMode -place_detail_color_aware_legal                   false
[03/12 15:13:25     69s] setPlaceMode -place_detail_drc_check_short_only                true
[03/12 15:13:25     69s] setPlaceMode -RTCSpread                                        false
[03/12 15:13:25     69s] setPlaceMode -tdgp_all_view_vsm                                false
[03/12 15:13:25     69s] setPlaceMode -tdgpSlackMarginCTEAdjust                         true
[03/12 15:13:25     69s] setPlaceMode -tdgpSlackMarginKeepPositiveSoftPhaseSlack        true
[03/12 15:13:25     69s] setPlaceMode -tdgpSlackMarginMode                              1
[03/12 15:13:25     69s] setPlaceMode -tdgpSlackMarginPercentage                        1
[03/12 15:13:25     69s] setPlaceMode -tdgpSlackMarginScaleAdjustPower                  0.5
[03/12 15:13:25     69s] setPlaceMode -timingDriven                                     true
[03/12 15:13:25     69s] setAnalysisMode -clkSrcPath                                    true
[03/12 15:13:25     69s] setAnalysisMode -clockPropagation                              sdcControl
[03/12 15:13:25     69s] setRouteMode -earlyGlobalHonorMsvRouteConstraint               false
[03/12 15:13:25     69s] setRouteMode -earlyGlobalRoutePartitionPinGuide                true
[03/12 15:13:25     69s] 
[03/12 15:13:25     69s] *** place_opt_design #3 [begin] : totSession cpu/real = 0:01:09.7/0:16:41.8 (0.1), mem = 1869.7M
[03/12 15:13:25     69s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/12 15:13:25     69s] *** Starting GigaPlace ***
[03/12 15:13:25     69s] #optDebug: fT-E <X 2 3 1 0>
[03/12 15:13:25     69s] #optDebug: fT-S <1 2 3 1 0>
[03/12 15:13:25     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:1869.7M, EPOCH TIME: 1741814005.097089
[03/12 15:13:25     69s] Processing tracks to init pin-track alignment.
[03/12 15:13:25     69s] z: 2, totalTracks: 1
[03/12 15:13:25     69s] z: 4, totalTracks: 1
[03/12 15:13:25     69s] z: 6, totalTracks: 1
[03/12 15:13:25     69s] z: 8, totalTracks: 1
[03/12 15:13:25     69s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:13:25     69s] All LLGs are deleted
[03/12 15:13:25     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:13:25     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:13:25     69s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1869.7M, EPOCH TIME: 1741814005.098281
[03/12 15:13:25     69s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1867.4M, EPOCH TIME: 1741814005.098394
[03/12 15:13:25     69s] # Building polynomial_top llgBox search-tree.
[03/12 15:13:25     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1867.4M, EPOCH TIME: 1741814005.098476
[03/12 15:13:25     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:13:25     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:13:25     69s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1867.4M, EPOCH TIME: 1741814005.099245
[03/12 15:13:25     69s] Max number of tech site patterns supported in site array is 256.
[03/12 15:13:25     69s] Core basic site is CoreSite
[03/12 15:13:25     69s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1867.4M, EPOCH TIME: 1741814005.110141
[03/12 15:13:25     69s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:13:25     69s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/12 15:13:25     69s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1867.4M, EPOCH TIME: 1741814005.110306
[03/12 15:13:25     69s] for llg polynomial_top, rowPatternHgt is 8840, rowPatternNrRow is 2
[03/12 15:13:25     69s] SiteArray: non-trimmed site array dimensions = 119 x 4000
[03/12 15:13:25     69s] SiteArray: use 2,437,120 bytes
[03/12 15:13:25     69s] SiteArray: current memory after site array memory allocation 1869.7M
[03/12 15:13:25     69s] SiteArray: FP blocked sites are writable
[03/12 15:13:25     69s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:13:25     69s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1869.7M, EPOCH TIME: 1741814005.112732
[03/12 15:13:25     69s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1869.7M, EPOCH TIME: 1741814005.112838
[03/12 15:13:25     69s] SiteArray: number of non floorplan blocked sites for llg default is 468000
[03/12 15:13:25     69s] Atter site array init, number of instance map data is 0.
[03/12 15:13:25     69s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.016, REAL:0.016, MEM:1869.7M, EPOCH TIME: 1741814005.115580
[03/12 15:13:25     69s] 
[03/12 15:13:25     69s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:13:25     69s] OPERPROF:     Starting CMU at level 3, MEM:1869.7M, EPOCH TIME: 1741814005.116154
[03/12 15:13:25     69s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1869.7M, EPOCH TIME: 1741814005.116229
[03/12 15:13:25     69s] 
[03/12 15:13:25     69s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:13:25     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:1869.7M, EPOCH TIME: 1741814005.116453
[03/12 15:13:25     69s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1869.7M, EPOCH TIME: 1741814005.116468
[03/12 15:13:25     69s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1869.7M, EPOCH TIME: 1741814005.116625
[03/12 15:13:25     69s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1869.7MB).
[03/12 15:13:25     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:1869.7M, EPOCH TIME: 1741814005.118300
[03/12 15:13:25     69s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1869.7M, EPOCH TIME: 1741814005.118310
[03/12 15:13:25     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:13:25     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:13:25     69s] All LLGs are deleted
[03/12 15:13:25     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:13:25     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:13:25     69s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1869.7M, EPOCH TIME: 1741814005.119437
[03/12 15:13:25     69s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1869.7M, EPOCH TIME: 1741814005.119466
[03/12 15:13:25     69s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1865.7M, EPOCH TIME: 1741814005.120067
[03/12 15:13:25     69s] *** GlobalPlace #1 [begin] (place_opt_design #3) : totSession cpu/real = 0:01:09.8/0:16:41.8 (0.1), mem = 1865.7M
[03/12 15:13:25     69s] VSMManager cleared!
[03/12 15:13:25     69s] *** GlobalPlace #1 [finish] (place_opt_design #3) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:09.8/0:16:41.8 (0.1), mem = 1865.7M
[03/12 15:13:25     69s] 
[03/12 15:13:25     69s] =============================================================================================
[03/12 15:13:25     69s]  Step TAT Report : GlobalPlace #1 / place_opt_design #3                         21.17-s075_1
[03/12 15:13:25     69s] =============================================================================================
[03/12 15:13:25     69s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:13:25     69s] ---------------------------------------------------------------------------------------------
[03/12 15:13:25     69s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:13:25     69s] ---------------------------------------------------------------------------------------------
[03/12 15:13:25     69s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:13:25     69s] ---------------------------------------------------------------------------------------------
[03/12 15:13:25     69s] 
[03/12 15:13:25     69s] Enable CTE adjustment.
[03/12 15:13:25     69s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1619.2M, totSessionCpu=0:01:10 **
[03/12 15:13:25     69s] Info: 1 threads available for lower-level modules during optimization.
[03/12 15:13:25     69s] GigaOpt running with 1 threads.
[03/12 15:13:25     69s] *** InitOpt #1 [begin] (place_opt_design #3) : totSession cpu/real = 0:01:09.8/0:16:41.8 (0.1), mem = 1865.7M
[03/12 15:13:25     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:1865.7M, EPOCH TIME: 1741814005.123148
[03/12 15:13:25     69s] Processing tracks to init pin-track alignment.
[03/12 15:13:25     69s] z: 2, totalTracks: 1
[03/12 15:13:25     69s] z: 4, totalTracks: 1
[03/12 15:13:25     69s] z: 6, totalTracks: 1
[03/12 15:13:25     69s] z: 8, totalTracks: 1
[03/12 15:13:25     69s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:13:25     69s] All LLGs are deleted
[03/12 15:13:25     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:13:25     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:13:25     69s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1865.7M, EPOCH TIME: 1741814005.124147
[03/12 15:13:25     69s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1865.7M, EPOCH TIME: 1741814005.124177
[03/12 15:13:25     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1865.7M, EPOCH TIME: 1741814005.124242
[03/12 15:13:25     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:13:25     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:13:25     69s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1865.7M, EPOCH TIME: 1741814005.124888
[03/12 15:13:25     69s] Max number of tech site patterns supported in site array is 256.
[03/12 15:13:25     69s] Core basic site is CoreSite
[03/12 15:13:25     69s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1865.7M, EPOCH TIME: 1741814005.135340
[03/12 15:13:25     69s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:13:25     69s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/12 15:13:25     69s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1865.7M, EPOCH TIME: 1741814005.135585
[03/12 15:13:25     69s] for llg polynomial_top, rowPatternHgt is 8840, rowPatternNrRow is 2
[03/12 15:13:25     69s] Fast DP-INIT is on for default
[03/12 15:13:25     69s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:13:25     69s] Atter site array init, number of instance map data is 0.
[03/12 15:13:25     69s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:1865.7M, EPOCH TIME: 1741814005.138216
[03/12 15:13:25     69s] 
[03/12 15:13:25     69s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:13:25     69s] OPERPROF:     Starting CMU at level 3, MEM:1865.7M, EPOCH TIME: 1741814005.138846
[03/12 15:13:25     69s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1865.7M, EPOCH TIME: 1741814005.138881
[03/12 15:13:25     69s] 
[03/12 15:13:25     69s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:13:25     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.015, MEM:1865.7M, EPOCH TIME: 1741814005.139107
[03/12 15:13:25     69s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1865.7M, EPOCH TIME: 1741814005.139120
[03/12 15:13:25     69s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1865.7M, EPOCH TIME: 1741814005.139249
[03/12 15:13:25     69s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1865.7MB).
[03/12 15:13:25     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.018, REAL:0.018, MEM:1865.7M, EPOCH TIME: 1741814005.141172
[03/12 15:13:25     69s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1865.7M, EPOCH TIME: 1741814005.141193
[03/12 15:13:25     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:13:25     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:13:25     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:13:25     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:13:25     69s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1865.7M, EPOCH TIME: 1741814005.142642
[03/12 15:13:25     69s] 
[03/12 15:13:25     69s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/12 15:13:25     69s] Summary for sequential cells identification: 
[03/12 15:13:25     69s]   Identified SBFF number: 0
[03/12 15:13:25     69s]   Identified MBFF number: 0
[03/12 15:13:25     69s]   Identified SB Latch number: 0
[03/12 15:13:25     69s]   Identified MB Latch number: 0
[03/12 15:13:25     69s]   Not identified SBFF number: 0
[03/12 15:13:25     69s]   Not identified MBFF number: 0
[03/12 15:13:25     69s]   Not identified SB Latch number: 0
[03/12 15:13:25     69s]   Not identified MB Latch number: 0
[03/12 15:13:25     69s]   Number of sequential cells which are not FFs: 0
[03/12 15:13:25     69s] **WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
[03/12 15:13:25     69s] Type 'man IMPOPT-3000' for more detail.
[03/12 15:13:25     69s] **WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
[03/12 15:13:25     69s] Type 'man IMPOPT-3001' for more detail.
[03/12 15:13:25     69s]  Visiting view : default_view_setup
[03/12 15:13:25     69s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = -1
[03/12 15:13:25     69s]    : PowerDomain = none : no stdDelay from this view
[03/12 15:13:25     69s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = -1
[03/12 15:13:25     69s]  Visiting view : default_view_hold
[03/12 15:13:25     69s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = -1
[03/12 15:13:25     69s]    : PowerDomain = none : no stdDelay from this view
[03/12 15:13:25     69s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = -1
[03/12 15:13:25     69s] *INFO : stdDelay is calculated as zero; using legacy method.
[03/12 15:13:25     69s] *INFO : stdSlew is calculated as zero; using legacy method.
[03/12 15:13:25     69s] TLC MultiMap info (StdDelay):
[03/12 15:13:25     69s]  Setting StdDelay to: 10ps
[03/12 15:13:25     69s] 
[03/12 15:13:25     69s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/12 15:13:25     69s] **WARN: No usable buffer/inverter becasue of dont-use/dont-touch setting.
[03/12 15:13:25     69s] 
[03/12 15:13:25     69s] Creating Lib Analyzer ...
[03/12 15:13:25     69s] Total number of usable buffers from Lib Analyzer: 0 ()
[03/12 15:13:25     69s] Total number of usable inverters from Lib Analyzer: 0 ()
[03/12 15:13:25     69s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/12 15:13:25     69s] 
[03/12 15:13:25     69s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:10 mem=1867.7M
[03/12 15:13:25     69s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:10 mem=1867.7M
[03/12 15:13:25     69s] Creating Lib Analyzer, finished. 
[03/12 15:13:25     69s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1621.6M, totSessionCpu=0:01:10 **
[03/12 15:13:25     69s] **ERROR: (IMPOPT-6029):	Timing Library is not loaded yet.

[03/12 15:13:25     69s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.0 real=0:00:00.0)
[03/12 15:13:25     69s] Deleting Lib Analyzer.
[03/12 15:13:25     69s] clean pInstBBox. size 0
[03/12 15:13:25     69s] All LLGs are deleted
[03/12 15:13:25     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:13:25     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:13:25     69s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1867.7M, EPOCH TIME: 1741814005.162918
[03/12 15:13:25     69s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1867.7M, EPOCH TIME: 1741814005.162945
[03/12 15:13:25     69s] *** InitOpt #1 [finish] (place_opt_design #3) : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:01:09.8/0:16:41.9 (0.1), mem = 1867.7M
[03/12 15:13:25     69s] 
[03/12 15:13:25     69s] =============================================================================================
[03/12 15:13:25     69s]  Step TAT Report : InitOpt #1 / place_opt_design #3                             21.17-s075_1
[03/12 15:13:25     69s] =============================================================================================
[03/12 15:13:25     69s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:13:25     69s] ---------------------------------------------------------------------------------------------
[03/12 15:13:25     69s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:13:25     69s] [ LibAnalyzerInit        ]      1   0:00:00.0  (  35.3 % )     0:00:00.0 /  0:00:00.0    0.7
[03/12 15:13:25     69s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:13:25     69s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:13:25     69s] [ MISC                   ]          0:00:00.0  (  64.0 % )     0:00:00.0 /  0:00:00.0    1.1
[03/12 15:13:25     69s] ---------------------------------------------------------------------------------------------
[03/12 15:13:25     69s]  InitOpt #1 TOTAL                   0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/12 15:13:25     69s] ---------------------------------------------------------------------------------------------
[03/12 15:13:25     69s] 
[03/12 15:13:25     69s] Info: pop threads available for lower-level modules during optimization.
[03/12 15:13:25     69s] 
[03/12 15:13:25     69s] TimeStamp Deleting Cell Server Begin ...
[03/12 15:13:25     69s] 
[03/12 15:13:25     69s] TimeStamp Deleting Cell Server End ...
[03/12 15:13:25     69s] #optDebug: fT-D <X 1 0 0 0>
[03/12 15:13:25     69s] VSMManager cleared!
[03/12 15:13:25     69s] **place_opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1865.7M **
[03/12 15:13:25     69s] *** Finished GigaPlace ***
[03/12 15:13:25     69s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/12 15:13:25     69s] *** place_opt_design #3 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:09.8/0:16:41.9 (0.1), mem = 1865.7M
[03/12 15:13:25     69s] 
[03/12 15:13:25     69s] =============================================================================================
[03/12 15:13:25     69s]  Final TAT Report : place_opt_design #3                                         21.17-s075_1
[03/12 15:13:25     69s] =============================================================================================
[03/12 15:13:25     69s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:13:25     69s] ---------------------------------------------------------------------------------------------
[03/12 15:13:25     69s] [ InitOpt                ]      1   0:00:00.0  (  58.8 % )     0:00:00.0 /  0:00:00.0    1.0
[03/12 15:13:25     69s] [ GlobalPlace            ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:13:25     69s] [ MISC                   ]          0:00:00.0  (  40.9 % )     0:00:00.0 /  0:00:00.0    1.1
[03/12 15:13:25     69s] ---------------------------------------------------------------------------------------------
[03/12 15:13:25     69s]  place_opt_design #3 TOTAL          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/12 15:13:25     69s] ---------------------------------------------------------------------------------------------
[03/12 15:13:25     69s] 
[03/12 15:14:23     73s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/12 15:14:23     73s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix polynomial_top_preCTS -outDir timingReports
[03/12 15:14:23     73s] **ERROR: (IMPOPT-6029):	Timing Library is not loaded yet.

[03/12 15:14:23     73s] **ERROR: (IMPSYT-16):	<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[03/12 15:14:56     75s] <CMD> setEndCapMode -reset
[03/12 15:14:56     75s] <CMD> setEndCapMode -boundary_tap false
[03/12 15:14:56     75s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[03/12 15:14:56     75s] <CMD> setOptMode -effort high -powerEffort none -leakageToDynamicRatio 1 -reclaimArea true -simplifyNetlist true -allEndPoints false -setupTargetSlack 0.1 -holdTargetSlack 0.1 -maxDensity 0.95 -drcMargin 0 -usefulSkew true
[03/12 15:14:56     75s] setAnalysisMode -usefulSkew already set.
[03/12 15:15:29     77s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[03/12 15:15:29     77s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal2(2) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[03/12 15:15:29     77s] *** Begin SPECIAL ROUTE on Wed Mar 12 15:15:29 2025 ***
[03/12 15:15:29     77s] SPECIAL ROUTE ran on directory: /home/users/aakarsh1/ECE403_Lab3_Polynomial/Innovus
[03/12 15:15:29     77s] SPECIAL ROUTE ran on machine: 5013-w38 (Linux 4.18.0-477.27.1.el8_8.x86_64 x86_64 2.10Ghz)
[03/12 15:15:29     77s] 
[03/12 15:15:29     77s] Begin option processing ...
[03/12 15:15:29     77s] srouteConnectPowerBump set to false
[03/12 15:15:29     77s] routeSelectNet set to "VDD VSS"
[03/12 15:15:29     77s] routeSpecial set to true
[03/12 15:15:29     77s] srouteBlockPin set to "useLef"
[03/12 15:15:29     77s] srouteBottomLayerLimit set to 1
[03/12 15:15:29     77s] srouteBottomTargetLayerLimit set to 1
[03/12 15:15:29     77s] srouteConnectConverterPin set to false
[03/12 15:15:29     77s] srouteCrossoverViaBottomLayer set to 1
[03/12 15:15:29     77s] srouteCrossoverViaTopLayer set to 11
[03/12 15:15:29     77s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[03/12 15:15:29     77s] srouteFollowCorePinEnd set to 3
[03/12 15:15:29     77s] srouteJogControl set to "preferWithChanges differentLayer"
[03/12 15:15:29     77s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[03/12 15:15:29     77s] sroutePadPinAllPorts set to true
[03/12 15:15:29     77s] sroutePreserveExistingRoutes set to true
[03/12 15:15:29     77s] srouteRoutePowerBarPortOnBothDir set to true
[03/12 15:15:29     77s] srouteStopBlockPin set to "nearestTarget"
[03/12 15:15:29     77s] srouteTopLayerLimit set to 2
[03/12 15:15:29     77s] srouteTopTargetLayerLimit set to 11
[03/12 15:15:29     77s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3320.00 megs.
[03/12 15:15:29     77s] 
[03/12 15:15:29     77s] Reading DB technology information...
[03/12 15:15:29     77s] Finished reading DB technology information.
[03/12 15:15:29     77s] Reading floorplan and netlist information...
[03/12 15:15:29     77s] Finished reading floorplan and netlist information.
[03/12 15:15:29     77s] Read in 24 layers, 11 routing layers, 1 overlap layer
[03/12 15:15:29     77s] Read in 2 nondefault rules, 0 used
[03/12 15:15:29     77s] Read in 592 macros, 24 used
[03/12 15:15:29     77s] Read in 468 components
[03/12 15:15:29     77s]   426 core components: 0 unplaced, 426 placed, 0 fixed
[03/12 15:15:29     77s]   38 pad components: 0 unplaced, 38 placed, 0 fixed
[03/12 15:15:29     77s]   4 other components: 0 unplaced, 4 placed, 0 fixed
[03/12 15:15:29     77s] Read in 34 logical pins
[03/12 15:15:29     77s] Read in 34 nets
[03/12 15:15:29     77s] Read in 2 special nets, 2 routed
[03/12 15:15:29     77s] Read in 936 terminals
[03/12 15:15:29     77s] 2 nets selected.
[03/12 15:15:29     77s] 
[03/12 15:15:29     77s] Begin power routing ...
[03/12 15:15:29     77s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 2.
[03/12 15:15:29     77s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/12 15:15:29     77s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/12 15:15:29     77s] CPU time for VDD FollowPin 0 seconds
[03/12 15:15:29     77s] CPU time for VSS FollowPin 0 seconds
[03/12 15:15:29     77s]   Number of IO ports routed: 0
[03/12 15:15:29     77s]   Number of Block ports routed: 0
[03/12 15:15:29     77s]   Number of Stripe ports routed: 0
[03/12 15:15:29     77s]   Number of Core ports routed: 0
[03/12 15:15:29     77s]   Number of Pad ports routed: 0
[03/12 15:15:29     77s]   Number of Power Bump ports routed: 0
[03/12 15:15:29     77s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3325.00 megs.
[03/12 15:15:29     77s] 
[03/12 15:15:29     77s] 
[03/12 15:15:29     77s] 
[03/12 15:15:29     77s]  Begin updating DB with routing results ...
[03/12 15:15:29     77s]  Updating DB with 0 via definition ...
[03/12 15:15:29     77s] sroute created 0 wire.
[03/12 15:15:29     77s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/12 15:15:48     78s] <CMD> setPlaceMode -fp false
[03/12 15:15:48     78s] <CMD> place_design
[03/12 15:15:48     78s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/12 15:15:48     78s] *** placeDesign #2 [begin] : totSession cpu/real = 0:01:18.4/0:19:05.4 (0.1), mem = 1860.2M
[03/12 15:15:48     78s] **WARN: (IMPSP-9513):	Timing constraint file does not exist
[03/12 15:15:48     78s] **WARN: (IMPSP-9514):	Non-TimingDriven placement will be performed.
[03/12 15:15:48     78s] no activity file in design. spp won't run.
[03/12 15:15:48     78s] #Start colorize_geometry on Wed Mar 12 15:15:48 2025
[03/12 15:15:48     78s] #
[03/12 15:15:48     78s] ### Time Record (colorize_geometry) is installed.
[03/12 15:15:48     78s] ### Time Record (Pre Callback) is installed.
[03/12 15:15:48     78s] ### Time Record (Pre Callback) is uninstalled.
[03/12 15:15:48     78s] ### Time Record (DB Import) is installed.
[03/12 15:15:48     78s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=9046940 placement=1201369207 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[03/12 15:15:48     78s] ### Time Record (DB Import) is uninstalled.
[03/12 15:15:48     78s] ### Time Record (DB Export) is installed.
[03/12 15:15:48     78s] ### export design design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=9046940 placement=1201369207 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[03/12 15:15:48     78s] ### Time Record (DB Export) is uninstalled.
[03/12 15:15:48     78s] ### Time Record (Post Callback) is installed.
[03/12 15:15:48     78s] ### Time Record (Post Callback) is uninstalled.
[03/12 15:15:48     78s] #
[03/12 15:15:48     78s] #colorize_geometry statistics:
[03/12 15:15:48     78s] #Cpu time = 00:00:00
[03/12 15:15:48     78s] #Elapsed time = 00:00:00
[03/12 15:15:48     78s] #Increased memory = -16.67 (MB)
[03/12 15:15:48     78s] #Total memory = 1602.39 (MB)
[03/12 15:15:48     78s] #Peak memory = 1625.86 (MB)
[03/12 15:15:48     78s] #Number of warnings = 0
[03/12 15:15:48     78s] #Total number of warnings = 0
[03/12 15:15:48     78s] #Number of fails = 0
[03/12 15:15:48     78s] #Total number of fails = 0
[03/12 15:15:48     78s] #Complete colorize_geometry on Wed Mar 12 15:15:48 2025
[03/12 15:15:48     78s] #
[03/12 15:15:48     78s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[03/12 15:15:48     78s] ### Time Record (colorize_geometry) is uninstalled.
[03/12 15:15:48     78s] ### 
[03/12 15:15:48     78s] ###   Scalability Statistics
[03/12 15:15:48     78s] ### 
[03/12 15:15:48     78s] ### ------------------------+----------------+----------------+----------------+
[03/12 15:15:48     78s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[03/12 15:15:48     78s] ### ------------------------+----------------+----------------+----------------+
[03/12 15:15:48     78s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[03/12 15:15:48     78s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[03/12 15:15:48     78s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[03/12 15:15:48     78s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[03/12 15:15:48     78s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[03/12 15:15:48     78s] ### ------------------------+----------------+----------------+----------------+
[03/12 15:15:48     78s] ### 
[03/12 15:15:48     78s] *** Starting placeDesign default flow ***
[03/12 15:15:48     78s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1856.2M, EPOCH TIME: 1741814148.765859
[03/12 15:15:48     78s] Deleted 0 physical inst  (cell - / prefix -).
[03/12 15:15:48     78s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1856.2M, EPOCH TIME: 1741814148.765918
[03/12 15:15:48     78s] INFO: #ExclusiveGroups=0
[03/12 15:15:48     78s] INFO: There are no Exclusive Groups.
[03/12 15:15:48     78s] *** Starting "NanoPlace(TM) placement v#7 (mem=1856.2M)" ...
[03/12 15:15:48     78s] No user-set net weight.
[03/12 15:15:48     78s] Net fanout histogram:
[03/12 15:15:48     78s] 2		: 427 (75.3%) nets
[03/12 15:15:48     78s] 3		: 91 (16.0%) nets
[03/12 15:15:48     78s] 4     -	14	: 46 (8.1%) nets
[03/12 15:15:48     78s] 15    -	39	: 3 (0.5%) nets
[03/12 15:15:48     78s] 40    -	79	: 0 (0.0%) nets
[03/12 15:15:48     78s] 80    -	159	: 0 (0.0%) nets
[03/12 15:15:48     78s] 160   -	319	: 0 (0.0%) nets
[03/12 15:15:48     78s] 320   -	639	: 0 (0.0%) nets
[03/12 15:15:48     78s] 640   -	1279	: 0 (0.0%) nets
[03/12 15:15:48     78s] 1280  -	2559	: 0 (0.0%) nets
[03/12 15:15:48     78s] 2560  -	5119	: 0 (0.0%) nets
[03/12 15:15:48     78s] 5120+		: 0 (0.0%) nets
[03/12 15:15:48     78s] no activity file in design. spp won't run.
[03/12 15:15:48     78s] Options: clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/12 15:15:48     78s] Scan chains were not defined.
[03/12 15:15:48     78s] Processing tracks to init pin-track alignment.
[03/12 15:15:48     78s] z: 2, totalTracks: 1
[03/12 15:15:48     78s] z: 4, totalTracks: 1
[03/12 15:15:48     78s] z: 6, totalTracks: 1
[03/12 15:15:48     78s] z: 8, totalTracks: 1
[03/12 15:15:48     78s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:15:48     78s] All LLGs are deleted
[03/12 15:15:48     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:15:48     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:15:48     78s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1856.2M, EPOCH TIME: 1741814148.767645
[03/12 15:15:48     78s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1856.2M, EPOCH TIME: 1741814148.767687
[03/12 15:15:48     78s] #std cell=426 (0 fixed + 426 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[03/12 15:15:48     78s] #ioInst=42 #net=567 #term=1528 #term/net=2.69, #fixedIo=42, #floatIo=0, #fixedPin=34, #floatPin=0
[03/12 15:15:48     78s] stdCell: 426 single + 0 double + 0 multi
[03/12 15:15:48     78s] Total standard cell length = 0.6188 (mm), area = 0.0011 (mm^2)
[03/12 15:15:48     78s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1856.2M, EPOCH TIME: 1741814148.767814
[03/12 15:15:48     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:15:48     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:15:48     78s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1856.2M, EPOCH TIME: 1741814148.768477
[03/12 15:15:48     78s] Max number of tech site patterns supported in site array is 256.
[03/12 15:15:48     78s] Core basic site is CoreSite
[03/12 15:15:48     78s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1856.2M, EPOCH TIME: 1741814148.778734
[03/12 15:15:48     78s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:15:48     78s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/12 15:15:48     78s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1856.2M, EPOCH TIME: 1741814148.778987
[03/12 15:15:48     78s] for llg polynomial_top, rowPatternHgt is 8840, rowPatternNrRow is 2
[03/12 15:15:48     78s] SiteArray: non-trimmed site array dimensions = 119 x 4000
[03/12 15:15:48     78s] SiteArray: use 2,437,120 bytes
[03/12 15:15:48     78s] SiteArray: current memory after site array memory allocation 1856.2M
[03/12 15:15:48     78s] SiteArray: FP blocked sites are writable
[03/12 15:15:48     78s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:15:48     78s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1856.2M, EPOCH TIME: 1741814148.781711
[03/12 15:15:48     78s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1856.2M, EPOCH TIME: 1741814148.781826
[03/12 15:15:48     78s] SiteArray: number of non floorplan blocked sites for llg default is 468000
[03/12 15:15:48     78s] Atter site array init, number of instance map data is 0.
[03/12 15:15:48     78s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:1856.2M, EPOCH TIME: 1741814148.784686
[03/12 15:15:48     78s] 
[03/12 15:15:48     78s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:15:48     78s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.018, MEM:1856.2M, EPOCH TIME: 1741814148.785409
[03/12 15:15:48     78s] 
[03/12 15:15:48     78s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:15:48     78s] Average module density = 0.007.
[03/12 15:15:48     78s] Density for the design = 0.007.
[03/12 15:15:48     78s]        = stdcell_area 3094 sites (1058 um^2) / alloc_area 468000 sites (160056 um^2).
[03/12 15:15:48     78s] Pin Density = 0.003210.
[03/12 15:15:48     78s]             = total # of pins 1528 / total area 476000.
[03/12 15:15:48     78s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1856.2M, EPOCH TIME: 1741814148.787241
[03/12 15:15:48     78s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.002, REAL:0.002, MEM:1856.2M, EPOCH TIME: 1741814148.788902
[03/12 15:15:48     78s] OPERPROF: Starting pre-place ADS at level 1, MEM:1856.2M, EPOCH TIME: 1741814148.789217
[03/12 15:15:48     78s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1856.2M, EPOCH TIME: 1741814148.792890
[03/12 15:15:48     78s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1856.2M, EPOCH TIME: 1741814148.792902
[03/12 15:15:48     78s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1856.2M, EPOCH TIME: 1741814148.792952
[03/12 15:15:48     78s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1856.2M, EPOCH TIME: 1741814148.792961
[03/12 15:15:48     78s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1856.2M, EPOCH TIME: 1741814148.792970
[03/12 15:15:48     78s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1856.2M, EPOCH TIME: 1741814148.793070
[03/12 15:15:48     78s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1856.2M, EPOCH TIME: 1741814148.793080
[03/12 15:15:48     78s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1856.2M, EPOCH TIME: 1741814148.793158
[03/12 15:15:48     78s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1856.2M, EPOCH TIME: 1741814148.793167
[03/12 15:15:48     78s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1856.2M, EPOCH TIME: 1741814148.793285
[03/12 15:15:48     78s] ADSU 0.007 -> 0.007. site 468000.000 -> 468000.000. GS 13.680
[03/12 15:15:48     78s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.007, REAL:0.007, MEM:1856.2M, EPOCH TIME: 1741814148.795834
[03/12 15:15:48     78s] OPERPROF: Starting spMPad at level 1, MEM:1856.2M, EPOCH TIME: 1741814148.795874
[03/12 15:15:48     78s] OPERPROF:   Starting spContextMPad at level 2, MEM:1856.2M, EPOCH TIME: 1741814148.795890
[03/12 15:15:48     78s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1856.2M, EPOCH TIME: 1741814148.795898
[03/12 15:15:48     78s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1856.2M, EPOCH TIME: 1741814148.795908
[03/12 15:15:48     78s] Initial padding reaches pin density 0.458 for top
[03/12 15:15:48     78s] InitPadU 0.007 -> 0.008 for top
[03/12 15:15:48     78s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1856.2M, EPOCH TIME: 1741814148.801809
[03/12 15:15:48     78s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.002, REAL:0.002, MEM:1856.2M, EPOCH TIME: 1741814148.804254
[03/12 15:15:48     78s] === lastAutoLevel = 9 
[03/12 15:15:48     78s] OPERPROF: Starting spInitNetWt at level 1, MEM:1856.2M, EPOCH TIME: 1741814148.805197
[03/12 15:15:48     78s] no activity file in design. spp won't run.
[03/12 15:15:48     78s] [spp] 0
[03/12 15:15:48     78s] [adp] 0:1:1:3
[03/12 15:15:48     78s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:1856.2M, EPOCH TIME: 1741814148.805263
[03/12 15:15:48     78s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[03/12 15:15:48     78s] OPERPROF: Starting npMain at level 1, MEM:1856.2M, EPOCH TIME: 1741814148.805324
[03/12 15:15:48     78s] OPERPROF:   Starting npPlace at level 2, MEM:1856.2M, EPOCH TIME: 1741814148.806893
[03/12 15:15:48     78s] Iteration  1: Total net bbox = 1.376e+04 (9.12e+03 4.63e+03)
[03/12 15:15:48     78s]               Est.  stn bbox = 1.517e+04 (1.03e+04 4.91e+03)
[03/12 15:15:48     78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1858.2M
[03/12 15:15:48     78s] Iteration  2: Total net bbox = 1.376e+04 (9.12e+03 4.63e+03)
[03/12 15:15:48     78s]               Est.  stn bbox = 1.517e+04 (1.03e+04 4.91e+03)
[03/12 15:15:48     78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1858.2M
[03/12 15:15:48     78s] Iteration  3: Total net bbox = 1.559e+04 (9.59e+03 6.00e+03)
[03/12 15:15:48     78s]               Est.  stn bbox = 1.814e+04 (1.15e+04 6.68e+03)
[03/12 15:15:48     78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1858.2M
[03/12 15:15:48     78s] Iteration  4: Total net bbox = 1.559e+04 (9.55e+03 6.04e+03)
[03/12 15:15:48     78s]               Est.  stn bbox = 1.816e+04 (1.14e+04 6.74e+03)
[03/12 15:15:48     78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1858.2M
[03/12 15:15:48     78s] Iteration  5: Total net bbox = 1.508e+04 (9.01e+03 6.06e+03)
[03/12 15:15:48     78s]               Est.  stn bbox = 1.762e+04 (1.09e+04 6.76e+03)
[03/12 15:15:48     78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1858.2M
[03/12 15:15:48     78s] OPERPROF:   Finished npPlace at level 2, CPU:0.073, REAL:0.074, MEM:1858.2M, EPOCH TIME: 1741814148.881318
[03/12 15:15:48     78s] OPERPROF: Finished npMain at level 1, CPU:0.075, REAL:0.077, MEM:1858.2M, EPOCH TIME: 1741814148.882063
[03/12 15:15:48     78s] OPERPROF: Starting npMain at level 1, MEM:1858.2M, EPOCH TIME: 1741814148.885942
[03/12 15:15:48     78s] OPERPROF:   Starting npPlace at level 2, MEM:1858.2M, EPOCH TIME: 1741814148.887099
[03/12 15:15:48     78s] Iteration  6: Total net bbox = 1.387e+04 (8.21e+03 5.66e+03)
[03/12 15:15:48     78s]               Est.  stn bbox = 1.617e+04 (9.92e+03 6.25e+03)
[03/12 15:15:48     78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1874.2M
[03/12 15:15:48     78s] OPERPROF:   Finished npPlace at level 2, CPU:0.041, REAL:0.042, MEM:1874.2M, EPOCH TIME: 1741814148.928966
[03/12 15:15:48     78s] OPERPROF: Finished npMain at level 1, CPU:0.043, REAL:0.044, MEM:1874.2M, EPOCH TIME: 1741814148.929741
[03/12 15:15:48     78s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1874.2M, EPOCH TIME: 1741814148.929836
[03/12 15:15:48     78s] Starting Early Global Route rough congestion estimation: mem = 1874.2M
[03/12 15:15:48     78s] (I)      ==================== Layers =====================
[03/12 15:15:48     78s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:15:48     78s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/12 15:15:48     78s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:15:48     78s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[03/12 15:15:48     78s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[03/12 15:15:48     78s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[03/12 15:15:48     78s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[03/12 15:15:48     78s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[03/12 15:15:48     78s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[03/12 15:15:48     78s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[03/12 15:15:48     78s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[03/12 15:15:48     78s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[03/12 15:15:48     78s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[03/12 15:15:48     78s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[03/12 15:15:48     78s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[03/12 15:15:48     78s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[03/12 15:15:48     78s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[03/12 15:15:48     78s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[03/12 15:15:48     78s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[03/12 15:15:48     78s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[03/12 15:15:48     78s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[03/12 15:15:48     78s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[03/12 15:15:48     78s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[03/12 15:15:48     78s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[03/12 15:15:48     78s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[03/12 15:15:48     78s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:15:48     78s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/12 15:15:48     78s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[03/12 15:15:48     78s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[03/12 15:15:48     78s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[03/12 15:15:48     78s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[03/12 15:15:48     78s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[03/12 15:15:48     78s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[03/12 15:15:48     78s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[03/12 15:15:48     78s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[03/12 15:15:48     78s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[03/12 15:15:48     78s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[03/12 15:15:48     78s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[03/12 15:15:48     78s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[03/12 15:15:48     78s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[03/12 15:15:48     78s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:15:48     78s] (I)      Started Import and model ( Curr Mem: 1874.21 MB )
[03/12 15:15:48     78s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:15:48     78s] (I)      == Non-default Options ==
[03/12 15:15:48     78s] (I)      Print mode                                         : 2
[03/12 15:15:48     78s] (I)      Stop if highly congested                           : false
[03/12 15:15:48     78s] (I)      Maximum routing layer                              : 11
[03/12 15:15:48     78s] (I)      Assign partition pins                              : false
[03/12 15:15:48     78s] (I)      Support large GCell                                : true
[03/12 15:15:48     78s] (I)      Number of threads                                  : 1
[03/12 15:15:48     78s] (I)      Number of rows per GCell                           : 17
[03/12 15:15:48     78s] (I)      Max num rows per GCell                             : 32
[03/12 15:15:48     78s] (I)      Method to set GCell size                           : row
[03/12 15:15:48     78s] (I)      Counted 956 PG shapes. We will not process PG shapes layer by layer.
[03/12 15:15:48     78s] (I)      Use row-based GCell size
[03/12 15:15:48     78s] (I)      Use row-based GCell align
[03/12 15:15:48     78s] (I)      layer 0 area = 80000
[03/12 15:15:48     78s] (I)      layer 1 area = 80000
[03/12 15:15:48     78s] (I)      layer 2 area = 80000
[03/12 15:15:48     78s] (I)      layer 3 area = 80000
[03/12 15:15:48     78s] (I)      layer 4 area = 80000
[03/12 15:15:48     78s] (I)      layer 5 area = 80000
[03/12 15:15:48     78s] (I)      layer 6 area = 80000
[03/12 15:15:48     78s] (I)      layer 7 area = 80000
[03/12 15:15:48     78s] (I)      layer 8 area = 80000
[03/12 15:15:48     78s] (I)      layer 9 area = 400000
[03/12 15:15:48     78s] (I)      layer 10 area = 400000
[03/12 15:15:48     78s] (I)      GCell unit size   : 3420
[03/12 15:15:48     78s] (I)      GCell multiplier  : 17
[03/12 15:15:48     78s] (I)      GCell row height  : 3420
[03/12 15:15:48     78s] (I)      Actual row height : 3420
[03/12 15:15:48     78s] (I)      GCell align ref   : 520000 520600
[03/12 15:15:48     78s] [NR-eGR] Track table information for default rule: 
[03/12 15:15:48     78s] [NR-eGR] Metal1 has single uniform track structure
[03/12 15:15:48     78s] [NR-eGR] Metal2 has single uniform track structure
[03/12 15:15:48     78s] [NR-eGR] Metal3 has single uniform track structure
[03/12 15:15:48     78s] [NR-eGR] Metal4 has single uniform track structure
[03/12 15:15:48     78s] [NR-eGR] Metal5 has single uniform track structure
[03/12 15:15:48     78s] [NR-eGR] Metal6 has single uniform track structure
[03/12 15:15:48     78s] [NR-eGR] Metal7 has single uniform track structure
[03/12 15:15:48     78s] [NR-eGR] Metal8 has single uniform track structure
[03/12 15:15:48     78s] [NR-eGR] Metal9 has single uniform track structure
[03/12 15:15:48     78s] [NR-eGR] Metal10 has single uniform track structure
[03/12 15:15:48     78s] [NR-eGR] Metal11 has single uniform track structure
[03/12 15:15:48     78s] (I)      ==================== Default via =====================
[03/12 15:15:48     78s] (I)      +----+------------------+----------------------------+
[03/12 15:15:48     78s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[03/12 15:15:48     78s] (I)      +----+------------------+----------------------------+
[03/12 15:15:48     78s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[03/12 15:15:48     78s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[03/12 15:15:48     78s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[03/12 15:15:48     78s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[03/12 15:15:48     78s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[03/12 15:15:48     78s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[03/12 15:15:48     78s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[03/12 15:15:48     78s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[03/12 15:15:48     78s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[03/12 15:15:48     78s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[03/12 15:15:48     78s] (I)      +----+------------------+----------------------------+
[03/12 15:15:48     78s] [NR-eGR] Read 424 PG shapes
[03/12 15:15:48     78s] [NR-eGR] Read 0 clock shapes
[03/12 15:15:48     78s] [NR-eGR] Read 0 other shapes
[03/12 15:15:48     78s] [NR-eGR] #Routing Blockages  : 0
[03/12 15:15:48     78s] [NR-eGR] #Instance Blockages : 1324
[03/12 15:15:48     78s] [NR-eGR] #PG Blockages       : 424
[03/12 15:15:48     78s] [NR-eGR] #Halo Blockages     : 0
[03/12 15:15:48     78s] [NR-eGR] #Boundary Blockages : 0
[03/12 15:15:48     78s] [NR-eGR] #Clock Blockages    : 0
[03/12 15:15:48     78s] [NR-eGR] #Other Blockages    : 0
[03/12 15:15:48     78s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/12 15:15:48     78s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/12 15:15:48     78s] [NR-eGR] Read 567 nets ( ignored 0 )
[03/12 15:15:48     78s] (I)      early_global_route_priority property id does not exist.
[03/12 15:15:48     78s] (I)      Read Num Blocks=1748  Num Prerouted Wires=0  Num CS=0
[03/12 15:15:48     78s] (I)      Layer 1 (V) : #blockages 454 : #preroutes 0
[03/12 15:15:48     78s] (I)      Layer 2 (H) : #blockages 84 : #preroutes 0
[03/12 15:15:48     78s] (I)      Layer 3 (V) : #blockages 882 : #preroutes 0
[03/12 15:15:48     78s] (I)      Layer 4 (H) : #blockages 42 : #preroutes 0
[03/12 15:15:48     78s] (I)      Layer 5 (V) : #blockages 42 : #preroutes 0
[03/12 15:15:48     78s] (I)      Layer 6 (H) : #blockages 42 : #preroutes 0
[03/12 15:15:48     78s] (I)      Layer 7 (V) : #blockages 42 : #preroutes 0
[03/12 15:15:48     78s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[03/12 15:15:48     78s] (I)      Layer 9 (V) : #blockages 42 : #preroutes 0
[03/12 15:15:48     78s] (I)      Layer 10 (H) : #blockages 76 : #preroutes 0
[03/12 15:15:48     78s] (I)      Number of ignored nets                =      0
[03/12 15:15:48     78s] (I)      Number of connected nets              =      0
[03/12 15:15:48     78s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/12 15:15:48     78s] (I)      Number of clock nets                  =      0.  Ignored: No
[03/12 15:15:48     78s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/12 15:15:48     78s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/12 15:15:48     78s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/12 15:15:48     78s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/12 15:15:48     78s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/12 15:15:48     78s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/12 15:15:48     78s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/12 15:15:48     78s] (I)      Ndr track 0 does not exist
[03/12 15:15:48     78s] (I)      ---------------------Grid Graph Info--------------------
[03/12 15:15:48     78s] (I)      Routing area        : (0, 0) - (2640000, 1560000)
[03/12 15:15:48     78s] (I)      Core area           : (520000, 520600) - (2120000, 1036740)
[03/12 15:15:48     78s] (I)      Site width          :   400  (dbu)
[03/12 15:15:48     78s] (I)      Row height          :  3420  (dbu)
[03/12 15:15:48     78s] (I)      GCell row height    :  3420  (dbu)
[03/12 15:15:48     78s] (I)      GCell width         : 58140  (dbu)
[03/12 15:15:48     78s] (I)      GCell height        : 58140  (dbu)
[03/12 15:15:48     78s] (I)      Grid                :    46    27    11
[03/12 15:15:48     78s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/12 15:15:48     78s] (I)      Vertical capacity   :     0 58140     0 58140     0 58140     0 58140     0 58140     0
[03/12 15:15:48     78s] (I)      Horizontal capacity :     0     0 58140     0 58140     0 58140     0 58140     0 58140
[03/12 15:15:48     78s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/12 15:15:48     78s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/12 15:15:48     78s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/12 15:15:48     78s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/12 15:15:48     78s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1140
[03/12 15:15:48     78s] (I)      Num tracks per GCell: 242.25 145.35 153.00 145.35 153.00 145.35 153.00 145.35 153.00 58.14 61.20
[03/12 15:15:48     78s] (I)      Total num of tracks :  4105  6600  4105  6600  4105  6600  4105  6600  4105  2639  1641
[03/12 15:15:48     78s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[03/12 15:15:48     78s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[03/12 15:15:48     78s] (I)      --------------------------------------------------------
[03/12 15:15:48     78s] 
[03/12 15:15:48     78s] [NR-eGR] ============ Routing rule table ============
[03/12 15:15:48     78s] [NR-eGR] Rule id: 0  Nets: 533
[03/12 15:15:48     78s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/12 15:15:48     78s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[03/12 15:15:48     78s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[03/12 15:15:48     78s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:15:48     78s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:15:48     78s] [NR-eGR] ========================================
[03/12 15:15:48     78s] [NR-eGR] 
[03/12 15:15:48     78s] (I)      =============== Blocked Tracks ===============
[03/12 15:15:48     78s] (I)      +-------+---------+----------+---------------+
[03/12 15:15:48     78s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/12 15:15:48     78s] (I)      +-------+---------+----------+---------------+
[03/12 15:15:48     78s] (I)      |     1 |       0 |        0 |         0.00% |
[03/12 15:15:48     78s] (I)      |     2 |  178200 |   142995 |        80.24% |
[03/12 15:15:48     78s] (I)      |     3 |  188830 |   144646 |        76.60% |
[03/12 15:15:48     78s] (I)      |     4 |  178200 |   140418 |        78.80% |
[03/12 15:15:48     78s] (I)      |     5 |  188830 |   144646 |        76.60% |
[03/12 15:15:48     78s] (I)      |     6 |  178200 |   140418 |        78.80% |
[03/12 15:15:48     78s] (I)      |     7 |  188830 |   144646 |        76.60% |
[03/12 15:15:48     78s] (I)      |     8 |  178200 |   140418 |        78.80% |
[03/12 15:15:48     78s] (I)      |     9 |  188830 |   144646 |        76.60% |
[03/12 15:15:48     78s] (I)      |    10 |   71253 |    56142 |        78.79% |
[03/12 15:15:48     78s] (I)      |    11 |   75486 |    57846 |        76.63% |
[03/12 15:15:48     78s] (I)      +-------+---------+----------+---------------+
[03/12 15:15:48     78s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1874.21 MB )
[03/12 15:15:48     78s] (I)      Reset routing kernel
[03/12 15:15:48     78s] (I)      numLocalWires=1373  numGlobalNetBranches=191  numLocalNetBranches=496
[03/12 15:15:48     78s] (I)      totalPins=1460  totalGlobalPin=417 (28.56%)
[03/12 15:15:48     78s] (I)      total 2D Cap : 402170 = (210670 H, 191500 V)
[03/12 15:15:48     78s] (I)      
[03/12 15:15:48     78s] (I)      ============  Phase 1a Route ============
[03/12 15:15:48     78s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/12 15:15:48     78s] (I)      Usage: 491 = (294 H, 197 V) = (0.14% H, 0.10% V) = (8.547e+03um H, 5.727e+03um V)
[03/12 15:15:48     78s] (I)      
[03/12 15:15:48     78s] (I)      ============  Phase 1b Route ============
[03/12 15:15:48     78s] (I)      Usage: 491 = (294 H, 197 V) = (0.14% H, 0.10% V) = (8.547e+03um H, 5.727e+03um V)
[03/12 15:15:48     78s] (I)      eGR overflow: 0.00% H + 0.00% V
[03/12 15:15:48     78s] 
[03/12 15:15:48     78s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/12 15:15:48     78s] Finished Early Global Route rough congestion estimation: mem = 1874.2M
[03/12 15:15:48     78s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.009, REAL:0.009, MEM:1874.2M, EPOCH TIME: 1741814148.939219
[03/12 15:15:48     78s] earlyGlobalRoute rough estimation gcell size 17 row height
[03/12 15:15:48     78s] OPERPROF: Starting CDPad at level 1, MEM:1874.2M, EPOCH TIME: 1741814148.939237
[03/12 15:15:48     78s] CDPadU 0.009 -> 0.008. R=0.007, N=426, GS=29.070
[03/12 15:15:48     78s] OPERPROF: Finished CDPad at level 1, CPU:0.008, REAL:0.008, MEM:1874.2M, EPOCH TIME: 1741814148.947682
[03/12 15:15:48     78s] OPERPROF: Starting npMain at level 1, MEM:1874.2M, EPOCH TIME: 1741814148.947749
[03/12 15:15:48     78s] OPERPROF:   Starting npPlace at level 2, MEM:1874.2M, EPOCH TIME: 1741814148.948782
[03/12 15:15:48     78s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.010, MEM:1874.2M, EPOCH TIME: 1741814148.959115
[03/12 15:15:48     78s] OPERPROF: Finished npMain at level 1, CPU:0.012, REAL:0.012, MEM:1874.2M, EPOCH TIME: 1741814148.959844
[03/12 15:15:48     78s] Global placement CDP skipped at cutLevel 7.
[03/12 15:15:48     78s] Iteration  7: Total net bbox = 1.408e+04 (8.45e+03 5.63e+03)
[03/12 15:15:48     78s]               Est.  stn bbox = 1.638e+04 (1.02e+04 6.22e+03)
[03/12 15:15:48     78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1874.2M
[03/12 15:15:48     78s] Iteration  8: Total net bbox = 1.408e+04 (8.45e+03 5.63e+03)
[03/12 15:15:48     78s]               Est.  stn bbox = 1.638e+04 (1.02e+04 6.22e+03)
[03/12 15:15:48     78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1874.2M
[03/12 15:15:48     78s] OPERPROF: Starting npMain at level 1, MEM:1874.2M, EPOCH TIME: 1741814148.962904
[03/12 15:15:48     78s] OPERPROF:   Starting npPlace at level 2, MEM:1874.2M, EPOCH TIME: 1741814148.964077
[03/12 15:15:49     78s] OPERPROF:   Finished npPlace at level 2, CPU:0.075, REAL:0.077, MEM:1874.2M, EPOCH TIME: 1741814149.041128
[03/12 15:15:49     78s] OPERPROF: Finished npMain at level 1, CPU:0.077, REAL:0.079, MEM:1874.2M, EPOCH TIME: 1741814149.041930
[03/12 15:15:49     78s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1874.2M, EPOCH TIME: 1741814149.042020
[03/12 15:15:49     78s] Starting Early Global Route rough congestion estimation: mem = 1874.2M
[03/12 15:15:49     78s] (I)      ==================== Layers =====================
[03/12 15:15:49     78s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:15:49     78s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/12 15:15:49     78s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:15:49     78s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[03/12 15:15:49     78s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[03/12 15:15:49     78s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[03/12 15:15:49     78s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[03/12 15:15:49     78s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[03/12 15:15:49     78s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[03/12 15:15:49     78s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[03/12 15:15:49     78s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[03/12 15:15:49     78s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[03/12 15:15:49     78s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[03/12 15:15:49     78s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[03/12 15:15:49     78s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[03/12 15:15:49     78s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[03/12 15:15:49     78s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[03/12 15:15:49     78s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[03/12 15:15:49     78s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[03/12 15:15:49     78s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[03/12 15:15:49     78s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[03/12 15:15:49     78s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[03/12 15:15:49     78s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[03/12 15:15:49     78s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[03/12 15:15:49     78s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[03/12 15:15:49     78s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:15:49     78s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/12 15:15:49     78s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[03/12 15:15:49     78s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[03/12 15:15:49     78s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[03/12 15:15:49     78s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[03/12 15:15:49     78s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[03/12 15:15:49     78s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[03/12 15:15:49     78s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[03/12 15:15:49     78s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[03/12 15:15:49     78s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[03/12 15:15:49     78s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[03/12 15:15:49     78s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[03/12 15:15:49     78s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[03/12 15:15:49     78s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[03/12 15:15:49     78s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:15:49     78s] (I)      Started Import and model ( Curr Mem: 1874.21 MB )
[03/12 15:15:49     78s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:15:49     78s] (I)      == Non-default Options ==
[03/12 15:15:49     78s] (I)      Print mode                                         : 2
[03/12 15:15:49     78s] (I)      Stop if highly congested                           : false
[03/12 15:15:49     78s] (I)      Maximum routing layer                              : 11
[03/12 15:15:49     78s] (I)      Assign partition pins                              : false
[03/12 15:15:49     78s] (I)      Support large GCell                                : true
[03/12 15:15:49     78s] (I)      Number of threads                                  : 1
[03/12 15:15:49     78s] (I)      Number of rows per GCell                           : 9
[03/12 15:15:49     78s] (I)      Max num rows per GCell                             : 32
[03/12 15:15:49     78s] (I)      Method to set GCell size                           : row
[03/12 15:15:49     78s] (I)      Counted 956 PG shapes. We will not process PG shapes layer by layer.
[03/12 15:15:49     78s] (I)      Use row-based GCell size
[03/12 15:15:49     78s] (I)      Use row-based GCell align
[03/12 15:15:49     78s] (I)      layer 0 area = 80000
[03/12 15:15:49     78s] (I)      layer 1 area = 80000
[03/12 15:15:49     78s] (I)      layer 2 area = 80000
[03/12 15:15:49     78s] (I)      layer 3 area = 80000
[03/12 15:15:49     78s] (I)      layer 4 area = 80000
[03/12 15:15:49     78s] (I)      layer 5 area = 80000
[03/12 15:15:49     78s] (I)      layer 6 area = 80000
[03/12 15:15:49     78s] (I)      layer 7 area = 80000
[03/12 15:15:49     78s] (I)      layer 8 area = 80000
[03/12 15:15:49     78s] (I)      layer 9 area = 400000
[03/12 15:15:49     78s] (I)      layer 10 area = 400000
[03/12 15:15:49     78s] (I)      GCell unit size   : 3420
[03/12 15:15:49     78s] (I)      GCell multiplier  : 9
[03/12 15:15:49     78s] (I)      GCell row height  : 3420
[03/12 15:15:49     78s] (I)      Actual row height : 3420
[03/12 15:15:49     78s] (I)      GCell align ref   : 520000 520600
[03/12 15:15:49     78s] [NR-eGR] Track table information for default rule: 
[03/12 15:15:49     78s] [NR-eGR] Metal1 has single uniform track structure
[03/12 15:15:49     78s] [NR-eGR] Metal2 has single uniform track structure
[03/12 15:15:49     78s] [NR-eGR] Metal3 has single uniform track structure
[03/12 15:15:49     78s] [NR-eGR] Metal4 has single uniform track structure
[03/12 15:15:49     78s] [NR-eGR] Metal5 has single uniform track structure
[03/12 15:15:49     78s] [NR-eGR] Metal6 has single uniform track structure
[03/12 15:15:49     78s] [NR-eGR] Metal7 has single uniform track structure
[03/12 15:15:49     78s] [NR-eGR] Metal8 has single uniform track structure
[03/12 15:15:49     78s] [NR-eGR] Metal9 has single uniform track structure
[03/12 15:15:49     78s] [NR-eGR] Metal10 has single uniform track structure
[03/12 15:15:49     78s] [NR-eGR] Metal11 has single uniform track structure
[03/12 15:15:49     78s] (I)      ==================== Default via =====================
[03/12 15:15:49     78s] (I)      +----+------------------+----------------------------+
[03/12 15:15:49     78s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[03/12 15:15:49     78s] (I)      +----+------------------+----------------------------+
[03/12 15:15:49     78s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[03/12 15:15:49     78s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[03/12 15:15:49     78s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[03/12 15:15:49     78s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[03/12 15:15:49     78s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[03/12 15:15:49     78s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[03/12 15:15:49     78s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[03/12 15:15:49     78s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[03/12 15:15:49     78s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[03/12 15:15:49     78s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[03/12 15:15:49     78s] (I)      +----+------------------+----------------------------+
[03/12 15:15:49     78s] [NR-eGR] Read 424 PG shapes
[03/12 15:15:49     78s] [NR-eGR] Read 0 clock shapes
[03/12 15:15:49     78s] [NR-eGR] Read 0 other shapes
[03/12 15:15:49     78s] [NR-eGR] #Routing Blockages  : 0
[03/12 15:15:49     78s] [NR-eGR] #Instance Blockages : 1324
[03/12 15:15:49     78s] [NR-eGR] #PG Blockages       : 424
[03/12 15:15:49     78s] [NR-eGR] #Halo Blockages     : 0
[03/12 15:15:49     78s] [NR-eGR] #Boundary Blockages : 0
[03/12 15:15:49     78s] [NR-eGR] #Clock Blockages    : 0
[03/12 15:15:49     78s] [NR-eGR] #Other Blockages    : 0
[03/12 15:15:49     78s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/12 15:15:49     78s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/12 15:15:49     78s] [NR-eGR] Read 567 nets ( ignored 0 )
[03/12 15:15:49     78s] (I)      early_global_route_priority property id does not exist.
[03/12 15:15:49     78s] (I)      Read Num Blocks=1748  Num Prerouted Wires=0  Num CS=0
[03/12 15:15:49     78s] (I)      Layer 1 (V) : #blockages 454 : #preroutes 0
[03/12 15:15:49     78s] (I)      Layer 2 (H) : #blockages 84 : #preroutes 0
[03/12 15:15:49     78s] (I)      Layer 3 (V) : #blockages 882 : #preroutes 0
[03/12 15:15:49     78s] (I)      Layer 4 (H) : #blockages 42 : #preroutes 0
[03/12 15:15:49     78s] (I)      Layer 5 (V) : #blockages 42 : #preroutes 0
[03/12 15:15:49     78s] (I)      Layer 6 (H) : #blockages 42 : #preroutes 0
[03/12 15:15:49     78s] (I)      Layer 7 (V) : #blockages 42 : #preroutes 0
[03/12 15:15:49     78s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[03/12 15:15:49     78s] (I)      Layer 9 (V) : #blockages 42 : #preroutes 0
[03/12 15:15:49     78s] (I)      Layer 10 (H) : #blockages 76 : #preroutes 0
[03/12 15:15:49     78s] (I)      Number of ignored nets                =      0
[03/12 15:15:49     78s] (I)      Number of connected nets              =      0
[03/12 15:15:49     78s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/12 15:15:49     78s] (I)      Number of clock nets                  =      0.  Ignored: No
[03/12 15:15:49     78s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/12 15:15:49     78s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/12 15:15:49     78s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/12 15:15:49     78s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/12 15:15:49     78s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/12 15:15:49     78s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/12 15:15:49     78s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/12 15:15:49     78s] (I)      Ndr track 0 does not exist
[03/12 15:15:49     78s] (I)      ---------------------Grid Graph Info--------------------
[03/12 15:15:49     78s] (I)      Routing area        : (0, 0) - (2640000, 1560000)
[03/12 15:15:49     78s] (I)      Core area           : (520000, 520600) - (2120000, 1036740)
[03/12 15:15:49     78s] (I)      Site width          :   400  (dbu)
[03/12 15:15:49     78s] (I)      Row height          :  3420  (dbu)
[03/12 15:15:49     78s] (I)      GCell row height    :  3420  (dbu)
[03/12 15:15:49     78s] (I)      GCell width         : 30780  (dbu)
[03/12 15:15:49     78s] (I)      GCell height        : 30780  (dbu)
[03/12 15:15:49     78s] (I)      Grid                :    86    51    11
[03/12 15:15:49     78s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/12 15:15:49     78s] (I)      Vertical capacity   :     0 30780     0 30780     0 30780     0 30780     0 30780     0
[03/12 15:15:49     78s] (I)      Horizontal capacity :     0     0 30780     0 30780     0 30780     0 30780     0 30780
[03/12 15:15:49     78s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/12 15:15:49     78s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/12 15:15:49     78s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/12 15:15:49     78s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/12 15:15:49     78s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1140
[03/12 15:15:49     78s] (I)      Num tracks per GCell: 128.25 76.95 81.00 76.95 81.00 76.95 81.00 76.95 81.00 30.78 32.40
[03/12 15:15:49     78s] (I)      Total num of tracks :  4105  6600  4105  6600  4105  6600  4105  6600  4105  2639  1641
[03/12 15:15:49     78s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[03/12 15:15:49     78s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[03/12 15:15:49     78s] (I)      --------------------------------------------------------
[03/12 15:15:49     78s] 
[03/12 15:15:49     78s] [NR-eGR] ============ Routing rule table ============
[03/12 15:15:49     78s] [NR-eGR] Rule id: 0  Nets: 533
[03/12 15:15:49     78s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/12 15:15:49     78s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[03/12 15:15:49     78s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[03/12 15:15:49     78s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:15:49     78s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:15:49     78s] [NR-eGR] ========================================
[03/12 15:15:49     78s] [NR-eGR] 
[03/12 15:15:49     78s] (I)      =============== Blocked Tracks ===============
[03/12 15:15:49     78s] (I)      +-------+---------+----------+---------------+
[03/12 15:15:49     78s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/12 15:15:49     78s] (I)      +-------+---------+----------+---------------+
[03/12 15:15:49     78s] (I)      |     1 |       0 |        0 |         0.00% |
[03/12 15:15:49     78s] (I)      |     2 |  336600 |   262297 |        77.93% |
[03/12 15:15:49     78s] (I)      |     3 |  353030 |   267818 |        75.86% |
[03/12 15:15:49     78s] (I)      |     4 |  336600 |   256838 |        76.30% |
[03/12 15:15:49     78s] (I)      |     5 |  353030 |   267818 |        75.86% |
[03/12 15:15:49     78s] (I)      |     6 |  336600 |   256838 |        76.30% |
[03/12 15:15:49     78s] (I)      |     7 |  353030 |   267818 |        75.86% |
[03/12 15:15:49     78s] (I)      |     8 |  336600 |   256838 |        76.30% |
[03/12 15:15:49     78s] (I)      |     9 |  353030 |   267818 |        75.86% |
[03/12 15:15:49     78s] (I)      |    10 |  134589 |   104367 |        77.54% |
[03/12 15:15:49     78s] (I)      |    11 |  141126 |   107106 |        75.89% |
[03/12 15:15:49     78s] (I)      +-------+---------+----------+---------------+
[03/12 15:15:49     78s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1874.21 MB )
[03/12 15:15:49     78s] (I)      Reset routing kernel
[03/12 15:15:49     78s] (I)      numLocalWires=1290  numGlobalNetBranches=232  numLocalNetBranches=414
[03/12 15:15:49     78s] (I)      totalPins=1460  totalGlobalPin=498 (34.11%)
[03/12 15:15:49     78s] (I)      total 2D Cap : 744205 = (382107 H, 362098 V)
[03/12 15:15:49     78s] (I)      
[03/12 15:15:49     78s] (I)      ============  Phase 1a Route ============
[03/12 15:15:49     78s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/12 15:15:49     78s] (I)      Usage: 884 = (546 H, 338 V) = (0.14% H, 0.09% V) = (8.403e+03um H, 5.202e+03um V)
[03/12 15:15:49     78s] (I)      
[03/12 15:15:49     78s] (I)      ============  Phase 1b Route ============
[03/12 15:15:49     78s] (I)      Usage: 884 = (546 H, 338 V) = (0.14% H, 0.09% V) = (8.403e+03um H, 5.202e+03um V)
[03/12 15:15:49     78s] (I)      eGR overflow: 0.00% H + 0.00% V
[03/12 15:15:49     78s] 
[03/12 15:15:49     78s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/12 15:15:49     78s] Finished Early Global Route rough congestion estimation: mem = 1874.2M
[03/12 15:15:49     78s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.012, REAL:0.012, MEM:1874.2M, EPOCH TIME: 1741814149.053806
[03/12 15:15:49     78s] earlyGlobalRoute rough estimation gcell size 9 row height
[03/12 15:15:49     78s] OPERPROF: Starting CDPad at level 1, MEM:1874.2M, EPOCH TIME: 1741814149.053825
[03/12 15:15:49     78s] CDPadU 0.008 -> 0.008. R=0.007, N=426, GS=15.390
[03/12 15:15:49     78s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.010, MEM:1874.2M, EPOCH TIME: 1741814149.063349
[03/12 15:15:49     78s] OPERPROF: Starting npMain at level 1, MEM:1874.2M, EPOCH TIME: 1741814149.063439
[03/12 15:15:49     78s] OPERPROF:   Starting npPlace at level 2, MEM:1874.2M, EPOCH TIME: 1741814149.064620
[03/12 15:15:49     78s] OPERPROF:   Finished npPlace at level 2, CPU:0.011, REAL:0.011, MEM:1874.2M, EPOCH TIME: 1741814149.075295
[03/12 15:15:49     78s] OPERPROF: Finished npMain at level 1, CPU:0.013, REAL:0.013, MEM:1874.2M, EPOCH TIME: 1741814149.076143
[03/12 15:15:49     78s] Global placement CDP skipped at cutLevel 9.
[03/12 15:15:49     78s] Iteration  9: Total net bbox = 1.275e+04 (7.93e+03 4.82e+03)
[03/12 15:15:49     78s]               Est.  stn bbox = 1.469e+04 (9.53e+03 5.16e+03)
[03/12 15:15:49     78s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1874.2M
[03/12 15:15:49     78s] Iteration 10: Total net bbox = 1.275e+04 (7.93e+03 4.82e+03)
[03/12 15:15:49     78s]               Est.  stn bbox = 1.469e+04 (9.53e+03 5.16e+03)
[03/12 15:15:49     78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1874.2M
[03/12 15:15:49     78s] OPERPROF: Starting npMain at level 1, MEM:1874.2M, EPOCH TIME: 1741814149.079547
[03/12 15:15:49     78s] OPERPROF:   Starting npPlace at level 2, MEM:1874.2M, EPOCH TIME: 1741814149.080680
[03/12 15:15:49     78s] OPERPROF:   Finished npPlace at level 2, CPU:0.086, REAL:0.088, MEM:1876.6M, EPOCH TIME: 1741814149.168611
[03/12 15:15:49     78s] OPERPROF: Finished npMain at level 1, CPU:0.088, REAL:0.090, MEM:1876.6M, EPOCH TIME: 1741814149.169386
[03/12 15:15:49     78s] Legalizing MH Cells... 0 / 0 (level 6)
[03/12 15:15:49     78s] No instances found in the vector
[03/12 15:15:49     78s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1876.6M, DRC: 0)
[03/12 15:15:49     78s] 0 (out of 0) MH cells were successfully legalized.
[03/12 15:15:49     78s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1876.6M, EPOCH TIME: 1741814149.169568
[03/12 15:15:49     78s] Starting Early Global Route rough congestion estimation: mem = 1876.6M
[03/12 15:15:49     78s] (I)      ==================== Layers =====================
[03/12 15:15:49     78s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:15:49     78s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/12 15:15:49     78s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:15:49     78s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[03/12 15:15:49     78s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[03/12 15:15:49     78s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[03/12 15:15:49     78s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[03/12 15:15:49     78s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[03/12 15:15:49     78s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[03/12 15:15:49     78s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[03/12 15:15:49     78s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[03/12 15:15:49     78s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[03/12 15:15:49     78s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[03/12 15:15:49     78s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[03/12 15:15:49     78s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[03/12 15:15:49     78s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[03/12 15:15:49     78s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[03/12 15:15:49     78s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[03/12 15:15:49     78s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[03/12 15:15:49     78s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[03/12 15:15:49     78s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[03/12 15:15:49     78s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[03/12 15:15:49     78s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[03/12 15:15:49     78s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[03/12 15:15:49     78s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[03/12 15:15:49     78s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:15:49     78s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/12 15:15:49     78s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[03/12 15:15:49     78s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[03/12 15:15:49     78s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[03/12 15:15:49     78s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[03/12 15:15:49     78s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[03/12 15:15:49     78s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[03/12 15:15:49     78s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[03/12 15:15:49     78s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[03/12 15:15:49     78s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[03/12 15:15:49     78s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[03/12 15:15:49     78s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[03/12 15:15:49     78s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[03/12 15:15:49     78s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[03/12 15:15:49     78s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:15:49     78s] (I)      Started Import and model ( Curr Mem: 1876.62 MB )
[03/12 15:15:49     78s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:15:49     78s] (I)      == Non-default Options ==
[03/12 15:15:49     78s] (I)      Print mode                                         : 2
[03/12 15:15:49     78s] (I)      Stop if highly congested                           : false
[03/12 15:15:49     78s] (I)      Maximum routing layer                              : 11
[03/12 15:15:49     78s] (I)      Assign partition pins                              : false
[03/12 15:15:49     78s] (I)      Support large GCell                                : true
[03/12 15:15:49     78s] (I)      Number of threads                                  : 1
[03/12 15:15:49     78s] (I)      Number of rows per GCell                           : 5
[03/12 15:15:49     78s] (I)      Max num rows per GCell                             : 32
[03/12 15:15:49     78s] (I)      Method to set GCell size                           : row
[03/12 15:15:49     78s] (I)      Counted 956 PG shapes. We will not process PG shapes layer by layer.
[03/12 15:15:49     78s] (I)      Use row-based GCell size
[03/12 15:15:49     78s] (I)      Use row-based GCell align
[03/12 15:15:49     78s] (I)      layer 0 area = 80000
[03/12 15:15:49     78s] (I)      layer 1 area = 80000
[03/12 15:15:49     78s] (I)      layer 2 area = 80000
[03/12 15:15:49     78s] (I)      layer 3 area = 80000
[03/12 15:15:49     78s] (I)      layer 4 area = 80000
[03/12 15:15:49     78s] (I)      layer 5 area = 80000
[03/12 15:15:49     78s] (I)      layer 6 area = 80000
[03/12 15:15:49     78s] (I)      layer 7 area = 80000
[03/12 15:15:49     78s] (I)      layer 8 area = 80000
[03/12 15:15:49     78s] (I)      layer 9 area = 400000
[03/12 15:15:49     78s] (I)      layer 10 area = 400000
[03/12 15:15:49     78s] (I)      GCell unit size   : 3420
[03/12 15:15:49     78s] (I)      GCell multiplier  : 5
[03/12 15:15:49     78s] (I)      GCell row height  : 3420
[03/12 15:15:49     78s] (I)      Actual row height : 3420
[03/12 15:15:49     78s] (I)      GCell align ref   : 520000 520600
[03/12 15:15:49     78s] [NR-eGR] Track table information for default rule: 
[03/12 15:15:49     78s] [NR-eGR] Metal1 has single uniform track structure
[03/12 15:15:49     78s] [NR-eGR] Metal2 has single uniform track structure
[03/12 15:15:49     78s] [NR-eGR] Metal3 has single uniform track structure
[03/12 15:15:49     78s] [NR-eGR] Metal4 has single uniform track structure
[03/12 15:15:49     78s] [NR-eGR] Metal5 has single uniform track structure
[03/12 15:15:49     78s] [NR-eGR] Metal6 has single uniform track structure
[03/12 15:15:49     78s] [NR-eGR] Metal7 has single uniform track structure
[03/12 15:15:49     78s] [NR-eGR] Metal8 has single uniform track structure
[03/12 15:15:49     78s] [NR-eGR] Metal9 has single uniform track structure
[03/12 15:15:49     78s] [NR-eGR] Metal10 has single uniform track structure
[03/12 15:15:49     78s] [NR-eGR] Metal11 has single uniform track structure
[03/12 15:15:49     78s] (I)      ==================== Default via =====================
[03/12 15:15:49     78s] (I)      +----+------------------+----------------------------+
[03/12 15:15:49     78s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[03/12 15:15:49     78s] (I)      +----+------------------+----------------------------+
[03/12 15:15:49     78s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[03/12 15:15:49     78s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[03/12 15:15:49     78s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[03/12 15:15:49     78s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[03/12 15:15:49     78s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[03/12 15:15:49     78s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[03/12 15:15:49     78s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[03/12 15:15:49     78s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[03/12 15:15:49     78s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[03/12 15:15:49     78s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[03/12 15:15:49     78s] (I)      +----+------------------+----------------------------+
[03/12 15:15:49     78s] [NR-eGR] Read 424 PG shapes
[03/12 15:15:49     78s] [NR-eGR] Read 0 clock shapes
[03/12 15:15:49     78s] [NR-eGR] Read 0 other shapes
[03/12 15:15:49     78s] [NR-eGR] #Routing Blockages  : 0
[03/12 15:15:49     78s] [NR-eGR] #Instance Blockages : 1324
[03/12 15:15:49     78s] [NR-eGR] #PG Blockages       : 424
[03/12 15:15:49     78s] [NR-eGR] #Halo Blockages     : 0
[03/12 15:15:49     78s] [NR-eGR] #Boundary Blockages : 0
[03/12 15:15:49     78s] [NR-eGR] #Clock Blockages    : 0
[03/12 15:15:49     78s] [NR-eGR] #Other Blockages    : 0
[03/12 15:15:49     78s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/12 15:15:49     78s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/12 15:15:49     78s] [NR-eGR] Read 567 nets ( ignored 0 )
[03/12 15:15:49     78s] (I)      early_global_route_priority property id does not exist.
[03/12 15:15:49     78s] (I)      Read Num Blocks=1748  Num Prerouted Wires=0  Num CS=0
[03/12 15:15:49     78s] (I)      Layer 1 (V) : #blockages 454 : #preroutes 0
[03/12 15:15:49     78s] (I)      Layer 2 (H) : #blockages 84 : #preroutes 0
[03/12 15:15:49     78s] (I)      Layer 3 (V) : #blockages 882 : #preroutes 0
[03/12 15:15:49     78s] (I)      Layer 4 (H) : #blockages 42 : #preroutes 0
[03/12 15:15:49     78s] (I)      Layer 5 (V) : #blockages 42 : #preroutes 0
[03/12 15:15:49     78s] (I)      Layer 6 (H) : #blockages 42 : #preroutes 0
[03/12 15:15:49     78s] (I)      Layer 7 (V) : #blockages 42 : #preroutes 0
[03/12 15:15:49     78s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[03/12 15:15:49     78s] (I)      Layer 9 (V) : #blockages 42 : #preroutes 0
[03/12 15:15:49     78s] (I)      Layer 10 (H) : #blockages 76 : #preroutes 0
[03/12 15:15:49     78s] (I)      Number of ignored nets                =      0
[03/12 15:15:49     78s] (I)      Number of connected nets              =      0
[03/12 15:15:49     78s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/12 15:15:49     78s] (I)      Number of clock nets                  =      0.  Ignored: No
[03/12 15:15:49     78s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/12 15:15:49     78s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/12 15:15:49     78s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/12 15:15:49     78s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/12 15:15:49     78s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/12 15:15:49     78s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/12 15:15:49     78s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/12 15:15:49     78s] (I)      Ndr track 0 does not exist
[03/12 15:15:49     78s] (I)      ---------------------Grid Graph Info--------------------
[03/12 15:15:49     78s] (I)      Routing area        : (0, 0) - (2640000, 1560000)
[03/12 15:15:49     78s] (I)      Core area           : (520000, 520600) - (2120000, 1036740)
[03/12 15:15:49     78s] (I)      Site width          :   400  (dbu)
[03/12 15:15:49     78s] (I)      Row height          :  3420  (dbu)
[03/12 15:15:49     78s] (I)      GCell row height    :  3420  (dbu)
[03/12 15:15:49     78s] (I)      GCell width         : 17100  (dbu)
[03/12 15:15:49     78s] (I)      GCell height        : 17100  (dbu)
[03/12 15:15:49     78s] (I)      Grid                :   155    92    11
[03/12 15:15:49     78s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/12 15:15:49     78s] (I)      Vertical capacity   :     0 17100     0 17100     0 17100     0 17100     0 17100     0
[03/12 15:15:49     78s] (I)      Horizontal capacity :     0     0 17100     0 17100     0 17100     0 17100     0 17100
[03/12 15:15:49     78s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/12 15:15:49     78s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/12 15:15:49     78s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/12 15:15:49     78s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/12 15:15:49     78s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1140
[03/12 15:15:49     78s] (I)      Num tracks per GCell: 71.25 42.75 45.00 42.75 45.00 42.75 45.00 42.75 45.00 17.10 18.00
[03/12 15:15:49     78s] (I)      Total num of tracks :  4105  6600  4105  6600  4105  6600  4105  6600  4105  2639  1641
[03/12 15:15:49     78s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[03/12 15:15:49     78s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[03/12 15:15:49     78s] (I)      --------------------------------------------------------
[03/12 15:15:49     78s] 
[03/12 15:15:49     78s] [NR-eGR] ============ Routing rule table ============
[03/12 15:15:49     78s] [NR-eGR] Rule id: 0  Nets: 533
[03/12 15:15:49     78s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/12 15:15:49     78s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[03/12 15:15:49     78s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[03/12 15:15:49     78s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:15:49     78s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:15:49     78s] [NR-eGR] ========================================
[03/12 15:15:49     78s] [NR-eGR] 
[03/12 15:15:49     78s] (I)      =============== Blocked Tracks ===============
[03/12 15:15:49     78s] (I)      +-------+---------+----------+---------------+
[03/12 15:15:49     78s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/12 15:15:49     78s] (I)      +-------+---------+----------+---------------+
[03/12 15:15:49     78s] (I)      |     1 |       0 |        0 |         0.00% |
[03/12 15:15:49     78s] (I)      |     2 |  607200 |   474066 |        78.07% |
[03/12 15:15:49     78s] (I)      |     3 |  636275 |   483209 |        75.94% |
[03/12 15:15:49     78s] (I)      |     4 |  607200 |   464468 |        76.49% |
[03/12 15:15:49     78s] (I)      |     5 |  636275 |   483209 |        75.94% |
[03/12 15:15:49     78s] (I)      |     6 |  607200 |   464468 |        76.49% |
[03/12 15:15:49     78s] (I)      |     7 |  636275 |   483209 |        75.94% |
[03/12 15:15:49     78s] (I)      |     8 |  607200 |   464468 |        76.49% |
[03/12 15:15:49     78s] (I)      |     9 |  636275 |   483209 |        75.94% |
[03/12 15:15:49     78s] (I)      |    10 |  242788 |   187381 |        77.18% |
[03/12 15:15:49     78s] (I)      |    11 |  254355 |   193245 |        75.97% |
[03/12 15:15:49     78s] (I)      +-------+---------+----------+---------------+
[03/12 15:15:49     78s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1876.62 MB )
[03/12 15:15:49     78s] (I)      Reset routing kernel
[03/12 15:15:49     78s] (I)      numLocalWires=1080  numGlobalNetBranches=218  numLocalNetBranches=323
[03/12 15:15:49     78s] (I)      totalPins=1460  totalGlobalPin=665 (45.55%)
[03/12 15:15:49     78s] (I)      total 2D Cap : 1348979 = (691476 H, 657503 V)
[03/12 15:15:49     78s] (I)      
[03/12 15:15:49     78s] (I)      ============  Phase 1a Route ============
[03/12 15:15:49     78s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/12 15:15:49     78s] (I)      Usage: 1566 = (955 H, 611 V) = (0.14% H, 0.09% V) = (8.165e+03um H, 5.224e+03um V)
[03/12 15:15:49     78s] (I)      
[03/12 15:15:49     78s] (I)      ============  Phase 1b Route ============
[03/12 15:15:49     78s] (I)      Usage: 1566 = (955 H, 611 V) = (0.14% H, 0.09% V) = (8.165e+03um H, 5.224e+03um V)
[03/12 15:15:49     78s] (I)      eGR overflow: 0.00% H + 0.00% V
[03/12 15:15:49     78s] 
[03/12 15:15:49     78s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/12 15:15:49     78s] Finished Early Global Route rough congestion estimation: mem = 1876.6M
[03/12 15:15:49     78s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.018, REAL:0.018, MEM:1876.6M, EPOCH TIME: 1741814149.187107
[03/12 15:15:49     78s] earlyGlobalRoute rough estimation gcell size 5 row height
[03/12 15:15:49     78s] OPERPROF: Starting CDPad at level 1, MEM:1876.6M, EPOCH TIME: 1741814149.187129
[03/12 15:15:49     78s] CDPadU 0.008 -> 0.008. R=0.007, N=426, GS=8.550
[03/12 15:15:49     78s] OPERPROF: Finished CDPad at level 1, CPU:0.013, REAL:0.013, MEM:1876.6M, EPOCH TIME: 1741814149.200504
[03/12 15:15:49     78s] OPERPROF: Starting npMain at level 1, MEM:1876.6M, EPOCH TIME: 1741814149.200664
[03/12 15:15:49     78s] OPERPROF:   Starting npPlace at level 2, MEM:1876.6M, EPOCH TIME: 1741814149.202070
[03/12 15:15:49     78s] OPERPROF:   Finished npPlace at level 2, CPU:0.011, REAL:0.011, MEM:1876.6M, EPOCH TIME: 1741814149.213110
[03/12 15:15:49     78s] OPERPROF: Finished npMain at level 1, CPU:0.013, REAL:0.014, MEM:1876.6M, EPOCH TIME: 1741814149.214223
[03/12 15:15:49     78s] Global placement CDP skipped at cutLevel 11.
[03/12 15:15:49     78s] Iteration 11: Total net bbox = 1.284e+04 (7.98e+03 4.85e+03)
[03/12 15:15:49     78s]               Est.  stn bbox = 1.476e+04 (9.58e+03 5.18e+03)
[03/12 15:15:49     78s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1876.6M
[03/12 15:15:49     78s] Iteration 12: Total net bbox = 1.284e+04 (7.98e+03 4.85e+03)
[03/12 15:15:49     78s]               Est.  stn bbox = 1.476e+04 (9.58e+03 5.18e+03)
[03/12 15:15:49     78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1876.6M
[03/12 15:15:49     78s] Legalizing MH Cells... 0 / 0 (level 9)
[03/12 15:15:49     78s] No instances found in the vector
[03/12 15:15:49     78s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1876.6M, DRC: 0)
[03/12 15:15:49     78s] 0 (out of 0) MH cells were successfully legalized.
[03/12 15:15:49     78s] OPERPROF: Starting npMain at level 1, MEM:1876.6M, EPOCH TIME: 1741814149.218781
[03/12 15:15:49     78s] OPERPROF:   Starting npPlace at level 2, MEM:1876.6M, EPOCH TIME: 1741814149.219845
[03/12 15:15:49     79s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1880.6M, EPOCH TIME: 1741814149.434964
[03/12 15:15:49     79s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1882.6M, EPOCH TIME: 1741814149.435319
[03/12 15:15:49     79s] OPERPROF:   Finished npPlace at level 2, CPU:0.212, REAL:0.216, MEM:1882.6M, EPOCH TIME: 1741814149.435412
[03/12 15:15:49     79s] OPERPROF: Finished npMain at level 1, CPU:0.214, REAL:0.217, MEM:1882.6M, EPOCH TIME: 1741814149.436218
[03/12 15:15:49     79s] Iteration 13: Total net bbox = 1.349e+04 (8.48e+03 5.02e+03)
[03/12 15:15:49     79s]               Est.  stn bbox = 1.547e+04 (1.01e+04 5.36e+03)
[03/12 15:15:49     79s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1882.6M
[03/12 15:15:49     79s] Iteration 14: Total net bbox = 1.349e+04 (8.48e+03 5.02e+03)
[03/12 15:15:49     79s]               Est.  stn bbox = 1.547e+04 (1.01e+04 5.36e+03)
[03/12 15:15:49     79s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1882.6M
[03/12 15:15:49     79s] [adp] clock
[03/12 15:15:49     79s] [adp] weight, nr nets, wire length
[03/12 15:15:49     79s] [adp]      0        0  0.000000
[03/12 15:15:49     79s] [adp] data
[03/12 15:15:49     79s] [adp] weight, nr nets, wire length
[03/12 15:15:49     79s] [adp]      0      567  13494.611500
[03/12 15:15:49     79s] [adp] 0.000000|0.000000|0.000000
[03/12 15:15:49     79s] Iteration 15: Total net bbox = 1.349e+04 (8.48e+03 5.02e+03)
[03/12 15:15:49     79s]               Est.  stn bbox = 1.547e+04 (1.01e+04 5.36e+03)
[03/12 15:15:49     79s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1882.6M
[03/12 15:15:49     79s] *** cost = 1.349e+04 (8.48e+03 5.02e+03) (cpu for global=0:00:00.6) real=0:00:01.0***
[03/12 15:15:49     79s] Saved padding area to DB
[03/12 15:15:49     79s] All LLGs are deleted
[03/12 15:15:49     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:15:49     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:15:49     79s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1882.6M, EPOCH TIME: 1741814149.440349
[03/12 15:15:49     79s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1882.6M, EPOCH TIME: 1741814149.440386
[03/12 15:15:49     79s] Solver runtime cpu: 0:00:00.4 real: 0:00:00.4
[03/12 15:15:49     79s] Core Placement runtime cpu: 0:00:00.6 real: 0:00:01.0
[03/12 15:15:49     79s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/12 15:15:49     79s] Type 'man IMPSP-9025' for more detail.
[03/12 15:15:49     79s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1882.6M, EPOCH TIME: 1741814149.441112
[03/12 15:15:49     79s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1882.6M, EPOCH TIME: 1741814149.441133
[03/12 15:15:49     79s] Processing tracks to init pin-track alignment.
[03/12 15:15:49     79s] z: 2, totalTracks: 1
[03/12 15:15:49     79s] z: 4, totalTracks: 1
[03/12 15:15:49     79s] z: 6, totalTracks: 1
[03/12 15:15:49     79s] z: 8, totalTracks: 1
[03/12 15:15:49     79s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:15:49     79s] All LLGs are deleted
[03/12 15:15:49     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:15:49     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:15:49     79s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1882.6M, EPOCH TIME: 1741814149.442291
[03/12 15:15:49     79s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1882.6M, EPOCH TIME: 1741814149.442319
[03/12 15:15:49     79s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1882.6M, EPOCH TIME: 1741814149.442388
[03/12 15:15:49     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:15:49     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:15:49     79s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1882.6M, EPOCH TIME: 1741814149.443032
[03/12 15:15:49     79s] Max number of tech site patterns supported in site array is 256.
[03/12 15:15:49     79s] Core basic site is CoreSite
[03/12 15:15:49     79s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1882.6M, EPOCH TIME: 1741814149.453454
[03/12 15:15:49     79s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:15:49     79s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/12 15:15:49     79s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1882.6M, EPOCH TIME: 1741814149.453662
[03/12 15:15:49     79s] for llg polynomial_top, rowPatternHgt is 8840, rowPatternNrRow is 2
[03/12 15:15:49     79s] Fast DP-INIT is on for default
[03/12 15:15:49     79s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:15:49     79s] Atter site array init, number of instance map data is 0.
[03/12 15:15:49     79s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.013, REAL:0.013, MEM:1882.6M, EPOCH TIME: 1741814149.455706
[03/12 15:15:49     79s] 
[03/12 15:15:49     79s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:15:49     79s] OPERPROF:       Starting CMU at level 4, MEM:1882.6M, EPOCH TIME: 1741814149.456265
[03/12 15:15:49     79s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1882.6M, EPOCH TIME: 1741814149.456332
[03/12 15:15:49     79s] 
[03/12 15:15:49     79s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:15:49     79s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.014, REAL:0.014, MEM:1882.6M, EPOCH TIME: 1741814149.456557
[03/12 15:15:49     79s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1882.6M, EPOCH TIME: 1741814149.456570
[03/12 15:15:49     79s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1882.6M, EPOCH TIME: 1741814149.456781
[03/12 15:15:49     79s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1882.6MB).
[03/12 15:15:49     79s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.017, REAL:0.017, MEM:1882.6M, EPOCH TIME: 1741814149.458480
[03/12 15:15:49     79s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.017, REAL:0.017, MEM:1882.6M, EPOCH TIME: 1741814149.458491
[03/12 15:15:49     79s] TDRefine: refinePlace mode is spiral
[03/12 15:15:49     79s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.424750.2
[03/12 15:15:49     79s] OPERPROF: Starting RefinePlace at level 1, MEM:1882.6M, EPOCH TIME: 1741814149.458517
[03/12 15:15:49     79s] *** Starting refinePlace (0:01:19 mem=1882.6M) ***
[03/12 15:15:49     79s] Total net bbox length = 1.349e+04 (8.479e+03 5.016e+03) (ext = 7.624e+03)
[03/12 15:15:49     79s] 
[03/12 15:15:49     79s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:15:49     79s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/12 15:15:49     79s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:15:49     79s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:15:49     79s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1882.6M, EPOCH TIME: 1741814149.460002
[03/12 15:15:49     79s] Starting refinePlace ...
[03/12 15:15:49     79s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:15:49     79s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:15:49     79s]   Spread Effort: high, standalone mode, useDDP on.
[03/12 15:15:49     79s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1882.6MB) @(0:01:19 - 0:01:19).
[03/12 15:15:49     79s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/12 15:15:49     79s] wireLenOptFixPriorityInst 0 inst fixed
[03/12 15:15:49     79s] Placement tweakage begins.
[03/12 15:15:49     79s] wire length = 1.412e+04
[03/12 15:15:49     79s] wire length = 1.410e+04
[03/12 15:15:49     79s] Placement tweakage ends.
[03/12 15:15:49     79s] Move report: tweak moves 28 insts, mean move: 1.83 um, max move: 6.97 um 
[03/12 15:15:49     79s] 	Max move on inst (polynomialCore/mult_55/U95): (645.04, 317.14) --> (640.15, 315.06)
[03/12 15:15:49     79s] 
[03/12 15:15:49     79s] Running Spiral with 1 thread in Normal Mode  fetchWidth=56 
[03/12 15:15:49     79s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f617e8149b8.
[03/12 15:15:49     79s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[03/12 15:15:49     79s] Move report: legalization moves 426 insts, mean move: 1.29 um, max move: 6.01 um spiral
[03/12 15:15:49     79s] 	Max move on inst (polynomialCore/mult_55/S2_5_1): (637.03, 313.47) --> (632.60, 315.05)
[03/12 15:15:49     79s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/12 15:15:49     79s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/12 15:15:49     79s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1853.7MB) @(0:01:19 - 0:01:19).
[03/12 15:15:49     79s] Move report: Detail placement moves 426 insts, mean move: 1.38 um, max move: 7.73 um 
[03/12 15:15:49     79s] 	Max move on inst (polynomialCore/mult_55/U95): (645.04, 317.14) --> (639.40, 315.05)
[03/12 15:15:49     79s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1853.7MB
[03/12 15:15:49     79s] Statistics of distance of Instance movement in refine placement:
[03/12 15:15:49     79s]   maximum (X+Y) =         7.73 um
[03/12 15:15:49     79s]   inst (polynomialCore/mult_55/U95) with max move: (645.039, 317.139) -> (639.4, 315.05)
[03/12 15:15:49     79s]   mean    (X+Y) =         1.38 um
[03/12 15:15:49     79s] Summary Report:
[03/12 15:15:49     79s] Instances move: 426 (out of 426 movable)
[03/12 15:15:49     79s] Instances flipped: 0
[03/12 15:15:49     79s] Mean displacement: 1.38 um
[03/12 15:15:49     79s] Max displacement: 7.73 um (Instance: polynomialCore/mult_55/U95) (645.039, 317.139) -> (639.4, 315.05)
[03/12 15:15:49     79s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
[03/12 15:15:49     79s] Total instances moved : 426
[03/12 15:15:49     79s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.017, REAL:0.016, MEM:1853.7M, EPOCH TIME: 1741814149.476016
[03/12 15:15:49     79s] Total net bbox length = 1.380e+04 (8.579e+03 5.217e+03) (ext = 7.621e+03)
[03/12 15:15:49     79s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1853.7MB
[03/12 15:15:49     79s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1853.7MB) @(0:01:19 - 0:01:19).
[03/12 15:15:49     79s] *** Finished refinePlace (0:01:19 mem=1853.7M) ***
[03/12 15:15:49     79s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.424750.2
[03/12 15:15:49     79s] OPERPROF: Finished RefinePlace at level 1, CPU:0.019, REAL:0.018, MEM:1853.7M, EPOCH TIME: 1741814149.476155
[03/12 15:15:49     79s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1853.7M, EPOCH TIME: 1741814149.476166
[03/12 15:15:49     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:428).
[03/12 15:15:49     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:15:49     79s] All LLGs are deleted
[03/12 15:15:49     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:15:49     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:15:49     79s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1853.7M, EPOCH TIME: 1741814149.476729
[03/12 15:15:49     79s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1853.7M, EPOCH TIME: 1741814149.476761
[03/12 15:15:49     79s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1848.7M, EPOCH TIME: 1741814149.477844
[03/12 15:15:49     79s] *** End of Placement (cpu=0:00:00.7, real=0:00:01.0, mem=1848.7M) ***
[03/12 15:15:49     79s] Processing tracks to init pin-track alignment.
[03/12 15:15:49     79s] z: 2, totalTracks: 1
[03/12 15:15:49     79s] z: 4, totalTracks: 1
[03/12 15:15:49     79s] z: 6, totalTracks: 1
[03/12 15:15:49     79s] z: 8, totalTracks: 1
[03/12 15:15:49     79s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:15:49     79s] All LLGs are deleted
[03/12 15:15:49     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:15:49     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:15:49     79s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1848.7M, EPOCH TIME: 1741814149.479010
[03/12 15:15:49     79s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1848.7M, EPOCH TIME: 1741814149.479041
[03/12 15:15:49     79s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1848.7M, EPOCH TIME: 1741814149.479103
[03/12 15:15:49     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:15:49     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:15:49     79s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1848.7M, EPOCH TIME: 1741814149.479765
[03/12 15:15:49     79s] Max number of tech site patterns supported in site array is 256.
[03/12 15:15:49     79s] Core basic site is CoreSite
[03/12 15:15:49     79s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1848.7M, EPOCH TIME: 1741814149.490494
[03/12 15:15:49     79s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:15:49     79s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/12 15:15:49     79s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1848.7M, EPOCH TIME: 1741814149.490670
[03/12 15:15:49     79s] for llg polynomial_top, rowPatternHgt is 8840, rowPatternNrRow is 2
[03/12 15:15:49     79s] Fast DP-INIT is on for default
[03/12 15:15:49     79s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:15:49     79s] Atter site array init, number of instance map data is 0.
[03/12 15:15:49     79s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1848.7M, EPOCH TIME: 1741814149.492865
[03/12 15:15:49     79s] 
[03/12 15:15:49     79s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:15:49     79s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.015, MEM:1848.7M, EPOCH TIME: 1741814149.493633
[03/12 15:15:49     79s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1848.7M, EPOCH TIME: 1741814149.495300
[03/12 15:15:49     79s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1848.7M, EPOCH TIME: 1741814149.495524
[03/12 15:15:49     79s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.001, REAL:0.001, MEM:1864.7M, EPOCH TIME: 1741814149.496742
[03/12 15:15:49     79s] default core: bins with density > 0.750 =  0.00 % ( 0 / 564 )
[03/12 15:15:49     79s] Density distribution unevenness ratio = 95.030%
[03/12 15:15:49     79s] Density distribution unevenness ratio (U70) = 0.000%
[03/12 15:15:49     79s] Density distribution unevenness ratio (U80) = 0.000%
[03/12 15:15:49     79s] Density distribution unevenness ratio (U90) = 0.000%
[03/12 15:15:49     79s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.001, REAL:0.001, MEM:1864.7M, EPOCH TIME: 1741814149.496789
[03/12 15:15:49     79s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1864.7M, EPOCH TIME: 1741814149.496800
[03/12 15:15:49     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:15:49     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:15:49     79s] All LLGs are deleted
[03/12 15:15:49     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:15:49     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:15:49     79s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1864.7M, EPOCH TIME: 1741814149.497329
[03/12 15:15:49     79s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1864.7M, EPOCH TIME: 1741814149.497351
[03/12 15:15:49     79s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1864.7M, EPOCH TIME: 1741814149.497775
[03/12 15:15:49     79s] Info: Disable timing driven in postCTS congRepair.
[03/12 15:15:49     79s] 
[03/12 15:15:49     79s] Starting congRepair ...
[03/12 15:15:49     79s] User Input Parameters:
[03/12 15:15:49     79s] - Congestion Driven    : On
[03/12 15:15:49     79s] - Timing Driven        : Off
[03/12 15:15:49     79s] - Area-Violation Based : On
[03/12 15:15:49     79s] - Start Rollback Level : -5
[03/12 15:15:49     79s] - Legalized            : On
[03/12 15:15:49     79s] - Window Based         : Off
[03/12 15:15:49     79s] - eDen incr mode       : Off
[03/12 15:15:49     79s] - Small incr mode      : Off
[03/12 15:15:49     79s] 
[03/12 15:15:49     79s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1864.7M, EPOCH TIME: 1741814149.500439
[03/12 15:15:49     79s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:1864.7M, EPOCH TIME: 1741814149.504485
[03/12 15:15:49     79s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1864.7M, EPOCH TIME: 1741814149.504518
[03/12 15:15:49     79s] Starting Early Global Route congestion estimation: mem = 1864.7M
[03/12 15:15:49     79s] (I)      ==================== Layers =====================
[03/12 15:15:49     79s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:15:49     79s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/12 15:15:49     79s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:15:49     79s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[03/12 15:15:49     79s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[03/12 15:15:49     79s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[03/12 15:15:49     79s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[03/12 15:15:49     79s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[03/12 15:15:49     79s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[03/12 15:15:49     79s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[03/12 15:15:49     79s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[03/12 15:15:49     79s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[03/12 15:15:49     79s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[03/12 15:15:49     79s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[03/12 15:15:49     79s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[03/12 15:15:49     79s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[03/12 15:15:49     79s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[03/12 15:15:49     79s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[03/12 15:15:49     79s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[03/12 15:15:49     79s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[03/12 15:15:49     79s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[03/12 15:15:49     79s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[03/12 15:15:49     79s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[03/12 15:15:49     79s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[03/12 15:15:49     79s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[03/12 15:15:49     79s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:15:49     79s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/12 15:15:49     79s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[03/12 15:15:49     79s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[03/12 15:15:49     79s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[03/12 15:15:49     79s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[03/12 15:15:49     79s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[03/12 15:15:49     79s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[03/12 15:15:49     79s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[03/12 15:15:49     79s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[03/12 15:15:49     79s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[03/12 15:15:49     79s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[03/12 15:15:49     79s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[03/12 15:15:49     79s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[03/12 15:15:49     79s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[03/12 15:15:49     79s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:15:49     79s] (I)      Started Import and model ( Curr Mem: 1864.68 MB )
[03/12 15:15:49     79s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:15:49     79s] (I)      == Non-default Options ==
[03/12 15:15:49     79s] (I)      Maximum routing layer                              : 11
[03/12 15:15:49     79s] (I)      Number of threads                                  : 1
[03/12 15:15:49     79s] (I)      Use non-blocking free Dbs wires                    : false
[03/12 15:15:49     79s] (I)      Method to set GCell size                           : row
[03/12 15:15:49     79s] (I)      Counted 956 PG shapes. We will not process PG shapes layer by layer.
[03/12 15:15:49     79s] (I)      Use row-based GCell size
[03/12 15:15:49     79s] (I)      Use row-based GCell align
[03/12 15:15:49     79s] (I)      layer 0 area = 80000
[03/12 15:15:49     79s] (I)      layer 1 area = 80000
[03/12 15:15:49     79s] (I)      layer 2 area = 80000
[03/12 15:15:49     79s] (I)      layer 3 area = 80000
[03/12 15:15:49     79s] (I)      layer 4 area = 80000
[03/12 15:15:49     79s] (I)      layer 5 area = 80000
[03/12 15:15:49     79s] (I)      layer 6 area = 80000
[03/12 15:15:49     79s] (I)      layer 7 area = 80000
[03/12 15:15:49     79s] (I)      layer 8 area = 80000
[03/12 15:15:49     79s] (I)      layer 9 area = 400000
[03/12 15:15:49     79s] (I)      layer 10 area = 400000
[03/12 15:15:49     79s] (I)      GCell unit size   : 3420
[03/12 15:15:49     79s] (I)      GCell multiplier  : 1
[03/12 15:15:49     79s] (I)      GCell row height  : 3420
[03/12 15:15:49     79s] (I)      Actual row height : 3420
[03/12 15:15:49     79s] (I)      GCell align ref   : 520000 520600
[03/12 15:15:49     79s] [NR-eGR] Track table information for default rule: 
[03/12 15:15:49     79s] [NR-eGR] Metal1 has single uniform track structure
[03/12 15:15:49     79s] [NR-eGR] Metal2 has single uniform track structure
[03/12 15:15:49     79s] [NR-eGR] Metal3 has single uniform track structure
[03/12 15:15:49     79s] [NR-eGR] Metal4 has single uniform track structure
[03/12 15:15:49     79s] [NR-eGR] Metal5 has single uniform track structure
[03/12 15:15:49     79s] [NR-eGR] Metal6 has single uniform track structure
[03/12 15:15:49     79s] [NR-eGR] Metal7 has single uniform track structure
[03/12 15:15:49     79s] [NR-eGR] Metal8 has single uniform track structure
[03/12 15:15:49     79s] [NR-eGR] Metal9 has single uniform track structure
[03/12 15:15:49     79s] [NR-eGR] Metal10 has single uniform track structure
[03/12 15:15:49     79s] [NR-eGR] Metal11 has single uniform track structure
[03/12 15:15:49     79s] (I)      ==================== Default via =====================
[03/12 15:15:49     79s] (I)      +----+------------------+----------------------------+
[03/12 15:15:49     79s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[03/12 15:15:49     79s] (I)      +----+------------------+----------------------------+
[03/12 15:15:49     79s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[03/12 15:15:49     79s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[03/12 15:15:49     79s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[03/12 15:15:49     79s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[03/12 15:15:49     79s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[03/12 15:15:49     79s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[03/12 15:15:49     79s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[03/12 15:15:49     79s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[03/12 15:15:49     79s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[03/12 15:15:49     79s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[03/12 15:15:49     79s] (I)      +----+------------------+----------------------------+
[03/12 15:15:49     79s] [NR-eGR] Read 424 PG shapes
[03/12 15:15:49     79s] [NR-eGR] Read 0 clock shapes
[03/12 15:15:49     79s] [NR-eGR] Read 0 other shapes
[03/12 15:15:49     79s] [NR-eGR] #Routing Blockages  : 0
[03/12 15:15:49     79s] [NR-eGR] #Instance Blockages : 1324
[03/12 15:15:49     79s] [NR-eGR] #PG Blockages       : 424
[03/12 15:15:49     79s] [NR-eGR] #Halo Blockages     : 0
[03/12 15:15:49     79s] [NR-eGR] #Boundary Blockages : 0
[03/12 15:15:49     79s] [NR-eGR] #Clock Blockages    : 0
[03/12 15:15:49     79s] [NR-eGR] #Other Blockages    : 0
[03/12 15:15:49     79s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/12 15:15:49     79s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/12 15:15:49     79s] [NR-eGR] Read 567 nets ( ignored 0 )
[03/12 15:15:49     79s] (I)      early_global_route_priority property id does not exist.
[03/12 15:15:49     79s] (I)      Read Num Blocks=1748  Num Prerouted Wires=0  Num CS=0
[03/12 15:15:49     79s] (I)      Layer 1 (V) : #blockages 454 : #preroutes 0
[03/12 15:15:49     79s] (I)      Layer 2 (H) : #blockages 84 : #preroutes 0
[03/12 15:15:49     79s] (I)      Layer 3 (V) : #blockages 882 : #preroutes 0
[03/12 15:15:49     79s] (I)      Layer 4 (H) : #blockages 42 : #preroutes 0
[03/12 15:15:49     79s] (I)      Layer 5 (V) : #blockages 42 : #preroutes 0
[03/12 15:15:49     79s] (I)      Layer 6 (H) : #blockages 42 : #preroutes 0
[03/12 15:15:49     79s] (I)      Layer 7 (V) : #blockages 42 : #preroutes 0
[03/12 15:15:49     79s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[03/12 15:15:49     79s] (I)      Layer 9 (V) : #blockages 42 : #preroutes 0
[03/12 15:15:49     79s] (I)      Layer 10 (H) : #blockages 76 : #preroutes 0
[03/12 15:15:49     79s] (I)      Number of ignored nets                =      0
[03/12 15:15:49     79s] (I)      Number of connected nets              =      0
[03/12 15:15:49     79s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/12 15:15:49     79s] (I)      Number of clock nets                  =      0.  Ignored: No
[03/12 15:15:49     79s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/12 15:15:49     79s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/12 15:15:49     79s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/12 15:15:49     79s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/12 15:15:49     79s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/12 15:15:49     79s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/12 15:15:49     79s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/12 15:15:49     79s] (I)      Ndr track 0 does not exist
[03/12 15:15:49     79s] (I)      ---------------------Grid Graph Info--------------------
[03/12 15:15:49     79s] (I)      Routing area        : (0, 0) - (2640000, 1560000)
[03/12 15:15:49     79s] (I)      Core area           : (520000, 520600) - (2120000, 1036740)
[03/12 15:15:49     79s] (I)      Site width          :   400  (dbu)
[03/12 15:15:49     79s] (I)      Row height          :  3420  (dbu)
[03/12 15:15:49     79s] (I)      GCell row height    :  3420  (dbu)
[03/12 15:15:49     79s] (I)      GCell width         :  3420  (dbu)
[03/12 15:15:49     79s] (I)      GCell height        :  3420  (dbu)
[03/12 15:15:49     79s] (I)      Grid                :   772   456    11
[03/12 15:15:49     79s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/12 15:15:49     79s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/12 15:15:49     79s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/12 15:15:49     79s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/12 15:15:49     79s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/12 15:15:49     79s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/12 15:15:49     79s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/12 15:15:49     79s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1140
[03/12 15:15:49     79s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/12 15:15:49     79s] (I)      Total num of tracks :  4105  6600  4105  6600  4105  6600  4105  6600  4105  2639  1641
[03/12 15:15:49     79s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[03/12 15:15:49     79s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[03/12 15:15:49     79s] (I)      --------------------------------------------------------
[03/12 15:15:49     79s] 
[03/12 15:15:49     79s] [NR-eGR] ============ Routing rule table ============
[03/12 15:15:49     79s] [NR-eGR] Rule id: 0  Nets: 533
[03/12 15:15:49     79s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/12 15:15:49     79s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[03/12 15:15:49     79s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[03/12 15:15:49     79s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:15:49     79s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:15:49     79s] [NR-eGR] ========================================
[03/12 15:15:49     79s] [NR-eGR] 
[03/12 15:15:49     79s] (I)      =============== Blocked Tracks ===============
[03/12 15:15:49     79s] (I)      +-------+---------+----------+---------------+
[03/12 15:15:49     79s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/12 15:15:49     79s] (I)      +-------+---------+----------+---------------+
[03/12 15:15:49     79s] (I)      |     1 |       0 |        0 |         0.00% |
[03/12 15:15:49     79s] (I)      |     2 | 3009600 |  2326365 |        77.30% |
[03/12 15:15:49     79s] (I)      |     3 | 3169060 |  2397418 |        75.65% |
[03/12 15:15:49     79s] (I)      |     4 | 3009600 |  2279148 |        75.73% |
[03/12 15:15:49     79s] (I)      |     5 | 3169060 |  2397418 |        75.65% |
[03/12 15:15:49     79s] (I)      |     6 | 3009600 |  2279148 |        75.73% |
[03/12 15:15:49     79s] (I)      |     7 | 3169060 |  2397418 |        75.65% |
[03/12 15:15:49     79s] (I)      |     8 | 3009600 |  2279148 |        75.73% |
[03/12 15:15:49     79s] (I)      |     9 | 3169060 |  2397418 |        75.65% |
[03/12 15:15:49     79s] (I)      |    10 | 1203384 |   912917 |        75.86% |
[03/12 15:15:49     79s] (I)      |    11 | 1266852 |   958782 |        75.68% |
[03/12 15:15:49     79s] (I)      +-------+---------+----------+---------------+
[03/12 15:15:49     79s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1911.03 MB )
[03/12 15:15:49     79s] (I)      Reset routing kernel
[03/12 15:15:49     79s] (I)      Started Global Routing ( Curr Mem: 1911.03 MB )
[03/12 15:15:49     79s] (I)      totalPins=1460  totalGlobalPin=1391 (95.27%)
[03/12 15:15:49     79s] (I)      total 2D Cap : 6576292 = (3402341 H, 3173951 V)
[03/12 15:15:49     79s] [NR-eGR] Layer group 1: route 533 net(s) in layer range [2, 11]
[03/12 15:15:49     79s] (I)      
[03/12 15:15:49     79s] (I)      ============  Phase 1a Route ============
[03/12 15:15:49     79s] (I)      Usage: 8327 = (5160 H, 3167 V) = (0.15% H, 0.10% V) = (8.824e+03um H, 5.416e+03um V)
[03/12 15:15:49     79s] (I)      
[03/12 15:15:49     79s] (I)      ============  Phase 1b Route ============
[03/12 15:15:49     79s] (I)      Usage: 8327 = (5160 H, 3167 V) = (0.15% H, 0.10% V) = (8.824e+03um H, 5.416e+03um V)
[03/12 15:15:49     79s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.423917e+04um
[03/12 15:15:49     79s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/12 15:15:49     79s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/12 15:15:49     79s] (I)      
[03/12 15:15:49     79s] (I)      ============  Phase 1c Route ============
[03/12 15:15:49     79s] (I)      Usage: 8327 = (5160 H, 3167 V) = (0.15% H, 0.10% V) = (8.824e+03um H, 5.416e+03um V)
[03/12 15:15:49     79s] (I)      
[03/12 15:15:49     79s] (I)      ============  Phase 1d Route ============
[03/12 15:15:49     79s] (I)      Usage: 8327 = (5160 H, 3167 V) = (0.15% H, 0.10% V) = (8.824e+03um H, 5.416e+03um V)
[03/12 15:15:49     79s] (I)      
[03/12 15:15:49     79s] (I)      ============  Phase 1e Route ============
[03/12 15:15:49     79s] (I)      Usage: 8327 = (5160 H, 3167 V) = (0.15% H, 0.10% V) = (8.824e+03um H, 5.416e+03um V)
[03/12 15:15:49     79s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.423917e+04um
[03/12 15:15:49     79s] (I)      
[03/12 15:15:49     79s] (I)      ============  Phase 1l Route ============
[03/12 15:15:49     79s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/12 15:15:49     79s] (I)      Layer  2:     685065      1914         1     2292623      710650    (76.34%) 
[03/12 15:15:49     79s] (I)      Layer  3:     773021      4607         0     2386467      777717    (75.42%) 
[03/12 15:15:49     79s] (I)      Layer  4:     731912      1811         0     2262911      740362    (75.35%) 
[03/12 15:15:49     79s] (I)      Layer  5:     773030       559         0     2386440      777744    (75.42%) 
[03/12 15:15:49     79s] (I)      Layer  6:     731912         0         0     2262911      740362    (75.35%) 
[03/12 15:15:49     79s] (I)      Layer  7:     773030         0         0     2386440      777744    (75.42%) 
[03/12 15:15:49     79s] (I)      Layer  8:     731912         0         0     2262911      740362    (75.35%) 
[03/12 15:15:49     79s] (I)      Layer  9:     773030         0         0     2386440      777744    (75.42%) 
[03/12 15:15:49     79s] (I)      Layer 10:     292109         0         0      906847      294462    (75.49%) 
[03/12 15:15:49     79s] (I)      Layer 11:     308574         0         0      954576      311098    (75.42%) 
[03/12 15:15:49     79s] (I)      Total:       6573595      8891         1    20488565     6648241    (75.50%) 
[03/12 15:15:49     79s] (I)      
[03/12 15:15:49     79s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/12 15:15:49     79s] [NR-eGR]                        OverCon            
[03/12 15:15:49     79s] [NR-eGR]                         #Gcell     %Gcell
[03/12 15:15:49     79s] [NR-eGR]        Layer               (1)    OverCon
[03/12 15:15:49     79s] [NR-eGR] ----------------------------------------------
[03/12 15:15:49     79s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/12 15:15:49     79s] [NR-eGR]  Metal2 ( 2)         1( 0.00%)   ( 0.00%) 
[03/12 15:15:49     79s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/12 15:15:49     79s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/12 15:15:49     79s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/12 15:15:49     79s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/12 15:15:49     79s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/12 15:15:49     79s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/12 15:15:49     79s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/12 15:15:49     79s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/12 15:15:49     79s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/12 15:15:49     79s] [NR-eGR] ----------------------------------------------
[03/12 15:15:49     79s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[03/12 15:15:49     79s] [NR-eGR] 
[03/12 15:15:49     79s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1923.12 MB )
[03/12 15:15:49     79s] (I)      total 2D Cap : 6577898 = (3402505 H, 3175393 V)
[03/12 15:15:49     79s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/12 15:15:49     79s] Early Global Route congestion estimation runtime: 0.16 seconds, mem = 1923.1M
[03/12 15:15:49     79s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.164, REAL:0.164, MEM:1923.1M, EPOCH TIME: 1741814149.668645
[03/12 15:15:49     79s] OPERPROF: Starting HotSpotCal at level 1, MEM:1923.1M, EPOCH TIME: 1741814149.668658
[03/12 15:15:49     79s] [hotspot] +------------+---------------+---------------+
[03/12 15:15:49     79s] [hotspot] |            |   max hotspot | total hotspot |
[03/12 15:15:49     79s] [hotspot] +------------+---------------+---------------+
[03/12 15:15:49     79s] [hotspot] | normalized |          0.00 |          0.00 |
[03/12 15:15:49     79s] [hotspot] +------------+---------------+---------------+
[03/12 15:15:49     79s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/12 15:15:49     79s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/12 15:15:49     79s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.005, MEM:1923.1M, EPOCH TIME: 1741814149.673650
[03/12 15:15:49     79s] Skipped repairing congestion.
[03/12 15:15:49     79s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1923.1M, EPOCH TIME: 1741814149.673719
[03/12 15:15:49     79s] Starting Early Global Route wiring: mem = 1923.1M
[03/12 15:15:49     79s] (I)      ============= Track Assignment ============
[03/12 15:15:49     79s] (I)      Started Track Assignment (1T) ( Curr Mem: 1923.12 MB )
[03/12 15:15:49     79s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[03/12 15:15:49     79s] (I)      Run Multi-thread track assignment
[03/12 15:15:49     79s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1923.12 MB )
[03/12 15:15:49     79s] (I)      Started Export ( Curr Mem: 1923.12 MB )
[03/12 15:15:49     79s] [NR-eGR]                  Length (um)  Vias 
[03/12 15:15:49     79s] [NR-eGR] -----------------------------------
[03/12 15:15:49     79s] [NR-eGR]  Metal1   (1H)             0  1426 
[03/12 15:15:49     79s] [NR-eGR]  Metal2   (2V)          2480  1899 
[03/12 15:15:49     79s] [NR-eGR]  Metal3   (3H)          7908    77 
[03/12 15:15:49     79s] [NR-eGR]  Metal4   (4V)          3119     8 
[03/12 15:15:49     79s] [NR-eGR]  Metal5   (5H)           957     0 
[03/12 15:15:49     79s] [NR-eGR]  Metal6   (6V)             0     0 
[03/12 15:15:49     79s] [NR-eGR]  Metal7   (7H)             0     0 
[03/12 15:15:49     79s] [NR-eGR]  Metal8   (8V)             0     0 
[03/12 15:15:49     79s] [NR-eGR]  Metal9   (9H)             0     0 
[03/12 15:15:49     79s] [NR-eGR]  Metal10  (10V)            0     0 
[03/12 15:15:49     79s] [NR-eGR]  Metal11  (11H)            0     0 
[03/12 15:15:49     79s] [NR-eGR] -----------------------------------
[03/12 15:15:49     79s] [NR-eGR]           Total        14464  3410 
[03/12 15:15:49     79s] [NR-eGR] --------------------------------------------------------------------------
[03/12 15:15:49     79s] [NR-eGR] Total half perimeter of net bounding box: 13803um
[03/12 15:15:49     79s] [NR-eGR] Total length: 14464um, number of vias: 3410
[03/12 15:15:49     79s] [NR-eGR] --------------------------------------------------------------------------
[03/12 15:15:49     79s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/12 15:15:49     79s] [NR-eGR] --------------------------------------------------------------------------
[03/12 15:15:49     79s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1923.12 MB )
[03/12 15:15:49     79s] Early Global Route wiring runtime: 0.05 seconds, mem = 1923.1M
[03/12 15:15:49     79s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.052, REAL:0.053, MEM:1923.1M, EPOCH TIME: 1741814149.726279
[03/12 15:15:49     79s] Tdgp not successfully inited but do clear! skip clearing
[03/12 15:15:49     79s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[03/12 15:15:49     79s] *** Finishing placeDesign default flow ***
[03/12 15:15:49     79s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 1, mem = 1883.1M **
[03/12 15:15:49     79s] Tdgp not successfully inited but do clear! skip clearing
[03/12 15:15:49     79s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/12 15:15:49     79s] *** placeDesign #2 [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:01:19.4/0:19:06.4 (0.1), mem = 1883.1M
[03/12 15:15:49     79s] 
[03/12 15:15:49     79s] =============================================================================================
[03/12 15:15:49     79s]  Final TAT Report : placeDesign #2                                              21.17-s075_1
[03/12 15:15:49     79s] =============================================================================================
[03/12 15:15:49     79s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:15:49     79s] ---------------------------------------------------------------------------------------------
[03/12 15:15:49     79s] [ MISC                   ]          0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[03/12 15:15:49     79s] ---------------------------------------------------------------------------------------------
[03/12 15:15:49     79s]  placeDesign #2 TOTAL               0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[03/12 15:15:49     79s] ---------------------------------------------------------------------------------------------
[03/12 15:15:49     79s] 
[03/12 15:16:14     80s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[03/12 15:16:14     80s] <CMD> setEndCapMode -reset
[03/12 15:16:14     80s] <CMD> setEndCapMode -boundary_tap false
[03/12 15:16:14     80s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[03/12 15:16:20     81s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[03/12 15:16:20     81s] <CMD> optDesign -preCTS
[03/12 15:16:20     81s] Executing: place_opt_design -opt
[03/12 15:16:20     81s] **INFO: User settings:
[03/12 15:16:20     81s] setExtractRCMode -engine                                       preRoute
[03/12 15:16:20     81s] setUsefulSkewMode -maxAllowedDelay                             1
[03/12 15:16:20     81s] setUsefulSkewMode -noBoundary                                  false
[03/12 15:16:20     81s] setDelayCalMode -enable_high_fanout                            true
[03/12 15:16:20     81s] setDelayCalMode -engine                                        aae
[03/12 15:16:20     81s] setDelayCalMode -ignoreNetLoad                                 false
[03/12 15:16:20     81s] setDelayCalMode -socv_accuracy_mode                            low
[03/12 15:16:20     81s] setOptMode -allEndPoints                                       false
[03/12 15:16:20     81s] setOptMode -drcMargin                                          0
[03/12 15:16:20     81s] setOptMode -effort                                             high
[03/12 15:16:20     81s] setOptMode -fixCap                                             true
[03/12 15:16:20     81s] setOptMode -fixFanoutLoad                                      false
[03/12 15:16:20     81s] setOptMode -fixTran                                            true
[03/12 15:16:20     81s] setOptMode -holdTargetSlack                                    0.1
[03/12 15:16:20     81s] setOptMode -leakageToDynamicRatio                              1
[03/12 15:16:20     81s] setOptMode -maxDensity                                         0.95
[03/12 15:16:20     81s] setOptMode -powerEffort                                        none
[03/12 15:16:20     81s] setOptMode -reclaimArea                                        true
[03/12 15:16:20     81s] setOptMode -setupTargetSlack                                   0.1
[03/12 15:16:20     81s] setOptMode -simplifyNetlist                                    true
[03/12 15:16:20     81s] setOptMode -usefulSkew                                         true
[03/12 15:16:20     81s] setPlaceMode -autoEnableFGCUnder10nm                           false
[03/12 15:16:20     81s] setPlaceMode -autoEnableFGCUnder16nm                           false
[03/12 15:16:20     81s] setPlaceMode -exp_gigaplace_padding_adjustments_for_adv_nodes  true
[03/12 15:16:20     81s] setPlaceMode -exp_slack_driven                                 true
[03/12 15:16:20     81s] setPlaceMode -expAdvPinAccess                                  false
[03/12 15:16:20     81s] setPlaceMode -expAutoPinAccessLayer                            false
[03/12 15:16:20     81s] setPlaceMode -expPaddingMinPadRatio                            1.1
[03/12 15:16:20     81s] setPlaceMode -ipReuseSKPTG                                     true
[03/12 15:16:20     81s] setPlaceMode -ipTimingEffortLow                                false
[03/12 15:16:20     81s] setPlaceMode -place_design_floorplan_mode                      false
[03/12 15:16:20     81s] setPlaceMode -place_detail_color_aware_legal                   false
[03/12 15:16:20     81s] setPlaceMode -place_detail_drc_check_short_only                true
[03/12 15:16:20     81s] setPlaceMode -RTCSpread                                        false
[03/12 15:16:20     81s] setPlaceMode -tdgp_all_view_vsm                                false
[03/12 15:16:20     81s] setPlaceMode -tdgpSlackMarginCTEAdjust                         true
[03/12 15:16:20     81s] setPlaceMode -tdgpSlackMarginKeepPositiveSoftPhaseSlack        true
[03/12 15:16:20     81s] setPlaceMode -tdgpSlackMarginMode                              1
[03/12 15:16:20     81s] setPlaceMode -tdgpSlackMarginPercentage                        1
[03/12 15:16:20     81s] setPlaceMode -tdgpSlackMarginScaleAdjustPower                  0.5
[03/12 15:16:20     81s] setPlaceMode -timingDriven                                     false
[03/12 15:16:20     81s] setAnalysisMode -checkType                                     setup
[03/12 15:16:20     81s] setAnalysisMode -clkSrcPath                                    true
[03/12 15:16:20     81s] setAnalysisMode -clockPropagation                              sdcControl
[03/12 15:16:20     81s] setRouteMode -earlyGlobalHonorMsvRouteConstraint               false
[03/12 15:16:20     81s] setRouteMode -earlyGlobalRoutePartitionPinGuide                true
[03/12 15:16:20     81s] 
[03/12 15:16:20     81s] *** place_opt_design #4 [begin] : totSession cpu/real = 0:01:21.2/0:19:37.6 (0.1), mem = 1887.2M
[03/12 15:16:20     81s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/12 15:16:20     81s] *** Starting GigaPlace ***
[03/12 15:16:20     81s] #optDebug: fT-E <X 2 3 1 0>
[03/12 15:16:20     81s] #optDebug: fT-S <1 2 3 1 0>
[03/12 15:16:20     81s] OPERPROF: Starting DPlace-Init at level 1, MEM:1887.2M, EPOCH TIME: 1741814180.942214
[03/12 15:16:20     81s] Processing tracks to init pin-track alignment.
[03/12 15:16:20     81s] z: 2, totalTracks: 1
[03/12 15:16:20     81s] z: 4, totalTracks: 1
[03/12 15:16:20     81s] z: 6, totalTracks: 1
[03/12 15:16:20     81s] z: 8, totalTracks: 1
[03/12 15:16:20     81s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:16:20     81s] All LLGs are deleted
[03/12 15:16:20     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:16:20     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:16:20     81s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1887.2M, EPOCH TIME: 1741814180.943447
[03/12 15:16:20     81s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1884.9M, EPOCH TIME: 1741814180.943587
[03/12 15:16:20     81s] # Building polynomial_top llgBox search-tree.
[03/12 15:16:20     81s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1884.9M, EPOCH TIME: 1741814180.943676
[03/12 15:16:20     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:16:20     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:16:20     81s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1884.9M, EPOCH TIME: 1741814180.944339
[03/12 15:16:20     81s] Max number of tech site patterns supported in site array is 256.
[03/12 15:16:20     81s] Core basic site is CoreSite
[03/12 15:16:20     81s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1884.9M, EPOCH TIME: 1741814180.954821
[03/12 15:16:20     81s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:16:20     81s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/12 15:16:20     81s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1884.9M, EPOCH TIME: 1741814180.954998
[03/12 15:16:20     81s] for llg polynomial_top, rowPatternHgt is 8840, rowPatternNrRow is 2
[03/12 15:16:20     81s] SiteArray: non-trimmed site array dimensions = 119 x 4000
[03/12 15:16:20     81s] SiteArray: use 2,437,120 bytes
[03/12 15:16:20     81s] SiteArray: current memory after site array memory allocation 1887.2M
[03/12 15:16:20     81s] SiteArray: FP blocked sites are writable
[03/12 15:16:20     81s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:16:20     81s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1887.2M, EPOCH TIME: 1741814180.957780
[03/12 15:16:20     81s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1887.2M, EPOCH TIME: 1741814180.957892
[03/12 15:16:20     81s] SiteArray: number of non floorplan blocked sites for llg default is 468000
[03/12 15:16:20     81s] Atter site array init, number of instance map data is 0.
[03/12 15:16:20     81s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.016, REAL:0.016, MEM:1887.2M, EPOCH TIME: 1741814180.960611
[03/12 15:16:20     81s] 
[03/12 15:16:20     81s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:16:20     81s] OPERPROF:     Starting CMU at level 3, MEM:1887.2M, EPOCH TIME: 1741814180.961275
[03/12 15:16:20     81s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1887.2M, EPOCH TIME: 1741814180.961343
[03/12 15:16:20     81s] 
[03/12 15:16:20     81s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:16:20     81s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.018, MEM:1887.2M, EPOCH TIME: 1741814180.961594
[03/12 15:16:20     81s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1887.2M, EPOCH TIME: 1741814180.961606
[03/12 15:16:20     81s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1887.2M, EPOCH TIME: 1741814180.961809
[03/12 15:16:20     81s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1887.2MB).
[03/12 15:16:20     81s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:1887.2M, EPOCH TIME: 1741814180.963585
[03/12 15:16:20     81s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1887.2M, EPOCH TIME: 1741814180.963596
[03/12 15:16:20     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:16:20     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:16:20     81s] All LLGs are deleted
[03/12 15:16:20     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:16:20     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:16:20     81s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1887.2M, EPOCH TIME: 1741814180.964448
[03/12 15:16:20     81s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1887.2M, EPOCH TIME: 1741814180.964470
[03/12 15:16:20     81s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.002, MEM:1883.2M, EPOCH TIME: 1741814180.965099
[03/12 15:16:20     81s] *** GlobalPlace #1 [begin] (place_opt_design #4) : totSession cpu/real = 0:01:21.2/0:19:37.7 (0.1), mem = 1883.2M
[03/12 15:16:20     81s] VSMManager cleared!
[03/12 15:16:20     81s] *** GlobalPlace #1 [finish] (place_opt_design #4) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:21.2/0:19:37.7 (0.1), mem = 1883.2M
[03/12 15:16:20     81s] 
[03/12 15:16:20     81s] =============================================================================================
[03/12 15:16:20     81s]  Step TAT Report : GlobalPlace #1 / place_opt_design #4                         21.17-s075_1
[03/12 15:16:20     81s] =============================================================================================
[03/12 15:16:20     81s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:16:20     81s] ---------------------------------------------------------------------------------------------
[03/12 15:16:20     81s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:16:20     81s] ---------------------------------------------------------------------------------------------
[03/12 15:16:20     81s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:16:20     81s] ---------------------------------------------------------------------------------------------
[03/12 15:16:20     81s] 
[03/12 15:16:20     81s] Enable CTE adjustment.
[03/12 15:16:20     81s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1628.1M, totSessionCpu=0:01:21 **
[03/12 15:16:20     81s] Info: 1 threads available for lower-level modules during optimization.
[03/12 15:16:20     81s] GigaOpt running with 1 threads.
[03/12 15:16:20     81s] *** InitOpt #1 [begin] (place_opt_design #4) : totSession cpu/real = 0:01:21.2/0:19:37.7 (0.1), mem = 1883.2M
[03/12 15:16:20     81s] OPERPROF: Starting DPlace-Init at level 1, MEM:1883.2M, EPOCH TIME: 1741814180.968181
[03/12 15:16:20     81s] Processing tracks to init pin-track alignment.
[03/12 15:16:20     81s] z: 2, totalTracks: 1
[03/12 15:16:20     81s] z: 4, totalTracks: 1
[03/12 15:16:20     81s] z: 6, totalTracks: 1
[03/12 15:16:20     81s] z: 8, totalTracks: 1
[03/12 15:16:20     81s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:16:20     81s] All LLGs are deleted
[03/12 15:16:20     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:16:20     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:16:20     81s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1883.2M, EPOCH TIME: 1741814180.969234
[03/12 15:16:20     81s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1883.2M, EPOCH TIME: 1741814180.969266
[03/12 15:16:20     81s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1883.2M, EPOCH TIME: 1741814180.969336
[03/12 15:16:20     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:16:20     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:16:20     81s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1883.2M, EPOCH TIME: 1741814180.969964
[03/12 15:16:20     81s] Max number of tech site patterns supported in site array is 256.
[03/12 15:16:20     81s] Core basic site is CoreSite
[03/12 15:16:20     81s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1883.2M, EPOCH TIME: 1741814180.979993
[03/12 15:16:20     81s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:16:20     81s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/12 15:16:20     81s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1883.2M, EPOCH TIME: 1741814180.980191
[03/12 15:16:20     81s] for llg polynomial_top, rowPatternHgt is 8840, rowPatternNrRow is 2
[03/12 15:16:20     81s] Fast DP-INIT is on for default
[03/12 15:16:20     81s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:16:20     81s] Atter site array init, number of instance map data is 0.
[03/12 15:16:20     81s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.012, REAL:0.012, MEM:1883.2M, EPOCH TIME: 1741814180.982388
[03/12 15:16:20     81s] 
[03/12 15:16:20     81s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:16:20     81s] OPERPROF:     Starting CMU at level 3, MEM:1883.2M, EPOCH TIME: 1741814180.982911
[03/12 15:16:20     81s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1883.2M, EPOCH TIME: 1741814180.982944
[03/12 15:16:20     81s] 
[03/12 15:16:20     81s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:16:20     81s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:1883.2M, EPOCH TIME: 1741814180.983166
[03/12 15:16:20     81s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1883.2M, EPOCH TIME: 1741814180.983179
[03/12 15:16:20     81s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1883.2M, EPOCH TIME: 1741814180.983382
[03/12 15:16:20     81s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1883.2MB).
[03/12 15:16:20     81s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.017, MEM:1883.2M, EPOCH TIME: 1741814180.985096
[03/12 15:16:20     81s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1883.2M, EPOCH TIME: 1741814180.985121
[03/12 15:16:20     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:16:20     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:16:20     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:16:20     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:16:20     81s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1883.2M, EPOCH TIME: 1741814180.986314
[03/12 15:16:20     81s] 
[03/12 15:16:20     81s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/12 15:16:20     81s] Summary for sequential cells identification: 
[03/12 15:16:20     81s]   Identified SBFF number: 0
[03/12 15:16:20     81s]   Identified MBFF number: 0
[03/12 15:16:20     81s]   Identified SB Latch number: 0
[03/12 15:16:20     81s]   Identified MB Latch number: 0
[03/12 15:16:20     81s]   Not identified SBFF number: 0
[03/12 15:16:20     81s]   Not identified MBFF number: 0
[03/12 15:16:20     81s]   Not identified SB Latch number: 0
[03/12 15:16:20     81s]   Not identified MB Latch number: 0
[03/12 15:16:20     81s]   Number of sequential cells which are not FFs: 0
[03/12 15:16:20     81s] **WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
[03/12 15:16:20     81s] Type 'man IMPOPT-3000' for more detail.
[03/12 15:16:20     81s] **WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
[03/12 15:16:20     81s] Type 'man IMPOPT-3001' for more detail.
[03/12 15:16:20     81s]  Visiting view : default_view_setup
[03/12 15:16:20     81s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = -1
[03/12 15:16:20     81s]    : PowerDomain = none : no stdDelay from this view
[03/12 15:16:20     81s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = -1
[03/12 15:16:20     81s]  Visiting view : default_view_hold
[03/12 15:16:20     81s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = -1
[03/12 15:16:20     81s]    : PowerDomain = none : no stdDelay from this view
[03/12 15:16:20     81s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = -1
[03/12 15:16:20     81s] *INFO : stdDelay is calculated as zero; using legacy method.
[03/12 15:16:20     81s] *INFO : stdSlew is calculated as zero; using legacy method.
[03/12 15:16:20     81s] TLC MultiMap info (StdDelay):
[03/12 15:16:20     81s]  Setting StdDelay to: 10ps
[03/12 15:16:20     81s] 
[03/12 15:16:20     81s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/12 15:16:20     81s] **WARN: No usable buffer/inverter becasue of dont-use/dont-touch setting.
[03/12 15:16:20     81s] 
[03/12 15:16:20     81s] Trim Metal Layers:
[03/12 15:16:20     81s] LayerId::1 widthSet size::1
[03/12 15:16:20     81s] LayerId::2 widthSet size::1
[03/12 15:16:20     81s] LayerId::3 widthSet size::1
[03/12 15:16:20     81s] LayerId::4 widthSet size::1
[03/12 15:16:20     81s] LayerId::5 widthSet size::1
[03/12 15:16:20     81s] LayerId::6 widthSet size::1
[03/12 15:16:20     81s] LayerId::7 widthSet size::1
[03/12 15:16:20     81s] LayerId::8 widthSet size::1
[03/12 15:16:20     81s] LayerId::9 widthSet size::1
[03/12 15:16:20     81s] LayerId::10 widthSet size::1
[03/12 15:16:20     81s] LayerId::11 widthSet size::1
[03/12 15:16:20     81s] Updating RC grid for preRoute extraction ...
[03/12 15:16:20     81s] eee: pegSigSF::1.070000
[03/12 15:16:20     81s] 
[03/12 15:16:20     81s] Creating Lib Analyzer ...
[03/12 15:16:20     81s] Total number of usable buffers from Lib Analyzer: 0 ()
[03/12 15:16:20     81s] Total number of usable inverters from Lib Analyzer: 0 ()
[03/12 15:16:20     81s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/12 15:16:20     81s] 
[03/12 15:16:21     81s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:21 mem=1885.2M
[03/12 15:16:21     81s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:21 mem=1885.2M
[03/12 15:16:21     81s] Creating Lib Analyzer, finished. 
[03/12 15:16:21     81s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1630.6M, totSessionCpu=0:01:21 **
[03/12 15:16:21     81s] **ERROR: (IMPOPT-6029):	Timing Library is not loaded yet.

[03/12 15:16:21     81s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.0 real=0:00:00.0)
[03/12 15:16:21     81s] Deleting Lib Analyzer.
[03/12 15:16:21     81s] clean pInstBBox. size 0
[03/12 15:16:21     81s] All LLGs are deleted
[03/12 15:16:21     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:16:21     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:16:21     81s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1885.2M, EPOCH TIME: 1741814181.009008
[03/12 15:16:21     81s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1885.2M, EPOCH TIME: 1741814181.009035
[03/12 15:16:21     81s] *** InitOpt #1 [finish] (place_opt_design #4) : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:01:21.3/0:19:37.7 (0.1), mem = 1885.2M
[03/12 15:16:21     81s] 
[03/12 15:16:21     81s] =============================================================================================
[03/12 15:16:21     81s]  Step TAT Report : InitOpt #1 / place_opt_design #4                             21.17-s075_1
[03/12 15:16:21     81s] =============================================================================================
[03/12 15:16:21     81s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:16:21     81s] ---------------------------------------------------------------------------------------------
[03/12 15:16:21     81s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:16:21     81s] [ LibAnalyzerInit        ]      1   0:00:00.0  (  35.1 % )     0:00:00.0 /  0:00:00.0    1.4
[03/12 15:16:21     81s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:16:21     81s] [ MetricInit             ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:16:21     81s] [ MISC                   ]          0:00:00.0  (  64.1 % )     0:00:00.0 /  0:00:00.0    0.7
[03/12 15:16:21     81s] ---------------------------------------------------------------------------------------------
[03/12 15:16:21     81s]  InitOpt #1 TOTAL                   0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.9
[03/12 15:16:21     81s] ---------------------------------------------------------------------------------------------
[03/12 15:16:21     81s] 
[03/12 15:16:21     81s] Info: pop threads available for lower-level modules during optimization.
[03/12 15:16:21     81s] 
[03/12 15:16:21     81s] TimeStamp Deleting Cell Server Begin ...
[03/12 15:16:21     81s] 
[03/12 15:16:21     81s] TimeStamp Deleting Cell Server End ...
[03/12 15:16:21     81s] #optDebug: fT-D <X 1 0 0 0>
[03/12 15:16:21     81s] VSMManager cleared!
[03/12 15:16:21     81s] **place_opt_design ... cpu = 0:00:00, real = 0:00:01, mem = 1883.2M **
[03/12 15:16:21     81s] *** Finished GigaPlace ***
[03/12 15:16:21     81s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/12 15:16:21     81s] *** place_opt_design #4 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:21.3/0:19:37.7 (0.1), mem = 1883.2M
[03/12 15:16:21     81s] 
[03/12 15:16:21     81s] =============================================================================================
[03/12 15:16:21     81s]  Final TAT Report : place_opt_design #4                                         21.17-s075_1
[03/12 15:16:21     81s] =============================================================================================
[03/12 15:16:21     81s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:16:21     81s] ---------------------------------------------------------------------------------------------
[03/12 15:16:21     81s] [ InitOpt                ]      1   0:00:00.0  (  59.5 % )     0:00:00.0 /  0:00:00.0    0.9
[03/12 15:16:21     81s] [ GlobalPlace            ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:16:21     81s] [ MISC                   ]          0:00:00.0  (  40.3 % )     0:00:00.0 /  0:00:00.0    1.1
[03/12 15:16:21     81s] ---------------------------------------------------------------------------------------------
[03/12 15:16:21     81s]  place_opt_design #4 TOTAL          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/12 15:16:21     81s] ---------------------------------------------------------------------------------------------
[03/12 15:16:21     81s] 
[03/12 15:16:39     82s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/12 15:16:39     82s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix polynomial_top_preCTS -outDir timingReports
[03/12 15:16:39     82s] **ERROR: (IMPOPT-6029):	Timing Library is not loaded yet.

[03/12 15:16:39     82s] **ERROR: (IMPSYT-16):	<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/12 15:17:05     84s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix polynomial_top_preCTS -outDir timingReports
[03/12 15:17:05     84s] **ERROR: (IMPOPT-6029):	Timing Library is not loaded yet.

[03/12 15:17:05     84s] **ERROR: (IMPSYT-16):	<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/12 15:17:08     84s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix polynomial_top_preCTS -outDir timingReports
[03/12 15:17:08     84s] **ERROR: (IMPOPT-6029):	Timing Library is not loaded yet.

[03/12 15:17:08     84s] **ERROR: (IMPSYT-16):	<CMD> init_design
[03/12 15:18:04     88s] **ERROR: **ERROR: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[03/12 15:18:04     88s] 
[03/12 15:18:59     92s] 
--------------------------------------------------------------------------------
Exiting Innovus on Wed Mar 12 15:18:59 2025
  Total CPU time:     0:01:32
  Total real time:    0:22:19
  Peak memory (main): 1651.19MB

[03/12 15:18:59     92s] 
[03/12 15:18:59     92s] *** Memory Usage v#1 (Current mem = 1887.316M, initial mem = 486.898M) ***
[03/12 15:18:59     92s] 
[03/12 15:18:59     92s] *** Summary of all messages that are not suppressed in this session:
[03/12 15:18:59     92s] Severity  ID               Count  Summary                                  
[03/12 15:18:59     92s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[03/12 15:18:59     92s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[03/12 15:18:59     92s] WARNING   IMPLF-200           25  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/12 15:18:59     92s] WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/12 15:18:59     92s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/12 15:18:59     92s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[03/12 15:18:59     92s] ERROR     IMPSYT-16           14  %s                                       
[03/12 15:18:59     92s] ERROR     IMPSYT-7327          1  Active setup and hold analysis views wer...
[03/12 15:18:59     92s] ERROR     IMPSYT-7329          1  Cannot load design with init_design, aft...
[03/12 15:18:59     92s] WARNING   IMPSYC-2            19  Timing information is not defined for ce...
[03/12 15:18:59     92s] WARNING   IMPSR-554            2  The specified top target layer is beyond...
[03/12 15:18:59     92s] WARNING   IMPSR-1254           4  Unable to connect the specified objects,...
[03/12 15:18:59     92s] WARNING   IMPSP-9513           2  Timing constraint file does not exist    
[03/12 15:18:59     92s] WARNING   IMPSP-9514           2  Non-TimingDriven placement will be perfo...
[03/12 15:18:59     92s] WARNING   IMPSP-9531           2  Turning off clkGateAware when timingDriv...
[03/12 15:18:59     92s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[03/12 15:18:59     92s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[03/12 15:18:59     92s] ERROR     IMPOPT-6029         11  Timing Library is not loaded yet.        
[03/12 15:18:59     92s] WARNING   IMPOPT-3000          4  Buffer footprint is not defined or is an...
[03/12 15:18:59     92s] WARNING   IMPOPT-3001          4  Inverter footprint is not defined or is ...
[03/12 15:18:59     92s] *** Message Summary: 99 warning(s), 27 error(s)
[03/12 15:18:59     92s] 
[03/12 15:18:59     92s] --- Ending "Innovus" (totcpu=0:01:32, real=0:22:18, mem=1887.3M) ---
