//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23083092
// Cuda compilation tools, release 9.1, V9.1.85
// Based on LLVM 3.4svn
//

.version 6.1
.target sm_30
.address_size 64

	// .globl	_Z6oxMainv
.global .align 8 .b8 pixelID[8];
.global .align 8 .b8 resolution[8];
.global .align 4 .b8 normal[12];
.global .align 4 .b8 camPos[12];
.global .align 4 .b8 root[4];
.global .align 4 .u32 imageEnabled;
.global .texref lightmap;
.global .align 16 .b8 tileInfo[16];
.global .align 4 .u32 additive;
.global .align 1 .b8 image[1];
.global .align 1 .b8 image_HDR[1];
.global .align 1 .b8 image_HDR2[1];
.global .align 1 .b8 image_Dir[1];
.global .align 1 .b8 uvpos[1];
.global .align 1 .b8 uvnormal[1];
.global .align 1 .b8 rnd_seeds[1];
.global .texref sky;
.global .align 4 .b8 skyColor[12];
.global .align 4 .u32 samples;
.global .align 4 .u32 hemispherical;
.global .align 4 .b8 _ZN21rti_internal_typeinfo7pixelIDE[8] = {82, 97, 121, 0, 8, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo10resolutionE[8] = {82, 97, 121, 0, 8, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo6normalE[8] = {82, 97, 121, 0, 12, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo6camPosE[8] = {82, 97, 121, 0, 12, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo4rootE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo12imageEnabledE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo8tileInfoE[8] = {82, 97, 121, 0, 16, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo8additiveE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo8skyColorE[8] = {82, 97, 121, 0, 12, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo7samplesE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo13hemisphericalE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 8 .u64 _ZN21rti_internal_register20reg_bitness_detectorE;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail0E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail1E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail2E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail3E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail4E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail5E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail6E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail7E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail8E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail0E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail1E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail2E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail3E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail4E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail5E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail6E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail7E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail8E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_xE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_yE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_zE;
.global .align 8 .b8 _ZN21rti_internal_typename7pixelIDE[6] = {117, 105, 110, 116, 50, 0};
.global .align 8 .b8 _ZN21rti_internal_typename10resolutionE[6] = {117, 105, 110, 116, 50, 0};
.global .align 8 .b8 _ZN21rti_internal_typename6normalE[7] = {102, 108, 111, 97, 116, 51, 0};
.global .align 8 .b8 _ZN21rti_internal_typename6camPosE[7] = {102, 108, 111, 97, 116, 51, 0};
.global .align 16 .b8 _ZN21rti_internal_typename4rootE[9] = {114, 116, 79, 98, 106, 101, 99, 116, 0};
.global .align 4 .b8 _ZN21rti_internal_typename12imageEnabledE[4] = {105, 110, 116, 0};
.global .align 8 .b8 _ZN21rti_internal_typename8tileInfoE[6] = {117, 105, 110, 116, 52, 0};
.global .align 4 .b8 _ZN21rti_internal_typename8additiveE[4] = {105, 110, 116, 0};
.global .align 8 .b8 _ZN21rti_internal_typename8skyColorE[7] = {102, 108, 111, 97, 116, 51, 0};
.global .align 4 .b8 _ZN21rti_internal_typename7samplesE[4] = {105, 110, 116, 0};
.global .align 4 .b8 _ZN21rti_internal_typename13hemisphericalE[4] = {105, 110, 116, 0};
.global .align 4 .u32 _ZN21rti_internal_typeenum7pixelIDE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum10resolutionE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum6normalE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum6camPosE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum4rootE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum12imageEnabledE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum8tileInfoE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum8additiveE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum8skyColorE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum7samplesE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum13hemisphericalE = 4919;
.global .align 16 .b8 _ZN21rti_internal_semantic7pixelIDE[14] = {114, 116, 76, 97, 117, 110, 99, 104, 73, 110, 100, 101, 120, 0};
.global .align 16 .b8 _ZN21rti_internal_semantic10resolutionE[12] = {114, 116, 76, 97, 117, 110, 99, 104, 68, 105, 109, 0};
.global .align 16 .b8 _ZN21rti_internal_semantic6normalE[17] = {97, 116, 116, 114, 105, 98, 117, 116, 101, 32, 110, 111, 114, 109, 97, 108, 0};
.global .align 1 .b8 _ZN21rti_internal_semantic6camPosE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic4rootE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic12imageEnabledE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic8tileInfoE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic8additiveE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic8skyColorE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic7samplesE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic13hemisphericalE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation7pixelIDE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation10resolutionE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation6normalE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation6camPosE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation4rootE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation12imageEnabledE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation8tileInfoE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation8additiveE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation8skyColorE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation7samplesE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation13hemisphericalE[1];
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry _Z6oxMainv(

)
{
	.local .align 4 .b8 	__local_depot0[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<100>;
	.reg .b16 	%rs<51>;
	.reg .f32 	%f<632>;
	.reg .b32 	%r<325>;
	.reg .b64 	%rd<141>;


	mov.u64 	%rd140, __local_depot0;
	cvta.local.u64 	%SP, %rd140;
	ld.global.v2.u32 	{%r100, %r101}, [pixelID];
	cvt.u64.u32	%rd22, %r100;
	cvt.u64.u32	%rd23, %r101;
	mov.u64 	%rd26, uvnormal;
	cvta.global.u64 	%rd21, %rd26;
	mov.u32 	%r98, 2;
	mov.u32 	%r99, 4;
	mov.u64 	%rd25, 0;
	// inline asm
	call (%rd20), _rt_buffer_get_64, (%rd21, %r98, %r99, %rd22, %rd23, %rd25, %rd25);
	// inline asm
	ld.u32 	%r1, [%rd20];
	shr.u32 	%r104, %r1, 16;
	cvt.u16.u32	%rs1, %r104;
	and.b16  	%rs3, %rs1, 255;
	cvt.u16.u32	%rs4, %r1;
	or.b16  	%rs5, %rs4, %rs3;
	setp.eq.s16	%p4, %rs5, 0;
	mov.f32 	%f588, 0f00000000;
	mov.f32 	%f589, %f588;
	mov.f32 	%f590, %f588;
	@%p4 bra 	BB0_2;

	ld.u8 	%rs6, [%rd20+1];
	and.b16  	%rs8, %rs4, 255;
	cvt.rn.f32.u16	%f131, %rs8;
	div.rn.f32 	%f132, %f131, 0f437F0000;
	fma.rn.f32 	%f133, %f132, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f134, %rs6;
	div.rn.f32 	%f135, %f134, 0f437F0000;
	fma.rn.f32 	%f136, %f135, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f137, %rs3;
	div.rn.f32 	%f138, %f137, 0f437F0000;
	fma.rn.f32 	%f139, %f138, 0f40000000, 0fBF800000;
	mul.f32 	%f140, %f136, %f136;
	fma.rn.f32 	%f141, %f133, %f133, %f140;
	fma.rn.f32 	%f142, %f139, %f139, %f141;
	sqrt.rn.f32 	%f143, %f142;
	rcp.rn.f32 	%f144, %f143;
	mul.f32 	%f588, %f133, %f144;
	mul.f32 	%f589, %f136, %f144;
	mul.f32 	%f590, %f139, %f144;

BB0_2:
	ld.global.v2.u32 	{%r105, %r106}, [pixelID];
	ld.global.v2.u32 	{%r108, %r109}, [tileInfo];
	add.s32 	%r2, %r105, %r108;
	add.s32 	%r3, %r106, %r109;
	setp.eq.f32	%p5, %f589, 0f00000000;
	setp.eq.f32	%p6, %f588, 0f00000000;
	and.pred  	%p7, %p6, %p5;
	setp.eq.f32	%p8, %f590, 0f00000000;
	and.pred  	%p9, %p7, %p8;
	@%p9 bra 	BB0_99;
	bra.uni 	BB0_3;

BB0_99:
	ld.global.u32 	%r324, [imageEnabled];
	and.b32  	%r273, %r324, 1;
	setp.eq.b32	%p96, %r273, 1;
	@!%p96 bra 	BB0_101;
	bra.uni 	BB0_100;

BB0_100:
	cvt.u64.u32	%rd99, %r2;
	cvt.u64.u32	%rd100, %r3;
	mov.u64 	%rd103, image;
	cvta.global.u64 	%rd98, %rd103;
	mov.u64 	%rd102, 0;
	// inline asm
	call (%rd97), _rt_buffer_get_64, (%rd98, %r98, %r99, %rd99, %rd100, %rd102, %rd102);
	// inline asm
	mov.u16 	%rs34, 0;
	st.v4.u8 	[%rd97], {%rs34, %rs34, %rs34, %rs34};
	ld.global.u32 	%r324, [imageEnabled];

BB0_101:
	and.b32  	%r276, %r324, 4;
	setp.eq.s32	%p97, %r276, 0;
	@%p97 bra 	BB0_105;

	ld.global.u32 	%r277, [additive];
	setp.eq.s32	%p98, %r277, 0;
	cvt.u64.u32	%rd18, %r2;
	cvt.u64.u32	%rd19, %r3;
	@%p98 bra 	BB0_104;

	mov.u64 	%rd116, image_HDR;
	cvta.global.u64 	%rd105, %rd116;
	mov.u32 	%r281, 8;
	mov.u64 	%rd115, 0;
	// inline asm
	call (%rd104), _rt_buffer_get_64, (%rd105, %r98, %r281, %rd18, %rd19, %rd115, %rd115);
	// inline asm
	ld.v4.u16 	{%rs41, %rs42, %rs43, %rs44}, [%rd104];
	// inline asm
	{  cvt.f32.f16 %f547, %rs41;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f548, %rs42;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f549, %rs43;}

	// inline asm
	// inline asm
	call (%rd110), _rt_buffer_get_64, (%rd105, %r98, %r281, %rd18, %rd19, %rd115, %rd115);
	// inline asm
	add.f32 	%f550, %f547, 0f00000000;
	add.f32 	%f551, %f548, 0f00000000;
	add.f32 	%f552, %f549, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs40, %f552;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs39, %f551;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs38, %f550;}

	// inline asm
	mov.u16 	%rs45, 0;
	st.v4.u16 	[%rd110], {%rs38, %rs39, %rs40, %rs45};
	bra.uni 	BB0_105;

BB0_3:
	ld.global.v2.u32 	{%r117, %r118}, [pixelID];
	cvt.u64.u32	%rd29, %r117;
	cvt.u64.u32	%rd30, %r118;
	mov.u64 	%rd39, uvpos;
	cvta.global.u64 	%rd28, %rd39;
	mov.u32 	%r114, 12;
	// inline asm
	call (%rd27), _rt_buffer_get_64, (%rd28, %r98, %r114, %rd29, %rd30, %rd25, %rd25);
	// inline asm
	ld.f32 	%f149, [%rd27+8];
	ld.f32 	%f150, [%rd27+4];
	ld.f32 	%f151, [%rd27];
	mul.f32 	%f152, %f151, 0f3456BF95;
	mul.f32 	%f153, %f150, 0f3456BF95;
	mul.f32 	%f154, %f149, 0f3456BF95;
	abs.f32 	%f155, %f588;
	div.rn.f32 	%f156, %f152, %f155;
	abs.f32 	%f157, %f589;
	div.rn.f32 	%f158, %f153, %f157;
	abs.f32 	%f159, %f590;
	div.rn.f32 	%f160, %f154, %f159;
	abs.f32 	%f161, %f156;
	abs.f32 	%f162, %f158;
	abs.f32 	%f163, %f160;
	mov.f32 	%f164, 0f38D1B717;
	max.f32 	%f165, %f161, %f164;
	max.f32 	%f166, %f162, %f164;
	max.f32 	%f167, %f163, %f164;
	fma.rn.f32 	%f7, %f588, %f165, %f151;
	fma.rn.f32 	%f8, %f589, %f166, %f150;
	fma.rn.f32 	%f9, %f590, %f167, %f149;
	ld.global.u32 	%r4, [hemispherical];
	setp.gt.f32	%p10, %f155, %f159;
	neg.f32 	%f168, %f589;
	selp.f32	%f169, %f168, 0f00000000, %p10;
	neg.f32 	%f170, %f590;
	selp.f32	%f171, %f588, %f170, %p10;
	selp.f32	%f172, 0f00000000, %f589, %p10;
	mul.f32 	%f173, %f171, %f171;
	fma.rn.f32 	%f174, %f169, %f169, %f173;
	fma.rn.f32 	%f175, %f172, %f172, %f174;
	sqrt.rn.f32 	%f176, %f175;
	rcp.rn.f32 	%f177, %f176;
	mul.f32 	%f10, %f169, %f177;
	mul.f32 	%f11, %f171, %f177;
	mul.f32 	%f12, %f172, %f177;
	ld.global.v2.u32 	{%r121, %r122}, [pixelID];
	cvt.u64.u32	%rd35, %r121;
	cvt.u64.u32	%rd36, %r122;
	mov.u64 	%rd40, rnd_seeds;
	cvta.global.u64 	%rd34, %rd40;
	// inline asm
	call (%rd33), _rt_buffer_get_64, (%rd34, %r98, %r99, %rd35, %rd36, %rd25, %rd25);
	// inline asm
	ld.global.u32 	%r319, [samples];
	mov.f32 	%f614, 0f00000000;
	setp.lt.s32	%p11, %r319, 1;
	@%p11 bra 	BB0_4;

	cvt.rn.f32.s32	%f182, %r319;
	rcp.rn.f32 	%f13, %f182;
	ld.u32 	%r321, [%rd33];
	mul.f32 	%f14, %f7, 0f3456BF95;
	mul.f32 	%f15, %f8, 0f3456BF95;
	mul.f32 	%f16, %f9, 0f3456BF95;
	mul.f32 	%f183, %f588, %f11;
	mul.f32 	%f184, %f589, %f10;
	sub.f32 	%f17, %f184, %f183;
	mul.f32 	%f185, %f590, %f10;
	mul.f32 	%f186, %f588, %f12;
	sub.f32 	%f18, %f186, %f185;
	mul.f32 	%f187, %f589, %f12;
	mul.f32 	%f188, %f590, %f11;
	sub.f32 	%f19, %f188, %f187;
	mov.f32 	%f614, 0f00000000;
	mov.u32 	%r294, 0;
	abs.f32 	%f262, %f15;
	abs.f32 	%f263, %f14;
	max.f32 	%f264, %f263, %f262;
	abs.f32 	%f265, %f16;
	max.f32 	%f266, %f264, %f265;
	mov.f32 	%f613, %f614;
	mov.f32 	%f612, %f614;
	mov.f32 	%f611, %f614;

BB0_6:
	setp.lt.s32	%p12, %r319, 1;
	@%p12 bra 	BB0_57;

	mov.u32 	%r297, 0;

BB0_8:
	cvt.rn.f32.s32	%f582, %r294;
	mad.lo.s32 	%r127, %r321, 1664525, 1013904223;
	and.b32  	%r128, %r127, 16777215;
	cvt.rn.f32.u32	%f189, %r128;
	fma.rn.f32 	%f190, %f189, 0f33800000, %f582;
	mul.f32 	%f29, %f13, %f190;
	mad.lo.s32 	%r321, %r127, 1664525, 1013904223;
	and.b32  	%r129, %r321, 16777215;
	cvt.rn.f32.u32	%f191, %r129;
	cvt.rn.f32.s32	%f192, %r297;
	fma.rn.f32 	%f193, %f191, 0f33800000, %f192;
	mul.f32 	%f194, %f13, %f193;
	mul.f32 	%f195, %f29, %f29;
	mov.f32 	%f196, 0f3F800000;
	sub.f32 	%f197, %f196, %f195;
	mov.f32 	%f198, 0f00000000;
	max.f32 	%f199, %f198, %f197;
	sqrt.rn.f32 	%f30, %f199;
	mul.f32 	%f605, %f194, 0f40C90FDB;
	abs.f32 	%f32, %f605;
	setp.neu.f32	%p13, %f32, 0f7F800000;
	mov.f32 	%f599, %f605;
	@%p13 bra 	BB0_10;

	mul.rn.f32 	%f599, %f605, %f198;

BB0_10:
	mul.f32 	%f201, %f599, 0f3F22F983;
	cvt.rni.s32.f32	%r308, %f201;
	cvt.rn.f32.s32	%f202, %r308;
	neg.f32 	%f203, %f202;
	mov.f32 	%f204, 0f3FC90FDA;
	fma.rn.f32 	%f205, %f203, %f204, %f599;
	mov.f32 	%f206, 0f33A22168;
	fma.rn.f32 	%f207, %f203, %f206, %f205;
	mov.f32 	%f208, 0f27C234C5;
	fma.rn.f32 	%f600, %f203, %f208, %f207;
	abs.f32 	%f209, %f599;
	setp.leu.f32	%p14, %f209, 0f47CE4780;
	@%p14 bra 	BB0_21;

	add.u64 	%rd42, %SP, 0;
	cvta.to.local.u64 	%rd3, %rd42;
	mov.b32 	 %r15, %f599;
	shr.u32 	%r16, %r15, 23;
	shl.b32 	%r132, %r15, 8;
	or.b32  	%r17, %r132, -2147483648;
	mov.u32 	%r299, 0;
	mov.u64 	%rd137, 0;
	mov.u64 	%rd136, %rd3;
	mov.u32 	%r300, %r299;

BB0_12:
	.pragma "nounroll";
	shl.b64 	%rd43, %rd137, 2;
	mov.u64 	%rd44, __cudart_i2opi_f;
	add.s64 	%rd45, %rd44, %rd43;
	ld.const.u32 	%r135, [%rd45];
	// inline asm
	{
	mad.lo.cc.u32   %r133, %r135, %r17, %r300;
	madc.hi.u32     %r300, %r135, %r17,  0;
	}
	// inline asm
	st.local.u32 	[%rd136], %r133;
	add.s32 	%r299, %r299, 1;
	cvt.s64.s32	%rd137, %r299;
	mul.wide.s32 	%rd48, %r299, 4;
	add.s64 	%rd136, %rd3, %rd48;
	setp.ne.s32	%p15, %r299, 6;
	@%p15 bra 	BB0_12;

	add.u64 	%rd135, %SP, 0;
	and.b32  	%r138, %r16, 255;
	add.s32 	%r139, %r138, -128;
	shr.u32 	%r140, %r139, 5;
	and.b32  	%r22, %r15, -2147483648;
	cvta.to.local.u64 	%rd50, %rd135;
	st.local.u32 	[%rd50+24], %r300;
	mov.u32 	%r141, 6;
	sub.s32 	%r142, %r141, %r140;
	mul.wide.s32 	%rd51, %r142, 4;
	add.s64 	%rd8, %rd50, %rd51;
	ld.local.u32 	%r301, [%rd8];
	ld.local.u32 	%r302, [%rd8+-4];
	and.b32  	%r25, %r16, 31;
	setp.eq.s32	%p16, %r25, 0;
	@%p16 bra 	BB0_15;

	mov.u32 	%r143, 32;
	sub.s32 	%r144, %r143, %r25;
	shr.u32 	%r145, %r302, %r144;
	shl.b32 	%r146, %r301, %r25;
	add.s32 	%r301, %r145, %r146;
	ld.local.u32 	%r147, [%rd8+-8];
	shr.u32 	%r148, %r147, %r144;
	shl.b32 	%r149, %r302, %r25;
	add.s32 	%r302, %r148, %r149;

BB0_15:
	shr.u32 	%r150, %r302, 30;
	shl.b32 	%r151, %r301, 2;
	add.s32 	%r303, %r150, %r151;
	shl.b32 	%r31, %r302, 2;
	shr.u32 	%r152, %r303, 31;
	shr.u32 	%r153, %r301, 30;
	add.s32 	%r32, %r152, %r153;
	setp.eq.s32	%p17, %r152, 0;
	@%p17 bra 	BB0_16;
	bra.uni 	BB0_17;

BB0_16:
	mov.u32 	%r304, %r22;
	mov.u32 	%r305, %r31;
	bra.uni 	BB0_18;

BB0_17:
	not.b32 	%r154, %r303;
	neg.s32 	%r305, %r31;
	setp.eq.s32	%p18, %r31, 0;
	selp.u32	%r155, 1, 0, %p18;
	add.s32 	%r303, %r155, %r154;
	xor.b32  	%r304, %r22, -2147483648;

BB0_18:
	clz.b32 	%r307, %r303;
	setp.eq.s32	%p19, %r307, 0;
	shl.b32 	%r156, %r303, %r307;
	mov.u32 	%r157, 32;
	sub.s32 	%r158, %r157, %r307;
	shr.u32 	%r159, %r305, %r158;
	add.s32 	%r160, %r159, %r156;
	selp.b32	%r40, %r303, %r160, %p19;
	mov.u32 	%r161, -921707870;
	mul.hi.u32 	%r306, %r40, %r161;
	setp.eq.s32	%p20, %r22, 0;
	neg.s32 	%r162, %r32;
	selp.b32	%r308, %r32, %r162, %p20;
	setp.lt.s32	%p21, %r306, 1;
	@%p21 bra 	BB0_20;

	mul.lo.s32 	%r163, %r40, -921707870;
	shr.u32 	%r164, %r163, 31;
	shl.b32 	%r165, %r306, 1;
	add.s32 	%r306, %r164, %r165;
	add.s32 	%r307, %r307, 1;

BB0_20:
	mov.u32 	%r166, 126;
	sub.s32 	%r167, %r166, %r307;
	shl.b32 	%r168, %r167, 23;
	add.s32 	%r169, %r306, 1;
	shr.u32 	%r170, %r169, 7;
	add.s32 	%r171, %r170, 1;
	shr.u32 	%r172, %r171, 1;
	add.s32 	%r173, %r172, %r168;
	or.b32  	%r174, %r173, %r304;
	mov.b32 	 %f600, %r174;

BB0_21:
	mul.rn.f32 	%f38, %f600, %f600;
	add.s32 	%r48, %r308, 1;
	and.b32  	%r49, %r48, 1;
	setp.eq.s32	%p22, %r49, 0;
	@%p22 bra 	BB0_23;
	bra.uni 	BB0_22;

BB0_23:
	mov.f32 	%f212, 0f3C08839E;
	mov.f32 	%f213, 0fB94CA1F9;
	fma.rn.f32 	%f601, %f213, %f38, %f212;
	bra.uni 	BB0_24;

BB0_22:
	mov.f32 	%f210, 0fBAB6061A;
	mov.f32 	%f211, 0f37CCF5CE;
	fma.rn.f32 	%f601, %f211, %f38, %f210;

BB0_24:
	@%p22 bra 	BB0_26;
	bra.uni 	BB0_25;

BB0_26:
	mov.f32 	%f217, 0fBE2AAAA3;
	fma.rn.f32 	%f218, %f601, %f38, %f217;
	fma.rn.f32 	%f602, %f218, %f38, %f198;
	bra.uni 	BB0_27;

BB0_25:
	mov.f32 	%f214, 0f3D2AAAA5;
	fma.rn.f32 	%f215, %f601, %f38, %f214;
	mov.f32 	%f216, 0fBF000000;
	fma.rn.f32 	%f602, %f215, %f38, %f216;

BB0_27:
	fma.rn.f32 	%f603, %f602, %f600, %f600;
	@%p22 bra 	BB0_29;

	fma.rn.f32 	%f603, %f602, %f38, %f196;

BB0_29:
	and.b32  	%r175, %r48, 2;
	setp.eq.s32	%p25, %r175, 0;
	@%p25 bra 	BB0_31;

	mov.f32 	%f222, 0fBF800000;
	fma.rn.f32 	%f603, %f603, %f222, %f198;

BB0_31:
	@%p13 bra 	BB0_33;

	mul.rn.f32 	%f605, %f605, %f198;

BB0_33:
	mov.f32 	%f584, 0f27C234C5;
	mov.f32 	%f583, 0f33A22168;
	mov.f32 	%f581, 0f3FC90FDA;
	mul.f32 	%f224, %f605, 0f3F22F983;
	cvt.rni.s32.f32	%r318, %f224;
	cvt.rn.f32.s32	%f225, %r318;
	neg.f32 	%f226, %f225;
	fma.rn.f32 	%f228, %f226, %f581, %f605;
	fma.rn.f32 	%f230, %f226, %f583, %f228;
	fma.rn.f32 	%f606, %f226, %f584, %f230;
	abs.f32 	%f232, %f605;
	setp.leu.f32	%p27, %f232, 0f47CE4780;
	@%p27 bra 	BB0_44;

	add.u64 	%rd53, %SP, 0;
	cvta.to.local.u64 	%rd9, %rd53;
	mov.b32 	 %r51, %f605;
	shr.u32 	%r52, %r51, 23;
	shl.b32 	%r178, %r51, 8;
	or.b32  	%r53, %r178, -2147483648;
	mov.u32 	%r309, 0;
	mov.u64 	%rd138, %rd9;
	mov.u64 	%rd139, %rd25;
	mov.u32 	%r310, %r309;

BB0_35:
	.pragma "nounroll";
	shl.b64 	%rd54, %rd139, 2;
	mov.u64 	%rd55, __cudart_i2opi_f;
	add.s64 	%rd56, %rd55, %rd54;
	ld.const.u32 	%r181, [%rd56];
	// inline asm
	{
	mad.lo.cc.u32   %r179, %r181, %r53, %r310;
	madc.hi.u32     %r310, %r181, %r53,  0;
	}
	// inline asm
	st.local.u32 	[%rd138], %r179;
	add.s32 	%r309, %r309, 1;
	cvt.s64.s32	%rd139, %r309;
	mul.wide.s32 	%rd57, %r309, 4;
	add.s64 	%rd138, %rd9, %rd57;
	setp.ne.s32	%p28, %r309, 6;
	@%p28 bra 	BB0_35;

	and.b32  	%r184, %r52, 255;
	add.s32 	%r185, %r184, -128;
	shr.u32 	%r186, %r185, 5;
	and.b32  	%r58, %r51, -2147483648;
	cvta.to.local.u64 	%rd59, %rd53;
	st.local.u32 	[%rd59+24], %r310;
	mov.u32 	%r187, 6;
	sub.s32 	%r188, %r187, %r186;
	mul.wide.s32 	%rd60, %r188, 4;
	add.s64 	%rd15, %rd59, %rd60;
	ld.local.u32 	%r311, [%rd15];
	ld.local.u32 	%r312, [%rd15+-4];
	and.b32  	%r61, %r52, 31;
	setp.eq.s32	%p29, %r61, 0;
	@%p29 bra 	BB0_38;

	mov.u32 	%r189, 32;
	sub.s32 	%r190, %r189, %r61;
	shr.u32 	%r191, %r312, %r190;
	shl.b32 	%r192, %r311, %r61;
	add.s32 	%r311, %r191, %r192;
	ld.local.u32 	%r193, [%rd15+-8];
	shr.u32 	%r194, %r193, %r190;
	shl.b32 	%r195, %r312, %r61;
	add.s32 	%r312, %r194, %r195;

BB0_38:
	shr.u32 	%r196, %r312, 30;
	shl.b32 	%r197, %r311, 2;
	add.s32 	%r313, %r196, %r197;
	shl.b32 	%r67, %r312, 2;
	shr.u32 	%r198, %r313, 31;
	shr.u32 	%r199, %r311, 30;
	add.s32 	%r68, %r198, %r199;
	setp.eq.s32	%p30, %r198, 0;
	@%p30 bra 	BB0_39;
	bra.uni 	BB0_40;

BB0_39:
	mov.u32 	%r314, %r58;
	mov.u32 	%r315, %r67;
	bra.uni 	BB0_41;

BB0_40:
	not.b32 	%r200, %r313;
	neg.s32 	%r315, %r67;
	setp.eq.s32	%p31, %r67, 0;
	selp.u32	%r201, 1, 0, %p31;
	add.s32 	%r313, %r201, %r200;
	xor.b32  	%r314, %r58, -2147483648;

BB0_41:
	clz.b32 	%r317, %r313;
	setp.eq.s32	%p32, %r317, 0;
	shl.b32 	%r202, %r313, %r317;
	mov.u32 	%r203, 32;
	sub.s32 	%r204, %r203, %r317;
	shr.u32 	%r205, %r315, %r204;
	add.s32 	%r206, %r205, %r202;
	selp.b32	%r76, %r313, %r206, %p32;
	mov.u32 	%r207, -921707870;
	mul.hi.u32 	%r316, %r76, %r207;
	setp.eq.s32	%p33, %r58, 0;
	neg.s32 	%r208, %r68;
	selp.b32	%r318, %r68, %r208, %p33;
	setp.lt.s32	%p34, %r316, 1;
	@%p34 bra 	BB0_43;

	mul.lo.s32 	%r209, %r76, -921707870;
	shr.u32 	%r210, %r209, 31;
	shl.b32 	%r211, %r316, 1;
	add.s32 	%r316, %r210, %r211;
	add.s32 	%r317, %r317, 1;

BB0_43:
	mov.u32 	%r212, 126;
	sub.s32 	%r213, %r212, %r317;
	shl.b32 	%r214, %r213, 23;
	add.s32 	%r215, %r316, 1;
	shr.u32 	%r216, %r215, 7;
	add.s32 	%r217, %r216, 1;
	shr.u32 	%r218, %r217, 1;
	add.s32 	%r219, %r218, %r214;
	or.b32  	%r220, %r219, %r314;
	mov.b32 	 %f606, %r220;

BB0_44:
	mul.rn.f32 	%f55, %f606, %f606;
	and.b32  	%r84, %r318, 1;
	setp.eq.s32	%p35, %r84, 0;
	@%p35 bra 	BB0_46;
	bra.uni 	BB0_45;

BB0_46:
	mov.f32 	%f235, 0f3C08839E;
	mov.f32 	%f236, 0fB94CA1F9;
	fma.rn.f32 	%f607, %f236, %f55, %f235;
	bra.uni 	BB0_47;

BB0_45:
	mov.f32 	%f233, 0fBAB6061A;
	mov.f32 	%f234, 0f37CCF5CE;
	fma.rn.f32 	%f607, %f234, %f55, %f233;

BB0_47:
	@%p35 bra 	BB0_49;
	bra.uni 	BB0_48;

BB0_49:
	mov.f32 	%f240, 0fBE2AAAA3;
	fma.rn.f32 	%f241, %f607, %f55, %f240;
	fma.rn.f32 	%f608, %f241, %f55, %f198;
	bra.uni 	BB0_50;

BB0_48:
	mov.f32 	%f237, 0f3D2AAAA5;
	fma.rn.f32 	%f238, %f607, %f55, %f237;
	mov.f32 	%f239, 0fBF000000;
	fma.rn.f32 	%f608, %f238, %f55, %f239;

BB0_50:
	fma.rn.f32 	%f609, %f608, %f606, %f606;
	@%p35 bra 	BB0_52;

	fma.rn.f32 	%f609, %f608, %f55, %f196;

BB0_52:
	and.b32  	%r221, %r318, 2;
	setp.eq.s32	%p38, %r221, 0;
	@%p38 bra 	BB0_54;

	mov.f32 	%f245, 0fBF800000;
	fma.rn.f32 	%f609, %f609, %f245, %f198;

BB0_54:
	mul.f32 	%f246, %f30, %f603;
	mul.f32 	%f247, %f30, %f609;
	mul.f32 	%f248, %f10, %f247;
	mul.f32 	%f249, %f11, %f247;
	mul.f32 	%f250, %f12, %f247;
	fma.rn.f32 	%f251, %f19, %f246, %f248;
	fma.rn.f32 	%f252, %f18, %f246, %f249;
	fma.rn.f32 	%f253, %f17, %f246, %f250;
	fma.rn.f32 	%f67, %f588, %f29, %f251;
	fma.rn.f32 	%f68, %f589, %f29, %f252;
	fma.rn.f32 	%f69, %f590, %f29, %f253;
	setp.gt.f32	%p39, %f68, 0f00000000;
	setp.eq.s32	%p40, %r4, 0;
	or.pred  	%p41, %p40, %p39;
	@!%p41 bra 	BB0_56;
	bra.uni 	BB0_55;

BB0_55:
	mov.u32 	%r292, 4;
	add.u64 	%rd61, %SP, 28;
	cvta.to.local.u64 	%rd62, %rd61;
	max.f32 	%f260, %f266, %f164;
	mov.u32 	%r225, 1065353216;
	st.local.u32 	[%rd62], %r225;
	ld.global.u32 	%r222, [root];
	mov.u32 	%r223, 1;
	mov.f32 	%f261, 0f6C4ECB8F;
	// inline asm
	call _rt_trace_64, (%r222, %f7, %f8, %f9, %f67, %f68, %f69, %r223, %f260, %f261, %rd61, %r292);
	// inline asm
	ld.local.f32 	%f268, [%rd62];
	fma.rn.f32 	%f611, %f67, %f268, %f611;
	fma.rn.f32 	%f612, %f68, %f268, %f612;
	fma.rn.f32 	%f613, %f69, %f268, %f613;
	mul.f32 	%f269, %f589, %f68;
	fma.rn.f32 	%f270, %f588, %f67, %f269;
	fma.rn.f32 	%f271, %f590, %f69, %f270;
	cvt.sat.f32.f32	%f272, %f271;
	fma.rn.f32 	%f614, %f272, %f268, %f614;
	ld.global.u32 	%r319, [samples];

BB0_56:
	add.s32 	%r297, %r297, 1;
	setp.lt.s32	%p42, %r297, %r319;
	@%p42 bra 	BB0_8;

BB0_57:
	add.s32 	%r294, %r294, 1;
	setp.lt.s32	%p43, %r294, %r319;
	@%p43 bra 	BB0_6;
	bra.uni 	BB0_58;

BB0_4:
	mov.f32 	%f613, %f614;
	mov.f32 	%f612, %f614;
	mov.f32 	%f611, %f614;

BB0_58:
	mul.lo.s32 	%r226, %r319, %r319;
	cvt.rn.f32.s32	%f273, %r226;
	div.rn.f32 	%f274, %f614, %f273;
	add.f32 	%f275, %f274, %f274;
	ld.global.f32 	%f276, [skyColor];
	mul.f32 	%f86, %f276, %f275;
	ld.global.f32 	%f277, [skyColor+4];
	mul.f32 	%f87, %f275, %f277;
	ld.global.f32 	%f278, [skyColor+8];
	mul.f32 	%f88, %f275, %f278;
	ld.global.u32 	%r323, [imageEnabled];
	and.b32  	%r227, %r323, 1;
	setp.eq.b32	%p44, %r227, 1;
	@!%p44 bra 	BB0_93;
	bra.uni 	BB0_59;

BB0_59:
	mov.f32 	%f281, 0f3E666666;
	cvt.rzi.f32.f32	%f282, %f281;
	fma.rn.f32 	%f283, %f282, 0fC0000000, 0f3EE66666;
	abs.f32 	%f89, %f283;
	abs.f32 	%f90, %f86;
	setp.lt.f32	%p45, %f90, 0f00800000;
	mul.f32 	%f284, %f90, 0f4B800000;
	selp.f32	%f285, 0fC3170000, 0fC2FE0000, %p45;
	selp.f32	%f286, %f284, %f90, %p45;
	mov.b32 	 %r228, %f286;
	and.b32  	%r229, %r228, 8388607;
	or.b32  	%r230, %r229, 1065353216;
	mov.b32 	 %f287, %r230;
	shr.u32 	%r231, %r228, 23;
	cvt.rn.f32.u32	%f288, %r231;
	add.f32 	%f289, %f285, %f288;
	setp.gt.f32	%p46, %f287, 0f3FB504F3;
	mul.f32 	%f290, %f287, 0f3F000000;
	add.f32 	%f291, %f289, 0f3F800000;
	selp.f32	%f292, %f290, %f287, %p46;
	selp.f32	%f293, %f291, %f289, %p46;
	add.f32 	%f294, %f292, 0fBF800000;
	add.f32 	%f280, %f292, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f279,%f280;
	// inline asm
	add.f32 	%f295, %f294, %f294;
	mul.f32 	%f296, %f279, %f295;
	mul.f32 	%f297, %f296, %f296;
	mov.f32 	%f298, 0f3C4CAF63;
	mov.f32 	%f299, 0f3B18F0FE;
	fma.rn.f32 	%f300, %f299, %f297, %f298;
	mov.f32 	%f301, 0f3DAAAABD;
	fma.rn.f32 	%f302, %f300, %f297, %f301;
	mul.rn.f32 	%f303, %f302, %f297;
	mul.rn.f32 	%f304, %f303, %f296;
	sub.f32 	%f305, %f294, %f296;
	neg.f32 	%f306, %f296;
	add.f32 	%f307, %f305, %f305;
	fma.rn.f32 	%f308, %f306, %f294, %f307;
	mul.rn.f32 	%f309, %f279, %f308;
	add.f32 	%f310, %f304, %f296;
	sub.f32 	%f311, %f296, %f310;
	add.f32 	%f312, %f304, %f311;
	add.f32 	%f313, %f309, %f312;
	add.f32 	%f314, %f310, %f313;
	sub.f32 	%f315, %f310, %f314;
	add.f32 	%f316, %f313, %f315;
	mov.f32 	%f317, 0f3F317200;
	mul.rn.f32 	%f318, %f293, %f317;
	mov.f32 	%f319, 0f35BFBE8E;
	mul.rn.f32 	%f320, %f293, %f319;
	add.f32 	%f321, %f318, %f314;
	sub.f32 	%f322, %f318, %f321;
	add.f32 	%f323, %f314, %f322;
	add.f32 	%f324, %f316, %f323;
	add.f32 	%f325, %f320, %f324;
	add.f32 	%f326, %f321, %f325;
	sub.f32 	%f327, %f321, %f326;
	add.f32 	%f328, %f325, %f327;
	mov.f32 	%f329, 0f3EE66666;
	mul.rn.f32 	%f330, %f329, %f326;
	neg.f32 	%f331, %f330;
	fma.rn.f32 	%f332, %f329, %f326, %f331;
	fma.rn.f32 	%f333, %f329, %f328, %f332;
	mov.f32 	%f334, 0f00000000;
	fma.rn.f32 	%f335, %f334, %f326, %f333;
	add.rn.f32 	%f336, %f330, %f335;
	neg.f32 	%f337, %f336;
	add.rn.f32 	%f338, %f330, %f337;
	add.rn.f32 	%f339, %f338, %f335;
	mov.b32 	 %r232, %f336;
	setp.eq.s32	%p47, %r232, 1118925336;
	add.s32 	%r233, %r232, -1;
	mov.b32 	 %f340, %r233;
	add.f32 	%f341, %f339, 0f37000000;
	selp.f32	%f342, %f340, %f336, %p47;
	selp.f32	%f91, %f341, %f339, %p47;
	mul.f32 	%f343, %f342, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f344, %f343;
	mov.f32 	%f345, 0fBF317200;
	fma.rn.f32 	%f346, %f344, %f345, %f342;
	mov.f32 	%f347, 0fB5BFBE8E;
	fma.rn.f32 	%f348, %f344, %f347, %f346;
	mul.f32 	%f349, %f348, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f350, %f349;
	add.f32 	%f351, %f344, 0f00000000;
	ex2.approx.f32 	%f352, %f351;
	mul.f32 	%f353, %f350, %f352;
	setp.lt.f32	%p48, %f342, 0fC2D20000;
	selp.f32	%f354, 0f00000000, %f353, %p48;
	setp.gt.f32	%p49, %f342, 0f42D20000;
	selp.f32	%f623, 0f7F800000, %f354, %p49;
	setp.eq.f32	%p50, %f623, 0f7F800000;
	@%p50 bra 	BB0_61;

	fma.rn.f32 	%f623, %f623, %f91, %f623;

BB0_61:
	setp.lt.f32	%p51, %f86, 0f00000000;
	setp.eq.f32	%p52, %f89, 0f3F800000;
	and.pred  	%p1, %p51, %p52;
	mov.b32 	 %r234, %f623;
	xor.b32  	%r235, %r234, -2147483648;
	mov.b32 	 %f355, %r235;
	selp.f32	%f625, %f355, %f623, %p1;
	setp.eq.f32	%p53, %f86, 0f00000000;
	@%p53 bra 	BB0_64;
	bra.uni 	BB0_62;

BB0_64:
	add.f32 	%f358, %f86, %f86;
	selp.f32	%f625, %f358, 0f00000000, %p52;
	bra.uni 	BB0_65;

BB0_104:
	mov.u64 	%rd123, image_HDR;
	cvta.global.u64 	%rd118, %rd123;
	mov.u32 	%r283, 8;
	mov.u64 	%rd122, 0;
	// inline asm
	call (%rd117), _rt_buffer_get_64, (%rd118, %r98, %r283, %rd18, %rd19, %rd122, %rd122);
	// inline asm
	mov.f32 	%f553, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs46, %f553;}

	// inline asm
	mov.u16 	%rs47, 0;
	st.v4.u16 	[%rd117], {%rs46, %rs46, %rs46, %rs47};

BB0_105:
	ld.global.u8 	%rs48, [imageEnabled];
	and.b16  	%rs49, %rs48, 64;
	setp.eq.s16	%p99, %rs49, 0;
	@%p99 bra 	BB0_107;

	cvt.u64.u32	%rd126, %r2;
	cvt.u64.u32	%rd127, %r3;
	mov.u64 	%rd130, image_Dir;
	cvta.global.u64 	%rd125, %rd130;
	mov.u64 	%rd129, 0;
	// inline asm
	call (%rd124), _rt_buffer_get_64, (%rd125, %r98, %r99, %rd126, %rd127, %rd129, %rd129);
	// inline asm
	mov.u16 	%rs50, 0;
	st.v4.u8 	[%rd124], {%rs50, %rs50, %rs50, %rs50};
	bra.uni 	BB0_107;

BB0_62:
	setp.geu.f32	%p54, %f86, 0f00000000;
	@%p54 bra 	BB0_65;

	mov.f32 	%f577, 0f3EE66666;
	cvt.rzi.f32.f32	%f357, %f577;
	setp.neu.f32	%p55, %f357, 0f3EE66666;
	selp.f32	%f625, 0f7FFFFFFF, %f625, %p55;

BB0_65:
	abs.f32 	%f554, %f86;
	add.f32 	%f359, %f554, 0f3EE66666;
	mov.b32 	 %r236, %f359;
	setp.lt.s32	%p57, %r236, 2139095040;
	@%p57 bra 	BB0_70;

	abs.f32 	%f575, %f86;
	setp.gtu.f32	%p58, %f575, 0f7F800000;
	@%p58 bra 	BB0_69;
	bra.uni 	BB0_67;

BB0_69:
	add.f32 	%f625, %f86, 0f3EE66666;
	bra.uni 	BB0_70;

BB0_67:
	abs.f32 	%f576, %f86;
	setp.neu.f32	%p59, %f576, 0f7F800000;
	@%p59 bra 	BB0_70;

	selp.f32	%f625, 0fFF800000, 0f7F800000, %p1;

BB0_70:
	mov.f32 	%f563, 0fB5BFBE8E;
	mov.f32 	%f562, 0fBF317200;
	mov.f32 	%f561, 0f00000000;
	mov.f32 	%f560, 0f35BFBE8E;
	mov.f32 	%f559, 0f3F317200;
	mov.f32 	%f558, 0f3DAAAABD;
	mov.f32 	%f557, 0f3C4CAF63;
	mov.f32 	%f556, 0f3B18F0FE;
	mov.f32 	%f555, 0f3EE66666;
	setp.eq.f32	%p60, %f86, 0f3F800000;
	selp.f32	%f102, 0f3F800000, %f625, %p60;
	abs.f32 	%f103, %f87;
	setp.lt.f32	%p61, %f103, 0f00800000;
	mul.f32 	%f362, %f103, 0f4B800000;
	selp.f32	%f363, 0fC3170000, 0fC2FE0000, %p61;
	selp.f32	%f364, %f362, %f103, %p61;
	mov.b32 	 %r237, %f364;
	and.b32  	%r238, %r237, 8388607;
	or.b32  	%r239, %r238, 1065353216;
	mov.b32 	 %f365, %r239;
	shr.u32 	%r240, %r237, 23;
	cvt.rn.f32.u32	%f366, %r240;
	add.f32 	%f367, %f363, %f366;
	setp.gt.f32	%p62, %f365, 0f3FB504F3;
	mul.f32 	%f368, %f365, 0f3F000000;
	add.f32 	%f369, %f367, 0f3F800000;
	selp.f32	%f370, %f368, %f365, %p62;
	selp.f32	%f371, %f369, %f367, %p62;
	add.f32 	%f372, %f370, 0fBF800000;
	add.f32 	%f361, %f370, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f360,%f361;
	// inline asm
	add.f32 	%f373, %f372, %f372;
	mul.f32 	%f374, %f360, %f373;
	mul.f32 	%f375, %f374, %f374;
	fma.rn.f32 	%f378, %f556, %f375, %f557;
	fma.rn.f32 	%f380, %f378, %f375, %f558;
	mul.rn.f32 	%f381, %f380, %f375;
	mul.rn.f32 	%f382, %f381, %f374;
	sub.f32 	%f383, %f372, %f374;
	neg.f32 	%f384, %f374;
	add.f32 	%f385, %f383, %f383;
	fma.rn.f32 	%f386, %f384, %f372, %f385;
	mul.rn.f32 	%f387, %f360, %f386;
	add.f32 	%f388, %f382, %f374;
	sub.f32 	%f389, %f374, %f388;
	add.f32 	%f390, %f382, %f389;
	add.f32 	%f391, %f387, %f390;
	add.f32 	%f392, %f388, %f391;
	sub.f32 	%f393, %f388, %f392;
	add.f32 	%f394, %f391, %f393;
	mul.rn.f32 	%f396, %f371, %f559;
	mul.rn.f32 	%f398, %f371, %f560;
	add.f32 	%f399, %f396, %f392;
	sub.f32 	%f400, %f396, %f399;
	add.f32 	%f401, %f392, %f400;
	add.f32 	%f402, %f394, %f401;
	add.f32 	%f403, %f398, %f402;
	add.f32 	%f404, %f399, %f403;
	sub.f32 	%f405, %f399, %f404;
	add.f32 	%f406, %f403, %f405;
	mul.rn.f32 	%f408, %f555, %f404;
	neg.f32 	%f409, %f408;
	fma.rn.f32 	%f410, %f555, %f404, %f409;
	fma.rn.f32 	%f411, %f555, %f406, %f410;
	fma.rn.f32 	%f413, %f561, %f404, %f411;
	add.rn.f32 	%f414, %f408, %f413;
	neg.f32 	%f415, %f414;
	add.rn.f32 	%f416, %f408, %f415;
	add.rn.f32 	%f417, %f416, %f413;
	mov.b32 	 %r241, %f414;
	setp.eq.s32	%p63, %r241, 1118925336;
	add.s32 	%r242, %r241, -1;
	mov.b32 	 %f418, %r242;
	add.f32 	%f419, %f417, 0f37000000;
	selp.f32	%f420, %f418, %f414, %p63;
	selp.f32	%f104, %f419, %f417, %p63;
	mul.f32 	%f421, %f420, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f422, %f421;
	fma.rn.f32 	%f424, %f422, %f562, %f420;
	fma.rn.f32 	%f426, %f422, %f563, %f424;
	mul.f32 	%f427, %f426, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f428, %f427;
	add.f32 	%f429, %f422, 0f00000000;
	ex2.approx.f32 	%f430, %f429;
	mul.f32 	%f431, %f428, %f430;
	setp.lt.f32	%p64, %f420, 0fC2D20000;
	selp.f32	%f432, 0f00000000, %f431, %p64;
	setp.gt.f32	%p65, %f420, 0f42D20000;
	selp.f32	%f626, 0f7F800000, %f432, %p65;
	setp.eq.f32	%p66, %f626, 0f7F800000;
	@%p66 bra 	BB0_72;

	fma.rn.f32 	%f626, %f626, %f104, %f626;

BB0_72:
	setp.lt.f32	%p67, %f87, 0f00000000;
	and.pred  	%p2, %p67, %p52;
	mov.b32 	 %r243, %f626;
	xor.b32  	%r244, %r243, -2147483648;
	mov.b32 	 %f433, %r244;
	selp.f32	%f628, %f433, %f626, %p2;
	setp.eq.f32	%p69, %f87, 0f00000000;
	@%p69 bra 	BB0_75;
	bra.uni 	BB0_73;

BB0_75:
	add.f32 	%f436, %f87, %f87;
	selp.f32	%f628, %f436, 0f00000000, %p52;
	bra.uni 	BB0_76;

BB0_73:
	setp.geu.f32	%p70, %f87, 0f00000000;
	@%p70 bra 	BB0_76;

	mov.f32 	%f574, 0f3EE66666;
	cvt.rzi.f32.f32	%f435, %f574;
	setp.neu.f32	%p71, %f435, 0f3EE66666;
	selp.f32	%f628, 0f7FFFFFFF, %f628, %p71;

BB0_76:
	abs.f32 	%f578, %f87;
	add.f32 	%f437, %f578, 0f3EE66666;
	mov.b32 	 %r245, %f437;
	setp.lt.s32	%p73, %r245, 2139095040;
	@%p73 bra 	BB0_81;

	abs.f32 	%f579, %f87;
	setp.gtu.f32	%p74, %f579, 0f7F800000;
	@%p74 bra 	BB0_80;
	bra.uni 	BB0_78;

BB0_80:
	add.f32 	%f628, %f87, 0f3EE66666;
	bra.uni 	BB0_81;

BB0_78:
	abs.f32 	%f580, %f87;
	setp.neu.f32	%p75, %f580, 0f7F800000;
	@%p75 bra 	BB0_81;

	selp.f32	%f628, 0fFF800000, 0f7F800000, %p2;

BB0_81:
	mov.f32 	%f572, 0fB5BFBE8E;
	mov.f32 	%f571, 0fBF317200;
	mov.f32 	%f570, 0f00000000;
	mov.f32 	%f569, 0f35BFBE8E;
	mov.f32 	%f568, 0f3F317200;
	mov.f32 	%f567, 0f3DAAAABD;
	mov.f32 	%f566, 0f3C4CAF63;
	mov.f32 	%f565, 0f3B18F0FE;
	mov.f32 	%f564, 0f3EE66666;
	setp.eq.f32	%p76, %f87, 0f3F800000;
	selp.f32	%f115, 0f3F800000, %f628, %p76;
	abs.f32 	%f116, %f88;
	setp.lt.f32	%p77, %f116, 0f00800000;
	mul.f32 	%f440, %f116, 0f4B800000;
	selp.f32	%f441, 0fC3170000, 0fC2FE0000, %p77;
	selp.f32	%f442, %f440, %f116, %p77;
	mov.b32 	 %r246, %f442;
	and.b32  	%r247, %r246, 8388607;
	or.b32  	%r248, %r247, 1065353216;
	mov.b32 	 %f443, %r248;
	shr.u32 	%r249, %r246, 23;
	cvt.rn.f32.u32	%f444, %r249;
	add.f32 	%f445, %f441, %f444;
	setp.gt.f32	%p78, %f443, 0f3FB504F3;
	mul.f32 	%f446, %f443, 0f3F000000;
	add.f32 	%f447, %f445, 0f3F800000;
	selp.f32	%f448, %f446, %f443, %p78;
	selp.f32	%f449, %f447, %f445, %p78;
	add.f32 	%f450, %f448, 0fBF800000;
	add.f32 	%f439, %f448, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f438,%f439;
	// inline asm
	add.f32 	%f451, %f450, %f450;
	mul.f32 	%f452, %f438, %f451;
	mul.f32 	%f453, %f452, %f452;
	fma.rn.f32 	%f456, %f565, %f453, %f566;
	fma.rn.f32 	%f458, %f456, %f453, %f567;
	mul.rn.f32 	%f459, %f458, %f453;
	mul.rn.f32 	%f460, %f459, %f452;
	sub.f32 	%f461, %f450, %f452;
	neg.f32 	%f462, %f452;
	add.f32 	%f463, %f461, %f461;
	fma.rn.f32 	%f464, %f462, %f450, %f463;
	mul.rn.f32 	%f465, %f438, %f464;
	add.f32 	%f466, %f460, %f452;
	sub.f32 	%f467, %f452, %f466;
	add.f32 	%f468, %f460, %f467;
	add.f32 	%f469, %f465, %f468;
	add.f32 	%f470, %f466, %f469;
	sub.f32 	%f471, %f466, %f470;
	add.f32 	%f472, %f469, %f471;
	mul.rn.f32 	%f474, %f449, %f568;
	mul.rn.f32 	%f476, %f449, %f569;
	add.f32 	%f477, %f474, %f470;
	sub.f32 	%f478, %f474, %f477;
	add.f32 	%f479, %f470, %f478;
	add.f32 	%f480, %f472, %f479;
	add.f32 	%f481, %f476, %f480;
	add.f32 	%f482, %f477, %f481;
	sub.f32 	%f483, %f477, %f482;
	add.f32 	%f484, %f481, %f483;
	mul.rn.f32 	%f486, %f564, %f482;
	neg.f32 	%f487, %f486;
	fma.rn.f32 	%f488, %f564, %f482, %f487;
	fma.rn.f32 	%f489, %f564, %f484, %f488;
	fma.rn.f32 	%f491, %f570, %f482, %f489;
	add.rn.f32 	%f492, %f486, %f491;
	neg.f32 	%f493, %f492;
	add.rn.f32 	%f494, %f486, %f493;
	add.rn.f32 	%f495, %f494, %f491;
	mov.b32 	 %r250, %f492;
	setp.eq.s32	%p79, %r250, 1118925336;
	add.s32 	%r251, %r250, -1;
	mov.b32 	 %f496, %r251;
	add.f32 	%f497, %f495, 0f37000000;
	selp.f32	%f498, %f496, %f492, %p79;
	selp.f32	%f117, %f497, %f495, %p79;
	mul.f32 	%f499, %f498, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f500, %f499;
	fma.rn.f32 	%f502, %f500, %f571, %f498;
	fma.rn.f32 	%f504, %f500, %f572, %f502;
	mul.f32 	%f505, %f504, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f506, %f505;
	add.f32 	%f507, %f500, 0f00000000;
	ex2.approx.f32 	%f508, %f507;
	mul.f32 	%f509, %f506, %f508;
	setp.lt.f32	%p80, %f498, 0fC2D20000;
	selp.f32	%f510, 0f00000000, %f509, %p80;
	setp.gt.f32	%p81, %f498, 0f42D20000;
	selp.f32	%f629, 0f7F800000, %f510, %p81;
	setp.eq.f32	%p82, %f629, 0f7F800000;
	@%p82 bra 	BB0_83;

	fma.rn.f32 	%f629, %f629, %f117, %f629;

BB0_83:
	setp.lt.f32	%p83, %f88, 0f00000000;
	and.pred  	%p3, %p83, %p52;
	mov.b32 	 %r252, %f629;
	xor.b32  	%r253, %r252, -2147483648;
	mov.b32 	 %f511, %r253;
	selp.f32	%f631, %f511, %f629, %p3;
	setp.eq.f32	%p85, %f88, 0f00000000;
	@%p85 bra 	BB0_86;
	bra.uni 	BB0_84;

BB0_86:
	add.f32 	%f514, %f88, %f88;
	selp.f32	%f631, %f514, 0f00000000, %p52;
	bra.uni 	BB0_87;

BB0_84:
	setp.geu.f32	%p86, %f88, 0f00000000;
	@%p86 bra 	BB0_87;

	mov.f32 	%f573, 0f3EE66666;
	cvt.rzi.f32.f32	%f513, %f573;
	setp.neu.f32	%p87, %f513, 0f3EE66666;
	selp.f32	%f631, 0f7FFFFFFF, %f631, %p87;

BB0_87:
	abs.f32 	%f585, %f88;
	add.f32 	%f515, %f585, 0f3EE66666;
	mov.b32 	 %r254, %f515;
	setp.lt.s32	%p89, %r254, 2139095040;
	@%p89 bra 	BB0_92;

	abs.f32 	%f586, %f88;
	setp.gtu.f32	%p90, %f586, 0f7F800000;
	@%p90 bra 	BB0_91;
	bra.uni 	BB0_89;

BB0_91:
	add.f32 	%f631, %f88, 0f3EE66666;
	bra.uni 	BB0_92;

BB0_89:
	abs.f32 	%f587, %f88;
	setp.neu.f32	%p91, %f587, 0f7F800000;
	@%p91 bra 	BB0_92;

	selp.f32	%f631, 0fFF800000, 0f7F800000, %p3;

BB0_92:
	mov.u32 	%r287, 4;
	mov.u64 	%rd131, 0;
	mov.u32 	%r286, 2;
	setp.eq.f32	%p92, %f88, 0f3F800000;
	selp.f32	%f516, 0f3F800000, %f631, %p92;
	cvt.u64.u32	%rd66, %r3;
	cvt.u64.u32	%rd65, %r2;
	mov.u64 	%rd69, image;
	cvta.global.u64 	%rd64, %rd69;
	// inline asm
	call (%rd63), _rt_buffer_get_64, (%rd64, %r286, %r287, %rd65, %rd66, %rd131, %rd131);
	// inline asm
	cvt.sat.f32.f32	%f517, %f516;
	mul.f32 	%f518, %f517, 0f437FFD71;
	cvt.rzi.u32.f32	%r257, %f518;
	cvt.sat.f32.f32	%f519, %f115;
	mul.f32 	%f520, %f519, 0f437FFD71;
	cvt.rzi.u32.f32	%r258, %f520;
	cvt.sat.f32.f32	%f521, %f102;
	mul.f32 	%f522, %f521, 0f437FFD71;
	cvt.rzi.u32.f32	%r259, %f522;
	cvt.u16.u32	%rs10, %r257;
	cvt.u16.u32	%rs11, %r259;
	cvt.u16.u32	%rs12, %r258;
	mov.u16 	%rs13, 255;
	st.v4.u8 	[%rd63], {%rs10, %rs12, %rs11, %rs13};
	ld.global.u32 	%r323, [imageEnabled];

BB0_93:
	and.b32  	%r260, %r323, 4;
	setp.eq.s32	%p93, %r260, 0;
	@%p93 bra 	BB0_97;

	ld.global.u32 	%r261, [additive];
	setp.eq.s32	%p94, %r261, 0;
	cvt.u64.u32	%rd16, %r2;
	cvt.u64.u32	%rd17, %r3;
	mov.f32 	%f523, 0f3F800000;
	// inline asm
	{  cvt.rn.f16.f32 %rs14, %f523;}

	// inline asm
	@%p94 bra 	BB0_96;

	mov.u64 	%rd132, 0;
	mov.u32 	%r288, 2;
	mov.u64 	%rd82, image_HDR;
	cvta.global.u64 	%rd71, %rd82;
	mov.u32 	%r265, 8;
	// inline asm
	call (%rd70), _rt_buffer_get_64, (%rd71, %r288, %r265, %rd16, %rd17, %rd132, %rd132);
	// inline asm
	ld.v4.u16 	{%rs21, %rs22, %rs23, %rs24}, [%rd70];
	// inline asm
	{  cvt.f32.f16 %f524, %rs21;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f525, %rs22;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f526, %rs23;}

	// inline asm
	// inline asm
	call (%rd76), _rt_buffer_get_64, (%rd71, %r288, %r265, %rd16, %rd17, %rd132, %rd132);
	// inline asm
	add.f32 	%f527, %f86, %f524;
	add.f32 	%f528, %f87, %f525;
	add.f32 	%f529, %f88, %f526;
	// inline asm
	{  cvt.rn.f16.f32 %rs20, %f529;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs19, %f528;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs18, %f527;}

	// inline asm
	st.v4.u16 	[%rd76], {%rs18, %rs19, %rs20, %rs14};
	bra.uni 	BB0_97;

BB0_96:
	mov.u64 	%rd133, 0;
	mov.u32 	%r289, 2;
	mov.u64 	%rd89, image_HDR;
	cvta.global.u64 	%rd84, %rd89;
	mov.u32 	%r267, 8;
	// inline asm
	call (%rd83), _rt_buffer_get_64, (%rd84, %r289, %r267, %rd16, %rd17, %rd133, %rd133);
	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs27, %f88;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs26, %f87;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs25, %f86;}

	// inline asm
	st.v4.u16 	[%rd83], {%rs25, %rs26, %rs27, %rs14};

BB0_97:
	ld.global.u8 	%rs28, [imageEnabled];
	and.b16  	%rs29, %rs28, 64;
	setp.eq.s16	%p95, %rs29, 0;
	@%p95 bra 	BB0_107;

	mov.u32 	%r291, 4;
	mov.u64 	%rd134, 0;
	mov.u32 	%r290, 2;
	mul.f32 	%f533, %f612, %f612;
	fma.rn.f32 	%f534, %f611, %f611, %f533;
	fma.rn.f32 	%f535, %f613, %f613, %f534;
	sqrt.rn.f32 	%f536, %f535;
	rcp.rn.f32 	%f537, %f536;
	mul.f32 	%f538, %f611, %f537;
	mul.f32 	%f539, %f612, %f537;
	mul.f32 	%f540, %f613, %f537;
	cvt.u64.u32	%rd93, %r3;
	cvt.u64.u32	%rd92, %r2;
	mov.u64 	%rd96, image_Dir;
	cvta.global.u64 	%rd91, %rd96;
	// inline asm
	call (%rd90), _rt_buffer_get_64, (%rd91, %r290, %r291, %rd92, %rd93, %rd134, %rd134);
	// inline asm
	fma.rn.f32 	%f541, %f538, 0f3F000000, 0f3F000000;
	mul.f32 	%f542, %f541, 0f437F0000;
	cvt.rzi.u32.f32	%r270, %f542;
	fma.rn.f32 	%f543, %f539, 0f3F000000, 0f3F000000;
	mul.f32 	%f544, %f543, 0f437F0000;
	cvt.rzi.u32.f32	%r271, %f544;
	fma.rn.f32 	%f545, %f540, 0f3F000000, 0f3F000000;
	mul.f32 	%f546, %f545, 0f437F0000;
	cvt.rzi.u32.f32	%r272, %f546;
	cvt.u16.u32	%rs30, %r272;
	cvt.u16.u32	%rs31, %r271;
	cvt.u16.u32	%rs32, %r270;
	mov.u16 	%rs33, 255;
	st.v4.u8 	[%rd90], {%rs32, %rs31, %rs30, %rs33};

BB0_107:
	ret;
}


