{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708483514423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708483514424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 20:45:14 2024 " "Processing started: Tue Feb 20 20:45:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708483514424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708483514424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema2 -c Problema2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema2 -c Problema2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708483514424 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708483515030 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708483515031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-concurrente " "Found design unit 1: sumador-concurrente" {  } { { "sumador.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/sumador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708483526447 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/sumador.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708483526447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708483526447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench_Sumador-Behavioral " "Found design unit 1: Testbench_Sumador-Behavioral" {  } { { "Testbench_Sumador.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Testbench_Sumador.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708483526449 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench_Sumador " "Found entity 1: Testbench_Sumador" {  } { { "Testbench_Sumador.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Testbench_Sumador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708483526449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708483526449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segmentos-Behavioral " "Found design unit 1: segmentos-Behavioral" {  } { { "segmentos.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/segmentos.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708483526451 ""} { "Info" "ISGN_ENTITY_NAME" "1 segmentos " "Found entity 1: segmentos" {  } { { "segmentos.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/segmentos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708483526451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708483526451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfaz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Interfaz-Behavioral " "Found design unit 1: Interfaz-Behavioral" {  } { { "Interfaz.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Interfaz.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708483526453 ""} { "Info" "ISGN_ENTITY_NAME" "1 Interfaz " "Found entity 1: Interfaz" {  } { { "Interfaz.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Interfaz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708483526453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708483526453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador1bit-Behavioral " "Found design unit 1: sumador1bit-Behavioral" {  } { { "sumador1bit.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/sumador1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708483526456 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador1bit " "Found entity 1: sumador1bit" {  } { { "sumador1bit.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/sumador1bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708483526456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708483526456 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Interfaz " "Elaborating entity \"Interfaz\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708483526496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador sumador:UUT_Sumador " "Elaborating entity \"sumador\" for hierarchy \"sumador:UUT_Sumador\"" {  } { { "Interfaz.vhd" "UUT_Sumador" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Interfaz.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708483526498 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "C0 sumador.vhd(16) " "VHDL Signal Declaration warning at sumador.vhd(16): used explicit default value for signal \"C0\" because signal was never assigned a value" {  } { { "sumador.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/sumador.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1708483526499 "|sumador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador1bit sumador:UUT_Sumador\|sumador1bit:UUT_Sumador1 " "Elaborating entity \"sumador1bit\" for hierarchy \"sumador:UUT_Sumador\|sumador1bit:UUT_Sumador1\"" {  } { { "sumador.vhd" "UUT_Sumador1" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/sumador.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708483526499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentos segmentos:UUT_Segmentos " "Elaborating entity \"segmentos\" for hierarchy \"segmentos:UUT_Segmentos\"" {  } { { "Interfaz.vhd" "UUT_Segmentos" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Interfaz.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708483526501 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cout segmentos.vhd(26) " "VHDL Process Statement warning at segmentos.vhd(26): signal \"Cout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segmentos.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/segmentos.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708483526502 "|Interfaz|segmentos:UUT_Segmentos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Resul segmentos.vhd(27) " "VHDL Process Statement warning at segmentos.vhd(27): signal \"Resul\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segmentos.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/segmentos.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708483526503 "|Interfaz|segmentos:UUT_Segmentos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Resul segmentos.vhd(28) " "VHDL Process Statement warning at segmentos.vhd(28): signal \"Resul\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segmentos.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/segmentos.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708483526503 "|Interfaz|segmentos:UUT_Segmentos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Resul segmentos.vhd(29) " "VHDL Process Statement warning at segmentos.vhd(29): signal \"Resul\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segmentos.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/segmentos.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708483526503 "|Interfaz|segmentos:UUT_Segmentos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Resul segmentos.vhd(30) " "VHDL Process Statement warning at segmentos.vhd(30): signal \"Resul\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segmentos.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/segmentos.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708483526503 "|Interfaz|segmentos:UUT_Segmentos"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segmento2\[4\] GND " "Pin \"segmento2\[4\]\" is stuck at GND" {  } { { "Interfaz.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Interfaz.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708483527080 "|Interfaz|segmento2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmento2\[5\] GND " "Pin \"segmento2\[5\]\" is stuck at GND" {  } { { "Interfaz.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Interfaz.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708483527080 "|Interfaz|segmento2[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1708483527080 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708483527181 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708483527632 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708483527632 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708483527689 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708483527689 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708483527689 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708483527689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708483527728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 20:45:27 2024 " "Processing ended: Tue Feb 20 20:45:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708483527728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708483527728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708483527728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708483527728 ""}
