{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731716653617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731716653633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 17:24:13 2024 " "Processing started: Fri Nov 15 17:24:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731716653633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716653633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task1 -c task1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task1 -c task1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716653633 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731716654255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731716654255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/nios_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "nios_system/synthesis/nios_system.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/nios_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716663405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716663430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716663430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "nios_system/synthesis/submodules/nios_system_irq_mapper.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716663430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0 " "Found entity 1: nios_system_mm_interconnect_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716663446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716663446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716663462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716663477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663477 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716663477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716663493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716663493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716663509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716663509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716663509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716663509 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731716663509 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731716663509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_003_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663525 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_003 " "Found entity 2: nios_system_mm_interconnect_0_router_003" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716663525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731716663525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731716663525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_002_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663525 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_002 " "Found entity 2: nios_system_mm_interconnect_0_router_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716663525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731716663525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731716663525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_001_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663525 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_001 " "Found entity 2: nios_system_mm_interconnect_0_router_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716663525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731716663541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731716663541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663541 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router " "Found entity 2: nios_system_mm_interconnect_0_router" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716663541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716663557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716663573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716663589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716663971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716663986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716663986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716663986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_switches " "Found entity 1: nios_system_switches" {  } { { "nios_system/synthesis/submodules/nios_system_switches.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716664005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_onchip_memory2_0 " "Found entity 1: nios_system_onchip_memory2_0" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716664005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_register_bank_a_module " "Found entity 1: nios_system_nios2_qsys_0_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664034 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_nios2_qsys_0_register_bank_b_module " "Found entity 2: nios_system_nios2_qsys_0_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664034 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_nios2_qsys_0_nios2_oci_debug " "Found entity 3: nios_system_nios2_qsys_0_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664034 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: nios_system_nios2_qsys_0_ociram_sp_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664034 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_nios2_qsys_0_nios2_ocimem " "Found entity 5: nios_system_nios2_qsys_0_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664034 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: nios_system_nios2_qsys_0_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664034 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_nios2_qsys_0_nios2_oci_break " "Found entity 7: nios_system_nios2_qsys_0_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664034 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: nios_system_nios2_qsys_0_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664034 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: nios_system_nios2_qsys_0_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664034 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: nios_system_nios2_qsys_0_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664034 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: nios_system_nios2_qsys_0_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664034 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: nios_system_nios2_qsys_0_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664034 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: nios_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664034 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: nios_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664034 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: nios_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664034 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: nios_system_nios2_qsys_0_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664034 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_nios2_qsys_0_nios2_oci_pib " "Found entity 17: nios_system_nios2_qsys_0_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664034 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_nios2_qsys_0_nios2_oci_im " "Found entity 18: nios_system_nios2_qsys_0_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664034 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: nios_system_nios2_qsys_0_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664034 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_nios2_qsys_0_nios2_oci " "Found entity 20: nios_system_nios2_qsys_0_nios2_oci" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664034 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_nios2_qsys_0 " "Found entity 21: nios_system_nios2_qsys_0" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716664034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: nios_system_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716664034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: nios_system_nios2_qsys_0_jtag_debug_module_tck" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716664050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: nios_system_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716664067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_oci_test_bench " "Found entity 1: nios_system_nios2_qsys_0_oci_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716664067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_test_bench " "Found entity 1: nios_system_nios2_qsys_0_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_test_bench.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716664082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_system_jtag_uart_0_sim_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664106 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_jtag_uart_0_scfifo_w " "Found entity 2: nios_system_jtag_uart_0_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664106 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_system_jtag_uart_0_sim_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664106 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_jtag_uart_0_scfifo_r " "Found entity 4: nios_system_jtag_uart_0_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664106 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_jtag_uart_0 " "Found entity 5: nios_system_jtag_uart_0" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716664106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_LEDs " "Found entity 1: nios_system_LEDs" {  } { { "nios_system/synthesis/submodules/nios_system_LEDs.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716664106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1.sv 1 1 " "Found 1 design units, including 1 entities, in source file task1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task1 " "Found entity 1: task1" {  } { { "task1.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/task1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716664115 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2_qsys_0.v(1617) " "Verilog HDL or VHDL warning at nios_system_nios2_qsys_0.v(1617): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1731716664115 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2_qsys_0.v(1619) " "Verilog HDL or VHDL warning at nios_system_nios2_qsys_0.v(1619): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1731716664115 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2_qsys_0.v(1777) " "Verilog HDL or VHDL warning at nios_system_nios2_qsys_0.v(1777): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1731716664115 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2_qsys_0.v(2607) " "Verilog HDL or VHDL warning at nios_system_nios2_qsys_0.v(2607): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1731716664115 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task1 " "Elaborating entity \"task1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731716664178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system nios_system:sys " "Elaborating entity \"nios_system\" for hierarchy \"nios_system:sys\"" {  } { { "task1.sv" "sys" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/task1.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716664209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_LEDs nios_system:sys\|nios_system_LEDs:leds " "Elaborating entity \"nios_system_LEDs\" for hierarchy \"nios_system:sys\|nios_system_LEDs:leds\"" {  } { { "nios_system/synthesis/nios_system.v" "leds" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/nios_system.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716664241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0 nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_system_jtag_uart_0\" for hierarchy \"nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\"" {  } { { "nios_system/synthesis/nios_system.v" "jtag_uart_0" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/nios_system.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716664241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0_scfifo_w nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_system_jtag_uart_0_scfifo_w\" for hierarchy \"nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "the_nios_system_jtag_uart_0_scfifo_w" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716664257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "wfifo" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716664562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716664562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716664562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716664562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716664562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716664562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716664562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716664562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716664562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716664562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716664562 ""}  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731716664562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716664626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716664626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716664641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716664641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716664657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716664657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716664707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716664707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716664770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716664770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716664817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716664817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716664833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0_scfifo_r nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_system_jtag_uart_0_scfifo_r\" for hierarchy \"nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "the_nios_system_jtag_uart_0_scfifo_r" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716664833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "nios_system_jtag_uart_0_alt_jtag_atlantic" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716665107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716665119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716665119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716665119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716665119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716665119 ""}  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731716665119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716665698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system:sys\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716665819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0 nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"nios_system_nios2_qsys_0\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\"" {  } { { "nios_system/synthesis/nios_system.v" "nios2_qsys_0" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/nios_system.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716665871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_test_bench nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_test_bench:the_nios_system_nios2_qsys_0_test_bench " "Elaborating entity \"nios_system_nios2_qsys_0_test_bench\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_test_bench:the_nios_system_nios2_qsys_0_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_test_bench" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716665947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_register_bank_a_module nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a " "Elaborating entity \"nios_system_nios2_qsys_0_register_bank_a_module\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_register_bank_a" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716665963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_altsyncram" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716666043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716666065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"nios_system_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666065 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731716666065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fln1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fln1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fln1 " "Found entity 1: altsyncram_fln1" {  } { { "db/altsyncram_fln1.tdf" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/db/altsyncram_fln1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716666109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716666109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fln1 nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fln1:auto_generated " "Elaborating entity \"altsyncram_fln1\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fln1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716666109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_register_bank_b_module nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b " "Elaborating entity \"nios_system_nios2_qsys_0_register_bank_b_module\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_register_bank_b" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 4362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716666285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_altsyncram" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716666331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716666331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"nios_system_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666331 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731716666331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gln1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gln1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gln1 " "Found entity 1: altsyncram_gln1" {  } { { "db/altsyncram_gln1.tdf" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/db/altsyncram_gln1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716666378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716666378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gln1 nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_gln1:auto_generated " "Elaborating entity \"altsyncram_gln1\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_gln1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716666395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716666539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_debug nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_debug" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716666570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716666611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716666619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666619 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731716666619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_ocimem nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_ocimem\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_ocimem" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716666623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_ociram_sp_ram_module nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"nios_system_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_ociram_sp_ram" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716666650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_altsyncram" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716666682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 335 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716666698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios_system_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716666698 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 335 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731716666698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2sf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2sf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2sf1 " "Found entity 1: altsyncram_2sf1" {  } { { "db/altsyncram_2sf1.tdf" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/db/altsyncram_2sf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716666745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716666745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2sf1 nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2sf1:auto_generated " "Elaborating entity \"altsyncram_2sf1\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2sf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716666745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_avalon_reg nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_avalon_reg:the_nios_system_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_avalon_reg:the_nios_system_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_avalon_reg" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716666920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_break nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_break:the_nios_system_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_break\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_break:the_nios_system_nios2_qsys_0_nios2_oci_break\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_break" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716666920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_xbrk nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_xbrk:the_nios_system_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_xbrk:the_nios_system_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_xbrk" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716666968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_dbrk nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_dbrk:the_nios_system_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_dbrk:the_nios_system_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_dbrk" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716666968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_itrace nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_itrace:the_nios_system_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_itrace:the_nios_system_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_itrace" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716666984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_dtrace nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_dtrace:the_nios_system_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_dtrace:the_nios_system_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_dtrace" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_td_mode nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_dtrace:the_nios_system_nios2_qsys_0_nios2_oci_dtrace\|nios_system_nios2_qsys_0_nios2_oci_td_mode:nios_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_dtrace:the_nios_system_nios2_qsys_0_nios2_oci_dtrace\|nios_system_nios2_qsys_0_nios2_oci_td_mode:nios_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_fifo nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_fifo" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_nios_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_nios_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_nios_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_nios_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_nios_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_nios_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_oci_test_bench nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_oci_test_bench:the_nios_system_nios2_qsys_0_oci_test_bench " "Elaborating entity \"nios_system_nios2_qsys_0_oci_test_bench\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_oci_test_bench:the_nios_system_nios2_qsys_0_oci_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_oci_test_bench" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667143 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "nios_system_nios2_qsys_0_oci_test_bench " "Entity \"nios_system_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_oci_test_bench" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2127 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1731716667143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_pib nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_pib:the_nios_system_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_pib:the_nios_system_nios2_qsys_0_nios2_oci_pib\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_pib" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_im nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_im:the_nios_system_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_im\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_im:the_nios_system_nios2_qsys_0_nios2_oci_im\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_im" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_jtag_debug_module_wrapper nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"nios_system_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_jtag_debug_module_tck nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"nios_system_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios_system_nios2_qsys_0_jtag_debug_module_tck" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_jtag_debug_module_sysclk nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"nios_system_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "nios_system_nios2_qsys_0_jtag_debug_module_phy" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716667317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716667317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716667317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716667317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716667317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716667317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716667317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716667317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716667317 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731716667317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667317 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_onchip_memory2_0 nios_system:sys\|nios_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_system_onchip_memory2_0\" for hierarchy \"nios_system:sys\|nios_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios_system/synthesis/nios_system.v" "onchip_memory2_0" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/nios_system.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:sys\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:sys\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "the_altsyncram" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:sys\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:sys\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:sys\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:sys\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716667396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716667396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716667396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716667396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716667396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716667396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716667396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716667396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716667396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716667396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716667396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716667396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731716667396 ""}  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731716667396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jpn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jpn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jpn1 " "Found entity 1: altsyncram_jpn1" {  } { { "db/altsyncram_jpn1.tdf" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/db/altsyncram_jpn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716667460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716667460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jpn1 nios_system:sys\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jpn1:auto_generated " "Elaborating entity \"altsyncram_jpn1\" for hierarchy \"nios_system:sys\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jpn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_switches nios_system:sys\|nios_system_switches:switches " "Elaborating entity \"nios_system_switches\" for hierarchy \"nios_system:sys\|nios_system_switches:switches\"" {  } { { "nios_system/synthesis/nios_system.v" "switches" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/nios_system.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0 nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_system_mm_interconnect_0\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_system/synthesis/nios_system.v" "mm_interconnect_0" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/nios_system.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "switches_s1_translator" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router " "Elaborating entity \"nios_system_mm_interconnect_0_router\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716667986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_default_decode nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\|nios_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\|nios_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716668002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_001 nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_system_mm_interconnect_0_router_001\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_001" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716668014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_001_default_decode nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\|nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\|nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716668018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_002 nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_system_mm_interconnect_0_router_002\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_002" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716668034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_002_default_decode nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\|nios_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\|nios_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716668034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_003 nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios_system_mm_interconnect_0_router_003\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_003" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716668034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_003_default_decode nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003\|nios_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003\|nios_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716668050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716668065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux_001 nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716668081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716668081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux_001 nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716668099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716668114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716668114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_demux nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_demux" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716668129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716668145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716668163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716668177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux_001 nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716668177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716668193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716668193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_system:sys\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716668208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_irq_mapper nios_system:sys\|nios_system_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_irq_mapper\" for hierarchy \"nios_system:sys\|nios_system_irq_mapper:irq_mapper\"" {  } { { "nios_system/synthesis/nios_system.v" "irq_mapper" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/nios_system.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716668224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:sys\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:sys\|altera_reset_controller:rst_controller\"" {  } { { "nios_system/synthesis/nios_system.v" "rst_controller" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/nios_system.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716668224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716668240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/nios_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716668240 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1731716669513 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.11.15.17:24:33 Progress: Loading sld60bba180/alt_sld_fab_wrapper_hw.tcl " "2024.11.15.17:24:33 Progress: Loading sld60bba180/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716673494 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716676607 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716676756 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716680903 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716680989 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716681069 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716681213 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716681227 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716681227 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1731716681930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld60bba180/alt_sld_fab.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/db/ip/sld60bba180/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716682122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716682122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716682205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716682205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716682218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716682218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716682282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716682282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716682346 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716682346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716682346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731716682410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716682410 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1731716685170 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "task1.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/task1.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731716685888 "|task1|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "task1.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/task1.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731716685888 "|task1|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731716685888 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716686048 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "52 " "52 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731716686896 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716687119 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/output_files/task1.map.smsg " "Generated suppressed messages file D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/output_files/task1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716687548 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731716689550 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731716689550 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "task1.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/task1.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731716689919 "|task1|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "task1.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/task1.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731716689919 "|task1|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "task1.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/task1.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731716689919 "|task1|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "task1.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/task1.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731716689919 "|task1|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "task1.sv" "" { Text "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/task1.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731716689919 "|task1|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1731716689919 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1626 " "Implemented 1626 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731716689930 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731716689930 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1452 " "Implemented 1452 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731716689930 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1731716689930 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731716689930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5041 " "Peak virtual memory: 5041 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731716689994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 17:24:49 2024 " "Processing ended: Fri Nov 15 17:24:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731716689994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731716689994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731716689994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731716689994 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1731716692080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731716692091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 17:24:51 2024 " "Processing started: Fri Nov 15 17:24:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731716692091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1731716692091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off task1 -c task1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off task1 -c task1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1731716692091 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1731716692384 ""}
{ "Info" "0" "" "Project  = task1" {  } {  } 0 0 "Project  = task1" 0 0 "Fitter" 0 0 1731716692384 ""}
{ "Info" "0" "" "Revision = task1" {  } {  } 0 0 "Revision = task1" 0 0 "Fitter" 0 0 1731716692384 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1731716692579 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1731716692579 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "task1 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"task1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731716692601 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731716692651 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731716692651 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731716693104 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731716693205 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1731716693617 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1731716693665 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "25 25 " "No exact pin location assignment(s) for 25 pins of 25 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1731716693890 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1731716704009 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 964 global CLKCTRL_G10 " "CLOCK_50~inputCLKENA0 with 964 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1731716704220 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1731716704220 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731716704224 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731716704279 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731716704284 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731716704290 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731716704293 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731716704293 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731716704300 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1731716705660 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1731716705660 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1731716705670 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/nios_system_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1731716705680 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|W_alu_result\[4\] CLOCK_50 " "Register nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|W_alu_result\[4\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1731716705689 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1731716705689 "|task1|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1731716705720 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1731716705720 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1731716705721 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1731716705721 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1731716705721 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1731716705721 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1731716705721 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731716705822 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1731716705831 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731716705831 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731716706104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731716710079 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1731716710529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:13 " "Fitter placement preparation operations ending: elapsed time is 00:01:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731716782625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731716861281 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731716864713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731716864713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731716869313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1731716873155 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731716873155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1731716877064 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731716877064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731716877070 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.77 " "Total time spent on timing analysis during the Fitter is 1.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1731716882162 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731716882222 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731716882766 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731716882767 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731716883249 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731716887494 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/output_files/task1.fit.smsg " "Generated suppressed messages file D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/output_files/task1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731716887975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7848 " "Peak virtual memory: 7848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731716888900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 17:28:08 2024 " "Processing ended: Fri Nov 15 17:28:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731716888900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:17 " "Elapsed time: 00:03:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731716888900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:20:40 " "Total CPU time (on all processors): 00:20:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731716888900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731716888900 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1731716890460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731716890471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 17:28:10 2024 " "Processing started: Fri Nov 15 17:28:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731716890471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731716890471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off task1 -c task1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off task1 -c task1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731716890471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1731716891491 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731716900699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731716901391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 17:28:21 2024 " "Processing ended: Fri Nov 15 17:28:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731716901391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731716901391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731716901391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731716901391 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1731716902077 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1731716902917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731716902929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 17:28:22 2024 " "Processing started: Fri Nov 15 17:28:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731716902929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1731716902929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta task1 -c task1 " "Command: quartus_sta task1 -c task1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1731716902929 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1731716903109 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1731716904070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1731716904070 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731716904111 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731716904111 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1731716904690 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1731716904690 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1731716904701 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/nios_system_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1731716904710 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|W_alu_result\[4\] CLOCK_50 " "Register nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|W_alu_result\[4\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1731716904720 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1731716904720 "|task1|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1731716904730 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731716904840 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1731716904847 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1731716904859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.914 " "Worst-case setup slack is 11.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716904901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716904901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.914               0.000 altera_reserved_tck  " "   11.914               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716904901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731716904901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.120 " "Worst-case hold slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716904908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716904908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 altera_reserved_tck  " "    0.120               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716904908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731716904908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.611 " "Worst-case recovery slack is 14.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716904911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716904911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.611               0.000 altera_reserved_tck  " "   14.611               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716904911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731716904911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.983 " "Worst-case removal slack is 0.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716904911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716904911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.983               0.000 altera_reserved_tck  " "    0.983               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716904911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731716904911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.751 " "Worst-case minimum pulse width slack is 15.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716904920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716904920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.751               0.000 altera_reserved_tck  " "   15.751               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716904920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731716904920 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716904946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716904946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716904946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716904946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716904946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 61.651 ns " "Worst Case Available Settling Time: 61.651 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716904946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716904946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716904946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716904946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716904946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716904946 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731716904946 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731716904953 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1731716905001 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1731716907744 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|W_alu_result\[4\] CLOCK_50 " "Register nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|W_alu_result\[4\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1731716907861 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1731716907861 "|task1|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731716907970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.025 " "Worst-case setup slack is 12.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716908010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716908010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.025               0.000 altera_reserved_tck  " "   12.025               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716908010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731716908010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.108 " "Worst-case hold slack is 0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716908014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716908014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 altera_reserved_tck  " "    0.108               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716908014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731716908014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.681 " "Worst-case recovery slack is 14.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716908014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716908014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.681               0.000 altera_reserved_tck  " "   14.681               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716908014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731716908014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.899 " "Worst-case removal slack is 0.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716908020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716908020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.899               0.000 altera_reserved_tck  " "    0.899               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716908020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731716908020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.760 " "Worst-case minimum pulse width slack is 15.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716908022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716908022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.760               0.000 altera_reserved_tck  " "   15.760               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716908022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731716908022 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716908032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716908032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716908032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716908032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716908032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 61.762 ns " "Worst Case Available Settling Time: 61.762 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716908032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716908032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716908032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716908032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716908032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716908032 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731716908032 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1731716908040 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1731716908205 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1731716910819 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|W_alu_result\[4\] CLOCK_50 " "Register nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|W_alu_result\[4\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1731716910950 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1731716910950 "|task1|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731716911050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.990 " "Worst-case setup slack is 13.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.990               0.000 altera_reserved_tck  " "   13.990               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731716911061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.022 " "Worst-case hold slack is 0.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 altera_reserved_tck  " "    0.022               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731716911061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.612 " "Worst-case recovery slack is 15.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.612               0.000 altera_reserved_tck  " "   15.612               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731716911069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.472 " "Worst-case removal slack is 0.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 altera_reserved_tck  " "    0.472               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731716911070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.722 " "Worst-case minimum pulse width slack is 15.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.722               0.000 altera_reserved_tck  " "   15.722               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731716911074 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716911081 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716911081 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716911081 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716911081 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716911081 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.314 ns " "Worst Case Available Settling Time: 63.314 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716911081 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716911081 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716911081 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716911081 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716911081 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716911081 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731716911081 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731716911090 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|W_alu_result\[4\] CLOCK_50 " "Register nios_system:sys\|nios_system_nios2_qsys_0:nios2_qsys_0\|W_alu_result\[4\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1731716911281 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1731716911281 "|task1|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731716911389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.293 " "Worst-case setup slack is 14.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.293               0.000 altera_reserved_tck  " "   14.293               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731716911393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.005 " "Worst-case hold slack is 0.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005               0.000 altera_reserved_tck  " "    0.005               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731716911401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.758 " "Worst-case recovery slack is 15.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.758               0.000 altera_reserved_tck  " "   15.758               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731716911401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.406 " "Worst-case removal slack is 0.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 altera_reserved_tck  " "    0.406               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731716911410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.751 " "Worst-case minimum pulse width slack is 15.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.751               0.000 altera_reserved_tck  " "   15.751               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731716911410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731716911410 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716911424 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716911424 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716911424 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716911424 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716911424 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.554 ns " "Worst Case Available Settling Time: 63.554 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716911424 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716911424 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716911424 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716911424 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716911424 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731716911424 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731716911424 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731716912631 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731716912631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5343 " "Peak virtual memory: 5343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731716912721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 17:28:32 2024 " "Processing ended: Fri Nov 15 17:28:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731716912721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731716912721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731716912721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1731716912721 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1731716914240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731716914244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 17:28:34 2024 " "Processing started: Fri Nov 15 17:28:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731716914244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1731716914244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off task1 -c task1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off task1 -c task1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1731716914244 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1731716915665 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1731716916009 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "task1.vo D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/simulation/modelsim/ simulation " "Generated file task1.vo in folder \"D:/krish/Documents/UBC year 4/CPEN 311/lab_4/lab-4-lab4-l1c-60/task1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1731716916606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731716917280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 17:28:37 2024 " "Processing ended: Fri Nov 15 17:28:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731716917280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731716917280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731716917280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1731716917280 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus Prime Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1731716917931 ""}
