#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Sep 22 10:11:41 2020
# Process ID: 15990
# Current directory: /home/runge/PWM_LED_BLINK/PWM_LED_BLINK.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/runge/PWM_LED_BLINK/PWM_LED_BLINK.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/runge/PWM_LED_BLINK/PWM_LED_BLINK.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1421.727 ; gain = 72.039 ; free physical = 5316 ; free virtual = 16883
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16074 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1421.727 ; gain = 0.000 ; free physical = 5208 ; free virtual = 16775
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:22]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.srcs/sources_1/bd/design_1/synth/design_1.vhd:26]
INFO: [Synth 8-3491] module 'design_1_comparator_27bits_0_0' declared at '/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.runs/synth_1/.Xil/Vivado-15990-E7440-big-ARCH/realtime/design_1_comparator_27bits_0_0_stub.vhdl:5' bound to instance 'comparator_27bits_0' of component 'design_1_comparator_27bits_0_0' [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.srcs/sources_1/bd/design_1/synth/design_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_1_comparator_27bits_0_0' [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.runs/synth_1/.Xil/Vivado-15990-E7440-big-ARCH/realtime/design_1_comparator_27bits_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_counter_27bits_0_0' declared at '/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.runs/synth_1/.Xil/Vivado-15990-E7440-big-ARCH/realtime/design_1_counter_27bits_0_0_stub.vhdl:5' bound to instance 'counter_27bits_0' of component 'design_1_counter_27bits_0_0' [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.srcs/sources_1/bd/design_1/synth/design_1.vhd:74]
INFO: [Synth 8-638] synthesizing module 'design_1_counter_27bits_0_0' [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.runs/synth_1/.Xil/Vivado-15990-E7440-big-ARCH/realtime/design_1_counter_27bits_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at '/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_0' [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.srcs/sources_1/bd/design_1/synth/design_1.vhd:81]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 62500000 - type: integer 
	Parameter CONST_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (1#1) [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (2#1) [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-3491] module 'design_1_xlconstant_1_0' declared at '/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:57' bound to instance 'xlconstant_1' of component 'design_1_xlconstant_1_0' [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.srcs/sources_1/bd/design_1/synth/design_1.vhd:85]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_1_0' [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' (2#1) [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_1_0' (3#1) [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1' (4#1) [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.srcs/sources_1/bd/design_1/synth/design_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (5#1) [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1421.727 ; gain = 0.000 ; free physical = 5221 ; free virtual = 16788
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1421.727 ; gain = 0.000 ; free physical = 5220 ; free virtual = 16787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1421.727 ; gain = 0.000 ; free physical = 5220 ; free virtual = 16787
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.srcs/sources_1/bd/design_1/ip/design_1_comparator_27bits_0_0/design_1_comparator_27bits_0_0/design_1_comparator_27bits_0_0_in_context.xdc] for cell 'design_1_i/comparator_27bits_0'
Finished Parsing XDC File [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.srcs/sources_1/bd/design_1/ip/design_1_comparator_27bits_0_0/design_1_comparator_27bits_0_0/design_1_comparator_27bits_0_0_in_context.xdc] for cell 'design_1_i/comparator_27bits_0'
Parsing XDC File [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.srcs/sources_1/bd/design_1/ip/design_1_counter_27bits_0_0/design_1_counter_27bits_0_0/design_1_counter_27bits_0_0_in_context.xdc] for cell 'design_1_i/counter_27bits_0'
Finished Parsing XDC File [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.srcs/sources_1/bd/design_1/ip/design_1_counter_27bits_0_0/design_1_counter_27bits_0_0/design_1_counter_27bits_0_0_in_context.xdc] for cell 'design_1_i/counter_27bits_0'
Parsing XDC File [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.srcs/constrs_1/new/const1.xdc]
Finished Parsing XDC File [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.srcs/constrs_1/new/const1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.srcs/constrs_1/new/const1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1651.242 ; gain = 0.000 ; free physical = 4945 ; free virtual = 16511
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1651.242 ; gain = 0.000 ; free physical = 4946 ; free virtual = 16513
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1651.242 ; gain = 0.000 ; free physical = 4946 ; free virtual = 16513
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1651.242 ; gain = 0.000 ; free physical = 4946 ; free virtual = 16513
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1651.242 ; gain = 229.516 ; free physical = 5008 ; free virtual = 16575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1651.242 ; gain = 229.516 ; free physical = 5008 ; free virtual = 16575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/comparator_27bits_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/counter_27bits_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1651.242 ; gain = 229.516 ; free physical = 5010 ; free virtual = 16577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1651.242 ; gain = 229.516 ; free physical = 5009 ; free virtual = 16577
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1651.242 ; gain = 229.516 ; free physical = 5007 ; free virtual = 16576
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1681.242 ; gain = 259.516 ; free physical = 4891 ; free virtual = 16460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1681.242 ; gain = 259.516 ; free physical = 4891 ; free virtual = 16460
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1690.258 ; gain = 268.531 ; free physical = 4890 ; free virtual = 16459
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1690.258 ; gain = 268.531 ; free physical = 4890 ; free virtual = 16459
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1690.258 ; gain = 268.531 ; free physical = 4890 ; free virtual = 16459
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1690.258 ; gain = 268.531 ; free physical = 4890 ; free virtual = 16459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1690.258 ; gain = 268.531 ; free physical = 4890 ; free virtual = 16459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1690.258 ; gain = 268.531 ; free physical = 4890 ; free virtual = 16459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1690.258 ; gain = 268.531 ; free physical = 4890 ; free virtual = 16459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |design_1_comparator_27bits_0_0 |         1|
|2     |design_1_counter_27bits_0_0    |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |design_1_comparator_27bits_0_0_bbox_0 |     1|
|2     |design_1_counter_27bits_0_0_bbox_1    |     1|
|3     |IBUF                                  |     2|
|4     |OBUF                                  |     1|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+-----------------+------------------------+------+
|      |Instance         |Module                  |Cells |
+------+-----------------+------------------------+------+
|1     |top              |                        |    31|
|2     |  design_1_i     |design_1                |    28|
|3     |    xlconstant_0 |design_1_xlconstant_0_0 |     0|
|4     |    xlconstant_1 |design_1_xlconstant_1_0 |     0|
+------+-----------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1690.258 ; gain = 268.531 ; free physical = 4890 ; free virtual = 16459
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1690.258 ; gain = 39.016 ; free physical = 4948 ; free virtual = 16517
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1690.266 ; gain = 268.531 ; free physical = 4948 ; free virtual = 16517
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1695.258 ; gain = 0.000 ; free physical = 4888 ; free virtual = 16457
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1695.258 ; gain = 273.531 ; free physical = 4936 ; free virtual = 16504
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1695.258 ; gain = 0.000 ; free physical = 4936 ; free virtual = 16504
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/runge/PWM_LED_BLINK/PWM_LED_BLINK.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 22 10:12:14 2020...
