<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › pinctrl › pinctrl-imx51.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>pinctrl-imx51.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * imx51 pinctrl driver based on imx pinmux core</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2012 Freescale Semiconductor, Inc.</span>
<span class="cm"> * Copyright (C) 2012 Linaro, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Dong Aisheng &lt;dong.aisheng@linaro.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/of_device.h&gt;</span>
<span class="cp">#include &lt;linux/pinctrl/pinctrl.h&gt;</span>

<span class="cp">#include &quot;pinctrl-imx.h&quot;</span>

<span class="k">enum</span> <span class="n">imx51_pads</span> <span class="p">{</span>
	<span class="n">MX51_PAD_EIM_D16</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_D17</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_D18</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_D19</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_D20</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_D21</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_D22</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_D23</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_D24</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_D25</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_D26</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_D27</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_D28</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_D29</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_D30</span> <span class="o">=</span> <span class="mi">15</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_D31</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_A16</span> <span class="o">=</span> <span class="mi">17</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_A17</span> <span class="o">=</span> <span class="mi">18</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_A18</span> <span class="o">=</span> <span class="mi">19</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_A19</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_A20</span> <span class="o">=</span> <span class="mi">21</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_A21</span> <span class="o">=</span> <span class="mi">22</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_A22</span> <span class="o">=</span> <span class="mi">23</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_A23</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_A24</span> <span class="o">=</span> <span class="mi">25</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_A25</span> <span class="o">=</span> <span class="mi">26</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_A26</span> <span class="o">=</span> <span class="mi">27</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_A27</span> <span class="o">=</span> <span class="mi">28</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_EB0</span> <span class="o">=</span> <span class="mi">29</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_EB1</span> <span class="o">=</span> <span class="mi">30</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_EB2</span> <span class="o">=</span> <span class="mi">31</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_EB3</span> <span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_OE</span> <span class="o">=</span> <span class="mi">33</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_CS0</span> <span class="o">=</span> <span class="mi">34</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_CS1</span> <span class="o">=</span> <span class="mi">35</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_CS2</span> <span class="o">=</span> <span class="mi">36</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_CS3</span> <span class="o">=</span> <span class="mi">37</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_CS4</span> <span class="o">=</span> <span class="mi">38</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_CS5</span> <span class="o">=</span> <span class="mi">39</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_DTACK</span> <span class="o">=</span> <span class="mi">40</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_LBA</span> <span class="o">=</span> <span class="mi">41</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_CRE</span> <span class="o">=</span> <span class="mi">42</span><span class="p">,</span>
	<span class="n">MX51_PAD_DRAM_CS1</span> <span class="o">=</span> <span class="mi">43</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_WE_B</span> <span class="o">=</span> <span class="mi">44</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_RE_B</span> <span class="o">=</span> <span class="mi">45</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_ALE</span> <span class="o">=</span> <span class="mi">46</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_CLE</span> <span class="o">=</span> <span class="mi">47</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_WP_B</span> <span class="o">=</span> <span class="mi">48</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_RB0</span> <span class="o">=</span> <span class="mi">49</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_RB1</span> <span class="o">=</span> <span class="mi">50</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_RB2</span> <span class="o">=</span> <span class="mi">51</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_RB3</span> <span class="o">=</span> <span class="mi">52</span><span class="p">,</span>
	<span class="n">MX51_PAD_GPIO_NAND</span> <span class="o">=</span> <span class="mi">53</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_CS0</span> <span class="o">=</span> <span class="mi">54</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_CS1</span> <span class="o">=</span> <span class="mi">55</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_CS2</span> <span class="o">=</span> <span class="mi">56</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_CS3</span> <span class="o">=</span> <span class="mi">57</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_CS4</span> <span class="o">=</span> <span class="mi">58</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_CS5</span> <span class="o">=</span> <span class="mi">59</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_CS6</span> <span class="o">=</span> <span class="mi">60</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_CS7</span> <span class="o">=</span> <span class="mi">61</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_RDY_INT</span> <span class="o">=</span> <span class="mi">62</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_D15</span> <span class="o">=</span> <span class="mi">63</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_D14</span> <span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_D13</span> <span class="o">=</span> <span class="mi">65</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_D12</span> <span class="o">=</span> <span class="mi">66</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_D11</span> <span class="o">=</span> <span class="mi">67</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_D10</span> <span class="o">=</span> <span class="mi">68</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_D9</span> <span class="o">=</span> <span class="mi">69</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_D8</span> <span class="o">=</span> <span class="mi">70</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_D7</span> <span class="o">=</span> <span class="mi">71</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_D6</span> <span class="o">=</span> <span class="mi">72</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_D5</span> <span class="o">=</span> <span class="mi">73</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_D4</span> <span class="o">=</span> <span class="mi">74</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_D3</span> <span class="o">=</span> <span class="mi">75</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_D2</span> <span class="o">=</span> <span class="mi">76</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_D1</span> <span class="o">=</span> <span class="mi">77</span><span class="p">,</span>
	<span class="n">MX51_PAD_NANDF_D0</span> <span class="o">=</span> <span class="mi">78</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSI1_D8</span> <span class="o">=</span> <span class="mi">79</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSI1_D9</span> <span class="o">=</span> <span class="mi">80</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSI1_D10</span> <span class="o">=</span> <span class="mi">81</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSI1_D11</span> <span class="o">=</span> <span class="mi">82</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSI1_D12</span> <span class="o">=</span> <span class="mi">83</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSI1_D13</span> <span class="o">=</span> <span class="mi">84</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSI1_D14</span> <span class="o">=</span> <span class="mi">85</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSI1_D15</span> <span class="o">=</span> <span class="mi">86</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSI1_D16</span> <span class="o">=</span> <span class="mi">87</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSI1_D17</span> <span class="o">=</span> <span class="mi">88</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSI1_D18</span> <span class="o">=</span> <span class="mi">89</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSI1_D19</span> <span class="o">=</span> <span class="mi">90</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSI1_VSYNC</span> <span class="o">=</span> <span class="mi">91</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSI1_HSYNC</span> <span class="o">=</span> <span class="mi">92</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSI1_PIXCLK</span> <span class="o">=</span> <span class="mi">93</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSI1_MCLK</span> <span class="o">=</span> <span class="mi">94</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSI2_D12</span> <span class="o">=</span> <span class="mi">95</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSI2_D13</span> <span class="o">=</span> <span class="mi">96</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSI2_D14</span> <span class="o">=</span> <span class="mi">97</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSI2_D15</span> <span class="o">=</span> <span class="mi">98</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSI2_D16</span> <span class="o">=</span> <span class="mi">99</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSI2_D17</span> <span class="o">=</span> <span class="mi">100</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSI2_D18</span> <span class="o">=</span> <span class="mi">101</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSI2_D19</span> <span class="o">=</span> <span class="mi">102</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSI2_VSYNC</span> <span class="o">=</span> <span class="mi">103</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSI2_HSYNC</span> <span class="o">=</span> <span class="mi">104</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSI2_PIXCLK</span> <span class="o">=</span> <span class="mi">105</span><span class="p">,</span>
	<span class="n">MX51_PAD_I2C1_CLK</span> <span class="o">=</span> <span class="mi">106</span><span class="p">,</span>
	<span class="n">MX51_PAD_I2C1_DAT</span> <span class="o">=</span> <span class="mi">107</span><span class="p">,</span>
	<span class="n">MX51_PAD_AUD3_BB_TXD</span> <span class="o">=</span> <span class="mi">108</span><span class="p">,</span>
	<span class="n">MX51_PAD_AUD3_BB_RXD</span> <span class="o">=</span> <span class="mi">109</span><span class="p">,</span>
	<span class="n">MX51_PAD_AUD3_BB_CK</span> <span class="o">=</span> <span class="mi">110</span><span class="p">,</span>
	<span class="n">MX51_PAD_AUD3_BB_FS</span> <span class="o">=</span> <span class="mi">111</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSPI1_MOSI</span> <span class="o">=</span> <span class="mi">112</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSPI1_MISO</span> <span class="o">=</span> <span class="mi">113</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSPI1_SS0</span> <span class="o">=</span> <span class="mi">114</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSPI1_SS1</span> <span class="o">=</span> <span class="mi">115</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSPI1_RDY</span> <span class="o">=</span> <span class="mi">116</span><span class="p">,</span>
	<span class="n">MX51_PAD_CSPI1_SCLK</span> <span class="o">=</span> <span class="mi">117</span><span class="p">,</span>
	<span class="n">MX51_PAD_UART1_RXD</span> <span class="o">=</span> <span class="mi">118</span><span class="p">,</span>
	<span class="n">MX51_PAD_UART1_TXD</span> <span class="o">=</span> <span class="mi">119</span><span class="p">,</span>
	<span class="n">MX51_PAD_UART1_RTS</span> <span class="o">=</span> <span class="mi">120</span><span class="p">,</span>
	<span class="n">MX51_PAD_UART1_CTS</span> <span class="o">=</span> <span class="mi">121</span><span class="p">,</span>
	<span class="n">MX51_PAD_UART2_RXD</span> <span class="o">=</span> <span class="mi">122</span><span class="p">,</span>
	<span class="n">MX51_PAD_UART2_TXD</span> <span class="o">=</span> <span class="mi">123</span><span class="p">,</span>
	<span class="n">MX51_PAD_UART3_RXD</span> <span class="o">=</span> <span class="mi">124</span><span class="p">,</span>
	<span class="n">MX51_PAD_UART3_TXD</span> <span class="o">=</span> <span class="mi">125</span><span class="p">,</span>
	<span class="n">MX51_PAD_OWIRE_LINE</span> <span class="o">=</span> <span class="mi">126</span><span class="p">,</span>
	<span class="n">MX51_PAD_KEY_ROW0</span> <span class="o">=</span> <span class="mi">127</span><span class="p">,</span>
	<span class="n">MX51_PAD_KEY_ROW1</span> <span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
	<span class="n">MX51_PAD_KEY_ROW2</span> <span class="o">=</span> <span class="mi">129</span><span class="p">,</span>
	<span class="n">MX51_PAD_KEY_ROW3</span> <span class="o">=</span> <span class="mi">130</span><span class="p">,</span>
	<span class="n">MX51_PAD_KEY_COL0</span> <span class="o">=</span> <span class="mi">131</span><span class="p">,</span>
	<span class="n">MX51_PAD_KEY_COL1</span> <span class="o">=</span> <span class="mi">132</span><span class="p">,</span>
	<span class="n">MX51_PAD_KEY_COL2</span> <span class="o">=</span> <span class="mi">133</span><span class="p">,</span>
	<span class="n">MX51_PAD_KEY_COL3</span> <span class="o">=</span> <span class="mi">134</span><span class="p">,</span>
	<span class="n">MX51_PAD_KEY_COL4</span> <span class="o">=</span> <span class="mi">135</span><span class="p">,</span>
	<span class="n">MX51_PAD_KEY_COL5</span> <span class="o">=</span> <span class="mi">136</span><span class="p">,</span>
	<span class="n">MX51_PAD_USBH1_CLK</span> <span class="o">=</span> <span class="mi">137</span><span class="p">,</span>
	<span class="n">MX51_PAD_USBH1_DIR</span> <span class="o">=</span> <span class="mi">138</span><span class="p">,</span>
	<span class="n">MX51_PAD_USBH1_STP</span> <span class="o">=</span> <span class="mi">139</span><span class="p">,</span>
	<span class="n">MX51_PAD_USBH1_NXT</span> <span class="o">=</span> <span class="mi">140</span><span class="p">,</span>
	<span class="n">MX51_PAD_USBH1_DATA0</span> <span class="o">=</span> <span class="mi">141</span><span class="p">,</span>
	<span class="n">MX51_PAD_USBH1_DATA1</span> <span class="o">=</span> <span class="mi">142</span><span class="p">,</span>
	<span class="n">MX51_PAD_USBH1_DATA2</span> <span class="o">=</span> <span class="mi">143</span><span class="p">,</span>
	<span class="n">MX51_PAD_USBH1_DATA3</span> <span class="o">=</span> <span class="mi">144</span><span class="p">,</span>
	<span class="n">MX51_PAD_USBH1_DATA4</span> <span class="o">=</span> <span class="mi">145</span><span class="p">,</span>
	<span class="n">MX51_PAD_USBH1_DATA5</span> <span class="o">=</span> <span class="mi">146</span><span class="p">,</span>
	<span class="n">MX51_PAD_USBH1_DATA6</span> <span class="o">=</span> <span class="mi">147</span><span class="p">,</span>
	<span class="n">MX51_PAD_USBH1_DATA7</span> <span class="o">=</span> <span class="mi">148</span><span class="p">,</span>
	<span class="n">MX51_PAD_DI1_PIN11</span> <span class="o">=</span> <span class="mi">149</span><span class="p">,</span>
	<span class="n">MX51_PAD_DI1_PIN12</span> <span class="o">=</span> <span class="mi">150</span><span class="p">,</span>
	<span class="n">MX51_PAD_DI1_PIN13</span> <span class="o">=</span> <span class="mi">151</span><span class="p">,</span>
	<span class="n">MX51_PAD_DI1_D0_CS</span> <span class="o">=</span> <span class="mi">152</span><span class="p">,</span>
	<span class="n">MX51_PAD_DI1_D1_CS</span> <span class="o">=</span> <span class="mi">153</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISPB2_SER_DIN</span> <span class="o">=</span> <span class="mi">154</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISPB2_SER_DIO</span> <span class="o">=</span> <span class="mi">155</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISPB2_SER_CLK</span> <span class="o">=</span> <span class="mi">156</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISPB2_SER_RS</span> <span class="o">=</span> <span class="mi">157</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP1_DAT0</span> <span class="o">=</span> <span class="mi">158</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP1_DAT1</span> <span class="o">=</span> <span class="mi">159</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP1_DAT2</span> <span class="o">=</span> <span class="mi">160</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP1_DAT3</span> <span class="o">=</span> <span class="mi">161</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP1_DAT4</span> <span class="o">=</span> <span class="mi">162</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP1_DAT5</span> <span class="o">=</span> <span class="mi">163</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP1_DAT6</span> <span class="o">=</span> <span class="mi">164</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP1_DAT7</span> <span class="o">=</span> <span class="mi">165</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP1_DAT8</span> <span class="o">=</span> <span class="mi">166</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP1_DAT9</span> <span class="o">=</span> <span class="mi">167</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP1_DAT10</span> <span class="o">=</span> <span class="mi">168</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP1_DAT11</span> <span class="o">=</span> <span class="mi">169</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP1_DAT12</span> <span class="o">=</span> <span class="mi">170</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP1_DAT13</span> <span class="o">=</span> <span class="mi">171</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP1_DAT14</span> <span class="o">=</span> <span class="mi">172</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP1_DAT15</span> <span class="o">=</span> <span class="mi">173</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP1_DAT16</span> <span class="o">=</span> <span class="mi">174</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP1_DAT17</span> <span class="o">=</span> <span class="mi">175</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP1_DAT18</span> <span class="o">=</span> <span class="mi">176</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP1_DAT19</span> <span class="o">=</span> <span class="mi">177</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP1_DAT20</span> <span class="o">=</span> <span class="mi">178</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP1_DAT21</span> <span class="o">=</span> <span class="mi">179</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP1_DAT22</span> <span class="o">=</span> <span class="mi">180</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP1_DAT23</span> <span class="o">=</span> <span class="mi">181</span><span class="p">,</span>
	<span class="n">MX51_PAD_DI1_PIN3</span> <span class="o">=</span> <span class="mi">182</span><span class="p">,</span>
	<span class="n">MX51_PAD_DI1_PIN2</span> <span class="o">=</span> <span class="mi">183</span><span class="p">,</span>
	<span class="n">MX51_PAD_DI_GP2</span> <span class="o">=</span> <span class="mi">184</span><span class="p">,</span>
	<span class="n">MX51_PAD_DI_GP3</span> <span class="o">=</span> <span class="mi">185</span><span class="p">,</span>
	<span class="n">MX51_PAD_DI2_PIN4</span> <span class="o">=</span> <span class="mi">186</span><span class="p">,</span>
	<span class="n">MX51_PAD_DI2_PIN2</span> <span class="o">=</span> <span class="mi">187</span><span class="p">,</span>
	<span class="n">MX51_PAD_DI2_PIN3</span> <span class="o">=</span> <span class="mi">188</span><span class="p">,</span>
	<span class="n">MX51_PAD_DI2_DISP_CLK</span> <span class="o">=</span> <span class="mi">189</span><span class="p">,</span>
	<span class="n">MX51_PAD_DI_GP4</span> <span class="o">=</span> <span class="mi">190</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP2_DAT0</span> <span class="o">=</span> <span class="mi">191</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP2_DAT1</span> <span class="o">=</span> <span class="mi">192</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP2_DAT2</span> <span class="o">=</span> <span class="mi">193</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP2_DAT3</span> <span class="o">=</span> <span class="mi">194</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP2_DAT4</span> <span class="o">=</span> <span class="mi">195</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP2_DAT5</span> <span class="o">=</span> <span class="mi">196</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP2_DAT6</span> <span class="o">=</span> <span class="mi">197</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP2_DAT7</span> <span class="o">=</span> <span class="mi">198</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP2_DAT8</span> <span class="o">=</span> <span class="mi">199</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP2_DAT9</span> <span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP2_DAT10</span> <span class="o">=</span> <span class="mi">201</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP2_DAT11</span> <span class="o">=</span> <span class="mi">202</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP2_DAT12</span> <span class="o">=</span> <span class="mi">203</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP2_DAT13</span> <span class="o">=</span> <span class="mi">204</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP2_DAT14</span> <span class="o">=</span> <span class="mi">205</span><span class="p">,</span>
	<span class="n">MX51_PAD_DISP2_DAT15</span> <span class="o">=</span> <span class="mi">206</span><span class="p">,</span>
	<span class="n">MX51_PAD_SD1_CMD</span> <span class="o">=</span> <span class="mi">207</span><span class="p">,</span>
	<span class="n">MX51_PAD_SD1_CLK</span> <span class="o">=</span> <span class="mi">208</span><span class="p">,</span>
	<span class="n">MX51_PAD_SD1_DATA0</span> <span class="o">=</span> <span class="mi">209</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_DA0</span> <span class="o">=</span> <span class="mi">210</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_DA1</span> <span class="o">=</span> <span class="mi">211</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_DA2</span> <span class="o">=</span> <span class="mi">212</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_DA3</span> <span class="o">=</span> <span class="mi">213</span><span class="p">,</span>
	<span class="n">MX51_PAD_SD1_DATA1</span> <span class="o">=</span> <span class="mi">214</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_DA4</span> <span class="o">=</span> <span class="mi">215</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_DA5</span> <span class="o">=</span> <span class="mi">216</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_DA6</span> <span class="o">=</span> <span class="mi">217</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_DA7</span> <span class="o">=</span> <span class="mi">218</span><span class="p">,</span>
	<span class="n">MX51_PAD_SD1_DATA2</span> <span class="o">=</span> <span class="mi">219</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_DA10</span> <span class="o">=</span> <span class="mi">220</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_DA11</span> <span class="o">=</span> <span class="mi">221</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_DA8</span> <span class="o">=</span> <span class="mi">222</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_DA9</span> <span class="o">=</span> <span class="mi">223</span><span class="p">,</span>
	<span class="n">MX51_PAD_SD1_DATA3</span> <span class="o">=</span> <span class="mi">224</span><span class="p">,</span>
	<span class="n">MX51_PAD_GPIO1_0</span> <span class="o">=</span> <span class="mi">225</span><span class="p">,</span>
	<span class="n">MX51_PAD_GPIO1_1</span> <span class="o">=</span> <span class="mi">226</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_DA12</span> <span class="o">=</span> <span class="mi">227</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_DA13</span> <span class="o">=</span> <span class="mi">228</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_DA14</span> <span class="o">=</span> <span class="mi">229</span><span class="p">,</span>
	<span class="n">MX51_PAD_EIM_DA15</span> <span class="o">=</span> <span class="mi">230</span><span class="p">,</span>
	<span class="n">MX51_PAD_SD2_CMD</span> <span class="o">=</span> <span class="mi">231</span><span class="p">,</span>
	<span class="n">MX51_PAD_SD2_CLK</span> <span class="o">=</span> <span class="mi">232</span><span class="p">,</span>
	<span class="n">MX51_PAD_SD2_DATA0</span> <span class="o">=</span> <span class="mi">233</span><span class="p">,</span>
	<span class="n">MX51_PAD_SD2_DATA1</span> <span class="o">=</span> <span class="mi">234</span><span class="p">,</span>
	<span class="n">MX51_PAD_SD2_DATA2</span> <span class="o">=</span> <span class="mi">235</span><span class="p">,</span>
	<span class="n">MX51_PAD_SD2_DATA3</span> <span class="o">=</span> <span class="mi">236</span><span class="p">,</span>
	<span class="n">MX51_PAD_GPIO1_2</span> <span class="o">=</span> <span class="mi">237</span><span class="p">,</span>
	<span class="n">MX51_PAD_GPIO1_3</span> <span class="o">=</span> <span class="mi">238</span><span class="p">,</span>
	<span class="n">MX51_PAD_PMIC_INT_REQ</span> <span class="o">=</span> <span class="mi">239</span><span class="p">,</span>
	<span class="n">MX51_PAD_GPIO1_4</span> <span class="o">=</span> <span class="mi">240</span><span class="p">,</span>
	<span class="n">MX51_PAD_GPIO1_5</span> <span class="o">=</span> <span class="mi">241</span><span class="p">,</span>
	<span class="n">MX51_PAD_GPIO1_6</span> <span class="o">=</span> <span class="mi">242</span><span class="p">,</span>
	<span class="n">MX51_PAD_GPIO1_7</span> <span class="o">=</span> <span class="mi">243</span><span class="p">,</span>
	<span class="n">MX51_PAD_GPIO1_8</span> <span class="o">=</span> <span class="mi">244</span><span class="p">,</span>
	<span class="n">MX51_PAD_GPIO1_9</span> <span class="o">=</span> <span class="mi">245</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* imx51 register maps */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">imx_pin_reg</span> <span class="n">imx51_pin_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D16</span><span class="p">,</span> <span class="mh">0x3f0</span><span class="p">,</span> <span class="mh">0x05c</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D16__AUD4_RXFS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D16</span><span class="p">,</span> <span class="mh">0x3f0</span><span class="p">,</span> <span class="mh">0x05c</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x8d8</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D16__AUD5_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D16</span><span class="p">,</span> <span class="mh">0x3f0</span><span class="p">,</span> <span class="mh">0x05c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D16__EIM_D16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D16</span><span class="p">,</span> <span class="mh">0x3f0</span><span class="p">,</span> <span class="mh">0x05c</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D16__GPIO2_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D16</span><span class="p">,</span> <span class="mh">0x3f0</span><span class="p">,</span> <span class="mh">0x05c</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x9b4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D16__I2C1_SDA */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D16</span><span class="p">,</span> <span class="mh">0x3f0</span><span class="p">,</span> <span class="mh">0x05c</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D16__UART2_CTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D16</span><span class="p">,</span> <span class="mh">0x3f0</span><span class="p">,</span> <span class="mh">0x05c</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D16__USBH2_DATA0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D17</span><span class="p">,</span> <span class="mh">0x3f4</span><span class="p">,</span> <span class="mh">0x060</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x8d4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D17__AUD5_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D17</span><span class="p">,</span> <span class="mh">0x3f4</span><span class="p">,</span> <span class="mh">0x060</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D17__EIM_D17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D17</span><span class="p">,</span> <span class="mh">0x3f4</span><span class="p">,</span> <span class="mh">0x060</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D17__GPIO2_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D17</span><span class="p">,</span> <span class="mh">0x3f4</span><span class="p">,</span> <span class="mh">0x060</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x9ec</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D17__UART2_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D17</span><span class="p">,</span> <span class="mh">0x3f4</span><span class="p">,</span> <span class="mh">0x060</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D17__UART3_CTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D17</span><span class="p">,</span> <span class="mh">0x3f4</span><span class="p">,</span> <span class="mh">0x060</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D17__USBH2_DATA1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D18</span><span class="p">,</span> <span class="mh">0x3f8</span><span class="p">,</span> <span class="mh">0x064</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x8e4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D18__AUD5_TXC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D18</span><span class="p">,</span> <span class="mh">0x3f8</span><span class="p">,</span> <span class="mh">0x064</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D18__EIM_D18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D18</span><span class="p">,</span> <span class="mh">0x3f8</span><span class="p">,</span> <span class="mh">0x064</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D18__GPIO2_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D18</span><span class="p">,</span> <span class="mh">0x3f8</span><span class="p">,</span> <span class="mh">0x064</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D18__UART2_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D18</span><span class="p">,</span> <span class="mh">0x3f8</span><span class="p">,</span> <span class="mh">0x064</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x9f0</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D18__UART3_RTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D18</span><span class="p">,</span> <span class="mh">0x3f8</span><span class="p">,</span> <span class="mh">0x064</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D18__USBH2_DATA2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D19</span><span class="p">,</span> <span class="mh">0x3fc</span><span class="p">,</span> <span class="mh">0x068</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D19__AUD4_RXC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D19</span><span class="p">,</span> <span class="mh">0x3fc</span><span class="p">,</span> <span class="mh">0x068</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x8e8</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D19__AUD5_TXFS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D19</span><span class="p">,</span> <span class="mh">0x3fc</span><span class="p">,</span> <span class="mh">0x068</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D19__EIM_D19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D19</span><span class="p">,</span> <span class="mh">0x3fc</span><span class="p">,</span> <span class="mh">0x068</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D19__GPIO2_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D19</span><span class="p">,</span> <span class="mh">0x3fc</span><span class="p">,</span> <span class="mh">0x068</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x9b0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D19__I2C1_SCL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D19</span><span class="p">,</span> <span class="mh">0x3fc</span><span class="p">,</span> <span class="mh">0x068</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x9e8</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D19__UART2_RTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D19</span><span class="p">,</span> <span class="mh">0x3fc</span><span class="p">,</span> <span class="mh">0x068</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D19__USBH2_DATA3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D20</span><span class="p">,</span> <span class="mh">0x400</span><span class="p">,</span> <span class="mh">0x06c</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x8c8</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D20__AUD4_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D20</span><span class="p">,</span> <span class="mh">0x400</span><span class="p">,</span> <span class="mh">0x06c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D20__EIM_D20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D20</span><span class="p">,</span> <span class="mh">0x400</span><span class="p">,</span> <span class="mh">0x06c</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D20__GPIO2_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D20</span><span class="p">,</span> <span class="mh">0x400</span><span class="p">,</span> <span class="mh">0x06c</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D20__SRTC_ALARM_DEB */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D20</span><span class="p">,</span> <span class="mh">0x400</span><span class="p">,</span> <span class="mh">0x06c</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D20__USBH2_DATA4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D21</span><span class="p">,</span> <span class="mh">0x404</span><span class="p">,</span> <span class="mh">0x070</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x8c4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D21__AUD4_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D21</span><span class="p">,</span> <span class="mh">0x404</span><span class="p">,</span> <span class="mh">0x070</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D21__EIM_D21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D21</span><span class="p">,</span> <span class="mh">0x404</span><span class="p">,</span> <span class="mh">0x070</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D21__GPIO2_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D21</span><span class="p">,</span> <span class="mh">0x404</span><span class="p">,</span> <span class="mh">0x070</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D21__SRTC_ALARM_DEB */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D21</span><span class="p">,</span> <span class="mh">0x404</span><span class="p">,</span> <span class="mh">0x070</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D21__USBH2_DATA5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D22</span><span class="p">,</span> <span class="mh">0x408</span><span class="p">,</span> <span class="mh">0x074</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x8cc</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D22__AUD4_TXC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D22</span><span class="p">,</span> <span class="mh">0x408</span><span class="p">,</span> <span class="mh">0x074</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D22__EIM_D22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D22</span><span class="p">,</span> <span class="mh">0x408</span><span class="p">,</span> <span class="mh">0x074</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D22__GPIO2_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D22</span><span class="p">,</span> <span class="mh">0x408</span><span class="p">,</span> <span class="mh">0x074</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D22__USBH2_DATA6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D23</span><span class="p">,</span> <span class="mh">0x40c</span><span class="p">,</span> <span class="mh">0x078</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x8d0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D23__AUD4_TXFS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D23</span><span class="p">,</span> <span class="mh">0x40c</span><span class="p">,</span> <span class="mh">0x078</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D23__EIM_D23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D23</span><span class="p">,</span> <span class="mh">0x40c</span><span class="p">,</span> <span class="mh">0x078</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D23__GPIO2_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D23</span><span class="p">,</span> <span class="mh">0x40c</span><span class="p">,</span> <span class="mh">0x078</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D23__SPDIF_OUT1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D23</span><span class="p">,</span> <span class="mh">0x40c</span><span class="p">,</span> <span class="mh">0x078</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D23__USBH2_DATA7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D24</span><span class="p">,</span> <span class="mh">0x410</span><span class="p">,</span> <span class="mh">0x07c</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x8f8</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D24__AUD6_RXFS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D24</span><span class="p">,</span> <span class="mh">0x410</span><span class="p">,</span> <span class="mh">0x07c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D24__EIM_D24 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D24</span><span class="p">,</span> <span class="mh">0x410</span><span class="p">,</span> <span class="mh">0x07c</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D24__GPIO2_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D24</span><span class="p">,</span> <span class="mh">0x410</span><span class="p">,</span> <span class="mh">0x07c</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x9bc</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D24__I2C2_SDA */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D24</span><span class="p">,</span> <span class="mh">0x410</span><span class="p">,</span> <span class="mh">0x07c</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D24__UART3_CTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D24</span><span class="p">,</span> <span class="mh">0x410</span><span class="p">,</span> <span class="mh">0x07c</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D24__USBOTG_DATA0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D25</span><span class="p">,</span> <span class="mh">0x414</span><span class="p">,</span> <span class="mh">0x080</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D25__EIM_D25 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D25</span><span class="p">,</span> <span class="mh">0x414</span><span class="p">,</span> <span class="mh">0x080</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x9c8</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D25__KEY_COL6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D25</span><span class="p">,</span> <span class="mh">0x414</span><span class="p">,</span> <span class="mh">0x080</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D25__UART2_CTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D25</span><span class="p">,</span> <span class="mh">0x414</span><span class="p">,</span> <span class="mh">0x080</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x9f4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D25__UART3_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D25</span><span class="p">,</span> <span class="mh">0x414</span><span class="p">,</span> <span class="mh">0x080</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D25__USBOTG_DATA1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D26</span><span class="p">,</span> <span class="mh">0x418</span><span class="p">,</span> <span class="mh">0x084</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D26__EIM_D26 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D26</span><span class="p">,</span> <span class="mh">0x418</span><span class="p">,</span> <span class="mh">0x084</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x9cc</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D26__KEY_COL7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D26</span><span class="p">,</span> <span class="mh">0x418</span><span class="p">,</span> <span class="mh">0x084</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x9e8</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D26__UART2_RTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D26</span><span class="p">,</span> <span class="mh">0x418</span><span class="p">,</span> <span class="mh">0x084</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D26__UART3_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D26</span><span class="p">,</span> <span class="mh">0x418</span><span class="p">,</span> <span class="mh">0x084</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D26__USBOTG_DATA2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D27</span><span class="p">,</span> <span class="mh">0x41c</span><span class="p">,</span> <span class="mh">0x088</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x8f4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D27__AUD6_RXC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D27</span><span class="p">,</span> <span class="mh">0x41c</span><span class="p">,</span> <span class="mh">0x088</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D27__EIM_D27 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D27</span><span class="p">,</span> <span class="mh">0x41c</span><span class="p">,</span> <span class="mh">0x088</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D27__GPIO2_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D27</span><span class="p">,</span> <span class="mh">0x41c</span><span class="p">,</span> <span class="mh">0x088</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x9b8</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D27__I2C2_SCL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D27</span><span class="p">,</span> <span class="mh">0x41c</span><span class="p">,</span> <span class="mh">0x088</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x9f0</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D27__UART3_RTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D27</span><span class="p">,</span> <span class="mh">0x41c</span><span class="p">,</span> <span class="mh">0x088</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D27__USBOTG_DATA3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D28</span><span class="p">,</span> <span class="mh">0x420</span><span class="p">,</span> <span class="mh">0x08c</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x8f0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D28__AUD6_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D28</span><span class="p">,</span> <span class="mh">0x420</span><span class="p">,</span> <span class="mh">0x08c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D28__EIM_D28 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D28</span><span class="p">,</span> <span class="mh">0x420</span><span class="p">,</span> <span class="mh">0x08c</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x9d0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D28__KEY_ROW4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D28</span><span class="p">,</span> <span class="mh">0x420</span><span class="p">,</span> <span class="mh">0x08c</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D28__USBOTG_DATA4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D29</span><span class="p">,</span> <span class="mh">0x424</span><span class="p">,</span> <span class="mh">0x090</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x8ec</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D29__AUD6_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D29</span><span class="p">,</span> <span class="mh">0x424</span><span class="p">,</span> <span class="mh">0x090</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D29__EIM_D29 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D29</span><span class="p">,</span> <span class="mh">0x424</span><span class="p">,</span> <span class="mh">0x090</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x9d4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D29__KEY_ROW5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D29</span><span class="p">,</span> <span class="mh">0x424</span><span class="p">,</span> <span class="mh">0x090</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D29__USBOTG_DATA5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D30</span><span class="p">,</span> <span class="mh">0x428</span><span class="p">,</span> <span class="mh">0x094</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x8fc</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D30__AUD6_TXC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D30</span><span class="p">,</span> <span class="mh">0x428</span><span class="p">,</span> <span class="mh">0x094</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D30__EIM_D30 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D30</span><span class="p">,</span> <span class="mh">0x428</span><span class="p">,</span> <span class="mh">0x094</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x9d8</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D30__KEY_ROW6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D30</span><span class="p">,</span> <span class="mh">0x428</span><span class="p">,</span> <span class="mh">0x094</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D30__USBOTG_DATA6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D31</span><span class="p">,</span> <span class="mh">0x42c</span><span class="p">,</span> <span class="mh">0x098</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x900</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D31__AUD6_TXFS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D31</span><span class="p">,</span> <span class="mh">0x42c</span><span class="p">,</span> <span class="mh">0x098</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D31__EIM_D31 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D31</span><span class="p">,</span> <span class="mh">0x42c</span><span class="p">,</span> <span class="mh">0x098</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x9dc</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D31__KEY_ROW7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D31</span><span class="p">,</span> <span class="mh">0x42c</span><span class="p">,</span> <span class="mh">0x098</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_D31__USBOTG_DATA7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A16</span><span class="p">,</span> <span class="mh">0x430</span><span class="p">,</span> <span class="mh">0x09c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A16__EIM_A16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A16</span><span class="p">,</span> <span class="mh">0x430</span><span class="p">,</span> <span class="mh">0x09c</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A16__GPIO2_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A16</span><span class="p">,</span> <span class="mh">0x430</span><span class="p">,</span> <span class="mh">0x09c</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A16__OSC_FREQ_SEL0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A17</span><span class="p">,</span> <span class="mh">0x434</span><span class="p">,</span> <span class="mh">0x0a0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A17__EIM_A17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A17</span><span class="p">,</span> <span class="mh">0x434</span><span class="p">,</span> <span class="mh">0x0a0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A17__GPIO2_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A17</span><span class="p">,</span> <span class="mh">0x434</span><span class="p">,</span> <span class="mh">0x0a0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A17__OSC_FREQ_SEL1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A18</span><span class="p">,</span> <span class="mh">0x438</span><span class="p">,</span> <span class="mh">0x0a4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A18__BOOT_LPB0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A18</span><span class="p">,</span> <span class="mh">0x438</span><span class="p">,</span> <span class="mh">0x0a4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A18__EIM_A18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A18</span><span class="p">,</span> <span class="mh">0x438</span><span class="p">,</span> <span class="mh">0x0a4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A18__GPIO2_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A19</span><span class="p">,</span> <span class="mh">0x43c</span><span class="p">,</span> <span class="mh">0x0a8</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A19__BOOT_LPB1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A19</span><span class="p">,</span> <span class="mh">0x43c</span><span class="p">,</span> <span class="mh">0x0a8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A19__EIM_A19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A19</span><span class="p">,</span> <span class="mh">0x43c</span><span class="p">,</span> <span class="mh">0x0a8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A19__GPIO2_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A20</span><span class="p">,</span> <span class="mh">0x440</span><span class="p">,</span> <span class="mh">0x0ac</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A20__BOOT_UART_SRC0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A20</span><span class="p">,</span> <span class="mh">0x440</span><span class="p">,</span> <span class="mh">0x0ac</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A20__EIM_A20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A20</span><span class="p">,</span> <span class="mh">0x440</span><span class="p">,</span> <span class="mh">0x0ac</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A20__GPIO2_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A21</span><span class="p">,</span> <span class="mh">0x444</span><span class="p">,</span> <span class="mh">0x0b0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A21__BOOT_UART_SRC1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A21</span><span class="p">,</span> <span class="mh">0x444</span><span class="p">,</span> <span class="mh">0x0b0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A21__EIM_A21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A21</span><span class="p">,</span> <span class="mh">0x444</span><span class="p">,</span> <span class="mh">0x0b0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A21__GPIO2_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A22</span><span class="p">,</span> <span class="mh">0x448</span><span class="p">,</span> <span class="mh">0x0b4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A22__EIM_A22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A22</span><span class="p">,</span> <span class="mh">0x448</span><span class="p">,</span> <span class="mh">0x0b4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A22__GPIO2_16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A23</span><span class="p">,</span> <span class="mh">0x44c</span><span class="p">,</span> <span class="mh">0x0b8</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A23__BOOT_HPN_EN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A23</span><span class="p">,</span> <span class="mh">0x44c</span><span class="p">,</span> <span class="mh">0x0b8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A23__EIM_A23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A23</span><span class="p">,</span> <span class="mh">0x44c</span><span class="p">,</span> <span class="mh">0x0b8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A23__GPIO2_17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A24</span><span class="p">,</span> <span class="mh">0x450</span><span class="p">,</span> <span class="mh">0x0bc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A24__EIM_A24 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A24</span><span class="p">,</span> <span class="mh">0x450</span><span class="p">,</span> <span class="mh">0x0bc</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A24__GPIO2_18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A24</span><span class="p">,</span> <span class="mh">0x450</span><span class="p">,</span> <span class="mh">0x0bc</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A24__USBH2_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A25</span><span class="p">,</span> <span class="mh">0x454</span><span class="p">,</span> <span class="mh">0x0c0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A25__DISP1_PIN4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A25</span><span class="p">,</span> <span class="mh">0x454</span><span class="p">,</span> <span class="mh">0x0c0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A25__EIM_A25 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A25</span><span class="p">,</span> <span class="mh">0x454</span><span class="p">,</span> <span class="mh">0x0c0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A25__GPIO2_19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A25</span><span class="p">,</span> <span class="mh">0x454</span><span class="p">,</span> <span class="mh">0x0c0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A25__USBH2_DIR */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A26</span><span class="p">,</span> <span class="mh">0x458</span><span class="p">,</span> <span class="mh">0x0c4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x9a0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A26__CSI1_DATA_EN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A26</span><span class="p">,</span> <span class="mh">0x458</span><span class="p">,</span> <span class="mh">0x0c4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x908</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A26__DISP2_EXT_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A26</span><span class="p">,</span> <span class="mh">0x458</span><span class="p">,</span> <span class="mh">0x0c4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A26__EIM_A26 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A26</span><span class="p">,</span> <span class="mh">0x458</span><span class="p">,</span> <span class="mh">0x0c4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A26__GPIO2_20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A26</span><span class="p">,</span> <span class="mh">0x458</span><span class="p">,</span> <span class="mh">0x0c4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A26__USBH2_STP */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A27</span><span class="p">,</span> <span class="mh">0x45c</span><span class="p">,</span> <span class="mh">0x0c8</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x99c</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A27__CSI2_DATA_EN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A27</span><span class="p">,</span> <span class="mh">0x45c</span><span class="p">,</span> <span class="mh">0x0c8</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x9a4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A27__DISP1_PIN1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A27</span><span class="p">,</span> <span class="mh">0x45c</span><span class="p">,</span> <span class="mh">0x0c8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A27__EIM_A27 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A27</span><span class="p">,</span> <span class="mh">0x45c</span><span class="p">,</span> <span class="mh">0x0c8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A27__GPIO2_21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A27</span><span class="p">,</span> <span class="mh">0x45c</span><span class="p">,</span> <span class="mh">0x0c8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_A27__USBH2_NXT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_EB0</span><span class="p">,</span> <span class="mh">0x460</span><span class="p">,</span> <span class="mh">0x0cc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_EB0__EIM_EB0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_EB1</span><span class="p">,</span> <span class="mh">0x464</span><span class="p">,</span> <span class="mh">0x0d0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_EB1__EIM_EB1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_EB2</span><span class="p">,</span> <span class="mh">0x468</span><span class="p">,</span> <span class="mh">0x0d4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x8e0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_EB2__AUD5_RXFS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_EB2</span><span class="p">,</span> <span class="mh">0x468</span><span class="p">,</span> <span class="mh">0x0d4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_EB2__CSI1_D2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_EB2</span><span class="p">,</span> <span class="mh">0x468</span><span class="p">,</span> <span class="mh">0x0d4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_EB2__EIM_EB2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_EB2</span><span class="p">,</span> <span class="mh">0x468</span><span class="p">,</span> <span class="mh">0x0d4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x954</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_EB2__FEC_MDIO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_EB2</span><span class="p">,</span> <span class="mh">0x468</span><span class="p">,</span> <span class="mh">0x0d4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_EB2__GPIO2_22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_EB2</span><span class="p">,</span> <span class="mh">0x468</span><span class="p">,</span> <span class="mh">0x0d4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_EB2__GPT_CMPOUT1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_EB3</span><span class="p">,</span> <span class="mh">0x46c</span><span class="p">,</span> <span class="mh">0x0d8</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x8dc</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_EB3__AUD5_RXC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_EB3</span><span class="p">,</span> <span class="mh">0x46c</span><span class="p">,</span> <span class="mh">0x0d8</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_EB3__CSI1_D3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_EB3</span><span class="p">,</span> <span class="mh">0x46c</span><span class="p">,</span> <span class="mh">0x0d8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_EB3__EIM_EB3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_EB3</span><span class="p">,</span> <span class="mh">0x46c</span><span class="p">,</span> <span class="mh">0x0d8</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x95c</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_EB3__FEC_RDATA1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_EB3</span><span class="p">,</span> <span class="mh">0x46c</span><span class="p">,</span> <span class="mh">0x0d8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_EB3__GPIO2_23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_EB3</span><span class="p">,</span> <span class="mh">0x46c</span><span class="p">,</span> <span class="mh">0x0d8</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_EB3__GPT_CMPOUT2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_OE</span><span class="p">,</span> <span class="mh">0x470</span><span class="p">,</span> <span class="mh">0x0dc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_OE__EIM_OE */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_OE</span><span class="p">,</span> <span class="mh">0x470</span><span class="p">,</span> <span class="mh">0x0dc</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_OE__GPIO2_24 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS0</span><span class="p">,</span> <span class="mh">0x474</span><span class="p">,</span> <span class="mh">0x0e0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS0__EIM_CS0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS0</span><span class="p">,</span> <span class="mh">0x474</span><span class="p">,</span> <span class="mh">0x0e0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS0__GPIO2_25 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS1</span><span class="p">,</span> <span class="mh">0x478</span><span class="p">,</span> <span class="mh">0x0e4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS1__EIM_CS1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS1</span><span class="p">,</span> <span class="mh">0x478</span><span class="p">,</span> <span class="mh">0x0e4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS1__GPIO2_26 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS2</span><span class="p">,</span> <span class="mh">0x47c</span><span class="p">,</span> <span class="mh">0x0e8</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x8d8</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS2__AUD5_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS2</span><span class="p">,</span> <span class="mh">0x47c</span><span class="p">,</span> <span class="mh">0x0e8</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS2__CSI1_D4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS2</span><span class="p">,</span> <span class="mh">0x47c</span><span class="p">,</span> <span class="mh">0x0e8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS2__EIM_CS2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS2</span><span class="p">,</span> <span class="mh">0x47c</span><span class="p">,</span> <span class="mh">0x0e8</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x960</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS2__FEC_RDATA2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS2</span><span class="p">,</span> <span class="mh">0x47c</span><span class="p">,</span> <span class="mh">0x0e8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS2__GPIO2_27 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS2</span><span class="p">,</span> <span class="mh">0x47c</span><span class="p">,</span> <span class="mh">0x0e8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS2__USBOTG_STP */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS3</span><span class="p">,</span> <span class="mh">0x480</span><span class="p">,</span> <span class="mh">0x0ec</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x8d4</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS3__AUD5_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS3</span><span class="p">,</span> <span class="mh">0x480</span><span class="p">,</span> <span class="mh">0x0ec</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS3__CSI1_D5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS3</span><span class="p">,</span> <span class="mh">0x480</span><span class="p">,</span> <span class="mh">0x0ec</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS3__EIM_CS3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS3</span><span class="p">,</span> <span class="mh">0x480</span><span class="p">,</span> <span class="mh">0x0ec</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x964</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS3__FEC_RDATA3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS3</span><span class="p">,</span> <span class="mh">0x480</span><span class="p">,</span> <span class="mh">0x0ec</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS3__GPIO2_28 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS3</span><span class="p">,</span> <span class="mh">0x480</span><span class="p">,</span> <span class="mh">0x0ec</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS3__USBOTG_NXT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS4</span><span class="p">,</span> <span class="mh">0x484</span><span class="p">,</span> <span class="mh">0x0f0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x8e4</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS4__AUD5_TXC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS4</span><span class="p">,</span> <span class="mh">0x484</span><span class="p">,</span> <span class="mh">0x0f0</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS4__CSI1_D6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS4</span><span class="p">,</span> <span class="mh">0x484</span><span class="p">,</span> <span class="mh">0x0f0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS4__EIM_CS4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS4</span><span class="p">,</span> <span class="mh">0x484</span><span class="p">,</span> <span class="mh">0x0f0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x970</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS4__FEC_RX_ER */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS4</span><span class="p">,</span> <span class="mh">0x484</span><span class="p">,</span> <span class="mh">0x0f0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS4__GPIO2_29 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS4</span><span class="p">,</span> <span class="mh">0x484</span><span class="p">,</span> <span class="mh">0x0f0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS4__USBOTG_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS5</span><span class="p">,</span> <span class="mh">0x488</span><span class="p">,</span> <span class="mh">0x0f4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x8e8</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS5__AUD5_TXFS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS5</span><span class="p">,</span> <span class="mh">0x488</span><span class="p">,</span> <span class="mh">0x0f4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS5__CSI1_D7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS5</span><span class="p">,</span> <span class="mh">0x488</span><span class="p">,</span> <span class="mh">0x0f4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x904</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS5__DISP1_EXT_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS5</span><span class="p">,</span> <span class="mh">0x488</span><span class="p">,</span> <span class="mh">0x0f4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS5__EIM_CS5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS5</span><span class="p">,</span> <span class="mh">0x488</span><span class="p">,</span> <span class="mh">0x0f4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x950</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS5__FEC_CRS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS5</span><span class="p">,</span> <span class="mh">0x488</span><span class="p">,</span> <span class="mh">0x0f4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS5__GPIO2_30 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS5</span><span class="p">,</span> <span class="mh">0x488</span><span class="p">,</span> <span class="mh">0x0f4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CS5__USBOTG_DIR */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DTACK</span><span class="p">,</span> <span class="mh">0x48c</span><span class="p">,</span> <span class="mh">0x0f8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_DTACK__EIM_DTACK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DTACK</span><span class="p">,</span> <span class="mh">0x48c</span><span class="p">,</span> <span class="mh">0x0f8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_DTACK__GPIO2_31 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_LBA</span><span class="p">,</span> <span class="mh">0x494</span><span class="p">,</span> <span class="mh">0x0fc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_LBA__EIM_LBA */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_LBA</span><span class="p">,</span> <span class="mh">0x494</span><span class="p">,</span> <span class="mh">0x0fc</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x978</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_LBA__GPIO3_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CRE</span><span class="p">,</span> <span class="mh">0x4a0</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CRE__EIM_CRE */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CRE</span><span class="p">,</span> <span class="mh">0x4a0</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x97c</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_CRE__GPIO3_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DRAM_CS1</span><span class="p">,</span> <span class="mh">0x4d0</span><span class="p">,</span> <span class="mh">0x104</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DRAM_CS1__DRAM_CS1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_WE_B</span><span class="p">,</span> <span class="mh">0x4e4</span><span class="p">,</span> <span class="mh">0x108</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x980</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_WE_B__GPIO3_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_WE_B</span><span class="p">,</span> <span class="mh">0x4e4</span><span class="p">,</span> <span class="mh">0x108</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_WE_B__NANDF_WE_B */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_WE_B</span><span class="p">,</span> <span class="mh">0x4e4</span><span class="p">,</span> <span class="mh">0x108</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_WE_B__PATA_DIOW */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_WE_B</span><span class="p">,</span> <span class="mh">0x4e4</span><span class="p">,</span> <span class="mh">0x108</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x93c</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_WE_B__SD3_DATA0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RE_B</span><span class="p">,</span> <span class="mh">0x4e8</span><span class="p">,</span> <span class="mh">0x10c</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x984</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RE_B__GPIO3_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RE_B</span><span class="p">,</span> <span class="mh">0x4e8</span><span class="p">,</span> <span class="mh">0x10c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RE_B__NANDF_RE_B */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RE_B</span><span class="p">,</span> <span class="mh">0x4e8</span><span class="p">,</span> <span class="mh">0x10c</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RE_B__PATA_DIOR */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RE_B</span><span class="p">,</span> <span class="mh">0x4e8</span><span class="p">,</span> <span class="mh">0x10c</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x940</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RE_B__SD3_DATA1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_ALE</span><span class="p">,</span> <span class="mh">0x4ec</span><span class="p">,</span> <span class="mh">0x110</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x988</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_ALE__GPIO3_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_ALE</span><span class="p">,</span> <span class="mh">0x4ec</span><span class="p">,</span> <span class="mh">0x110</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_ALE__NANDF_ALE */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_ALE</span><span class="p">,</span> <span class="mh">0x4ec</span><span class="p">,</span> <span class="mh">0x110</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_ALE__PATA_BUFFER_EN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CLE</span><span class="p">,</span> <span class="mh">0x4f0</span><span class="p">,</span> <span class="mh">0x114</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x98c</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CLE__GPIO3_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CLE</span><span class="p">,</span> <span class="mh">0x4f0</span><span class="p">,</span> <span class="mh">0x114</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CLE__NANDF_CLE */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CLE</span><span class="p">,</span> <span class="mh">0x4f0</span><span class="p">,</span> <span class="mh">0x114</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CLE__PATA_RESET_B */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_WP_B</span><span class="p">,</span> <span class="mh">0x4f4</span><span class="p">,</span> <span class="mh">0x118</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x990</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_WP_B__GPIO3_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_WP_B</span><span class="p">,</span> <span class="mh">0x4f4</span><span class="p">,</span> <span class="mh">0x118</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_WP_B__NANDF_WP_B */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_WP_B</span><span class="p">,</span> <span class="mh">0x4f4</span><span class="p">,</span> <span class="mh">0x118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_WP_B__PATA_DMACK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_WP_B</span><span class="p">,</span> <span class="mh">0x4f4</span><span class="p">,</span> <span class="mh">0x118</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x944</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_WP_B__SD3_DATA2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB0</span><span class="p">,</span> <span class="mh">0x4f8</span><span class="p">,</span> <span class="mh">0x11c</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x930</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RB0__ECSPI2_SS1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB0</span><span class="p">,</span> <span class="mh">0x4f8</span><span class="p">,</span> <span class="mh">0x11c</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x994</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RB0__GPIO3_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB0</span><span class="p">,</span> <span class="mh">0x4f8</span><span class="p">,</span> <span class="mh">0x11c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RB0__NANDF_RB0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB0</span><span class="p">,</span> <span class="mh">0x4f8</span><span class="p">,</span> <span class="mh">0x11c</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RB0__PATA_DMARQ */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB0</span><span class="p">,</span> <span class="mh">0x4f8</span><span class="p">,</span> <span class="mh">0x11c</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x948</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RB0__SD3_DATA3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB1</span><span class="p">,</span> <span class="mh">0x4fc</span><span class="p">,</span> <span class="mh">0x120</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x91c</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RB1__CSPI_MOSI */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB1</span><span class="p">,</span> <span class="mh">0x4fc</span><span class="p">,</span> <span class="mh">0x120</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RB1__ECSPI2_RDY */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB1</span><span class="p">,</span> <span class="mh">0x4fc</span><span class="p">,</span> <span class="mh">0x120</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RB1__GPIO3_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB1</span><span class="p">,</span> <span class="mh">0x4fc</span><span class="p">,</span> <span class="mh">0x120</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RB1__NANDF_RB1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB1</span><span class="p">,</span> <span class="mh">0x4fc</span><span class="p">,</span> <span class="mh">0x120</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RB1__PATA_IORDY */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB1</span><span class="p">,</span> <span class="mh">0x4fc</span><span class="p">,</span> <span class="mh">0x120</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RB1__SD4_CMD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB2</span><span class="p">,</span> <span class="mh">0x500</span><span class="p">,</span> <span class="mh">0x124</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x9a8</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RB2__DISP2_WAIT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB2</span><span class="p">,</span> <span class="mh">0x500</span><span class="p">,</span> <span class="mh">0x124</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RB2__ECSPI2_SCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB2</span><span class="p">,</span> <span class="mh">0x500</span><span class="p">,</span> <span class="mh">0x124</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x94c</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RB2__FEC_COL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB2</span><span class="p">,</span> <span class="mh">0x500</span><span class="p">,</span> <span class="mh">0x124</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RB2__GPIO3_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB2</span><span class="p">,</span> <span class="mh">0x500</span><span class="p">,</span> <span class="mh">0x124</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RB2__NANDF_RB2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB2</span><span class="p">,</span> <span class="mh">0x500</span><span class="p">,</span> <span class="mh">0x124</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RB2__USBH3_H3_DP */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB2</span><span class="p">,</span> <span class="mh">0x500</span><span class="p">,</span> <span class="mh">0x124</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0xa20</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RB2__USBH3_NXT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB3</span><span class="p">,</span> <span class="mh">0x504</span><span class="p">,</span> <span class="mh">0x128</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RB3__DISP1_WAIT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB3</span><span class="p">,</span> <span class="mh">0x504</span><span class="p">,</span> <span class="mh">0x128</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RB3__ECSPI2_MISO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB3</span><span class="p">,</span> <span class="mh">0x504</span><span class="p">,</span> <span class="mh">0x128</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x968</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RB3__FEC_RX_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB3</span><span class="p">,</span> <span class="mh">0x504</span><span class="p">,</span> <span class="mh">0x128</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RB3__GPIO3_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB3</span><span class="p">,</span> <span class="mh">0x504</span><span class="p">,</span> <span class="mh">0x128</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RB3__NANDF_RB3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB3</span><span class="p">,</span> <span class="mh">0x504</span><span class="p">,</span> <span class="mh">0x128</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x9f8</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RB3__USBH3_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB3</span><span class="p">,</span> <span class="mh">0x504</span><span class="p">,</span> <span class="mh">0x128</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RB3__USBH3_H3_DM */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO_NAND</span><span class="p">,</span> <span class="mh">0x514</span><span class="p">,</span> <span class="mh">0x12c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x998</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO_NAND__GPIO_NAND */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO_NAND</span><span class="p">,</span> <span class="mh">0x514</span><span class="p">,</span> <span class="mh">0x12c</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO_NAND__PATA_INTRQ */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS0</span><span class="p">,</span> <span class="mh">0x518</span><span class="p">,</span> <span class="mh">0x130</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS0__GPIO3_16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS0</span><span class="p">,</span> <span class="mh">0x518</span><span class="p">,</span> <span class="mh">0x130</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS0__NANDF_CS0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS1</span><span class="p">,</span> <span class="mh">0x51c</span><span class="p">,</span> <span class="mh">0x134</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS1__GPIO3_17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS1</span><span class="p">,</span> <span class="mh">0x51c</span><span class="p">,</span> <span class="mh">0x134</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS1__NANDF_CS1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS2</span><span class="p">,</span> <span class="mh">0x520</span><span class="p">,</span> <span class="mh">0x138</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x914</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS2__CSPI_SCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS2</span><span class="p">,</span> <span class="mh">0x520</span><span class="p">,</span> <span class="mh">0x138</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS2__FEC_TX_ER */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS2</span><span class="p">,</span> <span class="mh">0x520</span><span class="p">,</span> <span class="mh">0x138</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS2__GPIO3_18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS2</span><span class="p">,</span> <span class="mh">0x520</span><span class="p">,</span> <span class="mh">0x138</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS2__NANDF_CS2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS2</span><span class="p">,</span> <span class="mh">0x520</span><span class="p">,</span> <span class="mh">0x138</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS2__PATA_CS_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS2</span><span class="p">,</span> <span class="mh">0x520</span><span class="p">,</span> <span class="mh">0x138</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS2__SD4_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS2</span><span class="p">,</span> <span class="mh">0x520</span><span class="p">,</span> <span class="mh">0x138</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS2__USBH3_H1_DP */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS3</span><span class="p">,</span> <span class="mh">0x524</span><span class="p">,</span> <span class="mh">0x13c</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS3__FEC_MDC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS3</span><span class="p">,</span> <span class="mh">0x524</span><span class="p">,</span> <span class="mh">0x13c</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS3__GPIO3_19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS3</span><span class="p">,</span> <span class="mh">0x524</span><span class="p">,</span> <span class="mh">0x13c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS3__NANDF_CS3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS3</span><span class="p">,</span> <span class="mh">0x524</span><span class="p">,</span> <span class="mh">0x13c</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS3__PATA_CS_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS3</span><span class="p">,</span> <span class="mh">0x524</span><span class="p">,</span> <span class="mh">0x13c</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS3__SD4_DAT0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS3</span><span class="p">,</span> <span class="mh">0x524</span><span class="p">,</span> <span class="mh">0x13c</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS3__USBH3_H1_DM */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS4</span><span class="p">,</span> <span class="mh">0x528</span><span class="p">,</span> <span class="mh">0x140</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS4__FEC_TDATA1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS4</span><span class="p">,</span> <span class="mh">0x528</span><span class="p">,</span> <span class="mh">0x140</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS4__GPIO3_20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS4</span><span class="p">,</span> <span class="mh">0x528</span><span class="p">,</span> <span class="mh">0x140</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS4__NANDF_CS4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS4</span><span class="p">,</span> <span class="mh">0x528</span><span class="p">,</span> <span class="mh">0x140</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS4__PATA_DA_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS4</span><span class="p">,</span> <span class="mh">0x528</span><span class="p">,</span> <span class="mh">0x140</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS4__SD4_DAT1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS4</span><span class="p">,</span> <span class="mh">0x528</span><span class="p">,</span> <span class="mh">0x140</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0xa24</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS4__USBH3_STP */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS5</span><span class="p">,</span> <span class="mh">0x52c</span><span class="p">,</span> <span class="mh">0x144</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS5__FEC_TDATA2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS5</span><span class="p">,</span> <span class="mh">0x52c</span><span class="p">,</span> <span class="mh">0x144</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS5__GPIO3_21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS5</span><span class="p">,</span> <span class="mh">0x52c</span><span class="p">,</span> <span class="mh">0x144</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS5__NANDF_CS5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS5</span><span class="p">,</span> <span class="mh">0x52c</span><span class="p">,</span> <span class="mh">0x144</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS5__PATA_DA_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS5</span><span class="p">,</span> <span class="mh">0x52c</span><span class="p">,</span> <span class="mh">0x144</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS5__SD4_DAT2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS5</span><span class="p">,</span> <span class="mh">0x52c</span><span class="p">,</span> <span class="mh">0x144</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0xa1c</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS5__USBH3_DIR */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS6</span><span class="p">,</span> <span class="mh">0x530</span><span class="p">,</span> <span class="mh">0x148</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x928</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS6__CSPI_SS3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS6</span><span class="p">,</span> <span class="mh">0x530</span><span class="p">,</span> <span class="mh">0x148</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS6__FEC_TDATA3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS6</span><span class="p">,</span> <span class="mh">0x530</span><span class="p">,</span> <span class="mh">0x148</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS6__GPIO3_22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS6</span><span class="p">,</span> <span class="mh">0x530</span><span class="p">,</span> <span class="mh">0x148</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS6__NANDF_CS6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS6</span><span class="p">,</span> <span class="mh">0x530</span><span class="p">,</span> <span class="mh">0x148</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS6__PATA_DA_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS6</span><span class="p">,</span> <span class="mh">0x530</span><span class="p">,</span> <span class="mh">0x148</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS6__SD4_DAT3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS7</span><span class="p">,</span> <span class="mh">0x534</span><span class="p">,</span> <span class="mh">0x14c</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS7__FEC_TX_EN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS7</span><span class="p">,</span> <span class="mh">0x534</span><span class="p">,</span> <span class="mh">0x14c</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS7__GPIO3_23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS7</span><span class="p">,</span> <span class="mh">0x534</span><span class="p">,</span> <span class="mh">0x14c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS7__NANDF_CS7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS7</span><span class="p">,</span> <span class="mh">0x534</span><span class="p">,</span> <span class="mh">0x14c</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_CS7__SD3_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RDY_INT</span><span class="p">,</span> <span class="mh">0x538</span><span class="p">,</span> <span class="mh">0x150</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RDY_INT__ECSPI2_SS0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RDY_INT</span><span class="p">,</span> <span class="mh">0x538</span><span class="p">,</span> <span class="mh">0x150</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x974</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RDY_INT__FEC_TX_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RDY_INT</span><span class="p">,</span> <span class="mh">0x538</span><span class="p">,</span> <span class="mh">0x150</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RDY_INT__GPIO3_24 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RDY_INT</span><span class="p">,</span> <span class="mh">0x538</span><span class="p">,</span> <span class="mh">0x150</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x938</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RDY_INT__NANDF_RDY_INT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RDY_INT</span><span class="p">,</span> <span class="mh">0x538</span><span class="p">,</span> <span class="mh">0x150</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_RDY_INT__SD3_CMD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D15</span><span class="p">,</span> <span class="mh">0x53c</span><span class="p">,</span> <span class="mh">0x154</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D15__ECSPI2_MOSI */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D15</span><span class="p">,</span> <span class="mh">0x53c</span><span class="p">,</span> <span class="mh">0x154</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D15__GPIO3_25 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D15</span><span class="p">,</span> <span class="mh">0x53c</span><span class="p">,</span> <span class="mh">0x154</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D15__NANDF_D15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D15</span><span class="p">,</span> <span class="mh">0x53c</span><span class="p">,</span> <span class="mh">0x154</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D15__PATA_DATA15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D15</span><span class="p">,</span> <span class="mh">0x53c</span><span class="p">,</span> <span class="mh">0x154</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D15__SD3_DAT7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D14</span><span class="p">,</span> <span class="mh">0x540</span><span class="p">,</span> <span class="mh">0x158</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x934</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D14__ECSPI2_SS3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D14</span><span class="p">,</span> <span class="mh">0x540</span><span class="p">,</span> <span class="mh">0x158</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D14__GPIO3_26 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D14</span><span class="p">,</span> <span class="mh">0x540</span><span class="p">,</span> <span class="mh">0x158</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D14__NANDF_D14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D14</span><span class="p">,</span> <span class="mh">0x540</span><span class="p">,</span> <span class="mh">0x158</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D14__PATA_DATA14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D14</span><span class="p">,</span> <span class="mh">0x540</span><span class="p">,</span> <span class="mh">0x158</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D14__SD3_DAT6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D13</span><span class="p">,</span> <span class="mh">0x544</span><span class="p">,</span> <span class="mh">0x15c</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D13__ECSPI2_SS2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D13</span><span class="p">,</span> <span class="mh">0x544</span><span class="p">,</span> <span class="mh">0x15c</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D13__GPIO3_27 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D13</span><span class="p">,</span> <span class="mh">0x544</span><span class="p">,</span> <span class="mh">0x15c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D13__NANDF_D13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D13</span><span class="p">,</span> <span class="mh">0x544</span><span class="p">,</span> <span class="mh">0x15c</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D13__PATA_DATA13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D13</span><span class="p">,</span> <span class="mh">0x544</span><span class="p">,</span> <span class="mh">0x15c</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D13__SD3_DAT5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D12</span><span class="p">,</span> <span class="mh">0x548</span><span class="p">,</span> <span class="mh">0x160</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x930</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D12__ECSPI2_SS1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D12</span><span class="p">,</span> <span class="mh">0x548</span><span class="p">,</span> <span class="mh">0x160</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D12__GPIO3_28 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D12</span><span class="p">,</span> <span class="mh">0x548</span><span class="p">,</span> <span class="mh">0x160</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D12__NANDF_D12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D12</span><span class="p">,</span> <span class="mh">0x548</span><span class="p">,</span> <span class="mh">0x160</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D12__PATA_DATA12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D12</span><span class="p">,</span> <span class="mh">0x548</span><span class="p">,</span> <span class="mh">0x160</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D12__SD3_DAT4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D11</span><span class="p">,</span> <span class="mh">0x54c</span><span class="p">,</span> <span class="mh">0x164</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x96c</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D11__FEC_RX_DV */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D11</span><span class="p">,</span> <span class="mh">0x54c</span><span class="p">,</span> <span class="mh">0x164</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D11__GPIO3_29 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D11</span><span class="p">,</span> <span class="mh">0x54c</span><span class="p">,</span> <span class="mh">0x164</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D11__NANDF_D11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D11</span><span class="p">,</span> <span class="mh">0x54c</span><span class="p">,</span> <span class="mh">0x164</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D11__PATA_DATA11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D11</span><span class="p">,</span> <span class="mh">0x54c</span><span class="p">,</span> <span class="mh">0x164</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x948</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D11__SD3_DATA3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D10</span><span class="p">,</span> <span class="mh">0x550</span><span class="p">,</span> <span class="mh">0x168</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D10__GPIO3_30 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D10</span><span class="p">,</span> <span class="mh">0x550</span><span class="p">,</span> <span class="mh">0x168</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D10__NANDF_D10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D10</span><span class="p">,</span> <span class="mh">0x550</span><span class="p">,</span> <span class="mh">0x168</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D10__PATA_DATA10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D10</span><span class="p">,</span> <span class="mh">0x550</span><span class="p">,</span> <span class="mh">0x168</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x944</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D10__SD3_DATA2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D9</span><span class="p">,</span> <span class="mh">0x554</span><span class="p">,</span> <span class="mh">0x16c</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x958</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D9__FEC_RDATA0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D9</span><span class="p">,</span> <span class="mh">0x554</span><span class="p">,</span> <span class="mh">0x16c</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D9__GPIO3_31 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D9</span><span class="p">,</span> <span class="mh">0x554</span><span class="p">,</span> <span class="mh">0x16c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D9__NANDF_D9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D9</span><span class="p">,</span> <span class="mh">0x554</span><span class="p">,</span> <span class="mh">0x16c</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D9__PATA_DATA9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D9</span><span class="p">,</span> <span class="mh">0x554</span><span class="p">,</span> <span class="mh">0x16c</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x940</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D9__SD3_DATA1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D8</span><span class="p">,</span> <span class="mh">0x558</span><span class="p">,</span> <span class="mh">0x170</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D8__FEC_TDATA0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D8</span><span class="p">,</span> <span class="mh">0x558</span><span class="p">,</span> <span class="mh">0x170</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D8__GPIO4_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D8</span><span class="p">,</span> <span class="mh">0x558</span><span class="p">,</span> <span class="mh">0x170</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D8__NANDF_D8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D8</span><span class="p">,</span> <span class="mh">0x558</span><span class="p">,</span> <span class="mh">0x170</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D8__PATA_DATA8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D8</span><span class="p">,</span> <span class="mh">0x558</span><span class="p">,</span> <span class="mh">0x170</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x93c</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D8__SD3_DATA0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D7</span><span class="p">,</span> <span class="mh">0x55c</span><span class="p">,</span> <span class="mh">0x174</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D7__GPIO4_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D7</span><span class="p">,</span> <span class="mh">0x55c</span><span class="p">,</span> <span class="mh">0x174</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D7__NANDF_D7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D7</span><span class="p">,</span> <span class="mh">0x55c</span><span class="p">,</span> <span class="mh">0x174</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D7__PATA_DATA7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D7</span><span class="p">,</span> <span class="mh">0x55c</span><span class="p">,</span> <span class="mh">0x174</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x9fc</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D7__USBH3_DATA0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D6</span><span class="p">,</span> <span class="mh">0x560</span><span class="p">,</span> <span class="mh">0x178</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D6__GPIO4_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D6</span><span class="p">,</span> <span class="mh">0x560</span><span class="p">,</span> <span class="mh">0x178</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D6__NANDF_D6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D6</span><span class="p">,</span> <span class="mh">0x560</span><span class="p">,</span> <span class="mh">0x178</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D6__PATA_DATA6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D6</span><span class="p">,</span> <span class="mh">0x560</span><span class="p">,</span> <span class="mh">0x178</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D6__SD4_LCTL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D6</span><span class="p">,</span> <span class="mh">0x560</span><span class="p">,</span> <span class="mh">0x178</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0xa00</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D6__USBH3_DATA1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D5</span><span class="p">,</span> <span class="mh">0x564</span><span class="p">,</span> <span class="mh">0x17c</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D5__GPIO4_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D5</span><span class="p">,</span> <span class="mh">0x564</span><span class="p">,</span> <span class="mh">0x17c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D5__NANDF_D5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D5</span><span class="p">,</span> <span class="mh">0x564</span><span class="p">,</span> <span class="mh">0x17c</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D5__PATA_DATA5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D5</span><span class="p">,</span> <span class="mh">0x564</span><span class="p">,</span> <span class="mh">0x17c</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D5__SD4_WP */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D5</span><span class="p">,</span> <span class="mh">0x564</span><span class="p">,</span> <span class="mh">0x17c</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0xa04</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D5__USBH3_DATA2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D4</span><span class="p">,</span> <span class="mh">0x568</span><span class="p">,</span> <span class="mh">0x180</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D4__GPIO4_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D4</span><span class="p">,</span> <span class="mh">0x568</span><span class="p">,</span> <span class="mh">0x180</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D4__NANDF_D4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D4</span><span class="p">,</span> <span class="mh">0x568</span><span class="p">,</span> <span class="mh">0x180</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D4__PATA_DATA4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D4</span><span class="p">,</span> <span class="mh">0x568</span><span class="p">,</span> <span class="mh">0x180</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D4__SD4_CD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D4</span><span class="p">,</span> <span class="mh">0x568</span><span class="p">,</span> <span class="mh">0x180</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0xa08</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D4__USBH3_DATA3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D3</span><span class="p">,</span> <span class="mh">0x56c</span><span class="p">,</span> <span class="mh">0x184</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D3__GPIO4_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D3</span><span class="p">,</span> <span class="mh">0x56c</span><span class="p">,</span> <span class="mh">0x184</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D3__NANDF_D3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D3</span><span class="p">,</span> <span class="mh">0x56c</span><span class="p">,</span> <span class="mh">0x184</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D3__PATA_DATA3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D3</span><span class="p">,</span> <span class="mh">0x56c</span><span class="p">,</span> <span class="mh">0x184</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D3__SD4_DAT4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D3</span><span class="p">,</span> <span class="mh">0x56c</span><span class="p">,</span> <span class="mh">0x184</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0xa0c</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D3__USBH3_DATA4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D2</span><span class="p">,</span> <span class="mh">0x570</span><span class="p">,</span> <span class="mh">0x188</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D2__GPIO4_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D2</span><span class="p">,</span> <span class="mh">0x570</span><span class="p">,</span> <span class="mh">0x188</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D2__NANDF_D2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D2</span><span class="p">,</span> <span class="mh">0x570</span><span class="p">,</span> <span class="mh">0x188</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D2__PATA_DATA2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D2</span><span class="p">,</span> <span class="mh">0x570</span><span class="p">,</span> <span class="mh">0x188</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D2__SD4_DAT5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D2</span><span class="p">,</span> <span class="mh">0x570</span><span class="p">,</span> <span class="mh">0x188</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0xa10</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D2__USBH3_DATA5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D1</span><span class="p">,</span> <span class="mh">0x574</span><span class="p">,</span> <span class="mh">0x18c</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D1__GPIO4_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D1</span><span class="p">,</span> <span class="mh">0x574</span><span class="p">,</span> <span class="mh">0x18c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D1__NANDF_D1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D1</span><span class="p">,</span> <span class="mh">0x574</span><span class="p">,</span> <span class="mh">0x18c</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D1__PATA_DATA1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D1</span><span class="p">,</span> <span class="mh">0x574</span><span class="p">,</span> <span class="mh">0x18c</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D1__SD4_DAT6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D1</span><span class="p">,</span> <span class="mh">0x574</span><span class="p">,</span> <span class="mh">0x18c</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0xa14</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D1__USBH3_DATA6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D0</span><span class="p">,</span> <span class="mh">0x578</span><span class="p">,</span> <span class="mh">0x190</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D0__GPIO4_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D0</span><span class="p">,</span> <span class="mh">0x578</span><span class="p">,</span> <span class="mh">0x190</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D0__NANDF_D0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D0</span><span class="p">,</span> <span class="mh">0x578</span><span class="p">,</span> <span class="mh">0x190</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D0__PATA_DATA0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D0</span><span class="p">,</span> <span class="mh">0x578</span><span class="p">,</span> <span class="mh">0x190</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D0__SD4_DAT7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D0</span><span class="p">,</span> <span class="mh">0x578</span><span class="p">,</span> <span class="mh">0x190</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0xa18</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_NANDF_D0__USBH3_DATA7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_D8</span><span class="p">,</span> <span class="mh">0x57c</span><span class="p">,</span> <span class="mh">0x194</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI1_D8__CSI1_D8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_D8</span><span class="p">,</span> <span class="mh">0x57c</span><span class="p">,</span> <span class="mh">0x194</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x998</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI1_D8__GPIO3_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_D9</span><span class="p">,</span> <span class="mh">0x580</span><span class="p">,</span> <span class="mh">0x198</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI1_D9__CSI1_D9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_D9</span><span class="p">,</span> <span class="mh">0x580</span><span class="p">,</span> <span class="mh">0x198</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI1_D9__GPIO3_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_D10</span><span class="p">,</span> <span class="mh">0x584</span><span class="p">,</span> <span class="mh">0x19c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI1_D10__CSI1_D10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_D11</span><span class="p">,</span> <span class="mh">0x588</span><span class="p">,</span> <span class="mh">0x1a0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI1_D11__CSI1_D11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_D12</span><span class="p">,</span> <span class="mh">0x58c</span><span class="p">,</span> <span class="mh">0x1a4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI1_D12__CSI1_D12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_D13</span><span class="p">,</span> <span class="mh">0x590</span><span class="p">,</span> <span class="mh">0x1a8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI1_D13__CSI1_D13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_D14</span><span class="p">,</span> <span class="mh">0x594</span><span class="p">,</span> <span class="mh">0x1ac</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI1_D14__CSI1_D14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_D15</span><span class="p">,</span> <span class="mh">0x598</span><span class="p">,</span> <span class="mh">0x1b0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI1_D15__CSI1_D15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_D16</span><span class="p">,</span> <span class="mh">0x59c</span><span class="p">,</span> <span class="mh">0x1b4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI1_D16__CSI1_D16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_D17</span><span class="p">,</span> <span class="mh">0x5a0</span><span class="p">,</span> <span class="mh">0x1b8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI1_D17__CSI1_D17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_D18</span><span class="p">,</span> <span class="mh">0x5a4</span><span class="p">,</span> <span class="mh">0x1bc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI1_D18__CSI1_D18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_D19</span><span class="p">,</span> <span class="mh">0x5a8</span><span class="p">,</span> <span class="mh">0x1c0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI1_D19__CSI1_D19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_VSYNC</span><span class="p">,</span> <span class="mh">0x5ac</span><span class="p">,</span> <span class="mh">0x1c4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI1_VSYNC__CSI1_VSYNC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_VSYNC</span><span class="p">,</span> <span class="mh">0x5ac</span><span class="p">,</span> <span class="mh">0x1c4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI1_VSYNC__GPIO3_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_HSYNC</span><span class="p">,</span> <span class="mh">0x5b0</span><span class="p">,</span> <span class="mh">0x1c8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI1_HSYNC__CSI1_HSYNC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_HSYNC</span><span class="p">,</span> <span class="mh">0x5b0</span><span class="p">,</span> <span class="mh">0x1c8</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI1_HSYNC__GPIO3_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_PIXCLK</span><span class="p">,</span> <span class="mh">0x5b4</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI1_PIXCLK__CSI1_PIXCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_MCLK</span><span class="p">,</span> <span class="mh">0x5b8</span><span class="p">,</span> <span class="n">NO_MUX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI1_MCLK__CSI1_MCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_D12</span><span class="p">,</span> <span class="mh">0x5bc</span><span class="p">,</span> <span class="mh">0x1cc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI2_D12__CSI2_D12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_D12</span><span class="p">,</span> <span class="mh">0x5bc</span><span class="p">,</span> <span class="mh">0x1cc</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI2_D12__GPIO4_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_D13</span><span class="p">,</span> <span class="mh">0x5c0</span><span class="p">,</span> <span class="mh">0x1d0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI2_D13__CSI2_D13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_D13</span><span class="p">,</span> <span class="mh">0x5c0</span><span class="p">,</span> <span class="mh">0x1d0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI2_D13__GPIO4_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_D14</span><span class="p">,</span> <span class="mh">0x5c4</span><span class="p">,</span> <span class="mh">0x1d4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI2_D14__CSI2_D14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_D15</span><span class="p">,</span> <span class="mh">0x5c8</span><span class="p">,</span> <span class="mh">0x1d8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI2_D15__CSI2_D15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_D16</span><span class="p">,</span> <span class="mh">0x5cc</span><span class="p">,</span> <span class="mh">0x1dc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI2_D16__CSI2_D16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_D17</span><span class="p">,</span> <span class="mh">0x5d0</span><span class="p">,</span> <span class="mh">0x1e0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI2_D17__CSI2_D17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_D18</span><span class="p">,</span> <span class="mh">0x5d4</span><span class="p">,</span> <span class="mh">0x1e4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI2_D18__CSI2_D18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_D18</span><span class="p">,</span> <span class="mh">0x5d4</span><span class="p">,</span> <span class="mh">0x1e4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI2_D18__GPIO4_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_D19</span><span class="p">,</span> <span class="mh">0x5d8</span><span class="p">,</span> <span class="mh">0x1e8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI2_D19__CSI2_D19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_D19</span><span class="p">,</span> <span class="mh">0x5d8</span><span class="p">,</span> <span class="mh">0x1e8</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI2_D19__GPIO4_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_VSYNC</span><span class="p">,</span> <span class="mh">0x5dc</span><span class="p">,</span> <span class="mh">0x1ec</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI2_VSYNC__CSI2_VSYNC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_VSYNC</span><span class="p">,</span> <span class="mh">0x5dc</span><span class="p">,</span> <span class="mh">0x1ec</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI2_VSYNC__GPIO4_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_HSYNC</span><span class="p">,</span> <span class="mh">0x5e0</span><span class="p">,</span> <span class="mh">0x1f0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI2_HSYNC__CSI2_HSYNC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_HSYNC</span><span class="p">,</span> <span class="mh">0x5e0</span><span class="p">,</span> <span class="mh">0x1f0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI2_HSYNC__GPIO4_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_PIXCLK</span><span class="p">,</span> <span class="mh">0x5e4</span><span class="p">,</span> <span class="mh">0x1f4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI2_PIXCLK__CSI2_PIXCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_PIXCLK</span><span class="p">,</span> <span class="mh">0x5e4</span><span class="p">,</span> <span class="mh">0x1f4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSI2_PIXCLK__GPIO4_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_I2C1_CLK</span><span class="p">,</span> <span class="mh">0x5e8</span><span class="p">,</span> <span class="mh">0x1f8</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_I2C1_CLK__GPIO4_16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_I2C1_CLK</span><span class="p">,</span> <span class="mh">0x5e8</span><span class="p">,</span> <span class="mh">0x1f8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_I2C1_CLK__I2C1_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_I2C1_DAT</span><span class="p">,</span> <span class="mh">0x5ec</span><span class="p">,</span> <span class="mh">0x1fc</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_I2C1_DAT__GPIO4_17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_I2C1_DAT</span><span class="p">,</span> <span class="mh">0x5ec</span><span class="p">,</span> <span class="mh">0x1fc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_I2C1_DAT__I2C1_DAT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_AUD3_BB_TXD</span><span class="p">,</span> <span class="mh">0x5f0</span><span class="p">,</span> <span class="mh">0x200</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_AUD3_BB_TXD__AUD3_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_AUD3_BB_TXD</span><span class="p">,</span> <span class="mh">0x5f0</span><span class="p">,</span> <span class="mh">0x200</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_AUD3_BB_TXD__GPIO4_18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_AUD3_BB_RXD</span><span class="p">,</span> <span class="mh">0x5f4</span><span class="p">,</span> <span class="mh">0x204</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_AUD3_BB_RXD__AUD3_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_AUD3_BB_RXD</span><span class="p">,</span> <span class="mh">0x5f4</span><span class="p">,</span> <span class="mh">0x204</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_AUD3_BB_RXD__GPIO4_19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_AUD3_BB_RXD</span><span class="p">,</span> <span class="mh">0x5f4</span><span class="p">,</span> <span class="mh">0x204</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x9f4</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX51_PAD_AUD3_BB_RXD__UART3_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_AUD3_BB_CK</span><span class="p">,</span> <span class="mh">0x5f8</span><span class="p">,</span> <span class="mh">0x208</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_AUD3_BB_CK__AUD3_TXC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_AUD3_BB_CK</span><span class="p">,</span> <span class="mh">0x5f8</span><span class="p">,</span> <span class="mh">0x208</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_AUD3_BB_CK__GPIO4_20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_AUD3_BB_FS</span><span class="p">,</span> <span class="mh">0x5fc</span><span class="p">,</span> <span class="mh">0x20c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_AUD3_BB_FS__AUD3_TXFS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_AUD3_BB_FS</span><span class="p">,</span> <span class="mh">0x5fc</span><span class="p">,</span> <span class="mh">0x20c</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_AUD3_BB_FS__GPIO4_21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_AUD3_BB_FS</span><span class="p">,</span> <span class="mh">0x5fc</span><span class="p">,</span> <span class="mh">0x20c</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_AUD3_BB_FS__UART3_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSPI1_MOSI</span><span class="p">,</span> <span class="mh">0x600</span><span class="p">,</span> <span class="mh">0x210</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSPI1_MOSI__ECSPI1_MOSI */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSPI1_MOSI</span><span class="p">,</span> <span class="mh">0x600</span><span class="p">,</span> <span class="mh">0x210</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSPI1_MOSI__GPIO4_22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSPI1_MOSI</span><span class="p">,</span> <span class="mh">0x600</span><span class="p">,</span> <span class="mh">0x210</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x9b4</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSPI1_MOSI__I2C1_SDA */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSPI1_MISO</span><span class="p">,</span> <span class="mh">0x604</span><span class="p">,</span> <span class="mh">0x214</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x8c4</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSPI1_MISO__AUD4_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSPI1_MISO</span><span class="p">,</span> <span class="mh">0x604</span><span class="p">,</span> <span class="mh">0x214</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSPI1_MISO__ECSPI1_MISO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSPI1_MISO</span><span class="p">,</span> <span class="mh">0x604</span><span class="p">,</span> <span class="mh">0x214</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSPI1_MISO__GPIO4_23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSPI1_SS0</span><span class="p">,</span> <span class="mh">0x608</span><span class="p">,</span> <span class="mh">0x218</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x8cc</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSPI1_SS0__AUD4_TXC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSPI1_SS0</span><span class="p">,</span> <span class="mh">0x608</span><span class="p">,</span> <span class="mh">0x218</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSPI1_SS0__ECSPI1_SS0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSPI1_SS0</span><span class="p">,</span> <span class="mh">0x608</span><span class="p">,</span> <span class="mh">0x218</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSPI1_SS0__GPIO4_24 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSPI1_SS1</span><span class="p">,</span> <span class="mh">0x60c</span><span class="p">,</span> <span class="mh">0x21c</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x8c8</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSPI1_SS1__AUD4_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSPI1_SS1</span><span class="p">,</span> <span class="mh">0x60c</span><span class="p">,</span> <span class="mh">0x21c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSPI1_SS1__ECSPI1_SS1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSPI1_SS1</span><span class="p">,</span> <span class="mh">0x60c</span><span class="p">,</span> <span class="mh">0x21c</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSPI1_SS1__GPIO4_25 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSPI1_RDY</span><span class="p">,</span> <span class="mh">0x610</span><span class="p">,</span> <span class="mh">0x220</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x8d0</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSPI1_RDY__AUD4_TXFS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSPI1_RDY</span><span class="p">,</span> <span class="mh">0x610</span><span class="p">,</span> <span class="mh">0x220</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSPI1_RDY__ECSPI1_RDY */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSPI1_RDY</span><span class="p">,</span> <span class="mh">0x610</span><span class="p">,</span> <span class="mh">0x220</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSPI1_RDY__GPIO4_26 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSPI1_SCLK</span><span class="p">,</span> <span class="mh">0x614</span><span class="p">,</span> <span class="mh">0x224</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSPI1_SCLK__ECSPI1_SCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSPI1_SCLK</span><span class="p">,</span> <span class="mh">0x614</span><span class="p">,</span> <span class="mh">0x224</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSPI1_SCLK__GPIO4_27 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_CSPI1_SCLK</span><span class="p">,</span> <span class="mh">0x614</span><span class="p">,</span> <span class="mh">0x224</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x9b0</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_CSPI1_SCLK__I2C1_SCL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_UART1_RXD</span><span class="p">,</span> <span class="mh">0x618</span><span class="p">,</span> <span class="mh">0x228</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_UART1_RXD__GPIO4_28 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_UART1_RXD</span><span class="p">,</span> <span class="mh">0x618</span><span class="p">,</span> <span class="mh">0x228</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x9e4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_UART1_RXD__UART1_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_UART1_TXD</span><span class="p">,</span> <span class="mh">0x61c</span><span class="p">,</span> <span class="mh">0x22c</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_UART1_TXD__GPIO4_29 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_UART1_TXD</span><span class="p">,</span> <span class="mh">0x61c</span><span class="p">,</span> <span class="mh">0x22c</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_UART1_TXD__PWM2_PWMO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_UART1_TXD</span><span class="p">,</span> <span class="mh">0x61c</span><span class="p">,</span> <span class="mh">0x22c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_UART1_TXD__UART1_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_UART1_RTS</span><span class="p">,</span> <span class="mh">0x620</span><span class="p">,</span> <span class="mh">0x230</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_UART1_RTS__GPIO4_30 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_UART1_RTS</span><span class="p">,</span> <span class="mh">0x620</span><span class="p">,</span> <span class="mh">0x230</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x9e0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_UART1_RTS__UART1_RTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_UART1_CTS</span><span class="p">,</span> <span class="mh">0x624</span><span class="p">,</span> <span class="mh">0x234</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_UART1_CTS__GPIO4_31 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_UART1_CTS</span><span class="p">,</span> <span class="mh">0x624</span><span class="p">,</span> <span class="mh">0x234</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_UART1_CTS__UART1_CTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_UART2_RXD</span><span class="p">,</span> <span class="mh">0x628</span><span class="p">,</span> <span class="mh">0x238</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_UART2_RXD__FIRI_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_UART2_RXD</span><span class="p">,</span> <span class="mh">0x628</span><span class="p">,</span> <span class="mh">0x238</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_UART2_RXD__GPIO1_20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_UART2_RXD</span><span class="p">,</span> <span class="mh">0x628</span><span class="p">,</span> <span class="mh">0x238</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x9ec</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX51_PAD_UART2_RXD__UART2_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_UART2_TXD</span><span class="p">,</span> <span class="mh">0x62c</span><span class="p">,</span> <span class="mh">0x23c</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_UART2_TXD__FIRI_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_UART2_TXD</span><span class="p">,</span> <span class="mh">0x62c</span><span class="p">,</span> <span class="mh">0x23c</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_UART2_TXD__GPIO1_21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_UART2_TXD</span><span class="p">,</span> <span class="mh">0x62c</span><span class="p">,</span> <span class="mh">0x23c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_UART2_TXD__UART2_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_UART3_RXD</span><span class="p">,</span> <span class="mh">0x630</span><span class="p">,</span> <span class="mh">0x240</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_UART3_RXD__CSI1_D0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_UART3_RXD</span><span class="p">,</span> <span class="mh">0x630</span><span class="p">,</span> <span class="mh">0x240</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_UART3_RXD__GPIO1_22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_UART3_RXD</span><span class="p">,</span> <span class="mh">0x630</span><span class="p">,</span> <span class="mh">0x240</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_UART3_RXD__UART1_DTR */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_UART3_RXD</span><span class="p">,</span> <span class="mh">0x630</span><span class="p">,</span> <span class="mh">0x240</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x9f4</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span> <span class="cm">/* MX51_PAD_UART3_RXD__UART3_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_UART3_TXD</span><span class="p">,</span> <span class="mh">0x634</span><span class="p">,</span> <span class="mh">0x244</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_UART3_TXD__CSI1_D1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_UART3_TXD</span><span class="p">,</span> <span class="mh">0x634</span><span class="p">,</span> <span class="mh">0x244</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_UART3_TXD__GPIO1_23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_UART3_TXD</span><span class="p">,</span> <span class="mh">0x634</span><span class="p">,</span> <span class="mh">0x244</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_UART3_TXD__UART1_DSR */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_UART3_TXD</span><span class="p">,</span> <span class="mh">0x634</span><span class="p">,</span> <span class="mh">0x244</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_UART3_TXD__UART3_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_OWIRE_LINE</span><span class="p">,</span> <span class="mh">0x638</span><span class="p">,</span> <span class="mh">0x248</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_OWIRE_LINE__GPIO1_24 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_OWIRE_LINE</span><span class="p">,</span> <span class="mh">0x638</span><span class="p">,</span> <span class="mh">0x248</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_OWIRE_LINE__OWIRE_LINE */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_OWIRE_LINE</span><span class="p">,</span> <span class="mh">0x638</span><span class="p">,</span> <span class="mh">0x248</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_OWIRE_LINE__SPDIF_OUT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_KEY_ROW0</span><span class="p">,</span> <span class="mh">0x63c</span><span class="p">,</span> <span class="mh">0x24c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_KEY_ROW0__KEY_ROW0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_KEY_ROW1</span><span class="p">,</span> <span class="mh">0x640</span><span class="p">,</span> <span class="mh">0x250</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_KEY_ROW1__KEY_ROW1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_KEY_ROW2</span><span class="p">,</span> <span class="mh">0x644</span><span class="p">,</span> <span class="mh">0x254</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_KEY_ROW2__KEY_ROW2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_KEY_ROW3</span><span class="p">,</span> <span class="mh">0x648</span><span class="p">,</span> <span class="mh">0x258</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_KEY_ROW3__KEY_ROW3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_KEY_COL0</span><span class="p">,</span> <span class="mh">0x64c</span><span class="p">,</span> <span class="mh">0x25c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_KEY_COL0__KEY_COL0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_KEY_COL0</span><span class="p">,</span> <span class="mh">0x64c</span><span class="p">,</span> <span class="mh">0x25c</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x90c</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_KEY_COL0__PLL1_BYP */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_KEY_COL1</span><span class="p">,</span> <span class="mh">0x650</span><span class="p">,</span> <span class="mh">0x260</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_KEY_COL1__KEY_COL1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_KEY_COL1</span><span class="p">,</span> <span class="mh">0x650</span><span class="p">,</span> <span class="mh">0x260</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x910</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_KEY_COL1__PLL2_BYP */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_KEY_COL2</span><span class="p">,</span> <span class="mh">0x654</span><span class="p">,</span> <span class="mh">0x264</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_KEY_COL2__KEY_COL2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_KEY_COL2</span><span class="p">,</span> <span class="mh">0x654</span><span class="p">,</span> <span class="mh">0x264</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_KEY_COL2__PLL3_BYP */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_KEY_COL3</span><span class="p">,</span> <span class="mh">0x658</span><span class="p">,</span> <span class="mh">0x268</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_KEY_COL3__KEY_COL3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_KEY_COL4</span><span class="p">,</span> <span class="mh">0x65c</span><span class="p">,</span> <span class="mh">0x26c</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x9b8</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_KEY_COL4__I2C2_SCL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_KEY_COL4</span><span class="p">,</span> <span class="mh">0x65c</span><span class="p">,</span> <span class="mh">0x26c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_KEY_COL4__KEY_COL4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_KEY_COL4</span><span class="p">,</span> <span class="mh">0x65c</span><span class="p">,</span> <span class="mh">0x26c</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_KEY_COL4__SPDIF_OUT1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_KEY_COL4</span><span class="p">,</span> <span class="mh">0x65c</span><span class="p">,</span> <span class="mh">0x26c</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_KEY_COL4__UART1_RI */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_KEY_COL4</span><span class="p">,</span> <span class="mh">0x65c</span><span class="p">,</span> <span class="mh">0x26c</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x9f0</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span> <span class="cm">/* MX51_PAD_KEY_COL4__UART3_RTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_KEY_COL5</span><span class="p">,</span> <span class="mh">0x660</span><span class="p">,</span> <span class="mh">0x270</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x9bc</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_KEY_COL5__I2C2_SDA */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_KEY_COL5</span><span class="p">,</span> <span class="mh">0x660</span><span class="p">,</span> <span class="mh">0x270</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_KEY_COL5__KEY_COL5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_KEY_COL5</span><span class="p">,</span> <span class="mh">0x660</span><span class="p">,</span> <span class="mh">0x270</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_KEY_COL5__UART1_DCD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_KEY_COL5</span><span class="p">,</span> <span class="mh">0x660</span><span class="p">,</span> <span class="mh">0x270</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_KEY_COL5__UART3_CTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_CLK</span><span class="p">,</span> <span class="mh">0x678</span><span class="p">,</span> <span class="mh">0x278</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x914</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_CLK__CSPI_SCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_CLK</span><span class="p">,</span> <span class="mh">0x678</span><span class="p">,</span> <span class="mh">0x278</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_CLK__GPIO1_25 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_CLK</span><span class="p">,</span> <span class="mh">0x678</span><span class="p">,</span> <span class="mh">0x278</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x9b8</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_CLK__I2C2_SCL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_CLK</span><span class="p">,</span> <span class="mh">0x678</span><span class="p">,</span> <span class="mh">0x278</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_CLK__USBH1_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DIR</span><span class="p">,</span> <span class="mh">0x67c</span><span class="p">,</span> <span class="mh">0x27c</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x91c</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DIR__CSPI_MOSI */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DIR</span><span class="p">,</span> <span class="mh">0x67c</span><span class="p">,</span> <span class="mh">0x27c</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DIR__GPIO1_26 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DIR</span><span class="p">,</span> <span class="mh">0x67c</span><span class="p">,</span> <span class="mh">0x27c</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x9bc</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DIR__I2C2_SDA */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DIR</span><span class="p">,</span> <span class="mh">0x67c</span><span class="p">,</span> <span class="mh">0x27c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DIR__USBH1_DIR */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_STP</span><span class="p">,</span> <span class="mh">0x680</span><span class="p">,</span> <span class="mh">0x280</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_STP__CSPI_RDY */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_STP</span><span class="p">,</span> <span class="mh">0x680</span><span class="p">,</span> <span class="mh">0x280</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_STP__GPIO1_27 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_STP</span><span class="p">,</span> <span class="mh">0x680</span><span class="p">,</span> <span class="mh">0x280</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x9f4</span><span class="p">,</span> <span class="mi">6</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_STP__UART3_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_STP</span><span class="p">,</span> <span class="mh">0x680</span><span class="p">,</span> <span class="mh">0x280</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_STP__USBH1_STP */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_NXT</span><span class="p">,</span> <span class="mh">0x684</span><span class="p">,</span> <span class="mh">0x284</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x918</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_NXT__CSPI_MISO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_NXT</span><span class="p">,</span> <span class="mh">0x684</span><span class="p">,</span> <span class="mh">0x284</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_NXT__GPIO1_28 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_NXT</span><span class="p">,</span> <span class="mh">0x684</span><span class="p">,</span> <span class="mh">0x284</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_NXT__UART3_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_NXT</span><span class="p">,</span> <span class="mh">0x684</span><span class="p">,</span> <span class="mh">0x284</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_NXT__USBH1_NXT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA0</span><span class="p">,</span> <span class="mh">0x688</span><span class="p">,</span> <span class="mh">0x288</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DATA0__GPIO1_11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA0</span><span class="p">,</span> <span class="mh">0x688</span><span class="p">,</span> <span class="mh">0x288</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DATA0__UART2_CTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA0</span><span class="p">,</span> <span class="mh">0x688</span><span class="p">,</span> <span class="mh">0x288</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DATA0__USBH1_DATA0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA1</span><span class="p">,</span> <span class="mh">0x68c</span><span class="p">,</span> <span class="mh">0x28c</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DATA1__GPIO1_12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA1</span><span class="p">,</span> <span class="mh">0x68c</span><span class="p">,</span> <span class="mh">0x28c</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x9ec</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DATA1__UART2_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA1</span><span class="p">,</span> <span class="mh">0x68c</span><span class="p">,</span> <span class="mh">0x28c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DATA1__USBH1_DATA1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA2</span><span class="p">,</span> <span class="mh">0x690</span><span class="p">,</span> <span class="mh">0x290</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DATA2__GPIO1_13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA2</span><span class="p">,</span> <span class="mh">0x690</span><span class="p">,</span> <span class="mh">0x290</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DATA2__UART2_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA2</span><span class="p">,</span> <span class="mh">0x690</span><span class="p">,</span> <span class="mh">0x290</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DATA2__USBH1_DATA2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA3</span><span class="p">,</span> <span class="mh">0x694</span><span class="p">,</span> <span class="mh">0x294</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DATA3__GPIO1_14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA3</span><span class="p">,</span> <span class="mh">0x694</span><span class="p">,</span> <span class="mh">0x294</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x9e8</span><span class="p">,</span> <span class="mi">5</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DATA3__UART2_RTS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA3</span><span class="p">,</span> <span class="mh">0x694</span><span class="p">,</span> <span class="mh">0x294</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DATA3__USBH1_DATA3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA4</span><span class="p">,</span> <span class="mh">0x698</span><span class="p">,</span> <span class="mh">0x298</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DATA4__CSPI_SS0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA4</span><span class="p">,</span> <span class="mh">0x698</span><span class="p">,</span> <span class="mh">0x298</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DATA4__GPIO1_15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA4</span><span class="p">,</span> <span class="mh">0x698</span><span class="p">,</span> <span class="mh">0x298</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DATA4__USBH1_DATA4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA5</span><span class="p">,</span> <span class="mh">0x69c</span><span class="p">,</span> <span class="mh">0x29c</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x920</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DATA5__CSPI_SS1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA5</span><span class="p">,</span> <span class="mh">0x69c</span><span class="p">,</span> <span class="mh">0x29c</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DATA5__GPIO1_16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA5</span><span class="p">,</span> <span class="mh">0x69c</span><span class="p">,</span> <span class="mh">0x29c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DATA5__USBH1_DATA5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA6</span><span class="p">,</span> <span class="mh">0x6a0</span><span class="p">,</span> <span class="mh">0x2a0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x928</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DATA6__CSPI_SS3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA6</span><span class="p">,</span> <span class="mh">0x6a0</span><span class="p">,</span> <span class="mh">0x2a0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DATA6__GPIO1_17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA6</span><span class="p">,</span> <span class="mh">0x6a0</span><span class="p">,</span> <span class="mh">0x2a0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DATA6__USBH1_DATA6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA7</span><span class="p">,</span> <span class="mh">0x6a4</span><span class="p">,</span> <span class="mh">0x2a4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DATA7__ECSPI1_SS3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA7</span><span class="p">,</span> <span class="mh">0x6a4</span><span class="p">,</span> <span class="mh">0x2a4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x934</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DATA7__ECSPI2_SS3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA7</span><span class="p">,</span> <span class="mh">0x6a4</span><span class="p">,</span> <span class="mh">0x2a4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DATA7__GPIO1_18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA7</span><span class="p">,</span> <span class="mh">0x6a4</span><span class="p">,</span> <span class="mh">0x2a4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_USBH1_DATA7__USBH1_DATA7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI1_PIN11</span><span class="p">,</span> <span class="mh">0x6a8</span><span class="p">,</span> <span class="mh">0x2a8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI1_PIN11__DI1_PIN11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI1_PIN11</span><span class="p">,</span> <span class="mh">0x6a8</span><span class="p">,</span> <span class="mh">0x2a8</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI1_PIN11__ECSPI1_SS2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI1_PIN11</span><span class="p">,</span> <span class="mh">0x6a8</span><span class="p">,</span> <span class="mh">0x2a8</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI1_PIN11__GPIO3_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI1_PIN12</span><span class="p">,</span> <span class="mh">0x6ac</span><span class="p">,</span> <span class="mh">0x2ac</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI1_PIN12__DI1_PIN12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI1_PIN12</span><span class="p">,</span> <span class="mh">0x6ac</span><span class="p">,</span> <span class="mh">0x2ac</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x978</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI1_PIN12__GPIO3_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI1_PIN13</span><span class="p">,</span> <span class="mh">0x6b0</span><span class="p">,</span> <span class="mh">0x2b0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI1_PIN13__DI1_PIN13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI1_PIN13</span><span class="p">,</span> <span class="mh">0x6b0</span><span class="p">,</span> <span class="mh">0x2b0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x97c</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI1_PIN13__GPIO3_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI1_D0_CS</span><span class="p">,</span> <span class="mh">0x6b4</span><span class="p">,</span> <span class="mh">0x2b4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI1_D0_CS__DI1_D0_CS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI1_D0_CS</span><span class="p">,</span> <span class="mh">0x6b4</span><span class="p">,</span> <span class="mh">0x2b4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x980</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI1_D0_CS__GPIO3_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI1_D1_CS</span><span class="p">,</span> <span class="mh">0x6b8</span><span class="p">,</span> <span class="mh">0x2b8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI1_D1_CS__DI1_D1_CS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI1_D1_CS</span><span class="p">,</span> <span class="mh">0x6b8</span><span class="p">,</span> <span class="mh">0x2b8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI1_D1_CS__DISP1_PIN14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI1_D1_CS</span><span class="p">,</span> <span class="mh">0x6b8</span><span class="p">,</span> <span class="mh">0x2b8</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI1_D1_CS__DISP1_PIN5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI1_D1_CS</span><span class="p">,</span> <span class="mh">0x6b8</span><span class="p">,</span> <span class="mh">0x2b8</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x984</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI1_D1_CS__GPIO3_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISPB2_SER_DIN</span><span class="p">,</span> <span class="mh">0x6bc</span><span class="p">,</span> <span class="mh">0x2bc</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x9a4</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISPB2_SER_DIN__DISP1_PIN1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISPB2_SER_DIN</span><span class="p">,</span> <span class="mh">0x6bc</span><span class="p">,</span> <span class="mh">0x2bc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x9c4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISPB2_SER_DIN__DISPB2_SER_DIN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISPB2_SER_DIN</span><span class="p">,</span> <span class="mh">0x6bc</span><span class="p">,</span> <span class="mh">0x2bc</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x988</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISPB2_SER_DIN__GPIO3_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISPB2_SER_DIO</span><span class="p">,</span> <span class="mh">0x6c0</span><span class="p">,</span> <span class="mh">0x2c0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISPB2_SER_DIO__DISP1_PIN6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISPB2_SER_DIO</span><span class="p">,</span> <span class="mh">0x6c0</span><span class="p">,</span> <span class="mh">0x2c0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x9c4</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISPB2_SER_DIO__DISPB2_SER_DIO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISPB2_SER_DIO</span><span class="p">,</span> <span class="mh">0x6c0</span><span class="p">,</span> <span class="mh">0x2c0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x98c</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISPB2_SER_DIO__GPIO3_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISPB2_SER_CLK</span><span class="p">,</span> <span class="mh">0x6c4</span><span class="p">,</span> <span class="mh">0x2c4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISPB2_SER_CLK__DISP1_PIN17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISPB2_SER_CLK</span><span class="p">,</span> <span class="mh">0x6c4</span><span class="p">,</span> <span class="mh">0x2c4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISPB2_SER_CLK__DISP1_PIN7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISPB2_SER_CLK</span><span class="p">,</span> <span class="mh">0x6c4</span><span class="p">,</span> <span class="mh">0x2c4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISPB2_SER_CLK__DISPB2_SER_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISPB2_SER_CLK</span><span class="p">,</span> <span class="mh">0x6c4</span><span class="p">,</span> <span class="mh">0x2c4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x990</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISPB2_SER_CLK__GPIO3_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISPB2_SER_RS</span><span class="p">,</span> <span class="mh">0x6c8</span><span class="p">,</span> <span class="mh">0x2c8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISPB2_SER_RS__DISP1_EXT_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISPB2_SER_RS</span><span class="p">,</span> <span class="mh">0x6c8</span><span class="p">,</span> <span class="mh">0x2c8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISPB2_SER_RS__DISP1_PIN16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISPB2_SER_RS</span><span class="p">,</span> <span class="mh">0x6c8</span><span class="p">,</span> <span class="mh">0x2c8</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISPB2_SER_RS__DISP1_PIN8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISPB2_SER_RS</span><span class="p">,</span> <span class="mh">0x6c8</span><span class="p">,</span> <span class="mh">0x2c8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISPB2_SER_RS__DISPB2_SER_RS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISPB2_SER_RS</span><span class="p">,</span> <span class="mh">0x6c8</span><span class="p">,</span> <span class="mh">0x2c8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISPB2_SER_RS__DISPB2_SER_RS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISPB2_SER_RS</span><span class="p">,</span> <span class="mh">0x6c8</span><span class="p">,</span> <span class="mh">0x2c8</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x994</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISPB2_SER_RS__GPIO3_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT0</span><span class="p">,</span> <span class="mh">0x6cc</span><span class="p">,</span> <span class="mh">0x2cc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT0__DISP1_DAT0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT1</span><span class="p">,</span> <span class="mh">0x6d0</span><span class="p">,</span> <span class="mh">0x2d0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT1__DISP1_DAT1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT2</span><span class="p">,</span> <span class="mh">0x6d4</span><span class="p">,</span> <span class="mh">0x2d4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT2__DISP1_DAT2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT3</span><span class="p">,</span> <span class="mh">0x6d8</span><span class="p">,</span> <span class="mh">0x2d8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT3__DISP1_DAT3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT4</span><span class="p">,</span> <span class="mh">0x6dc</span><span class="p">,</span> <span class="mh">0x2dc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT4__DISP1_DAT4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT5</span><span class="p">,</span> <span class="mh">0x6e0</span><span class="p">,</span> <span class="mh">0x2e0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT5__DISP1_DAT5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT6</span><span class="p">,</span> <span class="mh">0x6e4</span><span class="p">,</span> <span class="mh">0x2e4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT6__BOOT_USB_SRC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT6</span><span class="p">,</span> <span class="mh">0x6e4</span><span class="p">,</span> <span class="mh">0x2e4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT6__DISP1_DAT6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT7</span><span class="p">,</span> <span class="mh">0x6e8</span><span class="p">,</span> <span class="mh">0x2e8</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT7__BOOT_EEPROM_CFG */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT7</span><span class="p">,</span> <span class="mh">0x6e8</span><span class="p">,</span> <span class="mh">0x2e8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT7__DISP1_DAT7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT8</span><span class="p">,</span> <span class="mh">0x6ec</span><span class="p">,</span> <span class="mh">0x2ec</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT8__BOOT_SRC0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT8</span><span class="p">,</span> <span class="mh">0x6ec</span><span class="p">,</span> <span class="mh">0x2ec</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT8__DISP1_DAT8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT9</span><span class="p">,</span> <span class="mh">0x6f0</span><span class="p">,</span> <span class="mh">0x2f0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT9__BOOT_SRC1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT9</span><span class="p">,</span> <span class="mh">0x6f0</span><span class="p">,</span> <span class="mh">0x2f0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT9__DISP1_DAT9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT10</span><span class="p">,</span> <span class="mh">0x6f4</span><span class="p">,</span> <span class="mh">0x2f4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT10__BOOT_SPARE_SIZE */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT10</span><span class="p">,</span> <span class="mh">0x6f4</span><span class="p">,</span> <span class="mh">0x2f4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT10__DISP1_DAT10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT11</span><span class="p">,</span> <span class="mh">0x6f8</span><span class="p">,</span> <span class="mh">0x2f8</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT11__BOOT_LPB_FREQ2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT11</span><span class="p">,</span> <span class="mh">0x6f8</span><span class="p">,</span> <span class="mh">0x2f8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT11__DISP1_DAT11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT12</span><span class="p">,</span> <span class="mh">0x6fc</span><span class="p">,</span> <span class="mh">0x2fc</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT12__BOOT_MLC_SEL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT12</span><span class="p">,</span> <span class="mh">0x6fc</span><span class="p">,</span> <span class="mh">0x2fc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT12__DISP1_DAT12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT13</span><span class="p">,</span> <span class="mh">0x700</span><span class="p">,</span> <span class="mh">0x300</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT13__BOOT_MEM_CTL0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT13</span><span class="p">,</span> <span class="mh">0x700</span><span class="p">,</span> <span class="mh">0x300</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT13__DISP1_DAT13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT14</span><span class="p">,</span> <span class="mh">0x704</span><span class="p">,</span> <span class="mh">0x304</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT14__BOOT_MEM_CTL1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT14</span><span class="p">,</span> <span class="mh">0x704</span><span class="p">,</span> <span class="mh">0x304</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT14__DISP1_DAT14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT15</span><span class="p">,</span> <span class="mh">0x708</span><span class="p">,</span> <span class="mh">0x308</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT15__BOOT_BUS_WIDTH */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT15</span><span class="p">,</span> <span class="mh">0x708</span><span class="p">,</span> <span class="mh">0x308</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT15__DISP1_DAT15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT16</span><span class="p">,</span> <span class="mh">0x70c</span><span class="p">,</span> <span class="mh">0x30c</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT16__BOOT_PAGE_SIZE0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT16</span><span class="p">,</span> <span class="mh">0x70c</span><span class="p">,</span> <span class="mh">0x30c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT16__DISP1_DAT16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT17</span><span class="p">,</span> <span class="mh">0x710</span><span class="p">,</span> <span class="mh">0x310</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT17__BOOT_PAGE_SIZE1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT17</span><span class="p">,</span> <span class="mh">0x710</span><span class="p">,</span> <span class="mh">0x310</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT17__DISP1_DAT17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT18</span><span class="p">,</span> <span class="mh">0x714</span><span class="p">,</span> <span class="mh">0x314</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT18__BOOT_WEIM_MUXED0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT18</span><span class="p">,</span> <span class="mh">0x714</span><span class="p">,</span> <span class="mh">0x314</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT18__DISP1_DAT18 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT18</span><span class="p">,</span> <span class="mh">0x714</span><span class="p">,</span> <span class="mh">0x314</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT18__DISP2_PIN11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT18</span><span class="p">,</span> <span class="mh">0x714</span><span class="p">,</span> <span class="mh">0x314</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT18__DISP2_PIN5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT19</span><span class="p">,</span> <span class="mh">0x718</span><span class="p">,</span> <span class="mh">0x318</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT19__BOOT_WEIM_MUXED1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT19</span><span class="p">,</span> <span class="mh">0x718</span><span class="p">,</span> <span class="mh">0x318</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT19__DISP1_DAT19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT19</span><span class="p">,</span> <span class="mh">0x718</span><span class="p">,</span> <span class="mh">0x318</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT19__DISP2_PIN12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT19</span><span class="p">,</span> <span class="mh">0x718</span><span class="p">,</span> <span class="mh">0x318</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT19__DISP2_PIN6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT20</span><span class="p">,</span> <span class="mh">0x71c</span><span class="p">,</span> <span class="mh">0x31c</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT20__BOOT_MEM_TYPE0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT20</span><span class="p">,</span> <span class="mh">0x71c</span><span class="p">,</span> <span class="mh">0x31c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT20__DISP1_DAT20 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT20</span><span class="p">,</span> <span class="mh">0x71c</span><span class="p">,</span> <span class="mh">0x31c</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT20__DISP2_PIN13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT20</span><span class="p">,</span> <span class="mh">0x71c</span><span class="p">,</span> <span class="mh">0x31c</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT20__DISP2_PIN7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT21</span><span class="p">,</span> <span class="mh">0x720</span><span class="p">,</span> <span class="mh">0x320</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT21__BOOT_MEM_TYPE1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT21</span><span class="p">,</span> <span class="mh">0x720</span><span class="p">,</span> <span class="mh">0x320</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT21__DISP1_DAT21 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT21</span><span class="p">,</span> <span class="mh">0x720</span><span class="p">,</span> <span class="mh">0x320</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT21__DISP2_PIN14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT21</span><span class="p">,</span> <span class="mh">0x720</span><span class="p">,</span> <span class="mh">0x320</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT21__DISP2_PIN8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT22</span><span class="p">,</span> <span class="mh">0x724</span><span class="p">,</span> <span class="mh">0x324</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT22__BOOT_LPB_FREQ0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT22</span><span class="p">,</span> <span class="mh">0x724</span><span class="p">,</span> <span class="mh">0x324</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT22__DISP1_DAT22 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT22</span><span class="p">,</span> <span class="mh">0x724</span><span class="p">,</span> <span class="mh">0x324</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT22__DISP2_D0_CS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT22</span><span class="p">,</span> <span class="mh">0x724</span><span class="p">,</span> <span class="mh">0x324</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT22__DISP2_DAT16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT23</span><span class="p">,</span> <span class="mh">0x728</span><span class="p">,</span> <span class="mh">0x328</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT23__BOOT_LPB_FREQ1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT23</span><span class="p">,</span> <span class="mh">0x728</span><span class="p">,</span> <span class="mh">0x328</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT23__DISP1_DAT23 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT23</span><span class="p">,</span> <span class="mh">0x728</span><span class="p">,</span> <span class="mh">0x328</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT23__DISP2_D1_CS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT23</span><span class="p">,</span> <span class="mh">0x728</span><span class="p">,</span> <span class="mh">0x328</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT23__DISP2_DAT17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT23</span><span class="p">,</span> <span class="mh">0x728</span><span class="p">,</span> <span class="mh">0x328</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP1_DAT23__DISP2_SER_CS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI1_PIN3</span><span class="p">,</span> <span class="mh">0x72c</span><span class="p">,</span> <span class="mh">0x32c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI1_PIN3__DI1_PIN3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI1_PIN2</span><span class="p">,</span> <span class="mh">0x734</span><span class="p">,</span> <span class="mh">0x330</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI1_PIN2__DI1_PIN2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI_GP2</span><span class="p">,</span> <span class="mh">0x740</span><span class="p">,</span> <span class="mh">0x338</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI_GP2__DISP1_SER_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI_GP2</span><span class="p">,</span> <span class="mh">0x740</span><span class="p">,</span> <span class="mh">0x338</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x9a8</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI_GP2__DISP2_WAIT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI_GP3</span><span class="p">,</span> <span class="mh">0x744</span><span class="p">,</span> <span class="mh">0x33c</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x9a0</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI_GP3__CSI1_DATA_EN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI_GP3</span><span class="p">,</span> <span class="mh">0x744</span><span class="p">,</span> <span class="mh">0x33c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x9c0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI_GP3__DISP1_SER_DIO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI_GP3</span><span class="p">,</span> <span class="mh">0x744</span><span class="p">,</span> <span class="mh">0x33c</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI_GP3__FEC_TX_ER */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI2_PIN4</span><span class="p">,</span> <span class="mh">0x748</span><span class="p">,</span> <span class="mh">0x340</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x99c</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI2_PIN4__CSI2_DATA_EN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI2_PIN4</span><span class="p">,</span> <span class="mh">0x748</span><span class="p">,</span> <span class="mh">0x340</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI2_PIN4__DI2_PIN4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI2_PIN4</span><span class="p">,</span> <span class="mh">0x748</span><span class="p">,</span> <span class="mh">0x340</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x950</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI2_PIN4__FEC_CRS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI2_PIN2</span><span class="p">,</span> <span class="mh">0x74c</span><span class="p">,</span> <span class="mh">0x344</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI2_PIN2__DI2_PIN2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI2_PIN2</span><span class="p">,</span> <span class="mh">0x74c</span><span class="p">,</span> <span class="mh">0x344</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI2_PIN2__FEC_MDC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI2_PIN3</span><span class="p">,</span> <span class="mh">0x750</span><span class="p">,</span> <span class="mh">0x348</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI2_PIN3__DI2_PIN3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI2_PIN3</span><span class="p">,</span> <span class="mh">0x750</span><span class="p">,</span> <span class="mh">0x348</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x954</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI2_PIN3__FEC_MDIO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI2_DISP_CLK</span><span class="p">,</span> <span class="mh">0x754</span><span class="p">,</span> <span class="mh">0x34c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI2_DISP_CLK__DI2_DISP_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI2_DISP_CLK</span><span class="p">,</span> <span class="mh">0x754</span><span class="p">,</span> <span class="mh">0x34c</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x95c</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI2_DISP_CLK__FEC_RDATA1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI_GP4</span><span class="p">,</span> <span class="mh">0x758</span><span class="p">,</span> <span class="mh">0x350</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI_GP4__DI2_PIN15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI_GP4</span><span class="p">,</span> <span class="mh">0x758</span><span class="p">,</span> <span class="mh">0x350</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x9c0</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI_GP4__DISP1_SER_DIN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI_GP4</span><span class="p">,</span> <span class="mh">0x758</span><span class="p">,</span> <span class="mh">0x350</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI_GP4__DISP2_PIN1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DI_GP4</span><span class="p">,</span> <span class="mh">0x758</span><span class="p">,</span> <span class="mh">0x350</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x960</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DI_GP4__FEC_RDATA2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT0</span><span class="p">,</span> <span class="mh">0x75c</span><span class="p">,</span> <span class="mh">0x354</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT0__DISP2_DAT0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT0</span><span class="p">,</span> <span class="mh">0x75c</span><span class="p">,</span> <span class="mh">0x354</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x964</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT0__FEC_RDATA3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT0</span><span class="p">,</span> <span class="mh">0x75c</span><span class="p">,</span> <span class="mh">0x354</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x9c8</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT0__KEY_COL6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT0</span><span class="p">,</span> <span class="mh">0x75c</span><span class="p">,</span> <span class="mh">0x354</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x9f4</span><span class="p">,</span> <span class="mi">8</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT0__UART3_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT0</span><span class="p">,</span> <span class="mh">0x75c</span><span class="p">,</span> <span class="mh">0x354</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x9f8</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT0__USBH3_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT1</span><span class="p">,</span> <span class="mh">0x760</span><span class="p">,</span> <span class="mh">0x358</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT1__DISP2_DAT1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT1</span><span class="p">,</span> <span class="mh">0x760</span><span class="p">,</span> <span class="mh">0x358</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x970</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT1__FEC_RX_ER */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT1</span><span class="p">,</span> <span class="mh">0x760</span><span class="p">,</span> <span class="mh">0x358</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x9cc</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT1__KEY_COL7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT1</span><span class="p">,</span> <span class="mh">0x760</span><span class="p">,</span> <span class="mh">0x358</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT1__UART3_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT1</span><span class="p">,</span> <span class="mh">0x760</span><span class="p">,</span> <span class="mh">0x358</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0xa1c</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT1__USBH3_DIR */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT2</span><span class="p">,</span> <span class="mh">0x764</span><span class="p">,</span> <span class="mh">0x35c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT2__DISP2_DAT2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT3</span><span class="p">,</span> <span class="mh">0x768</span><span class="p">,</span> <span class="mh">0x360</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT3__DISP2_DAT3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT4</span><span class="p">,</span> <span class="mh">0x76c</span><span class="p">,</span> <span class="mh">0x364</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT4__DISP2_DAT4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT5</span><span class="p">,</span> <span class="mh">0x770</span><span class="p">,</span> <span class="mh">0x368</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT5__DISP2_DAT5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT6</span><span class="p">,</span> <span class="mh">0x774</span><span class="p">,</span> <span class="mh">0x36c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT6__DISP2_DAT6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT6</span><span class="p">,</span> <span class="mh">0x774</span><span class="p">,</span> <span class="mh">0x36c</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT6__FEC_TDATA1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT6</span><span class="p">,</span> <span class="mh">0x774</span><span class="p">,</span> <span class="mh">0x36c</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT6__GPIO1_19 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT6</span><span class="p">,</span> <span class="mh">0x774</span><span class="p">,</span> <span class="mh">0x36c</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x9d0</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT6__KEY_ROW4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT6</span><span class="p">,</span> <span class="mh">0x774</span><span class="p">,</span> <span class="mh">0x36c</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0xa24</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT6__USBH3_STP */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT7</span><span class="p">,</span> <span class="mh">0x778</span><span class="p">,</span> <span class="mh">0x370</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT7__DISP2_DAT7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT7</span><span class="p">,</span> <span class="mh">0x778</span><span class="p">,</span> <span class="mh">0x370</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT7__FEC_TDATA2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT7</span><span class="p">,</span> <span class="mh">0x778</span><span class="p">,</span> <span class="mh">0x370</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT7__GPIO1_29 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT7</span><span class="p">,</span> <span class="mh">0x778</span><span class="p">,</span> <span class="mh">0x370</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x9d4</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT7__KEY_ROW5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT7</span><span class="p">,</span> <span class="mh">0x778</span><span class="p">,</span> <span class="mh">0x370</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0xa20</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT7__USBH3_NXT */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT8</span><span class="p">,</span> <span class="mh">0x77c</span><span class="p">,</span> <span class="mh">0x374</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT8__DISP2_DAT8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT8</span><span class="p">,</span> <span class="mh">0x77c</span><span class="p">,</span> <span class="mh">0x374</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT8__FEC_TDATA3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT8</span><span class="p">,</span> <span class="mh">0x77c</span><span class="p">,</span> <span class="mh">0x374</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT8__GPIO1_30 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT8</span><span class="p">,</span> <span class="mh">0x77c</span><span class="p">,</span> <span class="mh">0x374</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x9d8</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT8__KEY_ROW6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT8</span><span class="p">,</span> <span class="mh">0x77c</span><span class="p">,</span> <span class="mh">0x374</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x9fc</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT8__USBH3_DATA0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT9</span><span class="p">,</span> <span class="mh">0x780</span><span class="p">,</span> <span class="mh">0x378</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x8f4</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT9__AUD6_RXC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT9</span><span class="p">,</span> <span class="mh">0x780</span><span class="p">,</span> <span class="mh">0x378</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT9__DISP2_DAT9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT9</span><span class="p">,</span> <span class="mh">0x780</span><span class="p">,</span> <span class="mh">0x378</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT9__FEC_TX_EN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT9</span><span class="p">,</span> <span class="mh">0x780</span><span class="p">,</span> <span class="mh">0x378</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT9__GPIO1_31 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT9</span><span class="p">,</span> <span class="mh">0x780</span><span class="p">,</span> <span class="mh">0x378</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0xa00</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT9__USBH3_DATA1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT10</span><span class="p">,</span> <span class="mh">0x784</span><span class="p">,</span> <span class="mh">0x37c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT10__DISP2_DAT10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT10</span><span class="p">,</span> <span class="mh">0x784</span><span class="p">,</span> <span class="mh">0x37c</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT10__DISP2_SER_CS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT10</span><span class="p">,</span> <span class="mh">0x784</span><span class="p">,</span> <span class="mh">0x37c</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x94c</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT10__FEC_COL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT10</span><span class="p">,</span> <span class="mh">0x784</span><span class="p">,</span> <span class="mh">0x37c</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x9dc</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT10__KEY_ROW7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT10</span><span class="p">,</span> <span class="mh">0x784</span><span class="p">,</span> <span class="mh">0x37c</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0xa04</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT10__USBH3_DATA2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT11</span><span class="p">,</span> <span class="mh">0x788</span><span class="p">,</span> <span class="mh">0x380</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x8f0</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT11__AUD6_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT11</span><span class="p">,</span> <span class="mh">0x788</span><span class="p">,</span> <span class="mh">0x380</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT11__DISP2_DAT11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT11</span><span class="p">,</span> <span class="mh">0x788</span><span class="p">,</span> <span class="mh">0x380</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x968</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT11__FEC_RX_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT11</span><span class="p">,</span> <span class="mh">0x788</span><span class="p">,</span> <span class="mh">0x380</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT11__GPIO1_10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT11</span><span class="p">,</span> <span class="mh">0x788</span><span class="p">,</span> <span class="mh">0x380</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0xa08</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT11__USBH3_DATA3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT12</span><span class="p">,</span> <span class="mh">0x78c</span><span class="p">,</span> <span class="mh">0x384</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x8ec</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT12__AUD6_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT12</span><span class="p">,</span> <span class="mh">0x78c</span><span class="p">,</span> <span class="mh">0x384</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT12__DISP2_DAT12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT12</span><span class="p">,</span> <span class="mh">0x78c</span><span class="p">,</span> <span class="mh">0x384</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x96c</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT12__FEC_RX_DV */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT12</span><span class="p">,</span> <span class="mh">0x78c</span><span class="p">,</span> <span class="mh">0x384</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0xa0c</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT12__USBH3_DATA4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT13</span><span class="p">,</span> <span class="mh">0x790</span><span class="p">,</span> <span class="mh">0x388</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x8fc</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT13__AUD6_TXC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT13</span><span class="p">,</span> <span class="mh">0x790</span><span class="p">,</span> <span class="mh">0x388</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT13__DISP2_DAT13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT13</span><span class="p">,</span> <span class="mh">0x790</span><span class="p">,</span> <span class="mh">0x388</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x974</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT13__FEC_TX_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT13</span><span class="p">,</span> <span class="mh">0x790</span><span class="p">,</span> <span class="mh">0x388</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0xa10</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT13__USBH3_DATA5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT14</span><span class="p">,</span> <span class="mh">0x794</span><span class="p">,</span> <span class="mh">0x38c</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x900</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT14__AUD6_TXFS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT14</span><span class="p">,</span> <span class="mh">0x794</span><span class="p">,</span> <span class="mh">0x38c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT14__DISP2_DAT14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT14</span><span class="p">,</span> <span class="mh">0x794</span><span class="p">,</span> <span class="mh">0x38c</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x958</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT14__FEC_RDATA0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT14</span><span class="p">,</span> <span class="mh">0x794</span><span class="p">,</span> <span class="mh">0x38c</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0xa14</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT14__USBH3_DATA6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT15</span><span class="p">,</span> <span class="mh">0x798</span><span class="p">,</span> <span class="mh">0x390</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x8f8</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT15__AUD6_RXFS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT15</span><span class="p">,</span> <span class="mh">0x798</span><span class="p">,</span> <span class="mh">0x390</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT15__DISP1_SER_CS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT15</span><span class="p">,</span> <span class="mh">0x798</span><span class="p">,</span> <span class="mh">0x390</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT15__DISP2_DAT15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT15</span><span class="p">,</span> <span class="mh">0x798</span><span class="p">,</span> <span class="mh">0x390</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT15__FEC_TDATA0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT15</span><span class="p">,</span> <span class="mh">0x798</span><span class="p">,</span> <span class="mh">0x390</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0xa18</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_DISP2_DAT15__USBH3_DATA7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD1_CMD</span><span class="p">,</span> <span class="mh">0x79c</span><span class="p">,</span> <span class="mh">0x394</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x8e0</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD1_CMD__AUD5_RXFS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD1_CMD</span><span class="p">,</span> <span class="mh">0x79c</span><span class="p">,</span> <span class="mh">0x394</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x91c</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD1_CMD__CSPI_MOSI */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD1_CMD</span><span class="p">,</span> <span class="mh">0x79c</span><span class="p">,</span> <span class="mh">0x394</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD1_CMD__SD1_CMD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD1_CLK</span><span class="p">,</span> <span class="mh">0x7a0</span><span class="p">,</span> <span class="mh">0x398</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x8dc</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD1_CLK__AUD5_RXC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD1_CLK</span><span class="p">,</span> <span class="mh">0x7a0</span><span class="p">,</span> <span class="mh">0x398</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x914</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD1_CLK__CSPI_SCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD1_CLK</span><span class="p">,</span> <span class="mh">0x7a0</span><span class="p">,</span> <span class="mh">0x398</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD1_CLK__SD1_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD1_DATA0</span><span class="p">,</span> <span class="mh">0x7a4</span><span class="p">,</span> <span class="mh">0x39c</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x8d8</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD1_DATA0__AUD5_TXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD1_DATA0</span><span class="p">,</span> <span class="mh">0x7a4</span><span class="p">,</span> <span class="mh">0x39c</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x918</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD1_DATA0__CSPI_MISO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD1_DATA0</span><span class="p">,</span> <span class="mh">0x7a4</span><span class="p">,</span> <span class="mh">0x39c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD1_DATA0__SD1_DATA0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA0</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="mh">0x01c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_DA0__EIM_DA0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA1</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="mh">0x020</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_DA1__EIM_DA1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA2</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="mh">0x024</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_DA2__EIM_DA2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA3</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="mh">0x028</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_DA3__EIM_DA3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD1_DATA1</span><span class="p">,</span> <span class="mh">0x7a8</span><span class="p">,</span> <span class="mh">0x3a0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x8d4</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD1_DATA1__AUD5_RXD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD1_DATA1</span><span class="p">,</span> <span class="mh">0x7a8</span><span class="p">,</span> <span class="mh">0x3a0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD1_DATA1__SD1_DATA1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA4</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="mh">0x02c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_DA4__EIM_DA4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA5</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="mh">0x030</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_DA5__EIM_DA5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA6</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="mh">0x034</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_DA6__EIM_DA6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA7</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="mh">0x038</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_DA7__EIM_DA7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD1_DATA2</span><span class="p">,</span> <span class="mh">0x7ac</span><span class="p">,</span> <span class="mh">0x3a4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x8e4</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD1_DATA2__AUD5_TXC */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD1_DATA2</span><span class="p">,</span> <span class="mh">0x7ac</span><span class="p">,</span> <span class="mh">0x3a4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD1_DATA2__SD1_DATA2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA10</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="mh">0x044</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_DA10__EIM_DA10 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA11</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="mh">0x048</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_DA11__EIM_DA11 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA8</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="mh">0x03c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_DA8__EIM_DA8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA9</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="mh">0x040</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_DA9__EIM_DA9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD1_DATA3</span><span class="p">,</span> <span class="mh">0x7b0</span><span class="p">,</span> <span class="mh">0x3a8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x8e8</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD1_DATA3__AUD5_TXFS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD1_DATA3</span><span class="p">,</span> <span class="mh">0x7b0</span><span class="p">,</span> <span class="mh">0x3a8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x920</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD1_DATA3__CSPI_SS1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD1_DATA3</span><span class="p">,</span> <span class="mh">0x7b0</span><span class="p">,</span> <span class="mh">0x3a8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD1_DATA3__SD1_DATA3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_0</span><span class="p">,</span> <span class="mh">0x7b4</span><span class="p">,</span> <span class="mh">0x3ac</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x924</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_0__CSPI_SS2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_0</span><span class="p">,</span> <span class="mh">0x7b4</span><span class="p">,</span> <span class="mh">0x3ac</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_0__GPIO1_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_0</span><span class="p">,</span> <span class="mh">0x7b4</span><span class="p">,</span> <span class="mh">0x3ac</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_0__SD1_CD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_1</span><span class="p">,</span> <span class="mh">0x7b8</span><span class="p">,</span> <span class="mh">0x3b0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x918</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_1__CSPI_MISO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_1</span><span class="p">,</span> <span class="mh">0x7b8</span><span class="p">,</span> <span class="mh">0x3b0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_1__GPIO1_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_1</span><span class="p">,</span> <span class="mh">0x7b8</span><span class="p">,</span> <span class="mh">0x3b0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_1__SD1_WP */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA12</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="mh">0x04c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_DA12__EIM_DA12 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA13</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="mh">0x050</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_DA13__EIM_DA13 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA14</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="mh">0x054</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_DA14__EIM_DA14 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA15</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="mh">0x058</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_EIM_DA15__EIM_DA15 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD2_CMD</span><span class="p">,</span> <span class="n">NO_PAD</span><span class="p">,</span> <span class="mh">0x3b4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x91c</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD2_CMD__CSPI_MOSI */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD2_CMD</span><span class="p">,</span> <span class="mh">0x7bc</span><span class="p">,</span> <span class="mh">0x3b4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x9b0</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD2_CMD__I2C1_SCL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD2_CMD</span><span class="p">,</span> <span class="mh">0x7bc</span><span class="p">,</span> <span class="mh">0x3b4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD2_CMD__SD2_CMD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD2_CLK</span><span class="p">,</span> <span class="mh">0x7c0</span><span class="p">,</span> <span class="mh">0x3b8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x914</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD2_CLK__CSPI_SCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD2_CLK</span><span class="p">,</span> <span class="mh">0x7c0</span><span class="p">,</span> <span class="mh">0x3b8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x9b4</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD2_CLK__I2C1_SDA */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD2_CLK</span><span class="p">,</span> <span class="mh">0x7c0</span><span class="p">,</span> <span class="mh">0x3b8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD2_CLK__SD2_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD2_DATA0</span><span class="p">,</span> <span class="mh">0x7c4</span><span class="p">,</span> <span class="mh">0x3bc</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x918</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD2_DATA0__CSPI_MISO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD2_DATA0</span><span class="p">,</span> <span class="mh">0x7c4</span><span class="p">,</span> <span class="mh">0x3bc</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD2_DATA0__SD1_DAT4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD2_DATA0</span><span class="p">,</span> <span class="mh">0x7c4</span><span class="p">,</span> <span class="mh">0x3bc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD2_DATA0__SD2_DATA0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD2_DATA1</span><span class="p">,</span> <span class="mh">0x7c8</span><span class="p">,</span> <span class="mh">0x3c0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD2_DATA1__SD1_DAT5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD2_DATA1</span><span class="p">,</span> <span class="mh">0x7c8</span><span class="p">,</span> <span class="mh">0x3c0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD2_DATA1__SD2_DATA1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD2_DATA1</span><span class="p">,</span> <span class="mh">0x7c8</span><span class="p">,</span> <span class="mh">0x3c0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD2_DATA1__USBH3_H2_DP */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD2_DATA2</span><span class="p">,</span> <span class="mh">0x7cc</span><span class="p">,</span> <span class="mh">0x3c4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD2_DATA2__SD1_DAT6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD2_DATA2</span><span class="p">,</span> <span class="mh">0x7cc</span><span class="p">,</span> <span class="mh">0x3c4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD2_DATA2__SD2_DATA2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD2_DATA2</span><span class="p">,</span> <span class="mh">0x7cc</span><span class="p">,</span> <span class="mh">0x3c4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD2_DATA2__USBH3_H2_DM */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD2_DATA3</span><span class="p">,</span> <span class="mh">0x7d0</span><span class="p">,</span> <span class="mh">0x3c8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x924</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD2_DATA3__CSPI_SS2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD2_DATA3</span><span class="p">,</span> <span class="mh">0x7d0</span><span class="p">,</span> <span class="mh">0x3c8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD2_DATA3__SD1_DAT7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_SD2_DATA3</span><span class="p">,</span> <span class="mh">0x7d0</span><span class="p">,</span> <span class="mh">0x3c8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_SD2_DATA3__SD2_DATA3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_2</span><span class="p">,</span> <span class="mh">0x7d4</span><span class="p">,</span> <span class="mh">0x3cc</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_2__CCM_OUT_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_2</span><span class="p">,</span> <span class="mh">0x7d4</span><span class="p">,</span> <span class="mh">0x3cc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_2__GPIO1_2 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_2</span><span class="p">,</span> <span class="mh">0x7d4</span><span class="p">,</span> <span class="mh">0x3cc</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x9b8</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_2__I2C2_SCL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_2</span><span class="p">,</span> <span class="mh">0x7d4</span><span class="p">,</span> <span class="mh">0x3cc</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x90c</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_2__PLL1_BYP */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_2</span><span class="p">,</span> <span class="mh">0x7d4</span><span class="p">,</span> <span class="mh">0x3cc</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_2__PWM1_PWMO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_3</span><span class="p">,</span> <span class="mh">0x7d8</span><span class="p">,</span> <span class="mh">0x3d0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_3__GPIO1_3 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_3</span><span class="p">,</span> <span class="mh">0x7d8</span><span class="p">,</span> <span class="mh">0x3d0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x9bc</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_3__I2C2_SDA */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_3</span><span class="p">,</span> <span class="mh">0x7d8</span><span class="p">,</span> <span class="mh">0x3d0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x910</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_3__PLL2_BYP */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_3</span><span class="p">,</span> <span class="mh">0x7d8</span><span class="p">,</span> <span class="mh">0x3d0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_3__PWM2_PWMO */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_PMIC_INT_REQ</span><span class="p">,</span> <span class="mh">0x7fc</span><span class="p">,</span> <span class="mh">0x3d4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_PMIC_INT_REQ__PMIC_INT_REQ */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_PMIC_INT_REQ</span><span class="p">,</span> <span class="mh">0x7fc</span><span class="p">,</span> <span class="mh">0x3d4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_PMIC_INT_REQ__PMIC_PMU_IRQ_B */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_4</span><span class="p">,</span> <span class="mh">0x804</span><span class="p">,</span> <span class="mh">0x3d8</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x908</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_4__DISP2_EXT_CLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_4</span><span class="p">,</span> <span class="mh">0x804</span><span class="p">,</span> <span class="mh">0x3d8</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x938</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_4__EIM_RDY */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_4</span><span class="p">,</span> <span class="mh">0x804</span><span class="p">,</span> <span class="mh">0x3d8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_4__GPIO1_4 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_4</span><span class="p">,</span> <span class="mh">0x804</span><span class="p">,</span> <span class="mh">0x3d8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_4__WDOG1_WDOG_B */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_5</span><span class="p">,</span> <span class="mh">0x808</span><span class="p">,</span> <span class="mh">0x3dc</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_5__CSI2_MCLK */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_5</span><span class="p">,</span> <span class="mh">0x808</span><span class="p">,</span> <span class="mh">0x3dc</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_5__DISP2_PIN16 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_5</span><span class="p">,</span> <span class="mh">0x808</span><span class="p">,</span> <span class="mh">0x3dc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_5__GPIO1_5 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_5</span><span class="p">,</span> <span class="mh">0x808</span><span class="p">,</span> <span class="mh">0x3dc</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_5__WDOG2_WDOG_B */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_6</span><span class="p">,</span> <span class="mh">0x80c</span><span class="p">,</span> <span class="mh">0x3e0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_6__DISP2_PIN17 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_6</span><span class="p">,</span> <span class="mh">0x80c</span><span class="p">,</span> <span class="mh">0x3e0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_6__GPIO1_6 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_6</span><span class="p">,</span> <span class="mh">0x80c</span><span class="p">,</span> <span class="mh">0x3e0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_6__REF_EN_B */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_7</span><span class="p">,</span> <span class="mh">0x810</span><span class="p">,</span> <span class="mh">0x3e4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_7__CCM_OUT_0 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_7</span><span class="p">,</span> <span class="mh">0x810</span><span class="p">,</span> <span class="mh">0x3e4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_7__GPIO1_7 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_7</span><span class="p">,</span> <span class="mh">0x810</span><span class="p">,</span> <span class="mh">0x3e4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_7__SD2_WP */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_7</span><span class="p">,</span> <span class="mh">0x810</span><span class="p">,</span> <span class="mh">0x3e4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_7__SPDIF_OUT1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_8</span><span class="p">,</span> <span class="mh">0x814</span><span class="p">,</span> <span class="mh">0x3e8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x99c</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_8__CSI2_DATA_EN */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_8</span><span class="p">,</span> <span class="mh">0x814</span><span class="p">,</span> <span class="mh">0x3e8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_8__GPIO1_8 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_8</span><span class="p">,</span> <span class="mh">0x814</span><span class="p">,</span> <span class="mh">0x3e8</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_8__SD2_CD */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_8</span><span class="p">,</span> <span class="mh">0x814</span><span class="p">,</span> <span class="mh">0x3e8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_8__USBH3_PWR */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_9</span><span class="p">,</span> <span class="mh">0x818</span><span class="p">,</span> <span class="mh">0x3ec</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_9__CCM_OUT_1 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_9</span><span class="p">,</span> <span class="mh">0x818</span><span class="p">,</span> <span class="mh">0x3ec</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_9__DISP2_D1_CS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_9</span><span class="p">,</span> <span class="mh">0x818</span><span class="p">,</span> <span class="mh">0x3ec</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_9__DISP2_SER_CS */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_9</span><span class="p">,</span> <span class="mh">0x818</span><span class="p">,</span> <span class="mh">0x3ec</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_9__GPIO1_9 */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_9</span><span class="p">,</span> <span class="mh">0x818</span><span class="p">,</span> <span class="mh">0x3ec</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_9__SD2_LCTL */</span>
	<span class="n">IMX_PIN_REG</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_9</span><span class="p">,</span> <span class="mh">0x818</span><span class="p">,</span> <span class="mh">0x3ec</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x000</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MX51_PAD_GPIO1_9__USBH3_OC */</span>
<span class="p">};</span>

<span class="cm">/* Pad names for the pinmux subsystem */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pinctrl_pin_desc</span> <span class="n">imx51_pinctrl_pads</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D16</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D17</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D18</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D19</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D20</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D21</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D22</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D23</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D24</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D25</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D26</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D27</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D28</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D29</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D30</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_D31</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A16</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A17</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A18</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A19</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A20</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A21</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A22</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A23</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A24</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A25</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A26</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_A27</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_EB0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_EB1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_EB2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_EB3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_OE</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS4</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CS5</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DTACK</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_LBA</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_CRE</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DRAM_CS1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_WE_B</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RE_B</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_ALE</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CLE</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_WP_B</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RB3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_GPIO_NAND</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS4</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS5</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS6</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_CS7</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_RDY_INT</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D15</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D14</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D13</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D12</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D11</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D10</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D9</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D8</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D7</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D6</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D5</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D4</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_NANDF_D0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_D8</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_D9</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_D10</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_D11</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_D12</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_D13</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_D14</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_D15</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_D16</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_D17</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_D18</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_D19</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_VSYNC</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_HSYNC</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_PIXCLK</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSI1_MCLK</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_D12</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_D13</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_D14</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_D15</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_D16</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_D17</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_D18</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_D19</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_VSYNC</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_HSYNC</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSI2_PIXCLK</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_I2C1_CLK</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_I2C1_DAT</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_AUD3_BB_TXD</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_AUD3_BB_RXD</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_AUD3_BB_CK</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_AUD3_BB_FS</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSPI1_MOSI</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSPI1_MISO</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSPI1_SS0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSPI1_SS1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSPI1_RDY</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_CSPI1_SCLK</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_UART1_RXD</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_UART1_TXD</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_UART1_RTS</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_UART1_CTS</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_UART2_RXD</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_UART2_TXD</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_UART3_RXD</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_UART3_TXD</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_OWIRE_LINE</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_KEY_ROW0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_KEY_ROW1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_KEY_ROW2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_KEY_ROW3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_KEY_COL0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_KEY_COL1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_KEY_COL2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_KEY_COL3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_KEY_COL4</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_KEY_COL5</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_CLK</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DIR</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_STP</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_NXT</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA4</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA5</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA6</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_USBH1_DATA7</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DI1_PIN11</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DI1_PIN12</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DI1_PIN13</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DI1_D0_CS</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DI1_D1_CS</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISPB2_SER_DIN</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISPB2_SER_DIO</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISPB2_SER_CLK</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISPB2_SER_RS</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT4</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT5</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT6</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT7</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT8</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT9</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT10</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT11</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT12</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT13</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT14</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT15</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT16</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT17</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT18</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT19</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT20</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT21</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT22</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP1_DAT23</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DI1_PIN3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DI1_PIN2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DI_GP2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DI_GP3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DI2_PIN4</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DI2_PIN2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DI2_PIN3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DI2_DISP_CLK</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DI_GP4</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT4</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT5</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT6</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT7</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT8</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT9</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT10</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT11</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT12</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT13</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT14</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_DISP2_DAT15</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_SD1_CMD</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_SD1_CLK</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_SD1_DATA0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_SD1_DATA1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA4</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA5</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA6</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA7</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_SD1_DATA2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA10</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA11</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA8</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA9</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_SD1_DATA3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA12</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA13</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA14</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_EIM_DA15</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_SD2_CMD</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_SD2_CLK</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_SD2_DATA0</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_SD2_DATA1</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_SD2_DATA2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_SD2_DATA3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_2</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_3</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_PMIC_INT_REQ</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_4</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_5</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_6</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_7</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_8</span><span class="p">),</span>
	<span class="n">IMX_PINCTRL_PIN</span><span class="p">(</span><span class="n">MX51_PAD_GPIO1_9</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">imx_pinctrl_soc_info</span> <span class="n">imx51_pinctrl_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">imx51_pinctrl_pads</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">imx51_pinctrl_pads</span><span class="p">),</span>
	<span class="p">.</span><span class="n">pin_regs</span> <span class="o">=</span> <span class="n">imx51_pin_regs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npin_regs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">imx51_pin_regs</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">imx51_pinctrl_of_match</span><span class="p">[]</span> <span class="n">__devinitdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;fsl,imx51-iomuxc&quot;</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* sentinel */</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">imx51_pinctrl_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">imx_pinctrl_probe</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">imx51_pinctrl_info</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">imx51_pinctrl_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;imx51-pinctrl&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">of_match_table</span> <span class="o">=</span> <span class="n">of_match_ptr</span><span class="p">(</span><span class="n">imx51_pinctrl_of_match</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">imx51_pinctrl_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">imx_pinctrl_remove</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">imx51_pinctrl_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_driver_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imx51_pinctrl_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">imx51_pinctrl_init</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">imx51_pinctrl_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">platform_driver_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imx51_pinctrl_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">imx51_pinctrl_exit</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Dong Aisheng &lt;dong.aisheng@linaro.org&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Freescale IMX51 pinctrl driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL v2&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
