// Seed: 3078495372
module module_0 (
    input uwire id_0
);
  logic id_2 = "";
  wire  id_3;
  assign module_1.id_4 = 0;
  logic id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd31
) (
    input supply1 _id_0,
    input wand id_1
);
  module_0 modCall_1 (id_1);
  logic ['h0 : id_0] id_3;
  reg id_4;
  logic id_5;
  initial begin : LABEL_0
    id_3 <= id_4 == -1;
    id_4 <= 1'b0;
    begin : LABEL_1
      disable id_6;
      id_3 <= {id_5 == 1, id_5};
    end
    if (1) begin : LABEL_2
      #1;
    end else $clog2(57);
    ;
  end
endmodule
