# Verilog primer

Date: June 18, 2021

modules, declarative, typed basically... cool stuff

test modules

- a little weird because you think of inputs as continuous signals...?