{"index":{"version":"0.5.12","fields":[{"name":"title","boost":10},{"name":"keywords","boost":15},{"name":"body","boost":1}],"ref":"url","documentStore":{"store":{"./":["11","13:54:00","17","1@example.com","2021","2021/11/15:","2022","2@example.com","3.0","3@example.com","b","chip","design","fpga)","google)寻找解决方案.","intellig","introduct","lab.","system","uestc","verilog","一凡(假设)","中国大陆","刘红星","助教","却依然无法解决问题,","和","在此之前请确保你了解提问的智慧.","在规定时间内,","外部资源","如何提交实验报告请大家按每一次实验的要求,","如果你做了以上尝试,","如果你遇到问题","实验前阅读","实验报告提交邮箱","将符合规范的实验报告提交至自己所在班级对应的邮箱.","尝试使用搜索引擎(只推荐","廖永波","开工了!","微处理器系统结构与嵌入式系统设计","必读通知","授课教师","旭神(假设)","此页面修订于","江凯(假设)","相同方式共享","知乎专栏(如果不熟悉","站录播","署名","许可协议发布","请先阅读常见问题.","请向助教或老师提问.","课程实验","邓兴成","采用知识共享","阅读官方文档.","非商业性使用"],"lab0/introduction.html":["11","15","19:51:17","2021","3.0","chip","design","fpga","intellig","lab.","lab0","lab0:","soc","system","uestc","上搭建一个","中国大陆","原型,","工欲善其事","开发板和各类开发工具软件是我们学习","必先利其器","所以","本章将对之后介绍的实验内容中使用到的硬件平台和各种开发工具软件做简要的介绍.","此页面修订于","然后在这个原型基础上学习一些嵌入式软件开发和软硬件协同设计的知识,","由于本实验是在","相同方式共享","署名","许可协议发布","设计的一个基础.","采用知识共享","非商业性使用"],"lab0/FPGAintro.html":[",","11","18:06:38","2","20","2021","21","3.0","4","80","90","array","asic","asic?asic,全程appl","asic和其他芯片有什么不同?","block","block，clb),","block，lab).","cell),","chip","circuit,中文名为专用集成电路,","clb","design","diy","dsp","dsp).","field","fifo.","fir","fpga","fpga,","fpga中,","fpga中一般称为逻辑阵列块(log","fpga中两个lc构成的单元被称为slice,","fpga中有另外的名称).","fpga的基本结构","fpga简介","gate","hdl)","i/o","integr","intellig","io","lab.","lc","lc(logic","led","logic","lut","mac,","processor,","programm","ram","ram,","ram、乘法器等模块.","signal","slice","slice(一般为2个或4个)","specif","system","uestc","verilog","xilinx","一个","一个例子帮你理解","一个基本的逻辑单元一般还会包括一些特殊的快速进位单元用于算术操作.","一个多路复用器(mux)","一旦流片便无法修改,","一种关于","一般","一般人难以承受;","一般用于实现嵌入式微处理器核,","一般由一个查找表(lut)、","上世纪","上实现的加速电路进行运算.","不放在","与","且","世纪以后,","个","个或","中,","中一般会嵌入一些算术操作单元,","中一般称为","中互连的层次结构类似,","中国大陆","中嵌入了微处理器硬核,","中嵌入了硬核微处理器,","中嵌入硬核的方法便是直接将其嵌入fpga的主要结构中.","中文名是可编程逻辑门阵列,","中有大量的","中的基本可配置逻辑块(configur","中的时钟信号由外部世界产生,","中还有一定的速度优势.","中需要存储单元,","为了在运行速度和灵活性之间做权衡取舍,","为了解决这类问题,","主要的","之后微处理器会不断地扫描检测开关是否打开,","之所以是可编程的,","之间的互连是很快的,","也可以利用fpga的灵活性,","也可以是一个","也可以被组织成任意位宽的","什么是","什么是fpga？","从最基本的逻辑单元","但","但即便如此,","但是,","但是每个slice内部的各逻辑单元都使用同一个时钟和使能信号.","但是速度通常慢于直接使用硬件实现.","但是，fpga","但灵活性差;","作为一种特殊的数字电路,","你只需要利用硬件描述语言(vhdl","你需要编写软件代码到微处理器中,","使用硬件实现虽然速度更快,","使用积木时,可以随心所欲地搭建你想要的东西(可以理解为fpga的可编程性);","使用软件实现虽然灵活性更好,","便可以通过再一次编程配置的方式进行修改.","便可以配置成各种不同功能的电路.","便可构成一个slice（在xilinx","值得一提的是,","其中","其中硬件主要指使用逻辑门和寄存器等,","其实,","内的几个","内部有一个时钟树结构,","内部逻辑单元之间的互连线也可以通过配置实现基本逻辑功能的扩展.","几乎所有的逻辑功能都可以用硬件或软件实现,","出现包含有百万级门电路的高性能","刚问世时,","利用软件实现控制功能,","到两个基本逻辑单元","到了","到基本可配置逻辑块(clb)","加速,通常由主机控制数据搬运过程,","包括通信设备,","单元之间的互连时,","单元再到","单元的方法实现存储功能","单元里的两个逻辑单元","厂商可以打包一些额外的功能，用主要fpga结构之外的部分(如微处理器、ram","厂商在部分","口等电路部分作为一个整体,","另一大优势在于","另一种在","另外,","可以实现","可以用来实现几乎所有可以用","可以组成","可能引起一系列更严重的问题.","各个基本可配置逻辑块（clb）是通过可配置的互连线相互连接的.","各触发器接收到的时钟信号便会有一定的偏差.","同样,","和","和一个寄存器组成,","和微处理器的区别当你打算用一个开关去控制一个","在","在intel","在一个slice中虽然每一个逻辑单元有独立的查找表、多路复用器,","在硬件实现计算时通常也需要考虑硬件的并行性能否很好地加速计算的问题.","在计算机系统结构中,","在输出产品时有着","在这种方式下,","基本逻辑单元","基本逻辑单元一般被称为","如下图所示.","如乘累加(mac),","如果你想要新的玩法,","如果使用","如果使用嵌入式进行控制,","如果发现功能不对,","如果没有时钟树结构的存在,","如果用","存储器层次结构和","它通常被用于中等复杂度状态机的实现,","定制化、自动化及部分工业应用中占的比重越来越大.","实现.","实现不同的电路功能.","实现更复杂的功能的同时拥有更强的性能.","实现的功能,","实际是由互连的层次结构决定的.","将会导致大量的资源浪费,","将在下一节具体介绍.","将微处理器硬核嵌入","就是一件很困难的事,","年代中期","年代后期,","年代早期,","并且","并且一次流片费用高昂,","并连到合适的寄存器上.","延迟不同,","开发者便可以通过编写软件程序利用微处理器的强大控制能力,","开根等操作,","当然,","很多时候需要软硬件协同设计的思想来指导设计,","微处理器+fpga","微处理器硬核被视为一个“黑盒”嵌入","性能差,","想要再次","或者","或者一些受限的数据处理任务.","或者嵌入数字信号处理器(digit","或者移位寄存器(sr),","所不能比拟的优势.","所以","所以,","所以一般采用在","所以利用fpga中的dsp块进行复杂算术操作将会非常方便并且节省资源.","所有的器件都被封装在同一硅片上.","所有的存储单元都可以使用嵌入的","所需的","把开关和","接口等电路,","数字信号处理器(dsp),","方便与外界电路通信,","既可以独立使用,","既然","是一种依产品需求不同而全定制的特殊规格集成电路.如果你想了解更多,请点击:关于asic","是一种包含由可配置的互连线进行互连的可编程逻辑块的数字集成电路.","是一种对存储容量和读写速度的权衡取舍.","是可编程的,","是因为","更加灵活,","更新时,","最好的方法是再买一个(如果你能承受昂贵的费用的话).","最终结果是现在的","有了基本的逻辑单元以后，使用两个基本逻辑单元","来实现存储,","模块，任意外设功能都可以用可编程逻辑块实现,","此页面修订于","每个","比同种工艺下的","比如在fpga平台上实现卷积神经网络(cnn)","流片之后)","滤波,","灯发出是否点亮的指令;","灯时,","灯用一根线连起来就可以了.","然后给","片上系统(soc).","用场景通常是通信和网络领域里的更加复杂的信号处理任务.","由","由于","由于时钟信号到各个寄存器的距离不同,","由于绝大多数应用都需要使用存储单元进行数据存储,","由多个","的一种权衡取舍.","的主阵列中.","的低成本和开发快捷两大特点意味着","的基本逻辑单元可以通过配置实现不同的逻辑功能,","的庸俗化理解可以认为","的灵活性,","的规模和复杂程度的提高，它们的应","的规模和性能都在飞速发展.","相同方式共享","相当于模型,","相当于积木,","相比,","硬件实现和软件实现是需要权衡取舍的两种实现方法,","离时钟信号最近的寄存器将会更早被触发,","端口,","端口的数量依旧是一个瓶颈,","端口的数量增加得很少.","端口越来越多,","第一种是和","等模块)","简介","组成的","组成的基本可配置逻辑块(clb),","结构中放置","结构中的","结构实现与嵌入式微处理器硬核实现无关,","绝大多数的算术单元如果使用lut来实现将会非常浪费资源,","署名","而","而一个模型做出来之后(类似于","而硬件实现计算,","英文全称是","许可协议发布","设计者可以通过编程对","该结构用于确保所有的触发器接收到的时钟信号尽可能的一致,","软件主要指可以被处理器执行的一条条指令.","近年来有很多利用fpga对复杂运算进行加速的应用,","还可以用于实现异步","这一级又一级的组成层次,","这就需要设计者在性能和灵活性上做一定的取舍.","这样,","这样便可以使设计工具更加简单,","这种实现方式的一大优势在于主要的","这种层次结构本质上是互连的便捷性和延迟(速度)","这种放置在","这种现象被称为时钟偏斜(skew),","这类","进入","进行控制,","进行比较,","进行配置,","通常有两种方式,","通常来说,","通常用于专用集成电路(asic)的原型设计，也是一种用于验证算法实现的硬件平台.","通常被用来与","通过下载不同设计的比特流,","通过逻辑单元的组合可以起到扩展功能的作用.","速度便有了明显的下降.","部分","部分依然包括嵌入的","部分包括嵌入的","采用知识共享","除了上述资源外,","除了查找表、多路复用器和寄存器之外,","随着","随着逻辑逐渐复杂,","非商业性使用","高速"],"lab0/whyFPGA.html":["1)不同的物理实现：fpga","1)与仅依靠软件仿真来验证其硬件设计是否合理的方法相比,","11","16","19:32:26","2)fpga","2021","3)fpga","3.0","4","4)追查错误困难：由于","5)fpga配置时间长：对于以","6)工艺、电压、温度差异：fpga","8","asic","chip","design","fpga","fpga,","fpga?","fpga原型验证不能取代基于仿真的验证方法.","fpga？","intellig","lab.","pvt","soc","soc,","system","uestc","上完全实现,","不仅节约了时间,","不能实现的模块：一个完整的设计一般不能在一片","个小时).","中国大陆","为什么是","为什么要是","主要体现在以下两个方面：","也有很多局限性,","也节约了有故障的设计带来的额外流片费用.","互连,","从而使公司损失了对该产品的投资资本.","从而避免在流片以后再发现问题导致浪费成本.","以提供更快的替代仿真的验证方案,","但不得不强调的是,","但是,","但永远不会模拟最终芯片的工艺公差.","你可能要问:","使用","使用fpga设计","内部事件的可控性和可观察性也是不足的.","几乎有一半的重新设计是由功能逻辑错误引起的.","则很难知道它是真的没有产生极端情况,","则该产品可能会变得无用,","则调试将非常耗时.","到","前面一节介绍了什么是","前面提到","包含不断发展的软件,","单个原型平台可以在第一颗芯片流片之前就对硬件、固件和应用软件设计功能进行验证,","即","即使fpga原型验证环境可能会在电压和温度上施加有限的约束,","即使是使用最先进的探测技术,","即可立马在fpga上进行验证,","原型上的任何操作都代表所有器件环境操作条件的有限子集(以及不同的物理实现)","原型上运行","原型环境也用于同时调试印制电路板(具有插座,","原型的重要性,","原型设计缩短了产品的面市时间.","原型验证","原型验证是非常重要的,","原型验证环境中很难实现.","原型验证的局限性","原型验证确实提高了验证的效率,","原型验证阶段发现问题并及时修改,","只有三分之一的","因为大多数设计团队都关注在整个指定环境和功能操作条件下的可靠操作,","因为这些设计可能会包含一些模拟电路,","因此应该充分考虑多方面的因素,","因此追查出错的源头可能很困难且耗时.","在","在当今的技术驱动型社会中,","如果产品在市场窗口中发布太晚,","如果原型环境没有引起故障,","如果原型环境碰巧产生了极端情况,","如果在","存在什么问题?","实现为目标的复杂","导致可观察到的故障,","布局,","并不是最终产品,","并且使用fpga原型验证环境也有着很多需要考虑的因素：","并允许软件开发与硬件设计并行进行.","或","或者规模过大需要多片","所以fpga原型验证依然有其局限性.","才能确保设计更好、更准确.","新产品的出现非常迅速,","曲线上的单个点.","最主要的一个原因是,","有着不同的网表、版图、时钟树、复位电路、存储结构、i/o","未能在给定的市场窗口中准备好产品会给公司带来极大的开发成本浪费.","本节将致力于回答这些问题,","来对","此页面修订于","的原型与最终的产品依然存在一些差别(比如片间互连).","的调试环境：功能覆盖在","相同方式共享","硬件辅助的验证环境通常使用","确定以后再开始流片,","端口、电源管理单元、时钟频率等.","综上所述,","综合,","署名","而asic则需要六个多月才能流片.","许可协议发布","设计中在第一次流片时不会出现故障,","设计是确保其功能正确的可靠方法.","设计过程完成后,","还是设计真的没有出错.","这意味着为了解决很小问题而对设计进行反复修改再利用fpga继续验证的想法是不现实的.","这意味着每次对","进行原型设计,","进行配置需要消耗大量的时间(对于一些高利用率的高速实现,","连接器等),","通常需要","采用知识共享","静态时序分析和比特流生成的过程可能会消耗大量的处理器和内存资源,","非商业性使用","验证既有一定优势,"],"lab0/design_method.html":["++",".","/","1)","1076","11","1364","14为","16","1987","1990","1992","1993","1995","19:38:28","2)","2000","2001","2001.","2005","2021","3)","3.0","4)","5)","95","95.","ansi","asic","autopilot","c","c++或systemc","c,","c?我们为什么不能用","chip","chipscope).","cmo","cpu","design","dsp","eda","fpga","gdsii","hdl","hdl.","hl","hls.","ic","ieee","ieee.","intel","intellig","ip","ip过渡到更高级别的抽象层次.","lab.","level),","lut/clb","moorbi","phil","regist","route)等功能.","rtl","rtl设计相比差不多甚至更好.","signaltap","soc?","synthesis)技术.","system","systemc","systemverilog","systemverilog.","transfer","ttl,","uestc","verilog","verilog,","vhdl","vhdl,","xilinx","一旦逻辑综合工具生成了门级网表,","一般电路设计都是采用“自顶向下”的思想完成的.","上实现时,","不幸的是,","不管是开关级描述,","与","与之相对的也有“自底向上”的设计思想,","中.","中国大陆","为了描述复杂的硬件电路,","为了解决用户在使用此版本","主要关心的是电路的功能是否正确.","主要有以下几点原因：","之后的流程便和手画电路的asic设计流程非常类似.","之所以在研究初期并未取得成功,","也不需要首要考虑芯片使用的工艺,","也包括使用算术运算(如加法和乘法)来描述电路的算术行为.","也可以用于时序分析.","也更容易找出错误,","也输出包含","从而将它们的使用限制在特定的应用程序域中.","从而限制了在设计中向","以事务而非单个信号作为监测对象,","但同时对软件和硬件开发人员都施加了陡峭的学习曲线.","但大多数设计人员仍不愿冒险摆脱熟悉的rtl","但是,","但是仍然存在许多值得优化的地方.","但是板上出现的与时序和数据相关的错误通常很难调试.","但是现有的大多数","但是许多基于","但直到最近几年,","作为输入,","例如,","例如与其他硬件/软件模块的接口和平台集成.","例如敏感列表、多维数组、生成语句块、命名端口连接等.","例如现代","例如设计层次结构,","依赖于目标或实现平台.","促使工业界将硬件设计的抽象级别进一步提高.","保证了大多数验证都可以通过执行原始的非定时c语言模型来执行,","像","公司的使用","公司都先后推出了自己支持vhdl的eda工具.","其中,","其他的主要关注于描述数字电路.","其仿真速度较慢.","其原因在于,","其次,","到","前一部分基本上是","功能规范变得高度依赖于工具,","即","即通常所说的","又先后发布了","发展而来的硬件描述、硬件验证统一语言,","发布了vhdl","另外,","只关注数据路径综合：许多","可以更快地发现错误,","可以通过提取到更准确的电路参数进行更加准确的时序分析.","各大","合成引擎中许多常用的算法都集中在减少功能单元数和等待时间上,","同时可以让验证工程师在比寄存器传输级更高的抽象级别,","同步和显式并发.","后,","和","因为","因为rtl级描述相比于门级电路来说更容易被理解,","因为它们都属于对电路元件连接结构的一种描述.","因为采用rtl设计流程可以实现良好的结果,","因此,","因此fpga厂商还需要开发映射(mapping)、打包(packing)、布局布线(plac","国际组织成立,","图2","在","在1984年发明了","在基于","在基于硬件描述语言的设计流程中,","在处理大量数据或高数据速率的应用中,","在很多情况下,","在板级验证与调试方面,","在每一个模块是按照空间分布并行执行的;","在电子设计行业得到了广泛的认同.","在芯片验证领域的缺陷,","块和片上存储器.","基于平台的建模以及特定域的系统级集成方面取得了重大进展.","基于硬件描述语言的设计方法","大多数早期的","如果要使用的话应该怎样使用?","学习时应注意区别于软件编程语言(对过程的一种描述).","它不容易移植重用.","它们可以快速提供很好的结果,","它具备一些新的实用功能,","它对算法设计人员来说是陌生的,","它接受","实现简单的功能模块后将其连接实现复杂的功能,","寄存器传输级描述(rtl,","对于描述数字电路的硬件描述语言来说,","将","尤其是在电路规模不断增加且设计复杂性不断提高的情况下.","尽管","尽管在上世纪80年代初便有关于高层次综合(hls)技术的研究,","尽管它具有潜在的巨大优势.","尽管早期的基于","尽管第二代","工具只关注数据路径综合,","工具在优化现实的设计指标方面都很弱.","工具在提供广泛的语言覆盖范围,","工具在特定平台上利用性能优化和高能效的","工具对这方面的支持不够好.","工具提高了设计抽象层次,","工具时,","工具显然领先于时代,","工具的厂商通常都会开发一套与之搭配使用的硬件描述语言,","工具要求用户将详细的时序和接口信息以及综合约束嵌入到源代码中.","平台上的通用","年,","年代中期到","年代初,","年代初期引入早期","年代后期仍然可以胜任当时设计的复杂程度.","年版","并且与传统","并且于90年代推出了一些商业工具,","并于1987年被美国国防部和ieee确定为标准的硬件描述语言.","并提供触发和探测","开发","开发的设计流程.","开放","引入抽象的目的在于,","强大的编译技术,","当前,","成为了","我们在用硬件描述语言描述我们设计的电路时并不需要过分关心电路使用","所以大多数设计人员不愿探索提高生产效率带来的潜在收益.","技术取得了一定的成功,","技术已经大大提高了易用性和设计抽象水平,","技术还有很大的发展空间.","抽象是硬件设计的一个重要思想,","接受可综合的","描述数字电路的硬件描述语言中被广泛使用的主要有","描述相比,","改善了代码可重用性,","时序,","是","是一种由","是对","是带有软件/硬件协同设计的系统级规范的理想选择.","最低的抽象层次便是开关级,","最后,","最新一代的","最终,","最终生成满足时序约束的门级网表.","最终的实现常常不能满足时序或功耗要求.","最重要的是逻辑综合(logic","最高抽象层次为行为级描述,","有一些硬件描述语言也用于描述模拟电路,","标准,","根据","检测此类错误的常见做法是执行rtl级时序精确仿真或使用主要供应商提供的系统内调试工具(如","模块的能力有限,","此后","此外,","此页面修订于","比如,","比结构化描述更高一层的是对电路功能的描述,","没有可靠的rtl到gdsii基础来支持hls,","流程非常类似.","片上和板级设计验证与调试已成为基于","片外存储器的综合支持非常重要,","版本.","生成比特流下载到","生成的hdl文件被xilinx工具用于综合实现,","电路内部信号的功能.","的","的一个重大改进版本,","的工具仍然存在明显的缺陷.","的扩展,","的时钟扫描执行的.","的最主流版本,","的第一个标准版本","的系统开发最耗时的方面之一,","的设计方法推出早期,","的过程中发现了一些可改进之处.","相反,","相同方式共享","硬件描述语言之所以被称为硬件描述语言而不是硬件设计语言,","硬件描述语言和常见的软件设计使用语言(如","硬件描述语言本质上是对电路的描述.","硬件描述语言的本质是对实际电路的一种描述,","硬件描述语言简介","稍微高一层的抽象层次是门级,","简单来说,","级描述和一些人为添加的时序约束输入,","级描述转换成寄存器和逻辑运算表达式,","级描述进行功能仿真比对门级描述进行仿真快很多,","级网表到布局布线工具.","纳入电气电子工程师学会标准","结果,","结果.","综合工具已经能够输出","综合工具无法综合高级编程语言.","综合输出rtl级hdl代码用于仿真验证.","缺乏令人信服的理由：第一代","缺乏令人满意的结果：当从","缺乏全面的设计语言支持：第一代","缺乏可重复使用和可移植的设计规范：许多","缺少必要的构造和语义来表示硬件属性,","网表在输入到布局布线工具中后,","署名","而","而fpga中的基本结构为查找表,","而其他重要方面则无人关注,","而后一部分功能验证特性则是一门面向对象程序设计语言.","而接受一种未经验证的新方法,","而是使用未定时或部分定时的行为","而软件设计所使用的语言则是按照时间顺序,","自从","虽然","行业中的任何重大转变一样,","行业仍在逻辑与物理设计之间的时序收敛问题上苦苦挣扎.","被","被大多数商业电子设计自动化软件包支持.","解决方案仅在2000年代后期才可用.","解决方案仅致力于这些输入语言中的一种,","解决系统集成问题成为关键的设计瓶颈,","许可协议发布","许多hl","设计不同之处在于,","设计人员在使用这个版本的","设计公司更多地应用于实际开发工作.","设计师需要一个令人信服的理由来促使他们采用新的设计方法,","设计方法","设计方法,","设计者的生产效率大大提高.","设计者通常将复杂的功能划分为简单的功能,","该组织寻求将","语言)的区别硬件描述语言具有空间上的并行性,","语言,","语言来设计","语言诞生于1983年,","资源利用率、时序延迟等信息的综合报告.","跟踪和优化","过程中反映的问题,","还是","还是门级描述,","这不一定与实际的芯片面积和功耗相关.","这个扩展后的版本后来成为了","这些工具可用于插入逻辑分析仪内核,","这些结果与手动","这些都大大提高了验证平台搭建的效率.","这使得难以一致地测量,","这便是“自顶向下”的设计思想,","这样做的结果就是,","这样的设计虽然在某种程度上提高了抽象水平,","这种设计流程有很多优势,","这部分内容后来再次被提交给","进行","进行了修正和扩展,","通常包括数据流描述(一般指对进行逻辑运算的组合逻辑的描述),","通过一系列的优化算法,","通过抽象的结构(如循环)描述电路的行为来描述电路,","通过描述信号在寄存器之间的流动来描述电路.","通过描述晶体管开关网表来描述一个电路.","通过描述逻辑门之间的连接关系描述电路.","逻辑仿真器对","逻辑综合技术最早出现于上世纪80年代中期,","都可以被归类到结构化描述中,","采用知识共享","针对asic的逻辑综合工具综合出的网表是描述逻辑门和寄存器的连接关系.","门级网表可以用于进一步的仿真验证,","限制结果质量的另一个主要因素是","除了综合出rtl级hdl代码外,","随着技术的发展,","随着片上系统复杂性的不断提高,","非商业性使用","面向公有领域开放.","面向对象特性很好地弥补了传统","首先,","高层次综合(hls)","高层次综合(hls)设计方法才取得了一定的成果,","高度自动化的","高抽象层次的设计者不用过分关心低抽象层次的设计细节,"],"lab0/board_intro.html":["1","1(与相邻的","1)clb","11","12","16","16k","17","18","18、1k","19:32:26","1、16k","1、8k","2)触发器资源丰富,","2021","2、8k","3)控制输入在","3.0","32","32k","35t,","36","36.","36k","4","4)6输入","4、2k","4、4k","5)专用进位逻辑可有效实现算术功能.","512","6),","64","64k","7","72.","7是7系列中最低端的种类,","7系列fpga包括4种fpga种类,","8","9、1k","9、2k","analog","artix","block","chip","clb","converters,","cortex","dac","dac全称","design","dig1","dig6(当正放fpga开发板时,","dig6)控制.","digit","down","eda","fpga","fpga芯片","fpga芯片上,","hdl","i/o","intellig","jtag","k","kb","kbit","key1","key15","key2","key4","key5","key8","kintex","lab.","led","led0","led16,","lut","m0","path)导致.","pc","ram","ram.","ram或一个","reset","set","slice","soc","spartan、artix、kintex、virtex.","sw0,当拨动开关处在","sw11","system","tlc7528c","uestc","up","virtex","x","x2、4k","xilinx","一定要注意资源的合理利用以及避免出现时序问题.","一般来说,","七段数码管的每个引脚(共阴模式)均连接到","七段数码管的片选信号也直接与","上的","不能同时使用","个拨动开关","个直接由","个输出端口连接.","中国大陆","中的","中触发器有一个","为了与外界更好地进行通信,","为了方便使用,","之间共享.","也可用作","从左至右为1","从而可以轻松地与大多数流行的微处理器总线和输出端口连接","代码中加入一些声明,","以满足复杂系统需求,","以满足小型存储需求.","但是在编写hdl代码时,","但现在的","位的","位移位寄存器,","位置(靠近开发板边缘)时向","位置时向","位输入端口传输到两个","使用的开发板如下图.","信号,","信号.","信号分别代表横竖的4个端口,","信号和一个","其中,","其中spartan","养成良好的习惯.","内部的","分别与","分别是","则按下","反之则不选中,","反之则熄灭.","口用于和","可以用于一些外界的控制交互.","可以用作","可以考虑使用流水线(pipeline)提高性能.","可以配置为","可存储多达","和","唯一需要注意的是,","在","在使用","在复杂系统中,","在搭建基于","在满足一定时序的条件下,","在简单的双端口模式下,","型号的","基本输入操作类模块主要有拨码开关和矩阵键盘,","如果将key1设置为低电平,","存储器,","对应的字码段点亮,","对应的数码管选中,","将数字信号转换为模拟信号输出.","属于一种数据转换器,","工具的时序分析功能已经非常强大,","左侧的","平台介绍","并可配置为两个独立的","开发板上有","开发板上配有6个七段数码管","开发板包含基本输入操作类模块、输出显示类模块、蜂鸣器发声模块、时钟模块、i/o扩展类模块、存储类模块及电源模块.","开发板在设计之初便将调试电路封装在板上,","开发板带有tlc7528c","开发板的其他模块做一个简单的介绍.","引脚相连,","引脚驱动的","当","当拨动开关在","性价比较高,","我们仍需要良好的代码风格,","或","或在简单双端口模式下的","所以我们在学习时一定要多看工具输出的报告,","所以需要设计按键消抖模块以免按键抖动带来未预期的系统错误","扩展类模块主要用于扩展外设,","拥有最强悍的性能.","拨码开关","按下按键时信号存在抖动,","按键后,","接收外设输入的信号或向外设输出信号.","控制信号输入包括时钟,","数据通过一个公共的","数据锁存器中的任何一个.","数模转换器(dac)芯片","数码管","时,","时序相似,","时序违例是一个很严重的问题,","时钟使能,","是双口,","有单独的片上数据锁存器.","本书使用的","本次实验使用的","本次实验使用的fpga开发板","本次实验使用的开发板提供","本节将对","本节的剩余部分将对","机通信,","松开","板上的各部分做一个简单的介绍","板带有一个","此页面修订于","每个","每个数码管都由一个专用片选信号(dig1","灯","灯或七段数码管表现出来.","灯点亮.","用于向系统输入中断信号或操作信号.","的","的数据,","的矩阵键盘,","相同方式共享","相应引脚输入低电平,","相应引脚输入高电平.","矩阵键盘","矩阵键盘的工作原理可以举个例子说明,","端口输出低电平,","端口输出高电平.","系列","级联时),","署名","而","而且方便了连线.","芯片,","芯片.","芯片型号为","芯片进行数字信号到模拟信号的转换.","虽然现在的综合工具非常强大,","许可协议发布","设置/复位和写使能.","设置为高电平,","设计所需的控制信号输入的数量应该最小化.","语言描述时如果想要利用","调试器部分的端口需要约束的有一个时钟信号和一个双向的数据信号.","调试模块","调试系统是必不可少的.","输出低电压时,","输出显示类模块主要用于将实验结果通过","输出高电压时,","输出高电平时,","这些设备的加载时序与随机存取存储器的写入","这在之后章节会进行详细的介绍.","这样做不仅简化了对调试器内部原理的理解需求,","进行实现,","通常是由于时钟周期小于关键路径(critic","通常需要","采用知识共享","针对功耗进行了优化,","需要在","需要注意以下几点：","非商业性使用","预留出来一个"],"lab0/intro_tools.html":["11","16","19:32:26","2021","3.0","chip","design","fpga","intellig","keil","keil.","lab.","modelsim","modelsim,","ram","soc","soc,","system","uestc","vivado","vivado,","下图是它们的依赖关系.","中,","中国大陆","从上图中可以看出,","从上往下看(从软件到硬件),","从下往上看(从硬件到软件),","内部本身无序的各种逻辑资源(如查找表、触发器、ram","则需要利用","功能.","即可进行仿真,","在","在后续介绍的","如果想要运行编写好的软件,","实现","实现.","实现的","对软硬件协同开发的流程更加熟悉","将","将机器码作为","就能开始执行一条条的指令,","工作时各个信号的波形.","所以软件编程部分主要考虑的问题便是如何编写程序才可以编译出能高效地控制硬件的指令.","执行编写的程序,","接着将机器码存入","搭建过程中,","本节和接下来的三节将要介绍本次实验过程中用到的三个软件:","此页面修订于","汇编代码通常又是由编译器编译高层次编程语言得到,","然后将汇编代码与指令集对应生成机器码,","的初始化内容,","的存储器中,","的工作依赖于一条条的指令,","相信大家会对软硬件协同设计的思想有更深的理解,","相同方式共享","等)配置成为有序的电路,","署名","而","而指令则是由对应的汇编代码生成,","而最底层的","若将机器码通过工具下载到由","被配置成为","许可协议发布","负责将硬件描述语言(verilog/vhdl)所描述的soc编译、综合、实现,","负责将编写的软件编程语言(c/assembler)编译成为机器码十六进制文件.","软件中观察","软硬件关系","软硬件协同设计的层次结构如下图.","软硬件开发层次","这时候","通过开发板观察执行结果.","那么就可以让","采用知识共享","非商业性使用","首先需要利用编译器将代码编译为汇编代码,"],"lab0/keil.html":["11","16","19:32:26","2021","3.0","arm","c","chip","cortex","cpu","design","file、edit、view、project、debug、peripherals、tools、svcs、window和help.","intellig","keil","lab.","m","mdk","ram","system","uestc","vivado","xilinx","与","中,","中国大陆","主界面也是由工具栏、工程目录、代码编辑、调试信息组成.","从主窗口中可以查看当前正在调试的源代码,","从而通过修改代码完成对软件的调试与纠错.","双击文件名可以在右侧打开窗口查看并编辑该文件的内容.","启动后,","在工程目录一栏可以看到当前工程名及工程中包含的源文件、头文件等各种程序文件.","在快捷键一栏则对应有新建文件、打开文件、复制和粘贴、调试功能、编译代码等一系列常用菜单的快捷键按钮,","在进入调试模式时,","处理器中各个寄存器的值,","如上图.","寄存器界面可以查看执行当前指令时","开始一条条地取指并执行.","方便开发人员使用.","是用于一系列基于","此页面修订于","界面","界面如上图所示,","的微控制器设备的一个完整的软件开发环境.","相同方式共享","窗口中包含菜单栏、快捷键、寄存器界面、内存界面等.","署名","而右下角的存储器界面则可以查看当前存储器中不同地址的存储单元的值.","菜单栏中依次为","许可协议发布","语言/汇编语言写的程序编译成机器码,","调试界面","调试界面可以看到的信息更多,","软件开发人员能够判断当前代码的执行过程是否正确,","软件的主要作用是将","软件类似,","通过点击菜单栏中的选项可以实现代码调试所需的全部功能.","通过观察寄存器和存储单元中的值,","通过调试器下载机器码到","采用知识共享","非商业性使用"],"lab0/vivado.html":["11","16","19:32:26","2018.2","2018.3","2021","3.0","chip","design","eda","edit","file、edit、flow、tools、reports、window、layout、view、help,","intellig","is","ise.","ise很多同学之前可能使用","lab.","system","uestc","vivado","vivado,","vivado软件界面","xilinx","下方为调试信息和","中国大陆","中找不到本实验要使用的开发板型号.","中间是文件管理和代码编辑的区域,","以及模块和系统的验证.","但是本实验中最好换为","使用时需注意阅读.","依次为","公司开发的用于hdl综合分析的软件,","前身是","包括用于综合和验证基于c的算法ip的系统级设计工具,","双击文件名可以在右侧打开窗口查看并编辑该文件的内容,","因为你很可能在","在工具栏下方的快捷键一栏则对应有新建文件、打开文件、复制和粘贴、调试功能、编译代码等一系列常用菜单的快捷键按钮,","在文件管理一栏可以看到当前工程名及工程中包含的源文件、头文件等各种程序文件.","基于标准的ip和所有类型的系统构件的系统集成,","基于标准的算法和rtl级ip核打包以供重用,","安装时需要选择","工具输出的一些报告,","左侧为设计流程的各个步骤,","或","推荐使用","方便开发人员使用.","是由","最上方为工具栏,","最好不要使用","此页面修订于","版本,","的软件界面如上图.","相同方式共享","署名","许可协议发布","软件可以在官网上下载,","进行安装.","进行设计工作,","采用知识共享","非商业性使用"],"lab0/modelsim.html":["11","16","19:32:26","2021","3.0","chip","design","file、edit、view、compile、simulate、add、structure、tools、layout、bookmarks、window和help.","intel","intellig","ise,","lab.","modelsim","modelsim既可以独立使用,","modelsim界面","prime,","quartu","system","uestc","vivado","xilinx","中国大陆","主要由工具栏、模块列表和波形图等几部分组成,","也可以和","也可以在安装","也可以在快捷键一栏选择仿真时间、启动或停止仿真.","在modelsim官网上可以下载到免费版,","在仿真开始以后,","在工具栏中的快捷键一栏对应有新建工程、新建文件、打开文件、复制和粘贴、启动仿真工具等一系列常用菜单的快捷键按钮,","方便开发人员使用.","此页面修订于","的软件界面如下图所示,","相同方式共享","署名","菜单栏中依次为","许可协议发布","软件协同使用.","软件时一并安装.","通过点击菜单栏中的选项可以完成从工程建立到源代码编译这一流程所需的全部功能.","采用知识共享","非商业性使用"],"lab1/introduction.html":["\"cortexm0_soc\"","\"施法\"让",",","11","14:47:54","16","2021","3.0","4.","chip","cpu","design","intellig","lab.","lab1:","system","task1","uestc","中国大陆","从本实验开始,","关于本书的配套代码本书提供的代码工程名为","动起来","按实验顺序设有","此页面修订于","相同方式共享","署名","许可协议发布","采用知识共享","非商业性使用"],"lab1/sec_1.html":["\"cortexm0_soc/task1/rtl/ahblite_decoder.v\"","(/*port","(clk),","(cpuresetn),","(haddr[31:16]","(haddr_p0),","(hprot_p0),","(hrdata_p0),","(hready_p0),","(hreadyout_p0),","(hresp_p0),","(hsel_p0),","(hsize_p0),","(htrans_p0),","(hwdata_p0),","(hwrite_p0),","(ramcode)","(ramcode_raddr),","(ramcode_rdata),","(ramcode_waddr),","(ramcode_wdata),","(ramcode_write)","(在实验指导书第三章中有详细的介绍)","(总线操作的地址为0x0000xxxx,","*/",",",".bram_rdaddr",".bram_rdata",".bram_wdata",".bram_wraddr",".bram_writ",".haddr",".hclk",".hprot",".hrdata",".hreadi",".hreadyout",".hresetn",".hresp",".hsel",".hsize",".htran",".hwdata",".hwrite","/*","/***********************************/","/**********************************/","/************************/","/*insert","/*ramcod","//0x00000000","0","0*/),","0,","0x00000000,","0x0000ffff","0x0000ffff,","1'b0;","1,","11","14:47:54","16","16'h0000)","1’b0;","2021","3.0","4.",":","=","==","?","assign","bram","chip","code","connect","cortex","cortexm0_soc.v”中,","decod","design","enabl","f的任何值,","intellig","interconnect","lab.","m0","map,","memori","p0_hsel","paramet","parameter*/","port","port0_en","ram","ramcod","ram模块的例化(调用模块,","rom","rtl设计","soc","soc,","soc.","system","there*/","uestc","x在此处表示无论该位为0","下图展示了本节将实现的","中国大陆","中将ramcode总线接口与总线扩展模块连接,","为了实现上图所示的","之后再添加其他外设即可.","什么?","从本实验开始,","令ramcode使能有效.","但未在总线扩展模块接口部分连接ramcode总线接口。因此,","你想自己造轮子?本实验只会教你基于现有的代码基础改进实现","使其能对","修改完总线译码模块后,","修改总线扩展模块中的译码模块,","则译码模块认为这是一次对指令存储器的操作,","只要地址总线的高16位全为0","只要高16位全为0,","可以参考总线扩展模块的设计","因此,","在","在“cortexm0_soc/task1/rtl/","在已有的代码基础上,","在端口参数部分,","在顶层文件中将","地址译码逻辑只需要对地址的高16位进行判断即可.","如果你想从完全的裸核开始设计,","实现完总线扩展模块后,向soc中添加存储指令的","对应的地址进行正确的译码.","将已有模块添加至设计中)","将指令存储器连入soc中。","已经完成了处理器核、总线扩展模块、ramcode总线接口模块以及block","总共需要修改两个部分的硬件设计:","总线接口与总线扩展模块连接.","我们需要对代码进行一些简单的修改。","所以","所以对于一次总线操作,","所以我们需要在译码模块插入","手册推荐","按顺序将实验标记为task1","改为:","改为：","文件中修改总线译码模块代码.","有关的译码逻辑.","本书提供的代码工程名为\"cortexm0_soc\",","根据第二章所述的","此页面修订于","的地址编码为0x00000000","的设计,","相同方式共享","署名","许可协议发布","起始地址分配为","进而生成指令存储器总线选择信号.","都不影响总线的译码结果),","采用知识共享","需要在顶层文件(cortexm0soc.v)","非商业性使用","首先,"],"lab2/introduction.html":["\"点石成金\"","11","12","16:23:56","2021","3.0","chip","design","intellig","lab.","lab2:","soc","system","uestc","中国大陆","实现你的首个","此页面修订于","相同方式共享","署名","许可协议发布","采用知识共享","非商业性使用"],"lab3/introduction.html":["\"灯,","11","15","2021","22:06:42","3.0","ahb_lit","chip","cortex","design","intellig","lab.","lab3:","m0","ram","soc","soc.","system","uestc","中国大陆","为实验三所设计的","从而来理解软硬件结合和控制字的概念.","再介绍如何通过","在实验二中,","处理器内核和一个用于存储指令代码的","如上图所示,","存储器.","它仅包含了","总线添加数据存储器,","总线给","我们先介绍如何通过","我们搭建了一个最简单的","最后通过对比两种不同的方式实现流水灯功能,","此页面修订于","流水灯的几种点法","添加外设,","相同方式共享","等灯\"","等灯,","系统,","署名","许可协议发布","采用知识共享","非商业性使用"],"lab3/background.html":["11","15","2021","22:06:42","3.0","chip","design","intellig","lab.","system","uestc","中国大陆","此页面修订于","相同方式共享","署名","背景知识介绍","许可协议发布","采用知识共享","非商业性使用"],"lab3/data_storage.html":["11","15","2021","22:06:42","3.0","chip","design","intellig","lab.","system","uestc","中国大陆","数据存储器","此页面修订于","相同方式共享","署名","许可协议发布","采用知识共享","非商业性使用"],"lab3/GPIO.html":["11","15","2021","22:06:42","3.0","chip","design","gpio外设实现流水灯","intellig","lab.","system","uestc","中国大陆","此页面修订于","相同方式共享","署名","许可协议发布","采用知识共享","非商业性使用"],"lab3/WaterLight.html":["11","15","2021","22:06:42","3.0","chip","design","intellig","lab.","system","uestc","中国大陆","此页面修订于","相同方式共享","硬件流水灯","署名","许可协议发布","采用知识共享","非商业性使用"],"lab3/conclusion.html":["11","15","2021","22:06:42","3.0","chip","design","intellig","lab.","system","uestc","中国大陆","本章小结","此页面修订于","相同方式共享","署名","许可协议发布","采用知识共享","非商业性使用"],"lab4/introduction.html":["11","12","13:50:22","2021","3.0","chip","design","intellig","lab.","lab4:","system","uestc","中国大陆","如何召唤\"沉睡的软件\"","此页面修订于","相同方式共享","署名","许可协议发布","采用知识共享","非商业性使用"],"faq/introduction.html":["0~12","0~8","100","11","18:17:13","20","2021","3.0","b","b站录播,","c","chip","design","fpga","googl","hotmail.com)发邮件详细讨论.","intellig","keil","lab.","lab0","lab0~lab5,","lab1~lab4","modelsim","soc","system","uestc","vivado","“以赛促学”","一方面可能是之前的课程没有给你足够的训练,","上构建","不仅会让某些同学失去锻炼自己的机会,","不会有写好的讲义告诉你每一步该怎么做,","不愿意面对我们设置的挑战,","与思考题难度基本持平.我们强调,","中国大陆","为了更好地理解本课程实验,","之外,","也不会有人像助教一样耐心地解答你的各种疑问.","也会破坏课程的公平性.","也是学习解决问题的一种方法,","什么样的问题需要自己解决","介绍实验用到的工具,","但在学习实验的过程中建立对计算机系统的认识依然需要你投入大量的时间.","但如果你的提问没有体现出你的思考/尝试过程,","关于实验考试难度说明实验考试难度会略高于课程实验内容,","其中","分(课程总成绩为","分).","分.","到实践中去」.","前提是不违反学术诚信.","前置知识","努力了也难以完成实验","包括讲义和","即「从实践中来,","原型系统.","参加“集创赛”中的","另一方面可能是你的态度不够端正,","可以得到答案的问题","可以阅读我们的知乎专栏.","可能不会得到有用的回复,","和","回到正确的方向上,","因此我们建议你在学习本实验之前仍应该适当回顾","因此我们认为在软件操作上不会存在太大的障碍.","因此需要学习的工具仅是","在公开的地方分享你解决问题的思路,","在实习报名时选择","在实验考试中获得高分的途径只有一条:","在工作中,","在研究生阶段选择实验课程「片上系统设计与实现」","在选择本课程的后半学期选择挑战性课程「微处理器与片上系统设计」","基本已降低到简单难度,","大家需要携带个人电脑,","如何处理请自行脑补.","如果你在没有亲手做实验的前提下写出了实验报告,","如果你很强,","如果你独立思考并投入了很多时间依然无法正常完成实验,","如果你经过思考和不懈努力依然有无法解决的问题,","如果你认为现在的难度依然过高,","如果对这部分不熟悉,","如果我们认为你提出的意见对本实验的改进有重大意义,","实验也很复杂,","实验内容经过几次版本迭代以后,","实验考试时我们会给出比特流文件和挖空后的汇编程序,","对于不熟悉软件操作的同学,","导致努力的方向错了.","尽管我们已经尽最大的努力使得你能够获得更高效的训练,","希望大家和我们一起使这门课程变得更好.","常见问题","并且,","引导大家在","当然,","循序渐进,","我们会将你加入贡献名单中.","我们发现参与本课程学习的同学软件编程能力普遍较弱.","我们已经提供了足够的帮助,","我们鼓励你在私下帮助学习能力稍差的同学,","我想深入学习","我想要在公开的地方分享代码,","我觉得实验指导书写得不好","我觉得很难","或许你应该思考自己能否应付以后日渐困难的学习/工作.","所以,","抓住机会吧.","报告或者心得","报考智能化芯片与系统设计团队等从事","是一定会被发现的.","有可能是你在某些关键问题上理解出了偏差,","本实验需要用到的工具,","本门课程的助教经验丰富,","根据具体题目的要求补充汇编程序实现相应的功能.","根据完成情况获得","根据正确填空的数量获得","欢迎向助教或老师提问.","欢迎随时给实验指导书和网站的维护者(fengrui98","此页面修订于","由于多方面的客观原因,","相信问题能够迎刃而解.","相关的企业和实习岗位","相同方式共享","研究的科研团队的硕士/博士研究生","站视频自学","署名","而已.","自己看书或","讲义能回答的问题","许可协议发布","设计","语言编程.","请知悉.","课程实验分为","课程实验的构成","赛道相关杯赛,","软件的操作问题","这不仅仅是学习知识,","这属于违反学术诚信的行为,","这时候你应该主动找老师或者助教聊聊,","通过不断的练习掌握汇编程序设计以及软硬协同的相关技巧.","都应该在数字电路课程中学习过,","采用知识共享","除","随手","需要学习的工具很多,","需要提交实验报告,","需要有数字电路和硬件描述语言的基础.","非商业性使用","顺带一提的是,"],"about/introduction.html":["11","15","16:30:15","1866,","2009","2018","2019","2020","2021","2022","3.0","94042,","arm","box","ca","chip","commons,","cortex","creativ","design","fpga","gitbook","intellig","ip","lab.","m0","mountain","po","soc","system","uestc","usa.","view,","上构建","中国大陆","中国大陆许可协议进行许可.","于","以如何设计片上计算机系统为主线来组织课程.","使用与","关于本网页","刘红星,","包括专用加速器、接口电路、转换电路在内的单片化集成系统.","历届助教(按担任助教时间排序)赵天津:","原型系统.","原有的课程内容已不适宜于培养集成电路设计人才.","参与编写实验指导书,","参与编写实验指导书和网站建设,","参与网站建设,","参与课程实验的改进,","可访问这里,","在此感谢所有为本课程付出的老师和同学们.","在此表示感谢.","已签约平头哥半导体有限公司.何甜:","希望通过本实验的学习让同学们更好地理解和掌握「微处理器系统结构与嵌入式系统设计」讲授的内容.","年担任课程助教,","年改为现名,","年春季学期正式开出专门面向集成电路设计与集成系统专业同学的课程.","年电子科技大学示范性微电子学院独立组成了「微处理器系统结构与嵌入式系统设计」课程组,","并对课程内容进行了重大改革和升级.随着集成电路技术的高速发展,","应用与片上系统软硬件设计的高端设计人才为目标,","廖永波授课教师(排名不分先后):","开发了第一版课程实验,","或者写信到","整个实验分为工具使用、软件编程、处理器","本网页为电子科技大学示范性微电子学院为集成电路设计与集成系统专业同学开设的「微处理器系统结构与嵌入式系统设计」课程配套实验线上教学网站.该课程前身为「微型计算机原理与接口技术」,","本课程以培养熟练掌握微处理器","本课程配套实验主要讲授基于","本项目部分网页风格以及","本项目采用知识共享署名","构建、外围","此页面修订于","王刚,","现代集成电路已经演变成为以处理器为核心,","现就职于平头哥半导体有限公司.彭吉安:","现就职于平头哥半导体有限公司.明小满:","现就读于香港科技大学.王梓任:","现研一在读.","现研一在读.梁一凡:","现研一在读.江凯:","现研三在读,","现研二在读.刘丰瑞:","现研二在读.刘仰猛:","现研二在读.曹文旭:","相同方式共享","系列处理器软核ip如何在","署名","要查看该许可协议,","许可协议","许可协议发布","设计与集成、中断系统与人机接口等五个方面,","课程后于","课程组教师组长:","贡献名单","邓兴成,","部分插件的定制参考了南京大学ics课程实验主页,","采用知识共享","陈骏莲","非商业性使用","黄乐天副组长:"]},"length":22},"tokenStore":{"root":{"0":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}},"*":{"docs":{},"/":{"docs":{},")":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.04583333333333333}}}}}},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}},"x":{"0":{"0":{"0":{"0":{"0":{"0":{"0":{"0":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}},"docs":{}},"docs":{}},"docs":{}},"docs":{},"f":{"docs":{},"f":{"docs":{},"f":{"docs":{},"f":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"~":{"1":{"2":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}},"docs":{}},"8":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}},"docs":{}}},"1":{"0":{"0":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}},"7":{"6":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.006741573033707865}}},"docs":{}},"docs":{}},"1":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608},"lab3/background.html":{"ref":"lab3/background.html","tf":0.05555555555555555},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.05555555555555555},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.05555555555555555},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.05555555555555555},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.05555555555555555},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.05},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}},"2":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.05}}},"3":{"6":{"4":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0044943820224719105}}},"docs":{}},"docs":{},":":{"5":{"0":{"docs":{},":":{"2":{"2":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.05}}},"docs":{}},"docs":{}}},"4":{"docs":{},":":{"0":{"0":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}},"docs":{}},"docs":{}}},"docs":{}},"docs":{}}},"4":{"docs":{},"为":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}},":":{"4":{"7":{"docs":{},":":{"5":{"4":{"docs":{"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}},"docs":{}},"docs":{}}},"docs":{}},"docs":{}}},"5":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608},"lab3/background.html":{"ref":"lab3/background.html","tf":0.05555555555555555},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.05555555555555555},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.05555555555555555},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.05555555555555555},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.05555555555555555},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}},"6":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}},"'":{"docs":{},"h":{"0":{"0":{"0":{"0":{"docs":{},")":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}}},":":{"2":{"3":{"docs":{},":":{"5":{"6":{"docs":{"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456}}},"docs":{}},"docs":{}}},"docs":{}},"3":{"0":{"docs":{},":":{"1":{"5":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}},"docs":{}},"docs":{}}},"docs":{}},"docs":{}}},"7":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}},"8":{"6":{"6":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}},"docs":{}},"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.008746355685131196}},":":{"0":{"6":{"docs":{},":":{"3":{"8":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}},"docs":{}},"docs":{}}},"docs":{}},"1":{"7":{"docs":{},":":{"1":{"3":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}},"docs":{}},"docs":{}}},"docs":{}},"docs":{}},"、":{"1":{"docs":{},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}},"docs":{}}},"9":{"8":{"7":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}},"docs":{}},"9":{"0":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.006741573033707865}}},"2":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}},"3":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}},"5":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}},"docs":{}},"docs":{},":":{"3":{"2":{"docs":{},":":{"2":{"6":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02}}},"docs":{}},"docs":{}}},"8":{"docs":{},":":{"2":{"8":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}},"docs":{}},"docs":{}}},"docs":{}},"5":{"1":{"docs":{},":":{"1":{"7":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304}}},"docs":{}},"docs":{}}},"docs":{}},"docs":{}}},"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}},"@":{"docs":{},"e":{"docs":{},"x":{"docs":{},"a":{"docs":{},"m":{"docs":{},"p":{"docs":{},"l":{"docs":{},"e":{"docs":{},".":{"docs":{},"c":{"docs":{},"o":{"docs":{},"m":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}}}}}}},")":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}},"不":{"docs":{},"同":{"docs":{},"的":{"docs":{},"物":{"docs":{},"理":{"docs":{},"实":{"docs":{},"现":{"docs":{},"：":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}},"与":{"docs":{},"仅":{"docs":{},"依":{"docs":{},"靠":{"docs":{},"软":{"docs":{},"件":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"来":{"docs":{},"验":{"docs":{},"证":{"docs":{},"其":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"设":{"docs":{},"计":{"docs":{},"是":{"docs":{},"否":{"docs":{},"合":{"docs":{},"理":{"docs":{},"的":{"docs":{},"方":{"docs":{},"法":{"docs":{},"相":{"docs":{},"比":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}}}}}}}}}}}}},"c":{"docs":{},"l":{"docs":{},"b":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}},"(":{"docs":{},"与":{"docs":{},"相":{"docs":{},"邻":{"docs":{},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}},"、":{"1":{"6":{"docs":{},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}},"docs":{}},"8":{"docs":{},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}},"docs":{}},"'":{"docs":{},"b":{"0":{"docs":{},";":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}},"docs":{}}},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}},"’":{"docs":{},"b":{"0":{"docs":{},";":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}},"docs":{}}}},"2":{"0":{"0":{"0":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0044943820224719105}}},"1":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.006741573033707865}},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}},"5":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}},"9":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}},"docs":{}},"1":{"8":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}},".":{"2":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}},"3":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}},"docs":{}}},"9":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.024193548387096774}}},"docs":{}},"2":{"0":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.016129032258064516}}},"1":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608},"lab3/background.html":{"ref":"lab3/background.html","tf":0.05555555555555555},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.05555555555555555},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.05555555555555555},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.05555555555555555},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.05555555555555555},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.05},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.03225806451612903}},"/":{"1":{"1":{"docs":{},"/":{"1":{"5":{"docs":{},":":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}},"docs":{}},"docs":{}}},"docs":{}},"docs":{}}},"2":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"about/introduction.html":{"ref":"about/introduction.html","tf":0.024193548387096774}}},"docs":{}},"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}},"1":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}},"2":{"docs":{},":":{"0":{"6":{"docs":{},":":{"4":{"2":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608},"lab3/background.html":{"ref":"lab3/background.html","tf":0.05555555555555555},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.05555555555555555},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.05555555555555555},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.05555555555555555},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.05555555555555555}}},"docs":{}},"docs":{}}},"docs":{}},"docs":{}}},"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}},"@":{"docs":{},"e":{"docs":{},"x":{"docs":{},"a":{"docs":{},"m":{"docs":{},"p":{"docs":{},"l":{"docs":{},"e":{"docs":{},".":{"docs":{},"c":{"docs":{},"o":{"docs":{},"m":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}}}}}}},")":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.013333333333333334}}}}}},"触":{"docs":{},"发":{"docs":{},"器":{"docs":{},"资":{"docs":{},"源":{"docs":{},"丰":{"docs":{},"富":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}},"、":{"8":{"docs":{},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}},"docs":{}}},"3":{"2":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}},"5":{"docs":{},"t":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}},"6":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.011661807580174927}},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}},"docs":{},".":{"0":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608},"lab3/background.html":{"ref":"lab3/background.html","tf":0.05555555555555555},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.05555555555555555},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.05555555555555555},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.05555555555555555},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.05555555555555555},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.05},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.016129032258064516}}},"docs":{}},"@":{"docs":{},"e":{"docs":{},"x":{"docs":{},"a":{"docs":{},"m":{"docs":{},"p":{"docs":{},"l":{"docs":{},"e":{"docs":{},".":{"docs":{},"c":{"docs":{},"o":{"docs":{},"m":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}}}}}}},")":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}},"控":{"docs":{},"制":{"docs":{},"输":{"docs":{},"入":{"docs":{},"在":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}},"4":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.008746355685131196}},")":{"6":{"docs":{},"输":{"docs":{},"入":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}},"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}},"追":{"docs":{},"查":{"docs":{},"错":{"docs":{},"误":{"docs":{},"困":{"docs":{},"难":{"docs":{},"：":{"docs":{},"由":{"docs":{},"于":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}},"、":{"2":{"docs":{},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}},"4":{"docs":{},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}},"docs":{}},".":{"docs":{"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}},"5":{"1":{"2":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0058309037900874635}}},"docs":{}},"docs":{},")":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"配":{"docs":{},"置":{"docs":{},"时":{"docs":{},"间":{"docs":{},"长":{"docs":{},"：":{"docs":{},"对":{"docs":{},"于":{"docs":{},"以":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}},"专":{"docs":{},"用":{"docs":{},"进":{"docs":{},"位":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"可":{"docs":{},"有":{"docs":{},"效":{"docs":{},"实":{"docs":{},"现":{"docs":{},"算":{"docs":{},"术":{"docs":{},"功":{"docs":{},"能":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}}}}}},"6":{"4":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}},"docs":{},")":{"docs":{},"工":{"docs":{},"艺":{"docs":{},"、":{"docs":{},"电":{"docs":{},"压":{"docs":{},"、":{"docs":{},"温":{"docs":{},"度":{"docs":{},"差":{"docs":{},"异":{"docs":{},"：":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}},"7":{"2":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}},"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.014577259475218658}},"是":{"7":{"docs":{},"系":{"docs":{},"列":{"docs":{},"中":{"docs":{},"最":{"docs":{},"低":{"docs":{},"端":{"docs":{},"的":{"docs":{},"种":{"docs":{},"类":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}},"docs":{}},"系":{"docs":{},"列":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"包":{"docs":{},"括":{"4":{"docs":{},"种":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"种":{"docs":{},"类":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}},"docs":{}}}}}}}}}},"8":{"0":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}},"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0058309037900874635}}},"9":{"0":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.004889975550122249}}},"4":{"0":{"4":{"2":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}},"docs":{}},"docs":{}},"docs":{}},"5":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}},"docs":{},"、":{"1":{"docs":{},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}},"2":{"docs":{},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}},"docs":{}}},"docs":{},"b":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}},"l":{"docs":{},"o":{"docs":{},"c":{"docs":{},"k":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.004889975550122249},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.014577259475218658}},"，":{"docs":{},"c":{"docs":{},"l":{"docs":{},"b":{"docs":{},")":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}},"l":{"docs":{},"a":{"docs":{},"b":{"docs":{},")":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}},"站":{"docs":{},"录":{"docs":{},"播":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}},"o":{"docs":{},"x":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}},"c":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.017977528089887642},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}},"h":{"docs":{},"i":{"docs":{},"p":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608},"lab3/background.html":{"ref":"lab3/background.html","tf":0.05555555555555555},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.05555555555555555},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.05555555555555555},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.05555555555555555},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.05555555555555555},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.05},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}},"s":{"docs":{},"c":{"docs":{},"o":{"docs":{},"p":{"docs":{},"e":{"docs":{},")":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}},"e":{"docs":{},"l":{"docs":{},"l":{"docs":{},")":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}},"i":{"docs":{},"r":{"docs":{},"c":{"docs":{},"u":{"docs":{},"i":{"docs":{},"t":{"docs":{},",":{"docs":{},"中":{"docs":{},"文":{"docs":{},"名":{"docs":{},"为":{"docs":{},"专":{"docs":{},"用":{"docs":{},"集":{"docs":{},"成":{"docs":{},"电":{"docs":{},"路":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}},"l":{"docs":{},"b":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}},"+":{"docs":{},"+":{"docs":{},"或":{"docs":{},"s":{"docs":{},"y":{"docs":{},"s":{"docs":{},"t":{"docs":{},"e":{"docs":{},"m":{"docs":{},"c":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}},"?":{"docs":{},"我":{"docs":{},"们":{"docs":{},"为":{"docs":{},"什":{"docs":{},"么":{"docs":{},"不":{"docs":{},"能":{"docs":{},"用":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}},"m":{"docs":{},"o":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}},"p":{"docs":{},"u":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":2.5344827586206895}}}},"o":{"docs":{},"n":{"docs":{},"v":{"docs":{},"e":{"docs":{},"r":{"docs":{},"t":{"docs":{},"e":{"docs":{},"r":{"docs":{},"s":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}},"n":{"docs":{},"e":{"docs":{},"c":{"docs":{},"t":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}}},"r":{"docs":{},"t":{"docs":{},"e":{"docs":{},"x":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}},"m":{"0":{"docs":{},"_":{"docs":{},"s":{"docs":{},"o":{"docs":{},"c":{"docs":{},".":{"docs":{},"v":{"docs":{},"”":{"docs":{},"中":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}}},"docs":{}}}}}},"d":{"docs":{},"e":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}},"m":{"docs":{},"m":{"docs":{},"o":{"docs":{},"n":{"docs":{},"s":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}},"a":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}},"r":{"docs":{},"e":{"docs":{},"a":{"docs":{},"t":{"docs":{},"i":{"docs":{},"v":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}},"d":{"docs":{},"e":{"docs":{},"s":{"docs":{},"i":{"docs":{},"g":{"docs":{},"n":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608},"lab3/background.html":{"ref":"lab3/background.html","tf":0.05555555555555555},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.05555555555555555},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.05555555555555555},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.05555555555555555},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.05555555555555555},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.05},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}},"c":{"docs":{},"o":{"docs":{},"d":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}},"i":{"docs":{},"y":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}},"g":{"1":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}},"6":{"docs":{},"(":{"docs":{},"当":{"docs":{},"正":{"docs":{},"放":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"开":{"docs":{},"发":{"docs":{},"板":{"docs":{},"时":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}},")":{"docs":{},"控":{"docs":{},"制":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}},"docs":{},"i":{"docs":{},"t":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}},"s":{"docs":{},"p":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}},")":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}},"a":{"docs":{},"c":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.011661807580174927}},"全":{"docs":{},"称":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}},"o":{"docs":{},"w":{"docs":{},"n":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.06060606060606061},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":5.117359413202934},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.12},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.020224719101123594},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.052478134110787174},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.04597701149425287},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}},")":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}},"中":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}},"一":{"docs":{},"般":{"docs":{},"称":{"docs":{},"为":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"阵":{"docs":{},"列":{"docs":{},"块":{"docs":{},"(":{"docs":{},"l":{"docs":{},"o":{"docs":{},"g":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}},"两":{"docs":{},"个":{"docs":{},"l":{"docs":{},"c":{"docs":{},"构":{"docs":{},"成":{"docs":{},"的":{"docs":{},"单":{"docs":{},"元":{"docs":{},"被":{"docs":{},"称":{"docs":{},"为":{"docs":{},"s":{"docs":{},"l":{"docs":{},"i":{"docs":{},"c":{"docs":{},"e":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}},"有":{"docs":{},"另":{"docs":{},"外":{"docs":{},"的":{"docs":{},"名":{"docs":{},"称":{"docs":{},")":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}},"的":{"docs":{},"基":{"docs":{},"本":{"docs":{},"结":{"docs":{},"构":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}},"简":{"docs":{},"介":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}},"?":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.013333333333333334}}},"原":{"docs":{},"型":{"docs":{},"验":{"docs":{},"证":{"docs":{},"不":{"docs":{},"能":{"docs":{},"取":{"docs":{},"代":{"docs":{},"基":{"docs":{},"于":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"的":{"docs":{},"验":{"docs":{},"证":{"docs":{},"方":{"docs":{},"法":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}}}}},"？":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":5}}},"芯":{"docs":{},"片":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}},"上":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}},"i":{"docs":{},"e":{"docs":{},"l":{"docs":{},"d":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}},"f":{"docs":{},"o":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}},"r":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}},"l":{"docs":{},"e":{"docs":{},"、":{"docs":{},"e":{"docs":{},"d":{"docs":{},"i":{"docs":{},"t":{"docs":{},"、":{"docs":{},"v":{"docs":{},"i":{"docs":{},"e":{"docs":{},"w":{"docs":{},"、":{"docs":{},"p":{"docs":{},"r":{"docs":{},"o":{"docs":{},"j":{"docs":{},"e":{"docs":{},"c":{"docs":{},"t":{"docs":{},"、":{"docs":{},"d":{"docs":{},"e":{"docs":{},"b":{"docs":{},"u":{"docs":{},"g":{"docs":{},"、":{"docs":{},"p":{"docs":{},"e":{"docs":{},"r":{"docs":{},"i":{"docs":{},"p":{"docs":{},"h":{"docs":{},"e":{"docs":{},"r":{"docs":{},"a":{"docs":{},"l":{"docs":{},"s":{"docs":{},"、":{"docs":{},"t":{"docs":{},"o":{"docs":{},"o":{"docs":{},"l":{"docs":{},"s":{"docs":{},"、":{"docs":{},"s":{"docs":{},"v":{"docs":{},"c":{"docs":{},"s":{"docs":{},"、":{"docs":{},"w":{"docs":{},"i":{"docs":{},"n":{"docs":{},"d":{"docs":{},"o":{"docs":{},"w":{"docs":{},"和":{"docs":{},"h":{"docs":{},"e":{"docs":{},"l":{"docs":{},"p":{"docs":{},".":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"c":{"docs":{},"o":{"docs":{},"m":{"docs":{},"p":{"docs":{},"i":{"docs":{},"l":{"docs":{},"e":{"docs":{},"、":{"docs":{},"s":{"docs":{},"i":{"docs":{},"m":{"docs":{},"u":{"docs":{},"l":{"docs":{},"a":{"docs":{},"t":{"docs":{},"e":{"docs":{},"、":{"docs":{},"a":{"docs":{},"d":{"docs":{},"d":{"docs":{},"、":{"docs":{},"s":{"docs":{},"t":{"docs":{},"r":{"docs":{},"u":{"docs":{},"c":{"docs":{},"t":{"docs":{},"u":{"docs":{},"r":{"docs":{},"e":{"docs":{},"、":{"docs":{},"t":{"docs":{},"o":{"docs":{},"o":{"docs":{},"l":{"docs":{},"s":{"docs":{},"、":{"docs":{},"l":{"docs":{},"a":{"docs":{},"y":{"docs":{},"o":{"docs":{},"u":{"docs":{},"t":{"docs":{},"、":{"docs":{},"b":{"docs":{},"o":{"docs":{},"o":{"docs":{},"k":{"docs":{},"m":{"docs":{},"a":{"docs":{},"r":{"docs":{},"k":{"docs":{},"s":{"docs":{},"、":{"docs":{},"w":{"docs":{},"i":{"docs":{},"n":{"docs":{},"d":{"docs":{},"o":{"docs":{},"w":{"docs":{},"和":{"docs":{},"h":{"docs":{},"e":{"docs":{},"l":{"docs":{},"p":{"docs":{},".":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"f":{"docs":{},"l":{"docs":{},"o":{"docs":{},"w":{"docs":{},"、":{"docs":{},"t":{"docs":{},"o":{"docs":{},"o":{"docs":{},"l":{"docs":{},"s":{"docs":{},"、":{"docs":{},"r":{"docs":{},"e":{"docs":{},"p":{"docs":{},"o":{"docs":{},"r":{"docs":{},"t":{"docs":{},"s":{"docs":{},"、":{"docs":{},"w":{"docs":{},"i":{"docs":{},"n":{"docs":{},"d":{"docs":{},"o":{"docs":{},"w":{"docs":{},"、":{"docs":{},"l":{"docs":{},"a":{"docs":{},"y":{"docs":{},"o":{"docs":{},"u":{"docs":{},"t":{"docs":{},"、":{"docs":{},"v":{"docs":{},"i":{"docs":{},"e":{"docs":{},"w":{"docs":{},"、":{"docs":{},"h":{"docs":{},"e":{"docs":{},"l":{"docs":{},"p":{"docs":{},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"的":{"docs":{},"任":{"docs":{},"何":{"docs":{},"值":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}},"g":{"docs":{},"o":{"docs":{},"o":{"docs":{},"g":{"docs":{},"l":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}},"e":{"docs":{},")":{"docs":{},"寻":{"docs":{},"找":{"docs":{},"解":{"docs":{},"决":{"docs":{},"方":{"docs":{},"案":{"docs":{},".":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}}}}}}}},"a":{"docs":{},"t":{"docs":{},"e":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}},"d":{"docs":{},"s":{"docs":{},"i":{"docs":{},"i":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}},"p":{"docs":{},"i":{"docs":{},"o":{"docs":{},"外":{"docs":{},"设":{"docs":{},"实":{"docs":{},"现":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":10}}}}}}}}}}}},"i":{"docs":{},"t":{"docs":{},"b":{"docs":{},"o":{"docs":{},"o":{"docs":{},"k":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}},"i":{"docs":{},"n":{"docs":{},"t":{"docs":{},"e":{"docs":{},"l":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.04}},"l":{"docs":{},"i":{"docs":{},"g":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608},"lab3/background.html":{"ref":"lab3/background.html","tf":0.05555555555555555},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.05555555555555555},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.05555555555555555},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.05555555555555555},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.05555555555555555},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.05},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}},"g":{"docs":{},"r":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}},"r":{"docs":{},"c":{"docs":{},"o":{"docs":{},"n":{"docs":{},"n":{"docs":{},"e":{"docs":{},"c":{"docs":{},"t":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}}}}}}},"r":{"docs":{},"o":{"docs":{},"d":{"docs":{},"u":{"docs":{},"c":{"docs":{},"t":{"docs":{"./":{"ref":"./","tf":10}}}}}}}}}},"/":{"docs":{},"o":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.012224938875305624},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}},"o":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}},"c":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}},"e":{"docs":{},"e":{"docs":{},"e":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.015730337078651686}},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}},"p":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553},"about/introduction.html":{"ref":"about/introduction.html","tf":0.024193548387096774}},"过":{"docs":{},"渡":{"docs":{},"到":{"docs":{},"更":{"docs":{},"高":{"docs":{},"级":{"docs":{},"别":{"docs":{},"的":{"docs":{},"抽":{"docs":{},"象":{"docs":{},"层":{"docs":{},"次":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}},"s":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.029850746268656716}},"e":{"docs":{},".":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}},"很":{"docs":{},"多":{"docs":{},"同":{"docs":{},"学":{"docs":{},"之":{"docs":{},"前":{"docs":{},"可":{"docs":{},"能":{"docs":{},"使":{"docs":{},"用":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}}}}}}}}},",":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.04}}}}}},"l":{"docs":{},"a":{"docs":{},"b":{"0":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}},":":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":3.333333333333333}}},"~":{"docs":{},"l":{"docs":{},"a":{"docs":{},"b":{"5":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}},"docs":{}}}}}},"1":{"docs":{},":":{"docs":{"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":2.5344827586206895}}},"~":{"docs":{},"l":{"docs":{},"a":{"docs":{},"b":{"4":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.012987012987012988}}},"docs":{}}}}}},"2":{"docs":{},":":{"docs":{"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":2.5454545454545454}}}},"3":{"docs":{},":":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":2.0217391304347827}}}},"4":{"docs":{},":":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":5.05}}}},"docs":{},".":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608},"lab3/background.html":{"ref":"lab3/background.html","tf":0.05555555555555555},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.05555555555555555},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.05555555555555555},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.05555555555555555},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.05555555555555555},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.05},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}},"c":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.012224938875305624}},"(":{"docs":{},"l":{"docs":{},"o":{"docs":{},"g":{"docs":{},"i":{"docs":{},"c":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}},"e":{"docs":{},"d":{"0":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}},"1":{"6":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}},"docs":{}},"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.007334963325183374},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.011661807580174927}}},"v":{"docs":{},"e":{"docs":{},"l":{"docs":{},")":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}},"o":{"docs":{},"g":{"docs":{},"i":{"docs":{},"c":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}},"u":{"docs":{},"t":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}},"/":{"docs":{},"c":{"docs":{},"l":{"docs":{},"b":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}},"s":{"docs":{},"y":{"docs":{},"s":{"docs":{},"t":{"docs":{},"e":{"docs":{},"m":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.029850746268656716},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608},"lab3/background.html":{"ref":"lab3/background.html","tf":0.05555555555555555},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.05555555555555555},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.05555555555555555},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.05555555555555555},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.05555555555555555},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.05},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}},"c":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}},"v":{"docs":{},"e":{"docs":{},"r":{"docs":{},"i":{"docs":{},"l":{"docs":{},"o":{"docs":{},"g":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}},"n":{"docs":{},"t":{"docs":{},"h":{"docs":{},"e":{"docs":{},"s":{"docs":{},"i":{"docs":{},"s":{"docs":{},")":{"docs":{},"技":{"docs":{},"术":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}},"o":{"docs":{},"c":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.06060606060606061},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.02666666666666667},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.10344827586206896},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":2.5454545454545454},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.043478260869565216},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.032467532467532464},"about/introduction.html":{"ref":"about/introduction.html","tf":0.016129032258064516}},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}},"?":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}},".":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608}}}}},"i":{"docs":{},"g":{"docs":{},"n":{"docs":{},"a":{"docs":{},"l":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}},"t":{"docs":{},"a":{"docs":{},"p":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}},"l":{"docs":{},"i":{"docs":{},"c":{"docs":{},"e":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.009779951100244499},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}},"(":{"docs":{},"一":{"docs":{},"般":{"docs":{},"为":{"2":{"docs":{},"个":{"docs":{},"或":{"4":{"docs":{},"个":{"docs":{},")":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}},"docs":{}}}},"docs":{}}}}}}}}},"p":{"docs":{},"e":{"docs":{},"c":{"docs":{},"i":{"docs":{},"f":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}},"a":{"docs":{},"r":{"docs":{},"t":{"docs":{},"a":{"docs":{},"n":{"docs":{},"、":{"docs":{},"a":{"docs":{},"r":{"docs":{},"t":{"docs":{},"i":{"docs":{},"x":{"docs":{},"、":{"docs":{},"k":{"docs":{},"i":{"docs":{},"n":{"docs":{},"t":{"docs":{},"e":{"docs":{},"x":{"docs":{},"、":{"docs":{},"v":{"docs":{},"i":{"docs":{},"r":{"docs":{},"t":{"docs":{},"e":{"docs":{},"x":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"e":{"docs":{},"t":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0058309037900874635}}}},"w":{"0":{"docs":{},",":{"docs":{},"当":{"docs":{},"拨":{"docs":{},"动":{"docs":{},"开":{"docs":{},"关":{"docs":{},"处":{"docs":{},"在":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}},"1":{"1":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}},"docs":{}},"docs":{}}},"u":{"docs":{},"e":{"docs":{},"s":{"docs":{},"t":{"docs":{},"c":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608},"lab3/background.html":{"ref":"lab3/background.html","tf":0.05555555555555555},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.05555555555555555},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.05555555555555555},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.05555555555555555},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.05555555555555555},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.05},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}},"p":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}},"s":{"docs":{},"a":{"docs":{},".":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}},"v":{"docs":{},"e":{"docs":{},"r":{"docs":{},"i":{"docs":{},"l":{"docs":{},"o":{"docs":{},"g":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.038202247191011236}},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}},"h":{"docs":{},"d":{"docs":{},"l":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0044943820224719105}},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}},"i":{"docs":{},"r":{"docs":{},"t":{"docs":{},"e":{"docs":{},"x":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}},"v":{"docs":{},"a":{"docs":{},"d":{"docs":{},"o":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":10.074626865671641},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.04},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}},"软":{"docs":{},"件":{"docs":{},"界":{"docs":{},"面":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}}}}}}},"e":{"docs":{},"w":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}},"一":{"docs":{},"凡":{"docs":{},"(":{"docs":{},"假":{"docs":{},"设":{"docs":{},")":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}},"个":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}},"例":{"docs":{},"子":{"docs":{},"帮":{"docs":{},"你":{"docs":{},"理":{"docs":{},"解":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}},"基":{"docs":{},"本":{"docs":{},"的":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"单":{"docs":{},"元":{"docs":{},"一":{"docs":{},"般":{"docs":{},"还":{"docs":{},"会":{"docs":{},"包":{"docs":{},"括":{"docs":{},"一":{"docs":{},"些":{"docs":{},"特":{"docs":{},"殊":{"docs":{},"的":{"docs":{},"快":{"docs":{},"速":{"docs":{},"进":{"docs":{},"位":{"docs":{},"单":{"docs":{},"元":{"docs":{},"用":{"docs":{},"于":{"docs":{},"算":{"docs":{},"术":{"docs":{},"操":{"docs":{},"作":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"多":{"docs":{},"路":{"docs":{},"复":{"docs":{},"用":{"docs":{},"器":{"docs":{},"(":{"docs":{},"m":{"docs":{},"u":{"docs":{},"x":{"docs":{},")":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}},"旦":{"docs":{},"流":{"docs":{},"片":{"docs":{},"便":{"docs":{},"无":{"docs":{},"法":{"docs":{},"修":{"docs":{},"改":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}},"逻":{"docs":{},"辑":{"docs":{},"综":{"docs":{},"合":{"docs":{},"工":{"docs":{},"具":{"docs":{},"生":{"docs":{},"成":{"docs":{},"了":{"docs":{},"门":{"docs":{},"级":{"docs":{},"网":{"docs":{},"表":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}},"种":{"docs":{},"关":{"docs":{},"于":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}},"般":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}},"人":{"docs":{},"难":{"docs":{},"以":{"docs":{},"承":{"docs":{},"受":{"docs":{},";":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}},"用":{"docs":{},"于":{"docs":{},"实":{"docs":{},"现":{"docs":{},"嵌":{"docs":{},"入":{"docs":{},"式":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"核":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}},"由":{"docs":{},"一":{"docs":{},"个":{"docs":{},"查":{"docs":{},"找":{"docs":{},"表":{"docs":{},"(":{"docs":{},"l":{"docs":{},"u":{"docs":{},"t":{"docs":{},")":{"docs":{},"、":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}},"电":{"docs":{},"路":{"docs":{},"设":{"docs":{},"计":{"docs":{},"都":{"docs":{},"是":{"docs":{},"采":{"docs":{},"用":{"docs":{},"“":{"docs":{},"自":{"docs":{},"顶":{"docs":{},"向":{"docs":{},"下":{"docs":{},"”":{"docs":{},"的":{"docs":{},"思":{"docs":{},"想":{"docs":{},"完":{"docs":{},"成":{"docs":{},"的":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}},"来":{"docs":{},"说":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}},"定":{"docs":{},"要":{"docs":{},"注":{"docs":{},"意":{"docs":{},"资":{"docs":{},"源":{"docs":{},"的":{"docs":{},"合":{"docs":{},"理":{"docs":{},"利":{"docs":{},"用":{"docs":{},"以":{"docs":{},"及":{"docs":{},"避":{"docs":{},"免":{"docs":{},"出":{"docs":{},"现":{"docs":{},"时":{"docs":{},"序":{"docs":{},"问":{"docs":{},"题":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}}}}}}}}}},"方":{"docs":{},"面":{"docs":{},"可":{"docs":{},"能":{"docs":{},"是":{"docs":{},"之":{"docs":{},"前":{"docs":{},"的":{"docs":{},"课":{"docs":{},"程":{"docs":{},"没":{"docs":{},"有":{"docs":{},"给":{"docs":{},"你":{"docs":{},"足":{"docs":{},"够":{"docs":{},"的":{"docs":{},"训":{"docs":{},"练":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}},"中":{"docs":{},"国":{"docs":{},"大":{"docs":{},"陆":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608},"lab3/background.html":{"ref":"lab3/background.html","tf":0.05555555555555555},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.05555555555555555},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.05555555555555555},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.05555555555555555},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.05555555555555555},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.05},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}},"许":{"docs":{},"可":{"docs":{},"协":{"docs":{},"议":{"docs":{},"进":{"docs":{},"行":{"docs":{},"许":{"docs":{},"可":{"docs":{},".":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.004889975550122249},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}},"一":{"docs":{},"般":{"docs":{},"会":{"docs":{},"嵌":{"docs":{},"入":{"docs":{},"一":{"docs":{},"些":{"docs":{},"算":{"docs":{},"术":{"docs":{},"操":{"docs":{},"作":{"docs":{},"单":{"docs":{},"元":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}},"称":{"docs":{},"为":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}},"互":{"docs":{},"连":{"docs":{},"的":{"docs":{},"层":{"docs":{},"次":{"docs":{},"结":{"docs":{},"构":{"docs":{},"类":{"docs":{},"似":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}},"嵌":{"docs":{},"入":{"docs":{},"了":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"硬":{"docs":{},"核":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}},"硬":{"docs":{},"核":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}},"硬":{"docs":{},"核":{"docs":{},"的":{"docs":{},"方":{"docs":{},"法":{"docs":{},"便":{"docs":{},"是":{"docs":{},"直":{"docs":{},"接":{"docs":{},"将":{"docs":{},"其":{"docs":{},"嵌":{"docs":{},"入":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"的":{"docs":{},"主":{"docs":{},"要":{"docs":{},"结":{"docs":{},"构":{"docs":{},"中":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}}}}}}},"文":{"docs":{},"名":{"docs":{},"是":{"docs":{},"可":{"docs":{},"编":{"docs":{},"程":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"门":{"docs":{},"阵":{"docs":{},"列":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}},"有":{"docs":{},"大":{"docs":{},"量":{"docs":{},"的":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}},"基":{"docs":{},"本":{"docs":{},"可":{"docs":{},"配":{"docs":{},"置":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"块":{"docs":{},"(":{"docs":{},"c":{"docs":{},"o":{"docs":{},"n":{"docs":{},"f":{"docs":{},"i":{"docs":{},"g":{"docs":{},"u":{"docs":{},"r":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}},"时":{"docs":{},"钟":{"docs":{},"信":{"docs":{},"号":{"docs":{},"由":{"docs":{},"外":{"docs":{},"部":{"docs":{},"世":{"docs":{},"界":{"docs":{},"产":{"docs":{},"生":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}},"还":{"docs":{},"有":{"docs":{},"一":{"docs":{},"定":{"docs":{},"的":{"docs":{},"速":{"docs":{},"度":{"docs":{},"优":{"docs":{},"势":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}},"需":{"docs":{},"要":{"docs":{},"存":{"docs":{},"储":{"docs":{},"单":{"docs":{},"元":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}},"触":{"docs":{},"发":{"docs":{},"器":{"docs":{},"有":{"docs":{},"一":{"docs":{},"个":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}},"找":{"docs":{},"不":{"docs":{},"到":{"docs":{},"本":{"docs":{},"实":{"docs":{},"验":{"docs":{},"要":{"docs":{},"使":{"docs":{},"用":{"docs":{},"的":{"docs":{},"开":{"docs":{},"发":{"docs":{},"板":{"docs":{},"型":{"docs":{},"号":{"docs":{},".":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}}}}}}}}}}}}}}},"间":{"docs":{},"是":{"docs":{},"文":{"docs":{},"件":{"docs":{},"管":{"docs":{},"理":{"docs":{},"和":{"docs":{},"代":{"docs":{},"码":{"docs":{},"编":{"docs":{},"辑":{"docs":{},"的":{"docs":{},"区":{"docs":{},"域":{"docs":{},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}}}}}}}}}}}}}},"将":{"docs":{},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{},"c":{"docs":{},"o":{"docs":{},"d":{"docs":{},"e":{"docs":{},"总":{"docs":{},"线":{"docs":{},"接":{"docs":{},"口":{"docs":{},"与":{"docs":{},"总":{"docs":{},"线":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"模":{"docs":{},"块":{"docs":{},"连":{"docs":{},"接":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}}}}}}}}}}}}}}}},"刘":{"docs":{},"红":{"docs":{},"星":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}},"助":{"docs":{},"教":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}},"却":{"docs":{},"依":{"docs":{},"然":{"docs":{},"无":{"docs":{},"法":{"docs":{},"解":{"docs":{},"决":{"docs":{},"问":{"docs":{},"题":{"docs":{},",":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}}}}},"和":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.006741573033707865},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}},"一":{"docs":{},"个":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"组":{"docs":{},"成":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"的":{"docs":{},"区":{"docs":{},"别":{"docs":{},"当":{"docs":{},"你":{"docs":{},"打":{"docs":{},"算":{"docs":{},"用":{"docs":{},"一":{"docs":{},"个":{"docs":{},"开":{"docs":{},"关":{"docs":{},"去":{"docs":{},"控":{"docs":{},"制":{"docs":{},"一":{"docs":{},"个":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}}},"在":{"1":{"9":{"8":{"4":{"docs":{},"年":{"docs":{},"发":{"docs":{},"明":{"docs":{},"了":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}},"docs":{}},"docs":{}},"docs":{}},"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.019559902200488997},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0044943820224719105},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}},"此":{"docs":{},"之":{"docs":{},"前":{"docs":{},"请":{"docs":{},"确":{"docs":{},"保":{"docs":{},"你":{"docs":{},"了":{"docs":{},"解":{"docs":{},"提":{"docs":{},"问":{"docs":{},"的":{"docs":{},"智":{"docs":{},"慧":{"docs":{},".":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}}}}}}}}},"感":{"docs":{},"谢":{"docs":{},"所":{"docs":{},"有":{"docs":{},"为":{"docs":{},"本":{"docs":{},"课":{"docs":{},"程":{"docs":{},"付":{"docs":{},"出":{"docs":{},"的":{"docs":{},"老":{"docs":{},"师":{"docs":{},"和":{"docs":{},"同":{"docs":{},"学":{"docs":{},"们":{"docs":{},".":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}},"表":{"docs":{},"示":{"docs":{},"感":{"docs":{},"谢":{"docs":{},".":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}},"规":{"docs":{},"定":{"docs":{},"时":{"docs":{},"间":{"docs":{},"内":{"docs":{},",":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}},"i":{"docs":{},"n":{"docs":{},"t":{"docs":{},"e":{"docs":{},"l":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.004889975550122249}}}}}}},"一":{"docs":{},"个":{"docs":{},"s":{"docs":{},"l":{"docs":{},"i":{"docs":{},"c":{"docs":{},"e":{"docs":{},"中":{"docs":{},"虽":{"docs":{},"然":{"docs":{},"每":{"docs":{},"一":{"docs":{},"个":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"单":{"docs":{},"元":{"docs":{},"有":{"docs":{},"独":{"docs":{},"立":{"docs":{},"的":{"docs":{},"查":{"docs":{},"找":{"docs":{},"表":{"docs":{},"、":{"docs":{},"多":{"docs":{},"路":{"docs":{},"复":{"docs":{},"用":{"docs":{},"器":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"硬":{"docs":{},"件":{"docs":{},"实":{"docs":{},"现":{"docs":{},"计":{"docs":{},"算":{"docs":{},"时":{"docs":{},"通":{"docs":{},"常":{"docs":{},"也":{"docs":{},"需":{"docs":{},"要":{"docs":{},"考":{"docs":{},"虑":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"的":{"docs":{},"并":{"docs":{},"行":{"docs":{},"性":{"docs":{},"能":{"docs":{},"否":{"docs":{},"很":{"docs":{},"好":{"docs":{},"地":{"docs":{},"加":{"docs":{},"速":{"docs":{},"计":{"docs":{},"算":{"docs":{},"的":{"docs":{},"问":{"docs":{},"题":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"计":{"docs":{},"算":{"docs":{},"机":{"docs":{},"系":{"docs":{},"统":{"docs":{},"结":{"docs":{},"构":{"docs":{},"中":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}},"输":{"docs":{},"出":{"docs":{},"产":{"docs":{},"品":{"docs":{},"时":{"docs":{},"有":{"docs":{},"着":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}},"这":{"docs":{},"种":{"docs":{},"方":{"docs":{},"式":{"docs":{},"下":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}},"当":{"docs":{},"今":{"docs":{},"的":{"docs":{},"技":{"docs":{},"术":{"docs":{},"驱":{"docs":{},"动":{"docs":{},"型":{"docs":{},"社":{"docs":{},"会":{"docs":{},"中":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}},"基":{"docs":{},"于":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}},"硬":{"docs":{},"件":{"docs":{},"描":{"docs":{},"述":{"docs":{},"语":{"docs":{},"言":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"流":{"docs":{},"程":{"docs":{},"中":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}},"处":{"docs":{},"理":{"docs":{},"大":{"docs":{},"量":{"docs":{},"数":{"docs":{},"据":{"docs":{},"或":{"docs":{},"高":{"docs":{},"数":{"docs":{},"据":{"docs":{},"速":{"docs":{},"率":{"docs":{},"的":{"docs":{},"应":{"docs":{},"用":{"docs":{},"中":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}},"很":{"docs":{},"多":{"docs":{},"情":{"docs":{},"况":{"docs":{},"下":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}},"板":{"docs":{},"级":{"docs":{},"验":{"docs":{},"证":{"docs":{},"与":{"docs":{},"调":{"docs":{},"试":{"docs":{},"方":{"docs":{},"面":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}},"每":{"docs":{},"一":{"docs":{},"个":{"docs":{},"模":{"docs":{},"块":{"docs":{},"是":{"docs":{},"按":{"docs":{},"照":{"docs":{},"空":{"docs":{},"间":{"docs":{},"分":{"docs":{},"布":{"docs":{},"并":{"docs":{},"行":{"docs":{},"执":{"docs":{},"行":{"docs":{},"的":{"docs":{},";":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}},"电":{"docs":{},"子":{"docs":{},"设":{"docs":{},"计":{"docs":{},"行":{"docs":{},"业":{"docs":{},"得":{"docs":{},"到":{"docs":{},"了":{"docs":{},"广":{"docs":{},"泛":{"docs":{},"的":{"docs":{},"认":{"docs":{},"同":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}},"芯":{"docs":{},"片":{"docs":{},"验":{"docs":{},"证":{"docs":{},"领":{"docs":{},"域":{"docs":{},"的":{"docs":{},"缺":{"docs":{},"陷":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}},"使":{"docs":{},"用":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.008746355685131196}}}},"复":{"docs":{},"杂":{"docs":{},"系":{"docs":{},"统":{"docs":{},"中":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}},"搭":{"docs":{},"建":{"docs":{},"基":{"docs":{},"于":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}},"满":{"docs":{},"足":{"docs":{},"一":{"docs":{},"定":{"docs":{},"时":{"docs":{},"序":{"docs":{},"的":{"docs":{},"条":{"docs":{},"件":{"docs":{},"下":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}},"简":{"docs":{},"单":{"docs":{},"的":{"docs":{},"双":{"docs":{},"端":{"docs":{},"口":{"docs":{},"模":{"docs":{},"式":{"docs":{},"下":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}},"后":{"docs":{},"续":{"docs":{},"介":{"docs":{},"绍":{"docs":{},"的":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}},"工":{"docs":{},"程":{"docs":{},"目":{"docs":{},"录":{"docs":{},"一":{"docs":{},"栏":{"docs":{},"可":{"docs":{},"以":{"docs":{},"看":{"docs":{},"到":{"docs":{},"当":{"docs":{},"前":{"docs":{},"工":{"docs":{},"程":{"docs":{},"名":{"docs":{},"及":{"docs":{},"工":{"docs":{},"程":{"docs":{},"中":{"docs":{},"包":{"docs":{},"含":{"docs":{},"的":{"docs":{},"源":{"docs":{},"文":{"docs":{},"件":{"docs":{},"、":{"docs":{},"头":{"docs":{},"文":{"docs":{},"件":{"docs":{},"等":{"docs":{},"各":{"docs":{},"种":{"docs":{},"程":{"docs":{},"序":{"docs":{},"文":{"docs":{},"件":{"docs":{},".":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"具":{"docs":{},"栏":{"docs":{},"下":{"docs":{},"方":{"docs":{},"的":{"docs":{},"快":{"docs":{},"捷":{"docs":{},"键":{"docs":{},"一":{"docs":{},"栏":{"docs":{},"则":{"docs":{},"对":{"docs":{},"应":{"docs":{},"有":{"docs":{},"新":{"docs":{},"建":{"docs":{},"文":{"docs":{},"件":{"docs":{},"、":{"docs":{},"打":{"docs":{},"开":{"docs":{},"文":{"docs":{},"件":{"docs":{},"、":{"docs":{},"复":{"docs":{},"制":{"docs":{},"和":{"docs":{},"粘":{"docs":{},"贴":{"docs":{},"、":{"docs":{},"调":{"docs":{},"试":{"docs":{},"功":{"docs":{},"能":{"docs":{},"、":{"docs":{},"编":{"docs":{},"译":{"docs":{},"代":{"docs":{},"码":{"docs":{},"等":{"docs":{},"一":{"docs":{},"系":{"docs":{},"列":{"docs":{},"常":{"docs":{},"用":{"docs":{},"菜":{"docs":{},"单":{"docs":{},"的":{"docs":{},"快":{"docs":{},"捷":{"docs":{},"键":{"docs":{},"按":{"docs":{},"钮":{"docs":{},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"中":{"docs":{},"的":{"docs":{},"快":{"docs":{},"捷":{"docs":{},"键":{"docs":{},"一":{"docs":{},"栏":{"docs":{},"对":{"docs":{},"应":{"docs":{},"有":{"docs":{},"新":{"docs":{},"建":{"docs":{},"工":{"docs":{},"程":{"docs":{},"、":{"docs":{},"新":{"docs":{},"建":{"docs":{},"文":{"docs":{},"件":{"docs":{},"、":{"docs":{},"打":{"docs":{},"开":{"docs":{},"文":{"docs":{},"件":{"docs":{},"、":{"docs":{},"复":{"docs":{},"制":{"docs":{},"和":{"docs":{},"粘":{"docs":{},"贴":{"docs":{},"、":{"docs":{},"启":{"docs":{},"动":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"工":{"docs":{},"具":{"docs":{},"等":{"docs":{},"一":{"docs":{},"系":{"docs":{},"列":{"docs":{},"常":{"docs":{},"用":{"docs":{},"菜":{"docs":{},"单":{"docs":{},"的":{"docs":{},"快":{"docs":{},"捷":{"docs":{},"键":{"docs":{},"按":{"docs":{},"钮":{"docs":{},",":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"作":{"docs":{},"中":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}},"快":{"docs":{},"捷":{"docs":{},"键":{"docs":{},"一":{"docs":{},"栏":{"docs":{},"则":{"docs":{},"对":{"docs":{},"应":{"docs":{},"有":{"docs":{},"新":{"docs":{},"建":{"docs":{},"文":{"docs":{},"件":{"docs":{},"、":{"docs":{},"打":{"docs":{},"开":{"docs":{},"文":{"docs":{},"件":{"docs":{},"、":{"docs":{},"复":{"docs":{},"制":{"docs":{},"和":{"docs":{},"粘":{"docs":{},"贴":{"docs":{},"、":{"docs":{},"调":{"docs":{},"试":{"docs":{},"功":{"docs":{},"能":{"docs":{},"、":{"docs":{},"编":{"docs":{},"译":{"docs":{},"代":{"docs":{},"码":{"docs":{},"等":{"docs":{},"一":{"docs":{},"系":{"docs":{},"列":{"docs":{},"常":{"docs":{},"用":{"docs":{},"菜":{"docs":{},"单":{"docs":{},"的":{"docs":{},"快":{"docs":{},"捷":{"docs":{},"键":{"docs":{},"按":{"docs":{},"钮":{"docs":{},",":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"进":{"docs":{},"入":{"docs":{},"调":{"docs":{},"试":{"docs":{},"模":{"docs":{},"式":{"docs":{},"时":{"docs":{},",":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}}}}}}}}},"文":{"docs":{},"件":{"docs":{},"管":{"docs":{},"理":{"docs":{},"一":{"docs":{},"栏":{"docs":{},"可":{"docs":{},"以":{"docs":{},"看":{"docs":{},"到":{"docs":{},"当":{"docs":{},"前":{"docs":{},"工":{"docs":{},"程":{"docs":{},"名":{"docs":{},"及":{"docs":{},"工":{"docs":{},"程":{"docs":{},"中":{"docs":{},"包":{"docs":{},"含":{"docs":{},"的":{"docs":{},"源":{"docs":{},"文":{"docs":{},"件":{"docs":{},"、":{"docs":{},"头":{"docs":{},"文":{"docs":{},"件":{"docs":{},"等":{"docs":{},"各":{"docs":{},"种":{"docs":{},"程":{"docs":{},"序":{"docs":{},"文":{"docs":{},"件":{"docs":{},".":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"m":{"docs":{},"o":{"docs":{},"d":{"docs":{},"e":{"docs":{},"l":{"docs":{},"s":{"docs":{},"i":{"docs":{},"m":{"docs":{},"官":{"docs":{},"网":{"docs":{},"上":{"docs":{},"可":{"docs":{},"以":{"docs":{},"下":{"docs":{},"载":{"docs":{},"到":{"docs":{},"免":{"docs":{},"费":{"docs":{},"版":{"docs":{},",":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02}}}}}}}}}}}}}}}}}}}}}},"仿":{"docs":{},"真":{"docs":{},"开":{"docs":{},"始":{"docs":{},"以":{"docs":{},"后":{"docs":{},",":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02}}}}}}}}},"“":{"docs":{},"c":{"docs":{},"o":{"docs":{},"r":{"docs":{},"t":{"docs":{},"e":{"docs":{},"x":{"docs":{},"m":{"0":{"docs":{},"_":{"docs":{},"s":{"docs":{},"o":{"docs":{},"c":{"docs":{},"/":{"docs":{},"t":{"docs":{},"a":{"docs":{},"s":{"docs":{},"k":{"1":{"docs":{},"/":{"docs":{},"r":{"docs":{},"t":{"docs":{},"l":{"docs":{},"/":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}},"docs":{}}}}}}}}}}},"docs":{}}}}}}}}},"已":{"docs":{},"有":{"docs":{},"的":{"docs":{},"代":{"docs":{},"码":{"docs":{},"基":{"docs":{},"础":{"docs":{},"上":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}},"端":{"docs":{},"口":{"docs":{},"参":{"docs":{},"数":{"docs":{},"部":{"docs":{},"分":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}},"顶":{"docs":{},"层":{"docs":{},"文":{"docs":{},"件":{"docs":{},"中":{"docs":{},"将":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}},"实":{"docs":{},"验":{"docs":{},"二":{"docs":{},"中":{"docs":{},",":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608}}}}},"考":{"docs":{},"试":{"docs":{},"中":{"docs":{},"获":{"docs":{},"得":{"docs":{},"高":{"docs":{},"分":{"docs":{},"的":{"docs":{},"途":{"docs":{},"径":{"docs":{},"只":{"docs":{},"有":{"docs":{},"一":{"docs":{},"条":{"docs":{},":":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}},"习":{"docs":{},"报":{"docs":{},"名":{"docs":{},"时":{"docs":{},"选":{"docs":{},"择":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}},"公":{"docs":{},"开":{"docs":{},"的":{"docs":{},"地":{"docs":{},"方":{"docs":{},"分":{"docs":{},"享":{"docs":{},"你":{"docs":{},"解":{"docs":{},"决":{"docs":{},"问":{"docs":{},"题":{"docs":{},"的":{"docs":{},"思":{"docs":{},"路":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}},"研":{"docs":{},"究":{"docs":{},"生":{"docs":{},"阶":{"docs":{},"段":{"docs":{},"选":{"docs":{},"择":{"docs":{},"实":{"docs":{},"验":{"docs":{},"课":{"docs":{},"程":{"docs":{},"「":{"docs":{},"片":{"docs":{},"上":{"docs":{},"系":{"docs":{},"统":{"docs":{},"设":{"docs":{},"计":{"docs":{},"与":{"docs":{},"实":{"docs":{},"现":{"docs":{},"」":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}}},"选":{"docs":{},"择":{"docs":{},"本":{"docs":{},"课":{"docs":{},"程":{"docs":{},"的":{"docs":{},"后":{"docs":{},"半":{"docs":{},"学":{"docs":{},"期":{"docs":{},"选":{"docs":{},"择":{"docs":{},"挑":{"docs":{},"战":{"docs":{},"性":{"docs":{},"课":{"docs":{},"程":{"docs":{},"「":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"与":{"docs":{},"片":{"docs":{},"上":{"docs":{},"系":{"docs":{},"统":{"docs":{},"设":{"docs":{},"计":{"docs":{},"」":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"外":{"docs":{},"部":{"docs":{},"资":{"docs":{},"源":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}},"如":{"docs":{},"何":{"docs":{},"提":{"docs":{},"交":{"docs":{},"实":{"docs":{},"验":{"docs":{},"报":{"docs":{},"告":{"docs":{},"请":{"docs":{},"大":{"docs":{},"家":{"docs":{},"按":{"docs":{},"每":{"docs":{},"一":{"docs":{},"次":{"docs":{},"实":{"docs":{},"验":{"docs":{},"的":{"docs":{},"要":{"docs":{},"求":{"docs":{},",":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}}}}}}}}}}}}}},"召":{"docs":{},"唤":{"docs":{},"\"":{"docs":{},"沉":{"docs":{},"睡":{"docs":{},"的":{"docs":{},"软":{"docs":{},"件":{"docs":{},"\"":{"docs":{"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":5.05}}}}}}}}}}},"处":{"docs":{},"理":{"docs":{},"请":{"docs":{},"自":{"docs":{},"行":{"docs":{},"脑":{"docs":{},"补":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}},"果":{"docs":{},"你":{"docs":{},"做":{"docs":{},"了":{"docs":{},"以":{"docs":{},"上":{"docs":{},"尝":{"docs":{},"试":{"docs":{},",":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}},"遇":{"docs":{},"到":{"docs":{},"问":{"docs":{},"题":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}},"想":{"docs":{},"要":{"docs":{},"新":{"docs":{},"的":{"docs":{},"玩":{"docs":{},"法":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}},"从":{"docs":{},"完":{"docs":{},"全":{"docs":{},"的":{"docs":{},"裸":{"docs":{},"核":{"docs":{},"开":{"docs":{},"始":{"docs":{},"设":{"docs":{},"计":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}}}}},"在":{"docs":{},"没":{"docs":{},"有":{"docs":{},"亲":{"docs":{},"手":{"docs":{},"做":{"docs":{},"实":{"docs":{},"验":{"docs":{},"的":{"docs":{},"前":{"docs":{},"提":{"docs":{},"下":{"docs":{},"写":{"docs":{},"出":{"docs":{},"了":{"docs":{},"实":{"docs":{},"验":{"docs":{},"报":{"docs":{},"告":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}},"很":{"docs":{},"强":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}},"独":{"docs":{},"立":{"docs":{},"思":{"docs":{},"考":{"docs":{},"并":{"docs":{},"投":{"docs":{},"入":{"docs":{},"了":{"docs":{},"很":{"docs":{},"多":{"docs":{},"时":{"docs":{},"间":{"docs":{},"依":{"docs":{},"然":{"docs":{},"无":{"docs":{},"法":{"docs":{},"正":{"docs":{},"常":{"docs":{},"完":{"docs":{},"成":{"docs":{},"实":{"docs":{},"验":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}}}},"经":{"docs":{},"过":{"docs":{},"思":{"docs":{},"考":{"docs":{},"和":{"docs":{},"不":{"docs":{},"懈":{"docs":{},"努":{"docs":{},"力":{"docs":{},"依":{"docs":{},"然":{"docs":{},"有":{"docs":{},"无":{"docs":{},"法":{"docs":{},"解":{"docs":{},"决":{"docs":{},"的":{"docs":{},"问":{"docs":{},"题":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}},"认":{"docs":{},"为":{"docs":{},"现":{"docs":{},"在":{"docs":{},"的":{"docs":{},"难":{"docs":{},"度":{"docs":{},"依":{"docs":{},"然":{"docs":{},"过":{"docs":{},"高":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}},"使":{"docs":{},"用":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}},"嵌":{"docs":{},"入":{"docs":{},"式":{"docs":{},"进":{"docs":{},"行":{"docs":{},"控":{"docs":{},"制":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}},"发":{"docs":{},"现":{"docs":{},"功":{"docs":{},"能":{"docs":{},"不":{"docs":{},"对":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}},"没":{"docs":{},"有":{"docs":{},"时":{"docs":{},"钟":{"docs":{},"树":{"docs":{},"结":{"docs":{},"构":{"docs":{},"的":{"docs":{},"存":{"docs":{},"在":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}},"用":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}},"产":{"docs":{},"品":{"docs":{},"在":{"docs":{},"市":{"docs":{},"场":{"docs":{},"窗":{"docs":{},"口":{"docs":{},"中":{"docs":{},"发":{"docs":{},"布":{"docs":{},"太":{"docs":{},"晚":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}},"原":{"docs":{},"型":{"docs":{},"环":{"docs":{},"境":{"docs":{},"没":{"docs":{},"有":{"docs":{},"引":{"docs":{},"起":{"docs":{},"故":{"docs":{},"障":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}},"碰":{"docs":{},"巧":{"docs":{},"产":{"docs":{},"生":{"docs":{},"了":{"docs":{},"极":{"docs":{},"端":{"docs":{},"情":{"docs":{},"况":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}},"在":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}},"要":{"docs":{},"使":{"docs":{},"用":{"docs":{},"的":{"docs":{},"话":{"docs":{},"应":{"docs":{},"该":{"docs":{},"怎":{"docs":{},"样":{"docs":{},"使":{"docs":{},"用":{"docs":{},"?":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}},"将":{"docs":{},"k":{"docs":{},"e":{"docs":{},"y":{"1":{"docs":{},"设":{"docs":{},"置":{"docs":{},"为":{"docs":{},"低":{"docs":{},"电":{"docs":{},"平":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}},"docs":{}}}}},"想":{"docs":{},"要":{"docs":{},"运":{"docs":{},"行":{"docs":{},"编":{"docs":{},"写":{"docs":{},"好":{"docs":{},"的":{"docs":{},"软":{"docs":{},"件":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}}}}}}},"对":{"docs":{},"这":{"docs":{},"部":{"docs":{},"分":{"docs":{},"不":{"docs":{},"熟":{"docs":{},"悉":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}},"我":{"docs":{},"们":{"docs":{},"认":{"docs":{},"为":{"docs":{},"你":{"docs":{},"提":{"docs":{},"出":{"docs":{},"的":{"docs":{},"意":{"docs":{},"见":{"docs":{},"对":{"docs":{},"本":{"docs":{},"实":{"docs":{},"验":{"docs":{},"的":{"docs":{},"改":{"docs":{},"进":{"docs":{},"有":{"docs":{},"重":{"docs":{},"大":{"docs":{},"意":{"docs":{},"义":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}}}}},"下":{"docs":{},"图":{"docs":{},"所":{"docs":{},"示":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}},"乘":{"docs":{},"累":{"docs":{},"加":{"docs":{},"(":{"docs":{},"m":{"docs":{},"a":{"docs":{},"c":{"docs":{},")":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}},"上":{"docs":{},"图":{"docs":{},".":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}},"所":{"docs":{},"示":{"docs":{},",":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608}}}}}}}},"实":{"docs":{},"验":{"docs":{},"前":{"docs":{},"阅":{"docs":{},"读":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}},"报":{"docs":{},"告":{"docs":{},"提":{"docs":{},"交":{"docs":{},"邮":{"docs":{},"箱":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}},"也":{"docs":{},"很":{"docs":{},"复":{"docs":{},"杂":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}},"内":{"docs":{},"容":{"docs":{},"经":{"docs":{},"过":{"docs":{},"几":{"docs":{},"次":{"docs":{},"版":{"docs":{},"本":{"docs":{},"迭":{"docs":{},"代":{"docs":{},"以":{"docs":{},"后":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}},"考":{"docs":{},"试":{"docs":{},"时":{"docs":{},"我":{"docs":{},"们":{"docs":{},"会":{"docs":{},"给":{"docs":{},"出":{"docs":{},"比":{"docs":{},"特":{"docs":{},"流":{"docs":{},"文":{"docs":{},"件":{"docs":{},"和":{"docs":{},"挖":{"docs":{},"空":{"docs":{},"后":{"docs":{},"的":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"程":{"docs":{},"序":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}}}}},"现":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}},"不":{"docs":{},"同":{"docs":{},"的":{"docs":{},"电":{"docs":{},"路":{"docs":{},"功":{"docs":{},"能":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}},"更":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"的":{"docs":{},"功":{"docs":{},"能":{"docs":{},"的":{"docs":{},"同":{"docs":{},"时":{"docs":{},"拥":{"docs":{},"有":{"docs":{},"更":{"docs":{},"强":{"docs":{},"的":{"docs":{},"性":{"docs":{},"能":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}},"的":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}},"功":{"docs":{},"能":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}},"为":{"docs":{},"目":{"docs":{},"标":{"docs":{},"的":{"docs":{},"复":{"docs":{},"杂":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}},"简":{"docs":{},"单":{"docs":{},"的":{"docs":{},"功":{"docs":{},"能":{"docs":{},"模":{"docs":{},"块":{"docs":{},"后":{"docs":{},"将":{"docs":{},"其":{"docs":{},"连":{"docs":{},"接":{"docs":{},"实":{"docs":{},"现":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"的":{"docs":{},"功":{"docs":{},"能":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}},"完":{"docs":{},"总":{"docs":{},"线":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"模":{"docs":{},"块":{"docs":{},"后":{"docs":{},",":{"docs":{},"向":{"docs":{},"s":{"docs":{},"o":{"docs":{},"c":{"docs":{},"中":{"docs":{},"添":{"docs":{},"加":{"docs":{},"存":{"docs":{},"储":{"docs":{},"指":{"docs":{},"令":{"docs":{},"的":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}}}}}}}}}}}}}},"你":{"docs":{},"的":{"docs":{},"首":{"docs":{},"个":{"docs":{"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":2.5454545454545454}}}}}}},"际":{"docs":{},"是":{"docs":{},"由":{"docs":{},"互":{"docs":{},"连":{"docs":{},"的":{"docs":{},"层":{"docs":{},"次":{"docs":{},"结":{"docs":{},"构":{"docs":{},"决":{"docs":{},"定":{"docs":{},"的":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}},"将":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}},"符":{"docs":{},"合":{"docs":{},"规":{"docs":{},"范":{"docs":{},"的":{"docs":{},"实":{"docs":{},"验":{"docs":{},"报":{"docs":{},"告":{"docs":{},"提":{"docs":{},"交":{"docs":{},"至":{"docs":{},"自":{"docs":{},"己":{"docs":{},"所":{"docs":{},"在":{"docs":{},"班":{"docs":{},"级":{"docs":{},"对":{"docs":{},"应":{"docs":{},"的":{"docs":{},"邮":{"docs":{},"箱":{"docs":{},".":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}}}}}}}}}}}}}}}}}}},"会":{"docs":{},"导":{"docs":{},"致":{"docs":{},"大":{"docs":{},"量":{"docs":{},"的":{"docs":{},"资":{"docs":{},"源":{"docs":{},"浪":{"docs":{},"费":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}},"在":{"docs":{},"下":{"docs":{},"一":{"docs":{},"节":{"docs":{},"具":{"docs":{},"体":{"docs":{},"介":{"docs":{},"绍":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"硬":{"docs":{},"核":{"docs":{},"嵌":{"docs":{},"入":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}},"数":{"docs":{},"字":{"docs":{},"信":{"docs":{},"号":{"docs":{},"转":{"docs":{},"换":{"docs":{},"为":{"docs":{},"模":{"docs":{},"拟":{"docs":{},"信":{"docs":{},"号":{"docs":{},"输":{"docs":{},"出":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},"作":{"docs":{},"为":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}},"已":{"docs":{},"有":{"docs":{},"模":{"docs":{},"块":{"docs":{},"添":{"docs":{},"加":{"docs":{},"至":{"docs":{},"设":{"docs":{},"计":{"docs":{},"中":{"docs":{},")":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}}}},"指":{"docs":{},"令":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"连":{"docs":{},"入":{"docs":{},"s":{"docs":{},"o":{"docs":{},"c":{"docs":{},"中":{"docs":{},"。":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}}}}}},"尝":{"docs":{},"试":{"docs":{},"使":{"docs":{},"用":{"docs":{},"搜":{"docs":{},"索":{"docs":{},"引":{"docs":{},"擎":{"docs":{},"(":{"docs":{},"只":{"docs":{},"推":{"docs":{},"荐":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}}}}}}},"廖":{"docs":{},"永":{"docs":{},"波":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}},"授":{"docs":{},"课":{"docs":{},"教":{"docs":{},"师":{"docs":{},"(":{"docs":{},"排":{"docs":{},"名":{"docs":{},"不":{"docs":{},"分":{"docs":{},"先":{"docs":{},"后":{"docs":{},")":{"docs":{},":":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}},"开":{"docs":{},"工":{"docs":{},"了":{"docs":{},"!":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}},"发":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}},"板":{"docs":{},"和":{"docs":{},"各":{"docs":{},"类":{"docs":{},"开":{"docs":{},"发":{"docs":{},"工":{"docs":{},"具":{"docs":{},"软":{"docs":{},"件":{"docs":{},"是":{"docs":{},"我":{"docs":{},"们":{"docs":{},"学":{"docs":{},"习":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304}}}}}}}}}}}}}}}},"上":{"docs":{},"有":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}},"配":{"docs":{},"有":{"6":{"docs":{},"个":{"docs":{},"七":{"docs":{},"段":{"docs":{},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}},"docs":{}}}},"包":{"docs":{},"含":{"docs":{},"基":{"docs":{},"本":{"docs":{},"输":{"docs":{},"入":{"docs":{},"操":{"docs":{},"作":{"docs":{},"类":{"docs":{},"模":{"docs":{},"块":{"docs":{},"、":{"docs":{},"输":{"docs":{},"出":{"docs":{},"显":{"docs":{},"示":{"docs":{},"类":{"docs":{},"模":{"docs":{},"块":{"docs":{},"、":{"docs":{},"蜂":{"docs":{},"鸣":{"docs":{},"器":{"docs":{},"发":{"docs":{},"声":{"docs":{},"模":{"docs":{},"块":{"docs":{},"、":{"docs":{},"时":{"docs":{},"钟":{"docs":{},"模":{"docs":{},"块":{"docs":{},"、":{"docs":{},"i":{"docs":{},"/":{"docs":{},"o":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"类":{"docs":{},"模":{"docs":{},"块":{"docs":{},"、":{"docs":{},"存":{"docs":{},"储":{"docs":{},"类":{"docs":{},"模":{"docs":{},"块":{"docs":{},"及":{"docs":{},"电":{"docs":{},"源":{"docs":{},"模":{"docs":{},"块":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"在":{"docs":{},"设":{"docs":{},"计":{"docs":{},"之":{"docs":{},"初":{"docs":{},"便":{"docs":{},"将":{"docs":{},"调":{"docs":{},"试":{"docs":{},"电":{"docs":{},"路":{"docs":{},"封":{"docs":{},"装":{"docs":{},"在":{"docs":{},"板":{"docs":{},"上":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}}}}},"带":{"docs":{},"有":{"docs":{},"t":{"docs":{},"l":{"docs":{},"c":{"7":{"5":{"2":{"8":{"docs":{},"c":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}}}}}},"的":{"docs":{},"其":{"docs":{},"他":{"docs":{},"模":{"docs":{},"块":{"docs":{},"做":{"docs":{},"一":{"docs":{},"个":{"docs":{},"简":{"docs":{},"单":{"docs":{},"的":{"docs":{},"介":{"docs":{},"绍":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}}},"者":{"docs":{},"便":{"docs":{},"可":{"docs":{},"以":{"docs":{},"通":{"docs":{},"过":{"docs":{},"编":{"docs":{},"写":{"docs":{},"软":{"docs":{},"件":{"docs":{},"程":{"docs":{},"序":{"docs":{},"利":{"docs":{},"用":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"的":{"docs":{},"强":{"docs":{},"大":{"docs":{},"控":{"docs":{},"制":{"docs":{},"能":{"docs":{},"力":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}}}}}}},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"流":{"docs":{},"程":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}},"了":{"docs":{},"第":{"docs":{},"一":{"docs":{},"版":{"docs":{},"课":{"docs":{},"程":{"docs":{},"实":{"docs":{},"验":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}},"根":{"docs":{},"等":{"docs":{},"操":{"docs":{},"作":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}},"放":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}},"始":{"docs":{},"一":{"docs":{},"条":{"docs":{},"条":{"docs":{},"地":{"docs":{},"取":{"docs":{},"指":{"docs":{},"并":{"docs":{},"执":{"docs":{},"行":{"docs":{},".":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}}}}}}}}}}}}},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"系":{"docs":{},"统":{"docs":{},"结":{"docs":{},"构":{"docs":{},"与":{"docs":{},"嵌":{"docs":{},"入":{"docs":{},"式":{"docs":{},"系":{"docs":{},"统":{"docs":{},"设":{"docs":{},"计":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}}}}}}},"+":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}},"硬":{"docs":{},"核":{"docs":{},"被":{"docs":{},"视":{"docs":{},"为":{"docs":{},"一":{"docs":{},"个":{"docs":{},"“":{"docs":{},"黑":{"docs":{},"盒":{"docs":{},"”":{"docs":{},"嵌":{"docs":{},"入":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}},"必":{"docs":{},"读":{"docs":{},"通":{"docs":{},"知":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}},"先":{"docs":{},"利":{"docs":{},"其":{"docs":{},"器":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":3.3636363636363633}}}}}}},"授":{"docs":{},"课":{"docs":{},"教":{"docs":{},"师":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}},"旭":{"docs":{},"神":{"docs":{},"(":{"docs":{},"假":{"docs":{},"设":{"docs":{},")":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}},"此":{"docs":{},"页":{"docs":{},"面":{"docs":{},"修":{"docs":{},"订":{"docs":{},"于":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608},"lab3/background.html":{"ref":"lab3/background.html","tf":0.05555555555555555},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.05555555555555555},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.05555555555555555},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.05555555555555555},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.05555555555555555},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.05},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}},"后":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}},"外":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}},"江":{"docs":{},"凯":{"docs":{},"(":{"docs":{},"假":{"docs":{},"设":{"docs":{},")":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}},"相":{"docs":{},"同":{"docs":{},"方":{"docs":{},"式":{"docs":{},"共":{"docs":{},"享":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608},"lab3/background.html":{"ref":"lab3/background.html","tf":0.05555555555555555},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.05555555555555555},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.05555555555555555},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.05555555555555555},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.05555555555555555},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.05},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.016129032258064516}}}}}}},"当":{"docs":{},"于":{"docs":{},"模":{"docs":{},"型":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}},"积":{"docs":{},"木":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}},"比":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}},"反":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}},"应":{"docs":{},"引":{"docs":{},"脚":{"docs":{},"输":{"docs":{},"入":{"docs":{},"低":{"docs":{},"电":{"docs":{},"平":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}},"高":{"docs":{},"电":{"docs":{},"平":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}},"信":{"docs":{},"大":{"docs":{},"家":{"docs":{},"会":{"docs":{},"对":{"docs":{},"软":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"协":{"docs":{},"同":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{},"思":{"docs":{},"想":{"docs":{},"有":{"docs":{},"更":{"docs":{},"深":{"docs":{},"的":{"docs":{},"理":{"docs":{},"解":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}}}}}}}}}}}}}}}}},"问":{"docs":{},"题":{"docs":{},"能":{"docs":{},"够":{"docs":{},"迎":{"docs":{},"刃":{"docs":{},"而":{"docs":{},"解":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}},"关":{"docs":{},"的":{"docs":{},"企":{"docs":{},"业":{"docs":{},"和":{"docs":{},"实":{"docs":{},"习":{"docs":{},"岗":{"docs":{},"位":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}},"知":{"docs":{},"乎":{"docs":{},"专":{"docs":{},"栏":{"docs":{},"(":{"docs":{},"如":{"docs":{},"果":{"docs":{},"不":{"docs":{},"熟":{"docs":{},"悉":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}}}}},"站":{"docs":{},"录":{"docs":{},"播":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}},"视":{"docs":{},"频":{"docs":{},"自":{"docs":{},"学":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}},"署":{"docs":{},"名":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608},"lab3/background.html":{"ref":"lab3/background.html","tf":0.05555555555555555},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.05555555555555555},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.05555555555555555},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.05555555555555555},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.05555555555555555},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.05},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}},"许":{"docs":{},"可":{"docs":{},"协":{"docs":{},"议":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}},"发":{"docs":{},"布":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608},"lab3/background.html":{"ref":"lab3/background.html","tf":0.05555555555555555},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.05555555555555555},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.05555555555555555},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.05555555555555555},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.05555555555555555},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.05},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}},"多":{"docs":{},"h":{"docs":{},"l":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}},"请":{"docs":{},"先":{"docs":{},"阅":{"docs":{},"读":{"docs":{},"常":{"docs":{},"见":{"docs":{},"问":{"docs":{},"题":{"docs":{},".":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}}},"向":{"docs":{},"助":{"docs":{},"教":{"docs":{},"或":{"docs":{},"老":{"docs":{},"师":{"docs":{},"提":{"docs":{},"问":{"docs":{},".":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}}}},"知":{"docs":{},"悉":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}},"课":{"docs":{},"程":{"docs":{},"实":{"docs":{},"验":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}},"分":{"docs":{},"为":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}},"的":{"docs":{},"构":{"docs":{},"成":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}},"后":{"docs":{},"于":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}},"组":{"docs":{},"教":{"docs":{},"师":{"docs":{},"组":{"docs":{},"长":{"docs":{},":":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}},"邓":{"docs":{},"兴":{"docs":{},"成":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}},"采":{"docs":{},"用":{"docs":{},"知":{"docs":{},"识":{"docs":{},"共":{"docs":{},"享":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608},"lab3/background.html":{"ref":"lab3/background.html","tf":0.05555555555555555},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.05555555555555555},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.05555555555555555},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.05555555555555555},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.05555555555555555},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.05},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}},"阅":{"docs":{},"读":{"docs":{},"官":{"docs":{},"方":{"docs":{},"文":{"docs":{},"档":{"docs":{},".":{"docs":{"./":{"ref":"./","tf":0.017857142857142856}}}}}}}}},"非":{"docs":{},"商":{"docs":{},"业":{"docs":{},"性":{"docs":{},"使":{"docs":{},"用":{"docs":{"./":{"ref":"./","tf":0.017857142857142856},"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667},"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":0.045454545454545456},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608},"lab3/background.html":{"ref":"lab3/background.html","tf":0.05555555555555555},"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":0.05555555555555555},"lab3/GPIO.html":{"ref":"lab3/GPIO.html","tf":0.05555555555555555},"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":0.05555555555555555},"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":0.05555555555555555},"lab4/introduction.html":{"ref":"lab4/introduction.html","tf":0.05},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.016129032258064516}}}}}}}},"上":{"docs":{},"搭":{"docs":{},"建":{"docs":{},"一":{"docs":{},"个":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304}}}}}},"世":{"docs":{},"纪":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}},"实":{"docs":{},"现":{"docs":{},"的":{"docs":{},"加":{"docs":{},"速":{"docs":{},"电":{"docs":{},"路":{"docs":{},"进":{"docs":{},"行":{"docs":{},"运":{"docs":{},"算":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}},"时":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}},"完":{"docs":{},"全":{"docs":{},"实":{"docs":{},"现":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}},"构":{"docs":{},"建":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}},"原":{"docs":{},"型":{"docs":{},",":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304}}},"上":{"docs":{},"的":{"docs":{},"任":{"docs":{},"何":{"docs":{},"操":{"docs":{},"作":{"docs":{},"都":{"docs":{},"代":{"docs":{},"表":{"docs":{},"所":{"docs":{},"有":{"docs":{},"器":{"docs":{},"件":{"docs":{},"环":{"docs":{},"境":{"docs":{},"操":{"docs":{},"作":{"docs":{},"条":{"docs":{},"件":{"docs":{},"的":{"docs":{},"有":{"docs":{},"限":{"docs":{},"子":{"docs":{},"集":{"docs":{},"(":{"docs":{},"以":{"docs":{},"及":{"docs":{},"不":{"docs":{},"同":{"docs":{},"的":{"docs":{},"物":{"docs":{},"理":{"docs":{},"实":{"docs":{},"现":{"docs":{},")":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"运":{"docs":{},"行":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}},"环":{"docs":{},"境":{"docs":{},"也":{"docs":{},"用":{"docs":{},"于":{"docs":{},"同":{"docs":{},"时":{"docs":{},"调":{"docs":{},"试":{"docs":{},"印":{"docs":{},"制":{"docs":{},"电":{"docs":{},"路":{"docs":{},"板":{"docs":{},"(":{"docs":{},"具":{"docs":{},"有":{"docs":{},"插":{"docs":{},"座":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}}}}}}},"的":{"docs":{},"重":{"docs":{},"要":{"docs":{},"性":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}},"设":{"docs":{},"计":{"docs":{},"缩":{"docs":{},"短":{"docs":{},"了":{"docs":{},"产":{"docs":{},"品":{"docs":{},"的":{"docs":{},"面":{"docs":{},"市":{"docs":{},"时":{"docs":{},"间":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}},"验":{"docs":{},"证":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}},"是":{"docs":{},"非":{"docs":{},"常":{"docs":{},"重":{"docs":{},"要":{"docs":{},"的":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}},"环":{"docs":{},"境":{"docs":{},"中":{"docs":{},"很":{"docs":{},"难":{"docs":{},"实":{"docs":{},"现":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}},"的":{"docs":{},"局":{"docs":{},"限":{"docs":{},"性":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}},"确":{"docs":{},"实":{"docs":{},"提":{"docs":{},"高":{"docs":{},"了":{"docs":{},"验":{"docs":{},"证":{"docs":{},"的":{"docs":{},"效":{"docs":{},"率":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}},"阶":{"docs":{},"段":{"docs":{},"发":{"docs":{},"现":{"docs":{},"问":{"docs":{},"题":{"docs":{},"并":{"docs":{},"及":{"docs":{},"时":{"docs":{},"修":{"docs":{},"改":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}},"系":{"docs":{},"统":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}},"有":{"docs":{},"的":{"docs":{},"课":{"docs":{},"程":{"docs":{},"内":{"docs":{},"容":{"docs":{},"已":{"docs":{},"不":{"docs":{},"适":{"docs":{},"宜":{"docs":{},"于":{"docs":{},"培":{"docs":{},"养":{"docs":{},"集":{"docs":{},"成":{"docs":{},"电":{"docs":{},"路":{"docs":{},"设":{"docs":{},"计":{"docs":{},"人":{"docs":{},"才":{"docs":{},".":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}}}}}}},"工":{"docs":{},"欲":{"docs":{},"善":{"docs":{},"其":{"docs":{},"事":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":3.3636363636363633}}}}}},"具":{"docs":{},"只":{"docs":{},"关":{"docs":{},"注":{"docs":{},"数":{"docs":{},"据":{"docs":{},"路":{"docs":{},"径":{"docs":{},"综":{"docs":{},"合":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}},"在":{"docs":{},"优":{"docs":{},"化":{"docs":{},"现":{"docs":{},"实":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"指":{"docs":{},"标":{"docs":{},"方":{"docs":{},"面":{"docs":{},"都":{"docs":{},"很":{"docs":{},"弱":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}},"提":{"docs":{},"供":{"docs":{},"广":{"docs":{},"泛":{"docs":{},"的":{"docs":{},"语":{"docs":{},"言":{"docs":{},"覆":{"docs":{},"盖":{"docs":{},"范":{"docs":{},"围":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}},"特":{"docs":{},"定":{"docs":{},"平":{"docs":{},"台":{"docs":{},"上":{"docs":{},"利":{"docs":{},"用":{"docs":{},"性":{"docs":{},"能":{"docs":{},"优":{"docs":{},"化":{"docs":{},"和":{"docs":{},"高":{"docs":{},"能":{"docs":{},"效":{"docs":{},"的":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}},"对":{"docs":{},"这":{"docs":{},"方":{"docs":{},"面":{"docs":{},"的":{"docs":{},"支":{"docs":{},"持":{"docs":{},"不":{"docs":{},"够":{"docs":{},"好":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}},"提":{"docs":{},"高":{"docs":{},"了":{"docs":{},"设":{"docs":{},"计":{"docs":{},"抽":{"docs":{},"象":{"docs":{},"层":{"docs":{},"次":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}},"时":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}},"显":{"docs":{},"然":{"docs":{},"领":{"docs":{},"先":{"docs":{},"于":{"docs":{},"时":{"docs":{},"代":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}},"的":{"docs":{},"厂":{"docs":{},"商":{"docs":{},"通":{"docs":{},"常":{"docs":{},"都":{"docs":{},"会":{"docs":{},"开":{"docs":{},"发":{"docs":{},"一":{"docs":{},"套":{"docs":{},"与":{"docs":{},"之":{"docs":{},"搭":{"docs":{},"配":{"docs":{},"使":{"docs":{},"用":{"docs":{},"的":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"描":{"docs":{},"述":{"docs":{},"语":{"docs":{},"言":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}}},"时":{"docs":{},"序":{"docs":{},"分":{"docs":{},"析":{"docs":{},"功":{"docs":{},"能":{"docs":{},"已":{"docs":{},"经":{"docs":{},"非":{"docs":{},"常":{"docs":{},"强":{"docs":{},"大":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}},"要":{"docs":{},"求":{"docs":{},"用":{"docs":{},"户":{"docs":{},"将":{"docs":{},"详":{"docs":{},"细":{"docs":{},"的":{"docs":{},"时":{"docs":{},"序":{"docs":{},"和":{"docs":{},"接":{"docs":{},"口":{"docs":{},"信":{"docs":{},"息":{"docs":{},"以":{"docs":{},"及":{"docs":{},"综":{"docs":{},"合":{"docs":{},"约":{"docs":{},"束":{"docs":{},"嵌":{"docs":{},"入":{"docs":{},"到":{"docs":{},"源":{"docs":{},"代":{"docs":{},"码":{"docs":{},"中":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"输":{"docs":{},"出":{"docs":{},"的":{"docs":{},"一":{"docs":{},"些":{"docs":{},"报":{"docs":{},"告":{"docs":{},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}}}}}}}},"作":{"docs":{},"时":{"docs":{},"各":{"docs":{},"个":{"docs":{},"信":{"docs":{},"号":{"docs":{},"的":{"docs":{},"波":{"docs":{},"形":{"docs":{},".":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}}}}}}},"所":{"docs":{},"以":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304},"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.004889975550122249},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}},"一":{"docs":{},"般":{"docs":{},"采":{"docs":{},"用":{"docs":{},"在":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}},"利":{"docs":{},"用":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"中":{"docs":{},"的":{"docs":{},"d":{"docs":{},"s":{"docs":{},"p":{"docs":{},"块":{"docs":{},"进":{"docs":{},"行":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"算":{"docs":{},"术":{"docs":{},"操":{"docs":{},"作":{"docs":{},"将":{"docs":{},"会":{"docs":{},"非":{"docs":{},"常":{"docs":{},"方":{"docs":{},"便":{"docs":{},"并":{"docs":{},"且":{"docs":{},"节":{"docs":{},"省":{"docs":{},"资":{"docs":{},"源":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"原":{"docs":{},"型":{"docs":{},"验":{"docs":{},"证":{"docs":{},"依":{"docs":{},"然":{"docs":{},"有":{"docs":{},"其":{"docs":{},"局":{"docs":{},"限":{"docs":{},"性":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}}},"大":{"docs":{},"多":{"docs":{},"数":{"docs":{},"设":{"docs":{},"计":{"docs":{},"人":{"docs":{},"员":{"docs":{},"不":{"docs":{},"愿":{"docs":{},"探":{"docs":{},"索":{"docs":{},"提":{"docs":{},"高":{"docs":{},"生":{"docs":{},"产":{"docs":{},"效":{"docs":{},"率":{"docs":{},"带":{"docs":{},"来":{"docs":{},"的":{"docs":{},"潜":{"docs":{},"在":{"docs":{},"收":{"docs":{},"益":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}}}},"我":{"docs":{},"们":{"docs":{},"在":{"docs":{},"学":{"docs":{},"习":{"docs":{},"时":{"docs":{},"一":{"docs":{},"定":{"docs":{},"要":{"docs":{},"多":{"docs":{},"看":{"docs":{},"工":{"docs":{},"具":{"docs":{},"输":{"docs":{},"出":{"docs":{},"的":{"docs":{},"报":{"docs":{},"告":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}}}}},"需":{"docs":{},"要":{"docs":{},"在":{"docs":{},"译":{"docs":{},"码":{"docs":{},"模":{"docs":{},"块":{"docs":{},"插":{"docs":{},"入":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}}}},"需":{"docs":{},"要":{"docs":{},"设":{"docs":{},"计":{"docs":{},"按":{"docs":{},"键":{"docs":{},"消":{"docs":{},"抖":{"docs":{},"模":{"docs":{},"块":{"docs":{},"以":{"docs":{},"免":{"docs":{},"按":{"docs":{},"键":{"docs":{},"抖":{"docs":{},"动":{"docs":{},"带":{"docs":{},"来":{"docs":{},"未":{"docs":{},"预":{"docs":{},"期":{"docs":{},"的":{"docs":{},"系":{"docs":{},"统":{"docs":{},"错":{"docs":{},"误":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}}}}}}}}}}}}}},"软":{"docs":{},"件":{"docs":{},"编":{"docs":{},"程":{"docs":{},"部":{"docs":{},"分":{"docs":{},"主":{"docs":{},"要":{"docs":{},"考":{"docs":{},"虑":{"docs":{},"的":{"docs":{},"问":{"docs":{},"题":{"docs":{},"便":{"docs":{},"是":{"docs":{},"如":{"docs":{},"何":{"docs":{},"编":{"docs":{},"写":{"docs":{},"程":{"docs":{},"序":{"docs":{},"才":{"docs":{},"可":{"docs":{},"以":{"docs":{},"编":{"docs":{},"译":{"docs":{},"出":{"docs":{},"能":{"docs":{},"高":{"docs":{},"效":{"docs":{},"地":{"docs":{},"控":{"docs":{},"制":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"的":{"docs":{},"指":{"docs":{},"令":{"docs":{},".":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"对":{"docs":{},"于":{"docs":{},"一":{"docs":{},"次":{"docs":{},"总":{"docs":{},"线":{"docs":{},"操":{"docs":{},"作":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}}},"不":{"docs":{},"能":{"docs":{},"比":{"docs":{},"拟":{"docs":{},"的":{"docs":{},"优":{"docs":{},"势":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}},"有":{"docs":{},"的":{"docs":{},"器":{"docs":{},"件":{"docs":{},"都":{"docs":{},"被":{"docs":{},"封":{"docs":{},"装":{"docs":{},"在":{"docs":{},"同":{"docs":{},"一":{"docs":{},"硅":{"docs":{},"片":{"docs":{},"上":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}},"存":{"docs":{},"储":{"docs":{},"单":{"docs":{},"元":{"docs":{},"都":{"docs":{},"可":{"docs":{},"以":{"docs":{},"使":{"docs":{},"用":{"docs":{},"嵌":{"docs":{},"入":{"docs":{},"的":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}},"需":{"docs":{},"的":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}},"本":{"docs":{},"章":{"docs":{},"将":{"docs":{},"对":{"docs":{},"之":{"docs":{},"后":{"docs":{},"介":{"docs":{},"绍":{"docs":{},"的":{"docs":{},"实":{"docs":{},"验":{"docs":{},"内":{"docs":{},"容":{"docs":{},"中":{"docs":{},"使":{"docs":{},"用":{"docs":{},"到":{"docs":{},"的":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"平":{"docs":{},"台":{"docs":{},"和":{"docs":{},"各":{"docs":{},"种":{"docs":{},"开":{"docs":{},"发":{"docs":{},"工":{"docs":{},"具":{"docs":{},"软":{"docs":{},"件":{"docs":{},"做":{"docs":{},"简":{"docs":{},"要":{"docs":{},"的":{"docs":{},"介":{"docs":{},"绍":{"docs":{},".":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"小":{"docs":{},"结":{"docs":{"lab3/conclusion.html":{"ref":"lab3/conclusion.html","tf":10}}}}},"节":{"docs":{},"将":{"docs":{},"致":{"docs":{},"力":{"docs":{},"于":{"docs":{},"回":{"docs":{},"答":{"docs":{},"这":{"docs":{},"些":{"docs":{},"问":{"docs":{},"题":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}},"对":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}},"的":{"docs":{},"剩":{"docs":{},"余":{"docs":{},"部":{"docs":{},"分":{"docs":{},"将":{"docs":{},"对":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}},"和":{"docs":{},"接":{"docs":{},"下":{"docs":{},"来":{"docs":{},"的":{"docs":{},"三":{"docs":{},"节":{"docs":{},"将":{"docs":{},"要":{"docs":{},"介":{"docs":{},"绍":{"docs":{},"本":{"docs":{},"次":{"docs":{},"实":{"docs":{},"验":{"docs":{},"过":{"docs":{},"程":{"docs":{},"中":{"docs":{},"用":{"docs":{},"到":{"docs":{},"的":{"docs":{},"三":{"docs":{},"个":{"docs":{},"软":{"docs":{},"件":{"docs":{},":":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"书":{"docs":{},"使":{"docs":{},"用":{"docs":{},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}},"提":{"docs":{},"供":{"docs":{},"的":{"docs":{},"代":{"docs":{},"码":{"docs":{},"工":{"docs":{},"程":{"docs":{},"名":{"docs":{},"为":{"docs":{},"\"":{"docs":{},"c":{"docs":{},"o":{"docs":{},"r":{"docs":{},"t":{"docs":{},"e":{"docs":{},"x":{"docs":{},"m":{"0":{"docs":{},"_":{"docs":{},"s":{"docs":{},"o":{"docs":{},"c":{"docs":{},"\"":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}},"docs":{}}}}}}}}}}}}}}}}}}},"次":{"docs":{},"实":{"docs":{},"验":{"docs":{},"使":{"docs":{},"用":{"docs":{},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"开":{"docs":{},"发":{"docs":{},"板":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}},"开":{"docs":{},"发":{"docs":{},"板":{"docs":{},"提":{"docs":{},"供":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}},"实":{"docs":{},"验":{"docs":{},"需":{"docs":{},"要":{"docs":{},"用":{"docs":{},"到":{"docs":{},"的":{"docs":{},"工":{"docs":{},"具":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}},"门":{"docs":{},"课":{"docs":{},"程":{"docs":{},"的":{"docs":{},"助":{"docs":{},"教":{"docs":{},"经":{"docs":{},"验":{"docs":{},"丰":{"docs":{},"富":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}},"网":{"docs":{},"页":{"docs":{},"为":{"docs":{},"电":{"docs":{},"子":{"docs":{},"科":{"docs":{},"技":{"docs":{},"大":{"docs":{},"学":{"docs":{},"示":{"docs":{},"范":{"docs":{},"性":{"docs":{},"微":{"docs":{},"电":{"docs":{},"子":{"docs":{},"学":{"docs":{},"院":{"docs":{},"为":{"docs":{},"集":{"docs":{},"成":{"docs":{},"电":{"docs":{},"路":{"docs":{},"设":{"docs":{},"计":{"docs":{},"与":{"docs":{},"集":{"docs":{},"成":{"docs":{},"系":{"docs":{},"统":{"docs":{},"专":{"docs":{},"业":{"docs":{},"同":{"docs":{},"学":{"docs":{},"开":{"docs":{},"设":{"docs":{},"的":{"docs":{},"「":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"系":{"docs":{},"统":{"docs":{},"结":{"docs":{},"构":{"docs":{},"与":{"docs":{},"嵌":{"docs":{},"入":{"docs":{},"式":{"docs":{},"系":{"docs":{},"统":{"docs":{},"设":{"docs":{},"计":{"docs":{},"」":{"docs":{},"课":{"docs":{},"程":{"docs":{},"配":{"docs":{},"套":{"docs":{},"实":{"docs":{},"验":{"docs":{},"线":{"docs":{},"上":{"docs":{},"教":{"docs":{},"学":{"docs":{},"网":{"docs":{},"站":{"docs":{},".":{"docs":{},"该":{"docs":{},"课":{"docs":{},"程":{"docs":{},"前":{"docs":{},"身":{"docs":{},"为":{"docs":{},"「":{"docs":{},"微":{"docs":{},"型":{"docs":{},"计":{"docs":{},"算":{"docs":{},"机":{"docs":{},"原":{"docs":{},"理":{"docs":{},"与":{"docs":{},"接":{"docs":{},"口":{"docs":{},"技":{"docs":{},"术":{"docs":{},"」":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"课":{"docs":{},"程":{"docs":{},"以":{"docs":{},"培":{"docs":{},"养":{"docs":{},"熟":{"docs":{},"练":{"docs":{},"掌":{"docs":{},"握":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}},"配":{"docs":{},"套":{"docs":{},"实":{"docs":{},"验":{"docs":{},"主":{"docs":{},"要":{"docs":{},"讲":{"docs":{},"授":{"docs":{},"基":{"docs":{},"于":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}},"项":{"docs":{},"目":{"docs":{},"部":{"docs":{},"分":{"docs":{},"网":{"docs":{},"页":{"docs":{},"风":{"docs":{},"格":{"docs":{},"以":{"docs":{},"及":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}},"采":{"docs":{},"用":{"docs":{},"知":{"docs":{},"识":{"docs":{},"共":{"docs":{},"享":{"docs":{},"署":{"docs":{},"名":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}},"然":{"docs":{},"后":{"docs":{},"在":{"docs":{},"这":{"docs":{},"个":{"docs":{},"原":{"docs":{},"型":{"docs":{},"基":{"docs":{},"础":{"docs":{},"上":{"docs":{},"学":{"docs":{},"习":{"docs":{},"一":{"docs":{},"些":{"docs":{},"嵌":{"docs":{},"入":{"docs":{},"式":{"docs":{},"软":{"docs":{},"件":{"docs":{},"开":{"docs":{},"发":{"docs":{},"和":{"docs":{},"软":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"协":{"docs":{},"同":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{},"知":{"docs":{},"识":{"docs":{},",":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"给":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}},"将":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"代":{"docs":{},"码":{"docs":{},"与":{"docs":{},"指":{"docs":{},"令":{"docs":{},"集":{"docs":{},"对":{"docs":{},"应":{"docs":{},"生":{"docs":{},"成":{"docs":{},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}}}}}}}}}}}}}}},"由":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}},"于":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}},"本":{"docs":{},"实":{"docs":{},"验":{"docs":{},"是":{"docs":{},"在":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304}}}}}}},"时":{"docs":{},"钟":{"docs":{},"信":{"docs":{},"号":{"docs":{},"到":{"docs":{},"各":{"docs":{},"个":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"的":{"docs":{},"距":{"docs":{},"离":{"docs":{},"不":{"docs":{},"同":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}},"绝":{"docs":{},"大":{"docs":{},"多":{"docs":{},"数":{"docs":{},"应":{"docs":{},"用":{"docs":{},"都":{"docs":{},"需":{"docs":{},"要":{"docs":{},"使":{"docs":{},"用":{"docs":{},"存":{"docs":{},"储":{"docs":{},"单":{"docs":{},"元":{"docs":{},"进":{"docs":{},"行":{"docs":{},"数":{"docs":{},"据":{"docs":{},"存":{"docs":{},"储":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}}},"多":{"docs":{},"方":{"docs":{},"面":{"docs":{},"的":{"docs":{},"客":{"docs":{},"观":{"docs":{},"原":{"docs":{},"因":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}},"多":{"docs":{},"个":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}},"设":{"docs":{},"计":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}},"的":{"docs":{},"一":{"docs":{},"个":{"docs":{},"基":{"docs":{},"础":{"docs":{},".":{"docs":{"lab0/introduction.html":{"ref":"lab0/introduction.html","tf":0.030303030303030304}}}}}}}},"者":{"docs":{},"可":{"docs":{},"以":{"docs":{},"通":{"docs":{},"过":{"docs":{},"编":{"docs":{},"程":{"docs":{},"对":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}},"的":{"docs":{},"生":{"docs":{},"产":{"docs":{},"效":{"docs":{},"率":{"docs":{},"大":{"docs":{},"大":{"docs":{},"提":{"docs":{},"高":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}},"通":{"docs":{},"常":{"docs":{},"将":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"的":{"docs":{},"功":{"docs":{},"能":{"docs":{},"划":{"docs":{},"分":{"docs":{},"为":{"docs":{},"简":{"docs":{},"单":{"docs":{},"的":{"docs":{},"功":{"docs":{},"能":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}},"中":{"docs":{},"在":{"docs":{},"第":{"docs":{},"一":{"docs":{},"次":{"docs":{},"流":{"docs":{},"片":{"docs":{},"时":{"docs":{},"不":{"docs":{},"会":{"docs":{},"出":{"docs":{},"现":{"docs":{},"故":{"docs":{},"障":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}},"是":{"docs":{},"确":{"docs":{},"保":{"docs":{},"其":{"docs":{},"功":{"docs":{},"能":{"docs":{},"正":{"docs":{},"确":{"docs":{},"的":{"docs":{},"可":{"docs":{},"靠":{"docs":{},"方":{"docs":{},"法":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}},"过":{"docs":{},"程":{"docs":{},"完":{"docs":{},"成":{"docs":{},"后":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}},"不":{"docs":{},"同":{"docs":{},"之":{"docs":{},"处":{"docs":{},"在":{"docs":{},"于":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}},"人":{"docs":{},"员":{"docs":{},"在":{"docs":{},"使":{"docs":{},"用":{"docs":{},"这":{"docs":{},"个":{"docs":{},"版":{"docs":{},"本":{"docs":{},"的":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}},"公":{"docs":{},"司":{"docs":{},"更":{"docs":{},"多":{"docs":{},"地":{"docs":{},"应":{"docs":{},"用":{"docs":{},"于":{"docs":{},"实":{"docs":{},"际":{"docs":{},"开":{"docs":{},"发":{"docs":{},"工":{"docs":{},"作":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}},"师":{"docs":{},"需":{"docs":{},"要":{"docs":{},"一":{"docs":{},"个":{"docs":{},"令":{"docs":{},"人":{"docs":{},"信":{"docs":{},"服":{"docs":{},"的":{"docs":{},"理":{"docs":{},"由":{"docs":{},"来":{"docs":{},"促":{"docs":{},"使":{"docs":{},"他":{"docs":{},"们":{"docs":{},"采":{"docs":{},"用":{"docs":{},"新":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"方":{"docs":{},"法":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}}}}},"方":{"docs":{},"法":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":10.002247191011236}},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}},"所":{"docs":{},"需":{"docs":{},"的":{"docs":{},"控":{"docs":{},"制":{"docs":{},"信":{"docs":{},"号":{"docs":{},"输":{"docs":{},"入":{"docs":{},"的":{"docs":{},"数":{"docs":{},"量":{"docs":{},"应":{"docs":{},"该":{"docs":{},"最":{"docs":{},"小":{"docs":{},"化":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}}}}}},"与":{"docs":{},"集":{"docs":{},"成":{"docs":{},"、":{"docs":{},"中":{"docs":{},"断":{"docs":{},"系":{"docs":{},"统":{"docs":{},"与":{"docs":{},"人":{"docs":{},"机":{"docs":{},"接":{"docs":{},"口":{"docs":{},"等":{"docs":{},"五":{"docs":{},"个":{"docs":{},"方":{"docs":{},"面":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}}}},"置":{"docs":{},"/":{"docs":{},"复":{"docs":{},"位":{"docs":{},"和":{"docs":{},"写":{"docs":{},"使":{"docs":{},"能":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}},"为":{"docs":{},"高":{"docs":{},"电":{"docs":{},"平":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0125}}},"a":{"docs":{},"r":{"docs":{},"r":{"docs":{},"a":{"docs":{},"y":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.004889975550122249}}}}},"t":{"docs":{},"i":{"docs":{},"x":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.011661807580174927}}}}},"m":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.030303030303030304},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}},"s":{"docs":{},"i":{"docs":{},"c":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.022004889975550123},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}},"?":{"docs":{},"a":{"docs":{},"s":{"docs":{},"i":{"docs":{},"c":{"docs":{},",":{"docs":{},"全":{"docs":{},"程":{"docs":{},"a":{"docs":{},"p":{"docs":{},"p":{"docs":{},"l":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}},"和":{"docs":{},"其":{"docs":{},"他":{"docs":{},"芯":{"docs":{},"片":{"docs":{},"有":{"docs":{},"什":{"docs":{},"么":{"docs":{},"不":{"docs":{},"同":{"docs":{},"?":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}},"s":{"docs":{},"i":{"docs":{},"g":{"docs":{},"n":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}}},"n":{"docs":{},"s":{"docs":{},"i":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0044943820224719105}}}},"a":{"docs":{},"l":{"docs":{},"o":{"docs":{},"g":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}},"u":{"docs":{},"t":{"docs":{},"o":{"docs":{},"p":{"docs":{},"i":{"docs":{},"l":{"docs":{},"o":{"docs":{},"t":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0044943820224719105}}}}}}}}}},"h":{"docs":{},"b":{"docs":{},"_":{"docs":{},"l":{"docs":{},"i":{"docs":{},"t":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.043478260869565216}}}}}}}}},"h":{"docs":{},"d":{"docs":{},"l":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0058309037900874635}},")":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}},"l":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.038202247191011236}},"s":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}},"o":{"docs":{},"t":{"docs":{},"m":{"docs":{},"a":{"docs":{},"i":{"docs":{},"l":{"docs":{},".":{"docs":{},"c":{"docs":{},"o":{"docs":{},"m":{"docs":{},")":{"docs":{},"发":{"docs":{},"邮":{"docs":{},"件":{"docs":{},"详":{"docs":{},"细":{"docs":{},"讨":{"docs":{},"论":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}},"m":{"0":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608},"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}},"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}},"a":{"docs":{},"c":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}},"p":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}},"o":{"docs":{},"o":{"docs":{},"r":{"docs":{},"b":{"docs":{},"i":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}},"d":{"docs":{},"e":{"docs":{},"l":{"docs":{},"s":{"docs":{},"i":{"docs":{},"m":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":10.04},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}},"既":{"docs":{},"可":{"docs":{},"以":{"docs":{},"独":{"docs":{},"立":{"docs":{},"使":{"docs":{},"用":{"docs":{},",":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02}}}}}}}}}},"界":{"docs":{},"面":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02}}}}}}}}}},"u":{"docs":{},"n":{"docs":{},"t":{"docs":{},"a":{"docs":{},"i":{"docs":{},"n":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}},"d":{"docs":{},"k":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}}},"e":{"docs":{},"m":{"docs":{},"o":{"docs":{},"r":{"docs":{},"i":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}},"p":{"0":{"docs":{},"_":{"docs":{},"h":{"docs":{},"s":{"docs":{},"e":{"docs":{},"l":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}}}},"docs":{},"r":{"docs":{},"o":{"docs":{},"c":{"docs":{},"e":{"docs":{},"s":{"docs":{},"s":{"docs":{},"o":{"docs":{},"r":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}},"g":{"docs":{},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{},"m":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}},"i":{"docs":{},"m":{"docs":{},"e":{"docs":{},",":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.04}}}}}}},"v":{"docs":{},"t":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}},"h":{"docs":{},"i":{"docs":{},"l":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}},"a":{"docs":{},"t":{"docs":{},"h":{"docs":{},")":{"docs":{},"导":{"docs":{},"致":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{},"e":{"docs":{},"t":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}},"e":{"docs":{},"r":{"docs":{},"*":{"docs":{},"/":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}}}}}}}},"c":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}},"o":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}},"r":{"docs":{},"t":{"0":{"docs":{},"_":{"docs":{},"e":{"docs":{},"n":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.0125}}}}}},"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.012224938875305624},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.014577259475218658},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667},"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608}},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.007334963325183374}}},"、":{"docs":{},"乘":{"docs":{},"法":{"docs":{},"器":{"docs":{},"等":{"docs":{},"模":{"docs":{},"块":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.004889975550122249}}}}}}}}}},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}},"或":{"docs":{},"一":{"docs":{},"个":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}},"c":{"docs":{},"o":{"docs":{},"d":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.020833333333333332}}}}},"模":{"docs":{},"块":{"docs":{},"的":{"docs":{},"例":{"docs":{},"化":{"docs":{},"(":{"docs":{},"调":{"docs":{},"用":{"docs":{},"模":{"docs":{},"块":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}}}}}},"e":{"docs":{},"g":{"docs":{},"i":{"docs":{},"s":{"docs":{},"t":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}},"s":{"docs":{},"e":{"docs":{},"t":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0058309037900874635}}}}}},"o":{"docs":{},"u":{"docs":{},"t":{"docs":{},"e":{"docs":{},")":{"docs":{},"等":{"docs":{},"功":{"docs":{},"能":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}},"m":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}},"t":{"docs":{},"l":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.011235955056179775}},"设":{"docs":{},"计":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":10.004166666666666}},"相":{"docs":{},"比":{"docs":{},"差":{"docs":{},"不":{"docs":{},"多":{"docs":{},"甚":{"docs":{},"至":{"docs":{},"更":{"docs":{},"好":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}},"x":{"2":{"docs":{},"、":{"4":{"docs":{},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}},"docs":{}}},"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.043731778425655975}},"i":{"docs":{},"l":{"docs":{},"i":{"docs":{},"n":{"docs":{},"x":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.007334963325183374},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0044943820224719105},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.008746355685131196},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.029850746268656716},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.08}}}}}}},"在":{"docs":{},"此":{"docs":{},"处":{"docs":{},"表":{"docs":{},"示":{"docs":{},"无":{"docs":{},"论":{"docs":{},"该":{"docs":{},"位":{"docs":{},"为":{"0":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}},"docs":{}}}}}}}}}}}},"不":{"docs":{},"放":{"docs":{},"在":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}},"仅":{"docs":{},"节":{"docs":{},"约":{"docs":{},"了":{"docs":{},"时":{"docs":{},"间":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}},"会":{"docs":{},"让":{"docs":{},"某":{"docs":{},"些":{"docs":{},"同":{"docs":{},"学":{"docs":{},"失":{"docs":{},"去":{"docs":{},"锻":{"docs":{},"炼":{"docs":{},"自":{"docs":{},"己":{"docs":{},"的":{"docs":{},"机":{"docs":{},"会":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}},"能":{"docs":{},"实":{"docs":{},"现":{"docs":{},"的":{"docs":{},"模":{"docs":{},"块":{"docs":{},"：":{"docs":{},"一":{"docs":{},"个":{"docs":{},"完":{"docs":{},"整":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"一":{"docs":{},"般":{"docs":{},"不":{"docs":{},"能":{"docs":{},"在":{"docs":{},"一":{"docs":{},"片":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}}}}}}},"同":{"docs":{},"时":{"docs":{},"使":{"docs":{},"用":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}},"幸":{"docs":{},"的":{"docs":{},"是":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}},"管":{"docs":{},"是":{"docs":{},"开":{"docs":{},"关":{"docs":{},"级":{"docs":{},"描":{"docs":{},"述":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}},"会":{"docs":{},"有":{"docs":{},"写":{"docs":{},"好":{"docs":{},"的":{"docs":{},"讲":{"docs":{},"义":{"docs":{},"告":{"docs":{},"诉":{"docs":{},"你":{"docs":{},"每":{"docs":{},"一":{"docs":{},"步":{"docs":{},"该":{"docs":{},"怎":{"docs":{},"么":{"docs":{},"做":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}},"愿":{"docs":{},"意":{"docs":{},"面":{"docs":{},"对":{"docs":{},"我":{"docs":{},"们":{"docs":{},"设":{"docs":{},"置":{"docs":{},"的":{"docs":{},"挑":{"docs":{},"战":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}},"与":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553},"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}},"之":{"docs":{},"相":{"docs":{},"对":{"docs":{},"的":{"docs":{},"也":{"docs":{},"有":{"docs":{},"“":{"docs":{},"自":{"docs":{},"底":{"docs":{},"向":{"docs":{},"上":{"docs":{},"”":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"思":{"docs":{},"想":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}},"思":{"docs":{},"考":{"docs":{},"题":{"docs":{},"难":{"docs":{},"度":{"docs":{},"基":{"docs":{},"本":{"docs":{},"持":{"docs":{},"平":{"docs":{},".":{"docs":{},"我":{"docs":{},"们":{"docs":{},"强":{"docs":{},"调":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}},"且":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}},"世":{"docs":{},"纪":{"docs":{},"以":{"docs":{},"后":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}},"个":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}},"或":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}},"小":{"docs":{},"时":{"docs":{},")":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}},"拨":{"docs":{},"动":{"docs":{},"开":{"docs":{},"关":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}},"直":{"docs":{},"接":{"docs":{},"由":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}},"输":{"docs":{},"出":{"docs":{},"端":{"docs":{},"口":{"docs":{},"连":{"docs":{},"接":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}},"为":{"docs":{},"了":{"docs":{},"在":{"docs":{},"运":{"docs":{},"行":{"docs":{},"速":{"docs":{},"度":{"docs":{},"和":{"docs":{},"灵":{"docs":{},"活":{"docs":{},"性":{"docs":{},"之":{"docs":{},"间":{"docs":{},"做":{"docs":{},"权":{"docs":{},"衡":{"docs":{},"取":{"docs":{},"舍":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}},"解":{"docs":{},"决":{"docs":{},"这":{"docs":{},"类":{"docs":{},"问":{"docs":{},"题":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}},"用":{"docs":{},"户":{"docs":{},"在":{"docs":{},"使":{"docs":{},"用":{"docs":{},"此":{"docs":{},"版":{"docs":{},"本":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}},"描":{"docs":{},"述":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"的":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"电":{"docs":{},"路":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}},"与":{"docs":{},"外":{"docs":{},"界":{"docs":{},"更":{"docs":{},"好":{"docs":{},"地":{"docs":{},"进":{"docs":{},"行":{"docs":{},"通":{"docs":{},"信":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}},"方":{"docs":{},"便":{"docs":{},"使":{"docs":{},"用":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}},"实":{"docs":{},"现":{"docs":{},"上":{"docs":{},"图":{"docs":{},"所":{"docs":{},"示":{"docs":{},"的":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}},"更":{"docs":{},"好":{"docs":{},"地":{"docs":{},"理":{"docs":{},"解":{"docs":{},"本":{"docs":{},"课":{"docs":{},"程":{"docs":{},"实":{"docs":{},"验":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}},"什":{"docs":{},"么":{"docs":{},"是":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":5.006666666666667}}},"要":{"docs":{},"是":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}},"实":{"docs":{},"验":{"docs":{},"三":{"docs":{},"所":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608}}}}}}}}}},"主":{"docs":{},"要":{"docs":{},"的":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.004889975550122249}}},"体":{"docs":{},"现":{"docs":{},"在":{"docs":{},"以":{"docs":{},"下":{"docs":{},"两":{"docs":{},"个":{"docs":{},"方":{"docs":{},"面":{"docs":{},"：":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}},"关":{"docs":{},"心":{"docs":{},"的":{"docs":{},"是":{"docs":{},"电":{"docs":{},"路":{"docs":{},"的":{"docs":{},"功":{"docs":{},"能":{"docs":{},"是":{"docs":{},"否":{"docs":{},"正":{"docs":{},"确":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}},"有":{"docs":{},"以":{"docs":{},"下":{"docs":{},"几":{"docs":{},"点":{"docs":{},"原":{"docs":{},"因":{"docs":{},"：":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}},"由":{"docs":{},"工":{"docs":{},"具":{"docs":{},"栏":{"docs":{},"、":{"docs":{},"模":{"docs":{},"块":{"docs":{},"列":{"docs":{},"表":{"docs":{},"和":{"docs":{},"波":{"docs":{},"形":{"docs":{},"图":{"docs":{},"等":{"docs":{},"几":{"docs":{},"部":{"docs":{},"分":{"docs":{},"组":{"docs":{},"成":{"docs":{},",":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02}}}}}}}}}}}}}}}}}}}}}}},"界":{"docs":{},"面":{"docs":{},"也":{"docs":{},"是":{"docs":{},"由":{"docs":{},"工":{"docs":{},"具":{"docs":{},"栏":{"docs":{},"、":{"docs":{},"工":{"docs":{},"程":{"docs":{},"目":{"docs":{},"录":{"docs":{},"、":{"docs":{},"代":{"docs":{},"码":{"docs":{},"编":{"docs":{},"辑":{"docs":{},"、":{"docs":{},"调":{"docs":{},"试":{"docs":{},"信":{"docs":{},"息":{"docs":{},"组":{"docs":{},"成":{"docs":{},".":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"之":{"docs":{},"后":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"会":{"docs":{},"不":{"docs":{},"断":{"docs":{},"地":{"docs":{},"扫":{"docs":{},"描":{"docs":{},"检":{"docs":{},"测":{"docs":{},"开":{"docs":{},"关":{"docs":{},"是":{"docs":{},"否":{"docs":{},"打":{"docs":{},"开":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}},"的":{"docs":{},"流":{"docs":{},"程":{"docs":{},"便":{"docs":{},"和":{"docs":{},"手":{"docs":{},"画":{"docs":{},"电":{"docs":{},"路":{"docs":{},"的":{"docs":{},"a":{"docs":{},"s":{"docs":{},"i":{"docs":{},"c":{"docs":{},"设":{"docs":{},"计":{"docs":{},"流":{"docs":{},"程":{"docs":{},"非":{"docs":{},"常":{"docs":{},"类":{"docs":{},"似":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}},"再":{"docs":{},"添":{"docs":{},"加":{"docs":{},"其":{"docs":{},"他":{"docs":{},"外":{"docs":{},"设":{"docs":{},"即":{"docs":{},"可":{"docs":{},".":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}}}},"所":{"docs":{},"以":{"docs":{},"是":{"docs":{},"可":{"docs":{},"编":{"docs":{},"程":{"docs":{},"的":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}},"在":{"docs":{},"研":{"docs":{},"究":{"docs":{},"初":{"docs":{},"期":{"docs":{},"并":{"docs":{},"未":{"docs":{},"取":{"docs":{},"得":{"docs":{},"成":{"docs":{},"功":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}},"间":{"docs":{},"的":{"docs":{},"互":{"docs":{},"连":{"docs":{},"是":{"docs":{},"很":{"docs":{},"快":{"docs":{},"的":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}},"共":{"docs":{},"享":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}},"外":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}},"也":{"docs":{},"可":{"docs":{},"以":{"docs":{},"利":{"docs":{},"用":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"的":{"docs":{},"灵":{"docs":{},"活":{"docs":{},"性":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}},"是":{"docs":{},"一":{"docs":{},"个":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}},"被":{"docs":{},"组":{"docs":{},"织":{"docs":{},"成":{"docs":{},"任":{"docs":{},"意":{"docs":{},"位":{"docs":{},"宽":{"docs":{},"的":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}},"用":{"docs":{},"于":{"docs":{},"时":{"docs":{},"序":{"docs":{},"分":{"docs":{},"析":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}},"和":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02}}},"在":{"docs":{},"安":{"docs":{},"装":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02}}}},"快":{"docs":{},"捷":{"docs":{},"键":{"docs":{},"一":{"docs":{},"栏":{"docs":{},"选":{"docs":{},"择":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"时":{"docs":{},"间":{"docs":{},"、":{"docs":{},"启":{"docs":{},"动":{"docs":{},"或":{"docs":{},"停":{"docs":{},"止":{"docs":{},"仿":{"docs":{},"真":{"docs":{},".":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02}}}}}}}}}}}}}}}}}}}}}}}},"用":{"docs":{},"作":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}},"有":{"docs":{},"很":{"docs":{},"多":{"docs":{},"局":{"docs":{},"限":{"docs":{},"性":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}},"节":{"docs":{},"约":{"docs":{},"了":{"docs":{},"有":{"docs":{},"故":{"docs":{},"障":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"带":{"docs":{},"来":{"docs":{},"的":{"docs":{},"额":{"docs":{},"外":{"docs":{},"流":{"docs":{},"片":{"docs":{},"费":{"docs":{},"用":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}}}}}},"不":{"docs":{},"需":{"docs":{},"要":{"docs":{},"首":{"docs":{},"要":{"docs":{},"考":{"docs":{},"虑":{"docs":{},"芯":{"docs":{},"片":{"docs":{},"使":{"docs":{},"用":{"docs":{},"的":{"docs":{},"工":{"docs":{},"艺":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}},"会":{"docs":{},"有":{"docs":{},"人":{"docs":{},"像":{"docs":{},"助":{"docs":{},"教":{"docs":{},"一":{"docs":{},"样":{"docs":{},"耐":{"docs":{},"心":{"docs":{},"地":{"docs":{},"解":{"docs":{},"答":{"docs":{},"你":{"docs":{},"的":{"docs":{},"各":{"docs":{},"种":{"docs":{},"疑":{"docs":{},"问":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}},"包":{"docs":{},"括":{"docs":{},"使":{"docs":{},"用":{"docs":{},"算":{"docs":{},"术":{"docs":{},"运":{"docs":{},"算":{"docs":{},"(":{"docs":{},"如":{"docs":{},"加":{"docs":{},"法":{"docs":{},"和":{"docs":{},"乘":{"docs":{},"法":{"docs":{},")":{"docs":{},"来":{"docs":{},"描":{"docs":{},"述":{"docs":{},"电":{"docs":{},"路":{"docs":{},"的":{"docs":{},"算":{"docs":{},"术":{"docs":{},"行":{"docs":{},"为":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"更":{"docs":{},"容":{"docs":{},"易":{"docs":{},"找":{"docs":{},"出":{"docs":{},"错":{"docs":{},"误":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}},"输":{"docs":{},"出":{"docs":{},"包":{"docs":{},"含":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}},"会":{"docs":{},"破":{"docs":{},"坏":{"docs":{},"课":{"docs":{},"程":{"docs":{},"的":{"docs":{},"公":{"docs":{},"平":{"docs":{},"性":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}},"是":{"docs":{},"学":{"docs":{},"习":{"docs":{},"解":{"docs":{},"决":{"docs":{},"问":{"docs":{},"题":{"docs":{},"的":{"docs":{},"一":{"docs":{},"种":{"docs":{},"方":{"docs":{},"法":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}},"什":{"docs":{},"么":{"docs":{},"是":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"？":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}},"?":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}},"样":{"docs":{},"的":{"docs":{},"问":{"docs":{},"题":{"docs":{},"需":{"docs":{},"要":{"docs":{},"自":{"docs":{},"己":{"docs":{},"解":{"docs":{},"决":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}},"从":{"docs":{},"最":{"docs":{},"基":{"docs":{},"本":{"docs":{},"的":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"单":{"docs":{},"元":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}},"而":{"docs":{},"使":{"docs":{},"公":{"docs":{},"司":{"docs":{},"损":{"docs":{},"失":{"docs":{},"了":{"docs":{},"对":{"docs":{},"该":{"docs":{},"产":{"docs":{},"品":{"docs":{},"的":{"docs":{},"投":{"docs":{},"资":{"docs":{},"资":{"docs":{},"本":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}}},"避":{"docs":{},"免":{"docs":{},"在":{"docs":{},"流":{"docs":{},"片":{"docs":{},"以":{"docs":{},"后":{"docs":{},"再":{"docs":{},"发":{"docs":{},"现":{"docs":{},"问":{"docs":{},"题":{"docs":{},"导":{"docs":{},"致":{"docs":{},"浪":{"docs":{},"费":{"docs":{},"成":{"docs":{},"本":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}}}}}},"将":{"docs":{},"它":{"docs":{},"们":{"docs":{},"的":{"docs":{},"使":{"docs":{},"用":{"docs":{},"限":{"docs":{},"制":{"docs":{},"在":{"docs":{},"特":{"docs":{},"定":{"docs":{},"的":{"docs":{},"应":{"docs":{},"用":{"docs":{},"程":{"docs":{},"序":{"docs":{},"域":{"docs":{},"中":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}},"限":{"docs":{},"制":{"docs":{},"了":{"docs":{},"在":{"docs":{},"设":{"docs":{},"计":{"docs":{},"中":{"docs":{},"向":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}},"可":{"docs":{},"以":{"docs":{},"轻":{"docs":{},"松":{"docs":{},"地":{"docs":{},"与":{"docs":{},"大":{"docs":{},"多":{"docs":{},"数":{"docs":{},"流":{"docs":{},"行":{"docs":{},"的":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"总":{"docs":{},"线":{"docs":{},"和":{"docs":{},"输":{"docs":{},"出":{"docs":{},"端":{"docs":{},"口":{"docs":{},"连":{"docs":{},"接":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}}}}}}}}}}}}},"通":{"docs":{},"过":{"docs":{},"修":{"docs":{},"改":{"docs":{},"代":{"docs":{},"码":{"docs":{},"完":{"docs":{},"成":{"docs":{},"对":{"docs":{},"软":{"docs":{},"件":{"docs":{},"的":{"docs":{},"调":{"docs":{},"试":{"docs":{},"与":{"docs":{},"纠":{"docs":{},"错":{"docs":{},".":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}}}}}}}}}}}}}}}}}}},"来":{"docs":{},"理":{"docs":{},"解":{"docs":{},"软":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"结":{"docs":{},"合":{"docs":{},"和":{"docs":{},"控":{"docs":{},"制":{"docs":{},"字":{"docs":{},"的":{"docs":{},"概":{"docs":{},"念":{"docs":{},".":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608}}}}}}}}}}}}}}}}}}},"左":{"docs":{},"至":{"docs":{},"右":{"docs":{},"为":{"1":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}},"docs":{}}}}},"上":{"docs":{},"图":{"docs":{},"中":{"docs":{},"可":{"docs":{},"以":{"docs":{},"看":{"docs":{},"出":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}}},"往":{"docs":{},"下":{"docs":{},"看":{"docs":{},"(":{"docs":{},"从":{"docs":{},"软":{"docs":{},"件":{"docs":{},"到":{"docs":{},"硬":{"docs":{},"件":{"docs":{},")":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}}}}}}}}},"下":{"docs":{},"往":{"docs":{},"上":{"docs":{},"看":{"docs":{},"(":{"docs":{},"从":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"到":{"docs":{},"软":{"docs":{},"件":{"docs":{},")":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}}}}}}}}},"主":{"docs":{},"窗":{"docs":{},"口":{"docs":{},"中":{"docs":{},"可":{"docs":{},"以":{"docs":{},"查":{"docs":{},"看":{"docs":{},"当":{"docs":{},"前":{"docs":{},"正":{"docs":{},"在":{"docs":{},"调":{"docs":{},"试":{"docs":{},"的":{"docs":{},"源":{"docs":{},"代":{"docs":{},"码":{"docs":{},",":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}}}}}}}}}}}}}}}}}}}},"本":{"docs":{},"实":{"docs":{},"验":{"docs":{},"开":{"docs":{},"始":{"docs":{},",":{"docs":{"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}},"但":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}},"即":{"docs":{},"便":{"docs":{},"如":{"docs":{},"此":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}},"是":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}},"每":{"docs":{},"个":{"docs":{},"s":{"docs":{},"l":{"docs":{},"i":{"docs":{},"c":{"docs":{},"e":{"docs":{},"内":{"docs":{},"部":{"docs":{},"的":{"docs":{},"各":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"单":{"docs":{},"元":{"docs":{},"都":{"docs":{},"使":{"docs":{},"用":{"docs":{},"同":{"docs":{},"一":{"docs":{},"个":{"docs":{},"时":{"docs":{},"钟":{"docs":{},"和":{"docs":{},"使":{"docs":{},"能":{"docs":{},"信":{"docs":{},"号":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"速":{"docs":{},"度":{"docs":{},"通":{"docs":{},"常":{"docs":{},"慢":{"docs":{},"于":{"docs":{},"直":{"docs":{},"接":{"docs":{},"使":{"docs":{},"用":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"实":{"docs":{},"现":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}},"，":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}},"仍":{"docs":{},"然":{"docs":{},"存":{"docs":{},"在":{"docs":{},"许":{"docs":{},"多":{"docs":{},"值":{"docs":{},"得":{"docs":{},"优":{"docs":{},"化":{"docs":{},"的":{"docs":{},"地":{"docs":{},"方":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}},"板":{"docs":{},"上":{"docs":{},"出":{"docs":{},"现":{"docs":{},"的":{"docs":{},"与":{"docs":{},"时":{"docs":{},"序":{"docs":{},"和":{"docs":{},"数":{"docs":{},"据":{"docs":{},"相":{"docs":{},"关":{"docs":{},"的":{"docs":{},"错":{"docs":{},"误":{"docs":{},"通":{"docs":{},"常":{"docs":{},"很":{"docs":{},"难":{"docs":{},"调":{"docs":{},"试":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}},"现":{"docs":{},"有":{"docs":{},"的":{"docs":{},"大":{"docs":{},"多":{"docs":{},"数":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}},"许":{"docs":{},"多":{"docs":{},"基":{"docs":{},"于":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}},"在":{"docs":{},"编":{"docs":{},"写":{"docs":{},"h":{"docs":{},"d":{"docs":{},"l":{"docs":{},"代":{"docs":{},"码":{"docs":{},"时":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}},"本":{"docs":{},"实":{"docs":{},"验":{"docs":{},"中":{"docs":{},"最":{"docs":{},"好":{"docs":{},"换":{"docs":{},"为":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}}}}}}}},"灵":{"docs":{},"活":{"docs":{},"性":{"docs":{},"差":{"docs":{},";":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}},"不":{"docs":{},"得":{"docs":{},"不":{"docs":{},"强":{"docs":{},"调":{"docs":{},"的":{"docs":{},"是":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}},"永":{"docs":{},"远":{"docs":{},"不":{"docs":{},"会":{"docs":{},"模":{"docs":{},"拟":{"docs":{},"最":{"docs":{},"终":{"docs":{},"芯":{"docs":{},"片":{"docs":{},"的":{"docs":{},"工":{"docs":{},"艺":{"docs":{},"公":{"docs":{},"差":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}}},"同":{"docs":{},"时":{"docs":{},"对":{"docs":{},"软":{"docs":{},"件":{"docs":{},"和":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"开":{"docs":{},"发":{"docs":{},"人":{"docs":{},"员":{"docs":{},"都":{"docs":{},"施":{"docs":{},"加":{"docs":{},"了":{"docs":{},"陡":{"docs":{},"峭":{"docs":{},"的":{"docs":{},"学":{"docs":{},"习":{"docs":{},"曲":{"docs":{},"线":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}}},"大":{"docs":{},"多":{"docs":{},"数":{"docs":{},"设":{"docs":{},"计":{"docs":{},"人":{"docs":{},"员":{"docs":{},"仍":{"docs":{},"不":{"docs":{},"愿":{"docs":{},"冒":{"docs":{},"险":{"docs":{},"摆":{"docs":{},"脱":{"docs":{},"熟":{"docs":{},"悉":{"docs":{},"的":{"docs":{},"r":{"docs":{},"t":{"docs":{},"l":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}},"直":{"docs":{},"到":{"docs":{},"最":{"docs":{},"近":{"docs":{},"几":{"docs":{},"年":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}},"现":{"docs":{},"在":{"docs":{},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}},"未":{"docs":{},"在":{"docs":{},"总":{"docs":{},"线":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"模":{"docs":{},"块":{"docs":{},"接":{"docs":{},"口":{"docs":{},"部":{"docs":{},"分":{"docs":{},"连":{"docs":{},"接":{"docs":{},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{},"c":{"docs":{},"o":{"docs":{},"d":{"docs":{},"e":{"docs":{},"总":{"docs":{},"线":{"docs":{},"接":{"docs":{},"口":{"docs":{},"。":{"docs":{},"因":{"docs":{},"此":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"在":{"docs":{},"学":{"docs":{},"习":{"docs":{},"实":{"docs":{},"验":{"docs":{},"的":{"docs":{},"过":{"docs":{},"程":{"docs":{},"中":{"docs":{},"建":{"docs":{},"立":{"docs":{},"对":{"docs":{},"计":{"docs":{},"算":{"docs":{},"机":{"docs":{},"系":{"docs":{},"统":{"docs":{},"的":{"docs":{},"认":{"docs":{},"识":{"docs":{},"依":{"docs":{},"然":{"docs":{},"需":{"docs":{},"要":{"docs":{},"你":{"docs":{},"投":{"docs":{},"入":{"docs":{},"大":{"docs":{},"量":{"docs":{},"的":{"docs":{},"时":{"docs":{},"间":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"如":{"docs":{},"果":{"docs":{},"你":{"docs":{},"的":{"docs":{},"提":{"docs":{},"问":{"docs":{},"没":{"docs":{},"有":{"docs":{},"体":{"docs":{},"现":{"docs":{},"出":{"docs":{},"你":{"docs":{},"的":{"docs":{},"思":{"docs":{},"考":{"docs":{},"/":{"docs":{},"尝":{"docs":{},"试":{"docs":{},"过":{"docs":{},"程":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}}},"作":{"docs":{},"为":{"docs":{},"一":{"docs":{},"种":{"docs":{},"特":{"docs":{},"殊":{"docs":{},"的":{"docs":{},"数":{"docs":{},"字":{"docs":{},"电":{"docs":{},"路":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}},"输":{"docs":{},"入":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}},"你":{"docs":{},"只":{"docs":{},"需":{"docs":{},"要":{"docs":{},"利":{"docs":{},"用":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"描":{"docs":{},"述":{"docs":{},"语":{"docs":{},"言":{"docs":{},"(":{"docs":{},"v":{"docs":{},"h":{"docs":{},"d":{"docs":{},"l":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}},"需":{"docs":{},"要":{"docs":{},"编":{"docs":{},"写":{"docs":{},"软":{"docs":{},"件":{"docs":{},"代":{"docs":{},"码":{"docs":{},"到":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"中":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}},"可":{"docs":{},"能":{"docs":{},"要":{"docs":{},"问":{"docs":{},":":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}},"想":{"docs":{},"自":{"docs":{},"己":{"docs":{},"造":{"docs":{},"轮":{"docs":{},"子":{"docs":{},"?":{"docs":{},"本":{"docs":{},"实":{"docs":{},"验":{"docs":{},"只":{"docs":{},"会":{"docs":{},"教":{"docs":{},"你":{"docs":{},"基":{"docs":{},"于":{"docs":{},"现":{"docs":{},"有":{"docs":{},"的":{"docs":{},"代":{"docs":{},"码":{"docs":{},"基":{"docs":{},"础":{"docs":{},"改":{"docs":{},"进":{"docs":{},"实":{"docs":{},"现":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"使":{"docs":{},"用":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}},"硬":{"docs":{},"件":{"docs":{},"实":{"docs":{},"现":{"docs":{},"虽":{"docs":{},"然":{"docs":{},"速":{"docs":{},"度":{"docs":{},"更":{"docs":{},"快":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}},"积":{"docs":{},"木":{"docs":{},"时":{"docs":{},",":{"docs":{},"可":{"docs":{},"以":{"docs":{},"随":{"docs":{},"心":{"docs":{},"所":{"docs":{},"欲":{"docs":{},"地":{"docs":{},"搭":{"docs":{},"建":{"docs":{},"你":{"docs":{},"想":{"docs":{},"要":{"docs":{},"的":{"docs":{},"东":{"docs":{},"西":{"docs":{},"(":{"docs":{},"可":{"docs":{},"以":{"docs":{},"理":{"docs":{},"解":{"docs":{},"为":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"的":{"docs":{},"可":{"docs":{},"编":{"docs":{},"程":{"docs":{},"性":{"docs":{},")":{"docs":{},";":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"软":{"docs":{},"件":{"docs":{},"实":{"docs":{},"现":{"docs":{},"虽":{"docs":{},"然":{"docs":{},"灵":{"docs":{},"活":{"docs":{},"性":{"docs":{},"更":{"docs":{},"好":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"设":{"docs":{},"计":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}},"的":{"docs":{},"开":{"docs":{},"发":{"docs":{},"板":{"docs":{},"如":{"docs":{},"下":{"docs":{},"图":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}},"时":{"docs":{},"需":{"docs":{},"注":{"docs":{},"意":{"docs":{},"阅":{"docs":{},"读":{"docs":{},".":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}}}}}},"与":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}},"其":{"docs":{},"能":{"docs":{},"对":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}},"便":{"docs":{},"可":{"docs":{},"以":{"docs":{},"通":{"docs":{},"过":{"docs":{},"再":{"docs":{},"一":{"docs":{},"次":{"docs":{},"编":{"docs":{},"程":{"docs":{},"配":{"docs":{},"置":{"docs":{},"的":{"docs":{},"方":{"docs":{},"式":{"docs":{},"进":{"docs":{},"行":{"docs":{},"修":{"docs":{},"改":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}},"配":{"docs":{},"置":{"docs":{},"成":{"docs":{},"各":{"docs":{},"种":{"docs":{},"不":{"docs":{},"同":{"docs":{},"功":{"docs":{},"能":{"docs":{},"的":{"docs":{},"电":{"docs":{},"路":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}},"构":{"docs":{},"成":{"docs":{},"一":{"docs":{},"个":{"docs":{},"s":{"docs":{},"l":{"docs":{},"i":{"docs":{},"c":{"docs":{},"e":{"docs":{},"（":{"docs":{},"在":{"docs":{},"x":{"docs":{},"i":{"docs":{},"l":{"docs":{},"i":{"docs":{},"n":{"docs":{},"x":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}},"值":{"docs":{},"得":{"docs":{},"一":{"docs":{},"提":{"docs":{},"的":{"docs":{},"是":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}},"其":{"docs":{},"中":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}},"硬":{"docs":{},"件":{"docs":{},"主":{"docs":{},"要":{"docs":{},"指":{"docs":{},"使":{"docs":{},"用":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"门":{"docs":{},"和":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"等":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}},"s":{"docs":{},"p":{"docs":{},"a":{"docs":{},"r":{"docs":{},"t":{"docs":{},"a":{"docs":{},"n":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}},"实":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}},"他":{"docs":{},"的":{"docs":{},"主":{"docs":{},"要":{"docs":{},"关":{"docs":{},"注":{"docs":{},"于":{"docs":{},"描":{"docs":{},"述":{"docs":{},"数":{"docs":{},"字":{"docs":{},"电":{"docs":{},"路":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}},"仿":{"docs":{},"真":{"docs":{},"速":{"docs":{},"度":{"docs":{},"较":{"docs":{},"慢":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}},"原":{"docs":{},"因":{"docs":{},"在":{"docs":{},"于":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}},"次":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}},"内":{"docs":{},"的":{"docs":{},"几":{"docs":{},"个":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}},"部":{"docs":{},"有":{"docs":{},"一":{"docs":{},"个":{"docs":{},"时":{"docs":{},"钟":{"docs":{},"树":{"docs":{},"结":{"docs":{},"构":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}},"逻":{"docs":{},"辑":{"docs":{},"单":{"docs":{},"元":{"docs":{},"之":{"docs":{},"间":{"docs":{},"的":{"docs":{},"互":{"docs":{},"连":{"docs":{},"线":{"docs":{},"也":{"docs":{},"可":{"docs":{},"以":{"docs":{},"通":{"docs":{},"过":{"docs":{},"配":{"docs":{},"置":{"docs":{},"实":{"docs":{},"现":{"docs":{},"基":{"docs":{},"本":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"功":{"docs":{},"能":{"docs":{},"的":{"docs":{},"扩":{"docs":{},"展":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"事":{"docs":{},"件":{"docs":{},"的":{"docs":{},"可":{"docs":{},"控":{"docs":{},"性":{"docs":{},"和":{"docs":{},"可":{"docs":{},"观":{"docs":{},"察":{"docs":{},"性":{"docs":{},"也":{"docs":{},"是":{"docs":{},"不":{"docs":{},"足":{"docs":{},"的":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}}}},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}},"本":{"docs":{},"身":{"docs":{},"无":{"docs":{},"序":{"docs":{},"的":{"docs":{},"各":{"docs":{},"种":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"资":{"docs":{},"源":{"docs":{},"(":{"docs":{},"如":{"docs":{},"查":{"docs":{},"找":{"docs":{},"表":{"docs":{},"、":{"docs":{},"触":{"docs":{},"发":{"docs":{},"器":{"docs":{},"、":{"docs":{},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}}}}}}}}}}}}}}}}}}}}}},"几":{"docs":{},"乎":{"docs":{},"所":{"docs":{},"有":{"docs":{},"的":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"功":{"docs":{},"能":{"docs":{},"都":{"docs":{},"可":{"docs":{},"以":{"docs":{},"用":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"或":{"docs":{},"软":{"docs":{},"件":{"docs":{},"实":{"docs":{},"现":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}},"有":{"docs":{},"一":{"docs":{},"半":{"docs":{},"的":{"docs":{},"重":{"docs":{},"新":{"docs":{},"设":{"docs":{},"计":{"docs":{},"是":{"docs":{},"由":{"docs":{},"功":{"docs":{},"能":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"错":{"docs":{},"误":{"docs":{},"引":{"docs":{},"起":{"docs":{},"的":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}}}}}}}}},"出":{"docs":{},"现":{"docs":{},"包":{"docs":{},"含":{"docs":{},"有":{"docs":{},"百":{"docs":{},"万":{"docs":{},"级":{"docs":{},"门":{"docs":{},"电":{"docs":{},"路":{"docs":{},"的":{"docs":{},"高":{"docs":{},"性":{"docs":{},"能":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}},"刚":{"docs":{},"问":{"docs":{},"世":{"docs":{},"时":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}},"利":{"docs":{},"用":{"docs":{},"软":{"docs":{},"件":{"docs":{},"实":{"docs":{},"现":{"docs":{},"控":{"docs":{},"制":{"docs":{},"功":{"docs":{},"能":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}},"到":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}},"两":{"docs":{},"个":{"docs":{},"基":{"docs":{},"本":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"单":{"docs":{},"元":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}},"了":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}},"基":{"docs":{},"本":{"docs":{},"可":{"docs":{},"配":{"docs":{},"置":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"块":{"docs":{},"(":{"docs":{},"c":{"docs":{},"l":{"docs":{},"b":{"docs":{},")":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}},"实":{"docs":{},"践":{"docs":{},"中":{"docs":{},"去":{"docs":{},"」":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}},"加":{"docs":{},"速":{"docs":{},",":{"docs":{},"通":{"docs":{},"常":{"docs":{},"由":{"docs":{},"主":{"docs":{},"机":{"docs":{},"控":{"docs":{},"制":{"docs":{},"数":{"docs":{},"据":{"docs":{},"搬":{"docs":{},"运":{"docs":{},"过":{"docs":{},"程":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}},"包":{"docs":{},"括":{"docs":{},"通":{"docs":{},"信":{"docs":{},"设":{"docs":{},"备":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}},"用":{"docs":{},"于":{"docs":{},"综":{"docs":{},"合":{"docs":{},"和":{"docs":{},"验":{"docs":{},"证":{"docs":{},"基":{"docs":{},"于":{"docs":{},"c":{"docs":{},"的":{"docs":{},"算":{"docs":{},"法":{"docs":{},"i":{"docs":{},"p":{"docs":{},"的":{"docs":{},"系":{"docs":{},"统":{"docs":{},"级":{"docs":{},"设":{"docs":{},"计":{"docs":{},"工":{"docs":{},"具":{"docs":{},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}}}}}}}}}}}}}}}}}}}}}}},"讲":{"docs":{},"义":{"docs":{},"和":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}},"专":{"docs":{},"用":{"docs":{},"加":{"docs":{},"速":{"docs":{},"器":{"docs":{},"、":{"docs":{},"接":{"docs":{},"口":{"docs":{},"电":{"docs":{},"路":{"docs":{},"、":{"docs":{},"转":{"docs":{},"换":{"docs":{},"电":{"docs":{},"路":{"docs":{},"在":{"docs":{},"内":{"docs":{},"的":{"docs":{},"单":{"docs":{},"片":{"docs":{},"化":{"docs":{},"集":{"docs":{},"成":{"docs":{},"系":{"docs":{},"统":{"docs":{},".":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"含":{"docs":{},"不":{"docs":{},"断":{"docs":{},"发":{"docs":{},"展":{"docs":{},"的":{"docs":{},"软":{"docs":{},"件":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}},"单":{"docs":{},"元":{"docs":{},"之":{"docs":{},"间":{"docs":{},"的":{"docs":{},"互":{"docs":{},"连":{"docs":{},"时":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}},"再":{"docs":{},"到":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}},"的":{"docs":{},"方":{"docs":{},"法":{"docs":{},"实":{"docs":{},"现":{"docs":{},"存":{"docs":{},"储":{"docs":{},"功":{"docs":{},"能":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}},"里":{"docs":{},"的":{"docs":{},"两":{"docs":{},"个":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"单":{"docs":{},"元":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}},"个":{"docs":{},"原":{"docs":{},"型":{"docs":{},"平":{"docs":{},"台":{"docs":{},"可":{"docs":{},"以":{"docs":{},"在":{"docs":{},"第":{"docs":{},"一":{"docs":{},"颗":{"docs":{},"芯":{"docs":{},"片":{"docs":{},"流":{"docs":{},"片":{"docs":{},"之":{"docs":{},"前":{"docs":{},"就":{"docs":{},"对":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"、":{"docs":{},"固":{"docs":{},"件":{"docs":{},"和":{"docs":{},"应":{"docs":{},"用":{"docs":{},"软":{"docs":{},"件":{"docs":{},"设":{"docs":{},"计":{"docs":{},"功":{"docs":{},"能":{"docs":{},"进":{"docs":{},"行":{"docs":{},"验":{"docs":{},"证":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"厂":{"docs":{},"商":{"docs":{},"可":{"docs":{},"以":{"docs":{},"打":{"docs":{},"包":{"docs":{},"一":{"docs":{},"些":{"docs":{},"额":{"docs":{},"外":{"docs":{},"的":{"docs":{},"功":{"docs":{},"能":{"docs":{},"，":{"docs":{},"用":{"docs":{},"主":{"docs":{},"要":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"结":{"docs":{},"构":{"docs":{},"之":{"docs":{},"外":{"docs":{},"的":{"docs":{},"部":{"docs":{},"分":{"docs":{},"(":{"docs":{},"如":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"、":{"docs":{},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"在":{"docs":{},"部":{"docs":{},"分":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}},"口":{"docs":{},"等":{"docs":{},"电":{"docs":{},"路":{"docs":{},"部":{"docs":{},"分":{"docs":{},"作":{"docs":{},"为":{"docs":{},"一":{"docs":{},"个":{"docs":{},"整":{"docs":{},"体":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}},"用":{"docs":{},"于":{"docs":{},"和":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}},"另":{"docs":{},"一":{"docs":{},"大":{"docs":{},"优":{"docs":{},"势":{"docs":{},"在":{"docs":{},"于":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}},"种":{"docs":{},"在":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}},"方":{"docs":{},"面":{"docs":{},"可":{"docs":{},"能":{"docs":{},"是":{"docs":{},"你":{"docs":{},"的":{"docs":{},"态":{"docs":{},"度":{"docs":{},"不":{"docs":{},"够":{"docs":{},"端":{"docs":{},"正":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}},"外":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.004889975550122249},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}},"可":{"docs":{},"以":{"docs":{},"实":{"docs":{},"现":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}},"用":{"docs":{},"来":{"docs":{},"实":{"docs":{},"现":{"docs":{},"几":{"docs":{},"乎":{"docs":{},"所":{"docs":{},"有":{"docs":{},"可":{"docs":{},"以":{"docs":{},"用":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}},"于":{"docs":{},"一":{"docs":{},"些":{"docs":{},"外":{"docs":{},"界":{"docs":{},"的":{"docs":{},"控":{"docs":{},"制":{"docs":{},"交":{"docs":{},"互":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}},"作":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}},"组":{"docs":{},"成":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}},"更":{"docs":{},"快":{"docs":{},"地":{"docs":{},"发":{"docs":{},"现":{"docs":{},"错":{"docs":{},"误":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}},"通":{"docs":{},"过":{"docs":{},"提":{"docs":{},"取":{"docs":{},"到":{"docs":{},"更":{"docs":{},"准":{"docs":{},"确":{"docs":{},"的":{"docs":{},"电":{"docs":{},"路":{"docs":{},"参":{"docs":{},"数":{"docs":{},"进":{"docs":{},"行":{"docs":{},"更":{"docs":{},"加":{"docs":{},"准":{"docs":{},"确":{"docs":{},"的":{"docs":{},"时":{"docs":{},"序":{"docs":{},"分":{"docs":{},"析":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}}}},"考":{"docs":{},"虑":{"docs":{},"使":{"docs":{},"用":{"docs":{},"流":{"docs":{},"水":{"docs":{},"线":{"docs":{},"(":{"docs":{},"p":{"docs":{},"i":{"docs":{},"p":{"docs":{},"e":{"docs":{},"l":{"docs":{},"i":{"docs":{},"n":{"docs":{},"e":{"docs":{},")":{"docs":{},"提":{"docs":{},"高":{"docs":{},"性":{"docs":{},"能":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}}}}}}}}}},"配":{"docs":{},"置":{"docs":{},"为":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0058309037900874635}}}}},"参":{"docs":{},"考":{"docs":{},"总":{"docs":{},"线":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"模":{"docs":{},"块":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}}}},"得":{"docs":{},"到":{"docs":{},"答":{"docs":{},"案":{"docs":{},"的":{"docs":{},"问":{"docs":{},"题":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}},"阅":{"docs":{},"读":{"docs":{},"我":{"docs":{},"们":{"docs":{},"的":{"docs":{},"知":{"docs":{},"乎":{"docs":{},"专":{"docs":{},"栏":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}},"能":{"docs":{},"引":{"docs":{},"起":{"docs":{},"一":{"docs":{},"系":{"docs":{},"列":{"docs":{},"更":{"docs":{},"严":{"docs":{},"重":{"docs":{},"的":{"docs":{},"问":{"docs":{},"题":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}},"不":{"docs":{},"会":{"docs":{},"得":{"docs":{},"到":{"docs":{},"有":{"docs":{},"用":{"docs":{},"的":{"docs":{},"回":{"docs":{},"复":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}},"存":{"docs":{},"储":{"docs":{},"多":{"docs":{},"达":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}},"访":{"docs":{},"问":{"docs":{},"这":{"docs":{},"里":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}},"各":{"docs":{},"个":{"docs":{},"基":{"docs":{},"本":{"docs":{},"可":{"docs":{},"配":{"docs":{},"置":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"块":{"docs":{},"（":{"docs":{},"c":{"docs":{},"l":{"docs":{},"b":{"docs":{},"）":{"docs":{},"是":{"docs":{},"通":{"docs":{},"过":{"docs":{},"可":{"docs":{},"配":{"docs":{},"置":{"docs":{},"的":{"docs":{},"互":{"docs":{},"连":{"docs":{},"线":{"docs":{},"相":{"docs":{},"互":{"docs":{},"连":{"docs":{},"接":{"docs":{},"的":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"触":{"docs":{},"发":{"docs":{},"器":{"docs":{},"接":{"docs":{},"收":{"docs":{},"到":{"docs":{},"的":{"docs":{},"时":{"docs":{},"钟":{"docs":{},"信":{"docs":{},"号":{"docs":{},"便":{"docs":{},"会":{"docs":{},"有":{"docs":{},"一":{"docs":{},"定":{"docs":{},"的":{"docs":{},"偏":{"docs":{},"差":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}},"大":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}},"同":{"docs":{},"样":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}},"时":{"docs":{},"可":{"docs":{},"以":{"docs":{},"让":{"docs":{},"验":{"docs":{},"证":{"docs":{},"工":{"docs":{},"程":{"docs":{},"师":{"docs":{},"在":{"docs":{},"比":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"传":{"docs":{},"输":{"docs":{},"级":{"docs":{},"更":{"docs":{},"高":{"docs":{},"的":{"docs":{},"抽":{"docs":{},"象":{"docs":{},"级":{"docs":{},"别":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}}}},"步":{"docs":{},"和":{"docs":{},"显":{"docs":{},"式":{"docs":{},"并":{"docs":{},"发":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}},"基":{"docs":{},"本":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"单":{"docs":{},"元":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}},"一":{"docs":{},"般":{"docs":{},"被":{"docs":{},"称":{"docs":{},"为":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}},"输":{"docs":{},"入":{"docs":{},"操":{"docs":{},"作":{"docs":{},"类":{"docs":{},"模":{"docs":{},"块":{"docs":{},"主":{"docs":{},"要":{"docs":{},"有":{"docs":{},"拨":{"docs":{},"码":{"docs":{},"开":{"docs":{},"关":{"docs":{},"和":{"docs":{},"矩":{"docs":{},"阵":{"docs":{},"键":{"docs":{},"盘":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}}}}}}}},"已":{"docs":{},"降":{"docs":{},"低":{"docs":{},"到":{"docs":{},"简":{"docs":{},"单":{"docs":{},"难":{"docs":{},"度":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}},"于":{"docs":{},"平":{"docs":{},"台":{"docs":{},"的":{"docs":{},"建":{"docs":{},"模":{"docs":{},"以":{"docs":{},"及":{"docs":{},"特":{"docs":{},"定":{"docs":{},"域":{"docs":{},"的":{"docs":{},"系":{"docs":{},"统":{"docs":{},"级":{"docs":{},"集":{"docs":{},"成":{"docs":{},"方":{"docs":{},"面":{"docs":{},"取":{"docs":{},"得":{"docs":{},"了":{"docs":{},"重":{"docs":{},"大":{"docs":{},"进":{"docs":{},"展":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}}}}},"硬":{"docs":{},"件":{"docs":{},"描":{"docs":{},"述":{"docs":{},"语":{"docs":{},"言":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"方":{"docs":{},"法":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}},"标":{"docs":{},"准":{"docs":{},"的":{"docs":{},"i":{"docs":{},"p":{"docs":{},"和":{"docs":{},"所":{"docs":{},"有":{"docs":{},"类":{"docs":{},"型":{"docs":{},"的":{"docs":{},"系":{"docs":{},"统":{"docs":{},"构":{"docs":{},"件":{"docs":{},"的":{"docs":{},"系":{"docs":{},"统":{"docs":{},"集":{"docs":{},"成":{"docs":{},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}}}}}}}}}}}}}}}}},"算":{"docs":{},"法":{"docs":{},"和":{"docs":{},"r":{"docs":{},"t":{"docs":{},"l":{"docs":{},"级":{"docs":{},"i":{"docs":{},"p":{"docs":{},"核":{"docs":{},"打":{"docs":{},"包":{"docs":{},"以":{"docs":{},"供":{"docs":{},"重":{"docs":{},"用":{"docs":{},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}}}}}}}}}}}}}}}}}}}}},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"层":{"docs":{},"次":{"docs":{},"结":{"docs":{},"构":{"docs":{},"和":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}},".":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608}}}}},"在":{"docs":{},"什":{"docs":{},"么":{"docs":{},"问":{"docs":{},"题":{"docs":{},"?":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}},"它":{"docs":{},"通":{"docs":{},"常":{"docs":{},"被":{"docs":{},"用":{"docs":{},"于":{"docs":{},"中":{"docs":{},"等":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"度":{"docs":{},"状":{"docs":{},"态":{"docs":{},"机":{"docs":{},"的":{"docs":{},"实":{"docs":{},"现":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}},"不":{"docs":{},"容":{"docs":{},"易":{"docs":{},"移":{"docs":{},"植":{"docs":{},"重":{"docs":{},"用":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}},"们":{"docs":{},"可":{"docs":{},"以":{"docs":{},"快":{"docs":{},"速":{"docs":{},"提":{"docs":{},"供":{"docs":{},"很":{"docs":{},"好":{"docs":{},"的":{"docs":{},"结":{"docs":{},"果":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}},"具":{"docs":{},"备":{"docs":{},"一":{"docs":{},"些":{"docs":{},"新":{"docs":{},"的":{"docs":{},"实":{"docs":{},"用":{"docs":{},"功":{"docs":{},"能":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}},"对":{"docs":{},"算":{"docs":{},"法":{"docs":{},"设":{"docs":{},"计":{"docs":{},"人":{"docs":{},"员":{"docs":{},"来":{"docs":{},"说":{"docs":{},"是":{"docs":{},"陌":{"docs":{},"生":{"docs":{},"的":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}},"接":{"docs":{},"受":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}},"仅":{"docs":{},"包":{"docs":{},"含":{"docs":{},"了":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608}}}}}}},"定":{"docs":{},"制":{"docs":{},"化":{"docs":{},"、":{"docs":{},"自":{"docs":{},"动":{"docs":{},"化":{"docs":{},"及":{"docs":{},"部":{"docs":{},"分":{"docs":{},"工":{"docs":{},"业":{"docs":{},"应":{"docs":{},"用":{"docs":{},"中":{"docs":{},"占":{"docs":{},"的":{"docs":{},"比":{"docs":{},"重":{"docs":{},"越":{"docs":{},"来":{"docs":{},"越":{"docs":{},"大":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}}}}},"就":{"docs":{},"是":{"docs":{},"一":{"docs":{},"件":{"docs":{},"很":{"docs":{},"困":{"docs":{},"难":{"docs":{},"的":{"docs":{},"事":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}},"能":{"docs":{},"开":{"docs":{},"始":{"docs":{},"执":{"docs":{},"行":{"docs":{},"一":{"docs":{},"条":{"docs":{},"条":{"docs":{},"的":{"docs":{},"指":{"docs":{},"令":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}}}}}}}}},"年":{"docs":{},"代":{"docs":{},"中":{"docs":{},"期":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}},"到":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}},"后":{"docs":{},"期":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}},"仍":{"docs":{},"然":{"docs":{},"可":{"docs":{},"以":{"docs":{},"胜":{"docs":{},"任":{"docs":{},"当":{"docs":{},"时":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"程":{"docs":{},"度":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}},"早":{"docs":{},"期":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}},"初":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}},"期":{"docs":{},"引":{"docs":{},"入":{"docs":{},"早":{"docs":{},"期":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}},"版":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}},"担":{"docs":{},"任":{"docs":{},"课":{"docs":{},"程":{"docs":{},"助":{"docs":{},"教":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.08064516129032258}}}}}}}}},"改":{"docs":{},"为":{"docs":{},"现":{"docs":{},"名":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}},"春":{"docs":{},"季":{"docs":{},"学":{"docs":{},"期":{"docs":{},"正":{"docs":{},"式":{"docs":{},"开":{"docs":{},"出":{"docs":{},"专":{"docs":{},"门":{"docs":{},"面":{"docs":{},"向":{"docs":{},"集":{"docs":{},"成":{"docs":{},"电":{"docs":{},"路":{"docs":{},"设":{"docs":{},"计":{"docs":{},"与":{"docs":{},"集":{"docs":{},"成":{"docs":{},"系":{"docs":{},"统":{"docs":{},"专":{"docs":{},"业":{"docs":{},"同":{"docs":{},"学":{"docs":{},"的":{"docs":{},"课":{"docs":{},"程":{"docs":{},".":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"电":{"docs":{},"子":{"docs":{},"科":{"docs":{},"技":{"docs":{},"大":{"docs":{},"学":{"docs":{},"示":{"docs":{},"范":{"docs":{},"性":{"docs":{},"微":{"docs":{},"电":{"docs":{},"子":{"docs":{},"学":{"docs":{},"院":{"docs":{},"独":{"docs":{},"立":{"docs":{},"组":{"docs":{},"成":{"docs":{},"了":{"docs":{},"「":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"系":{"docs":{},"统":{"docs":{},"结":{"docs":{},"构":{"docs":{},"与":{"docs":{},"嵌":{"docs":{},"入":{"docs":{},"式":{"docs":{},"系":{"docs":{},"统":{"docs":{},"设":{"docs":{},"计":{"docs":{},"」":{"docs":{},"课":{"docs":{},"程":{"docs":{},"组":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"并":{"docs":{},"且":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}},"一":{"docs":{},"次":{"docs":{},"流":{"docs":{},"片":{"docs":{},"费":{"docs":{},"用":{"docs":{},"高":{"docs":{},"昂":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}},"使":{"docs":{},"用":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"原":{"docs":{},"型":{"docs":{},"验":{"docs":{},"证":{"docs":{},"环":{"docs":{},"境":{"docs":{},"也":{"docs":{},"有":{"docs":{},"着":{"docs":{},"很":{"docs":{},"多":{"docs":{},"需":{"docs":{},"要":{"docs":{},"考":{"docs":{},"虑":{"docs":{},"的":{"docs":{},"因":{"docs":{},"素":{"docs":{},"：":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}}}}}}}}}}}},"与":{"docs":{},"传":{"docs":{},"统":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}},"于":{"9":{"0":{"docs":{},"年":{"docs":{},"代":{"docs":{},"推":{"docs":{},"出":{"docs":{},"了":{"docs":{},"一":{"docs":{},"些":{"docs":{},"商":{"docs":{},"业":{"docs":{},"工":{"docs":{},"具":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}},"docs":{}},"docs":{}},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}},"连":{"docs":{},"到":{"docs":{},"合":{"docs":{},"适":{"docs":{},"的":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"上":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}},"不":{"docs":{},"是":{"docs":{},"最":{"docs":{},"终":{"docs":{},"产":{"docs":{},"品":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}},"允":{"docs":{},"许":{"docs":{},"软":{"docs":{},"件":{"docs":{},"开":{"docs":{},"发":{"docs":{},"与":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"设":{"docs":{},"计":{"docs":{},"并":{"docs":{},"行":{"docs":{},"进":{"docs":{},"行":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}}},"于":{"1":{"9":{"8":{"7":{"docs":{},"年":{"docs":{},"被":{"docs":{},"美":{"docs":{},"国":{"docs":{},"国":{"docs":{},"防":{"docs":{},"部":{"docs":{},"和":{"docs":{},"i":{"docs":{},"e":{"docs":{},"e":{"docs":{},"e":{"docs":{},"确":{"docs":{},"定":{"docs":{},"为":{"docs":{},"标":{"docs":{},"准":{"docs":{},"的":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"描":{"docs":{},"述":{"docs":{},"语":{"docs":{},"言":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}}}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"提":{"docs":{},"供":{"docs":{},"触":{"docs":{},"发":{"docs":{},"和":{"docs":{},"探":{"docs":{},"测":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}},"可":{"docs":{},"配":{"docs":{},"置":{"docs":{},"为":{"docs":{},"两":{"docs":{},"个":{"docs":{},"独":{"docs":{},"立":{"docs":{},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}},"对":{"docs":{},"课":{"docs":{},"程":{"docs":{},"内":{"docs":{},"容":{"docs":{},"进":{"docs":{},"行":{"docs":{},"了":{"docs":{},"重":{"docs":{},"大":{"docs":{},"改":{"docs":{},"革":{"docs":{},"和":{"docs":{},"升":{"docs":{},"级":{"docs":{},".":{"docs":{},"随":{"docs":{},"着":{"docs":{},"集":{"docs":{},"成":{"docs":{},"电":{"docs":{},"路":{"docs":{},"技":{"docs":{},"术":{"docs":{},"的":{"docs":{},"高":{"docs":{},"速":{"docs":{},"发":{"docs":{},"展":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"延":{"docs":{},"迟":{"docs":{},"不":{"docs":{},"同":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}},"当":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.008746355685131196}},"然":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}},"前":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0044943820224719105}}}},"拨":{"docs":{},"动":{"docs":{},"开":{"docs":{},"关":{"docs":{},"在":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}},"很":{"docs":{},"多":{"docs":{},"时":{"docs":{},"候":{"docs":{},"需":{"docs":{},"要":{"docs":{},"软":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"协":{"docs":{},"同":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{},"思":{"docs":{},"想":{"docs":{},"来":{"docs":{},"指":{"docs":{},"导":{"docs":{},"设":{"docs":{},"计":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}}},"性":{"docs":{},"能":{"docs":{},"差":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}},"价":{"docs":{},"比":{"docs":{},"较":{"docs":{},"高":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}},"想":{"docs":{},"要":{"docs":{},"再":{"docs":{},"次":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}},"或":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0058309037900874635},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}},"者":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}},"一":{"docs":{},"些":{"docs":{},"受":{"docs":{},"限":{"docs":{},"的":{"docs":{},"数":{"docs":{},"据":{"docs":{},"处":{"docs":{},"理":{"docs":{},"任":{"docs":{},"务":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}},"嵌":{"docs":{},"入":{"docs":{},"数":{"docs":{},"字":{"docs":{},"信":{"docs":{},"号":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"(":{"docs":{},"d":{"docs":{},"i":{"docs":{},"g":{"docs":{},"i":{"docs":{},"t":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}},"移":{"docs":{},"位":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"(":{"docs":{},"s":{"docs":{},"r":{"docs":{},")":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}},"规":{"docs":{},"模":{"docs":{},"过":{"docs":{},"大":{"docs":{},"需":{"docs":{},"要":{"docs":{},"多":{"docs":{},"片":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}},"写":{"docs":{},"信":{"docs":{},"到":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}},"在":{"docs":{},"简":{"docs":{},"单":{"docs":{},"双":{"docs":{},"端":{"docs":{},"口":{"docs":{},"模":{"docs":{},"式":{"docs":{},"下":{"docs":{},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}},"许":{"docs":{},"你":{"docs":{},"应":{"docs":{},"该":{"docs":{},"思":{"docs":{},"考":{"docs":{},"自":{"docs":{},"己":{"docs":{},"能":{"docs":{},"否":{"docs":{},"应":{"docs":{},"付":{"docs":{},"以":{"docs":{},"后":{"docs":{},"日":{"docs":{},"渐":{"docs":{},"困":{"docs":{},"难":{"docs":{},"的":{"docs":{},"学":{"docs":{},"习":{"docs":{},"/":{"docs":{},"工":{"docs":{},"作":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}}}}}}},"把":{"docs":{},"开":{"docs":{},"关":{"docs":{},"和":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}},"接":{"docs":{},"口":{"docs":{},"等":{"docs":{},"电":{"docs":{},"路":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}},"受":{"docs":{},"可":{"docs":{},"综":{"docs":{},"合":{"docs":{},"的":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}},"收":{"docs":{},"外":{"docs":{},"设":{"docs":{},"输":{"docs":{},"入":{"docs":{},"的":{"docs":{},"信":{"docs":{},"号":{"docs":{},"或":{"docs":{},"向":{"docs":{},"外":{"docs":{},"设":{"docs":{},"输":{"docs":{},"出":{"docs":{},"信":{"docs":{},"号":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}}}}},"着":{"docs":{},"将":{"docs":{},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},"存":{"docs":{},"入":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}}}},"数":{"docs":{},"字":{"docs":{},"信":{"docs":{},"号":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"(":{"docs":{},"d":{"docs":{},"s":{"docs":{},"p":{"docs":{},")":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}},"据":{"docs":{},"通":{"docs":{},"过":{"docs":{},"一":{"docs":{},"个":{"docs":{},"公":{"docs":{},"共":{"docs":{},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}},"锁":{"docs":{},"存":{"docs":{},"器":{"docs":{},"中":{"docs":{},"的":{"docs":{},"任":{"docs":{},"何":{"docs":{},"一":{"docs":{},"个":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{"lab3/data_storage.html":{"ref":"lab3/data_storage.html","tf":10}}}}}},"模":{"docs":{},"转":{"docs":{},"换":{"docs":{},"器":{"docs":{},"(":{"docs":{},"d":{"docs":{},"a":{"docs":{},"c":{"docs":{},")":{"docs":{},"芯":{"docs":{},"片":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}},"码":{"docs":{},"管":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}},"方":{"docs":{},"便":{"docs":{},"与":{"docs":{},"外":{"docs":{},"界":{"docs":{},"电":{"docs":{},"路":{"docs":{},"通":{"docs":{},"信":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}},"开":{"docs":{},"发":{"docs":{},"人":{"docs":{},"员":{"docs":{},"使":{"docs":{},"用":{"docs":{},".":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02}}}}}}}}}}},"既":{"docs":{},"可":{"docs":{},"以":{"docs":{},"独":{"docs":{},"立":{"docs":{},"使":{"docs":{},"用":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}},"然":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}},"是":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}},"一":{"docs":{},"种":{"docs":{},"依":{"docs":{},"产":{"docs":{},"品":{"docs":{},"需":{"docs":{},"求":{"docs":{},"不":{"docs":{},"同":{"docs":{},"而":{"docs":{},"全":{"docs":{},"定":{"docs":{},"制":{"docs":{},"的":{"docs":{},"特":{"docs":{},"殊":{"docs":{},"规":{"docs":{},"格":{"docs":{},"集":{"docs":{},"成":{"docs":{},"电":{"docs":{},"路":{"docs":{},".":{"docs":{},"如":{"docs":{},"果":{"docs":{},"你":{"docs":{},"想":{"docs":{},"了":{"docs":{},"解":{"docs":{},"更":{"docs":{},"多":{"docs":{},",":{"docs":{},"请":{"docs":{},"点":{"docs":{},"击":{"docs":{},":":{"docs":{},"关":{"docs":{},"于":{"docs":{},"a":{"docs":{},"s":{"docs":{},"i":{"docs":{},"c":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"包":{"docs":{},"含":{"docs":{},"由":{"docs":{},"可":{"docs":{},"配":{"docs":{},"置":{"docs":{},"的":{"docs":{},"互":{"docs":{},"连":{"docs":{},"线":{"docs":{},"进":{"docs":{},"行":{"docs":{},"互":{"docs":{},"连":{"docs":{},"的":{"docs":{},"可":{"docs":{},"编":{"docs":{},"程":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"块":{"docs":{},"的":{"docs":{},"数":{"docs":{},"字":{"docs":{},"集":{"docs":{},"成":{"docs":{},"电":{"docs":{},"路":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"对":{"docs":{},"存":{"docs":{},"储":{"docs":{},"容":{"docs":{},"量":{"docs":{},"和":{"docs":{},"读":{"docs":{},"写":{"docs":{},"速":{"docs":{},"度":{"docs":{},"的":{"docs":{},"权":{"docs":{},"衡":{"docs":{},"取":{"docs":{},"舍":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}},"由":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}},"定":{"docs":{},"会":{"docs":{},"被":{"docs":{},"发":{"docs":{},"现":{"docs":{},"的":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}},"可":{"docs":{},"编":{"docs":{},"程":{"docs":{},"的":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}},"因":{"docs":{},"为":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}},"对":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}},"带":{"docs":{},"有":{"docs":{},"软":{"docs":{},"件":{"docs":{},"/":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"协":{"docs":{},"同":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{},"系":{"docs":{},"统":{"docs":{},"级":{"docs":{},"规":{"docs":{},"范":{"docs":{},"的":{"docs":{},"理":{"docs":{},"想":{"docs":{},"选":{"docs":{},"择":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}},"双":{"docs":{},"口":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}},"用":{"docs":{},"于":{"docs":{},"一":{"docs":{},"系":{"docs":{},"列":{"docs":{},"基":{"docs":{},"于":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}}}}}}}},"由":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}},"更":{"docs":{},"加":{"docs":{},"灵":{"docs":{},"活":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}},"新":{"docs":{},"时":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}},"最":{"docs":{},"好":{"docs":{},"的":{"docs":{},"方":{"docs":{},"法":{"docs":{},"是":{"docs":{},"再":{"docs":{},"买":{"docs":{},"一":{"docs":{},"个":{"docs":{},"(":{"docs":{},"如":{"docs":{},"果":{"docs":{},"你":{"docs":{},"能":{"docs":{},"承":{"docs":{},"受":{"docs":{},"昂":{"docs":{},"贵":{"docs":{},"的":{"docs":{},"费":{"docs":{},"用":{"docs":{},"的":{"docs":{},"话":{"docs":{},")":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}}}}},"不":{"docs":{},"要":{"docs":{},"使":{"docs":{},"用":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}}}},"终":{"docs":{},"结":{"docs":{},"果":{"docs":{},"是":{"docs":{},"现":{"docs":{},"在":{"docs":{},"的":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}},"生":{"docs":{},"成":{"docs":{},"满":{"docs":{},"足":{"docs":{},"时":{"docs":{},"序":{"docs":{},"约":{"docs":{},"束":{"docs":{},"的":{"docs":{},"门":{"docs":{},"级":{"docs":{},"网":{"docs":{},"表":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}},"的":{"docs":{},"实":{"docs":{},"现":{"docs":{},"常":{"docs":{},"常":{"docs":{},"不":{"docs":{},"能":{"docs":{},"满":{"docs":{},"足":{"docs":{},"时":{"docs":{},"序":{"docs":{},"或":{"docs":{},"功":{"docs":{},"耗":{"docs":{},"要":{"docs":{},"求":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}},"主":{"docs":{},"要":{"docs":{},"的":{"docs":{},"一":{"docs":{},"个":{"docs":{},"原":{"docs":{},"因":{"docs":{},"是":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}},"低":{"docs":{},"的":{"docs":{},"抽":{"docs":{},"象":{"docs":{},"层":{"docs":{},"次":{"docs":{},"便":{"docs":{},"是":{"docs":{},"开":{"docs":{},"关":{"docs":{},"级":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}},"后":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}},"通":{"docs":{},"过":{"docs":{},"对":{"docs":{},"比":{"docs":{},"两":{"docs":{},"种":{"docs":{},"不":{"docs":{},"同":{"docs":{},"的":{"docs":{},"方":{"docs":{},"式":{"docs":{},"实":{"docs":{},"现":{"docs":{},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{},"功":{"docs":{},"能":{"docs":{},",":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608}}}}}}}}}}}}}}}}}}}}}},"新":{"docs":{},"一":{"docs":{},"代":{"docs":{},"的":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}},"重":{"docs":{},"要":{"docs":{},"的":{"docs":{},"是":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"综":{"docs":{},"合":{"docs":{},"(":{"docs":{},"l":{"docs":{},"o":{"docs":{},"g":{"docs":{},"i":{"docs":{},"c":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}},"高":{"docs":{},"抽":{"docs":{},"象":{"docs":{},"层":{"docs":{},"次":{"docs":{},"为":{"docs":{},"行":{"docs":{},"为":{"docs":{},"级":{"docs":{},"描":{"docs":{},"述":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}},"上":{"docs":{},"方":{"docs":{},"为":{"docs":{},"工":{"docs":{},"具":{"docs":{},"栏":{"docs":{},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}}}}}}},"有":{"docs":{},"了":{"docs":{},"基":{"docs":{},"本":{"docs":{},"的":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"单":{"docs":{},"元":{"docs":{},"以":{"docs":{},"后":{"docs":{},"，":{"docs":{},"使":{"docs":{},"用":{"docs":{},"两":{"docs":{},"个":{"docs":{},"基":{"docs":{},"本":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"单":{"docs":{},"元":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}},"着":{"docs":{},"不":{"docs":{},"同":{"docs":{},"的":{"docs":{},"网":{"docs":{},"表":{"docs":{},"、":{"docs":{},"版":{"docs":{},"图":{"docs":{},"、":{"docs":{},"时":{"docs":{},"钟":{"docs":{},"树":{"docs":{},"、":{"docs":{},"复":{"docs":{},"位":{"docs":{},"电":{"docs":{},"路":{"docs":{},"、":{"docs":{},"存":{"docs":{},"储":{"docs":{},"结":{"docs":{},"构":{"docs":{},"、":{"docs":{},"i":{"docs":{},"/":{"docs":{},"o":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"一":{"docs":{},"些":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"描":{"docs":{},"述":{"docs":{},"语":{"docs":{},"言":{"docs":{},"也":{"docs":{},"用":{"docs":{},"于":{"docs":{},"描":{"docs":{},"述":{"docs":{},"模":{"docs":{},"拟":{"docs":{},"电":{"docs":{},"路":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}},"单":{"docs":{},"独":{"docs":{},"的":{"docs":{},"片":{"docs":{},"上":{"docs":{},"数":{"docs":{},"据":{"docs":{},"锁":{"docs":{},"存":{"docs":{},"器":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}},"关":{"docs":{},"的":{"docs":{},"译":{"docs":{},"码":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},".":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}},"可":{"docs":{},"能":{"docs":{},"是":{"docs":{},"你":{"docs":{},"在":{"docs":{},"某":{"docs":{},"些":{"docs":{},"关":{"docs":{},"键":{"docs":{},"问":{"docs":{},"题":{"docs":{},"上":{"docs":{},"理":{"docs":{},"解":{"docs":{},"出":{"docs":{},"了":{"docs":{},"偏":{"docs":{},"差":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}},"来":{"docs":{},"实":{"docs":{},"现":{"docs":{},"存":{"docs":{},"储":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}},"对":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}},"模":{"docs":{},"块":{"docs":{},"，":{"docs":{},"任":{"docs":{},"意":{"docs":{},"外":{"docs":{},"设":{"docs":{},"功":{"docs":{},"能":{"docs":{},"都":{"docs":{},"可":{"docs":{},"以":{"docs":{},"用":{"docs":{},"可":{"docs":{},"编":{"docs":{},"程":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"块":{"docs":{},"实":{"docs":{},"现":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}},"的":{"docs":{},"能":{"docs":{},"力":{"docs":{},"有":{"docs":{},"限":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}},"每":{"docs":{},"个":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0058309037900874635}},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},"都":{"docs":{},"由":{"docs":{},"一":{"docs":{},"个":{"docs":{},"专":{"docs":{},"用":{"docs":{},"片":{"docs":{},"选":{"docs":{},"信":{"docs":{},"号":{"docs":{},"(":{"docs":{},"d":{"docs":{},"i":{"docs":{},"g":{"1":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}},"docs":{}}}}}}}}}}}}}}}}}}}},"比":{"docs":{},"同":{"docs":{},"种":{"docs":{},"工":{"docs":{},"艺":{"docs":{},"下":{"docs":{},"的":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}},"如":{"docs":{},"在":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"平":{"docs":{},"台":{"docs":{},"上":{"docs":{},"实":{"docs":{},"现":{"docs":{},"卷":{"docs":{},"积":{"docs":{},"神":{"docs":{},"经":{"docs":{},"网":{"docs":{},"络":{"docs":{},"(":{"docs":{},"c":{"docs":{},"n":{"docs":{},"n":{"docs":{},")":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}},"结":{"docs":{},"构":{"docs":{},"化":{"docs":{},"描":{"docs":{},"述":{"docs":{},"更":{"docs":{},"高":{"docs":{},"一":{"docs":{},"层":{"docs":{},"的":{"docs":{},"是":{"docs":{},"对":{"docs":{},"电":{"docs":{},"路":{"docs":{},"功":{"docs":{},"能":{"docs":{},"的":{"docs":{},"描":{"docs":{},"述":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}},"流":{"docs":{},"片":{"docs":{},"之":{"docs":{},"后":{"docs":{},")":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}},"程":{"docs":{},"非":{"docs":{},"常":{"docs":{},"类":{"docs":{},"似":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}},"水":{"docs":{},"灯":{"docs":{},"的":{"docs":{},"几":{"docs":{},"种":{"docs":{},"点":{"docs":{},"法":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":2.0217391304347827}}}}}}}}}},"滤":{"docs":{},"波":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}},"灯":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0058309037900874635}},"发":{"docs":{},"出":{"docs":{},"是":{"docs":{},"否":{"docs":{},"点":{"docs":{},"亮":{"docs":{},"的":{"docs":{},"指":{"docs":{},"令":{"docs":{},";":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}},"时":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}},"用":{"docs":{},"一":{"docs":{},"根":{"docs":{},"线":{"docs":{},"连":{"docs":{},"起":{"docs":{},"来":{"docs":{},"就":{"docs":{},"可":{"docs":{},"以":{"docs":{},"了":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}},"或":{"docs":{},"七":{"docs":{},"段":{"docs":{},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},"表":{"docs":{},"现":{"docs":{},"出":{"docs":{},"来":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}},"点":{"docs":{},"亮":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}},"片":{"docs":{},"上":{"docs":{},"系":{"docs":{},"统":{"docs":{},"(":{"docs":{},"s":{"docs":{},"o":{"docs":{},"c":{"docs":{},")":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}},"和":{"docs":{},"板":{"docs":{},"级":{"docs":{},"设":{"docs":{},"计":{"docs":{},"验":{"docs":{},"证":{"docs":{},"与":{"docs":{},"调":{"docs":{},"试":{"docs":{},"已":{"docs":{},"成":{"docs":{},"为":{"docs":{},"基":{"docs":{},"于":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}},"外":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"的":{"docs":{},"综":{"docs":{},"合":{"docs":{},"支":{"docs":{},"持":{"docs":{},"非":{"docs":{},"常":{"docs":{},"重":{"docs":{},"要":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}},"用":{"docs":{},"场":{"docs":{},"景":{"docs":{},"通":{"docs":{},"常":{"docs":{},"是":{"docs":{},"通":{"docs":{},"信":{"docs":{},"和":{"docs":{},"网":{"docs":{},"络":{"docs":{},"领":{"docs":{},"域":{"docs":{},"里":{"docs":{},"的":{"docs":{},"更":{"docs":{},"加":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"的":{"docs":{},"信":{"docs":{},"号":{"docs":{},"处":{"docs":{},"理":{"docs":{},"任":{"docs":{},"务":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}}}}}}},"于":{"docs":{},"向":{"docs":{},"系":{"docs":{},"统":{"docs":{},"输":{"docs":{},"入":{"docs":{},"中":{"docs":{},"断":{"docs":{},"信":{"docs":{},"号":{"docs":{},"或":{"docs":{},"操":{"docs":{},"作":{"docs":{},"信":{"docs":{},"号":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}}}}},"的":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.006741573033707865},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}},"一":{"docs":{},"种":{"docs":{},"权":{"docs":{},"衡":{"docs":{},"取":{"docs":{},"舍":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}},"个":{"docs":{},"重":{"docs":{},"大":{"docs":{},"改":{"docs":{},"进":{"docs":{},"版":{"docs":{},"本":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}},"主":{"docs":{},"阵":{"docs":{},"列":{"docs":{},"中":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}},"低":{"docs":{},"成":{"docs":{},"本":{"docs":{},"和":{"docs":{},"开":{"docs":{},"发":{"docs":{},"快":{"docs":{},"捷":{"docs":{},"两":{"docs":{},"大":{"docs":{},"特":{"docs":{},"点":{"docs":{},"意":{"docs":{},"味":{"docs":{},"着":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}},"基":{"docs":{},"本":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"单":{"docs":{},"元":{"docs":{},"可":{"docs":{},"以":{"docs":{},"通":{"docs":{},"过":{"docs":{},"配":{"docs":{},"置":{"docs":{},"实":{"docs":{},"现":{"docs":{},"不":{"docs":{},"同":{"docs":{},"的":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"功":{"docs":{},"能":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}}},"庸":{"docs":{},"俗":{"docs":{},"化":{"docs":{},"理":{"docs":{},"解":{"docs":{},"可":{"docs":{},"以":{"docs":{},"认":{"docs":{},"为":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}},"灵":{"docs":{},"活":{"docs":{},"性":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}},"规":{"docs":{},"模":{"docs":{},"和":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"程":{"docs":{},"度":{"docs":{},"的":{"docs":{},"提":{"docs":{},"高":{"docs":{},"，":{"docs":{},"它":{"docs":{},"们":{"docs":{},"的":{"docs":{},"应":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}},"性":{"docs":{},"能":{"docs":{},"都":{"docs":{},"在":{"docs":{},"飞":{"docs":{},"速":{"docs":{},"发":{"docs":{},"展":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}},"原":{"docs":{},"型":{"docs":{},"与":{"docs":{},"最":{"docs":{},"终":{"docs":{},"的":{"docs":{},"产":{"docs":{},"品":{"docs":{},"依":{"docs":{},"然":{"docs":{},"存":{"docs":{},"在":{"docs":{},"一":{"docs":{},"些":{"docs":{},"差":{"docs":{},"别":{"docs":{},"(":{"docs":{},"比":{"docs":{},"如":{"docs":{},"片":{"docs":{},"间":{"docs":{},"互":{"docs":{},"连":{"docs":{},")":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}}}}}}}}}}}},"调":{"docs":{},"试":{"docs":{},"环":{"docs":{},"境":{"docs":{},"：":{"docs":{},"功":{"docs":{},"能":{"docs":{},"覆":{"docs":{},"盖":{"docs":{},"在":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}},"工":{"docs":{},"具":{"docs":{},"仍":{"docs":{},"然":{"docs":{},"存":{"docs":{},"在":{"docs":{},"明":{"docs":{},"显":{"docs":{},"的":{"docs":{},"缺":{"docs":{},"陷":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}},"作":{"docs":{},"依":{"docs":{},"赖":{"docs":{},"于":{"docs":{},"一":{"docs":{},"条":{"docs":{},"条":{"docs":{},"的":{"docs":{},"指":{"docs":{},"令":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}}}}}}}},"扩":{"docs":{},"展":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}},"时":{"docs":{},"钟":{"docs":{},"扫":{"docs":{},"描":{"docs":{},"执":{"docs":{},"行":{"docs":{},"的":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}},"最":{"docs":{},"主":{"docs":{},"流":{"docs":{},"版":{"docs":{},"本":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}},"第":{"docs":{},"一":{"docs":{},"个":{"docs":{},"标":{"docs":{},"准":{"docs":{},"版":{"docs":{},"本":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}},"系":{"docs":{},"统":{"docs":{},"开":{"docs":{},"发":{"docs":{},"最":{"docs":{},"耗":{"docs":{},"时":{"docs":{},"的":{"docs":{},"方":{"docs":{},"面":{"docs":{},"之":{"docs":{},"一":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}},"设":{"docs":{},"计":{"docs":{},"方":{"docs":{},"法":{"docs":{},"推":{"docs":{},"出":{"docs":{},"早":{"docs":{},"期":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}},"过":{"docs":{},"程":{"docs":{},"中":{"docs":{},"发":{"docs":{},"现":{"docs":{},"了":{"docs":{},"一":{"docs":{},"些":{"docs":{},"可":{"docs":{},"改":{"docs":{},"进":{"docs":{},"之":{"docs":{},"处":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}},"数":{"docs":{},"据":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}},"矩":{"docs":{},"阵":{"docs":{},"键":{"docs":{},"盘":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}},"初":{"docs":{},"始":{"docs":{},"化":{"docs":{},"内":{"docs":{},"容":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"中":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}},"微":{"docs":{},"控":{"docs":{},"制":{"docs":{},"器":{"docs":{},"设":{"docs":{},"备":{"docs":{},"的":{"docs":{},"一":{"docs":{},"个":{"docs":{},"完":{"docs":{},"整":{"docs":{},"的":{"docs":{},"软":{"docs":{},"件":{"docs":{},"开":{"docs":{},"发":{"docs":{},"环":{"docs":{},"境":{"docs":{},".":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}}}}}}}}}}}}}}}}}}}},"软":{"docs":{},"件":{"docs":{},"界":{"docs":{},"面":{"docs":{},"如":{"docs":{},"上":{"docs":{},"图":{"docs":{},".":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}},"下":{"docs":{},"图":{"docs":{},"所":{"docs":{},"示":{"docs":{},",":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02}}}}}}}}}}}},"地":{"docs":{},"址":{"docs":{},"编":{"docs":{},"码":{"docs":{},"为":{"0":{"docs":{},"x":{"0":{"0":{"0":{"0":{"0":{"0":{"0":{"0":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}}},"docs":{}}}}}}},"硬":{"docs":{},"件":{"docs":{},"实":{"docs":{},"现":{"docs":{},"和":{"docs":{},"软":{"docs":{},"件":{"docs":{},"实":{"docs":{},"现":{"docs":{},"是":{"docs":{},"需":{"docs":{},"要":{"docs":{},"权":{"docs":{},"衡":{"docs":{},"取":{"docs":{},"舍":{"docs":{},"的":{"docs":{},"两":{"docs":{},"种":{"docs":{},"实":{"docs":{},"现":{"docs":{},"方":{"docs":{},"法":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}}},"辅":{"docs":{},"助":{"docs":{},"的":{"docs":{},"验":{"docs":{},"证":{"docs":{},"环":{"docs":{},"境":{"docs":{},"通":{"docs":{},"常":{"docs":{},"使":{"docs":{},"用":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}},"描":{"docs":{},"述":{"docs":{},"语":{"docs":{},"言":{"docs":{},"之":{"docs":{},"所":{"docs":{},"以":{"docs":{},"被":{"docs":{},"称":{"docs":{},"为":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"描":{"docs":{},"述":{"docs":{},"语":{"docs":{},"言":{"docs":{},"而":{"docs":{},"不":{"docs":{},"是":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"设":{"docs":{},"计":{"docs":{},"语":{"docs":{},"言":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}},"和":{"docs":{},"常":{"docs":{},"见":{"docs":{},"的":{"docs":{},"软":{"docs":{},"件":{"docs":{},"设":{"docs":{},"计":{"docs":{},"使":{"docs":{},"用":{"docs":{},"语":{"docs":{},"言":{"docs":{},"(":{"docs":{},"如":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}},"本":{"docs":{},"质":{"docs":{},"上":{"docs":{},"是":{"docs":{},"对":{"docs":{},"电":{"docs":{},"路":{"docs":{},"的":{"docs":{},"描":{"docs":{},"述":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}},"的":{"docs":{},"本":{"docs":{},"质":{"docs":{},"是":{"docs":{},"对":{"docs":{},"实":{"docs":{},"际":{"docs":{},"电":{"docs":{},"路":{"docs":{},"的":{"docs":{},"一":{"docs":{},"种":{"docs":{},"描":{"docs":{},"述":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}},"简":{"docs":{},"介":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}},"流":{"docs":{},"水":{"docs":{},"灯":{"docs":{"lab3/WaterLight.html":{"ref":"lab3/WaterLight.html","tf":10}}}}}}},"离":{"docs":{},"时":{"docs":{},"钟":{"docs":{},"信":{"docs":{},"号":{"docs":{},"最":{"docs":{},"近":{"docs":{},"的":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"将":{"docs":{},"会":{"docs":{},"更":{"docs":{},"早":{"docs":{},"被":{"docs":{},"触":{"docs":{},"发":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}},"端":{"docs":{},"口":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}},"的":{"docs":{},"数":{"docs":{},"量":{"docs":{},"依":{"docs":{},"旧":{"docs":{},"是":{"docs":{},"一":{"docs":{},"个":{"docs":{},"瓶":{"docs":{},"颈":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}},"增":{"docs":{},"加":{"docs":{},"得":{"docs":{},"很":{"docs":{},"少":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}},"越":{"docs":{},"来":{"docs":{},"越":{"docs":{},"多":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}},"、":{"docs":{},"电":{"docs":{},"源":{"docs":{},"管":{"docs":{},"理":{"docs":{},"单":{"docs":{},"元":{"docs":{},"、":{"docs":{},"时":{"docs":{},"钟":{"docs":{},"频":{"docs":{},"率":{"docs":{},"等":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}},"输":{"docs":{},"出":{"docs":{},"低":{"docs":{},"电":{"docs":{},"平":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}},"高":{"docs":{},"电":{"docs":{},"平":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}},"第":{"docs":{},"一":{"docs":{},"种":{"docs":{},"是":{"docs":{},"和":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}},"等":{"docs":{},"模":{"docs":{},"块":{"docs":{},")":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}},")":{"docs":{},"配":{"docs":{},"置":{"docs":{},"成":{"docs":{},"为":{"docs":{},"有":{"docs":{},"序":{"docs":{},"的":{"docs":{},"电":{"docs":{},"路":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}}}}}}},"灯":{"docs":{},"\"":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":2.0217391304347827}}},",":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":2.0217391304347827}}}}},"简":{"docs":{},"介":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":5}}},"单":{"docs":{},"来":{"docs":{},"说":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}},"组":{"docs":{},"成":{"docs":{},"的":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}},"基":{"docs":{},"本":{"docs":{},"可":{"docs":{},"配":{"docs":{},"置":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"块":{"docs":{},"(":{"docs":{},"c":{"docs":{},"l":{"docs":{},"b":{"docs":{},")":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}},"结":{"docs":{},"构":{"docs":{},"中":{"docs":{},"放":{"docs":{},"置":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}},"的":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}},"实":{"docs":{},"现":{"docs":{},"与":{"docs":{},"嵌":{"docs":{},"入":{"docs":{},"式":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"硬":{"docs":{},"核":{"docs":{},"实":{"docs":{},"现":{"docs":{},"无":{"docs":{},"关":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}},"果":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0044943820224719105}}},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}},"绝":{"docs":{},"大":{"docs":{},"多":{"docs":{},"数":{"docs":{},"的":{"docs":{},"算":{"docs":{},"术":{"docs":{},"单":{"docs":{},"元":{"docs":{},"如":{"docs":{},"果":{"docs":{},"使":{"docs":{},"用":{"docs":{},"l":{"docs":{},"u":{"docs":{},"t":{"docs":{},"来":{"docs":{},"实":{"docs":{},"现":{"docs":{},"将":{"docs":{},"会":{"docs":{},"非":{"docs":{},"常":{"docs":{},"浪":{"docs":{},"费":{"docs":{},"资":{"docs":{},"源":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"而":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317},"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}},"一":{"docs":{},"个":{"docs":{},"模":{"docs":{},"型":{"docs":{},"做":{"docs":{},"出":{"docs":{},"来":{"docs":{},"之":{"docs":{},"后":{"docs":{},"(":{"docs":{},"类":{"docs":{},"似":{"docs":{},"于":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}},"硬":{"docs":{},"件":{"docs":{},"实":{"docs":{},"现":{"docs":{},"计":{"docs":{},"算":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}},"a":{"docs":{},"s":{"docs":{},"i":{"docs":{},"c":{"docs":{},"则":{"docs":{},"需":{"docs":{},"要":{"docs":{},"六":{"docs":{},"个":{"docs":{},"多":{"docs":{},"月":{"docs":{},"才":{"docs":{},"能":{"docs":{},"流":{"docs":{},"片":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}}},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"中":{"docs":{},"的":{"docs":{},"基":{"docs":{},"本":{"docs":{},"结":{"docs":{},"构":{"docs":{},"为":{"docs":{},"查":{"docs":{},"找":{"docs":{},"表":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}},"其":{"docs":{},"他":{"docs":{},"重":{"docs":{},"要":{"docs":{},"方":{"docs":{},"面":{"docs":{},"则":{"docs":{},"无":{"docs":{},"人":{"docs":{},"关":{"docs":{},"注":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}},"后":{"docs":{},"一":{"docs":{},"部":{"docs":{},"分":{"docs":{},"功":{"docs":{},"能":{"docs":{},"验":{"docs":{},"证":{"docs":{},"特":{"docs":{},"性":{"docs":{},"则":{"docs":{},"是":{"docs":{},"一":{"docs":{},"门":{"docs":{},"面":{"docs":{},"向":{"docs":{},"对":{"docs":{},"象":{"docs":{},"程":{"docs":{},"序":{"docs":{},"设":{"docs":{},"计":{"docs":{},"语":{"docs":{},"言":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}}}},"接":{"docs":{},"受":{"docs":{},"一":{"docs":{},"种":{"docs":{},"未":{"docs":{},"经":{"docs":{},"验":{"docs":{},"证":{"docs":{},"的":{"docs":{},"新":{"docs":{},"方":{"docs":{},"法":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}},"是":{"docs":{},"使":{"docs":{},"用":{"docs":{},"未":{"docs":{},"定":{"docs":{},"时":{"docs":{},"或":{"docs":{},"部":{"docs":{},"分":{"docs":{},"定":{"docs":{},"时":{"docs":{},"的":{"docs":{},"行":{"docs":{},"为":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}},"软":{"docs":{},"件":{"docs":{},"设":{"docs":{},"计":{"docs":{},"所":{"docs":{},"使":{"docs":{},"用":{"docs":{},"的":{"docs":{},"语":{"docs":{},"言":{"docs":{},"则":{"docs":{},"是":{"docs":{},"按":{"docs":{},"照":{"docs":{},"时":{"docs":{},"间":{"docs":{},"顺":{"docs":{},"序":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}},"且":{"docs":{},"方":{"docs":{},"便":{"docs":{},"了":{"docs":{},"连":{"docs":{},"线":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}},"指":{"docs":{},"令":{"docs":{},"则":{"docs":{},"是":{"docs":{},"由":{"docs":{},"对":{"docs":{},"应":{"docs":{},"的":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"代":{"docs":{},"码":{"docs":{},"生":{"docs":{},"成":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}}}}}}}}}}},"最":{"docs":{},"底":{"docs":{},"层":{"docs":{},"的":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}},"右":{"docs":{},"下":{"docs":{},"角":{"docs":{},"的":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"界":{"docs":{},"面":{"docs":{},"则":{"docs":{},"可":{"docs":{},"以":{"docs":{},"查":{"docs":{},"看":{"docs":{},"当":{"docs":{},"前":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"中":{"docs":{},"不":{"docs":{},"同":{"docs":{},"地":{"docs":{},"址":{"docs":{},"的":{"docs":{},"存":{"docs":{},"储":{"docs":{},"单":{"docs":{},"元":{"docs":{},"的":{"docs":{},"值":{"docs":{},".":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"已":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}},"英":{"docs":{},"文":{"docs":{},"全":{"docs":{},"称":{"docs":{},"是":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}},"该":{"docs":{},"结":{"docs":{},"构":{"docs":{},"用":{"docs":{},"于":{"docs":{},"确":{"docs":{},"保":{"docs":{},"所":{"docs":{},"有":{"docs":{},"的":{"docs":{},"触":{"docs":{},"发":{"docs":{},"器":{"docs":{},"接":{"docs":{},"收":{"docs":{},"到":{"docs":{},"的":{"docs":{},"时":{"docs":{},"钟":{"docs":{},"信":{"docs":{},"号":{"docs":{},"尽":{"docs":{},"可":{"docs":{},"能":{"docs":{},"的":{"docs":{},"一":{"docs":{},"致":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"组":{"docs":{},"织":{"docs":{},"寻":{"docs":{},"求":{"docs":{},"将":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}},"软":{"docs":{},"件":{"docs":{},"主":{"docs":{},"要":{"docs":{},"指":{"docs":{},"可":{"docs":{},"以":{"docs":{},"被":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"执":{"docs":{},"行":{"docs":{},"的":{"docs":{},"一":{"docs":{},"条":{"docs":{},"条":{"docs":{},"指":{"docs":{},"令":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}},"中":{"docs":{},"观":{"docs":{},"察":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}},"开":{"docs":{},"发":{"docs":{},"人":{"docs":{},"员":{"docs":{},"能":{"docs":{},"够":{"docs":{},"判":{"docs":{},"断":{"docs":{},"当":{"docs":{},"前":{"docs":{},"代":{"docs":{},"码":{"docs":{},"的":{"docs":{},"执":{"docs":{},"行":{"docs":{},"过":{"docs":{},"程":{"docs":{},"是":{"docs":{},"否":{"docs":{},"正":{"docs":{},"确":{"docs":{},",":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}}}}}}}}}}}}}}}}}}}}}}},"的":{"docs":{},"主":{"docs":{},"要":{"docs":{},"作":{"docs":{},"用":{"docs":{},"是":{"docs":{},"将":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}}}}}}},"操":{"docs":{},"作":{"docs":{},"问":{"docs":{},"题":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}},"类":{"docs":{},"似":{"docs":{},",":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}}}},"可":{"docs":{},"以":{"docs":{},"在":{"docs":{},"官":{"docs":{},"网":{"docs":{},"上":{"docs":{},"下":{"docs":{},"载":{"docs":{},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}}}}}}}},"协":{"docs":{},"同":{"docs":{},"使":{"docs":{},"用":{"docs":{},".":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02}}}}}}},"时":{"docs":{},"一":{"docs":{},"并":{"docs":{},"安":{"docs":{},"装":{"docs":{},".":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02}}}}}}}}},"硬":{"docs":{},"件":{"docs":{},"关":{"docs":{},"系":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":10.022988505747126}}}},"协":{"docs":{},"同":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{},"层":{"docs":{},"次":{"docs":{},"结":{"docs":{},"构":{"docs":{},"如":{"docs":{},"下":{"docs":{},"图":{"docs":{},".":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}}}}}}}}},"开":{"docs":{},"发":{"docs":{},"层":{"docs":{},"次":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}}},"近":{"docs":{},"年":{"docs":{},"来":{"docs":{},"有":{"docs":{},"很":{"docs":{},"多":{"docs":{},"利":{"docs":{},"用":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"对":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"运":{"docs":{},"算":{"docs":{},"进":{"docs":{},"行":{"docs":{},"加":{"docs":{},"速":{"docs":{},"的":{"docs":{},"应":{"docs":{},"用":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}}}}}},"还":{"docs":{},"可":{"docs":{},"以":{"docs":{},"用":{"docs":{},"于":{"docs":{},"实":{"docs":{},"现":{"docs":{},"异":{"docs":{},"步":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}},"是":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}},"设":{"docs":{},"计":{"docs":{},"真":{"docs":{},"的":{"docs":{},"没":{"docs":{},"有":{"docs":{},"出":{"docs":{},"错":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}},"门":{"docs":{},"级":{"docs":{},"描":{"docs":{},"述":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}},"这":{"docs":{},"一":{"docs":{},"级":{"docs":{},"又":{"docs":{},"一":{"docs":{},"级":{"docs":{},"的":{"docs":{},"组":{"docs":{},"成":{"docs":{},"层":{"docs":{},"次":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}},"就":{"docs":{},"需":{"docs":{},"要":{"docs":{},"设":{"docs":{},"计":{"docs":{},"者":{"docs":{},"在":{"docs":{},"性":{"docs":{},"能":{"docs":{},"和":{"docs":{},"灵":{"docs":{},"活":{"docs":{},"性":{"docs":{},"上":{"docs":{},"做":{"docs":{},"一":{"docs":{},"定":{"docs":{},"的":{"docs":{},"取":{"docs":{},"舍":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}},"样":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}},"便":{"docs":{},"可":{"docs":{},"以":{"docs":{},"使":{"docs":{},"设":{"docs":{},"计":{"docs":{},"工":{"docs":{},"具":{"docs":{},"更":{"docs":{},"加":{"docs":{},"简":{"docs":{},"单":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}},"做":{"docs":{},"的":{"docs":{},"结":{"docs":{},"果":{"docs":{},"就":{"docs":{},"是":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}},"不":{"docs":{},"仅":{"docs":{},"简":{"docs":{},"化":{"docs":{},"了":{"docs":{},"对":{"docs":{},"调":{"docs":{},"试":{"docs":{},"器":{"docs":{},"内":{"docs":{},"部":{"docs":{},"原":{"docs":{},"理":{"docs":{},"的":{"docs":{},"理":{"docs":{},"解":{"docs":{},"需":{"docs":{},"求":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}}}}}}}},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"虽":{"docs":{},"然":{"docs":{},"在":{"docs":{},"某":{"docs":{},"种":{"docs":{},"程":{"docs":{},"度":{"docs":{},"上":{"docs":{},"提":{"docs":{},"高":{"docs":{},"了":{"docs":{},"抽":{"docs":{},"象":{"docs":{},"水":{"docs":{},"平":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}},"种":{"docs":{},"实":{"docs":{},"现":{"docs":{},"方":{"docs":{},"式":{"docs":{},"的":{"docs":{},"一":{"docs":{},"大":{"docs":{},"优":{"docs":{},"势":{"docs":{},"在":{"docs":{},"于":{"docs":{},"主":{"docs":{},"要":{"docs":{},"的":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}},"层":{"docs":{},"次":{"docs":{},"结":{"docs":{},"构":{"docs":{},"本":{"docs":{},"质":{"docs":{},"上":{"docs":{},"是":{"docs":{},"互":{"docs":{},"连":{"docs":{},"的":{"docs":{},"便":{"docs":{},"捷":{"docs":{},"性":{"docs":{},"和":{"docs":{},"延":{"docs":{},"迟":{"docs":{},"(":{"docs":{},"速":{"docs":{},"度":{"docs":{},")":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}},"放":{"docs":{},"置":{"docs":{},"在":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}},"现":{"docs":{},"象":{"docs":{},"被":{"docs":{},"称":{"docs":{},"为":{"docs":{},"时":{"docs":{},"钟":{"docs":{},"偏":{"docs":{},"斜":{"docs":{},"(":{"docs":{},"s":{"docs":{},"k":{"docs":{},"e":{"docs":{},"w":{"docs":{},")":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}},"设":{"docs":{},"计":{"docs":{},"流":{"docs":{},"程":{"docs":{},"有":{"docs":{},"很":{"docs":{},"多":{"docs":{},"优":{"docs":{},"势":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}},"类":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}},"意":{"docs":{},"味":{"docs":{},"着":{"docs":{},"为":{"docs":{},"了":{"docs":{},"解":{"docs":{},"决":{"docs":{},"很":{"docs":{},"小":{"docs":{},"问":{"docs":{},"题":{"docs":{},"而":{"docs":{},"对":{"docs":{},"设":{"docs":{},"计":{"docs":{},"进":{"docs":{},"行":{"docs":{},"反":{"docs":{},"复":{"docs":{},"修":{"docs":{},"改":{"docs":{},"再":{"docs":{},"利":{"docs":{},"用":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"继":{"docs":{},"续":{"docs":{},"验":{"docs":{},"证":{"docs":{},"的":{"docs":{},"想":{"docs":{},"法":{"docs":{},"是":{"docs":{},"不":{"docs":{},"现":{"docs":{},"实":{"docs":{},"的":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"每":{"docs":{},"次":{"docs":{},"对":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}},"不":{"docs":{},"一":{"docs":{},"定":{"docs":{},"与":{"docs":{},"实":{"docs":{},"际":{"docs":{},"的":{"docs":{},"芯":{"docs":{},"片":{"docs":{},"面":{"docs":{},"积":{"docs":{},"和":{"docs":{},"功":{"docs":{},"耗":{"docs":{},"相":{"docs":{},"关":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}},"仅":{"docs":{},"仅":{"docs":{},"是":{"docs":{},"学":{"docs":{},"习":{"docs":{},"知":{"docs":{},"识":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}},"个":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"后":{"docs":{},"的":{"docs":{},"版":{"docs":{},"本":{"docs":{},"后":{"docs":{},"来":{"docs":{},"成":{"docs":{},"为":{"docs":{},"了":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}},"些":{"docs":{},"工":{"docs":{},"具":{"docs":{},"可":{"docs":{},"用":{"docs":{},"于":{"docs":{},"插":{"docs":{},"入":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"分":{"docs":{},"析":{"docs":{},"仪":{"docs":{},"内":{"docs":{},"核":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}},"结":{"docs":{},"果":{"docs":{},"与":{"docs":{},"手":{"docs":{},"动":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}},"都":{"docs":{},"大":{"docs":{},"大":{"docs":{},"提":{"docs":{},"高":{"docs":{},"了":{"docs":{},"验":{"docs":{},"证":{"docs":{},"平":{"docs":{},"台":{"docs":{},"搭":{"docs":{},"建":{"docs":{},"的":{"docs":{},"效":{"docs":{},"率":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}},"设":{"docs":{},"备":{"docs":{},"的":{"docs":{},"加":{"docs":{},"载":{"docs":{},"时":{"docs":{},"序":{"docs":{},"与":{"docs":{},"随":{"docs":{},"机":{"docs":{},"存":{"docs":{},"取":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"的":{"docs":{},"写":{"docs":{},"入":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}}}}}}},"使":{"docs":{},"得":{"docs":{},"难":{"docs":{},"以":{"docs":{},"一":{"docs":{},"致":{"docs":{},"地":{"docs":{},"测":{"docs":{},"量":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}},"便":{"docs":{},"是":{"docs":{},"“":{"docs":{},"自":{"docs":{},"顶":{"docs":{},"向":{"docs":{},"下":{"docs":{},"”":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"思":{"docs":{},"想":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}},"部":{"docs":{},"分":{"docs":{},"内":{"docs":{},"容":{"docs":{},"后":{"docs":{},"来":{"docs":{},"再":{"docs":{},"次":{"docs":{},"被":{"docs":{},"提":{"docs":{},"交":{"docs":{},"给":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}},"在":{"docs":{},"之":{"docs":{},"后":{"docs":{},"章":{"docs":{},"节":{"docs":{},"会":{"docs":{},"进":{"docs":{},"行":{"docs":{},"详":{"docs":{},"细":{"docs":{},"的":{"docs":{},"介":{"docs":{},"绍":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}},"时":{"docs":{},"候":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}},"你":{"docs":{},"应":{"docs":{},"该":{"docs":{},"主":{"docs":{},"动":{"docs":{},"找":{"docs":{},"老":{"docs":{},"师":{"docs":{},"或":{"docs":{},"者":{"docs":{},"助":{"docs":{},"教":{"docs":{},"聊":{"docs":{},"聊":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}},"属":{"docs":{},"于":{"docs":{},"违":{"docs":{},"反":{"docs":{},"学":{"docs":{},"术":{"docs":{},"诚":{"docs":{},"信":{"docs":{},"的":{"docs":{},"行":{"docs":{},"为":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}},"进":{"docs":{},"入":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}},"行":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}},"控":{"docs":{},"制":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}},"比":{"docs":{},"较":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}},"配":{"docs":{},"置":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}},"需":{"docs":{},"要":{"docs":{},"消":{"docs":{},"耗":{"docs":{},"大":{"docs":{},"量":{"docs":{},"的":{"docs":{},"时":{"docs":{},"间":{"docs":{},"(":{"docs":{},"对":{"docs":{},"于":{"docs":{},"一":{"docs":{},"些":{"docs":{},"高":{"docs":{},"利":{"docs":{},"用":{"docs":{},"率":{"docs":{},"的":{"docs":{},"高":{"docs":{},"速":{"docs":{},"实":{"docs":{},"现":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}}}}}}}}}}}}},"原":{"docs":{},"型":{"docs":{},"设":{"docs":{},"计":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}},"了":{"docs":{},"修":{"docs":{},"正":{"docs":{},"和":{"docs":{},"扩":{"docs":{},"展":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}},"实":{"docs":{},"现":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}},"安":{"docs":{},"装":{"docs":{},".":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}},"设":{"docs":{},"计":{"docs":{},"工":{"docs":{},"作":{"docs":{},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}}}}},"而":{"docs":{},"生":{"docs":{},"成":{"docs":{},"指":{"docs":{},"令":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"总":{"docs":{},"线":{"docs":{},"选":{"docs":{},"择":{"docs":{},"信":{"docs":{},"号":{"docs":{},".":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}}}}}}}}},"通":{"docs":{},"常":{"docs":{},"有":{"docs":{},"两":{"docs":{},"种":{"docs":{},"方":{"docs":{},"式":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}},"来":{"docs":{},"说":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}},"用":{"docs":{},"于":{"docs":{},"专":{"docs":{},"用":{"docs":{},"集":{"docs":{},"成":{"docs":{},"电":{"docs":{},"路":{"docs":{},"(":{"docs":{},"a":{"docs":{},"s":{"docs":{},"i":{"docs":{},"c":{"docs":{},")":{"docs":{},"的":{"docs":{},"原":{"docs":{},"型":{"docs":{},"设":{"docs":{},"计":{"docs":{},"，":{"docs":{},"也":{"docs":{},"是":{"docs":{},"一":{"docs":{},"种":{"docs":{},"用":{"docs":{},"于":{"docs":{},"验":{"docs":{},"证":{"docs":{},"算":{"docs":{},"法":{"docs":{},"实":{"docs":{},"现":{"docs":{},"的":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"平":{"docs":{},"台":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"被":{"docs":{},"用":{"docs":{},"来":{"docs":{},"与":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}},"需":{"docs":{},"要":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}},"包":{"docs":{},"括":{"docs":{},"数":{"docs":{},"据":{"docs":{},"流":{"docs":{},"描":{"docs":{},"述":{"docs":{},"(":{"docs":{},"一":{"docs":{},"般":{"docs":{},"指":{"docs":{},"对":{"docs":{},"进":{"docs":{},"行":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"运":{"docs":{},"算":{"docs":{},"的":{"docs":{},"组":{"docs":{},"合":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"的":{"docs":{},"描":{"docs":{},"述":{"docs":{},")":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"是":{"docs":{},"由":{"docs":{},"于":{"docs":{},"时":{"docs":{},"钟":{"docs":{},"周":{"docs":{},"期":{"docs":{},"小":{"docs":{},"于":{"docs":{},"关":{"docs":{},"键":{"docs":{},"路":{"docs":{},"径":{"docs":{},"(":{"docs":{},"c":{"docs":{},"r":{"docs":{},"i":{"docs":{},"t":{"docs":{},"i":{"docs":{},"c":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}}}}}}}}},"过":{"docs":{},"下":{"docs":{},"载":{"docs":{},"不":{"docs":{},"同":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{},"比":{"docs":{},"特":{"docs":{},"流":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}},"逻":{"docs":{},"辑":{"docs":{},"单":{"docs":{},"元":{"docs":{},"的":{"docs":{},"组":{"docs":{},"合":{"docs":{},"可":{"docs":{},"以":{"docs":{},"起":{"docs":{},"到":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"功":{"docs":{},"能":{"docs":{},"的":{"docs":{},"作":{"docs":{},"用":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}}}}},"一":{"docs":{},"系":{"docs":{},"列":{"docs":{},"的":{"docs":{},"优":{"docs":{},"化":{"docs":{},"算":{"docs":{},"法":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}},"抽":{"docs":{},"象":{"docs":{},"的":{"docs":{},"结":{"docs":{},"构":{"docs":{},"(":{"docs":{},"如":{"docs":{},"循":{"docs":{},"环":{"docs":{},")":{"docs":{},"描":{"docs":{},"述":{"docs":{},"电":{"docs":{},"路":{"docs":{},"的":{"docs":{},"行":{"docs":{},"为":{"docs":{},"来":{"docs":{},"描":{"docs":{},"述":{"docs":{},"电":{"docs":{},"路":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}},"描":{"docs":{},"述":{"docs":{},"信":{"docs":{},"号":{"docs":{},"在":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"之":{"docs":{},"间":{"docs":{},"的":{"docs":{},"流":{"docs":{},"动":{"docs":{},"来":{"docs":{},"描":{"docs":{},"述":{"docs":{},"电":{"docs":{},"路":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}},"晶":{"docs":{},"体":{"docs":{},"管":{"docs":{},"开":{"docs":{},"关":{"docs":{},"网":{"docs":{},"表":{"docs":{},"来":{"docs":{},"描":{"docs":{},"述":{"docs":{},"一":{"docs":{},"个":{"docs":{},"电":{"docs":{},"路":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}},"逻":{"docs":{},"辑":{"docs":{},"门":{"docs":{},"之":{"docs":{},"间":{"docs":{},"的":{"docs":{},"连":{"docs":{},"接":{"docs":{},"关":{"docs":{},"系":{"docs":{},"描":{"docs":{},"述":{"docs":{},"电":{"docs":{},"路":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}},"开":{"docs":{},"发":{"docs":{},"板":{"docs":{},"观":{"docs":{},"察":{"docs":{},"执":{"docs":{},"行":{"docs":{},"结":{"docs":{},"果":{"docs":{},".":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}}}}}},"点":{"docs":{},"击":{"docs":{},"菜":{"docs":{},"单":{"docs":{},"栏":{"docs":{},"中":{"docs":{},"的":{"docs":{},"选":{"docs":{},"项":{"docs":{},"可":{"docs":{},"以":{"docs":{},"实":{"docs":{},"现":{"docs":{},"代":{"docs":{},"码":{"docs":{},"调":{"docs":{},"试":{"docs":{},"所":{"docs":{},"需":{"docs":{},"的":{"docs":{},"全":{"docs":{},"部":{"docs":{},"功":{"docs":{},"能":{"docs":{},".":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}}}}}}}}}}}}}}},"完":{"docs":{},"成":{"docs":{},"从":{"docs":{},"工":{"docs":{},"程":{"docs":{},"建":{"docs":{},"立":{"docs":{},"到":{"docs":{},"源":{"docs":{},"代":{"docs":{},"码":{"docs":{},"编":{"docs":{},"译":{"docs":{},"这":{"docs":{},"一":{"docs":{},"流":{"docs":{},"程":{"docs":{},"所":{"docs":{},"需":{"docs":{},"的":{"docs":{},"全":{"docs":{},"部":{"docs":{},"功":{"docs":{},"能":{"docs":{},".":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"观":{"docs":{},"察":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"和":{"docs":{},"存":{"docs":{},"储":{"docs":{},"单":{"docs":{},"元":{"docs":{},"中":{"docs":{},"的":{"docs":{},"值":{"docs":{},",":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}}}}}}}}}}}}}}},"调":{"docs":{},"试":{"docs":{},"器":{"docs":{},"下":{"docs":{},"载":{"docs":{},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},"到":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}}}}}}}}}},"不":{"docs":{},"断":{"docs":{},"的":{"docs":{},"练":{"docs":{},"习":{"docs":{},"掌":{"docs":{},"握":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"程":{"docs":{},"序":{"docs":{},"设":{"docs":{},"计":{"docs":{},"以":{"docs":{},"及":{"docs":{},"软":{"docs":{},"硬":{"docs":{},"协":{"docs":{},"同":{"docs":{},"的":{"docs":{},"相":{"docs":{},"关":{"docs":{},"技":{"docs":{},"巧":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"速":{"docs":{},"度":{"docs":{},"便":{"docs":{},"有":{"docs":{},"了":{"docs":{},"明":{"docs":{},"显":{"docs":{},"的":{"docs":{},"下":{"docs":{},"降":{"docs":{},".":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}},"部":{"docs":{},"分":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}},"依":{"docs":{},"然":{"docs":{},"包":{"docs":{},"括":{"docs":{},"嵌":{"docs":{},"入":{"docs":{},"的":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}},"包":{"docs":{},"括":{"docs":{},"嵌":{"docs":{},"入":{"docs":{},"的":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}},"插":{"docs":{},"件":{"docs":{},"的":{"docs":{},"定":{"docs":{},"制":{"docs":{},"参":{"docs":{},"考":{"docs":{},"了":{"docs":{},"南":{"docs":{},"京":{"docs":{},"大":{"docs":{},"学":{"docs":{},"i":{"docs":{},"c":{"docs":{},"s":{"docs":{},"课":{"docs":{},"程":{"docs":{},"实":{"docs":{},"验":{"docs":{},"主":{"docs":{},"页":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}}}}}}}},"除":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}},"了":{"docs":{},"上":{"docs":{},"述":{"docs":{},"资":{"docs":{},"源":{"docs":{},"外":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}},"查":{"docs":{},"找":{"docs":{},"表":{"docs":{},"、":{"docs":{},"多":{"docs":{},"路":{"docs":{},"复":{"docs":{},"用":{"docs":{},"器":{"docs":{},"和":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"之":{"docs":{},"外":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}}}}}}}}}}},"综":{"docs":{},"合":{"docs":{},"出":{"docs":{},"r":{"docs":{},"t":{"docs":{},"l":{"docs":{},"级":{"docs":{},"h":{"docs":{},"d":{"docs":{},"l":{"docs":{},"代":{"docs":{},"码":{"docs":{},"外":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}},"随":{"docs":{},"着":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}},"逻":{"docs":{},"辑":{"docs":{},"逐":{"docs":{},"渐":{"docs":{},"复":{"docs":{},"杂":{"docs":{},",":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}}}}}}}},"技":{"docs":{},"术":{"docs":{},"的":{"docs":{},"发":{"docs":{},"展":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}},"片":{"docs":{},"上":{"docs":{},"系":{"docs":{},"统":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"性":{"docs":{},"的":{"docs":{},"不":{"docs":{},"断":{"docs":{},"提":{"docs":{},"高":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}},"手":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}},"高":{"docs":{},"速":{"docs":{"lab0/FPGAintro.html":{"ref":"lab0/FPGAintro.html","tf":0.0024449877750611247}}},"层":{"docs":{},"次":{"docs":{},"综":{"docs":{},"合":{"docs":{},"(":{"docs":{},"h":{"docs":{},"l":{"docs":{},"s":{"docs":{},")":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}},"设":{"docs":{},"计":{"docs":{},"方":{"docs":{},"法":{"docs":{},"才":{"docs":{},"取":{"docs":{},"得":{"docs":{},"了":{"docs":{},"一":{"docs":{},"定":{"docs":{},"的":{"docs":{},"成":{"docs":{},"果":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}},"度":{"docs":{},"自":{"docs":{},"动":{"docs":{},"化":{"docs":{},"的":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}},"抽":{"docs":{},"象":{"docs":{},"层":{"docs":{},"次":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"者":{"docs":{},"不":{"docs":{},"用":{"docs":{},"过":{"docs":{},"分":{"docs":{},"关":{"docs":{},"心":{"docs":{},"低":{"docs":{},"抽":{"docs":{},"象":{"docs":{},"层":{"docs":{},"次":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"细":{"docs":{},"节":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}}}}},"互":{"docs":{},"连":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}},"以":{"docs":{},"提":{"docs":{},"供":{"docs":{},"更":{"docs":{},"快":{"docs":{},"的":{"docs":{},"替":{"docs":{},"代":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"的":{"docs":{},"验":{"docs":{},"证":{"docs":{},"方":{"docs":{},"案":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}},"事":{"docs":{},"务":{"docs":{},"而":{"docs":{},"非":{"docs":{},"单":{"docs":{},"个":{"docs":{},"信":{"docs":{},"号":{"docs":{},"作":{"docs":{},"为":{"docs":{},"监":{"docs":{},"测":{"docs":{},"对":{"docs":{},"象":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}},"满":{"docs":{},"足":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"系":{"docs":{},"统":{"docs":{},"需":{"docs":{},"求":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}},"小":{"docs":{},"型":{"docs":{},"存":{"docs":{},"储":{"docs":{},"需":{"docs":{},"求":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}},"及":{"docs":{},"模":{"docs":{},"块":{"docs":{},"和":{"docs":{},"系":{"docs":{},"统":{"docs":{},"的":{"docs":{},"验":{"docs":{},"证":{"docs":{},".":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}}}}}}}}},"如":{"docs":{},"何":{"docs":{},"设":{"docs":{},"计":{"docs":{},"片":{"docs":{},"上":{"docs":{},"计":{"docs":{},"算":{"docs":{},"机":{"docs":{},"系":{"docs":{},"统":{"docs":{},"为":{"docs":{},"主":{"docs":{},"线":{"docs":{},"来":{"docs":{},"组":{"docs":{},"织":{"docs":{},"课":{"docs":{},"程":{"docs":{},".":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}}}}},"则":{"docs":{},"很":{"docs":{},"难":{"docs":{},"知":{"docs":{},"道":{"docs":{},"它":{"docs":{},"是":{"docs":{},"真":{"docs":{},"的":{"docs":{},"没":{"docs":{},"有":{"docs":{},"产":{"docs":{},"生":{"docs":{},"极":{"docs":{},"端":{"docs":{},"情":{"docs":{},"况":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}}}},"该":{"docs":{},"产":{"docs":{},"品":{"docs":{},"可":{"docs":{},"能":{"docs":{},"会":{"docs":{},"变":{"docs":{},"得":{"docs":{},"无":{"docs":{},"用":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}},"调":{"docs":{},"试":{"docs":{},"将":{"docs":{},"非":{"docs":{},"常":{"docs":{},"耗":{"docs":{},"时":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}},"按":{"docs":{},"下":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}},"需":{"docs":{},"要":{"docs":{},"利":{"docs":{},"用":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}},"译":{"docs":{},"码":{"docs":{},"模":{"docs":{},"块":{"docs":{},"认":{"docs":{},"为":{"docs":{},"这":{"docs":{},"是":{"docs":{},"一":{"docs":{},"次":{"docs":{},"对":{"docs":{},"指":{"docs":{},"令":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},"的":{"docs":{},"操":{"docs":{},"作":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}}}}}}}}}}}}}},"前":{"docs":{},"面":{"docs":{},"一":{"docs":{},"节":{"docs":{},"介":{"docs":{},"绍":{"docs":{},"了":{"docs":{},"什":{"docs":{},"么":{"docs":{},"是":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}},"提":{"docs":{},"到":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}},"一":{"docs":{},"部":{"docs":{},"分":{"docs":{},"基":{"docs":{},"本":{"docs":{},"上":{"docs":{},"是":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}},"身":{"docs":{},"是":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}},"提":{"docs":{},"是":{"docs":{},"不":{"docs":{},"违":{"docs":{},"反":{"docs":{},"学":{"docs":{},"术":{"docs":{},"诚":{"docs":{},"信":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}},"置":{"docs":{},"知":{"docs":{},"识":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}},"即":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667},"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}},"使":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"原":{"docs":{},"型":{"docs":{},"验":{"docs":{},"证":{"docs":{},"环":{"docs":{},"境":{"docs":{},"可":{"docs":{},"能":{"docs":{},"会":{"docs":{},"在":{"docs":{},"电":{"docs":{},"压":{"docs":{},"和":{"docs":{},"温":{"docs":{},"度":{"docs":{},"上":{"docs":{},"施":{"docs":{},"加":{"docs":{},"有":{"docs":{},"限":{"docs":{},"的":{"docs":{},"约":{"docs":{},"束":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"是":{"docs":{},"使":{"docs":{},"用":{"docs":{},"最":{"docs":{},"先":{"docs":{},"进":{"docs":{},"的":{"docs":{},"探":{"docs":{},"测":{"docs":{},"技":{"docs":{},"术":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}},"可":{"docs":{},"立":{"docs":{},"马":{"docs":{},"在":{"docs":{},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"上":{"docs":{},"进":{"docs":{},"行":{"docs":{},"验":{"docs":{},"证":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}},"进":{"docs":{},"行":{"docs":{},"仿":{"docs":{},"真":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}},"通":{"docs":{},"常":{"docs":{},"所":{"docs":{},"说":{"docs":{},"的":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0044943820224719105}}}}}}},"「":{"docs":{},"从":{"docs":{},"实":{"docs":{},"践":{"docs":{},"中":{"docs":{},"来":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}},"只":{"docs":{},"有":{"docs":{},"三":{"docs":{},"分":{"docs":{},"之":{"docs":{},"一":{"docs":{},"的":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}},"关":{"docs":{},"注":{"docs":{},"数":{"docs":{},"据":{"docs":{},"路":{"docs":{},"径":{"docs":{},"综":{"docs":{},"合":{"docs":{},"：":{"docs":{},"许":{"docs":{},"多":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}},"要":{"docs":{},"地":{"docs":{},"址":{"docs":{},"总":{"docs":{},"线":{"docs":{},"的":{"docs":{},"高":{"1":{"6":{"docs":{},"位":{"docs":{},"全":{"docs":{},"为":{"0":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}},"docs":{}}}}},"docs":{}},"docs":{}}}}}}},"高":{"1":{"6":{"docs":{},"位":{"docs":{},"全":{"docs":{},"为":{"0":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}},"docs":{}}}}},"docs":{}},"docs":{}}}},"因":{"docs":{},"为":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}},"大":{"docs":{},"多":{"docs":{},"数":{"docs":{},"设":{"docs":{},"计":{"docs":{},"团":{"docs":{},"队":{"docs":{},"都":{"docs":{},"关":{"docs":{},"注":{"docs":{},"在":{"docs":{},"整":{"docs":{},"个":{"docs":{},"指":{"docs":{},"定":{"docs":{},"环":{"docs":{},"境":{"docs":{},"和":{"docs":{},"功":{"docs":{},"能":{"docs":{},"操":{"docs":{},"作":{"docs":{},"条":{"docs":{},"件":{"docs":{},"下":{"docs":{},"的":{"docs":{},"可":{"docs":{},"靠":{"docs":{},"操":{"docs":{},"作":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"这":{"docs":{},"些":{"docs":{},"设":{"docs":{},"计":{"docs":{},"可":{"docs":{},"能":{"docs":{},"会":{"docs":{},"包":{"docs":{},"含":{"docs":{},"一":{"docs":{},"些":{"docs":{},"模":{"docs":{},"拟":{"docs":{},"电":{"docs":{},"路":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}}},"r":{"docs":{},"t":{"docs":{},"l":{"docs":{},"级":{"docs":{},"描":{"docs":{},"述":{"docs":{},"相":{"docs":{},"比":{"docs":{},"于":{"docs":{},"门":{"docs":{},"级":{"docs":{},"电":{"docs":{},"路":{"docs":{},"来":{"docs":{},"说":{"docs":{},"更":{"docs":{},"容":{"docs":{},"易":{"docs":{},"被":{"docs":{},"理":{"docs":{},"解":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}},"它":{"docs":{},"们":{"docs":{},"都":{"docs":{},"属":{"docs":{},"于":{"docs":{},"对":{"docs":{},"电":{"docs":{},"路":{"docs":{},"元":{"docs":{},"件":{"docs":{},"连":{"docs":{},"接":{"docs":{},"结":{"docs":{},"构":{"docs":{},"的":{"docs":{},"一":{"docs":{},"种":{"docs":{},"描":{"docs":{},"述":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}},"采":{"docs":{},"用":{"docs":{},"r":{"docs":{},"t":{"docs":{},"l":{"docs":{},"设":{"docs":{},"计":{"docs":{},"流":{"docs":{},"程":{"docs":{},"可":{"docs":{},"以":{"docs":{},"实":{"docs":{},"现":{"docs":{},"良":{"docs":{},"好":{"docs":{},"的":{"docs":{},"结":{"docs":{},"果":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}},"你":{"docs":{},"很":{"docs":{},"可":{"docs":{},"能":{"docs":{},"在":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}}}}},"此":{"docs":{},"应":{"docs":{},"该":{"docs":{},"充":{"docs":{},"分":{"docs":{},"考":{"docs":{},"虑":{"docs":{},"多":{"docs":{},"方":{"docs":{},"面":{"docs":{},"的":{"docs":{},"因":{"docs":{},"素":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}},"追":{"docs":{},"查":{"docs":{},"出":{"docs":{},"错":{"docs":{},"的":{"docs":{},"源":{"docs":{},"头":{"docs":{},"可":{"docs":{},"能":{"docs":{},"很":{"docs":{},"困":{"docs":{},"难":{"docs":{},"且":{"docs":{},"耗":{"docs":{},"时":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}}},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0044943820224719105},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}},"f":{"docs":{},"p":{"docs":{},"g":{"docs":{},"a":{"docs":{},"厂":{"docs":{},"商":{"docs":{},"还":{"docs":{},"需":{"docs":{},"要":{"docs":{},"开":{"docs":{},"发":{"docs":{},"映":{"docs":{},"射":{"docs":{},"(":{"docs":{},"m":{"docs":{},"a":{"docs":{},"p":{"docs":{},"p":{"docs":{},"i":{"docs":{},"n":{"docs":{},"g":{"docs":{},")":{"docs":{},"、":{"docs":{},"打":{"docs":{},"包":{"docs":{},"(":{"docs":{},"p":{"docs":{},"a":{"docs":{},"c":{"docs":{},"k":{"docs":{},"i":{"docs":{},"n":{"docs":{},"g":{"docs":{},")":{"docs":{},"、":{"docs":{},"布":{"docs":{},"局":{"docs":{},"布":{"docs":{},"线":{"docs":{},"(":{"docs":{},"p":{"docs":{},"l":{"docs":{},"a":{"docs":{},"c":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"我":{"docs":{},"们":{"docs":{},"建":{"docs":{},"议":{"docs":{},"你":{"docs":{},"在":{"docs":{},"学":{"docs":{},"习":{"docs":{},"本":{"docs":{},"实":{"docs":{},"验":{"docs":{},"之":{"docs":{},"前":{"docs":{},"仍":{"docs":{},"应":{"docs":{},"该":{"docs":{},"适":{"docs":{},"当":{"docs":{},"回":{"docs":{},"顾":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}},"认":{"docs":{},"为":{"docs":{},"在":{"docs":{},"软":{"docs":{},"件":{"docs":{},"操":{"docs":{},"作":{"docs":{},"上":{"docs":{},"不":{"docs":{},"会":{"docs":{},"存":{"docs":{},"在":{"docs":{},"太":{"docs":{},"大":{"docs":{},"的":{"docs":{},"障":{"docs":{},"碍":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}},"需":{"docs":{},"要":{"docs":{},"学":{"docs":{},"习":{"docs":{},"的":{"docs":{},"工":{"docs":{},"具":{"docs":{},"仅":{"docs":{},"是":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}},"导":{"docs":{},"致":{"docs":{},"可":{"docs":{},"观":{"docs":{},"察":{"docs":{},"到":{"docs":{},"的":{"docs":{},"故":{"docs":{},"障":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}},"努":{"docs":{},"力":{"docs":{},"的":{"docs":{},"方":{"docs":{},"向":{"docs":{},"错":{"docs":{},"了":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}},"布":{"docs":{},"局":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}},"才":{"docs":{},"能":{"docs":{},"确":{"docs":{},"保":{"docs":{},"设":{"docs":{},"计":{"docs":{},"更":{"docs":{},"好":{"docs":{},"、":{"docs":{},"更":{"docs":{},"准":{"docs":{},"确":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}},"新":{"docs":{},"产":{"docs":{},"品":{"docs":{},"的":{"docs":{},"出":{"docs":{},"现":{"docs":{},"非":{"docs":{},"常":{"docs":{},"迅":{"docs":{},"速":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}},"曲":{"docs":{},"线":{"docs":{},"上":{"docs":{},"的":{"docs":{},"单":{"docs":{},"个":{"docs":{},"点":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}},"未":{"docs":{},"能":{"docs":{},"在":{"docs":{},"给":{"docs":{},"定":{"docs":{},"的":{"docs":{},"市":{"docs":{},"场":{"docs":{},"窗":{"docs":{},"口":{"docs":{},"中":{"docs":{},"准":{"docs":{},"备":{"docs":{},"好":{"docs":{},"产":{"docs":{},"品":{"docs":{},"会":{"docs":{},"给":{"docs":{},"公":{"docs":{},"司":{"docs":{},"带":{"docs":{},"来":{"docs":{},"极":{"docs":{},"大":{"docs":{},"的":{"docs":{},"开":{"docs":{},"发":{"docs":{},"成":{"docs":{},"本":{"docs":{},"浪":{"docs":{},"费":{"docs":{},".":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"确":{"docs":{},"定":{"docs":{},"以":{"docs":{},"后":{"docs":{},"再":{"docs":{},"开":{"docs":{},"始":{"docs":{},"流":{"docs":{},"片":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}},"综":{"docs":{},"上":{"docs":{},"所":{"docs":{},"述":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}},"合":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}},"工":{"docs":{},"具":{"docs":{},"已":{"docs":{},"经":{"docs":{},"能":{"docs":{},"够":{"docs":{},"输":{"docs":{},"出":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}},"无":{"docs":{},"法":{"docs":{},"综":{"docs":{},"合":{"docs":{},"高":{"docs":{},"级":{"docs":{},"编":{"docs":{},"程":{"docs":{},"语":{"docs":{},"言":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}},"输":{"docs":{},"出":{"docs":{},"r":{"docs":{},"t":{"docs":{},"l":{"docs":{},"级":{"docs":{},"h":{"docs":{},"d":{"docs":{},"l":{"docs":{},"代":{"docs":{},"码":{"docs":{},"用":{"docs":{},"于":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"验":{"docs":{},"证":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}},"连":{"docs":{},"接":{"docs":{},"器":{"docs":{},"等":{"docs":{},")":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}},"静":{"docs":{},"态":{"docs":{},"时":{"docs":{},"序":{"docs":{},"分":{"docs":{},"析":{"docs":{},"和":{"docs":{},"比":{"docs":{},"特":{"docs":{},"流":{"docs":{},"生":{"docs":{},"成":{"docs":{},"的":{"docs":{},"过":{"docs":{},"程":{"docs":{},"可":{"docs":{},"能":{"docs":{},"会":{"docs":{},"消":{"docs":{},"耗":{"docs":{},"大":{"docs":{},"量":{"docs":{},"的":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"和":{"docs":{},"内":{"docs":{},"存":{"docs":{},"资":{"docs":{},"源":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"验":{"docs":{},"证":{"docs":{},"既":{"docs":{},"有":{"docs":{},"一":{"docs":{},"定":{"docs":{},"优":{"docs":{},"势":{"docs":{},",":{"docs":{"lab0/whyFPGA.html":{"ref":"lab0/whyFPGA.html","tf":0.006666666666666667}}}}}}}}}}},"+":{"docs":{},"+":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0044943820224719105}}}},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}},"b":{"docs":{},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{},"_":{"docs":{},"r":{"docs":{},"d":{"docs":{},"a":{"docs":{},"d":{"docs":{},"d":{"docs":{},"r":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}},"t":{"docs":{},"a":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}}},"w":{"docs":{},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}},"r":{"docs":{},"a":{"docs":{},"d":{"docs":{},"d":{"docs":{},"r":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}},"i":{"docs":{},"t":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}}}}}}},"h":{"docs":{},"a":{"docs":{},"d":{"docs":{},"d":{"docs":{},"r":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}},"c":{"docs":{},"l":{"docs":{},"k":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}},"p":{"docs":{},"r":{"docs":{},"o":{"docs":{},"t":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}},"r":{"docs":{},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}},"e":{"docs":{},"a":{"docs":{},"d":{"docs":{},"i":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}},"y":{"docs":{},"o":{"docs":{},"u":{"docs":{},"t":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}}}},"s":{"docs":{},"e":{"docs":{},"t":{"docs":{},"n":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}},"p":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}},"s":{"docs":{},"e":{"docs":{},"l":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}},"i":{"docs":{},"z":{"docs":{},"e":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}},"t":{"docs":{},"r":{"docs":{},"a":{"docs":{},"n":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}},"w":{"docs":{},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}},"r":{"docs":{},"i":{"docs":{},"t":{"docs":{},"e":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}}}}},"/":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}},"*":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"*":{"docs":{},"/":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}},"/":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}}}}}}}}},"/":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}}}}}}}}}}}}}}}}}}}}}},"i":{"docs":{},"n":{"docs":{},"s":{"docs":{},"e":{"docs":{},"r":{"docs":{},"t":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}}}},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{},"c":{"docs":{},"o":{"docs":{},"d":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}}}}},"/":{"0":{"docs":{},"x":{"0":{"0":{"0":{"0":{"0":{"0":{"0":{"0":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"docs":{}}},"docs":{}}},"e":{"docs":{},"d":{"docs":{},"a":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.008988764044943821},"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317},"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}},"i":{"docs":{},"t":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}},"n":{"docs":{},"a":{"docs":{},"b":{"docs":{},"l":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}}},"t":{"docs":{},"r":{"docs":{},"a":{"docs":{},"n":{"docs":{},"s":{"docs":{},"f":{"docs":{},"e":{"docs":{},"r":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}},"t":{"docs":{},"l":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}},"l":{"docs":{},"c":{"7":{"5":{"2":{"8":{"docs":{},"c":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}}},"a":{"docs":{},"s":{"docs":{},"k":{"1":{"docs":{"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655}}},"docs":{}}}},"h":{"docs":{},"e":{"docs":{},"r":{"docs":{},"e":{"docs":{},"*":{"docs":{},"/":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}}}}},"例":{"docs":{},"如":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0044943820224719105}}},"与":{"docs":{},"其":{"docs":{},"他":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"/":{"docs":{},"软":{"docs":{},"件":{"docs":{},"模":{"docs":{},"块":{"docs":{},"的":{"docs":{},"接":{"docs":{},"口":{"docs":{},"和":{"docs":{},"平":{"docs":{},"台":{"docs":{},"集":{"docs":{},"成":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}},"敏":{"docs":{},"感":{"docs":{},"列":{"docs":{},"表":{"docs":{},"、":{"docs":{},"多":{"docs":{},"维":{"docs":{},"数":{"docs":{},"组":{"docs":{},"、":{"docs":{},"生":{"docs":{},"成":{"docs":{},"语":{"docs":{},"句":{"docs":{},"块":{"docs":{},"、":{"docs":{},"命":{"docs":{},"名":{"docs":{},"端":{"docs":{},"口":{"docs":{},"连":{"docs":{},"接":{"docs":{},"等":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}}},"现":{"docs":{},"代":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}},"设":{"docs":{},"计":{"docs":{},"层":{"docs":{},"次":{"docs":{},"结":{"docs":{},"构":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}},"依":{"docs":{},"赖":{"docs":{},"于":{"docs":{},"目":{"docs":{},"标":{"docs":{},"或":{"docs":{},"实":{"docs":{},"现":{"docs":{},"平":{"docs":{},"台":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}},"次":{"docs":{},"为":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}},"促":{"docs":{},"使":{"docs":{},"工":{"docs":{},"业":{"docs":{},"界":{"docs":{},"将":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{},"抽":{"docs":{},"象":{"docs":{},"级":{"docs":{},"别":{"docs":{},"进":{"docs":{},"一":{"docs":{},"步":{"docs":{},"提":{"docs":{},"高":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}},"保":{"docs":{},"证":{"docs":{},"了":{"docs":{},"大":{"docs":{},"多":{"docs":{},"数":{"docs":{},"验":{"docs":{},"证":{"docs":{},"都":{"docs":{},"可":{"docs":{},"以":{"docs":{},"通":{"docs":{},"过":{"docs":{},"执":{"docs":{},"行":{"docs":{},"原":{"docs":{},"始":{"docs":{},"的":{"docs":{},"非":{"docs":{},"定":{"docs":{},"时":{"docs":{},"c":{"docs":{},"语":{"docs":{},"言":{"docs":{},"模":{"docs":{},"型":{"docs":{},"来":{"docs":{},"执":{"docs":{},"行":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"像":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}},"公":{"docs":{},"司":{"docs":{},"的":{"docs":{},"使":{"docs":{},"用":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}},"都":{"docs":{},"先":{"docs":{},"后":{"docs":{},"推":{"docs":{},"出":{"docs":{},"了":{"docs":{},"自":{"docs":{},"己":{"docs":{},"支":{"docs":{},"持":{"docs":{},"v":{"docs":{},"h":{"docs":{},"d":{"docs":{},"l":{"docs":{},"的":{"docs":{},"e":{"docs":{},"d":{"docs":{},"a":{"docs":{},"工":{"docs":{},"具":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}},"开":{"docs":{},"发":{"docs":{},"的":{"docs":{},"用":{"docs":{},"于":{"docs":{},"h":{"docs":{},"d":{"docs":{},"l":{"docs":{},"综":{"docs":{},"合":{"docs":{},"分":{"docs":{},"析":{"docs":{},"的":{"docs":{},"软":{"docs":{},"件":{"docs":{},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}}}}}}}}}}}}}}}}},"功":{"docs":{},"能":{"docs":{},"规":{"docs":{},"范":{"docs":{},"变":{"docs":{},"得":{"docs":{},"高":{"docs":{},"度":{"docs":{},"依":{"docs":{},"赖":{"docs":{},"于":{"docs":{},"工":{"docs":{},"具":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}},".":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}},"又":{"docs":{},"先":{"docs":{},"后":{"docs":{},"发":{"docs":{},"布":{"docs":{},"了":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}},"发":{"docs":{},"展":{"docs":{},"而":{"docs":{},"来":{"docs":{},"的":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"描":{"docs":{},"述":{"docs":{},"、":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"验":{"docs":{},"证":{"docs":{},"统":{"docs":{},"一":{"docs":{},"语":{"docs":{},"言":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}},"布":{"docs":{},"了":{"docs":{},"v":{"docs":{},"h":{"docs":{},"d":{"docs":{},"l":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}},"合":{"docs":{},"成":{"docs":{},"引":{"docs":{},"擎":{"docs":{},"中":{"docs":{},"许":{"docs":{},"多":{"docs":{},"常":{"docs":{},"用":{"docs":{},"的":{"docs":{},"算":{"docs":{},"法":{"docs":{},"都":{"docs":{},"集":{"docs":{},"中":{"docs":{},"在":{"docs":{},"减":{"docs":{},"少":{"docs":{},"功":{"docs":{},"能":{"docs":{},"单":{"docs":{},"元":{"docs":{},"数":{"docs":{},"和":{"docs":{},"等":{"docs":{},"待":{"docs":{},"时":{"docs":{},"间":{"docs":{},"上":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"后":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}},"国":{"docs":{},"际":{"docs":{},"组":{"docs":{},"织":{"docs":{},"成":{"docs":{},"立":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}},"图":{"2":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}},"docs":{}},"块":{"docs":{},"和":{"docs":{},"片":{"docs":{},"上":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}},"大":{"docs":{},"多":{"docs":{},"数":{"docs":{},"早":{"docs":{},"期":{"docs":{},"的":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}},"家":{"docs":{},"需":{"docs":{},"要":{"docs":{},"携":{"docs":{},"带":{"docs":{},"个":{"docs":{},"人":{"docs":{},"电":{"docs":{},"脑":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}},"学":{"docs":{},"习":{"docs":{},"时":{"docs":{},"应":{"docs":{},"注":{"docs":{},"意":{"docs":{},"区":{"docs":{},"别":{"docs":{},"于":{"docs":{},"软":{"docs":{},"件":{"docs":{},"编":{"docs":{},"程":{"docs":{},"语":{"docs":{},"言":{"docs":{},"(":{"docs":{},"对":{"docs":{},"过":{"docs":{},"程":{"docs":{},"的":{"docs":{},"一":{"docs":{},"种":{"docs":{},"描":{"docs":{},"述":{"docs":{},")":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}}}}},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"传":{"docs":{},"输":{"docs":{},"级":{"docs":{},"描":{"docs":{},"述":{"docs":{},"(":{"docs":{},"r":{"docs":{},"t":{"docs":{},"l":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}},"界":{"docs":{},"面":{"docs":{},"可":{"docs":{},"以":{"docs":{},"查":{"docs":{},"看":{"docs":{},"执":{"docs":{},"行":{"docs":{},"当":{"docs":{},"前":{"docs":{},"指":{"docs":{},"令":{"docs":{},"时":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}}}}}}}}}}}}}}}}},"对":{"docs":{},"于":{"docs":{},"描":{"docs":{},"述":{"docs":{},"数":{"docs":{},"字":{"docs":{},"电":{"docs":{},"路":{"docs":{},"的":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"描":{"docs":{},"述":{"docs":{},"语":{"docs":{},"言":{"docs":{},"来":{"docs":{},"说":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}},"不":{"docs":{},"熟":{"docs":{},"悉":{"docs":{},"软":{"docs":{},"件":{"docs":{},"操":{"docs":{},"作":{"docs":{},"的":{"docs":{},"同":{"docs":{},"学":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}},"应":{"docs":{},"的":{"docs":{},"字":{"docs":{},"码":{"docs":{},"段":{"docs":{},"点":{"docs":{},"亮":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},"选":{"docs":{},"中":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}},"地":{"docs":{},"址":{"docs":{},"进":{"docs":{},"行":{"docs":{},"正":{"docs":{},"确":{"docs":{},"的":{"docs":{},"译":{"docs":{},"码":{"docs":{},".":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}}}}},"软":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"协":{"docs":{},"同":{"docs":{},"开":{"docs":{},"发":{"docs":{},"的":{"docs":{},"流":{"docs":{},"程":{"docs":{},"更":{"docs":{},"加":{"docs":{},"熟":{"docs":{},"悉":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}}}}}}}}}}},"尤":{"docs":{},"其":{"docs":{},"是":{"docs":{},"在":{"docs":{},"电":{"docs":{},"路":{"docs":{},"规":{"docs":{},"模":{"docs":{},"不":{"docs":{},"断":{"docs":{},"增":{"docs":{},"加":{"docs":{},"且":{"docs":{},"设":{"docs":{},"计":{"docs":{},"复":{"docs":{},"杂":{"docs":{},"性":{"docs":{},"不":{"docs":{},"断":{"docs":{},"提":{"docs":{},"高":{"docs":{},"的":{"docs":{},"情":{"docs":{},"况":{"docs":{},"下":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"尽":{"docs":{},"管":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}},"在":{"docs":{},"上":{"docs":{},"世":{"docs":{},"纪":{"8":{"0":{"docs":{},"年":{"docs":{},"代":{"docs":{},"初":{"docs":{},"便":{"docs":{},"有":{"docs":{},"关":{"docs":{},"于":{"docs":{},"高":{"docs":{},"层":{"docs":{},"次":{"docs":{},"综":{"docs":{},"合":{"docs":{},"(":{"docs":{},"h":{"docs":{},"l":{"docs":{},"s":{"docs":{},")":{"docs":{},"技":{"docs":{},"术":{"docs":{},"的":{"docs":{},"研":{"docs":{},"究":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}}},"docs":{}},"docs":{}}}}},"它":{"docs":{},"具":{"docs":{},"有":{"docs":{},"潜":{"docs":{},"在":{"docs":{},"的":{"docs":{},"巨":{"docs":{},"大":{"docs":{},"优":{"docs":{},"势":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}},"早":{"docs":{},"期":{"docs":{},"的":{"docs":{},"基":{"docs":{},"于":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}},"第":{"docs":{},"二":{"docs":{},"代":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}},"我":{"docs":{},"们":{"docs":{},"已":{"docs":{},"经":{"docs":{},"尽":{"docs":{},"最":{"docs":{},"大":{"docs":{},"的":{"docs":{},"努":{"docs":{},"力":{"docs":{},"使":{"docs":{},"得":{"docs":{},"你":{"docs":{},"能":{"docs":{},"够":{"docs":{},"获":{"docs":{},"得":{"docs":{},"更":{"docs":{},"高":{"docs":{},"效":{"docs":{},"的":{"docs":{},"训":{"docs":{},"练":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}}}}}}},"平":{"docs":{},"台":{"docs":{},"上":{"docs":{},"的":{"docs":{},"通":{"docs":{},"用":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}},"介":{"docs":{},"绍":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":10.002915451895044}}}}}},"引":{"docs":{},"入":{"docs":{},"抽":{"docs":{},"象":{"docs":{},"的":{"docs":{},"目":{"docs":{},"的":{"docs":{},"在":{"docs":{},"于":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}},"脚":{"docs":{},"相":{"docs":{},"连":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}},"驱":{"docs":{},"动":{"docs":{},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}},"导":{"docs":{},"大":{"docs":{},"家":{"docs":{},"在":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}},"强":{"docs":{},"大":{"docs":{},"的":{"docs":{},"编":{"docs":{},"译":{"docs":{},"技":{"docs":{},"术":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}},"成":{"docs":{},"为":{"docs":{},"了":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}},"我":{"docs":{},"们":{"docs":{},"在":{"docs":{},"用":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"描":{"docs":{},"述":{"docs":{},"语":{"docs":{},"言":{"docs":{},"描":{"docs":{},"述":{"docs":{},"我":{"docs":{},"们":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{},"电":{"docs":{},"路":{"docs":{},"时":{"docs":{},"并":{"docs":{},"不":{"docs":{},"需":{"docs":{},"要":{"docs":{},"过":{"docs":{},"分":{"docs":{},"关":{"docs":{},"心":{"docs":{},"电":{"docs":{},"路":{"docs":{},"使":{"docs":{},"用":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"仍":{"docs":{},"需":{"docs":{},"要":{"docs":{},"良":{"docs":{},"好":{"docs":{},"的":{"docs":{},"代":{"docs":{},"码":{"docs":{},"风":{"docs":{},"格":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}},"需":{"docs":{},"要":{"docs":{},"对":{"docs":{},"代":{"docs":{},"码":{"docs":{},"进":{"docs":{},"行":{"docs":{},"一":{"docs":{},"些":{"docs":{},"简":{"docs":{},"单":{"docs":{},"的":{"docs":{},"修":{"docs":{},"改":{"docs":{},"。":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}}}}}}}},"先":{"docs":{},"介":{"docs":{},"绍":{"docs":{},"如":{"docs":{},"何":{"docs":{},"通":{"docs":{},"过":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608}}}}}}}}},"搭":{"docs":{},"建":{"docs":{},"了":{"docs":{},"一":{"docs":{},"个":{"docs":{},"最":{"docs":{},"简":{"docs":{},"单":{"docs":{},"的":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608}}}}}}}}}}},"会":{"docs":{},"将":{"docs":{},"你":{"docs":{},"加":{"docs":{},"入":{"docs":{},"贡":{"docs":{},"献":{"docs":{},"名":{"docs":{},"单":{"docs":{},"中":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}},"发":{"docs":{},"现":{"docs":{},"参":{"docs":{},"与":{"docs":{},"本":{"docs":{},"课":{"docs":{},"程":{"docs":{},"学":{"docs":{},"习":{"docs":{},"的":{"docs":{},"同":{"docs":{},"学":{"docs":{},"软":{"docs":{},"件":{"docs":{},"编":{"docs":{},"程":{"docs":{},"能":{"docs":{},"力":{"docs":{},"普":{"docs":{},"遍":{"docs":{},"较":{"docs":{},"弱":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}}}},"已":{"docs":{},"经":{"docs":{},"提":{"docs":{},"供":{"docs":{},"了":{"docs":{},"足":{"docs":{},"够":{"docs":{},"的":{"docs":{},"帮":{"docs":{},"助":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}},"鼓":{"docs":{},"励":{"docs":{},"你":{"docs":{},"在":{"docs":{},"私":{"docs":{},"下":{"docs":{},"帮":{"docs":{},"助":{"docs":{},"学":{"docs":{},"习":{"docs":{},"能":{"docs":{},"力":{"docs":{},"稍":{"docs":{},"差":{"docs":{},"的":{"docs":{},"同":{"docs":{},"学":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}},"想":{"docs":{},"深":{"docs":{},"入":{"docs":{},"学":{"docs":{},"习":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}},"要":{"docs":{},"在":{"docs":{},"公":{"docs":{},"开":{"docs":{},"的":{"docs":{},"地":{"docs":{},"方":{"docs":{},"分":{"docs":{},"享":{"docs":{},"代":{"docs":{},"码":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}},"觉":{"docs":{},"得":{"docs":{},"实":{"docs":{},"验":{"docs":{},"指":{"docs":{},"导":{"docs":{},"书":{"docs":{},"写":{"docs":{},"得":{"docs":{},"不":{"docs":{},"好":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}},"很":{"docs":{},"难":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}},"技":{"docs":{},"术":{"docs":{},"取":{"docs":{},"得":{"docs":{},"了":{"docs":{},"一":{"docs":{},"定":{"docs":{},"的":{"docs":{},"成":{"docs":{},"功":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}},"已":{"docs":{},"经":{"docs":{},"大":{"docs":{},"大":{"docs":{},"提":{"docs":{},"高":{"docs":{},"了":{"docs":{},"易":{"docs":{},"用":{"docs":{},"性":{"docs":{},"和":{"docs":{},"设":{"docs":{},"计":{"docs":{},"抽":{"docs":{},"象":{"docs":{},"水":{"docs":{},"平":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}},"还":{"docs":{},"有":{"docs":{},"很":{"docs":{},"大":{"docs":{},"的":{"docs":{},"发":{"docs":{},"展":{"docs":{},"空":{"docs":{},"间":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}},"抽":{"docs":{},"象":{"docs":{},"是":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{},"一":{"docs":{},"个":{"docs":{},"重":{"docs":{},"要":{"docs":{},"思":{"docs":{},"想":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}},"描":{"docs":{},"述":{"docs":{},"数":{"docs":{},"字":{"docs":{},"电":{"docs":{},"路":{"docs":{},"的":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"描":{"docs":{},"述":{"docs":{},"语":{"docs":{},"言":{"docs":{},"中":{"docs":{},"被":{"docs":{},"广":{"docs":{},"泛":{"docs":{},"使":{"docs":{},"用":{"docs":{},"的":{"docs":{},"主":{"docs":{},"要":{"docs":{},"有":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}},"相":{"docs":{},"比":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}},"改":{"docs":{},"善":{"docs":{},"了":{"docs":{},"代":{"docs":{},"码":{"docs":{},"可":{"docs":{},"重":{"docs":{},"用":{"docs":{},"性":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}},"为":{"docs":{},":":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}},"：":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}},"时":{"docs":{},"序":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}},"相":{"docs":{},"似":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}},"违":{"docs":{},"例":{"docs":{},"是":{"docs":{},"一":{"docs":{},"个":{"docs":{},"很":{"docs":{},"严":{"docs":{},"重":{"docs":{},"的":{"docs":{},"问":{"docs":{},"题":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.008746355685131196}}},"钟":{"docs":{},"使":{"docs":{},"能":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}},"标":{"docs":{},"准":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0044943820224719105}}}}},"根":{"docs":{},"据":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}},"第":{"docs":{},"二":{"docs":{},"章":{"docs":{},"所":{"docs":{},"述":{"docs":{},"的":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}},"具":{"docs":{},"体":{"docs":{},"题":{"docs":{},"目":{"docs":{},"的":{"docs":{},"要":{"docs":{},"求":{"docs":{},"补":{"docs":{},"充":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"程":{"docs":{},"序":{"docs":{},"实":{"docs":{},"现":{"docs":{},"相":{"docs":{},"应":{"docs":{},"的":{"docs":{},"功":{"docs":{},"能":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}},"完":{"docs":{},"成":{"docs":{},"情":{"docs":{},"况":{"docs":{},"获":{"docs":{},"得":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}},"正":{"docs":{},"确":{"docs":{},"填":{"docs":{},"空":{"docs":{},"的":{"docs":{},"数":{"docs":{},"量":{"docs":{},"获":{"docs":{},"得":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}},"检":{"docs":{},"测":{"docs":{},"此":{"docs":{},"类":{"docs":{},"错":{"docs":{},"误":{"docs":{},"的":{"docs":{},"常":{"docs":{},"见":{"docs":{},"做":{"docs":{},"法":{"docs":{},"是":{"docs":{},"执":{"docs":{},"行":{"docs":{},"r":{"docs":{},"t":{"docs":{},"l":{"docs":{},"级":{"docs":{},"时":{"docs":{},"序":{"docs":{},"精":{"docs":{},"确":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"或":{"docs":{},"使":{"docs":{},"用":{"docs":{},"主":{"docs":{},"要":{"docs":{},"供":{"docs":{},"应":{"docs":{},"商":{"docs":{},"提":{"docs":{},"供":{"docs":{},"的":{"docs":{},"系":{"docs":{},"统":{"docs":{},"内":{"docs":{},"调":{"docs":{},"试":{"docs":{},"工":{"docs":{},"具":{"docs":{},"(":{"docs":{},"如":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"没":{"docs":{},"有":{"docs":{},"可":{"docs":{},"靠":{"docs":{},"的":{"docs":{},"r":{"docs":{},"t":{"docs":{},"l":{"docs":{},"到":{"docs":{},"g":{"docs":{},"d":{"docs":{},"s":{"docs":{},"i":{"docs":{},"i":{"docs":{},"基":{"docs":{},"础":{"docs":{},"来":{"docs":{},"支":{"docs":{},"持":{"docs":{},"h":{"docs":{},"l":{"docs":{},"s":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}},"版":{"docs":{},"本":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}},"生":{"docs":{},"成":{"docs":{},"比":{"docs":{},"特":{"docs":{},"流":{"docs":{},"下":{"docs":{},"载":{"docs":{},"到":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}},"的":{"docs":{},"h":{"docs":{},"d":{"docs":{},"l":{"docs":{},"文":{"docs":{},"件":{"docs":{},"被":{"docs":{},"x":{"docs":{},"i":{"docs":{},"l":{"docs":{},"i":{"docs":{},"n":{"docs":{},"x":{"docs":{},"工":{"docs":{},"具":{"docs":{},"用":{"docs":{},"于":{"docs":{},"综":{"docs":{},"合":{"docs":{},"实":{"docs":{},"现":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}}},"电":{"docs":{},"路":{"docs":{},"内":{"docs":{},"部":{"docs":{},"信":{"docs":{},"号":{"docs":{},"的":{"docs":{},"功":{"docs":{},"能":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}},"稍":{"docs":{},"微":{"docs":{},"高":{"docs":{},"一":{"docs":{},"层":{"docs":{},"的":{"docs":{},"抽":{"docs":{},"象":{"docs":{},"层":{"docs":{},"次":{"docs":{},"是":{"docs":{},"门":{"docs":{},"级":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}},"级":{"docs":{},"描":{"docs":{},"述":{"docs":{},"和":{"docs":{},"一":{"docs":{},"些":{"docs":{},"人":{"docs":{},"为":{"docs":{},"添":{"docs":{},"加":{"docs":{},"的":{"docs":{},"时":{"docs":{},"序":{"docs":{},"约":{"docs":{},"束":{"docs":{},"输":{"docs":{},"入":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}},"转":{"docs":{},"换":{"docs":{},"成":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"和":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"运":{"docs":{},"算":{"docs":{},"表":{"docs":{},"达":{"docs":{},"式":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}},"进":{"docs":{},"行":{"docs":{},"功":{"docs":{},"能":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"比":{"docs":{},"对":{"docs":{},"门":{"docs":{},"级":{"docs":{},"描":{"docs":{},"述":{"docs":{},"进":{"docs":{},"行":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"快":{"docs":{},"很":{"docs":{},"多":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}},"网":{"docs":{},"表":{"docs":{},"到":{"docs":{},"布":{"docs":{},"局":{"docs":{},"布":{"docs":{},"线":{"docs":{},"工":{"docs":{},"具":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}},"联":{"docs":{},"时":{"docs":{},")":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}},"纳":{"docs":{},"入":{"docs":{},"电":{"docs":{},"气":{"docs":{},"电":{"docs":{},"子":{"docs":{},"工":{"docs":{},"程":{"docs":{},"师":{"docs":{},"学":{"docs":{},"会":{"docs":{},"标":{"docs":{},"准":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}},"缺":{"docs":{},"乏":{"docs":{},"令":{"docs":{},"人":{"docs":{},"信":{"docs":{},"服":{"docs":{},"的":{"docs":{},"理":{"docs":{},"由":{"docs":{},"：":{"docs":{},"第":{"docs":{},"一":{"docs":{},"代":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}},"满":{"docs":{},"意":{"docs":{},"的":{"docs":{},"结":{"docs":{},"果":{"docs":{},"：":{"docs":{},"当":{"docs":{},"从":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}},"全":{"docs":{},"面":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"语":{"docs":{},"言":{"docs":{},"支":{"docs":{},"持":{"docs":{},"：":{"docs":{},"第":{"docs":{},"一":{"docs":{},"代":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}},"可":{"docs":{},"重":{"docs":{},"复":{"docs":{},"使":{"docs":{},"用":{"docs":{},"和":{"docs":{},"可":{"docs":{},"移":{"docs":{},"植":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"规":{"docs":{},"范":{"docs":{},"：":{"docs":{},"许":{"docs":{},"多":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}},"少":{"docs":{},"必":{"docs":{},"要":{"docs":{},"的":{"docs":{},"构":{"docs":{},"造":{"docs":{},"和":{"docs":{},"语":{"docs":{},"义":{"docs":{},"来":{"docs":{},"表":{"docs":{},"示":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"属":{"docs":{},"性":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}},"网":{"docs":{},"表":{"docs":{},"在":{"docs":{},"输":{"docs":{},"入":{"docs":{},"到":{"docs":{},"布":{"docs":{},"局":{"docs":{},"布":{"docs":{},"线":{"docs":{},"工":{"docs":{},"具":{"docs":{},"中":{"docs":{},"后":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}},"自":{"docs":{},"从":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}},"己":{"docs":{},"看":{"docs":{},"书":{"docs":{},"或":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}},"虽":{"docs":{},"然":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}},"现":{"docs":{},"在":{"docs":{},"的":{"docs":{},"综":{"docs":{},"合":{"docs":{},"工":{"docs":{},"具":{"docs":{},"非":{"docs":{},"常":{"docs":{},"强":{"docs":{},"大":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}},"行":{"docs":{},"业":{"docs":{},"中":{"docs":{},"的":{"docs":{},"任":{"docs":{},"何":{"docs":{},"重":{"docs":{},"大":{"docs":{},"转":{"docs":{},"变":{"docs":{},"一":{"docs":{},"样":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}},"仍":{"docs":{},"在":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"与":{"docs":{},"物":{"docs":{},"理":{"docs":{},"设":{"docs":{},"计":{"docs":{},"之":{"docs":{},"间":{"docs":{},"的":{"docs":{},"时":{"docs":{},"序":{"docs":{},"收":{"docs":{},"敛":{"docs":{},"问":{"docs":{},"题":{"docs":{},"上":{"docs":{},"苦":{"docs":{},"苦":{"docs":{},"挣":{"docs":{},"扎":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}}}}},"被":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}},"大":{"docs":{},"多":{"docs":{},"数":{"docs":{},"商":{"docs":{},"业":{"docs":{},"电":{"docs":{},"子":{"docs":{},"设":{"docs":{},"计":{"docs":{},"自":{"docs":{},"动":{"docs":{},"化":{"docs":{},"软":{"docs":{},"件":{"docs":{},"包":{"docs":{},"支":{"docs":{},"持":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}},"配":{"docs":{},"置":{"docs":{},"成":{"docs":{},"为":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}},"解":{"docs":{},"决":{"docs":{},"方":{"docs":{},"案":{"docs":{},"仅":{"docs":{},"在":{"2":{"0":{"0":{"0":{"docs":{},"年":{"docs":{},"代":{"docs":{},"后":{"docs":{},"期":{"docs":{},"才":{"docs":{},"可":{"docs":{},"用":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}},"致":{"docs":{},"力":{"docs":{},"于":{"docs":{},"这":{"docs":{},"些":{"docs":{},"输":{"docs":{},"入":{"docs":{},"语":{"docs":{},"言":{"docs":{},"中":{"docs":{},"的":{"docs":{},"一":{"docs":{},"种":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}},"系":{"docs":{},"统":{"docs":{},"集":{"docs":{},"成":{"docs":{},"问":{"docs":{},"题":{"docs":{},"成":{"docs":{},"为":{"docs":{},"关":{"docs":{},"键":{"docs":{},"的":{"docs":{},"设":{"docs":{},"计":{"docs":{},"瓶":{"docs":{},"颈":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}},"语":{"docs":{},"言":{"docs":{},")":{"docs":{},"的":{"docs":{},"区":{"docs":{},"别":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"描":{"docs":{},"述":{"docs":{},"语":{"docs":{},"言":{"docs":{},"具":{"docs":{},"有":{"docs":{},"空":{"docs":{},"间":{"docs":{},"上":{"docs":{},"的":{"docs":{},"并":{"docs":{},"行":{"docs":{},"性":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}},"来":{"docs":{},"设":{"docs":{},"计":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}},"诞":{"docs":{},"生":{"docs":{},"于":{"1":{"9":{"8":{"3":{"docs":{},"年":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}}}},"描":{"docs":{},"述":{"docs":{},"时":{"docs":{},"如":{"docs":{},"果":{"docs":{},"想":{"docs":{},"要":{"docs":{},"利":{"docs":{},"用":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}},"/":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"语":{"docs":{},"言":{"docs":{},"写":{"docs":{},"的":{"docs":{},"程":{"docs":{},"序":{"docs":{},"编":{"docs":{},"译":{"docs":{},"成":{"docs":{},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},",":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}}}}}}}}}}}}}}}}},"编":{"docs":{},"程":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}},"资":{"docs":{},"源":{"docs":{},"利":{"docs":{},"用":{"docs":{},"率":{"docs":{},"、":{"docs":{},"时":{"docs":{},"序":{"docs":{},"延":{"docs":{},"迟":{"docs":{},"等":{"docs":{},"信":{"docs":{},"息":{"docs":{},"的":{"docs":{},"综":{"docs":{},"合":{"docs":{},"报":{"docs":{},"告":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}},"跟":{"docs":{},"踪":{"docs":{},"和":{"docs":{},"优":{"docs":{},"化":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}},"过":{"docs":{},"程":{"docs":{},"中":{"docs":{},"反":{"docs":{},"映":{"docs":{},"的":{"docs":{},"问":{"docs":{},"题":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}},"逻":{"docs":{},"辑":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"器":{"docs":{},"对":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}},"综":{"docs":{},"合":{"docs":{},"技":{"docs":{},"术":{"docs":{},"最":{"docs":{},"早":{"docs":{},"出":{"docs":{},"现":{"docs":{},"于":{"docs":{},"上":{"docs":{},"世":{"docs":{},"纪":{"8":{"0":{"docs":{},"年":{"docs":{},"代":{"docs":{},"中":{"docs":{},"期":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}},"docs":{}},"docs":{}}}}}}}}}}}}}}},"都":{"docs":{},"可":{"docs":{},"以":{"docs":{},"被":{"docs":{},"归":{"docs":{},"类":{"docs":{},"到":{"docs":{},"结":{"docs":{},"构":{"docs":{},"化":{"docs":{},"描":{"docs":{},"述":{"docs":{},"中":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}},"不":{"docs":{},"影":{"docs":{},"响":{"docs":{},"总":{"docs":{},"线":{"docs":{},"的":{"docs":{},"译":{"docs":{},"码":{"docs":{},"结":{"docs":{},"果":{"docs":{},")":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}}}}},"应":{"docs":{},"该":{"docs":{},"在":{"docs":{},"数":{"docs":{},"字":{"docs":{},"电":{"docs":{},"路":{"docs":{},"课":{"docs":{},"程":{"docs":{},"中":{"docs":{},"学":{"docs":{},"习":{"docs":{},"过":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}},"针":{"docs":{},"对":{"docs":{},"a":{"docs":{},"s":{"docs":{},"i":{"docs":{},"c":{"docs":{},"的":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"综":{"docs":{},"合":{"docs":{},"工":{"docs":{},"具":{"docs":{},"综":{"docs":{},"合":{"docs":{},"出":{"docs":{},"的":{"docs":{},"网":{"docs":{},"表":{"docs":{},"是":{"docs":{},"描":{"docs":{},"述":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"门":{"docs":{},"和":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"的":{"docs":{},"连":{"docs":{},"接":{"docs":{},"关":{"docs":{},"系":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"功":{"docs":{},"耗":{"docs":{},"进":{"docs":{},"行":{"docs":{},"了":{"docs":{},"优":{"docs":{},"化":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}},"门":{"docs":{},"级":{"docs":{},"网":{"docs":{},"表":{"docs":{},"可":{"docs":{},"以":{"docs":{},"用":{"docs":{},"于":{"docs":{},"进":{"docs":{},"一":{"docs":{},"步":{"docs":{},"的":{"docs":{},"仿":{"docs":{},"真":{"docs":{},"验":{"docs":{},"证":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}}}},"限":{"docs":{},"制":{"docs":{},"结":{"docs":{},"果":{"docs":{},"质":{"docs":{},"量":{"docs":{},"的":{"docs":{},"另":{"docs":{},"一":{"docs":{},"个":{"docs":{},"主":{"docs":{},"要":{"docs":{},"因":{"docs":{},"素":{"docs":{},"是":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}}},"面":{"docs":{},"向":{"docs":{},"公":{"docs":{},"有":{"docs":{},"领":{"docs":{},"域":{"docs":{},"开":{"docs":{},"放":{"docs":{},".":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}},"对":{"docs":{},"象":{"docs":{},"特":{"docs":{},"性":{"docs":{},"很":{"docs":{},"好":{"docs":{},"地":{"docs":{},"弥":{"docs":{},"补":{"docs":{},"了":{"docs":{},"传":{"docs":{},"统":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553}}}}}}}}}}}}}}}},"首":{"docs":{},"先":{"docs":{},",":{"docs":{"lab0/design_method.html":{"ref":"lab0/design_method.html","tf":0.0022471910112359553},"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}},"需":{"docs":{},"要":{"docs":{},"利":{"docs":{},"用":{"docs":{},"编":{"docs":{},"译":{"docs":{},"器":{"docs":{},"将":{"docs":{},"代":{"docs":{},"码":{"docs":{},"编":{"docs":{},"译":{"docs":{},"为":{"docs":{},"汇":{"docs":{},"编":{"docs":{},"代":{"docs":{},"码":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}}}}}}}}}}}}}}}},"j":{"docs":{},"t":{"docs":{},"a":{"docs":{},"g":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}},"k":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}},"b":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.008746355685131196}},"i":{"docs":{},"t":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}},"e":{"docs":{},"y":{"1":{"5":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0058309037900874635}}},"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}},"2":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}},"4":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}},"5":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0058309037900874635}}},"8":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}},"docs":{}},"i":{"docs":{},"l":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218},"lab0/keil.html":{"ref":"lab0/keil.html","tf":10.090909090909092},"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.012987012987012988}},".":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}},"i":{"docs":{},"n":{"docs":{},"t":{"docs":{},"e":{"docs":{},"x":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}},"七":{"docs":{},"段":{"docs":{},"数":{"docs":{},"码":{"docs":{},"管":{"docs":{},"的":{"docs":{},"每":{"docs":{},"个":{"docs":{},"引":{"docs":{},"脚":{"docs":{},"(":{"docs":{},"共":{"docs":{},"阴":{"docs":{},"模":{"docs":{},"式":{"docs":{},")":{"docs":{},"均":{"docs":{},"连":{"docs":{},"接":{"docs":{},"到":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}},"片":{"docs":{},"选":{"docs":{},"信":{"docs":{},"号":{"docs":{},"也":{"docs":{},"直":{"docs":{},"接":{"docs":{},"与":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}},"代":{"docs":{},"码":{"docs":{},"中":{"docs":{},"加":{"docs":{},"入":{"docs":{},"一":{"docs":{},"些":{"docs":{},"声":{"docs":{},"明":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}},"位":{"docs":{},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}},"移":{"docs":{},"位":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}},"置":{"docs":{},"(":{"docs":{},"靠":{"docs":{},"近":{"docs":{},"开":{"docs":{},"发":{"docs":{},"板":{"docs":{},"边":{"docs":{},"缘":{"docs":{},")":{"docs":{},"时":{"docs":{},"向":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}},"时":{"docs":{},"向":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}},"输":{"docs":{},"入":{"docs":{},"端":{"docs":{},"口":{"docs":{},"传":{"docs":{},"输":{"docs":{},"到":{"docs":{},"两":{"docs":{},"个":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}},"信":{"docs":{},"号":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}},"分":{"docs":{},"别":{"docs":{},"代":{"docs":{},"表":{"docs":{},"横":{"docs":{},"竖":{"docs":{},"的":{"4":{"docs":{},"个":{"docs":{},"端":{"docs":{},"口":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}},"docs":{}}}}}}}},"和":{"docs":{},"一":{"docs":{},"个":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}},"养":{"docs":{},"成":{"docs":{},"良":{"docs":{},"好":{"docs":{},"的":{"docs":{},"习":{"docs":{},"惯":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}},"分":{"docs":{},"别":{"docs":{},"与":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}},"是":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}},"(":{"docs":{},"课":{"docs":{},"程":{"docs":{},"总":{"docs":{},"成":{"docs":{},"绩":{"docs":{},"为":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}},")":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}},"反":{"docs":{},"之":{"docs":{},"则":{"docs":{},"不":{"docs":{},"选":{"docs":{},"中":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}},"熄":{"docs":{},"灭":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}},"唯":{"docs":{},"一":{"docs":{},"需":{"docs":{},"要":{"docs":{},"注":{"docs":{},"意":{"docs":{},"的":{"docs":{},"是":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}},"型":{"docs":{},"号":{"docs":{},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}},"属":{"docs":{},"于":{"docs":{},"一":{"docs":{},"种":{"docs":{},"数":{"docs":{},"据":{"docs":{},"转":{"docs":{},"换":{"docs":{},"器":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}},"左":{"docs":{},"侧":{"docs":{},"的":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}},"为":{"docs":{},"设":{"docs":{},"计":{"docs":{},"流":{"docs":{},"程":{"docs":{},"的":{"docs":{},"各":{"docs":{},"个":{"docs":{},"步":{"docs":{},"骤":{"docs":{},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}}}}}}}}}}}},"扩":{"docs":{},"展":{"docs":{},"类":{"docs":{},"模":{"docs":{},"块":{"docs":{},"主":{"docs":{},"要":{"docs":{},"用":{"docs":{},"于":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"外":{"docs":{},"设":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}},"拥":{"docs":{},"有":{"docs":{},"最":{"docs":{},"强":{"docs":{},"悍":{"docs":{},"的":{"docs":{},"性":{"docs":{},"能":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}},"拨":{"docs":{},"码":{"docs":{},"开":{"docs":{},"关":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}},"按":{"docs":{},"下":{"docs":{},"按":{"docs":{},"键":{"docs":{},"时":{"docs":{},"信":{"docs":{},"号":{"docs":{},"存":{"docs":{},"在":{"docs":{},"抖":{"docs":{},"动":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}},"键":{"docs":{},"后":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0058309037900874635}}}}},"实":{"docs":{},"验":{"docs":{},"顺":{"docs":{},"序":{"docs":{},"设":{"docs":{},"有":{"docs":{"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655}}}}}}}},"顺":{"docs":{},"序":{"docs":{},"将":{"docs":{},"实":{"docs":{},"验":{"docs":{},"标":{"docs":{},"记":{"docs":{},"为":{"docs":{},"t":{"docs":{},"a":{"docs":{},"s":{"docs":{},"k":{"1":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}},"docs":{}}}}}}}}}}}}}},"控":{"docs":{},"制":{"docs":{},"信":{"docs":{},"号":{"docs":{},"输":{"docs":{},"入":{"docs":{},"包":{"docs":{},"括":{"docs":{},"时":{"docs":{},"钟":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}},"机":{"docs":{},"通":{"docs":{},"信":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}},"松":{"docs":{},"开":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}},"板":{"docs":{},"上":{"docs":{},"的":{"docs":{},"各":{"docs":{},"部":{"docs":{},"分":{"docs":{},"做":{"docs":{},"一":{"docs":{},"个":{"docs":{},"简":{"docs":{},"单":{"docs":{},"的":{"docs":{},"介":{"docs":{},"绍":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}},"带":{"docs":{},"有":{"docs":{},"一":{"docs":{},"个":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}},"矩":{"docs":{},"阵":{"docs":{},"键":{"docs":{},"盘":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}},"的":{"docs":{},"工":{"docs":{},"作":{"docs":{},"原":{"docs":{},"理":{"docs":{},"可":{"docs":{},"以":{"docs":{},"举":{"docs":{},"个":{"docs":{},"例":{"docs":{},"子":{"docs":{},"说":{"docs":{},"明":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}}}}}},"系":{"docs":{},"列":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0058309037900874635}},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"软":{"docs":{},"核":{"docs":{},"i":{"docs":{},"p":{"docs":{},"如":{"docs":{},"何":{"docs":{},"在":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}},"统":{"docs":{},",":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608}}}}},"芯":{"docs":{},"片":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}},"型":{"docs":{},"号":{"docs":{},"为":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}},"进":{"docs":{},"行":{"docs":{},"数":{"docs":{},"字":{"docs":{},"信":{"docs":{},"号":{"docs":{},"到":{"docs":{},"模":{"docs":{},"拟":{"docs":{},"信":{"docs":{},"号":{"docs":{},"的":{"docs":{},"转":{"docs":{},"换":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}}}}},"调":{"docs":{},"试":{"docs":{},"器":{"docs":{},"部":{"docs":{},"分":{"docs":{},"的":{"docs":{},"端":{"docs":{},"口":{"docs":{},"需":{"docs":{},"要":{"docs":{},"约":{"docs":{},"束":{"docs":{},"的":{"docs":{},"有":{"docs":{},"一":{"docs":{},"个":{"docs":{},"时":{"docs":{},"钟":{"docs":{},"信":{"docs":{},"号":{"docs":{},"和":{"docs":{},"一":{"docs":{},"个":{"docs":{},"双":{"docs":{},"向":{"docs":{},"的":{"docs":{},"数":{"docs":{},"据":{"docs":{},"信":{"docs":{},"号":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"模":{"docs":{},"块":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}},"系":{"docs":{},"统":{"docs":{},"是":{"docs":{},"必":{"docs":{},"不":{"docs":{},"可":{"docs":{},"少":{"docs":{},"的":{"docs":{},".":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}},"界":{"docs":{},"面":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}},"可":{"docs":{},"以":{"docs":{},"看":{"docs":{},"到":{"docs":{},"的":{"docs":{},"信":{"docs":{},"息":{"docs":{},"更":{"docs":{},"多":{"docs":{},",":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}}}}}}}}}}}}}}},"输":{"docs":{},"出":{"docs":{},"低":{"docs":{},"电":{"docs":{},"压":{"docs":{},"时":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}},"显":{"docs":{},"示":{"docs":{},"类":{"docs":{},"模":{"docs":{},"块":{"docs":{},"主":{"docs":{},"要":{"docs":{},"用":{"docs":{},"于":{"docs":{},"将":{"docs":{},"实":{"docs":{},"验":{"docs":{},"结":{"docs":{},"果":{"docs":{},"通":{"docs":{},"过":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}}}}}}}}}}},"高":{"docs":{},"电":{"docs":{},"压":{"docs":{},"时":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}},"平":{"docs":{},"时":{"docs":{},",":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}},"需":{"docs":{},"要":{"docs":{},"在":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}},"顶":{"docs":{},"层":{"docs":{},"文":{"docs":{},"件":{"docs":{},"(":{"docs":{},"c":{"docs":{},"o":{"docs":{},"r":{"docs":{},"t":{"docs":{},"e":{"docs":{},"x":{"docs":{},"m":{"0":{"docs":{},"s":{"docs":{},"o":{"docs":{},"c":{"docs":{},".":{"docs":{},"v":{"docs":{},")":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}},"docs":{}}}}}}}}}}}}}},"注":{"docs":{},"意":{"docs":{},"以":{"docs":{},"下":{"docs":{},"几":{"docs":{},"点":{"docs":{},"：":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}}},"学":{"docs":{},"习":{"docs":{},"的":{"docs":{},"工":{"docs":{},"具":{"docs":{},"很":{"docs":{},"多":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}},"提":{"docs":{},"交":{"docs":{},"实":{"docs":{},"验":{"docs":{},"报":{"docs":{},"告":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}},"有":{"docs":{},"数":{"docs":{},"字":{"docs":{},"电":{"docs":{},"路":{"docs":{},"和":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"描":{"docs":{},"述":{"docs":{},"语":{"docs":{},"言":{"docs":{},"的":{"docs":{},"基":{"docs":{},"础":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}},"预":{"docs":{},"留":{"docs":{},"出":{"docs":{},"来":{"docs":{},"一":{"docs":{},"个":{"docs":{"lab0/board_intro.html":{"ref":"lab0/board_intro.html","tf":0.0029154518950437317}}}}}}}},"下":{"docs":{},"图":{"docs":{},"是":{"docs":{},"它":{"docs":{},"们":{"docs":{},"的":{"docs":{},"依":{"docs":{},"赖":{"docs":{},"关":{"docs":{},"系":{"docs":{},".":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}}}}},"展":{"docs":{},"示":{"docs":{},"了":{"docs":{},"本":{"docs":{},"节":{"docs":{},"将":{"docs":{},"实":{"docs":{},"现":{"docs":{},"的":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}}},"方":{"docs":{},"为":{"docs":{},"调":{"docs":{},"试":{"docs":{},"信":{"docs":{},"息":{"docs":{},"和":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}}}}}}},"执":{"docs":{},"行":{"docs":{},"编":{"docs":{},"写":{"docs":{},"的":{"docs":{},"程":{"docs":{},"序":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}}}},"搭":{"docs":{},"建":{"docs":{},"过":{"docs":{},"程":{"docs":{},"中":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}},"汇":{"docs":{},"编":{"docs":{},"代":{"docs":{},"码":{"docs":{},"通":{"docs":{},"常":{"docs":{},"又":{"docs":{},"是":{"docs":{},"由":{"docs":{},"编":{"docs":{},"译":{"docs":{},"器":{"docs":{},"编":{"docs":{},"译":{"docs":{},"高":{"docs":{},"层":{"docs":{},"次":{"docs":{},"编":{"docs":{},"程":{"docs":{},"语":{"docs":{},"言":{"docs":{},"得":{"docs":{},"到":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}}}}}}}}}}}}}}}}}}}},"若":{"docs":{},"将":{"docs":{},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},"通":{"docs":{},"过":{"docs":{},"工":{"docs":{},"具":{"docs":{},"下":{"docs":{},"载":{"docs":{},"到":{"docs":{},"由":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}}}}}}}}},"负":{"docs":{},"责":{"docs":{},"将":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"描":{"docs":{},"述":{"docs":{},"语":{"docs":{},"言":{"docs":{},"(":{"docs":{},"v":{"docs":{},"e":{"docs":{},"r":{"docs":{},"i":{"docs":{},"l":{"docs":{},"o":{"docs":{},"g":{"docs":{},"/":{"docs":{},"v":{"docs":{},"h":{"docs":{},"d":{"docs":{},"l":{"docs":{},")":{"docs":{},"所":{"docs":{},"描":{"docs":{},"述":{"docs":{},"的":{"docs":{},"s":{"docs":{},"o":{"docs":{},"c":{"docs":{},"编":{"docs":{},"译":{"docs":{},"、":{"docs":{},"综":{"docs":{},"合":{"docs":{},"、":{"docs":{},"实":{"docs":{},"现":{"docs":{},",":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"编":{"docs":{},"写":{"docs":{},"的":{"docs":{},"软":{"docs":{},"件":{"docs":{},"编":{"docs":{},"程":{"docs":{},"语":{"docs":{},"言":{"docs":{},"(":{"docs":{},"c":{"docs":{},"/":{"docs":{},"a":{"docs":{},"s":{"docs":{},"s":{"docs":{},"e":{"docs":{},"m":{"docs":{},"b":{"docs":{},"l":{"docs":{},"e":{"docs":{},"r":{"docs":{},")":{"docs":{},"编":{"docs":{},"译":{"docs":{},"成":{"docs":{},"为":{"docs":{},"机":{"docs":{},"器":{"docs":{},"码":{"docs":{},"十":{"docs":{},"六":{"docs":{},"进":{"docs":{},"制":{"docs":{},"文":{"docs":{},"件":{"docs":{},".":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"那":{"docs":{},"么":{"docs":{},"就":{"docs":{},"可":{"docs":{},"以":{"docs":{},"让":{"docs":{"lab0/intro_tools.html":{"ref":"lab0/intro_tools.html","tf":0.011494252873563218}}}}}}}},"双":{"docs":{},"击":{"docs":{},"文":{"docs":{},"件":{"docs":{},"名":{"docs":{},"可":{"docs":{},"以":{"docs":{},"在":{"docs":{},"右":{"docs":{},"侧":{"docs":{},"打":{"docs":{},"开":{"docs":{},"窗":{"docs":{},"口":{"docs":{},"查":{"docs":{},"看":{"docs":{},"并":{"docs":{},"编":{"docs":{},"辑":{"docs":{},"该":{"docs":{},"文":{"docs":{},"件":{"docs":{},"的":{"docs":{},"内":{"docs":{},"容":{"docs":{},".":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}},",":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}}}}}}}}}}}}}}}}}}}}}}}}},"启":{"docs":{},"动":{"docs":{},"后":{"docs":{},",":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}}}}},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"中":{"docs":{},"各":{"docs":{},"个":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"的":{"docs":{},"值":{"docs":{},",":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}}}}}}}}}},"内":{"docs":{},"核":{"docs":{},"和":{"docs":{},"一":{"docs":{},"个":{"docs":{},"用":{"docs":{},"于":{"docs":{},"存":{"docs":{},"储":{"docs":{},"指":{"docs":{},"令":{"docs":{},"代":{"docs":{},"码":{"docs":{},"的":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608}}}}}}}}}}}}}}}}}}},"界":{"docs":{},"面":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}},"如":{"docs":{},"上":{"docs":{},"图":{"docs":{},"所":{"docs":{},"示":{"docs":{},",":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}}}}}}}}},"窗":{"docs":{},"口":{"docs":{},"中":{"docs":{},"包":{"docs":{},"含":{"docs":{},"菜":{"docs":{},"单":{"docs":{},"栏":{"docs":{},"、":{"docs":{},"快":{"docs":{},"捷":{"docs":{},"键":{"docs":{},"、":{"docs":{},"寄":{"docs":{},"存":{"docs":{},"器":{"docs":{},"界":{"docs":{},"面":{"docs":{},"、":{"docs":{},"内":{"docs":{},"存":{"docs":{},"界":{"docs":{},"面":{"docs":{},"等":{"docs":{},".":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152}}}}}}}}}}}}}}}}}}}}}}}}}}},"菜":{"docs":{},"单":{"docs":{},"栏":{"docs":{},"中":{"docs":{},"依":{"docs":{},"次":{"docs":{},"为":{"docs":{"lab0/keil.html":{"ref":"lab0/keil.html","tf":0.015151515151515152},"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.02}}}}}}}}},"安":{"docs":{},"装":{"docs":{},"时":{"docs":{},"需":{"docs":{},"要":{"docs":{},"选":{"docs":{},"择":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}}}}}},"推":{"docs":{},"荐":{"docs":{},"使":{"docs":{},"用":{"docs":{"lab0/vivado.html":{"ref":"lab0/vivado.html","tf":0.014925373134328358}}}}}},"q":{"docs":{},"u":{"docs":{},"a":{"docs":{},"r":{"docs":{},"t":{"docs":{},"u":{"docs":{"lab0/modelsim.html":{"ref":"lab0/modelsim.html","tf":0.04}}}}}}}},"\"":{"docs":{},"c":{"docs":{},"o":{"docs":{},"r":{"docs":{},"t":{"docs":{},"e":{"docs":{},"x":{"docs":{},"m":{"0":{"docs":{},"_":{"docs":{},"s":{"docs":{},"o":{"docs":{},"c":{"docs":{},"\"":{"docs":{"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655}}},"/":{"docs":{},"t":{"docs":{},"a":{"docs":{},"s":{"docs":{},"k":{"1":{"docs":{},"/":{"docs":{},"r":{"docs":{},"t":{"docs":{},"l":{"docs":{},"/":{"docs":{},"a":{"docs":{},"h":{"docs":{},"b":{"docs":{},"l":{"docs":{},"i":{"docs":{},"t":{"docs":{},"e":{"docs":{},"_":{"docs":{},"d":{"docs":{},"e":{"docs":{},"c":{"docs":{},"o":{"docs":{},"d":{"docs":{},"e":{"docs":{},"r":{"docs":{},".":{"docs":{},"v":{"docs":{},"\"":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}}}}}}}}}}}}}}}}},"docs":{}}}}}}}}}}},"docs":{}}}}}}}},"施":{"docs":{},"法":{"docs":{},"\"":{"docs":{},"让":{"docs":{"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":2.5344827586206895}}}}}},"点":{"docs":{},"石":{"docs":{},"成":{"docs":{},"金":{"docs":{},"\"":{"docs":{"lab2/introduction.html":{"ref":"lab2/introduction.html","tf":2.5454545454545454}}}}}}},"灯":{"docs":{},",":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":2.0217391304347827}}}}},"关":{"docs":{},"于":{"docs":{},"本":{"docs":{},"书":{"docs":{},"的":{"docs":{},"配":{"docs":{},"套":{"docs":{},"代":{"docs":{},"码":{"docs":{},"本":{"docs":{},"书":{"docs":{},"提":{"docs":{},"供":{"docs":{},"的":{"docs":{},"代":{"docs":{},"码":{"docs":{},"工":{"docs":{},"程":{"docs":{},"名":{"docs":{},"为":{"docs":{"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":0.034482758620689655}}}}}}}}}}}}}}}}}}},"网":{"docs":{},"页":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}},"实":{"docs":{},"验":{"docs":{},"考":{"docs":{},"试":{"docs":{},"难":{"docs":{},"度":{"docs":{},"说":{"docs":{},"明":{"docs":{},"实":{"docs":{},"验":{"docs":{},"考":{"docs":{},"试":{"docs":{},"难":{"docs":{},"度":{"docs":{},"会":{"docs":{},"略":{"docs":{},"高":{"docs":{},"于":{"docs":{},"课":{"docs":{},"程":{"docs":{},"实":{"docs":{},"验":{"docs":{},"内":{"docs":{},"容":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"动":{"docs":{},"起":{"docs":{},"来":{"docs":{"lab1/introduction.html":{"ref":"lab1/introduction.html","tf":2.5344827586206895}}}}},"(":{"docs":{},"/":{"docs":{},"*":{"docs":{},"p":{"docs":{},"o":{"docs":{},"r":{"docs":{},"t":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.04583333333333333}}}}}}}},"c":{"docs":{},"l":{"docs":{},"k":{"docs":{},")":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}},"p":{"docs":{},"u":{"docs":{},"r":{"docs":{},"e":{"docs":{},"s":{"docs":{},"e":{"docs":{},"t":{"docs":{},"n":{"docs":{},")":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}}}}}}}}},"h":{"docs":{},"a":{"docs":{},"d":{"docs":{},"d":{"docs":{},"r":{"docs":{},"[":{"3":{"1":{"docs":{},":":{"1":{"6":{"docs":{},"]":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}},"docs":{}},"docs":{}}},"docs":{}},"docs":{}},"_":{"docs":{},"p":{"0":{"docs":{},")":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}},"docs":{}}}}}}},"p":{"docs":{},"r":{"docs":{},"o":{"docs":{},"t":{"docs":{},"_":{"docs":{},"p":{"0":{"docs":{},")":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}},"docs":{}}}}}}},"r":{"docs":{},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{},"_":{"docs":{},"p":{"0":{"docs":{},")":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}},"docs":{}}}}}}},"e":{"docs":{},"a":{"docs":{},"d":{"docs":{},"y":{"docs":{},"_":{"docs":{},"p":{"0":{"docs":{},")":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}},"docs":{}}},"o":{"docs":{},"u":{"docs":{},"t":{"docs":{},"_":{"docs":{},"p":{"0":{"docs":{},")":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}},"docs":{}}}}}}}}},"s":{"docs":{},"p":{"docs":{},"_":{"docs":{},"p":{"0":{"docs":{},")":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}},"docs":{}}}}}}},"s":{"docs":{},"e":{"docs":{},"l":{"docs":{},"_":{"docs":{},"p":{"0":{"docs":{},")":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}},"docs":{}}}}},"i":{"docs":{},"z":{"docs":{},"e":{"docs":{},"_":{"docs":{},"p":{"0":{"docs":{},")":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}},"docs":{}}}}}}},"t":{"docs":{},"r":{"docs":{},"a":{"docs":{},"n":{"docs":{},"s":{"docs":{},"_":{"docs":{},"p":{"0":{"docs":{},")":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}},"docs":{}}}}}}}},"w":{"docs":{},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{},"_":{"docs":{},"p":{"0":{"docs":{},")":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}},"docs":{}}}}}}},"r":{"docs":{},"i":{"docs":{},"t":{"docs":{},"e":{"docs":{},"_":{"docs":{},"p":{"0":{"docs":{},")":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}},"docs":{}}}}}}}}},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{},"c":{"docs":{},"o":{"docs":{},"d":{"docs":{},"e":{"docs":{},")":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}},"_":{"docs":{},"r":{"docs":{},"a":{"docs":{},"d":{"docs":{},"d":{"docs":{},"r":{"docs":{},")":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}}}},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{},")":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}}}}},"w":{"docs":{},"a":{"docs":{},"d":{"docs":{},"d":{"docs":{},"r":{"docs":{},")":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}}}},"d":{"docs":{},"a":{"docs":{},"t":{"docs":{},"a":{"docs":{},")":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}}}},"r":{"docs":{},"i":{"docs":{},"t":{"docs":{},"e":{"docs":{},")":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}}}}}}}}}}}}}},"在":{"docs":{},"实":{"docs":{},"验":{"docs":{},"指":{"docs":{},"导":{"docs":{},"书":{"docs":{},"第":{"docs":{},"三":{"docs":{},"章":{"docs":{},"中":{"docs":{},"有":{"docs":{},"详":{"docs":{},"细":{"docs":{},"的":{"docs":{},"介":{"docs":{},"绍":{"docs":{},")":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}}}}}}}}}},"总":{"docs":{},"线":{"docs":{},"操":{"docs":{},"作":{"docs":{},"的":{"docs":{},"地":{"docs":{},"址":{"docs":{},"为":{"0":{"docs":{},"x":{"0":{"0":{"0":{"0":{"docs":{},"x":{"docs":{},"x":{"docs":{},"x":{"docs":{},"x":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}},"docs":{}},"docs":{}},"docs":{}},"docs":{}}},"docs":{}}}}}}}}}},"*":{"docs":{},"/":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.008333333333333333}}}},":":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}},"=":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.016666666666666666}},"=":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}},"?":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}},"令":{"docs":{},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{},"c":{"docs":{},"o":{"docs":{},"d":{"docs":{},"e":{"docs":{},"使":{"docs":{},"能":{"docs":{},"有":{"docs":{},"效":{"docs":{},".":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}}}}}},"修":{"docs":{},"改":{"docs":{},"完":{"docs":{},"总":{"docs":{},"线":{"docs":{},"译":{"docs":{},"码":{"docs":{},"模":{"docs":{},"块":{"docs":{},"后":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}},"总":{"docs":{},"线":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"模":{"docs":{},"块":{"docs":{},"中":{"docs":{},"的":{"docs":{},"译":{"docs":{},"码":{"docs":{},"模":{"docs":{},"块":{"docs":{},",":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}}}}}}}},"地":{"docs":{},"址":{"docs":{},"译":{"docs":{},"码":{"docs":{},"逻":{"docs":{},"辑":{"docs":{},"只":{"docs":{},"需":{"docs":{},"要":{"docs":{},"对":{"docs":{},"地":{"docs":{},"址":{"docs":{},"的":{"docs":{},"高":{"1":{"6":{"docs":{},"位":{"docs":{},"进":{"docs":{},"行":{"docs":{},"判":{"docs":{},"断":{"docs":{},"即":{"docs":{},"可":{"docs":{},".":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}},"docs":{}},"docs":{}}}}}}}}}}}}}}},"已":{"docs":{},"经":{"docs":{},"完":{"docs":{},"成":{"docs":{},"了":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"核":{"docs":{},"、":{"docs":{},"总":{"docs":{},"线":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"模":{"docs":{},"块":{"docs":{},"、":{"docs":{},"r":{"docs":{},"a":{"docs":{},"m":{"docs":{},"c":{"docs":{},"o":{"docs":{},"d":{"docs":{},"e":{"docs":{},"总":{"docs":{},"线":{"docs":{},"接":{"docs":{},"口":{"docs":{},"模":{"docs":{},"块":{"docs":{},"以":{"docs":{},"及":{"docs":{},"b":{"docs":{},"l":{"docs":{},"o":{"docs":{},"c":{"docs":{},"k":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"签":{"docs":{},"约":{"docs":{},"平":{"docs":{},"头":{"docs":{},"哥":{"docs":{},"半":{"docs":{},"导":{"docs":{},"体":{"docs":{},"有":{"docs":{},"限":{"docs":{},"公":{"docs":{},"司":{"docs":{},".":{"docs":{},"何":{"docs":{},"甜":{"docs":{},":":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}},"总":{"docs":{},"共":{"docs":{},"需":{"docs":{},"要":{"docs":{},"修":{"docs":{},"改":{"docs":{},"两":{"docs":{},"个":{"docs":{},"部":{"docs":{},"分":{"docs":{},"的":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"设":{"docs":{},"计":{"docs":{},":":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}}}}}}}},"线":{"docs":{},"接":{"docs":{},"口":{"docs":{},"与":{"docs":{},"总":{"docs":{},"线":{"docs":{},"扩":{"docs":{},"展":{"docs":{},"模":{"docs":{},"块":{"docs":{},"连":{"docs":{},"接":{"docs":{},".":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}}}}},"添":{"docs":{},"加":{"docs":{},"数":{"docs":{},"据":{"docs":{},"存":{"docs":{},"储":{"docs":{},"器":{"docs":{},",":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608}}}}}}}}}},"给":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608}}}}},"手":{"docs":{},"册":{"docs":{},"推":{"docs":{},"荐":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}},"文":{"docs":{},"件":{"docs":{},"中":{"docs":{},"修":{"docs":{},"改":{"docs":{},"总":{"docs":{},"线":{"docs":{},"译":{"docs":{},"码":{"docs":{},"模":{"docs":{},"块":{"docs":{},"代":{"docs":{},"码":{"docs":{},".":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}}}}}}}}},"起":{"docs":{},"始":{"docs":{},"地":{"docs":{},"址":{"docs":{},"分":{"docs":{},"配":{"docs":{},"为":{"docs":{"lab1/sec_1.html":{"ref":"lab1/sec_1.html","tf":0.004166666666666667}}}}}}}}},"再":{"docs":{},"介":{"docs":{},"绍":{"docs":{},"如":{"docs":{},"何":{"docs":{},"通":{"docs":{},"过":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608}}}}}}}}},"添":{"docs":{},"加":{"docs":{},"外":{"docs":{},"设":{"docs":{},",":{"docs":{"lab3/introduction.html":{"ref":"lab3/introduction.html","tf":0.021739130434782608}}}}}}},"背":{"docs":{},"景":{"docs":{},"知":{"docs":{},"识":{"docs":{},"介":{"docs":{},"绍":{"docs":{"lab3/background.html":{"ref":"lab3/background.html","tf":10}}}}}}}},"“":{"docs":{},"以":{"docs":{},"赛":{"docs":{},"促":{"docs":{},"学":{"docs":{},"”":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}},"介":{"docs":{},"绍":{"docs":{},"实":{"docs":{},"验":{"docs":{},"用":{"docs":{},"到":{"docs":{},"的":{"docs":{},"工":{"docs":{},"具":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}},"努":{"docs":{},"力":{"docs":{},"了":{"docs":{},"也":{"docs":{},"难":{"docs":{},"以":{"docs":{},"完":{"docs":{},"成":{"docs":{},"实":{"docs":{},"验":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}},"参":{"docs":{},"加":{"docs":{},"“":{"docs":{},"集":{"docs":{},"创":{"docs":{},"赛":{"docs":{},"”":{"docs":{},"中":{"docs":{},"的":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}},"与":{"docs":{},"编":{"docs":{},"写":{"docs":{},"实":{"docs":{},"验":{"docs":{},"指":{"docs":{},"导":{"docs":{},"书":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}},"和":{"docs":{},"网":{"docs":{},"站":{"docs":{},"建":{"docs":{},"设":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}},"网":{"docs":{},"站":{"docs":{},"建":{"docs":{},"设":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.024193548387096774}}}}}}},"课":{"docs":{},"程":{"docs":{},"实":{"docs":{},"验":{"docs":{},"的":{"docs":{},"改":{"docs":{},"进":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}},"回":{"docs":{},"到":{"docs":{},"正":{"docs":{},"确":{"docs":{},"的":{"docs":{},"方":{"docs":{},"向":{"docs":{},"上":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}},"希":{"docs":{},"望":{"docs":{},"大":{"docs":{},"家":{"docs":{},"和":{"docs":{},"我":{"docs":{},"们":{"docs":{},"一":{"docs":{},"起":{"docs":{},"使":{"docs":{},"这":{"docs":{},"门":{"docs":{},"课":{"docs":{},"程":{"docs":{},"变":{"docs":{},"得":{"docs":{},"更":{"docs":{},"好":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}},"通":{"docs":{},"过":{"docs":{},"本":{"docs":{},"实":{"docs":{},"验":{"docs":{},"的":{"docs":{},"学":{"docs":{},"习":{"docs":{},"让":{"docs":{},"同":{"docs":{},"学":{"docs":{},"们":{"docs":{},"更":{"docs":{},"好":{"docs":{},"地":{"docs":{},"理":{"docs":{},"解":{"docs":{},"和":{"docs":{},"掌":{"docs":{},"握":{"docs":{},"「":{"docs":{},"微":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"系":{"docs":{},"统":{"docs":{},"结":{"docs":{},"构":{"docs":{},"与":{"docs":{},"嵌":{"docs":{},"入":{"docs":{},"式":{"docs":{},"系":{"docs":{},"统":{"docs":{},"设":{"docs":{},"计":{"docs":{},"」":{"docs":{},"讲":{"docs":{},"授":{"docs":{},"的":{"docs":{},"内":{"docs":{},"容":{"docs":{},".":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}},"常":{"docs":{},"见":{"docs":{},"问":{"docs":{},"题":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":10.006493506493506}}}}}},"循":{"docs":{},"序":{"docs":{},"渐":{"docs":{},"进":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}},"抓":{"docs":{},"住":{"docs":{},"机":{"docs":{},"会":{"docs":{},"吧":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}},"报":{"docs":{},"告":{"docs":{},"或":{"docs":{},"者":{"docs":{},"心":{"docs":{},"得":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}},"考":{"docs":{},"智":{"docs":{},"能":{"docs":{},"化":{"docs":{},"芯":{"docs":{},"片":{"docs":{},"与":{"docs":{},"系":{"docs":{},"统":{"docs":{},"设":{"docs":{},"计":{"docs":{},"团":{"docs":{},"队":{"docs":{},"等":{"docs":{},"从":{"docs":{},"事":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}}},"欢":{"docs":{},"迎":{"docs":{},"向":{"docs":{},"助":{"docs":{},"教":{"docs":{},"或":{"docs":{},"老":{"docs":{},"师":{"docs":{},"提":{"docs":{},"问":{"docs":{},".":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}},"随":{"docs":{},"时":{"docs":{},"给":{"docs":{},"实":{"docs":{},"验":{"docs":{},"指":{"docs":{},"导":{"docs":{},"书":{"docs":{},"和":{"docs":{},"网":{"docs":{},"站":{"docs":{},"的":{"docs":{},"维":{"docs":{},"护":{"docs":{},"者":{"docs":{},"(":{"docs":{},"f":{"docs":{},"e":{"docs":{},"n":{"docs":{},"g":{"docs":{},"r":{"docs":{},"u":{"docs":{},"i":{"9":{"8":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}},"docs":{}},"docs":{}}}}}}}}}}}}}}}}}}}}}}}}}},"研":{"docs":{},"究":{"docs":{},"的":{"docs":{},"科":{"docs":{},"研":{"docs":{},"团":{"docs":{},"队":{"docs":{},"的":{"docs":{},"硕":{"docs":{},"士":{"docs":{},"/":{"docs":{},"博":{"docs":{},"士":{"docs":{},"研":{"docs":{},"究":{"docs":{},"生":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}}}}}}}}}},"讲":{"docs":{},"义":{"docs":{},"能":{"docs":{},"回":{"docs":{},"答":{"docs":{},"的":{"docs":{},"问":{"docs":{},"题":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}}},"赛":{"docs":{},"道":{"docs":{},"相":{"docs":{},"关":{"docs":{},"杯":{"docs":{},"赛":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}},"顺":{"docs":{},"带":{"docs":{},"一":{"docs":{},"提":{"docs":{},"的":{"docs":{},"是":{"docs":{},",":{"docs":{"faq/introduction.html":{"ref":"faq/introduction.html","tf":0.006493506493506494}}}}}}}}},"于":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}},"历":{"docs":{},"届":{"docs":{},"助":{"docs":{},"教":{"docs":{},"(":{"docs":{},"按":{"docs":{},"担":{"docs":{},"任":{"docs":{},"助":{"docs":{},"教":{"docs":{},"时":{"docs":{},"间":{"docs":{},"排":{"docs":{},"序":{"docs":{},")":{"docs":{},"赵":{"docs":{},"天":{"docs":{},"津":{"docs":{},":":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}}},"应":{"docs":{},"用":{"docs":{},"与":{"docs":{},"片":{"docs":{},"上":{"docs":{},"系":{"docs":{},"统":{"docs":{},"软":{"docs":{},"硬":{"docs":{},"件":{"docs":{},"设":{"docs":{},"计":{"docs":{},"的":{"docs":{},"高":{"docs":{},"端":{"docs":{},"设":{"docs":{},"计":{"docs":{},"人":{"docs":{},"才":{"docs":{},"为":{"docs":{},"目":{"docs":{},"标":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}}}}}}},"整":{"docs":{},"个":{"docs":{},"实":{"docs":{},"验":{"docs":{},"分":{"docs":{},"为":{"docs":{},"工":{"docs":{},"具":{"docs":{},"使":{"docs":{},"用":{"docs":{},"、":{"docs":{},"软":{"docs":{},"件":{"docs":{},"编":{"docs":{},"程":{"docs":{},"、":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}}},"构":{"docs":{},"建":{"docs":{},"、":{"docs":{},"外":{"docs":{},"围":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}},"王":{"docs":{},"刚":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}},"现":{"docs":{},"代":{"docs":{},"集":{"docs":{},"成":{"docs":{},"电":{"docs":{},"路":{"docs":{},"已":{"docs":{},"经":{"docs":{},"演":{"docs":{},"变":{"docs":{},"成":{"docs":{},"为":{"docs":{},"以":{"docs":{},"处":{"docs":{},"理":{"docs":{},"器":{"docs":{},"为":{"docs":{},"核":{"docs":{},"心":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}}}},"就":{"docs":{},"职":{"docs":{},"于":{"docs":{},"平":{"docs":{},"头":{"docs":{},"哥":{"docs":{},"半":{"docs":{},"导":{"docs":{},"体":{"docs":{},"有":{"docs":{},"限":{"docs":{},"公":{"docs":{},"司":{"docs":{},".":{"docs":{},"彭":{"docs":{},"吉":{"docs":{},"安":{"docs":{},":":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}},"明":{"docs":{},"小":{"docs":{},"满":{"docs":{},":":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}}}}},"读":{"docs":{},"于":{"docs":{},"香":{"docs":{},"港":{"docs":{},"科":{"docs":{},"技":{"docs":{},"大":{"docs":{},"学":{"docs":{},".":{"docs":{},"王":{"docs":{},"梓":{"docs":{},"任":{"docs":{},":":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}}}}}},"研":{"docs":{},"一":{"docs":{},"在":{"docs":{},"读":{"docs":{},".":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}},"梁":{"docs":{},"一":{"docs":{},"凡":{"docs":{},":":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}},"江":{"docs":{},"凯":{"docs":{},":":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}},"三":{"docs":{},"在":{"docs":{},"读":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}},"二":{"docs":{},"在":{"docs":{},"读":{"docs":{},".":{"docs":{},"刘":{"docs":{},"丰":{"docs":{},"瑞":{"docs":{},":":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}},"仰":{"docs":{},"猛":{"docs":{},":":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}},"曹":{"docs":{},"文":{"docs":{},"旭":{"docs":{},":":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}}},"要":{"docs":{},"查":{"docs":{},"看":{"docs":{},"该":{"docs":{},"许":{"docs":{},"可":{"docs":{},"协":{"docs":{},"议":{"docs":{},",":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}}},"贡":{"docs":{},"献":{"docs":{},"名":{"docs":{},"单":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}},"陈":{"docs":{},"骏":{"docs":{},"莲":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}},"黄":{"docs":{},"乐":{"docs":{},"天":{"docs":{},"副":{"docs":{},"组":{"docs":{},"长":{"docs":{},":":{"docs":{"about/introduction.html":{"ref":"about/introduction.html","tf":0.008064516129032258}}}}}}}}}},"length":2013},"corpusTokens":["\"cortexm0_soc\"","\"cortexm0_soc/task1/rtl/ahblite_decoder.v\"","\"施法\"让","\"灯,","\"点石成金\"","(/*port","(clk),","(cpuresetn),","(haddr[31:16]","(haddr_p0),","(hprot_p0),","(hrdata_p0),","(hready_p0),","(hreadyout_p0),","(hresp_p0),","(hsel_p0),","(hsize_p0),","(htrans_p0),","(hwdata_p0),","(hwrite_p0),","(ramcode)","(ramcode_raddr),","(ramcode_rdata),","(ramcode_waddr),","(ramcode_wdata),","(ramcode_write)","(在实验指导书第三章中有详细的介绍)","(总线操作的地址为0x0000xxxx,","*/","++",",",".",".bram_rdaddr",".bram_rdata",".bram_wdata",".bram_wraddr",".bram_writ",".haddr",".hclk",".hprot",".hrdata",".hreadi",".hreadyout",".hresetn",".hresp",".hsel",".hsize",".htran",".hwdata",".hwrite","/","/*","/***********************************/","/**********************************/","/************************/","/*insert","/*ramcod","//0x00000000","0","0*/),","0,","0x00000000,","0x0000ffff","0x0000ffff,","0~12","0~8","1","1'b0;","1(与相邻的","1)","1)clb","1)不同的物理实现：fpga","1)与仅依靠软件仿真来验证其硬件设计是否合理的方法相比,","1,","100","1076","11","12","1364","13:50:22","13:54:00","14:47:54","14为","15","16","16'h0000)","16:23:56","16:30:15","16k","17","18","1866,","18:06:38","18:17:13","18、1k","1987","1990","1992","1993","1995","19:32:26","19:38:28","19:51:17","1@example.com","1’b0;","1、16k","1、8k","2","2)","2)fpga","2)触发器资源丰富,","20","2000","2001","2001.","2005","2009","2018","2018.2","2018.3","2019","2020","2021","2021/11/15:","2022","21","22:06:42","2@example.com","2、8k","3)","3)fpga","3)控制输入在","3.0","32","32k","35t,","36","36.","36k","3@example.com","4","4)","4)6输入","4)追查错误困难：由于","4.","4、2k","4、4k","5)","5)fpga配置时间长：对于以","5)专用进位逻辑可有效实现算术功能.","512","6),","6)工艺、电压、温度差异：fpga","64","64k","7","72.","7是7系列中最低端的种类,","7系列fpga包括4种fpga种类,","8","80","90","94042,","95","95.","9、1k","9、2k",":","=","==","?","ahb_lit","analog","ansi","arm","array","artix","asic","asic?asic,全程appl","asic和其他芯片有什么不同?","assign","autopilot","b","block","block，clb),","block，lab).","box","bram","b站录播,","c","c++或systemc","c,","c?我们为什么不能用","ca","cell),","chip","chipscope).","circuit,中文名为专用集成电路,","clb","cmo","code","commons,","connect","converters,","cortex","cortexm0_soc.v”中,","cpu","creativ","dac","dac全称","decod","design","dig1","dig6(当正放fpga开发板时,","dig6)控制.","digit","diy","down","dsp","dsp).","eda","edit","enabl","field","fifo.","file、edit、flow、tools、reports、window、layout、view、help,","file、edit、view、compile、simulate、add、structure、tools、layout、bookmarks、window和help.","file、edit、view、project、debug、peripherals、tools、svcs、window和help.","fir","fpga","fpga)","fpga,","fpga?","fpga中,","fpga中一般称为逻辑阵列块(log","fpga中两个lc构成的单元被称为slice,","fpga中有另外的名称).","fpga原型验证不能取代基于仿真的验证方法.","fpga的基本结构","fpga简介","fpga芯片","fpga芯片上,","fpga？","f的任何值,","gate","gdsii","gitbook","googl","google)寻找解决方案.","gpio外设实现流水灯","hdl","hdl)","hdl.","hl","hls.","hotmail.com)发邮件详细讨论.","i/o","ic","ieee","ieee.","integr","intel","intellig","interconnect","introduct","io","ip","ip过渡到更高级别的抽象层次.","is","ise,","ise.","ise很多同学之前可能使用","jtag","k","kb","kbit","keil","keil.","key1","key15","key2","key4","key5","key8","kintex","lab.","lab0","lab0:","lab0~lab5,","lab1:","lab1~lab4","lab2:","lab3:","lab4:","lc","lc(logic","led","led0","led16,","level),","logic","lut","lut/clb","m","m0","mac,","map,","mdk","memori","modelsim","modelsim,","modelsim既可以独立使用,","modelsim界面","moorbi","mountain","p0_hsel","paramet","parameter*/","path)导致.","pc","phil","po","port","port0_en","prime,","processor,","programm","pvt","quartu","ram","ram,","ram.","ramcod","ram、乘法器等模块.","ram或一个","ram模块的例化(调用模块,","regist","reset","rom","route)等功能.","rtl","rtl设计","rtl设计相比差不多甚至更好.","set","signal","signaltap","slice","slice(一般为2个或4个)","soc","soc,","soc.","soc?","spartan、artix、kintex、virtex.","specif","sw0,当拨动开关处在","sw11","synthesis)技术.","system","systemc","systemverilog","systemverilog.","task1","there*/","tlc7528c","transfer","ttl,","uestc","up","usa.","verilog","verilog,","vhdl","vhdl,","view,","virtex","vivado","vivado,","vivado软件界面","x","x2、4k","xilinx","x在此处表示无论该位为0","“以赛促学”","一个","一个例子帮你理解","一个基本的逻辑单元一般还会包括一些特殊的快速进位单元用于算术操作.","一个多路复用器(mux)","一凡(假设)","一定要注意资源的合理利用以及避免出现时序问题.","一方面可能是之前的课程没有给你足够的训练,","一旦流片便无法修改,","一旦逻辑综合工具生成了门级网表,","一种关于","一般","一般人难以承受;","一般来说,","一般用于实现嵌入式微处理器核,","一般由一个查找表(lut)、","一般电路设计都是采用“自顶向下”的思想完成的.","七段数码管的每个引脚(共阴模式)均连接到","七段数码管的片选信号也直接与","上世纪","上完全实现,","上实现时,","上实现的加速电路进行运算.","上搭建一个","上构建","上的","下图展示了本节将实现的","下图是它们的依赖关系.","下方为调试信息和","不仅会让某些同学失去锻炼自己的机会,","不仅节约了时间,","不会有写好的讲义告诉你每一步该怎么做,","不幸的是,","不愿意面对我们设置的挑战,","不放在","不管是开关级描述,","不能同时使用","不能实现的模块：一个完整的设计一般不能在一片","与","与之相对的也有“自底向上”的设计思想,","与思考题难度基本持平.我们强调,","且","世纪以后,","个","个小时).","个或","个拨动开关","个直接由","个输出端口连接.","中,","中.","中一般会嵌入一些算术操作单元,","中一般称为","中互连的层次结构类似,","中国大陆","中国大陆许可协议进行许可.","中将ramcode总线接口与总线扩展模块连接,","中嵌入了微处理器硬核,","中嵌入了硬核微处理器,","中嵌入硬核的方法便是直接将其嵌入fpga的主要结构中.","中找不到本实验要使用的开发板型号.","中文名是可编程逻辑门阵列,","中有大量的","中的","中的基本可配置逻辑块(configur","中的时钟信号由外部世界产生,","中触发器有一个","中还有一定的速度优势.","中间是文件管理和代码编辑的区域,","中需要存储单元,","为了与外界更好地进行通信,","为了在运行速度和灵活性之间做权衡取舍,","为了实现上图所示的","为了描述复杂的硬件电路,","为了方便使用,","为了更好地理解本课程实验,","为了解决用户在使用此版本","为了解决这类问题,","为什么是","为什么要是","为实验三所设计的","主界面也是由工具栏、工程目录、代码编辑、调试信息组成.","主要体现在以下两个方面：","主要关心的是电路的功能是否正确.","主要有以下几点原因：","主要由工具栏、模块列表和波形图等几部分组成,","主要的","之后再添加其他外设即可.","之后微处理器会不断地扫描检测开关是否打开,","之后的流程便和手画电路的asic设计流程非常类似.","之外,","之所以在研究初期并未取得成功,","之所以是可编程的,","之间共享.","之间的互连是很快的,","也不会有人像助教一样耐心地解答你的各种疑问.","也不需要首要考虑芯片使用的工艺,","也会破坏课程的公平性.","也包括使用算术运算(如加法和乘法)来描述电路的算术行为.","也可以利用fpga的灵活性,","也可以和","也可以在安装","也可以在快捷键一栏选择仿真时间、启动或停止仿真.","也可以是一个","也可以用于时序分析.","也可以被组织成任意位宽的","也可用作","也是学习解决问题的一种方法,","也更容易找出错误,","也有很多局限性,","也节约了有故障的设计带来的额外流片费用.","也输出包含","于","互连,","什么?","什么是","什么是fpga？","什么样的问题需要自己解决","介绍实验用到的工具,","从上图中可以看出,","从上往下看(从软件到硬件),","从下往上看(从硬件到软件),","从主窗口中可以查看当前正在调试的源代码,","从左至右为1","从最基本的逻辑单元","从本实验开始,","从而使公司损失了对该产品的投资资本.","从而可以轻松地与大多数流行的微处理器总线和输出端口连接","从而将它们的使用限制在特定的应用程序域中.","从而来理解软硬件结合和控制字的概念.","从而通过修改代码完成对软件的调试与纠错.","从而避免在流片以后再发现问题导致浪费成本.","从而限制了在设计中向","代码中加入一些声明,","令ramcode使能有效.","以事务而非单个信号作为监测对象,","以及模块和系统的验证.","以如何设计片上计算机系统为主线来组织课程.","以提供更快的替代仿真的验证方案,","以满足复杂系统需求,","以满足小型存储需求.","但","但不得不强调的是,","但即便如此,","但同时对软件和硬件开发人员都施加了陡峭的学习曲线.","但在学习实验的过程中建立对计算机系统的认识依然需要你投入大量的时间.","但大多数设计人员仍不愿冒险摆脱熟悉的rtl","但如果你的提问没有体现出你的思考/尝试过程,","但是,","但是仍然存在许多值得优化的地方.","但是在编写hdl代码时,","但是本实验中最好换为","但是板上出现的与时序和数据相关的错误通常很难调试.","但是每个slice内部的各逻辑单元都使用同一个时钟和使能信号.","但是现有的大多数","但是许多基于","但是速度通常慢于直接使用硬件实现.","但是，fpga","但未在总线扩展模块接口部分连接ramcode总线接口。因此,","但永远不会模拟最终芯片的工艺公差.","但灵活性差;","但现在的","但直到最近几年,","位的","位移位寄存器,","位置(靠近开发板边缘)时向","位置时向","位输入端口传输到两个","作为一种特殊的数字电路,","作为输入,","你只需要利用硬件描述语言(vhdl","你可能要问:","你想自己造轮子?本实验只会教你基于现有的代码基础改进实现","你需要编写软件代码到微处理器中,","使其能对","使用","使用fpga设计","使用与","使用时需注意阅读.","使用的开发板如下图.","使用硬件实现虽然速度更快,","使用积木时,可以随心所欲地搭建你想要的东西(可以理解为fpga的可编程性);","使用软件实现虽然灵活性更好,","例如,","例如与其他硬件/软件模块的接口和平台集成.","例如敏感列表、多维数组、生成语句块、命名端口连接等.","例如现代","例如设计层次结构,","依次为","依赖于目标或实现平台.","便可以通过再一次编程配置的方式进行修改.","便可以配置成各种不同功能的电路.","便可构成一个slice（在xilinx","促使工业界将硬件设计的抽象级别进一步提高.","保证了大多数验证都可以通过执行原始的非定时c语言模型来执行,","信号,","信号.","信号分别代表横竖的4个端口,","信号和一个","修改完总线译码模块后,","修改总线扩展模块中的译码模块,","值得一提的是,","像","公司开发的用于hdl综合分析的软件,","公司的使用","公司都先后推出了自己支持vhdl的eda工具.","关于实验考试难度说明实验考试难度会略高于课程实验内容,","关于本书的配套代码本书提供的代码工程名为","关于本网页","其中","其中,","其中spartan","其中硬件主要指使用逻辑门和寄存器等,","其他的主要关注于描述数字电路.","其仿真速度较慢.","其原因在于,","其实,","其次,","养成良好的习惯.","内的几个","内部事件的可控性和可观察性也是不足的.","内部有一个时钟树结构,","内部本身无序的各种逻辑资源(如查找表、触发器、ram","内部的","内部逻辑单元之间的互连线也可以通过配置实现基本逻辑功能的扩展.","再介绍如何通过","几乎所有的逻辑功能都可以用硬件或软件实现,","几乎有一半的重新设计是由功能逻辑错误引起的.","出现包含有百万级门电路的高性能","分(课程总成绩为","分).","分.","分别与","分别是","刘红星","刘红星,","则很难知道它是真的没有产生极端情况,","则按下","则译码模块认为这是一次对指令存储器的操作,","则该产品可能会变得无用,","则调试将非常耗时.","则需要利用","刚问世时,","利用软件实现控制功能,","到","到两个基本逻辑单元","到了","到基本可配置逻辑块(clb)","到实践中去」.","前一部分基本上是","前提是不违反学术诚信.","前置知识","前身是","前面一节介绍了什么是","前面提到","功能.","功能规范变得高度依赖于工具,","加速,通常由主机控制数据搬运过程,","动起来","助教","努力了也难以完成实验","包含不断发展的软件,","包括专用加速器、接口电路、转换电路在内的单片化集成系统.","包括用于综合和验证基于c的算法ip的系统级设计工具,","包括讲义和","包括通信设备,","单个原型平台可以在第一颗芯片流片之前就对硬件、固件和应用软件设计功能进行验证,","单元之间的互连时,","单元再到","单元的方法实现存储功能","单元里的两个逻辑单元","即","即「从实践中来,","即使fpga原型验证环境可能会在电压和温度上施加有限的约束,","即使是使用最先进的探测技术,","即可立马在fpga上进行验证,","即可进行仿真,","即通常所说的","却依然无法解决问题,","厂商可以打包一些额外的功能，用主要fpga结构之外的部分(如微处理器、ram","厂商在部分","历届助教(按担任助教时间排序)赵天津:","原型,","原型上的任何操作都代表所有器件环境操作条件的有限子集(以及不同的物理实现)","原型上运行","原型环境也用于同时调试印制电路板(具有插座,","原型的重要性,","原型系统.","原型设计缩短了产品的面市时间.","原型验证","原型验证是非常重要的,","原型验证环境中很难实现.","原型验证的局限性","原型验证确实提高了验证的效率,","原型验证阶段发现问题并及时修改,","原有的课程内容已不适宜于培养集成电路设计人才.","参与编写实验指导书,","参与编写实验指导书和网站建设,","参与网站建设,","参与课程实验的改进,","参加“集创赛”中的","又先后发布了","双击文件名可以在右侧打开窗口查看并编辑该文件的内容,","双击文件名可以在右侧打开窗口查看并编辑该文件的内容.","反之则不选中,","反之则熄灭.","发展而来的硬件描述、硬件验证统一语言,","发布了vhdl","口用于和","口等电路部分作为一个整体,","另一大优势在于","另一方面可能是你的态度不够端正,","另一种在","另外,","只关注数据路径综合：许多","只有三分之一的","只要地址总线的高16位全为0","只要高16位全为0,","可以参考总线扩展模块的设计","可以实现","可以得到答案的问题","可以更快地发现错误,","可以用于一些外界的控制交互.","可以用作","可以用来实现几乎所有可以用","可以组成","可以考虑使用流水线(pipeline)提高性能.","可以通过提取到更准确的电路参数进行更加准确的时序分析.","可以配置为","可以阅读我们的知乎专栏.","可存储多达","可能不会得到有用的回复,","可能引起一系列更严重的问题.","可访问这里,","各个基本可配置逻辑块（clb）是通过可配置的互连线相互连接的.","各大","各触发器接收到的时钟信号便会有一定的偏差.","合成引擎中许多常用的算法都集中在减少功能单元数和等待时间上,","同时可以让验证工程师在比寄存器传输级更高的抽象级别,","同样,","同步和显式并发.","后,","启动后,","和","和一个寄存器组成,","和微处理器的区别当你打算用一个开关去控制一个","唯一需要注意的是,","回到正确的方向上,","因为","因为rtl级描述相比于门级电路来说更容易被理解,","因为你很可能在","因为大多数设计团队都关注在整个指定环境和功能操作条件下的可靠操作,","因为它们都属于对电路元件连接结构的一种描述.","因为这些设计可能会包含一些模拟电路,","因为采用rtl设计流程可以实现良好的结果,","因此,","因此fpga厂商还需要开发映射(mapping)、打包(packing)、布局布线(plac","因此应该充分考虑多方面的因素,","因此我们建议你在学习本实验之前仍应该适当回顾","因此我们认为在软件操作上不会存在太大的障碍.","因此追查出错的源头可能很困难且耗时.","因此需要学习的工具仅是","国际组织成立,","图2","在","在1984年发明了","在intel","在modelsim官网上可以下载到免费版,","在“cortexm0_soc/task1/rtl/","在一个slice中虽然每一个逻辑单元有独立的查找表、多路复用器,","在仿真开始以后,","在使用","在公开的地方分享你解决问题的思路,","在后续介绍的","在基于","在基于硬件描述语言的设计流程中,","在处理大量数据或高数据速率的应用中,","在复杂系统中,","在实习报名时选择","在实验二中,","在实验考试中获得高分的途径只有一条:","在工作中,","在工具栏下方的快捷键一栏则对应有新建文件、打开文件、复制和粘贴、调试功能、编译代码等一系列常用菜单的快捷键按钮,","在工具栏中的快捷键一栏对应有新建工程、新建文件、打开文件、复制和粘贴、启动仿真工具等一系列常用菜单的快捷键按钮,","在工程目录一栏可以看到当前工程名及工程中包含的源文件、头文件等各种程序文件.","在已有的代码基础上,","在当今的技术驱动型社会中,","在很多情况下,","在快捷键一栏则对应有新建文件、打开文件、复制和粘贴、调试功能、编译代码等一系列常用菜单的快捷键按钮,","在搭建基于","在文件管理一栏可以看到当前工程名及工程中包含的源文件、头文件等各种程序文件.","在板级验证与调试方面,","在此之前请确保你了解提问的智慧.","在此感谢所有为本课程付出的老师和同学们.","在此表示感谢.","在每一个模块是按照空间分布并行执行的;","在满足一定时序的条件下,","在电子设计行业得到了广泛的认同.","在研究生阶段选择实验课程「片上系统设计与实现」","在硬件实现计算时通常也需要考虑硬件的并行性能否很好地加速计算的问题.","在端口参数部分,","在简单的双端口模式下,","在芯片验证领域的缺陷,","在规定时间内,","在计算机系统结构中,","在输出产品时有着","在这种方式下,","在进入调试模式时,","在选择本课程的后半学期选择挑战性课程「微处理器与片上系统设计」","在顶层文件中将","地址译码逻辑只需要对地址的高16位进行判断即可.","块和片上存储器.","型号的","基于平台的建模以及特定域的系统级集成方面取得了重大进展.","基于标准的ip和所有类型的系统构件的系统集成,","基于标准的算法和rtl级ip核打包以供重用,","基于硬件描述语言的设计方法","基本已降低到简单难度,","基本输入操作类模块主要有拨码开关和矩阵键盘,","基本逻辑单元","基本逻辑单元一般被称为","处理器中各个寄存器的值,","处理器内核和一个用于存储指令代码的","外部资源","大多数早期的","大家需要携带个人电脑,","如上图.","如上图所示,","如下图所示.","如乘累加(mac),","如何召唤\"沉睡的软件\"","如何处理请自行脑补.","如何提交实验报告请大家按每一次实验的要求,","如果产品在市场窗口中发布太晚,","如果你做了以上尝试,","如果你在没有亲手做实验的前提下写出了实验报告,","如果你很强,","如果你想从完全的裸核开始设计,","如果你想要新的玩法,","如果你独立思考并投入了很多时间依然无法正常完成实验,","如果你经过思考和不懈努力依然有无法解决的问题,","如果你认为现在的难度依然过高,","如果你遇到问题","如果使用","如果使用嵌入式进行控制,","如果原型环境没有引起故障,","如果原型环境碰巧产生了极端情况,","如果发现功能不对,","如果在","如果对这部分不熟悉,","如果将key1设置为低电平,","如果想要运行编写好的软件,","如果我们认为你提出的意见对本实验的改进有重大意义,","如果没有时钟树结构的存在,","如果用","如果要使用的话应该怎样使用?","存储器,","存储器.","存储器层次结构和","存在什么问题?","学习时应注意区别于软件编程语言(对过程的一种描述).","它不容易移植重用.","它仅包含了","它们可以快速提供很好的结果,","它具备一些新的实用功能,","它对算法设计人员来说是陌生的,","它接受","它通常被用于中等复杂度状态机的实现,","安装时需要选择","定制化、自动化及部分工业应用中占的比重越来越大.","实现","实现.","实现不同的电路功能.","实现为目标的复杂","实现你的首个","实现完总线扩展模块后,向soc中添加存储指令的","实现更复杂的功能的同时拥有更强的性能.","实现的","实现的功能,","实现简单的功能模块后将其连接实现复杂的功能,","实际是由互连的层次结构决定的.","实验也很复杂,","实验内容经过几次版本迭代以后,","实验前阅读","实验报告提交邮箱","实验考试时我们会给出比特流文件和挖空后的汇编程序,","寄存器传输级描述(rtl,","寄存器界面可以查看执行当前指令时","对于不熟悉软件操作的同学,","对于描述数字电路的硬件描述语言来说,","对应的地址进行正确的译码.","对应的字码段点亮,","对应的数码管选中,","对软硬件协同开发的流程更加熟悉","导致努力的方向错了.","导致可观察到的故障,","将","将会导致大量的资源浪费,","将在下一节具体介绍.","将已有模块添加至设计中)","将微处理器硬核嵌入","将指令存储器连入soc中。","将数字信号转换为模拟信号输出.","将机器码作为","将符合规范的实验报告提交至自己所在班级对应的邮箱.","尝试使用搜索引擎(只推荐","尤其是在电路规模不断增加且设计复杂性不断提高的情况下.","就是一件很困难的事,","就能开始执行一条条的指令,","尽管","尽管在上世纪80年代初便有关于高层次综合(hls)技术的研究,","尽管它具有潜在的巨大优势.","尽管我们已经尽最大的努力使得你能够获得更高效的训练,","尽管早期的基于","尽管第二代","属于一种数据转换器,","工作时各个信号的波形.","工具只关注数据路径综合,","工具在优化现实的设计指标方面都很弱.","工具在提供广泛的语言覆盖范围,","工具在特定平台上利用性能优化和高能效的","工具对这方面的支持不够好.","工具提高了设计抽象层次,","工具时,","工具显然领先于时代,","工具的厂商通常都会开发一套与之搭配使用的硬件描述语言,","工具的时序分析功能已经非常强大,","工具要求用户将详细的时序和接口信息以及综合约束嵌入到源代码中.","工具输出的一些报告,","工欲善其事","左侧为设计流程的各个步骤,","左侧的","已签约平头哥半导体有限公司.何甜:","已经完成了处理器核、总线扩展模块、ramcode总线接口模块以及block","布局,","希望大家和我们一起使这门课程变得更好.","希望通过本实验的学习让同学们更好地理解和掌握「微处理器系统结构与嵌入式系统设计」讲授的内容.","常见问题","平台上的通用","平台介绍","年,","年代中期","年代中期到","年代初,","年代初期引入早期","年代后期,","年代后期仍然可以胜任当时设计的复杂程度.","年代早期,","年担任课程助教,","年改为现名,","年春季学期正式开出专门面向集成电路设计与集成系统专业同学的课程.","年版","年电子科技大学示范性微电子学院独立组成了「微处理器系统结构与嵌入式系统设计」课程组,","并不是最终产品,","并且","并且,","并且一次流片费用高昂,","并且与传统","并且于90年代推出了一些商业工具,","并且使用fpga原型验证环境也有着很多需要考虑的因素：","并于1987年被美国国防部和ieee确定为标准的硬件描述语言.","并允许软件开发与硬件设计并行进行.","并可配置为两个独立的","并对课程内容进行了重大改革和升级.随着集成电路技术的高速发展,","并提供触发和探测","并连到合适的寄存器上.","应用与片上系统软硬件设计的高端设计人才为目标,","廖永波","廖永波授课教师(排名不分先后):","延迟不同,","开发","开发了第一版课程实验,","开发板上有","开发板上配有6个七段数码管","开发板包含基本输入操作类模块、输出显示类模块、蜂鸣器发声模块、时钟模块、i/o扩展类模块、存储类模块及电源模块.","开发板和各类开发工具软件是我们学习","开发板在设计之初便将调试电路封装在板上,","开发板带有tlc7528c","开发板的其他模块做一个简单的介绍.","开发的设计流程.","开发者便可以通过编写软件程序利用微处理器的强大控制能力,","开始一条条地取指并执行.","开工了!","开放","开根等操作,","引入抽象的目的在于,","引导大家在","引脚相连,","引脚驱动的","强大的编译技术,","当","当前,","当拨动开关在","当然,","很多时候需要软硬件协同设计的思想来指导设计,","循序渐进,","微处理器+fpga","微处理器硬核被视为一个“黑盒”嵌入","微处理器系统结构与嵌入式系统设计","必先利其器","必读通知","性价比较高,","性能差,","总共需要修改两个部分的硬件设计:","总线接口与总线扩展模块连接.","总线添加数据存储器,","总线给","想要再次","成为了","我们仍需要良好的代码风格,","我们会将你加入贡献名单中.","我们先介绍如何通过","我们发现参与本课程学习的同学软件编程能力普遍较弱.","我们在用硬件描述语言描述我们设计的电路时并不需要过分关心电路使用","我们已经提供了足够的帮助,","我们搭建了一个最简单的","我们需要对代码进行一些简单的修改。","我们鼓励你在私下帮助学习能力稍差的同学,","我想深入学习","我想要在公开的地方分享代码,","我觉得实验指导书写得不好","我觉得很难","或","或在简单双端口模式下的","或者","或者一些受限的数据处理任务.","或者写信到","或者嵌入数字信号处理器(digit","或者移位寄存器(sr),","或者规模过大需要多片","或许你应该思考自己能否应付以后日渐困难的学习/工作.","所不能比拟的优势.","所以","所以,","所以fpga原型验证依然有其局限性.","所以一般采用在","所以利用fpga中的dsp块进行复杂算术操作将会非常方便并且节省资源.","所以大多数设计人员不愿探索提高生产效率带来的潜在收益.","所以对于一次总线操作,","所以我们在学习时一定要多看工具输出的报告,","所以我们需要在译码模块插入","所以软件编程部分主要考虑的问题便是如何编写程序才可以编译出能高效地控制硬件的指令.","所以需要设计按键消抖模块以免按键抖动带来未预期的系统错误","所有的器件都被封装在同一硅片上.","所有的存储单元都可以使用嵌入的","所需的","手册推荐","才能确保设计更好、更准确.","执行编写的程序,","扩展类模块主要用于扩展外设,","技术取得了一定的成功,","技术已经大大提高了易用性和设计抽象水平,","技术还有很大的发展空间.","把开关和","抓住机会吧.","报告或者心得","报考智能化芯片与系统设计团队等从事","抽象是硬件设计的一个重要思想,","拥有最强悍的性能.","拨码开关","按下按键时信号存在抖动,","按实验顺序设有","按键后,","按顺序将实验标记为task1","授课教师","接受可综合的","接口等电路,","接收外设输入的信号或向外设输出信号.","接着将机器码存入","控制信号输入包括时钟,","推荐使用","描述数字电路的硬件描述语言中被广泛使用的主要有","描述相比,","搭建过程中,","改为:","改为：","改善了代码可重用性,","数字信号处理器(dsp),","数据存储器","数据通过一个公共的","数据锁存器中的任何一个.","数模转换器(dac)芯片","数码管","整个实验分为工具使用、软件编程、处理器","文件中修改总线译码模块代码.","新产品的出现非常迅速,","方便与外界电路通信,","方便开发人员使用.","既可以独立使用,","既然","旭神(假设)","时,","时序,","时序相似,","时序违例是一个很严重的问题,","时钟使能,","是","是一定会被发现的.","是一种依产品需求不同而全定制的特殊规格集成电路.如果你想了解更多,请点击:关于asic","是一种包含由可配置的互连线进行互连的可编程逻辑块的数字集成电路.","是一种对存储容量和读写速度的权衡取舍.","是一种由","是双口,","是可编程的,","是因为","是对","是带有软件/硬件协同设计的系统级规范的理想选择.","是用于一系列基于","是由","曲线上的单个点.","更加灵活,","更新时,","最上方为工具栏,","最主要的一个原因是,","最低的抽象层次便是开关级,","最后,","最后通过对比两种不同的方式实现流水灯功能,","最好不要使用","最好的方法是再买一个(如果你能承受昂贵的费用的话).","最新一代的","最终,","最终生成满足时序约束的门级网表.","最终的实现常常不能满足时序或功耗要求.","最终结果是现在的","最重要的是逻辑综合(logic","最高抽象层次为行为级描述,","有一些硬件描述语言也用于描述模拟电路,","有了基本的逻辑单元以后，使用两个基本逻辑单元","有关的译码逻辑.","有单独的片上数据锁存器.","有可能是你在某些关键问题上理解出了偏差,","有着不同的网表、版图、时钟树、复位电路、存储结构、i/o","未能在给定的市场窗口中准备好产品会给公司带来极大的开发成本浪费.","本书使用的","本书提供的代码工程名为\"cortexm0_soc\",","本实验需要用到的工具,","本次实验使用的","本次实验使用的fpga开发板","本次实验使用的开发板提供","本章将对之后介绍的实验内容中使用到的硬件平台和各种开发工具软件做简要的介绍.","本章小结","本网页为电子科技大学示范性微电子学院为集成电路设计与集成系统专业同学开设的「微处理器系统结构与嵌入式系统设计」课程配套实验线上教学网站.该课程前身为「微型计算机原理与接口技术」,","本节和接下来的三节将要介绍本次实验过程中用到的三个软件:","本节将对","本节将致力于回答这些问题,","本节的剩余部分将对","本课程以培养熟练掌握微处理器","本课程配套实验主要讲授基于","本门课程的助教经验丰富,","本项目部分网页风格以及","本项目采用知识共享署名","机通信,","来实现存储,","来对","松开","板上的各部分做一个简单的介绍","板带有一个","构建、外围","标准,","根据","根据具体题目的要求补充汇编程序实现相应的功能.","根据完成情况获得","根据正确填空的数量获得","根据第二章所述的","检测此类错误的常见做法是执行rtl级时序精确仿真或使用主要供应商提供的系统内调试工具(如","模块的能力有限,","模块，任意外设功能都可以用可编程逻辑块实现,","欢迎向助教或老师提问.","欢迎随时给实验指导书和网站的维护者(fengrui98","此后","此外,","此页面修订于","每个","每个数码管都由一个专用片选信号(dig1","比同种工艺下的","比如,","比如在fpga平台上实现卷积神经网络(cnn)","比结构化描述更高一层的是对电路功能的描述,","汇编代码通常又是由编译器编译高层次编程语言得到,","江凯(假设)","没有可靠的rtl到gdsii基础来支持hls,","流水灯的几种点法","流片之后)","流程非常类似.","添加外设,","滤波,","灯","灯发出是否点亮的指令;","灯或七段数码管表现出来.","灯时,","灯点亮.","灯用一根线连起来就可以了.","然后在这个原型基础上学习一些嵌入式软件开发和软硬件协同设计的知识,","然后将汇编代码与指令集对应生成机器码,","然后给","片上和板级设计验证与调试已成为基于","片上系统(soc).","片外存储器的综合支持非常重要,","版本,","版本.","王刚,","现代集成电路已经演变成为以处理器为核心,","现就职于平头哥半导体有限公司.彭吉安:","现就职于平头哥半导体有限公司.明小满:","现就读于香港科技大学.王梓任:","现研一在读.","现研一在读.梁一凡:","现研一在读.江凯:","现研三在读,","现研二在读.刘丰瑞:","现研二在读.刘仰猛:","现研二在读.曹文旭:","生成比特流下载到","生成的hdl文件被xilinx工具用于综合实现,","用于向系统输入中断信号或操作信号.","用场景通常是通信和网络领域里的更加复杂的信号处理任务.","由","由于","由于多方面的客观原因,","由于时钟信号到各个寄存器的距离不同,","由于本实验是在","由于绝大多数应用都需要使用存储单元进行数据存储,","由多个","电路内部信号的功能.","界面","界面如上图所示,","的","的一个重大改进版本,","的一种权衡取舍.","的主阵列中.","的低成本和开发快捷两大特点意味着","的初始化内容,","的原型与最终的产品依然存在一些差别(比如片间互连).","的地址编码为0x00000000","的基本逻辑单元可以通过配置实现不同的逻辑功能,","的存储器中,","的工作依赖于一条条的指令,","的工具仍然存在明显的缺陷.","的庸俗化理解可以认为","的微控制器设备的一个完整的软件开发环境.","的扩展,","的数据,","的时钟扫描执行的.","的最主流版本,","的灵活性,","的矩阵键盘,","的第一个标准版本","的系统开发最耗时的方面之一,","的规模和复杂程度的提高，它们的应","的规模和性能都在飞速发展.","的设计,","的设计方法推出早期,","的调试环境：功能覆盖在","的软件界面如上图.","的软件界面如下图所示,","的过程中发现了一些可改进之处.","相信大家会对软硬件协同设计的思想有更深的理解,","相信问题能够迎刃而解.","相关的企业和实习岗位","相反,","相同方式共享","相应引脚输入低电平,","相应引脚输入高电平.","相当于模型,","相当于积木,","相比,","知乎专栏(如果不熟悉","矩阵键盘","矩阵键盘的工作原理可以举个例子说明,","研究的科研团队的硕士/博士研究生","硬件实现和软件实现是需要权衡取舍的两种实现方法,","硬件描述语言之所以被称为硬件描述语言而不是硬件设计语言,","硬件描述语言和常见的软件设计使用语言(如","硬件描述语言本质上是对电路的描述.","硬件描述语言的本质是对实际电路的一种描述,","硬件描述语言简介","硬件流水灯","硬件辅助的验证环境通常使用","确定以后再开始流片,","离时钟信号最近的寄存器将会更早被触发,","稍微高一层的抽象层次是门级,","窗口中包含菜单栏、快捷键、寄存器界面、内存界面等.","站录播","站视频自学","端口,","端口、电源管理单元、时钟频率等.","端口的数量依旧是一个瓶颈,","端口的数量增加得很少.","端口越来越多,","端口输出低电平,","端口输出高电平.","第一种是和","等)配置成为有序的电路,","等模块)","等灯\"","等灯,","简介","简单来说,","系列","系列处理器软核ip如何在","系统,","级描述和一些人为添加的时序约束输入,","级描述转换成寄存器和逻辑运算表达式,","级描述进行功能仿真比对门级描述进行仿真快很多,","级网表到布局布线工具.","级联时),","纳入电气电子工程师学会标准","组成的","组成的基本可配置逻辑块(clb),","结构中放置","结构中的","结构实现与嵌入式微处理器硬核实现无关,","结果,","结果.","绝大多数的算术单元如果使用lut来实现将会非常浪费资源,","综上所述,","综合,","综合工具已经能够输出","综合工具无法综合高级编程语言.","综合输出rtl级hdl代码用于仿真验证.","缺乏令人信服的理由：第一代","缺乏令人满意的结果：当从","缺乏全面的设计语言支持：第一代","缺乏可重复使用和可移植的设计规范：许多","缺少必要的构造和语义来表示硬件属性,","网表在输入到布局布线工具中后,","署名","而","而asic则需要六个多月才能流片.","而fpga中的基本结构为查找表,","而一个模型做出来之后(类似于","而且方便了连线.","而其他重要方面则无人关注,","而右下角的存储器界面则可以查看当前存储器中不同地址的存储单元的值.","而后一部分功能验证特性则是一门面向对象程序设计语言.","而已.","而指令则是由对应的汇编代码生成,","而接受一种未经验证的新方法,","而是使用未定时或部分定时的行为","而最底层的","而硬件实现计算,","而软件设计所使用的语言则是按照时间顺序,","背景知识介绍","自从","自己看书或","芯片,","芯片.","芯片型号为","芯片进行数字信号到模拟信号的转换.","若将机器码通过工具下载到由","英文全称是","菜单栏中依次为","虽然","虽然现在的综合工具非常强大,","行业中的任何重大转变一样,","行业仍在逻辑与物理设计之间的时序收敛问题上苦苦挣扎.","被","被大多数商业电子设计自动化软件包支持.","被配置成为","要查看该许可协议,","解决方案仅在2000年代后期才可用.","解决方案仅致力于这些输入语言中的一种,","解决系统集成问题成为关键的设计瓶颈,","讲义能回答的问题","许可协议","许可协议发布","许多hl","设置/复位和写使能.","设置为高电平,","设计","设计不同之处在于,","设计与集成、中断系统与人机接口等五个方面,","设计中在第一次流片时不会出现故障,","设计人员在使用这个版本的","设计公司更多地应用于实际开发工作.","设计师需要一个令人信服的理由来促使他们采用新的设计方法,","设计所需的控制信号输入的数量应该最小化.","设计方法","设计方法,","设计是确保其功能正确的可靠方法.","设计的一个基础.","设计者可以通过编程对","设计者的生产效率大大提高.","设计者通常将复杂的功能划分为简单的功能,","设计过程完成后,","该组织寻求将","该结构用于确保所有的触发器接收到的时钟信号尽可能的一致,","语言)的区别硬件描述语言具有空间上的并行性,","语言,","语言/汇编语言写的程序编译成机器码,","语言描述时如果想要利用","语言来设计","语言编程.","语言诞生于1983年,","请先阅读常见问题.","请向助教或老师提问.","请知悉.","课程后于","课程实验","课程实验分为","课程实验的构成","课程组教师组长:","调试器部分的端口需要约束的有一个时钟信号和一个双向的数据信号.","调试模块","调试界面","调试界面可以看到的信息更多,","调试系统是必不可少的.","负责将硬件描述语言(verilog/vhdl)所描述的soc编译、综合、实现,","负责将编写的软件编程语言(c/assembler)编译成为机器码十六进制文件.","贡献名单","资源利用率、时序延迟等信息的综合报告.","赛道相关杯赛,","起始地址分配为","跟踪和优化","软件中观察","软件主要指可以被处理器执行的一条条指令.","软件协同使用.","软件可以在官网上下载,","软件开发人员能够判断当前代码的执行过程是否正确,","软件时一并安装.","软件的主要作用是将","软件的操作问题","软件类似,","软硬件关系","软硬件协同设计的层次结构如下图.","软硬件开发层次","输出低电压时,","输出显示类模块主要用于将实验结果通过","输出高电压时,","输出高电平时,","过程中反映的问题,","近年来有很多利用fpga对复杂运算进行加速的应用,","还可以用于实现异步","还是","还是设计真的没有出错.","还是门级描述,","这一级又一级的组成层次,","这不一定与实际的芯片面积和功耗相关.","这不仅仅是学习知识,","这个扩展后的版本后来成为了","这些工具可用于插入逻辑分析仪内核,","这些结果与手动","这些设备的加载时序与随机存取存储器的写入","这些都大大提高了验证平台搭建的效率.","这使得难以一致地测量,","这便是“自顶向下”的设计思想,","这在之后章节会进行详细的介绍.","这就需要设计者在性能和灵活性上做一定的取舍.","这属于违反学术诚信的行为,","这意味着为了解决很小问题而对设计进行反复修改再利用fpga继续验证的想法是不现实的.","这意味着每次对","这时候","这时候你应该主动找老师或者助教聊聊,","这样,","这样便可以使设计工具更加简单,","这样做不仅简化了对调试器内部原理的理解需求,","这样做的结果就是,","这样的设计虽然在某种程度上提高了抽象水平,","这种实现方式的一大优势在于主要的","这种层次结构本质上是互连的便捷性和延迟(速度)","这种放置在","这种现象被称为时钟偏斜(skew),","这种设计流程有很多优势,","这类","这部分内容后来再次被提交给","进入","进而生成指令存储器总线选择信号.","进行","进行了修正和扩展,","进行原型设计,","进行安装.","进行实现,","进行控制,","进行比较,","进行设计工作,","进行配置,","进行配置需要消耗大量的时间(对于一些高利用率的高速实现,","连接器等),","通常包括数据流描述(一般指对进行逻辑运算的组合逻辑的描述),","通常是由于时钟周期小于关键路径(critic","通常有两种方式,","通常来说,","通常用于专用集成电路(asic)的原型设计，也是一种用于验证算法实现的硬件平台.","通常被用来与","通常需要","通过一系列的优化算法,","通过下载不同设计的比特流,","通过不断的练习掌握汇编程序设计以及软硬协同的相关技巧.","通过开发板观察执行结果.","通过抽象的结构(如循环)描述电路的行为来描述电路,","通过描述信号在寄存器之间的流动来描述电路.","通过描述晶体管开关网表来描述一个电路.","通过描述逻辑门之间的连接关系描述电路.","通过点击菜单栏中的选项可以完成从工程建立到源代码编译这一流程所需的全部功能.","通过点击菜单栏中的选项可以实现代码调试所需的全部功能.","通过观察寄存器和存储单元中的值,","通过调试器下载机器码到","通过逻辑单元的组合可以起到扩展功能的作用.","速度便有了明显的下降.","逻辑仿真器对","逻辑综合技术最早出现于上世纪80年代中期,","邓兴成","邓兴成,","那么就可以让","部分","部分依然包括嵌入的","部分包括嵌入的","部分插件的定制参考了南京大学ics课程实验主页,","都不影响总线的译码结果),","都可以被归类到结构化描述中,","都应该在数字电路课程中学习过,","采用知识共享","针对asic的逻辑综合工具综合出的网表是描述逻辑门和寄存器的连接关系.","针对功耗进行了优化,","门级网表可以用于进一步的仿真验证,","阅读官方文档.","陈骏莲","限制结果质量的另一个主要因素是","除","除了上述资源外,","除了查找表、多路复用器和寄存器之外,","除了综合出rtl级hdl代码外,","随手","随着","随着技术的发展,","随着片上系统复杂性的不断提高,","随着逻辑逐渐复杂,","需要在","需要在顶层文件(cortexm0soc.v)","需要学习的工具很多,","需要提交实验报告,","需要有数字电路和硬件描述语言的基础.","需要注意以下几点：","静态时序分析和比特流生成的过程可能会消耗大量的处理器和内存资源,","非商业性使用","面向公有领域开放.","面向对象特性很好地弥补了传统","顺带一提的是,","预留出来一个","首先,","首先需要利用编译器将代码编译为汇编代码,","验证既有一定优势,","高层次综合(hls)","高层次综合(hls)设计方法才取得了一定的成果,","高度自动化的","高抽象层次的设计者不用过分关心低抽象层次的设计细节,","高速","黄乐天副组长:"],"pipeline":["stopWordFilter","stemmer"]},"store":{"./":{"url":"./","title":"Introduction","keywords":"","body":"微处理器系统结构与嵌入式系统设计 课程实验 2022\n实验前阅读\n 必读通知\n2021/11/15: 开工了!\n\n\n 如何提交实验报告请大家按每一次实验的要求, 在规定时间内, 将符合规范的实验报告提交至自己所在班级对应的邮箱.\n\n\n授课教师\n助教\n实验报告提交邮箱\n\n\n\n\n廖永波\n旭神(假设)\n1@example.com\n\n\n刘红星\n一凡(假设)\n2@example.com\n\n\n邓兴成\n江凯(假设)\n3@example.com\n\n\n\n\n 如果你遇到问题\n请先阅读常见问题.\n阅读官方文档.\n尝试使用搜索引擎(只推荐 Google)寻找解决方案.\n如果你做了以上尝试, 却依然无法解决问题, 请向助教或老师提问. 在此之前请确保你了解提问的智慧.\n\n\n 外部资源\nB 站录播\n知乎专栏(如果不熟悉 Verilog 和 FPGA)\n\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-17 13:54:00  "},"lab0/introduction.html":{"url":"lab0/introduction.html","title":"LAB0: 工欲善其事 必先利其器","keywords":"","body":"LAB0 - 工欲善其事 必先利其器\n由于本实验是在 FPGA 上搭建一个 SoC 原型, 然后在这个原型基础上学习一些嵌入式软件开发和软硬件协同设计的知识, 所以 FPGA 开发板和各类开发工具软件是我们学习 SoC 设计的一个基础. 本章将对之后介绍的实验内容中使用到的硬件平台和各种开发工具软件做简要的介绍. \n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-15 19:51:17  "},"lab0/FPGAintro.html":{"url":"lab0/FPGAintro.html","title":"FPGA 简介","keywords":"","body":"FPGA简介\n什么是FPGA？\nFPGA 中文名是可编程逻辑门阵列,  英文全称是 Field Programmable Gate Arrays , 是一种包含由可配置的互连线进行互连的可编程逻辑块的数字集成电路. 设计者可以通过编程对 FPGA 进行配置, 实现不同的电路功能. \n上世纪 80 年代中期 FPGA 刚问世时, 它通常被用于中等复杂度状态机的实现, 或者一些受限的数据处理任务. 在 90 年代早期, 随着 FPGA 的规模和复杂程度的提高，它们的应 用场景通常是通信和网络领域里的更加复杂的信号处理任务. 到了 90 年代后期, FPGA 在 定制化、自动化及部分工业应用中占的比重越来越大. \nFPGA 通常用于专用集成电路(ASIC)的原型设计，也是一种用于验证算法实现的硬件平台. 但是，FPGA 的低成本和开发快捷两大特点意味着 FPGA 在输出产品时有着 ASIC 所不能比拟的优势.  进入 21 世纪以后, 出现包含有百万级门电路的高性能 FPGA, 这类 FPGA 一般用于实现嵌入式微处理器核, 高速 IO 接口等电路, 并且 FPGA 的规模和性能都在飞速发展. 最终结果是现在的 FPGA 可以用来实现几乎所有可以用 ASIC 实现的功能, 包括通信设备, 数字信号处理器(DSP), 片上系统(SoC). \n 什么是 asic?asic,全程Application Specific Integrated Circuit,中文名为专用集成电路, 是一种依产品需求不同而全定制的特殊规格集成电路.如果你想了解更多,请点击:关于asic  asic和其他芯片有什么不同?\nFPGA 通常被用来与 ASIC 进行比较, 与 ASIC 相比, FPGA 更加灵活, ASIC 一旦流片便无法修改, 并且一次流片费用高昂, 一般人难以承受; 而 FPGA 是可编程的, 如果发现功能不对, 便可以通过再一次编程配置的方式进行修改. 但是, 通常来说, FPGA 比同种工艺下的 ASIC 性能差, 这就需要设计者在性能和灵活性上做一定的取舍. \n 一种关于 FPGA 和  ASIC 的庸俗化理解可以认为 FPGA 相当于积木, ASIC 相当于模型, 使用积木时,可以随心所欲地搭建你想要的东西(可以理解为FPGA的可编程性); 而一个模型做出来之后(类似于 asic 流片之后) 想要再次 diy 就是一件很困难的事, 如果你想要新的玩法, 最好的方法是再买一个(如果你能承受昂贵的费用的话).\nFPGA的基本结构\nFPGA 之所以是可编程的, 是因为 FPGA 的基本逻辑单元可以通过配置实现不同的逻辑功能, 且 FPGA 内部逻辑单元之间的互连线也可以通过配置实现基本逻辑功能的扩展. 在 Xilinx FPGA中, 基本逻辑单元一般被称为 LC(logic cell), 一个 LC 一般由一个查找表(LUT)、 一个多路复用器(MUX) 和一个寄存器组成, 其中 LUT 也可以是一个 RAM 或者移位寄存器(SR), 如下图所示. \n\nFPGA 基本逻辑单元\n\n除了查找表、多路复用器和寄存器之外, 一个基本的逻辑单元一般还会包括一些特殊的快速进位单元用于算术操作.\n有了基本的逻辑单元以后，使用两个基本逻辑单元 LC 便可构成一个Slice（在Xilinx FPGA中两个LC构成的单元被称为slice, 在Intel FPGA中有另外的名称). 通过逻辑单元的组合可以起到扩展功能的作用. 值得一提的是, 在一个slice中虽然每一个逻辑单元有独立的查找表、多路复用器, 但是每个slice内部的各逻辑单元都使用同一个时钟和使能信号. \n由多个 slice(一般为2个或4个) 可以组成 Xilinx FPGA 中的基本可配置逻辑块(Configurable Logic Block，CLB), 在Intel FPGA中一般称为逻辑阵列块(Logic Array Block，LAB).\n在 FPGA 中, 各个基本可配置逻辑块（CLB）是通过可配置的互连线相互连接的. 其实, 从最基本的逻辑单元 LC 到两个基本逻辑单元 LC 组成的 slice 单元再到 2 个或 4 个 slice 组成的基本可配置逻辑块(CLB), 这一级又一级的组成层次, 实际是由互连的层次结构决定的. 在 slice 单元里的两个逻辑单元 LC 之间的互连是很快的, 到基本可配置逻辑块(CLB) 内的几个 slice 单元之间的互连时, 速度便有了明显的下降. 这种层次结构本质上是互连的便捷性和延迟(速度) 的一种权衡取舍. 在计算机系统结构中, 存储器层次结构和 FPGA 中互连的层次结构类似, 是一种对存储容量和读写速度的权衡取舍. \n由于绝大多数应用都需要使用存储单元进行数据存储, 所以 FPGA 中需要存储单元, 如果用 CLB 来实现存储, 将会导致大量的资源浪费, 所以一般采用在 FPGA 结构中放置 RAM 单元的方法实现存储功能 这种放置在 FPGA 结构中的 RAM 在 Xilinx FPGA 中一般称为 Block RAM, 每个 Block RAM 既可以独立使用, 也可以被组织成任意位宽的 RAM, 还可以用于实现异步 FIFO.\n绝大多数的算术单元如果使用LUT来实现将会非常浪费资源, 为了解决这类问题, 在 FPGA 中一般会嵌入一些算术操作单元, 如乘累加(MAC), 或者嵌入数字信号处理器(Digital Signal Processor, DSP). 一般 DSP 可以实现 MAC, FIR 滤波, 开根等操作, 所以利用FPGA中的DSP块进行复杂算术操作将会非常方便并且节省资源.\n除了上述资源外, 部分 FPGA 中嵌入了硬核微处理器, 将在下一节具体介绍. 另外, FPGA 中有大量的 I/O 端口, 方便与外界电路通信, 但即便如此, I/O 端口的数量依旧是一个瓶颈, 随着逻辑逐渐复杂, 所需的 I/O 端口越来越多, 但 FPGA 更新时, I/O 端口的数量增加得很少.\nFPGA 中的时钟信号由外部世界产生, 并连到合适的寄存器上. 在 FPGA 内部有一个时钟树结构, 该结构用于确保所有的触发器接收到的时钟信号尽可能的一致, 如果没有时钟树结构的存在, 由于时钟信号到各个寄存器的距离不同, 延迟不同, 各触发器接收到的时钟信号便会有一定的偏差. 离时钟信号最近的寄存器将会更早被触发, 这种现象被称为时钟偏斜(skew), 可能引起一系列更严重的问题.\n微处理器+FPGA\n几乎所有的逻辑功能都可以用硬件或软件实现, 其中硬件主要指使用逻辑门和寄存器等, 软件主要指可以被处理器执行的一条条指令. 硬件实现和软件实现是需要权衡取舍的两种实现方法, 使用硬件实现虽然速度更快, 但灵活性差; 使用软件实现虽然灵活性更好, 但是速度通常慢于直接使用硬件实现. 所以, 为了在运行速度和灵活性之间做权衡取舍, 很多时候需要软硬件协同设计的思想来指导设计, 利用软件实现控制功能, 而硬件实现计算, 当然, 在硬件实现计算时通常也需要考虑硬件的并行性能否很好地加速计算的问题.\n由于 FPGA 的灵活性, 近年来有很多利用FPGA对复杂运算进行加速的应用, 比如在FPGA平台上实现卷积神经网络(CNN) 加速,通常由主机控制数据搬运过程, 由 FPGA 上实现的加速电路进行运算.\n既然 FPGA 作为一种特殊的数字电路, 通过下载不同设计的比特流, 便可以配置成各种不同功能的电路. 所以, FPGA 厂商在部分 FPGA 中嵌入了微处理器硬核, 开发者便可以通过编写软件程序利用微处理器的强大控制能力, 也可以利用FPGA的灵活性, 实现更复杂的功能的同时拥有更强的性能.\n微处理器硬核被视为一个“黑盒”嵌入 FPGA 中, 通常有两种方式, 第一种是和 RAM, I/O 口等电路部分作为一个整体, 不放在 FPGA 的主阵列中. 在这种方式下, 所有的器件都被封装在同一硅片上. 主要的 FPGA 部分依然包括嵌入的 RAM、乘法器等模块. 这种实现方式的一大优势在于主要的 FPGA 结构实现与嵌入式微处理器硬核实现无关, 这样便可以使设计工具更加简单, 另一大优势在于 FPGA 厂商可以打包一些额外的功能，用主要FPGA结构之外的部分(如微处理器、RAM 等模块) 实现.\n另一种在 FPGA 中嵌入硬核的方法便是直接将其嵌入FPGA的主要结构中. 同样, 主要的 FPGA 部分包括嵌入的 RAM、乘法器等模块. 这样, 所有的存储单元都可以使用嵌入的 RAM 模块，任意外设功能都可以用可编程逻辑块实现, 另外, 将微处理器硬核嵌入 FPGA 中还有一定的速度优势.\n 一个例子帮你理解 FPGA 和微处理器的区别当你打算用一个开关去控制一个 LED 灯时, 如果使用嵌入式进行控制, 你需要编写软件代码到微处理器中, 之后微处理器会不断地扫描检测开关是否打开, 然后给 LED 灯发出是否点亮的指令; 如果使用 FPGA 进行控制, 你只需要利用硬件描述语言(VHDL 或者 Verilog HDL) 把开关和 LED 灯用一根线连起来就可以了. \n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-20 18:06:38  "},"lab0/whyFPGA.html":{"url":"lab0/whyFPGA.html","title":"为什么是 FPGA？","keywords":"","body":"为什么是 FPGA?\n前面一节介绍了什么是 FPGA, 你可能要问: 为什么要是 FPGA? 使用FPGA设计 SoC 存在什么问题? 本节将致力于回答这些问题,\nFPGA 原型验证\n硬件辅助的验证环境通常使用 FPGA 来对 ASIC 或 SoC 进行原型设计, 以提供更快的替代仿真的验证方案, 并允许软件开发与硬件设计并行进行. FPGA 原型验证是非常重要的, 主要体现在以下两个方面：\n1)与仅依靠软件仿真来验证其硬件设计是否合理的方法相比, 在 FPGA 原型上运行 SoC 设计是确保其功能正确的可靠方法. 只有三分之一的 SoC 设计中在第一次流片时不会出现故障, 但是, 几乎有一半的重新设计是由功能逻辑错误引起的. 单个原型平台可以在第一颗芯片流片之前就对硬件、固件和应用软件设计功能进行验证, 从而避免在流片以后再发现问题导致浪费成本. \n2)FPGA 原型设计缩短了产品的面市时间. 在当今的技术驱动型社会中, 新产品的出现非常迅速, 未能在给定的市场窗口中准备好产品会给公司带来极大的开发成本浪费. 如果产品在市场窗口中发布太晚, 则该产品可能会变得无用, 从而使公司损失了对该产品的投资资本. 设计过程完成后, 即可立马在FPGA上进行验证, 而ASIC则需要六个多月才能流片. 如果在 FPGA 原型验证阶段发现问题并及时修改, 确定以后再开始流片, 不仅节约了时间, 也节约了有故障的设计带来的额外流片费用. \nFPGA 原型验证的局限性\n前面提到 FPGA 原型的重要性, FPGA 原型验证确实提高了验证的效率, 但不得不强调的是, FPGA原型验证不能取代基于仿真的验证方法. 最主要的一个原因是, FPGA 并不是最终产品, 并且使用FPGA原型验证环境也有着很多需要考虑的因素：\n1)不同的物理实现：FPGA 有着不同的网表、版图、时钟树、复位电路、存储结构、I/O 端口、电源管理单元、时钟频率等. \n2)FPGA 不能实现的模块：一个完整的设计一般不能在一片 FPGA 上完全实现, 因为这些设计可能会包含一些模拟电路, 或者规模过大需要多片 FPGA 互连, FPGA 的原型与最终的产品依然存在一些差别(比如片间互连). \n3)FPGA 的调试环境：功能覆盖在 FPGA 原型验证环境中很难实现. 即使是使用最先进的探测技术, FPGA 内部事件的可控性和可观察性也是不足的. 如果原型环境碰巧产生了极端情况, 导致可观察到的故障, 则调试将非常耗时. 如果原型环境没有引起故障, 则很难知道它是真的没有产生极端情况, 还是设计真的没有出错. \n4)追查错误困难：由于 FPGA 原型环境也用于同时调试印制电路板(具有插座, 连接器等), 包含不断发展的软件, 因此追查出错的源头可能很困难且耗时. \n5)FPGA配置时间长：对于以 FPGA 实现为目标的复杂 SoC, 综合, 布局, 静态时序分析和比特流生成的过程可能会消耗大量的处理器和内存资源, 这意味着每次对 FPGA 进行配置需要消耗大量的时间(对于一些高利用率的高速实现, 通常需要 4 到 8 个小时). 这意味着为了解决很小问题而对设计进行反复修改再利用FPGA继续验证的想法是不现实的. \n6)工艺、电压、温度差异：FPGA 原型上的任何操作都代表所有器件环境操作条件的有限子集(以及不同的物理实现)-即 PVT 曲线上的单个点. 即使FPGA原型验证环境可能会在电压和温度上施加有限的约束, 但永远不会模拟最终芯片的工艺公差. 因为大多数设计团队都关注在整个指定环境和功能操作条件下的可靠操作, 所以FPGA原型验证依然有其局限性. \n综上所述, 使用 FPGA 验证既有一定优势, 也有很多局限性, 因此应该充分考虑多方面的因素, 才能确保设计更好、更准确. \n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-16 19:32:26  "},"lab0/design_method.html":{"url":"lab0/design_method.html","title":"设计方法","keywords":"","body":"设计方法\n硬件描述语言简介\n硬件描述语言之所以被称为硬件描述语言而不是硬件设计语言, 其原因在于, 硬件描述语言的本质是对实际电路的一种描述, 学习时应注意区别于软件编程语言(对过程的一种描述). 在基于 HDL 的设计方法推出早期, 开发 EDA 工具的厂商通常都会开发一套与之搭配使用的硬件描述语言, 有一些硬件描述语言也用于描述模拟电路, 其他的主要关注于描述数字电路. 其中, 描述数字电路的硬件描述语言中被广泛使用的主要有 VHDL, Verilog, SystemVerilog. \nVHDL 语言诞生于1983年, 并于1987年被美国国防部和IEEE确定为标准的硬件描述语言. 自从 IEEE 发布了VHDL 的第一个标准版本 IEEE 1076-1987 后, 各大 EDA 公司都先后推出了自己支持VHDL的EDA工具. VHDL 在电子设计行业得到了广泛的认同. 此后 IEEE 又先后发布了 IEEE 1076-1993 和 IEEE 1076-2000 版本. \nPhil Moorby 在1984年发明了 Verilog 语言, 1990 年代初, 开放 Verilog 国际组织成立, Verilog 面向公有领域开放. 1992 年, 该组织寻求将 Verilog 纳入电气电子工程师学会标准 . 最终, Verilog 成为了 IEEE 1364-1995 标准, 即通常所说的 Verilog-95. 设计人员在使用这个版本的 Verilog 的过程中发现了一些可改进之处. 为了解决用户在使用此版本 Verilog 过程中反映的问题, Verilog 进行了修正和扩展, 这部分内容后来再次被提交给 IEEE. 这个扩展后的版本后来成为了 IEEE 1364-2001 标准, 即通常所说的 Verilog-2001. Verilog-2001 是对 Verilog-95 的一个重大改进版本, 它具备一些新的实用功能, 例如敏感列表、多维数组、生成语句块、命名端口连接等. 当前, Verilog-2001 是 Verilog 的最主流版本, 被大多数商业电子设计自动化软件包支持. \n而 SystemVerilog 是一种由 Verilog 发展而来的硬件描述、硬件验证统一语言, 前一部分基本上是 2005 年版 Verilog 的扩展, 而后一部分功能验证特性则是一门面向对象程序设计语言. 面向对象特性很好地弥补了传统 Verilog 在芯片验证领域的缺陷, 改善了代码可重用性, 同时可以让验证工程师在比寄存器传输级更高的抽象级别, 以事务而非单个信号作为监测对象, 这些都大大提高了验证平台搭建的效率. \n为了描述复杂的硬件电路, 设计者通常将复杂的功能划分为简单的功能, 实现简单的功能模块后将其连接实现复杂的功能, 这便是“自顶向下”的设计思想, 与之相对的也有“自底向上”的设计思想, 一般电路设计都是采用“自顶向下”的思想完成的. \n抽象是硬件设计的一个重要思想, 简单来说, 引入抽象的目的在于, 高抽象层次的设计者不用过分关心低抽象层次的设计细节, 比如, 我们在用硬件描述语言描述我们设计的电路时并不需要过分关心电路使用 CMOS 还是 TTL, 也不需要首要考虑芯片使用的工艺, 主要关心的是电路的功能是否正确. \n对于描述数字电路的硬件描述语言来说, 最低的抽象层次便是开关级, 通过描述晶体管开关网表来描述一个电路. 稍微高一层的抽象层次是门级, 通过描述逻辑门之间的连接关系描述电路. 不管是开关级描述, 还是门级描述, 都可以被归类到结构化描述中, 因为它们都属于对电路元件连接结构的一种描述. 比结构化描述更高一层的是对电路功能的描述, 通常包括数据流描述(一般指对进行逻辑运算的组合逻辑的描述), 寄存器传输级描述(RTL, Register Transfer Level), 通过描述信号在寄存器之间的流动来描述电路. 最高抽象层次为行为级描述, 通过抽象的结构(如循环)描述电路的行为来描述电路, 也包括使用算术运算(如加法和乘法)来描述电路的算术行为. \n 硬件描述语言和常见的软件设计使用语言(如 C 语言)的区别硬件描述语言具有空间上的并行性, 在每一个模块是按照空间分布并行执行的; 而软件设计所使用的语言则是按照时间顺序, 根据 CPU 的时钟扫描执行的. 硬件描述语言本质上是对电路的描述. \n基于硬件描述语言的设计方法\n在基于硬件描述语言的设计流程中, 最重要的是逻辑综合(logic synthesis)技术. 逻辑综合技术最早出现于上世纪80年代中期, 它接受 RTL 级描述和一些人为添加的时序约束输入, 将 RTL 级描述转换成寄存器和逻辑运算表达式, 通过一系列的优化算法, 最终生成满足时序约束的门级网表.\n这种设计流程有很多优势, 首先, 因为RTL级描述相比于门级电路来说更容易被理解, 也更容易找出错误, 其次, 逻辑仿真器对 RTL 级描述进行功能仿真比对门级描述进行仿真快很多, 可以更快地发现错误, 设计者的生产效率大大提高. 一旦逻辑综合工具生成了门级网表, 之后的流程便和手画电路的ASIC设计流程非常类似. 门级网表可以用于进一步的仿真验证, 也可以用于时序分析. 网表在输入到布局布线工具中后, 可以通过提取到更准确的电路参数进行更加准确的时序分析. 在 FPGA 上实现时, 流程非常类似. 与 ASIC 设计不同之处在于, 针对ASIC的逻辑综合工具综合出的网表是描述逻辑门和寄存器的连接关系. 而FPGA中的基本结构为查找表, 因此FPGA厂商还需要开发映射(mapping)、打包(packing)、布局布线(place-and-route)等功能. 随着技术的发展, 综合工具已经能够输出 LUT/CLB 级网表到布局布线工具.\n高层次综合(HLS)\n随着片上系统复杂性的不断提高, 促使工业界将硬件设计的抽象级别进一步提高. 尽管在上世纪80年代初便有关于高层次综合(HLS)技术的研究, 并且于90年代推出了一些商业工具, 但直到最近几年, 高层次综合(HLS)设计方法才取得了一定的成果, 被 IC 设计公司更多地应用于实际开发工作. HLS 之所以在研究初期并未取得成功, 主要有以下几点原因：\n1) 缺乏全面的设计语言支持：第一代 HLS 综合工具无法综合高级编程语言. 而是使用未定时或部分定时的行为 HDL. 这样的设计虽然在某种程度上提高了抽象水平, 但同时对软件和硬件开发人员都施加了陡峭的学习曲线. 尽管早期的基于 C 的 HLS 技术已经大大提高了易用性和设计抽象水平, 但是许多基于 C 的工具仍然存在明显的缺陷. 例如, C 和 C ++ 缺少必要的构造和语义来表示硬件属性, 例如设计层次结构, 时序, 同步和显式并发. 相反, SystemC 是带有软件/硬件协同设计的系统级规范的理想选择. 但是, 它对算法设计人员来说是陌生的, 并且与传统 ANSI C / C ++ 描述相比, 其仿真速度较慢. 不幸的是, 大多数早期的 HLS 解决方案仅致力于这些输入语言中的一种, 从而将它们的使用限制在特定的应用程序域中. \n2) 缺乏可重复使用和可移植的设计规范：许多 HLS 工具要求用户将详细的时序和接口信息以及综合约束嵌入到源代码中. 这样做的结果就是, 功能规范变得高度依赖于工具, 依赖于目标或实现平台. 因此, 它不容易移植重用. \n3) 只关注数据路径综合：许多 HLS 工具只关注数据路径综合, 而其他重要方面则无人关注, 例如与其他硬件/软件模块的接口和平台集成. 因此, 解决系统集成问题成为关键的设计瓶颈, 从而限制了在设计中向 IP过渡到更高级别的抽象层次. \n4) 缺乏令人满意的结果：当从 1990 年代中期到 2000 年代初期引入早期 HLS 工具时, EDA 行业仍在逻辑与物理设计之间的时序收敛问题上苦苦挣扎. 没有可靠的RTL到GDSII基础来支持HLS, 这使得难以一致地测量, 跟踪和优化 HLS 结果. 高度自动化的 RTL 到 GDSII 解决方案仅在2000年代后期才可用. 此外, 许多HLS 工具在优化现实的设计指标方面都很弱. 例如, 合成引擎中许多常用的算法都集中在减少功能单元数和等待时间上, 这不一定与实际的芯片面积和功耗相关. 结果, 最终的实现常常不能满足时序或功耗要求. 限制结果质量的另一个主要因素是 HLS 工具在特定平台上利用性能优化和高能效的 IP 模块的能力有限, 例如现代 FPGA 平台上的通用 DSP 块和片上存储器. 因为采用RTL设计流程可以实现良好的结果, 所以大多数设计人员不愿探索提高生产效率带来的潜在收益. \n5) 缺乏令人信服的理由：第一代 HLS 工具显然领先于时代, 因为 RTL 在 1990 年代后期仍然可以胜任当时设计的复杂程度. 尽管第二代 HLS 工具提高了设计抽象层次, 但大多数设计人员仍不愿冒险摆脱熟悉的RTL 设计方法, 而接受一种未经验证的新方法, 尽管它具有潜在的巨大优势. 像 EDA 行业中的任何重大转变一样, 设计师需要一个令人信服的理由来促使他们采用新的设计方法, 即 HLS. \n图2-14为 Xilinx 公司的使用 HLS 进行 FPGA 开发的设计流程. AutoPilot 接受可综合的 ANSI C, C++或SystemC 作为输入, 综合输出RTL级HDL代码用于仿真验证. 除了综合出RTL级HDL代码外, AutoPilot 也输出包含 FPGA 资源利用率、时序延迟等信息的综合报告. 最后, 生成的HDL文件被Xilinx工具用于综合实现, 生成比特流下载到 FPGA 中. \n最新一代的 FPGA HLS 工具在提供广泛的语言覆盖范围, 强大的编译技术, 基于平台的建模以及特定域的系统级集成方面取得了重大进展. 结果, 它们可以快速提供很好的结果, 在很多情况下, 这些结果与手动 RTL设计相比差不多甚至更好. \n虽然 HLS 技术取得了一定的成功, 但是仍然存在许多值得优化的地方. 在处理大量数据或高数据速率的应用中, 片外存储器的综合支持非常重要, 但是现有的大多数 HLS 工具对这方面的支持不够好. 另外, 片上和板级设计验证与调试已成为基于 FPGA 的系统开发最耗时的方面之一, 尤其是在电路规模不断增加且设计复杂性不断提高的情况下. 尽管 HLS 保证了大多数验证都可以通过执行原始的非定时C语言模型来执行, 但是板上出现的与时序和数据相关的错误通常很难调试. 当前, 检测此类错误的常见做法是执行RTL级时序精确仿真或使用主要供应商提供的系统内调试工具(如 Intel FPGA 的 SignalTap 和 Xilinx 的 ChipScope). 这些工具可用于插入逻辑分析仪内核, 并提供触发和探测 FPGA 电路内部信号的功能. 在板级验证与调试方面, HLS 技术还有很大的发展空间. \n Why not C?我们为什么不能用 C 语言来设计 SoC? 如果要使用的话应该怎样使用?\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-16 19:38:28  "},"lab0/board_intro.html":{"url":"lab0/board_intro.html","title":"平台介绍","keywords":"","body":"平台介绍\n本次实验使用的 FPGA 芯片型号为 Xilinx ARTIX-7 35t, 使用的开发板如下图.\n\n本次实验使用的FPGA开发板\n\n一般来说, 开发板包含基本输入操作类模块、输出显示类模块、蜂鸣器发声模块、时钟模块、I/O扩展类模块、存储类模块及电源模块. 其中, 基本输入操作类模块主要有拨码开关和矩阵键盘, 用于向系统输入中断信号或操作信号. 输出显示类模块主要用于将实验结果通过 LED 灯或七段数码管表现出来. I/O 扩展类模块主要用于扩展外设, 接收外设输入的信号或向外设输出信号. 本节将对 FPGA 板上的各部分做一个简单的介绍\nFPGA芯片\nXilinx 7系列FPGA包括4种FPGA种类, 分别是 Spartan、Artix、Kintex、Virtex. 其中Spartan-7是7系列中最低端的种类, Artix-7 针对功耗进行了优化, Kintex-7 性价比较高, 而 Virtex-7 拥有最强悍的性能. 虽然现在的综合工具非常强大, 但是在编写HDL代码时, 我们仍需要良好的代码风格, 在使用 Artix 系列 FPGA 时, 需要注意以下几点：\n1)CLB 中触发器有一个 set 信号和一个 reset 信号, 不能同时使用 set 和 reset 信号. \n2)触发器资源丰富, 可以考虑使用流水线(pipeline)提高性能. \n3)控制输入在 slice 或 CLB 之间共享. 设计所需的控制信号输入的数量应该最小化. 控制信号输入包括时钟, 时钟使能, 设置/复位和写使能. \n4)6输入 LUT 可以用作 32 位移位寄存器, 以满足复杂系统需求, 也可用作 64 x 1 存储器, 以满足小型存储需求. \n5)专用进位逻辑可有效实现算术功能. \n在 Xilinx ARTIX 7 系列 FPGA 中的 Block RAM 可存储多达 36 Kbit 的数据, 并可配置为两个独立的 18 K RAM或一个 36 Kb RAM. 每个 36 Kb Block RAM 可以配置为 64K x 1(与相邻的 36K Block RAM 级联时), 32K x 1、16K x 2、8K x 4、4K x 9、2K x 18、1K x 36 或在简单双端口模式下的 512 x 72. 在简单的双端口模式下, 每个 18 Kb Block RAM 可以配置为 16K x 1、8K x2、4K x 4、2K x 9、1K x 18 或 512 x 36. 在使用 HDL 语言描述时如果想要利用 FPGA 内部的 Block RAM 进行实现, 需要在 HDL 代码中加入一些声明, 这在之后章节会进行详细的介绍. \n在使用 FPGA 时, 一定要注意资源的合理利用以及避免出现时序问题. 在复杂系统中, 时序违例是一个很严重的问题, 通常是由于时钟周期小于关键路径(critical path)导致. 但现在的 EDA 工具的时序分析功能已经非常强大, 所以我们在学习时一定要多看工具输出的报告, 养成良好的习惯. \n本节的剩余部分将对 FPGA 开发板的其他模块做一个简单的介绍.\nLED 灯\n本次实验使用的开发板提供 17 个直接由 FPGA 引脚驱动的 LED 灯 LED0 - LED16, 当 FPGA 输出高电平时, LED 灯点亮.\n数码管\n开发板上配有6个七段数码管 DIG1-DIG6(当正放FPGA开发板时, 从左至右为1-6), 每个数码管都由一个专用片选信号(DIG1- DIG6)控制. 七段数码管的每个引脚(共阴模式)均连接到 FPGA芯片上, 当 FPGA 输出高电压时, 对应的字码段点亮, 反之则熄灭. 七段数码管的片选信号也直接与 FPGA 引脚相连, 当 FPGA 输出低电压时, 对应的数码管选中, 反之则不选中, \n拨码开关\n开发板上有 12 个拨动开关 SW11-SW0,当拨动开关处在 DOWN 位置(靠近开发板边缘)时向 FPGA 相应引脚输入低电平, 当拨动开关在 UP 位置时向 FPGA 相应引脚输入高电平. \n调试模块\n在搭建基于 Cortex-M0 的 SoC 时, 调试系统是必不可少的. 为了方便使用, FPGA 开发板在设计之初便将调试电路封装在板上, 预留出来一个 JTAG 口用于和 PC 机通信, 这样做不仅简化了对调试器内部原理的理解需求, 而且方便了连线. 调试器部分的端口需要约束的有一个时钟信号和一个双向的数据信号.\n矩阵键盘\nFPGA 板带有一个 4 x 4 的矩阵键盘, 可以用于一些外界的控制交互. 左侧的 KEY1 - KEY8 信号分别代表横竖的4个端口, 分别与 FPGA 上的 4 个输出端口连接. 矩阵键盘的工作原理可以举个例子说明, 如果将KEY1设置为低电平, KEY2 - KEY4 设置为高电平, 则按下 KEY15 按键后, KEY5 端口输出低电平, 松开 KEY15 按键后, KEY5 端口输出高电平. 唯一需要注意的是, 按下按键时信号存在抖动, 所以需要设计按键消抖模块以免按键抖动带来未预期的系统错误\n数模转换器(DAC)芯片\n为了与外界更好地进行通信, 通常需要 DAC 芯片进行数字信号到模拟信号的转换. 本书使用的 FPGA 开发板带有TLC7528C 型号的 DAC 芯片. DAC全称 Digital-to-Analog Converters, 属于一种数据转换器, 在满足一定时序的条件下, 将数字信号转换为模拟信号输出. TLC7528C 是双口, 8 位的 DAC 芯片, 有单独的片上数据锁存器. 数据通过一个公共的 8 位输入端口传输到两个 DAC 数据锁存器中的任何一个. 这些设备的加载时序与随机存取存储器的写入 时序相似, 从而可以轻松地与大多数流行的微处理器总线和输出端口连接\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-16 19:32:26  "},"lab0/intro_tools.html":{"url":"lab0/intro_tools.html","title":"软硬件关系","keywords":"","body":"软硬件关系\n本节和接下来的三节将要介绍本次实验过程中用到的三个软件: Modelsim, Vivado, Keil. 下图是它们的依赖关系.\n\n软硬件关系\n\n从上图中可以看出, Vivado 负责将硬件描述语言(Verilog/VHDL)所描述的SoC编译、综合、实现, 将 FPGA 内部本身无序的各种逻辑资源(如查找表、触发器、RAM 等)配置成为有序的电路, 实现 SoC 功能. 而 Keil 负责将编写的软件编程语言(C/Assembler)编译成为机器码十六进制文件. 将机器码作为 RAM 的初始化内容, 即可进行仿真, 在 Modelsim 软件中观察 SoC 工作时各个信号的波形. 若将机器码通过工具下载到由 FPGA 实现的 SoC 中, 那么就可以让 SoC 执行编写的程序, 通过开发板观察执行结果. \n软硬件协同设计的层次结构如下图.\n\n软硬件开发层次\n\n从下往上看(从硬件到软件), FPGA 被配置成为 SoC, SoC 的工作依赖于一条条的指令, 而指令则是由对应的汇编代码生成, 汇编代码通常又是由编译器编译高层次编程语言得到, 所以软件编程部分主要考虑的问题便是如何编写程序才可以编译出能高效地控制硬件的指令. \n从上往下看(从软件到硬件), 如果想要运行编写好的软件, 首先需要利用编译器将代码编译为汇编代码, 然后将汇编代码与指令集对应生成机器码, 接着将机器码存入 SoC 的存储器中, 这时候 SoC 就能开始执行一条条的指令, 而最底层的 SoC 则需要利用 FPGA 实现. \n在后续介绍的 SoC 搭建过程中, 相信大家会对软硬件协同设计的思想有更深的理解, 对软硬件协同开发的流程更加熟悉\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-16 19:32:26  "},"lab0/keil.html":{"url":"lab0/keil.html","title":"Keil","keywords":"","body":"Keil\nKeil MDK 是用于一系列基于 Arm Cortex-M 的微控制器设备的一个完整的软件开发环境. Keil 软件的主要作用是将 C 语言/汇编语言写的程序编译成机器码, 在进入调试模式时, 通过调试器下载机器码到 RAM 中, CPU 启动后, 开始一条条地取指并执行. \n\nkeil 界面\n\n界面如上图所示, 与 Xilinx Vivado 软件类似, 主界面也是由工具栏、工程目录、代码编辑、调试信息组成. Keil 窗口中包含菜单栏、快捷键、寄存器界面、内存界面等. 菜单栏中依次为 File、Edit、View、Project、Debug、Peripherals、Tools、SVCS、Window和Help. 通过点击菜单栏中的选项可以实现代码调试所需的全部功能. 在快捷键一栏则对应有新建文件、打开文件、复制和粘贴、调试功能、编译代码等一系列常用菜单的快捷键按钮, 方便开发人员使用. 在工程目录一栏可以看到当前工程名及工程中包含的源文件、头文件等各种程序文件. 双击文件名可以在右侧打开窗口查看并编辑该文件的内容. \n\nkeil 调试界面\n\n调试界面可以看到的信息更多, 如上图. 从主窗口中可以查看当前正在调试的源代码, 寄存器界面可以查看执行当前指令时 ARM 处理器中各个寄存器的值, 而右下角的存储器界面则可以查看当前存储器中不同地址的存储单元的值. 通过观察寄存器和存储单元中的值, 软件开发人员能够判断当前代码的执行过程是否正确, 从而通过修改代码完成对软件的调试与纠错. \n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-16 19:32:26  "},"lab0/vivado.html":{"url":"lab0/vivado.html","title":"Vivado","keywords":"","body":"Vivado\nVivado 是由 Xilinx 公司开发的用于HDL综合分析的软件, 前身是 Xilinx ISE. Vivado 包括用于综合和验证基于C的算法IP的系统级设计工具, 基于标准的算法和RTL级IP核打包以供重用, 基于标准的IP和所有类型的系统构件的系统集成, 以及模块和系统的验证. \nVivado 软件可以在官网上下载, 推荐使用 2018.2 或 2018.3 版本, 安装时需要选择 System Edition 进行安装. \n\nvivado软件界面\n\nVivado 的软件界面如上图. 最上方为工具栏, 依次为 File、Edit、Flow、Tools、Reports、Window、Layout、View、Help, 在工具栏下方的快捷键一栏则对应有新建文件、打开文件、复制和粘贴、调试功能、编译代码等一系列常用菜单的快捷键按钮, 方便开发人员使用. 左侧为设计流程的各个步骤, 中间是文件管理和代码编辑的区域, 在文件管理一栏可以看到当前工程名及工程中包含的源文件、头文件等各种程序文件. 双击文件名可以在右侧打开窗口查看并编辑该文件的内容, 下方为调试信息和 EDA 工具输出的一些报告, 使用时需注意阅读.\n 最好不要使用 ISE很多同学之前可能使用 ISE 进行设计工作, 但是本实验中最好换为 Vivado, 因为你很可能在 ISE 中找不到本实验要使用的开发板型号. \n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-16 19:32:26  "},"lab0/modelsim.html":{"url":"lab0/modelsim.html","title":"Modelsim","keywords":"","body":"Modelsim\nModelsim既可以独立使用, 也可以和 Intel Quartus Prime, Xilinx ISE, Xilinx Vivado 软件协同使用. 在Modelsim官网上可以下载到免费版, 也可以在安装 Intel Quartus Prime, Xilinx ISE, Xilinx Vivado 软件时一并安装. \nModelsim 的软件界面如下图所示, 主要由工具栏、模块列表和波形图等几部分组成,\n\nmodelsim界面\n\n菜单栏中依次为 File、Edit、View、Compile、Simulate、Add、Structure、Tools、Layout、Bookmarks、Window和Help. 通过点击菜单栏中的选项可以完成从工程建立到源代码编译这一流程所需的全部功能. 在工具栏中的快捷键一栏对应有新建工程、新建文件、打开文件、复制和粘贴、启动仿真工具等一系列常用菜单的快捷键按钮, 方便开发人员使用. 在仿真开始以后, 也可以在快捷键一栏选择仿真时间、启动或停止仿真. \n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-16 19:32:26  "},"lab1/introduction.html":{"url":"lab1/introduction.html","title":"LAB1: \"施法\"让 CPU 动起来","keywords":"","body":"LAB1: \"施法\"让 CPU 动起来\n\n 关于本书的配套代码本书提供的代码工程名为 \"CortexM0_SoC\" , 从本实验开始, 按实验顺序设有 Task1-4.\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-16 14:47:54  "},"lab1/sec_1.html":{"url":"lab1/sec_1.html","title":"RTL设计","keywords":"","body":"RTL设计\n下图展示了本节将实现的 SoC.\n\n为了实现上图所示的 SoC, 在已有的代码基础上, 总共需要修改两个部分的硬件设计:\n\n修改总线扩展模块中的译码模块, 使其能对 BRAM 对应的地址进行正确的译码.\n\n在顶层文件中将 RAMCODE 总线接口与总线扩展模块连接.\n\n\n\n 什么? 你想自己造轮子?本实验只会教你基于现有的代码基础改进实现 SoC 的设计, 如果你想从完全的裸核开始设计, 可以参考总线扩展模块的设计 (在实验指导书第三章中有详细的介绍) , 实现完总线扩展模块后,向SoC中添加存储指令的 RAM (RAMCODE) , 之后再添加其他外设即可.\n 本书提供的代码工程名为\"CortexM0_SoC\", 从本实验开始, 按顺序将实验标记为Task1-4.\n首先, 在 \"CortexM0_SoC/Task1/rtl/AHBlite_Decoder.v\" 文件中修改总线译码模块代码.\n\n在端口参数部分, 令RAMCODE使能有效.\n/*RAMCODE enable parameter*/\nparameter Port0_en = 0,\n/************************/\n\n改为：\n/*RAMCODE enable parameter*/\nparameter Port0_en = 1,\n/************************/\n\n\n根据第二章所述的 memory map, Cortex-M0 手册推荐 ROM 起始地址分配为 0x00000000, 所以 RAMCODE 的地址编码为0x00000000-0x0000ffff, 所以对于一次总线操作, 只要地址总线的高16位全为0 (总线操作的地址为0x0000xxxx, x在此处表示无论该位为0-f的任何值, 只要高16位全为0, 都不影响总线的译码结果), 则译码模块认为这是一次对指令存储器的操作, 进而生成指令存储器总线选择信号. 因此, 地址译码逻辑只需要对地址的高16位进行判断即可. 所以我们需要在译码模块插入 RAMCODE 有关的译码逻辑. \n//0x00000000-0x0000ffff\n/*Insert RAMCODE decoder code there*/\nassign P0_HSEL = 1’b0;\n/***********************************/\n\n改为:\n//0x00000000-0x0000ffff\n/*Insert RAMCODE decoder code there*/\nassign P0_HSEL = (HADDR[31:16] == 16'h0000) ? Port0_en : 1'b0; \n/***********************************/\n\n修改完总线译码模块后, 需要在顶层文件(CortexM0SoC.v) 中将RAMCODE总线接口与总线扩展模块连接, 将指令存储器连入SoC中。\n在“CortexM0_SoC/Task1/rtl/ CortexM0_SoC.v”中, 已经完成了处理器核、总线扩展模块、RAMCODE总线接口模块以及Block RAM模块的例化(调用模块, 将已有模块添加至设计中) , 但未在总线扩展模块接口部分连接RAMCODE总线接口。因此, 我们需要对代码进行一些简单的修改。\n/* Connect to Interconnect Port 0 */\n.HCLK            (clk),\n.HRESETn        (cpuresetn),\n.HSEL            (/*Port 0*/),\n.HADDR            (/*Port 0*/),\n.HPROT            (/*Port 0*/),\n.HSIZE            (/*Port 0*/),\n.HTRANS            (/*Port 0*/),\n.HWDATA            (/*Port 0*/),\n.HWRITE            (/*Port 0*/),\n.HRDATA            (/*Port 0*/),\n.HREADY            (/*Port 0*/),\n.HREADYOUT        (/*Port 0*/),\n.HRESP            (/*Port 0*/),\n.BRAM_WRADDR    (RAMCODE_WADDR),\n.BRAM_RDADDR    (RAMCODE_RADDR),\n.BRAM_RDATA        (RAMCODE_RDATA),\n.BRAM_WDATA        (RAMCODE_WDATA),\n.BRAM_WRITE        (RAMCODE_WRITE)\n/**********************************/\n\n改为:\n/* Connect to Interconnect Port 0 */\n.HCLK            (clk),\n.HRESETn        (cpuresetn),\n.HSEL            (HSEL_P0),\n.HADDR            (HADDR_P0),\n.HPROT            (HPROT_P0),\n.HSIZE            (HSIZE_P0),\n.HTRANS            (HTRANS_P0),\n.HWDATA            (HWDATA_P0),\n.HWRITE            (HWRITE_P0),\n.HRDATA            (HRDATA_P0),\n.HREADY            (HREADY_P0),\n.HREADYOUT        (HREADYOUT_P0),\n.HRESP            (HRESP_P0),\n.BRAM_WRADDR    (RAMCODE_WADDR),\n.BRAM_RDADDR    (RAMCODE_RADDR),\n.BRAM_RDATA        (RAMCODE_RDATA),\n.BRAM_WDATA        (RAMCODE_WDATA),\n.BRAM_WRITE        (RAMCODE_WRITE)\n/**********************************/\n\n\n\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-16 14:47:54  "},"lab2/introduction.html":{"url":"lab2/introduction.html","title":"LAB2: \"点石成金\" - 实现你的首个 SoC","keywords":"","body":"LAB2: \"点石成金\" - 实现你的首个 SoC\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-12 16:23:56  "},"lab3/introduction.html":{"url":"lab3/introduction.html","title":"LAB3: \"灯, 等灯, 等灯\"-流水灯的几种点法","keywords":"","body":"LAB3: \"灯, 等灯, 等灯\" - 流水灯的几种点法\n\n在实验二中, 我们搭建了一个最简单的 SoC 系统, 它仅包含了 Cortex-M0 处理器内核和一个用于存储指令代码的 RAM 存储器. 如上图所示, 为实验三所设计的 SoC. 我们先介绍如何通过 AHB_lite 总线添加数据存储器, 再介绍如何通过 AHB_lite 总线给 SoC 添加外设, 最后通过对比两种不同的方式实现流水灯功能, 从而来理解软硬件结合和控制字的概念.\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-15 22:06:42  "},"lab3/background.html":{"url":"lab3/background.html","title":"背景知识介绍","keywords":"","body":"  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-15 22:06:42  "},"lab3/data_storage.html":{"url":"lab3/data_storage.html","title":"数据存储器","keywords":"","body":"  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-15 22:06:42  "},"lab3/GPIO.html":{"url":"lab3/GPIO.html","title":"GPIO外设实现流水灯","keywords":"","body":"  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-15 22:06:42  "},"lab3/WaterLight.html":{"url":"lab3/WaterLight.html","title":"硬件流水灯","keywords":"","body":"  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-15 22:06:42  "},"lab3/conclusion.html":{"url":"lab3/conclusion.html","title":"本章小结","keywords":"","body":"  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-15 22:06:42  "},"lab4/introduction.html":{"url":"lab4/introduction.html","title":"LAB4: 如何召唤\"沉睡的软件\"","keywords":"","body":"LAB4: 如何召唤\"沉睡的软件\"\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-12 13:50:22  "},"faq/introduction.html":{"url":"faq/introduction.html","title":"常见问题","keywords":"","body":"常见问题\n课程实验的构成\n课程实验分为 LAB0~LAB5, LAB0 介绍实验用到的工具, LAB1~LAB4 循序渐进, 引导大家在 FPGA 上构建 SoC 原型系统.\n其中 LAB1~LAB4 需要提交实验报告, 根据完成情况获得 0~12 分(课程总成绩为 100 分).\n实验考试时我们会给出比特流文件和挖空后的汇编程序, 大家需要携带个人电脑, 根据具体题目的要求补充汇编程序实现相应的功能.\n根据正确填空的数量获得 0~8 分.\n 关于实验考试难度说明实验考试难度会略高于课程实验内容, 与思考题难度基本持平.我们强调, 在实验考试中获得高分的途径只有一条: 通过不断的练习掌握汇编程序设计以及软硬协同的相关技巧.\n前置知识\n为了更好地理解本课程实验, 需要有数字电路和硬件描述语言的基础. 如果对这部分不熟悉, 可以阅读我们的知乎专栏.\n由于多方面的客观原因, 我们发现参与本课程学习的同学软件编程能力普遍较弱. 因此我们建议你在学习本实验之前仍应该适当回顾 C 语言编程.\n需要学习的工具很多, 实验也很复杂, 我觉得很难\n本实验需要用到的工具, 除 Keil 之外, Modelsim 和 Vivado 都应该在数字电路课程中学习过, 因此需要学习的工具仅是 Keil 而已.\n并且, 对于不熟悉软件操作的同学, 我们已经提供了足够的帮助, 包括讲义和 B站录播, \n因此我们认为在软件操作上不会存在太大的障碍.\n实验内容经过几次版本迭代以后, 基本已降低到简单难度, 如果你认为现在的难度依然过高, 一方面可能是之前的课程没有给你足够的训练, 另一方面可能是你的态度不够端正, 不愿意面对我们设置的挑战, 或许你应该思考自己能否应付以后日渐困难的学习/工作. 在工作中, 不会有写好的讲义告诉你每一步该怎么做, 也不会有人像助教一样耐心地解答你的各种疑问. 所以, 抓住机会吧.\n尽管我们已经尽最大的努力使得你能够获得更高效的训练, 但在学习实验的过程中建立对计算机系统的认识依然需要你投入大量的时间. 这不仅仅是学习知识, 也是学习解决问题的一种方法, 即「从实践中来, 到实践中去」. \n我想要在公开的地方分享代码, 报告或者心得\n如果你很强, 我们鼓励你在私下帮助学习能力稍差的同学, 前提是不违反学术诚信.\n在公开的地方分享你解决问题的思路, 不仅会让某些同学失去锻炼自己的机会, 也会破坏课程的公平性.\n顺带一提的是, 本门课程的助教经验丰富, 如果你在没有亲手做实验的前提下写出了实验报告, 是一定会被发现的. 这属于违反学术诚信的行为, 如何处理请自行脑补.\n希望大家和我们一起使这门课程变得更好.\n什么样的问题需要自己解决\n\n讲义能回答的问题\n软件的操作问题\n随手 Google 可以得到答案的问题\n\n当然, 如果你经过思考和不懈努力依然有无法解决的问题, 欢迎向助教或老师提问. 但如果你的提问没有体现出你的思考/尝试过程, 可能不会得到有用的回复, 请知悉.\n努力了也难以完成实验\n如果你独立思考并投入了很多时间依然无法正常完成实验, 有可能是你在某些关键问题上理解出了偏差, 导致努力的方向错了. 这时候你应该主动找老师或者助教聊聊, 回到正确的方向上, 相信问题能够迎刃而解.\n我觉得实验指导书写得不好\n欢迎随时给实验指导书和网站的维护者(fengrui98 AT hotmail.com)发邮件详细讨论. 如果我们认为你提出的意见对本实验的改进有重大意义, 我们会将你加入贡献名单中.\n我想深入学习 SoC 设计\n\n自己看书或 B 站视频自学\n在选择本课程的后半学期选择挑战性课程「微处理器与片上系统设计」\n在实习报名时选择 SoC 相关的企业和实习岗位\n参加“集创赛”中的 SoC 赛道相关杯赛, “以赛促学”\n在研究生阶段选择实验课程「片上系统设计与实现」\n报考智能化芯片与系统设计团队等从事 SoC 研究的科研团队的硕士/博士研究生\n\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-20 18:17:13  "},"about/introduction.html":{"url":"about/introduction.html","title":"About","keywords":"","body":"关于本网页\n本网页为电子科技大学示范性微电子学院为集成电路设计与集成系统专业同学开设的「微处理器系统结构与嵌入式系统设计」课程配套实验线上教学网站.该课程前身为「微型计算机原理与接口技术」, 课程后于 2009 年改为现名, 并对课程内容进行了重大改革和升级.随着集成电路技术的高速发展, 现代集成电路已经演变成为以处理器为核心, 包括专用加速器、接口电路、转换电路在内的单片化集成系统. 原有的课程内容已不适宜于培养集成电路设计人才. 2018 年电子科技大学示范性微电子学院独立组成了「微处理器系统结构与嵌入式系统设计」课程组, 于 2019 年春季学期正式开出专门面向集成电路设计与集成系统专业同学的课程. 本课程以培养熟练掌握微处理器 IP 应用与片上系统软硬件设计的高端设计人才为目标, 以如何设计片上计算机系统为主线来组织课程. 本课程配套实验主要讲授基于 Arm Cortex M0 系列处理器软核IP如何在 FPGA 上构建 SoC 原型系统. 整个实验分为工具使用、软件编程、处理器 IP 使用与 SoC 构建、外围 IP 设计与集成、中断系统与人机接口等五个方面, 希望通过本实验的学习让同学们更好地理解和掌握「微处理器系统结构与嵌入式系统设计」讲授的内容. \n在此感谢所有为本课程付出的老师和同学们.\n贡献名单\n 课程组教师组长: 黄乐天副组长: 廖永波授课教师(排名不分先后): 刘红星, 邓兴成, 王刚, 陈骏莲\n\n 历届助教(按担任助教时间排序)赵天津: 2019 年担任课程助教, 开发了第一版课程实验, 现就职于平头哥半导体有限公司.明小满: 2019 年担任课程助教, 现就职于平头哥半导体有限公司.彭吉安: 2020 年担任课程助教, 参与编写实验指导书, 现就读于香港科技大学.王梓任: 2020 年担任课程助教, 参与课程实验的改进, 现研三在读, 已签约平头哥半导体有限公司.何甜: 2021 年担任课程助教, 现研二在读.刘仰猛: 2021 年担任课程助教, 现研二在读.刘丰瑞: 2021 年担任课程助教, 参与编写实验指导书和网站建设, 现研二在读.曹文旭: 2022 年担任课程助教, 参与网站建设, 现研一在读.梁一凡: 2022 年担任课程助教, 参与网站建设, 现研一在读.江凯: 2022 年担任课程助教, 参与网站建设, 现研一在读.\n许可协议\n本项目部分网页风格以及 GitBook 部分插件的定制参考了南京大学ICS课程实验主页, 在此表示感谢.\n本项目采用知识共享署名-非商业性使用-相同方式共享 3.0 中国大陆许可协议进行许可. 要查看该许可协议, \n可访问这里, 或者写信到 Creative Commons, PO Box 1866, Mountain View, CA 94042, USA.\n  By UESTC Intelligent Chip and System Design Lab. 采用知识共享 署名-非商业性使用-相同方式共享 3.0 中国大陆 许可协议发布              此页面修订于 2021-11-15 16:30:15  "}}}