timestamp 1677862335
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use PMOS_S_62253992_X5_Y1_1677862246_1677862247 PMOS_S_62253992_X5_Y1_1677862246_1677862247_0 1 0 0 0 1 1512
use PMOS_S_62253992_X5_Y1_1677862246_1677862247 PMOS_S_62253992_X5_Y1_1677862246_1677862247_1 1 0 1204 0 1 1512
use NMOS_S_4459928_X5_Y1_1677862245_1677862247 NMOS_S_4459928_X5_Y1_1677862245_1677862247_0 1 0 0 0 -1 1512
use NMOS_S_4459928_X5_Y1_1677862245_1677862247 NMOS_S_4459928_X5_Y1_1677862245_1677862247_1 1 0 1204 0 -1 1512
node "m1_2118_1400#" 1 143.381 2118 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 12992 576 0 0 0 0 0 0 0 0
node "m1_914_1400#" 1 143.988 914 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 12992 576 0 0 0 0 0 0 0 0
node "m1_2032_560#" 5 731.314 2032 560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 107072 3936 0 0 0 0 0 0 0 0
node "li_1093_571#" 484 1145.11 1093 571 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 94100 3864 44240 1916 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "li_1093_571#" "m1_2032_560#" 11.2539
cap "m1_2032_560#" "m1_914_1400#" 5.43381
cap "li_1093_571#" "m1_2118_1400#" 2.41377
cap "m1_2118_1400#" "m1_914_1400#" 2.0948
cap "li_1093_571#" "m1_914_1400#" 32.5643
cap "m1_2118_1400#" "m1_2032_560#" 144.757
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862247_1/a_200_252#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_200_252#" 21.2769
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_200_252#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/w_0_0#" 37.5036
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_200_252#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_230_399#" 8.40101
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_200_252#" "NMOS_S_4459928_X5_Y1_1677862245_1677862247_0/a_147_483#" 273.061
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862247_1/a_200_252#" "NMOS_S_4459928_X5_Y1_1677862245_1677862247_0/a_147_483#" 8.04327
cap "NMOS_S_4459928_X5_Y1_1677862245_1677862247_0/a_147_483#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/w_0_0#" 65.078
cap "NMOS_S_4459928_X5_Y1_1677862245_1677862247_0/a_147_483#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_230_399#" -56.1246
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_230_399#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_200_252#" 0.387087
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/w_0_0#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_1/a_200_252#" 17.0458
cap "NMOS_S_4459928_X5_Y1_1677862245_1677862247_0/a_147_483#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_200_252#" -202.878
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862247_1/a_200_252#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_200_252#" 88.8226
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_230_399#" "NMOS_S_4459928_X5_Y1_1677862245_1677862247_0/a_147_483#" 2.76827
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_230_399#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_1/a_200_252#" 0.297844
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862247_1/a_200_252#" "NMOS_S_4459928_X5_Y1_1677862245_1677862247_0/a_147_483#" 351.65
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/w_0_0#" "NMOS_S_4459928_X5_Y1_1677862245_1677862247_0/a_147_483#" 33.6825
cap "NMOS_S_4459928_X5_Y1_1677862245_1677862247_0/a_147_483#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/w_0_0#" 82.65
cap "NMOS_S_4459928_X5_Y1_1677862245_1677862247_0/a_147_483#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_200_252#" 14.7943
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/w_0_0#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_1/a_200_252#" 8.04327
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_200_252#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_1/a_200_252#" 17.8652
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/w_0_0#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_200_252#" 1390.73
cap "NMOS_S_4459928_X5_Y1_1677862245_1677862247_0/a_147_483#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_230_399#" 2.52216
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_230_399#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_1/a_200_252#" -0.0303455
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/w_0_0#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_230_399#" -6.29272
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_200_252#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_230_399#" 23.1278
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/w_0_0#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_230_399#" 2.69586
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_200_252#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/w_0_0#" 158.659
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862247_1/a_200_252#" "NMOS_S_4459928_X5_Y1_1677862245_1677862247_0/a_147_483#" 2.50561
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/w_0_0#" "NMOS_S_4459928_X5_Y1_1677862245_1677862247_0/a_147_483#" 57.8133
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_200_252#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_230_399#" 1.94768
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/w_0_0#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_1/a_200_252#" 424.568
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862247_1/a_200_252#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_230_399#" 2.86849
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_200_252#" "NMOS_S_4459928_X5_Y1_1677862245_1677862247_0/a_147_483#" 0.628635
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_200_252#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_1/a_200_252#" 184.738
merge "NMOS_S_4459928_X5_Y1_1677862245_1677862247_1/a_230_483#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_1/a_230_399#" -3300.99 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12880 -1020 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_62253992_X5_Y1_1677862246_1677862247_1/a_230_399#" "m1_2118_1400#"
merge "m1_2118_1400#" "NMOS_S_4459928_X5_Y1_1677862245_1677862247_0/a_200_252#"
merge "NMOS_S_4459928_X5_Y1_1677862245_1677862247_0/a_200_252#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_200_252#"
merge "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_200_252#" "li_1093_571#"
merge "NMOS_S_4459928_X5_Y1_1677862245_1677862247_1/a_147_483#" "NMOS_S_4459928_X5_Y1_1677862245_1677862247_0/a_147_483#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_4459928_X5_Y1_1677862245_1677862247_0/a_147_483#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_1/VSUBS"
merge "PMOS_S_62253992_X5_Y1_1677862246_1677862247_1/VSUBS" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/VSUBS"
merge "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/VSUBS" "VSUBS"
merge "NMOS_S_4459928_X5_Y1_1677862245_1677862247_1/a_200_252#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_1/a_200_252#" -832.256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_62253992_X5_Y1_1677862246_1677862247_1/a_200_252#" "m1_2032_560#"
merge "NMOS_S_4459928_X5_Y1_1677862245_1677862247_0/a_230_483#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_230_399#" -493.836 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/a_230_399#" "m1_914_1400#"
merge "PMOS_S_62253992_X5_Y1_1677862246_1677862247_1/w_0_0#" "PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/w_0_0#" -744.642 0 0 0 0 0 -3024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
