# Sequential Circuits: Latches


Team 23
Ashton Bassett, Kaedyn Galushkin

Team 28
Anthony Ducharme

In this lab, you learned about the basic building block of sequential circuits: the latch.

## Rubric

| Item | Description | Value |
| ---- | ----------- | ----- |
| Summary Answers | Your writings about what you learned in this lab. | 25% |
| Question 1 | Your answers to the question | 25% |
| Question 2 | Your answers to the question | 25% |
| Question 3 | Your answers to the question | 25% |

## Lab Questions

###  Why can we not just use structural Verilog to implement latches?

It isn't sufficient and can cause more errors.

### What is the meaning of always @(*) in a sensitivity block?
The block of code will re-execute whenever any signal on the right-hand side of an assignment, in a conditional statement, or read within the block changes

### What importance is memory to digital circuits?

Allows to store and recall data.
