#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Sep  9 12:52:04 2024
# Process ID: 45501
# Current directory: /home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.runs/synth_1
# Command line: vivado -log xilinx_ara_soc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source xilinx_ara_soc.tcl
# Log file: /home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.runs/synth_1/xilinx_ara_soc.vds
# Journal file: /home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source xilinx_ara_soc.tcl -notrace
Command: synth_design -top xilinx_ara_soc -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 45516 
WARNING: [Synth 8-2507] parameter declaration becomes local in miss_handler with formal parameter declaration list [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cache_subsystem/miss_handler.sv:72]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1782.609 ; gain = 177.531 ; free physical = 22446 ; free virtual = 27879
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xilinx_ara_soc' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/ARA-SOC_viv/xilinx_ara_soc.sv:15]
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter FPUSupport bound to: 3'b111 
	Parameter AxiDataWidth bound to: 32'b00000000000000000000000010000000 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiUserWidth bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter L2NumWords bound to: 32'b00000000000000001000000000000000 
INFO: [Synth 8-6157] synthesizing module 'ara_soc' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/ara_soc.sv:9]
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter VLEN bound to: 32'b00000000000000000000000010000000 
	Parameter FPUSupport bound to: 3'b111 
	Parameter FPExtSupport bound to: 1'b1 
	Parameter FixPtSupport bound to: 1'b1 
	Parameter AxiDataWidth bound to: 32'b00000000000000000000000010000000 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiUserWidth bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter AxiRespDelay bound to: 32'b00000000000000000000000011001000 
	Parameter L2NumWords bound to: 32'b00000000000000001000000000000000 
	Parameter NrAXIMasters bound to: 1 - type: integer 
	Parameter NrAXISlaves bound to: 3 - type: integer 
	Parameter DRAMLength bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter UARTLength bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CTRLLength bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter AxiNarrowDataWidth bound to: 64 - type: integer 
	Parameter AxiNarrowStrbWidth bound to: 8 - type: integer 
	Parameter AxiWideDataWidth bound to: 128 - type: integer 
	Parameter AXiWideStrbWidth bound to: 16 - type: integer 
	Parameter AxiSocIdWidth bound to: 5 - type: integer 
	Parameter AxiCoreIdWidth bound to: 4 - type: integer 
	Parameter XBarCfg[NoSlvPorts] bound to: 1 - type: integer 
	Parameter XBarCfg[NoMstPorts] bound to: 3 - type: integer 
	Parameter XBarCfg[MaxMstTrans] bound to: 4 - type: integer 
	Parameter XBarCfg[MaxSlvTrans] bound to: 4 - type: integer 
	Parameter XBarCfg[FallThrough] bound to: 1'b0 
	Parameter XBarCfg[LatencyMode] bound to: 10'b0000011111 
	Parameter XBarCfg[PipelineStages] bound to: 0 - type: integer 
	Parameter XBarCfg[AxiIdWidthSlvPorts] bound to: 5 - type: integer 
	Parameter XBarCfg[AxiIdUsedSlvPorts] bound to: 5 - type: integer 
	Parameter XBarCfg[UniqueIds] bound to: 1'b0 
	Parameter XBarCfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter XBarCfg[AxiDataWidth] bound to: 128 - type: integer 
	Parameter XBarCfg[NoAddrRules] bound to: 3 - type: integer 
	Parameter CVA6AraConfig[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6AraConfig[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6AraConfig[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6AraConfig[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6AraConfig[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6AraConfig[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6AraConfig[FpuEn] bound to: 1'b1 
	Parameter CVA6AraConfig[XF16] bound to: 1'b1 
	Parameter CVA6AraConfig[XF16ALT] bound to: 1'b0 
	Parameter CVA6AraConfig[XF8] bound to: 1'b0 
	Parameter CVA6AraConfig[XF8ALT] bound to: 1'b1 
	Parameter CVA6AraConfig[RVA] bound to: 1'b1 
	Parameter CVA6AraConfig[RVB] bound to: 1'b0 
	Parameter CVA6AraConfig[RVV] bound to: 1'b1 
	Parameter CVA6AraConfig[RVC] bound to: 1'b1 
	Parameter CVA6AraConfig[RVH] bound to: 1'b0 
	Parameter CVA6AraConfig[RVZCB] bound to: 1'b0 
	Parameter CVA6AraConfig[XFVec] bound to: 1'b0 
	Parameter CVA6AraConfig[CvxifEn] bound to: 1'b0 
	Parameter CVA6AraConfig[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6AraConfig[RVSCLIC] bound to: 1'b0 
	Parameter CVA6AraConfig[RVF] bound to: 1'b1 
	Parameter CVA6AraConfig[RVD] bound to: 1'b1 
	Parameter CVA6AraConfig[FpPresent] bound to: 1'b1 
	Parameter CVA6AraConfig[NSX] bound to: 1'b0 
	Parameter CVA6AraConfig[FLen] bound to: 64 - type: integer 
	Parameter CVA6AraConfig[RVFVec] bound to: 1'b0 
	Parameter CVA6AraConfig[XF16Vec] bound to: 1'b0 
	Parameter CVA6AraConfig[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6AraConfig[XF8Vec] bound to: 1'b0 
	Parameter CVA6AraConfig[NrRgprPorts] bound to: 0 - type: integer 
	Parameter CVA6AraConfig[NrWbPorts] bound to: 0 - type: integer 
	Parameter CVA6AraConfig[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6AraConfig[RVS] bound to: 1'b1 
	Parameter CVA6AraConfig[RVU] bound to: 1'b1 
	Parameter CVA6AraConfig[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6AraConfig[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6AraConfig[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6AraConfig[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6AraConfig[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6AraConfig[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[TvalEn] bound to: 1'b1 
	Parameter CVA6AraConfig[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6AraConfig[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6AraConfig[NOCType] bound to: 0 - type: integer 
	Parameter CVA6AraConfig[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6AraConfig[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6AraConfig[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6AraConfig[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6AraConfig[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6AraConfig[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6AraConfig[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6AraConfig[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6AraConfig[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6AraConfig[DebugEn] bound to: 1'b1 
	Parameter CVA6AraConfig[NonIdemPotenceEn] bound to: 1'b1 
	Parameter CVA6AraConfig[AxiBurstWriteEn] bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'axi_xbar' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_xbar.sv:18]
	Parameter Cfg[NoSlvPorts] bound to: 1 - type: integer 
	Parameter Cfg[NoMstPorts] bound to: 3 - type: integer 
	Parameter Cfg[MaxMstTrans] bound to: 4 - type: integer 
	Parameter Cfg[MaxSlvTrans] bound to: 4 - type: integer 
	Parameter Cfg[FallThrough] bound to: 1'b0 
	Parameter Cfg[LatencyMode] bound to: 10'b0000011111 
	Parameter Cfg[PipelineStages] bound to: 0 - type: integer 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 5 - type: integer 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 5 - type: integer 
	Parameter Cfg[UniqueIds] bound to: 1'b0 
	Parameter Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter Cfg[AxiDataWidth] bound to: 128 - type: integer 
	Parameter Cfg[NoAddrRules] bound to: 3 - type: integer 
	Parameter ATOPs bound to: 1'b1 
	Parameter Connectivity bound to: 3'b111 
	Parameter cfg_NoMstPorts bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'addr_decode' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/addr_decode.sv:35]
	Parameter NoIndices bound to: 3 - type: integer 
	Parameter NoRules bound to: 3 - type: integer 
	Parameter Napot bound to: 1'b0 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'addr_decode_dync' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/addr_decode_dync.sv:38]
	Parameter NoIndices bound to: 3 - type: integer 
	Parameter NoRules bound to: 3 - type: integer 
	Parameter Napot bound to: 1'b0 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'addr_decode_dync' (1#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/addr_decode_dync.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'addr_decode' (2#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/addr_decode.sv:35]
INFO: [Synth 8-6157] synthesizing module 'axi_demux' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux.sv:42]
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AtopSupport bound to: 1'b1 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000100 
	Parameter MaxTrans bound to: 4 - type: integer 
	Parameter AxiLookBits bound to: 5 - type: integer 
	Parameter UniqueIds bound to: 1'b0 
	Parameter SpillAw bound to: 1'b0 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b0 
	Parameter SpillR bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'spill_register' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable' (3#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register' (4#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized0' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized0' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized0' (4#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized0' (4#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized1' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized1' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized1' (4#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized1' (4#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized2' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized2' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized2' (4#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized2' (4#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized3' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized3' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized3' (4#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized3' (4#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized4' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized4' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized4' (4#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized4' (4#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'axi_demux_simple' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:43]
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AtopSupport bound to: 1'b1 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000100 
	Parameter MaxTrans bound to: 4 - type: integer 
	Parameter AxiLookBits bound to: 5 - type: integer 
	Parameter UniqueIds bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000010 
	Parameter IdCounterWidth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'axi_demux_id_counters' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:513]
	Parameter AxiIdBits bound to: 5 - type: integer 
	Parameter CounterWidth bound to: 32'b00000000000000000000000000000010 
	Parameter NoCounters bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-6157] synthesizing module 'delta_counter' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter' (5#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/delta_counter.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-6155] done synthesizing module 'axi_demux_id_counters' (6#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:513]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/counter.sv:14]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'counter' (7#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/counter.sv:14]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'lzc' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/lzc.sv:15]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'lzc' (8#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/lzc.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree' (9#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/rr_arb_tree.sv:47]
WARNING: [Synth 8-5858] RAM mst_reqs_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'axi_demux_simple' (10#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'axi_demux' (11#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux.sv:42]
INFO: [Synth 8-6157] synthesizing module 'axi_err_slv' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_err_slv.sv:19]
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter Resp bound to: 2'b11 
	Parameter RespWidth bound to: 64 - type: integer 
	Parameter RespData bound to: 64'b1100101000010001101010110001111010111010110111001010101100011110 
	Parameter ATOPs bound to: 1'b1 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'axi_atop_filter' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_atop_filter.sv:37]
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000100 
	Parameter COUNTER_WIDTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_atop_filter.sv:118]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_atop_filter.sv:268]
INFO: [Synth 8-6157] synthesizing module 'stream_register' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/stream_register.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'stream_register' (12#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/stream_register.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'axi_atop_filter' (13#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_atop_filter.sv:37]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3' (14#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized0' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized0' (14#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized1' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized1' (14#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/counter.sv:14]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'delta_counter__parameterized0' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized0' (14#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (14#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/counter.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'axi_err_slv' (15#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_err_slv.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_multicut' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_multicut.sv:21]
	Parameter NoCuts bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_multicut' (16#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_multicut.sv:21]
INFO: [Synth 8-6157] synthesizing module 'axi_mux' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_mux.sv:28]
	Parameter SlvAxiIDWidth bound to: 5 - type: integer 
	Parameter NoSlvPorts bound to: 1 - type: integer 
	Parameter MaxWTrans bound to: 4 - type: integer 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b1 
	Parameter SpillB bound to: 1'b1 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b1 
	Parameter MstIdxBits bound to: 32'b00000000000000000000000000000000 
	Parameter MstAxiIDWidth bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized5' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized5' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized5' (16#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized5' (16#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized6' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized6' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized6' (16#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized6' (16#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized7' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized7' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized7' (16#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized7' (16#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized8' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized8' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized8' (16#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized8' (16#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized9' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized9' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized9' (16#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized9' (16#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'axi_mux' (17#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_mux.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'axi_xbar' (18#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_xbar.sv:18]
INFO: [Synth 8-6157] synthesizing module 'axi_atop_filter__parameterized0' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_atop_filter.sv:37]
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000100 
	Parameter COUNTER_WIDTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_atop_filter.sv:118]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_atop_filter.sv:268]
INFO: [Synth 8-6155] done synthesizing module 'axi_atop_filter__parameterized0' (18#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_atop_filter.sv:37]
INFO: [Synth 8-6157] synthesizing module 'axi_to_mem' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_to_mem.sv:19]
	Parameter AddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter DataWidth bound to: 32'b00000000000000000000000010000000 
	Parameter IdWidth bound to: 5 - type: integer 
	Parameter NumBanks bound to: 32'b00000000000000000000000000000001 
	Parameter BufDepth bound to: 32'b00000000000000000000000000000001 
	Parameter HideStrb bound to: 1'b0 
	Parameter OutFifoDepth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'axi_to_detailed_mem' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_to_detailed_mem.sv:19]
	Parameter AddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter DataWidth bound to: 32'b00000000000000000000000010000000 
	Parameter IdWidth bound to: 5 - type: integer 
	Parameter UserWidth bound to: 32'b00000000000000000000000000000001 
	Parameter NumBanks bound to: 32'b00000000000000000000000000000001 
	Parameter BufDepth bound to: 32'b00000000000000000000000000000001 
	Parameter HideStrb bound to: 1'b0 
	Parameter OutFifoDepth bound to: 32'b00000000000000000000000000000001 
	Parameter NumBytesPerBank bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_mux' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/stream_mux.sv:14]
	Parameter N_INP bound to: 2 - type: integer 
	Parameter LOG_N_INP bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stream_mux' (19#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/stream_mux.sv:14]
INFO: [Synth 8-6157] synthesizing module 'stream_fork' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/stream_fork.sv:19]
	Parameter N_OUP bound to: 3 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/stream_fork.sv:89]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/stream_fork.sv:89]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/stream_fork.sv:89]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/stream_fork.sv:89]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/stream_fork.sv:89]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/stream_fork.sv:89]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/stream_fork.sv:42]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/stream_fork.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'stream_fork' (20#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/stream_fork.sv:19]
INFO: [Synth 8-6157] synthesizing module 'stream_fifo' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/stream_fifo.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized2' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized2' (20#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'stream_fifo' (21#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/stream_fifo.sv:13]
INFO: [Synth 8-6157] synthesizing module 'stream_fifo__parameterized0' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/stream_fifo.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized3' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized3' (21#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'stream_fifo__parameterized0' (21#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/stream_fifo.sv:13]
INFO: [Synth 8-6157] synthesizing module 'stream_to_mem' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/stream_to_mem.sv:17]
	Parameter BufDepth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'stream_fifo__parameterized1' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/stream_fifo.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized4' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:116]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized4' (21#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'stream_fifo__parameterized1' (21#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/stream_fifo.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'stream_to_mem' (22#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/stream_to_mem.sv:17]
INFO: [Synth 8-6157] synthesizing module 'mem_to_banks_detailed' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/mem_to_banks_detailed.sv:15]
	Parameter AddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter DataWidth bound to: 32'b00000000000000000000000010000000 
	Parameter WUserWidth bound to: 32'b00000000000000000000000000011100 
	Parameter RUserWidth bound to: 32'b00000000000000000000000000000010 
	Parameter NumBanks bound to: 32'b00000000000000000000000000000001 
	Parameter HideStrb bound to: 1'b0 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
	Parameter DataBytes bound to: 32'b00000000000000000000000000010000 
	Parameter BitsPerBank bound to: 32'b00000000000000000000000010000000 
	Parameter BytesPerBank bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-6157] synthesizing module 'stream_fifo__parameterized2' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/stream_fifo.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000011101101 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized5' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000011101101 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:116]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized5' (22#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'stream_fifo__parameterized2' (22#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/stream_fifo.sv:13]
INFO: [Synth 8-6157] synthesizing module 'stream_fifo__parameterized3' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/stream_fifo.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000010000010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized6' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000010000010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:116]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized6' (22#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'stream_fifo__parameterized3' (22#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/stream_fifo.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'mem_to_banks_detailed' (23#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/mem_to_banks_detailed.sv:15]
INFO: [Synth 8-6157] synthesizing module 'stream_join' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/stream_join.sv:17]
	Parameter N_INP bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_join_dynamic' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/stream_join_dynamic.sv:18]
	Parameter N_INP bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stream_join_dynamic' (24#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/stream_join_dynamic.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'stream_join' (25#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/stream_join.sv:17]
INFO: [Synth 8-6157] synthesizing module 'stream_fork_dynamic' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/stream_fork_dynamic.sv:22]
	Parameter N_OUP bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_fork__parameterized0' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/stream_fork.sv:19]
	Parameter N_OUP bound to: 2 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/stream_fork.sv:89]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/stream_fork.sv:89]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/stream_fork.sv:89]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/stream_fork.sv:89]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/stream_fork.sv:42]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/stream_fork.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'stream_fork__parameterized0' (25#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/stream_fork.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'stream_fork_dynamic' (26#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/stream_fork_dynamic.sv:22]
WARNING: [Synth 8-6014] Unused sequential element rd_meta_q_reg[last] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_to_detailed_mem.sv:584]
WARNING: [Synth 8-6014] Unused sequential element wr_meta_q_reg[last] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_to_detailed_mem.sv:585]
INFO: [Synth 8-6155] done synthesizing module 'axi_to_detailed_mem' (27#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_to_detailed_mem.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_to_mem' (28#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_to_mem.sv:19]
INFO: [Synth 8-6157] synthesizing module 'tc_sram' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/deps/tech_cells_generic/src/fpga/tc_sram_xilinx.sv:19]
	Parameter NumWords bound to: 32'b00000000000000001000000000000000 
	Parameter DataWidth bound to: 32'b00000000000000000000000010000000 
	Parameter ByteWidth bound to: 8 - type: integer 
	Parameter NumPorts bound to: 32'b00000000000000000000000000000001 
	Parameter Latency bound to: 1 - type: integer 
	Parameter SimInit bound to: random - type: string 
	Parameter PrintSimCfg bound to: 1'b0 
	Parameter ImplKey bound to: none - type: string 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000001111 
	Parameter BeWidth bound to: 32'b00000000000000000000000000010000 
	Parameter BytesPerByte bound to: 32'b00000000000000000000000000000001 
	Parameter ByteWidthAligned bound to: 32'b00000000000000000000000000001000 
	Parameter DataWidthAligned bound to: 32'b00000000000000000000000010000000 
	Parameter Size bound to: 32'b00000000010000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_spram' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8483]
	Parameter MEMORY_SIZE bound to: 4194304 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 15 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 4194304 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 15 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 15 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32768 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 16 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 1 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 128 - type: integer 
	Parameter rstb_loop_iter bound to: 128 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[4].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[5].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[6].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[7].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[8].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[9].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[10].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[11].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[12].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[13].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[14].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[15].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (29#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_spram' (30#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8483]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'tc_sram' (31#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/deps/tech_cells_generic/src/fpga/tc_sram_xilinx.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_lite_to_apb' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_lite_to_apb.sv:50]
	Parameter NoApbSlaves bound to: 1 - type: integer 
	Parameter NoRules bound to: 1 - type: integer 
	Parameter AddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter PipelineRequest bound to: 1'b0 
	Parameter PipelineResponse bound to: 1'b0 
	Parameter RD bound to: 1'b0 
	Parameter WR bound to: 1'b1 
	Parameter SelIdxWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fall_through_register' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/fall_through_register.sv:15]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized7' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:116]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized7' (31#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'fall_through_register' (32#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/fall_through_register.sv:15]
INFO: [Synth 8-6157] synthesizing module 'fall_through_register__parameterized0' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/fall_through_register.sv:15]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized8' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:116]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized8' (32#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'fall_through_register__parameterized0' (32#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/fall_through_register.sv:15]
INFO: [Synth 8-6157] synthesizing module 'fall_through_register__parameterized1' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/fall_through_register.sv:15]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized9' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:116]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized9' (32#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'fall_through_register__parameterized1' (32#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/fall_through_register.sv:15]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized0' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'lzc__parameterized0' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/lzc.sv:15]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized0' (32#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/lzc.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized0' (32#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'addr_decode__parameterized0' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/addr_decode.sv:35]
	Parameter NoIndices bound to: 1 - type: integer 
	Parameter NoRules bound to: 1 - type: integer 
	Parameter Napot bound to: 1'b0 
	Parameter IdxWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'addr_decode_dync__parameterized0' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/addr_decode_dync.sv:38]
	Parameter NoIndices bound to: 1 - type: integer 
	Parameter NoRules bound to: 1 - type: integer 
	Parameter Napot bound to: 1'b0 
	Parameter IdxWidth bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'addr_decode_dync__parameterized0' (32#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/addr_decode_dync.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'addr_decode__parameterized0' (32#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/addr_decode.sv:35]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_lite_to_apb.sv:294]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_lite_to_apb.sv:294]
WARNING: [Synth 8-5858] RAM apb_req_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'axi_lite_to_apb' (33#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_lite_to_apb.sv:50]
INFO: [Synth 8-6157] synthesizing module 'axi_to_axi_lite' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_to_axi_lite.sv:18]
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiDataWidth bound to: 32 - type: integer 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AxiUserWidth bound to: 32'b00000000000000000000000000000001 
	Parameter AxiMaxWriteTxns bound to: 1 - type: integer 
	Parameter AxiMaxReadTxns bound to: 1 - type: integer 
	Parameter FullBW bound to: 1'b0 
	Parameter FallThrough bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'axi_atop_filter__parameterized1' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_atop_filter.sv:37]
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AxiMaxWriteTxns bound to: 1 - type: integer 
	Parameter COUNTER_WIDTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_atop_filter.sv:118]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_atop_filter.sv:268]
INFO: [Synth 8-6155] done synthesizing module 'axi_atop_filter__parameterized1' (33#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_atop_filter.sv:37]
INFO: [Synth 8-6157] synthesizing module 'axi_burst_splitter' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_burst_splitter.sv:28]
	Parameter MaxReadTxns bound to: 1 - type: integer 
	Parameter MaxWriteTxns bound to: 1 - type: integer 
	Parameter FullBW bound to: 1'b0 
	Parameter AddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter IdWidth bound to: 5 - type: integer 
	Parameter UserWidth bound to: 32'b00000000000000000000000000000001 
	Parameter MaxTxns bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_demux__parameterized0' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux.sv:42]
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AtopSupport bound to: 1'b1 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000010 
	Parameter MaxTrans bound to: 1 - type: integer 
	Parameter AxiLookBits bound to: 5 - type: integer 
	Parameter UniqueIds bound to: 1'b0 
	Parameter SpillAw bound to: 1'b0 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b0 
	Parameter SpillR bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized10' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized10' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized10' (33#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized10' (33#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized11' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized11' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized11' (33#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized11' (33#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized12' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized12' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized12' (33#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized12' (33#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'axi_demux_simple__parameterized0' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:43]
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AtopSupport bound to: 1'b1 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000010 
	Parameter MaxTrans bound to: 1 - type: integer 
	Parameter AxiLookBits bound to: 5 - type: integer 
	Parameter UniqueIds bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000001 
	Parameter IdCounterWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_demux_id_counters__parameterized0' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:513]
	Parameter AxiIdBits bound to: 5 - type: integer 
	Parameter CounterWidth bound to: 1 - type: integer 
	Parameter NoCounters bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-6157] synthesizing module 'delta_counter__parameterized1' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized1' (33#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/delta_counter.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:563]
INFO: [Synth 8-6155] done synthesizing module 'axi_demux_id_counters__parameterized0' (33#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:513]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized1' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/counter.sv:14]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/counter.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized1' (33#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/counter.sv:14]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized1' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized1' (33#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/rr_arb_tree.sv:47]
WARNING: [Synth 8-5858] RAM mst_reqs_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'axi_demux_simple__parameterized0' (33#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux_simple.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'axi_demux__parameterized0' (33#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_demux.sv:42]
INFO: [Synth 8-6157] synthesizing module 'axi_err_slv__parameterized0' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_err_slv.sv:19]
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter Resp bound to: 2'b10 
	Parameter RespWidth bound to: 64 - type: integer 
	Parameter RespData bound to: 64'b1100101000010001101010110001111010111010110111001010101100011110 
	Parameter ATOPs bound to: 1'b0 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized10' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:116]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized10' (33#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized11' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:116]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized11' (33#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'axi_err_slv__parameterized0' (33#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_err_slv.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_burst_splitter_ax_chan' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_burst_splitter.sv:349]
	Parameter IdWidth bound to: 5 - type: integer 
	Parameter MaxTxns bound to: 1 - type: integer 
	Parameter FullBW bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'axi_burst_splitter_counters' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_burst_splitter.sv:466]
	Parameter MaxTxns bound to: 1 - type: integer 
	Parameter FullBW bound to: 1'b0 
	Parameter IdWidth bound to: 5 - type: integer 
	Parameter CntIdxWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized2' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/counter.sv:14]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter WIDTH bound to: 32'b00000000000000000000000000001001 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001001 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized2' (33#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized2' (33#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/counter.sv:14]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized1' (33#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/lzc.sv:15]
	Parameter ID_WIDTH bound to: 32'sb00000000000000000000000000000101 
	Parameter CAPACITY bound to: 1 - type: integer 
	Parameter FULL_BW bound to: 1'b0 
	Parameter NIds bound to: 32'sb00000000000000000000000000100000 
	Parameter HtCapacity bound to: 1 - type: integer 
	Parameter HtIdxWidth bound to: 1 - type: integer 
	Parameter LdIdxWidth bound to: 1 - type: integer 
	Parameter ONEHOT_WIDTH bound to: 1 - type: integer 
	Parameter BIN_WIDTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'onehot_to_bin' (34#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/onehot_to_bin.sv:13]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized2' (34#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/lzc.sv:15]
WARNING: [Synth 8-5858] RAM head_tail_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM linked_data_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM head_tail_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM linked_data_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'id_queue' (35#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/common_cells/src/id_queue.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'axi_burst_splitter_counters' (36#1) [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_burst_splitter.sv:466]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_burst_splitter.sv:407]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_burst_splitter.sv:407]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_burst_splitter.sv:190]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_burst_splitter.sv:190]
	Parameter IdWidth bound to: 5 - type: integer 
	Parameter MaxTxns bound to: 1 - type: integer 
	Parameter FullBW bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_burst_splitter.sv:407]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_burst_splitter.sv:407]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_burst_splitter.sv:275]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_burst_splitter.sv:275]
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AxiMaxWriteTxns bound to: 1 - type: integer 
	Parameter AxiMaxReadTxns bound to: 1 - type: integer 
	Parameter FallThrough bound to: 1'b1 
	Parameter AxiMaxReads bound to: 32'b00000000000000000000000000000001 
	Parameter AxiSlvPortDataWidth bound to: 128 - type: integer 
	Parameter AxiMstPortDataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AxiMaxReads bound to: 32'b00000000000000000000000000000001 
	Parameter AxiSlvPortDataWidth bound to: 128 - type: integer 
	Parameter AxiMstPortDataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter TranIdWidth bound to: 1 - type: integer 
	Parameter AxiSlvPortStrbWidth bound to: 16 - type: integer 
	Parameter AxiMstPortStrbWidth bound to: 4 - type: integer 
	Parameter AxiSlvPortMaxSize bound to: 4 - type: integer 
	Parameter AxiMstPortMaxSize bound to: 2 - type: integer 
	Parameter SlvPortByteMask bound to: 15 - type: integer 
	Parameter MstPortByteMask bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_downsizer.sv:407]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_downsizer.sv:485]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_pkg.sv:290]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_downsizer.sv:577]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_downsizer.sv:589]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_downsizer.sv:379]
	Parameter NumIn bound to: 32'b00000000000000000000000000000001 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 1 - type: integer 
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter NumIn bound to: 32'b00000000000000000000000000000001 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 1 - type: integer 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter Resp bound to: 2'b10 
	Parameter RespWidth bound to: 64 - type: integer 
	Parameter RespData bound to: 64'b1100101000010001101010110001111010111010110111001010101100011110 
	Parameter ATOPs bound to: 1'b1 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AtopSupport bound to: 1'b1 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000010 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000001 
	Parameter AxiLookBits bound to: 5 - type: integer 
	Parameter UniqueIds bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000001 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter ONEHOT_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter BIN_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter CAPACITY bound to: 32'sb00000000000000000000000000000001 
	Parameter FULL_BW bound to: 1'b0 
	Parameter NIds bound to: 32'sb00000000000000000000000000100000 
	Parameter HtCapacity bound to: 32'sb00000000000000000000000000000001 
	Parameter HtIdxWidth bound to: 1 - type: integer 
	Parameter LdIdxWidth bound to: 1 - type: integer 
WARNING: [Synth 8-5858] RAM head_tail_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM linked_data_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM head_tail_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM linked_data_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:116]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_pkg.sv:290]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_downsizer.sv:756]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_downsizer.sv:765]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_downsizer.sv:727]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_downsizer.sv:825]
WARNING: [Synth 8-5858] RAM mst_ar_tran_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM slv_r_tran_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiDataWidth bound to: 64 - type: integer 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AxiUserWidth bound to: 32'b00000000000000000000000000000001 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000001 
	Parameter AxiMaxReadTxns bound to: 32'b00000000000000000000000000000001 
	Parameter FullBW bound to: 1'b0 
	Parameter FallThrough bound to: 1'b0 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000001 
	Parameter COUNTER_WIDTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_atop_filter.sv:118]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_atop_filter.sv:268]
	Parameter MaxReadTxns bound to: 32'b00000000000000000000000000000001 
	Parameter MaxWriteTxns bound to: 32'b00000000000000000000000000000001 
	Parameter FullBW bound to: 1'b0 
	Parameter AddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter IdWidth bound to: 5 - type: integer 
	Parameter UserWidth bound to: 32'b00000000000000000000000000000001 
	Parameter MaxTxns bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AtopSupport bound to: 1'b1 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000010 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000001 
	Parameter AxiLookBits bound to: 5 - type: integer 
	Parameter UniqueIds bound to: 1'b0 
	Parameter SpillAw bound to: 1'b0 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b0 
	Parameter SpillR bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000001 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AtopSupport bound to: 1'b1 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000010 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000001 
	Parameter AxiLookBits bound to: 5 - type: integer 
	Parameter UniqueIds bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000001 
	Parameter IdCounterWidth bound to: 1 - type: integer 
WARNING: [Synth 8-5858] RAM mst_reqs_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter Resp bound to: 2'b10 
	Parameter RespWidth bound to: 64 - type: integer 
	Parameter RespData bound to: 64'b1100101000010001101010110001111010111010110111001010101100011110 
	Parameter ATOPs bound to: 1'b0 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_burst_splitter.sv:190]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_burst_splitter.sv:190]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_burst_splitter.sv:275]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_burst_splitter.sv:275]
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000001 
	Parameter AxiMaxReadTxns bound to: 32'b00000000000000000000000000000001 
	Parameter FallThrough bound to: 1'b0 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:116]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter DRAMBaseAddr bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter DRAMLength bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter NumRegs bound to: 32'b00000000000000000000000000000101 
	Parameter DataWidthInBytes bound to: 32'b00000000000000000000000000001000 
	Parameter RegNumBytes bound to: 32'b00000000000000000000000000101000 
	Parameter ReadOnlyReg bound to: 8'b11111111 
	Parameter ReadWriteReg bound to: 8'b00000000 
	Parameter RegRstVal bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter AxiReadOnly bound to: 40'b0000000000000000111111111111111100000000 
	Parameter RegNumBytes bound to: 32'b00000000000000000000000000101000 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiDataWidth bound to: 64 - type: integer 
	Parameter PrivProtOnly bound to: 1'b0 
	Parameter SecuProtOnly bound to: 1'b0 
	Parameter AxiReadOnly bound to: 40'b0000000000000000111111111111111100000000 
	Parameter RegRstVal bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter AxiStrbWidth bound to: 32'b00000000000000000000000000001000 
	Parameter NumChunks bound to: 32'b00000000000000000000000000000101 
	Parameter ChunkIdxWidth bound to: 32'b00000000000000000000000000000011 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000000111 
	Parameter NoIndices bound to: 32'b00000000000000000000000000000101 
	Parameter NoRules bound to: 32'b00000000000000000000000000000101 
	Parameter Napot bound to: 1'b0 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
	Parameter NoIndices bound to: 32'b00000000000000000000000000000101 
	Parameter NoRules bound to: 32'b00000000000000000000000000000101 
	Parameter Napot bound to: 1'b0 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter AxiMaxReads bound to: 32'b00000000000000000000000000000010 
	Parameter AxiSlvPortDataWidth bound to: 128 - type: integer 
	Parameter AxiMstPortDataWidth bound to: 64 - type: integer 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AxiMaxReads bound to: 32'b00000000000000000000000000000010 
	Parameter AxiSlvPortDataWidth bound to: 128 - type: integer 
	Parameter AxiMstPortDataWidth bound to: 64 - type: integer 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter TranIdWidth bound to: 1 - type: integer 
	Parameter AxiSlvPortStrbWidth bound to: 16 - type: integer 
	Parameter AxiMstPortStrbWidth bound to: 8 - type: integer 
	Parameter AxiSlvPortMaxSize bound to: 4 - type: integer 
	Parameter AxiMstPortMaxSize bound to: 3 - type: integer 
	Parameter SlvPortByteMask bound to: 15 - type: integer 
	Parameter MstPortByteMask bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_downsizer.sv:407]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_downsizer.sv:485]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_pkg.sv:290]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_downsizer.sv:577]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_downsizer.sv:589]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_downsizer.sv:379]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_downsizer.sv:407]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_downsizer.sv:485]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_pkg.sv:290]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_downsizer.sv:577]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_downsizer.sv:589]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_downsizer.sv:379]
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter Resp bound to: 2'b10 
	Parameter RespWidth bound to: 64 - type: integer 
	Parameter RespData bound to: 64'b1100101000010001101010110001111010111010110111001010101100011110 
	Parameter ATOPs bound to: 1'b1 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AtopSupport bound to: 1'b1 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000010 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000010 
	Parameter AxiLookBits bound to: 5 - type: integer 
	Parameter UniqueIds bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AtopSupport bound to: 1'b1 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000010 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000010 
	Parameter AxiLookBits bound to: 5 - type: integer 
	Parameter UniqueIds bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000001 
	Parameter IdCounterWidth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mst_reqs_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter ONEHOT_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter BIN_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter CAPACITY bound to: 32'sb00000000000000000000000000000010 
	Parameter FULL_BW bound to: 1'b0 
	Parameter NIds bound to: 32'sb00000000000000000000000000100000 
	Parameter HtCapacity bound to: 32'sb00000000000000000000000000000010 
	Parameter HtIdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter LdIdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter ONEHOT_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter BIN_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM head_tail_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM linked_data_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM head_tail_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM linked_data_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_pkg.sv:290]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_downsizer.sv:756]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_downsizer.sv:765]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_downsizer.sv:727]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_downsizer.sv:825]
WARNING: [Synth 8-5858] RAM mst_ar_tran_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM slv_r_tran_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter VLEN bound to: 32'b00000000000000000000000010000000 
	Parameter FPUSupport bound to: 3'b111 
	Parameter FPExtSupport bound to: 1'b1 
	Parameter FixPtSupport bound to: 1'b1 
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b0 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 0 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b1 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter AxiNarrowDataWidth bound to: 64 - type: integer 
	Parameter AxiWideDataWidth bound to: 32'b00000000000000000000000010000000 
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b0 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 0 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b1 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter IsRVFI bound to: 1'b1 
	Parameter AccCfg bound to: 1'b0 
	Parameter RVF bound to: 1'b1 
	Parameter RVD bound to: 1'b1 
	Parameter FpPresent bound to: 1'b1 
	Parameter NSX bound to: 1'b1 
	Parameter FLen bound to: 32'b00000000000000000000000001000000 
	Parameter RVFVec bound to: 1'b0 
	Parameter XF16Vec bound to: 1'b0 
	Parameter XF16ALTVec bound to: 1'b0 
	Parameter XF8Vec bound to: 1'b0 
	Parameter EnableAccelerator bound to: 1'b1 
	Parameter NrWbPorts bound to: 32'b00000000000000000000000000000101 
	Parameter NrRgprPorts bound to: 2 - type: integer 
	Parameter NonIdemPotenceEn bound to: 1'b0 
	Parameter CVA6ExtendCfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6ExtendCfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6ExtendCfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6ExtendCfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6ExtendCfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6ExtendCfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6ExtendCfg[FpuEn] bound to: 1'b1 
	Parameter CVA6ExtendCfg[XF16] bound to: 1'b1 
	Parameter CVA6ExtendCfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6ExtendCfg[XF8] bound to: 1'b0 
	Parameter CVA6ExtendCfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6ExtendCfg[RVA] bound to: 1'b1 
	Parameter CVA6ExtendCfg[RVB] bound to: 1'b0 
	Parameter CVA6ExtendCfg[RVV] bound to: 1'b1 
	Parameter CVA6ExtendCfg[RVC] bound to: 1'b1 
	Parameter CVA6ExtendCfg[RVH] bound to: 1'b0 
	Parameter CVA6ExtendCfg[RVZCB] bound to: 1'b0 
	Parameter CVA6ExtendCfg[XFVec] bound to: 1'b0 
	Parameter CVA6ExtendCfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6ExtendCfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6ExtendCfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6ExtendCfg[RVF] bound to: 1'b1 
	Parameter CVA6ExtendCfg[RVD] bound to: 1'b1 
	Parameter CVA6ExtendCfg[FpPresent] bound to: 1'b1 
	Parameter CVA6ExtendCfg[NSX] bound to: 1'b1 
	Parameter CVA6ExtendCfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6ExtendCfg[RVFVec] bound to: 1'b0 
	Parameter CVA6ExtendCfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6ExtendCfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6ExtendCfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6ExtendCfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6ExtendCfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6ExtendCfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6ExtendCfg[RVS] bound to: 1'b1 
	Parameter CVA6ExtendCfg[RVU] bound to: 1'b1 
	Parameter CVA6ExtendCfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6ExtendCfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6ExtendCfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6ExtendCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6ExtendCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6ExtendCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[TvalEn] bound to: 1'b1 
	Parameter CVA6ExtendCfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6ExtendCfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6ExtendCfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6ExtendCfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6ExtendCfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6ExtendCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6ExtendCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6ExtendCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6ExtendCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6ExtendCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6ExtendCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6ExtendCfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6ExtendCfg[DebugEn] bound to: 1'b1 
	Parameter CVA6ExtendCfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6ExtendCfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter NumPorts bound to: 4 - type: integer 
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter NumPorts bound to: 4 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/perf_counters.sv:150]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/perf_counters.sv:201]
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter NumPorts bound to: 4 - type: integer 
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter RdTxId bound to: 2'b00 
	Parameter DATA_WIDTH bound to: 47 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter USER_EN bound to: 0 - type: integer 
	Parameter NUM_WORDS bound to: 64 - type: integer 
	Parameter SIM_INIT bound to: none - type: string 
	Parameter OUT_REGS bound to: 0 - type: integer 
	Parameter DATA_WIDTH_ALIGNED bound to: 64 - type: integer 
	Parameter USER_WIDTH_ALIGNED bound to: 64 - type: integer 
	Parameter BE_WIDTH_ALIGNED bound to: 8 - type: integer 
	Parameter NumWords bound to: 64 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter ByteWidth bound to: 8 - type: integer 
	Parameter NumPorts bound to: 1 - type: integer 
	Parameter Latency bound to: 1 - type: integer 
	Parameter SimInit bound to: none - type: string 
	Parameter PrintSimCfg bound to: 1'b0 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000000110 
	Parameter BeWidth bound to: 32'b00000000000000000000000000001000 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_DEPTH bound to: 64 - type: integer 
	Parameter OUT_REGS bound to: 0 - type: integer 
	Parameter SIM_INIT bound to: 1 - type: integer 
	Parameter DATA_BYTES bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter USER_WIDTH bound to: 128 - type: integer 
	Parameter USER_EN bound to: 0 - type: integer 
	Parameter NUM_WORDS bound to: 64 - type: integer 
	Parameter SIM_INIT bound to: none - type: string 
	Parameter OUT_REGS bound to: 0 - type: integer 
	Parameter DATA_WIDTH_ALIGNED bound to: 128 - type: integer 
	Parameter USER_WIDTH_ALIGNED bound to: 128 - type: integer 
	Parameter BE_WIDTH_ALIGNED bound to: 16 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cache_subsystem/cva6_icache.sv:215]
	Parameter LfsrWidth bound to: 32'b00000000000000000000000000001000 
	Parameter OutWidth bound to: 32'b00000000000000000000000000000010 
	Parameter RstVal bound to: 8'b11111111 
	Parameter CipherLayers bound to: 32'b00000000000000000000000000000000 
	Parameter CipherReg bound to: 1'b1 
	Parameter Masks bound to: 3904'b0000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000001110010000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001111101000000000000000000000000000000000000000000000000000000001111111010000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000000000001100100101100000000000000000000000000000000000000000000000000001101100011110000000000000000000000000000000000000000000000000001001010010110000000000000000000000000000000000000000000000000001001001001011000000000000000000000000000000000000000000000000001000011010101110000000000000000000000000000000000000000000000001000011001111001000000000000000000000000000000000000000000000001000000110000111000000000000000000000000000000000000000000000001000000110110011010000000000000000000000000000000000000000000001000000001111111110000000000000000000000000000000000000000000001000000001111011100000000000000000000000000000000000000000000001000000000100101100100000000000000000000000000000000000000000001000000000011010101000000000000000000000000000000000000000000001000000000001001011001000000000000000000000000000000000000000001000000000001011100001110000000000000000000000000000000000000001000000000000010011110011000000000000000000000000000000000000001000000000000001110010110100000000000000000000000000000000000001000000000000000110101011100000000000000000000000000000000000001000000000000000100111100011000000000000000000000000000000000001000000000000000001011000001100000000000000000000000000000000001000000000000000001100100100100000000000000000000000000000000001000000000000000000010110110110000000000000000000000000000000001000000000000000000011101010011000000000000000000000000000000001000000000000000000000111101000110000000000000000000000000000001000000000000000000000101010111111000000000000000000000000000001000000000000000000000010000100001000000000000000000000000000001000000000000000000000010010001111100000000000000000000000000001000000000000000000000000011101001110000000000000000000000000001000000000000000000000000010101110100100000000000000000000000001000000000000000000000000001000011010100000000000000000000000001000000000000000000000000001001000010011000000000000000000000001000000000000000000000000000001110111111000000000000000000000001000000000000000000000000000010010001110110000000000000000000001000000000000000000000000000000100001110111000000000000000000001000000000000000000000000000000100001000110100000000000000000001000000000000000000000000000000001010111010010000000000000000001000000000000000000000000000000000111010011111000000000000000001000000000000000000000000000000000010001010011000000000000000001000000000000000000000000000000000011001000111100000000000000001000000000000000000000000000000000000100100001110000000000000001000000000000000000000000000000000000011111011001100000000000001000000000000000000000000000000000000001101011111010000000000001000000000000000000000000000000000000001011010100101000000000001000000000000000000000000000000000000000010110100101100000000001000000000000000000000000000000000000000010000101011110000000001000000000000000000000000000000000000000000110111011110000000001000000000000000000000000000000000000000000110000001101000000001000000000000000000000000000000000000000000001011011001010000001000000000000000000000000000000000000000000001000000101101000001000000000000000000000000000000000000000000000011001101010100001000000000000000000000000000000000000000000000100100110000010001000000000000000000000000000000000000000000000000111011110110001000000000000000000000000000000000000000000000000100110110001101000000000000000000000000000000000000000000000000001111110011011000000000000000000000000000000000000000000000000001100111100010 
	Parameter Sbox4 bound to: 64'b0010000101110100100011111110001111011010000010011011011001011100 
	Parameter Perm bound to: 384'b111111101111011111001111111110101110011110001110111101101101011101001101111100101100011100001100111011101011011011001011111010101010011010001010111001101001011001001001111000101000011000001000110111100111010111000111110110100110010110000110110101100101010101000101110100100100010100000100110011100011010011000011110010100010010010000010110001100001010001000001110000100000010000000000 
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter NumPorts bound to: 32'b00000000000000000000000000000100 
	Parameter RdAmoTxId bound to: 2'b01 
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter RdTxId bound to: 2'b01 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:135]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:135]
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter AmoTxId bound to: 2'b01 
	Parameter NumPorts bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/deps/cva6/core/cache_subsystem/wt_dcache_missunit.sv:97]
	Parameter Seed bound to: 32'b00000000000000000000000000000011 
	Parameter MaxExp bound to: 32'b00000000000000000000000000010000 
	Parameter WIDTH bound to: 32'b00000000000000000000000000010000 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/exp_backoff.sv:59]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/deps/cva6/core/cache_subsystem/wt_dcache_missunit.sv:352]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/deps/cva6/core/cache_subsystem/wt_dcache_missunit.sv:453]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/deps/cva6/core/cache_subsystem/wt_dcache_missunit.sv:453]
WARNING: [Synth 8-6014] Unused sequential element mshr_q_reg[size] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/deps/cva6/core/cache_subsystem/wt_dcache_missunit.sv:402]
WARNING: [Synth 8-6014] Unused sequential element mshr_q_reg[vld_bits] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/deps/cva6/core/cache_subsystem/wt_dcache_missunit.sv:402]
WARNING: [Synth 8-6014] Unused sequential element mshr_q_reg[id] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/deps/cva6/core/cache_subsystem/wt_dcache_missunit.sv:402]
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/include/wt_cache_pkg.sv:324]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/include/wt_cache_pkg.sv:298]
INFO: [Common 17-14] Message 'Synth 8-294' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
	Parameter NumIn bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'b00000000000000000000000000000001 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter NumIn bound to: 32'b00000000000000000000000000001000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
	Parameter NumIn bound to: 32'b00000000000000000000000000001000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
WARNING: [Synth 8-5858] RAM tx_stat_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM wbuffer_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM wbuffer_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM tx_stat_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter NumPorts bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_OFFSET_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter USER_WIDTH bound to: 256 - type: integer 
	Parameter USER_EN bound to: 0 - type: integer 
	Parameter NUM_WORDS bound to: 64 - type: integer 
	Parameter SIM_INIT bound to: none - type: string 
	Parameter OUT_REGS bound to: 0 - type: integer 
	Parameter DATA_WIDTH_ALIGNED bound to: 256 - type: integer 
	Parameter USER_WIDTH_ALIGNED bound to: 256 - type: integer 
	Parameter BE_WIDTH_ALIGNED bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 46 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter USER_EN bound to: 0 - type: integer 
	Parameter NUM_WORDS bound to: 64 - type: integer 
	Parameter SIM_INIT bound to: none - type: string 
	Parameter OUT_REGS bound to: 0 - type: integer 
	Parameter DATA_WIDTH_ALIGNED bound to: 64 - type: integer 
	Parameter USER_WIDTH_ALIGNED bound to: 64 - type: integer 
	Parameter BE_WIDTH_ALIGNED bound to: 8 - type: integer 
	Parameter NumIn bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'b00000000000000000000000000000001 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter ReqFifoDepth bound to: 32'b00000000000000000000000000000010 
	Parameter MetaFifoDepth bound to: 32'b00000000000000000000000000000100 
	Parameter AxiNumWords bound to: 4 - type: integer 
	Parameter MaxNumWords bound to: 3 - type: integer 
	Parameter AxiRdBlenIcache bound to: 1 - type: integer 
	Parameter AxiRdBlenDcache bound to: 3 - type: integer 
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000000000001 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter AxiNumWords bound to: 4 - type: integer 
	Parameter AddrIndex bound to: 2 - type: integer 
WARNING: [Synth 8-3848] Net axi_wr_data[3] in module/entity wt_axi_adapter does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cache_subsystem/wt_axi_adapter.sv:84]
WARNING: [Synth 8-3848] Net axi_wr_data[2] in module/entity wt_axi_adapter does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cache_subsystem/wt_axi_adapter.sv:84]
WARNING: [Synth 8-3848] Net axi_wr_data[1] in module/entity wt_axi_adapter does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cache_subsystem/wt_axi_adapter.sv:84]
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter AccCfg bound to: 1'b0 
	Parameter InstructionQueueDepth bound to: 3 - type: integer 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 3 - type: integer 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:116]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-5858] RAM stack_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM stack_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter NR_ENTRIES bound to: 32 - type: integer 
	Parameter OFFSET bound to: 1 - type: integer 
	Parameter NR_ROWS bound to: 16 - type: integer 
	Parameter ROW_ADDR_BITS bound to: 1 - type: integer 
	Parameter ROW_INDEX_BITS bound to: 1 - type: integer 
	Parameter PREDICTION_BITS bound to: 6 - type: integer 
	Parameter ANTIALIAS_BITS bound to: 8 - type: integer 
	Parameter BRAM_WORD_BITS bound to: 65 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/frontend/btb.sv:61]
WARNING: [Synth 8-5856] 3D RAM btb_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM btb_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter NR_ENTRIES bound to: 128 - type: integer 
	Parameter OFFSET bound to: 1 - type: integer 
	Parameter NR_ROWS bound to: 64 - type: integer 
	Parameter ROW_ADDR_BITS bound to: 1 - type: integer 
	Parameter ROW_INDEX_BITS bound to: 1 - type: integer 
	Parameter PREDICTION_BITS bound to: 8 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/frontend/bht.sv:50]
WARNING: [Synth 8-5856] 3D RAM bht_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM bht_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter PopcountWidth bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-3848] Net popcount_o in module/entity popcount does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/popcount.sv:27]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/frontend/instr_queue.sv:317]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/frontend/instr_queue.sv:317]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/frontend/instr_queue.sv:446]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/frontend/instr_queue.sv:447]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/frontend/instr_queue.sv:448]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/frontend/instr_queue.sv:449]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/frontend/instr_queue.sv:450]
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/compressed_decoder.sv:49]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/compressed_decoder.sv:741]
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/cva6_accel_first_pass_decoder.sv:60]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/cva6_accel_first_pass_decoder.sv:83]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/cva6_accel_first_pass_decoder.sv:101]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/cva6_accel_first_pass_decoder.sv:114]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/cva6_accel_first_pass_decoder.sv:55]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/decoder.sv:174]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/decoder.sv:1079]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/decoder.sv:1225]
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter NumIn bound to: 32'b00000000000000000000000000001001 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b1 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000100 
	Parameter NumIn bound to: 32'b00000000000000000000000000001101 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter ExtPrio bound to: 1'b1 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-5858] RAM commit_instr_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[7][sbe][trans_id] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/scoreboard.sv:434]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[6][sbe][trans_id] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/scoreboard.sv:434]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[5][sbe][trans_id] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/scoreboard.sv:434]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[4][sbe][trans_id] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/scoreboard.sv:434]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[3][sbe][trans_id] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/scoreboard.sv:434]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[2][sbe][trans_id] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/scoreboard.sv:434]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[1][sbe][trans_id] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/scoreboard.sv:434]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[0][sbe][trans_id] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/scoreboard.sv:434]
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/issue_read_operands.sv:265]
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NR_READ_PORTS bound to: 2 - type: integer 
	Parameter ZERO_REG_ZERO bound to: 1'b1 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter NUM_WORDS bound to: 32 - type: integer 
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter NR_READ_PORTS bound to: 32'b00000000000000000000000000000011 
	Parameter ZERO_REG_ZERO bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter NUM_WORDS bound to: 32 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/issue_read_operands.sv:281]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/issue_read_operands.sv:305]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/issue_read_operands.sv:583]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/issue_read_operands.sv:586]
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter ASID_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter VMID_WIDTH bound to: 32'b00000000000000000000000000001110 
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/fpu_wrap.sv:443]
	Parameter Features[Width] bound to: 64 - type: integer 
	Parameter Features[EnableVectors] bound to: 1'b0 
	Parameter Features[EnableNanBox] bound to: 1'b1 
	Parameter Features[FpFmtMask] bound to: 6'b111001 
	Parameter Features[IntFmtMask] bound to: 4'b0011 
	Parameter Implementation[PipeRegs][0][0] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][0][1] bound to: 3 - type: integer 
	Parameter Implementation[PipeRegs][0][2] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][0][3] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][0][4] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][0][5] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][1][0] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][1][1] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][1][2] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][1][3] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][1][4] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][1][5] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][2][0] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][1] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][2] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][3] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][4] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][5] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][3][0] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][3][1] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][3][2] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][3][3] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][3][4] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][3][5] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][4][0] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][4][1] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][4][2] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][4][3] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][4][4] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][4][5] bound to: 2 - type: integer 
	Parameter Implementation[UnitTypes][0][0] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][1] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][2] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][3] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][4] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][5] bound to: 2'b01 
	Parameter Implementation[UnitTypes][1][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][4] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][5] bound to: 2'b10 
	Parameter Implementation[UnitTypes][2][0] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][1] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][2] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][3] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][4] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][5] bound to: 2'b01 
	Parameter Implementation[UnitTypes][3][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][4] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][5] bound to: 2'b10 
	Parameter Implementation[UnitTypes][4][0] bound to: 2'b00 
	Parameter Implementation[UnitTypes][4][1] bound to: 2'b00 
	Parameter Implementation[UnitTypes][4][2] bound to: 2'b00 
	Parameter Implementation[UnitTypes][4][3] bound to: 2'b00 
	Parameter Implementation[UnitTypes][4][4] bound to: 2'b00 
	Parameter Implementation[UnitTypes][4][5] bound to: 2'b00 
	Parameter Implementation[PipeConfig] bound to: 2'b11 
	Parameter PulpDivsqrt bound to: 1'b1 
	Parameter TrueSIMDClass bound to: 1'b0 
	Parameter EnableSIMDMask bound to: 1'b0 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter StochasticRndImplementation[EnableRSR] bound to: 1'b0 
	Parameter StochasticRndImplementation[RsrPrecision] bound to: 12 - type: integer 
	Parameter StochasticRndImplementation[LfsrInternalPrecision] bound to: 32 - type: integer 
	Parameter NumLanes bound to: 32'b00000000000000000000000000000001 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_OPGROUPS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter OpGroup bound to: 3'b000 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter PulpDivsqrt bound to: 1'b1 
	Parameter FpFmtMask bound to: 6'b111001 
	Parameter IntFmtMask bound to: 4'b0011 
	Parameter FmtPipeRegs bound to: 192'b000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter FmtUnitTypes bound to: 12'b010101010101 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b0 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter StochasticRndImplementation[EnableRSR] bound to: 1'b0 
	Parameter StochasticRndImplementation[RsrPrecision] bound to: 12 - type: integer 
	Parameter StochasticRndImplementation[LfsrInternalPrecision] bound to: 32 - type: integer 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter OpGroup bound to: 3'b000 
	Parameter FpFormat bound to: 3'b000 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 2 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b0 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SIMD_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000010 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000001000 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumPipeRegs bound to: 2 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
	Parameter BIAS bound to: 32'b00000000000000000000000001111111 
	Parameter PRECISION_BITS bound to: 32'b00000000000000000000000000011000 
	Parameter LOWER_SUM_WIDTH bound to: 32'b00000000000000000000000000110011 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter EXP_WIDTH bound to: 32'b00000000000000000000000000001010 
	Parameter SHIFT_AMOUNT_WIDTH bound to: 32'b00000000000000000000000000000111 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_MID_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter WIDTH bound to: 32'b00000000000000000000000000110011 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter AbsWidth bound to: 32'b00000000000000000000000000011111 
	Parameter EnableRSR bound to: 1'b0 
	Parameter RsrPrecision bound to: 32'b00000000000000000000000000001100 
	Parameter LfsrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter RstVal bound to: -1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_rounding.sv:83]
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mid_pipe_spec_res_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mid_pipe_spec_stat_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'final_mantissa_reg' and it is trimmed from '25' to '24' bits. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_fma.sv:546]
	Parameter OpGroup bound to: 3'b000 
	Parameter FpFormat bound to: 3'b001 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 3 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b0 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter SIMD_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000010 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000001000 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumPipeRegs bound to: 3 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter EXP_BITS bound to: 11 - type: integer 
	Parameter MAN_BITS bound to: 52 - type: integer 
	Parameter BIAS bound to: 32'b00000000000000000000001111111111 
	Parameter PRECISION_BITS bound to: 32'b00000000000000000000000000110101 
	Parameter LOWER_SUM_WIDTH bound to: 32'b00000000000000000000000001101101 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000111 
	Parameter EXP_WIDTH bound to: 32'b00000000000000000000000000001101 
	Parameter SHIFT_AMOUNT_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_MID_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 1 - type: integer 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter EXP_BITS bound to: 11 - type: integer 
	Parameter MAN_BITS bound to: 52 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter WIDTH bound to: 32'b00000000000000000000000001101101 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000111 
	Parameter AbsWidth bound to: 32'b00000000000000000000000000111111 
	Parameter EnableRSR bound to: 1'b0 
	Parameter RsrPrecision bound to: 32'b00000000000000000000000000001100 
	Parameter LfsrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter RstVal bound to: -1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_rounding.sv:83]
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mid_pipe_spec_res_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mid_pipe_spec_stat_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM out_pipe_result_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM out_pipe_status_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'final_mantissa_reg' and it is trimmed from '54' to '53' bits. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_fma.sv:546]
	Parameter OpGroup bound to: 3'b000 
	Parameter FpFormat bound to: 3'b010 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b0 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter SIMD_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000010 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000001000 
	Parameter FpFormat bound to: 3'b010 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter EXP_BITS bound to: 5 - type: integer 
	Parameter MAN_BITS bound to: 10 - type: integer 
	Parameter BIAS bound to: 32'b00000000000000000000000000001111 
	Parameter PRECISION_BITS bound to: 32'b00000000000000000000000000001011 
	Parameter LOWER_SUM_WIDTH bound to: 32'b00000000000000000000000000011001 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter EXP_WIDTH bound to: 32'b00000000000000000000000000000111 
	Parameter SHIFT_AMOUNT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_INP_REGS bound to: 0 - type: integer 
	Parameter NUM_MID_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter FpFormat bound to: 3'b010 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter EXP_BITS bound to: 5 - type: integer 
	Parameter MAN_BITS bound to: 10 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter WIDTH bound to: 32'b00000000000000000000000000011001 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AbsWidth bound to: 32'b00000000000000000000000000001111 
	Parameter EnableRSR bound to: 1'b0 
	Parameter RsrPrecision bound to: 32'b00000000000000000000000000001100 
	Parameter LfsrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter RstVal bound to: -1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_rounding.sv:83]
WARNING: [Synth 8-5858] RAM mid_pipe_spec_res_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mid_pipe_spec_stat_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'final_mantissa_reg' and it is trimmed from '12' to '11' bits. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_fma.sv:546]
	Parameter OpGroup bound to: 3'b000 
	Parameter FpFormat bound to: 3'b101 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b0 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter SIMD_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000010 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000001000 
	Parameter FpFormat bound to: 3'b101 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter EXP_BITS bound to: 4 - type: integer 
	Parameter MAN_BITS bound to: 3 - type: integer 
	Parameter BIAS bound to: 32'b00000000000000000000000000000111 
	Parameter PRECISION_BITS bound to: 32'b00000000000000000000000000000100 
	Parameter LOWER_SUM_WIDTH bound to: 32'b00000000000000000000000000001011 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter EXP_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter SHIFT_AMOUNT_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_INP_REGS bound to: 0 - type: integer 
	Parameter NUM_MID_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter FpFormat bound to: 3'b101 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter EXP_BITS bound to: 4 - type: integer 
	Parameter MAN_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter WIDTH bound to: 32'b00000000000000000000000000001011 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AbsWidth bound to: 32'b00000000000000000000000000000111 
	Parameter EnableRSR bound to: 1'b0 
	Parameter RsrPrecision bound to: 32'b00000000000000000000000000001100 
	Parameter LfsrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter RstVal bound to: -1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_rounding.sv:83]
WARNING: [Synth 8-5858] RAM mid_pipe_spec_res_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mid_pipe_spec_stat_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'final_mantissa_reg' and it is trimmed from '5' to '4' bits. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_fma.sv:546]
	Parameter NumIn bound to: 32'b00000000000000000000000000000110 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter OpGroup bound to: 3'b001 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter PulpDivsqrt bound to: 1'b1 
	Parameter FpFmtMask bound to: 6'b111001 
	Parameter IntFmtMask bound to: 4'b0011 
	Parameter FmtPipeRegs bound to: 192'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter FmtUnitTypes bound to: 12'b101010101010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b0 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter StochasticRndImplementation[EnableRSR] bound to: 1'b0 
	Parameter StochasticRndImplementation[RsrPrecision] bound to: 12 - type: integer 
	Parameter StochasticRndImplementation[LfsrInternalPrecision] bound to: 32 - type: integer 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter OpGroup bound to: 3'b001 
	Parameter Width bound to: 64 - type: integer 
	Parameter FpFmtConfig bound to: 6'b111001 
	Parameter IntFmtConfig bound to: 4'b0011 
	Parameter EnableVectors bound to: 1'b0 
	Parameter PulpDivsqrt bound to: 1'b1 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter StochasticRndImplementation[EnableRSR] bound to: 1'b0 
	Parameter StochasticRndImplementation[RsrPrecision] bound to: 12 - type: integer 
	Parameter StochasticRndImplementation[LfsrInternalPrecision] bound to: 32 - type: integer 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_SIMD_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter MAX_FP_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000001000 
	Parameter NUM_DOTP_LANES bound to: 32'b00000000000000000000000000000100 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter FMT_BITS bound to: 32'b00000000000000000000000000000011 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000111 
	Parameter FpFmtConfig bound to: 6'b111001 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000110101 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter WIDTH bound to: 58 - type: integer 
WARNING: [Synth 8-3848] Net Iteration_cell_sum_AMASK_D[3] in module/entity control_mvp does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpu_div_sqrt_mvp/hdl/control_mvp.sv:842]
WARNING: [Synth 8-3848] Net Iteration_cell_carry_D[3] in module/entity control_mvp does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpu_div_sqrt_mvp/hdl/control_mvp.sv:840]
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM out_pipe_status_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter OpGroup bound to: 3'b010 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter PulpDivsqrt bound to: 1'b1 
	Parameter FpFmtMask bound to: 6'b111001 
	Parameter IntFmtMask bound to: 4'b0011 
	Parameter FmtPipeRegs bound to: 192'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter FmtUnitTypes bound to: 12'b010101010101 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b0 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter StochasticRndImplementation[EnableRSR] bound to: 1'b0 
	Parameter StochasticRndImplementation[RsrPrecision] bound to: 12 - type: integer 
	Parameter StochasticRndImplementation[LfsrInternalPrecision] bound to: 32 - type: integer 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter OpGroup bound to: 3'b010 
	Parameter FpFormat bound to: 3'b000 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b0 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SIMD_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000010 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000001000 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter OpGroup bound to: 3'b010 
	Parameter FpFormat bound to: 3'b001 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b0 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter SIMD_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000010 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000001000 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter EXP_BITS bound to: 11 - type: integer 
	Parameter MAN_BITS bound to: 52 - type: integer 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter EXP_BITS bound to: 11 - type: integer 
	Parameter MAN_BITS bound to: 52 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter OpGroup bound to: 3'b010 
	Parameter FpFormat bound to: 3'b010 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b0 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter SIMD_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000010 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000001000 
	Parameter FpFormat bound to: 3'b010 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter EXP_BITS bound to: 5 - type: integer 
	Parameter MAN_BITS bound to: 10 - type: integer 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter FpFormat bound to: 3'b010 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter EXP_BITS bound to: 5 - type: integer 
	Parameter MAN_BITS bound to: 10 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter OpGroup bound to: 3'b010 
	Parameter FpFormat bound to: 3'b101 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b0 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter SIMD_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000010 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000001000 
	Parameter FpFormat bound to: 3'b101 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter EXP_BITS bound to: 4 - type: integer 
	Parameter MAN_BITS bound to: 3 - type: integer 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter FpFormat bound to: 3'b101 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter EXP_BITS bound to: 4 - type: integer 
	Parameter MAN_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter OpGroup bound to: 3'b011 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter PulpDivsqrt bound to: 1'b1 
	Parameter FpFmtMask bound to: 6'b111001 
	Parameter IntFmtMask bound to: 4'b0011 
	Parameter FmtPipeRegs bound to: 192'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter FmtUnitTypes bound to: 12'b101010101010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b0 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter StochasticRndImplementation[EnableRSR] bound to: 1'b0 
	Parameter StochasticRndImplementation[RsrPrecision] bound to: 12 - type: integer 
	Parameter StochasticRndImplementation[LfsrInternalPrecision] bound to: 32 - type: integer 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter OpGroup bound to: 3'b011 
	Parameter Width bound to: 64 - type: integer 
	Parameter FpFmtConfig bound to: 6'b111001 
	Parameter IntFmtConfig bound to: 4'b0011 
	Parameter EnableVectors bound to: 1'b0 
	Parameter PulpDivsqrt bound to: 1'b1 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter StochasticRndImplementation[EnableRSR] bound to: 1'b0 
	Parameter StochasticRndImplementation[RsrPrecision] bound to: 12 - type: integer 
	Parameter StochasticRndImplementation[LfsrInternalPrecision] bound to: 32 - type: integer 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_SIMD_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter MAX_FP_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000001000 
	Parameter NUM_DOTP_LANES bound to: 32'b00000000000000000000000000000100 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter FMT_BITS bound to: 32'b00000000000000000000000000000011 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000111 
	Parameter FpFmtConfig bound to: 6'b111001 
	Parameter IntFmtConfig bound to: 4'b0011 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter SUPER_FORMAT[exp_bits] bound to: 11 - type: integer 
	Parameter SUPER_FORMAT[man_bits] bound to: 52 - type: integer 
	Parameter SUPER_EXP_BITS bound to: 11 - type: integer 
	Parameter SUPER_MAN_BITS bound to: 52 - type: integer 
	Parameter SUPER_BIAS bound to: 32'b00000000000000000000001111111111 
	Parameter INT_MAN_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter INT_EXP_WIDTH bound to: 32'b00000000000000000000000000001100 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_MID_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter NUM_FP_STICKY bound to: 75 - type: integer 
	Parameter NUM_INT_STICKY bound to: 64 - type: integer 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000001 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter FpFormat bound to: 3'b001 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000001 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter EXP_BITS bound to: 11 - type: integer 
	Parameter MAN_BITS bound to: 52 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter FpFormat bound to: 3'b010 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000001 
	Parameter WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter EXP_BITS bound to: 5 - type: integer 
	Parameter MAN_BITS bound to: 10 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter FpFormat bound to: 3'b101 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000001 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter EXP_BITS bound to: 4 - type: integer 
	Parameter MAN_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_pkg.sv:95]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_pkg.sv:95]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_pkg.sv:95]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_pkg.sv:95]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_pkg.sv:95]
	Parameter AbsWidth bound to: 32'b00000000000000000000000001000000 
	Parameter EnableRSR bound to: 1'b0 
	Parameter RsrPrecision bound to: 32'b00000000000000000000000000001100 
	Parameter LfsrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter RstVal bound to: -1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_rounding.sv:83]
WARNING: [Synth 8-5858] RAM mid_pipe_info_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_info_q_reg[1][is_normal] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_cast_multi.sv:384]
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_info_q_reg[1][is_subnormal] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_cast_multi.sv:384]
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_info_q_reg[1][is_quiet] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_cast_multi.sv:384]
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_src_fmt_q_reg[1] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_cast_multi.sv:388]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_pkg.sv:95]
WARNING: [Synth 8-5856] 3D RAM fmt_conv_cpk_result_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter OpGroup bound to: 3'b100 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter PulpDivsqrt bound to: 1'b1 
	Parameter FpFmtMask bound to: 6'b111001 
	Parameter IntFmtMask bound to: 4'b0011 
	Parameter FmtPipeRegs bound to: 192'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter FmtUnitTypes bound to: 12'b000000000000 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b0 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter StochasticRndImplementation[EnableRSR] bound to: 1'b0 
	Parameter StochasticRndImplementation[RsrPrecision] bound to: 12 - type: integer 
	Parameter StochasticRndImplementation[LfsrInternalPrecision] bound to: 32 - type: integer 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter NumIn bound to: 32'b00000000000000000000000000000101 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000011 
WARNING: [Synth 8-3848] Net fpu_exception_o[tval2] in module/entity fpu_wrap does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/fpu_wrap.sv:35]
WARNING: [Synth 8-3848] Net fpu_exception_o[tinst] in module/entity fpu_wrap does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/fpu_wrap.sv:35]
WARNING: [Synth 8-3848] Net fpu_exception_o[gva] in module/entity fpu_wrap does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/fpu_wrap.sv:35]
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/branch_unit.sv:113]
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/ex_stage.sv:321]
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
WARNING: [Synth 8-3848] Net clmul_q in module/entity multiplier does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/multiplier.sv:48]
WARNING: [Synth 8-3848] Net clmulr_q in module/entity multiplier does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/multiplier.sv:48]
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter STABLE_HANDSHAKE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter ASID_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter VMID_WIDTH bound to: 32'b00000000000000000000000000001110 
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter INSTR_TLB_ENTRIES bound to: 32'b00000000000000000000000000010000 
	Parameter DATA_TLB_ENTRIES bound to: 32'b00000000000000000000000000010000 
	Parameter ASID_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter PPNWMin bound to: 29 - type: integer 
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter TLB_ENTRIES bound to: 32'b00000000000000000000000000010000 
	Parameter ASID_WIDTH bound to: 32'b00000000000000000000000000010000 
WARNING: [Synth 8-5858] RAM tags_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM content_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM tags_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM content_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter ASID_WIDTH bound to: 32'sb00000000000000000000000000010000 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/mmu_sv39/ptw.sv:126]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/mmu_sv39/ptw.sv:127]
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter PLEN bound to: 32'b00000000000000000000000000111000 
	Parameter PMP_LEN bound to: 32'b00000000000000000000000000110110 
	Parameter NR_ENTRIES bound to: 0 - type: integer 
WARNING: [Synth 8-3848] Net req_port_o[data_wuser] in module/entity ptw does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/mmu_sv39/ptw.sv:39]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/mmu_sv39/mmu.sv:229]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/mmu_sv39/mmu.sv:259]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/mmu_sv39/mmu.sv:266]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/mmu_sv39/mmu.sv:280]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/mmu_sv39/mmu.sv:285]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/mmu_sv39/mmu.sv:402]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/mmu_sv39/mmu.sv:410]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/mmu_sv39/mmu.sv:422]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/mmu_sv39/mmu.sv:430]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/mmu_sv39/mmu.sv:451]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/mmu_sv39/mmu.sv:458]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/mmu_sv39/mmu.sv:471]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/mmu_sv39/mmu.sv:476]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[reserved] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/mmu_sv39/mmu.sv:518]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[rsw] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/mmu_sv39/mmu.sv:518]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[a] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/mmu_sv39/mmu.sv:518]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[g] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/mmu_sv39/mmu.sv:518]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[x] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/mmu_sv39/mmu.sv:518]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[r] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/mmu_sv39/mmu.sv:518]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[v] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/mmu_sv39/mmu.sv:518]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/load_store_unit.sv:384]
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/amo_buffer.sv:54]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:116]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/store_unit.sv:220]
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
WARNING: [Synth 8-5858] RAM speculative_queue_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM commit_queue_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM speculative_queue_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM commit_queue_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3848] Net req_port_o[data_wuser] in module/entity store_buffer does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/store_buffer.sv:49]
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter LDBUF_FALLTHROUGH bound to: 1'b0 
	Parameter REQ_ID_BITS bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM ldbuf_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3848] Net req_port_o[data_wuser] in module/entity load_unit does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/load_unit.sv:72]
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter Depth bound to: 32'b00000000000000000000000000000000 
	Parameter Depth bound to: 32'b00000000000000000000000000000000 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/load_store_unit.sv:693]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/load_store_unit.sv:702]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/load_store_unit.sv:715]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/load_store_unit.sv:724]
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3848] Net csr_hs_ld_st_inst_o in module/entity load_store_unit does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/load_store_unit.sv:91]
WARNING: [Synth 8-3848] Net x_ready_o in module/entity ex_stage does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/ex_stage.sv:127]
WARNING: [Synth 8-3848] Net x_we_o in module/entity ex_stage does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/ex_stage.sv:139]
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter AsidWidth bound to: 32'sb00000000000000000000000000010000 
	Parameter VmidWidth bound to: 32'sb00000000000000000000000000001110 
	Parameter MHPMCounterNum bound to: 32'b00000000000000000000000000000110 
	Parameter IsaCode bound to: 64'b1000000000000000000000000000000000000000101101000001000100101101 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:915]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:1120]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:1120]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:1208]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:1339]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:1789]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:1832]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:1916]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:1925]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:1942]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:1947]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:1954]
WARNING: [Synth 8-5858] RAM pmpcfg_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pmpcfg_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element mintstatus_q_reg[mil] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2432]
WARNING: [Synth 8-6014] Unused sequential element mintstatus_q_reg[wpri] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2432]
WARNING: [Synth 8-6014] Unused sequential element mintstatus_q_reg[sil] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2432]
WARNING: [Synth 8-6014] Unused sequential element mintstatus_q_reg[uil] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2432]
WARNING: [Synth 8-6014] Unused sequential element mintthresh_q_reg[th] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2433]
	Parameter CVA6Cfg[NrCommitPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 5 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 1 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 2 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b1 
	Parameter CVA6Cfg[XF16] bound to: 1'b1 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b1 
	Parameter CVA6Cfg[RVA] bound to: 1'b1 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b1 
	Parameter CVA6Cfg[RVC] bound to: 1'b1 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b1 
	Parameter CVA6Cfg[RVD] bound to: 1'b1 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b1 
	Parameter CVA6Cfg[NSX] bound to: 1'b1 
	Parameter CVA6Cfg[FLen] bound to: 64 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 5 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b1 
	Parameter CVA6Cfg[RVS] bound to: 1'b1 
	Parameter CVA6Cfg[RVU] bound to: 1'b1 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000100000001000 
	Parameter CVA6Cfg[RASDepth] bound to: 2 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 32 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 128 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b1 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 2 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 7 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b1 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element fence_active_q_reg was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/controller.sv:413]
WARNING: [Synth 8-5788] Register rst_addr_q_reg in module controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/controller.sv:415]
WARNING: [Synth 8-5858] RAM dcache_req_ports_cache_ex_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dcache_req_ports_cache_acc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3848] Net cvxif_resp[x_compressed_ready] in module/entity cva6 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cva6.sv:264]
WARNING: [Synth 8-3848] Net cvxif_resp[x_compressed_resp][instr] in module/entity cva6 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cva6.sv:264]
WARNING: [Synth 8-3848] Net cvxif_resp[x_compressed_resp][accept] in module/entity cva6 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cva6.sv:264]
WARNING: [Synth 8-3848] Net cvxif_resp[x_issue_ready] in module/entity cva6 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cva6.sv:264]
WARNING: [Synth 8-3848] Net cvxif_resp[x_issue_resp][accept] in module/entity cva6 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cva6.sv:264]
WARNING: [Synth 8-3848] Net cvxif_resp[x_issue_resp][writeback] in module/entity cva6 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cva6.sv:264]
WARNING: [Synth 8-3848] Net cvxif_resp[x_issue_resp][dualwrite] in module/entity cva6 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cva6.sv:264]
WARNING: [Synth 8-3848] Net cvxif_resp[x_issue_resp][dualread] in module/entity cva6 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cva6.sv:264]
WARNING: [Synth 8-3848] Net cvxif_resp[x_issue_resp][loadstore] in module/entity cva6 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cva6.sv:264]
WARNING: [Synth 8-3848] Net cvxif_resp[x_issue_resp][exc] in module/entity cva6 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cva6.sv:264]
WARNING: [Synth 8-3848] Net cvxif_resp[x_mem_valid] in module/entity cva6 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cva6.sv:264]
WARNING: [Synth 8-3848] Net cvxif_resp[x_mem_req][id] in module/entity cva6 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cva6.sv:264]
WARNING: [Synth 8-3848] Net cvxif_resp[x_mem_req][addr] in module/entity cva6 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cva6.sv:264]
WARNING: [Synth 8-3848] Net cvxif_resp[x_mem_req][mode] in module/entity cva6 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cva6.sv:264]
WARNING: [Synth 8-3848] Net cvxif_resp[x_mem_req][we] in module/entity cva6 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cva6.sv:264]
WARNING: [Synth 8-3848] Net cvxif_resp[x_mem_req][size] in module/entity cva6 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cva6.sv:264]
WARNING: [Synth 8-3848] Net cvxif_resp[x_mem_req][wdata] in module/entity cva6 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cva6.sv:264]
WARNING: [Synth 8-3848] Net cvxif_resp[x_mem_req][last] in module/entity cva6 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cva6.sv:264]
WARNING: [Synth 8-3848] Net cvxif_resp[x_mem_req][spec] in module/entity cva6 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cva6.sv:264]
WARNING: [Synth 8-3848] Net cvxif_resp[x_result_valid] in module/entity cva6 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cva6.sv:264]
WARNING: [Synth 8-3848] Net cvxif_resp[x_result][id] in module/entity cva6 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cva6.sv:264]
WARNING: [Synth 8-3848] Net cvxif_resp[x_result][data] in module/entity cva6 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cva6.sv:264]
WARNING: [Synth 8-3848] Net cvxif_resp[x_result][rd] in module/entity cva6 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cva6.sv:264]
WARNING: [Synth 8-3848] Net cvxif_resp[x_result][we] in module/entity cva6 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cva6.sv:264]
WARNING: [Synth 8-3848] Net cvxif_resp[x_result][exc] in module/entity cva6 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cva6.sv:264]
WARNING: [Synth 8-3848] Net cvxif_resp[x_result][exccode] in module/entity cva6 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/cva6.sv:264]
	Parameter AxiMaxReads bound to: 32'b00000000000000000000000000000010 
	Parameter AxiSlvPortDataWidth bound to: 64 - type: integer 
	Parameter AxiMstPortDataWidth bound to: 32'b00000000000000000000000010000000 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter AxiMaxReads bound to: 32'b00000000000000000000000000000010 
	Parameter AxiSlvPortDataWidth bound to: 64 - type: integer 
	Parameter AxiMstPortDataWidth bound to: 32'b00000000000000000000000010000000 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter TranIdWidth bound to: 1 - type: integer 
	Parameter AxiSlvPortStrbWidth bound to: 8 - type: integer 
	Parameter AxiMstPortStrbWidth bound to: 16 - type: integer 
	Parameter AxiSlvPortMaxSize bound to: 3 - type: integer 
	Parameter AxiMstPortMaxSize bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_upsizer.sv:384]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_upsizer.sv:442]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_upsizer.sv:502]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_upsizer.sv:511]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_upsizer.sv:384]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_upsizer.sv:442]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_upsizer.sv:502]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_upsizer.sv:511]
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter Resp bound to: 2'b10 
	Parameter RespWidth bound to: 64 - type: integer 
	Parameter RespData bound to: 64'b1100101000010001101010110001111010111010110111001010101100011110 
	Parameter ATOPs bound to: 1'b1 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000001 
	Parameter COUNTER_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:116]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:116]
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter AtopSupport bound to: 1'b1 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000010 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000010 
	Parameter AxiLookBits bound to: 4 - type: integer 
	Parameter UniqueIds bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000001 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter AtopSupport bound to: 1'b1 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000010 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000010 
	Parameter AxiLookBits bound to: 4 - type: integer 
	Parameter UniqueIds bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000001 
	Parameter IdCounterWidth bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdBits bound to: 4 - type: integer 
	Parameter CounterWidth bound to: 32'b00000000000000000000000000000001 
	Parameter NoCounters bound to: 32'b00000000000000000000000000010000 
WARNING: [Synth 8-5858] RAM mst_reqs_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_upsizer.sv:620]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_upsizer.sv:629]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_upsizer.sv:588]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_dw_upsizer.sv:678]
WARNING: [Synth 8-5858] RAM mst_ar_tran_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM slv_r_tran_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Common 17-14] Message 'Synth 8-5858' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MaxTxns bound to: 32'b00000000000000000000000000000100 
	Parameter AddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter L1LineWidth bound to: 32'b00000000000000000000000000100000 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter VLEN bound to: 32'b00000000000000000000000010000000 
	Parameter FPUSupport bound to: 3'b111 
	Parameter FPExtSupport bound to: 1'b1 
	Parameter FixPtSupport bound to: 1'b1 
	Parameter AxiDataWidth bound to: 32'b00000000000000000000000010000000 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter NrPEs bound to: 32'b00000000000000000000000000001000 
	Parameter VLENB bound to: 32'b00000000000000000000000000010000 
	Parameter MaxVLenPerLane bound to: 32'b00000000000000000000000000100000 
	Parameter MaxVLenBPerLane bound to: 32'b00000000000000000000000000000100 
	Parameter VRFSizePerLane bound to: 32'b00000000000000000000010000000000 
	Parameter VRFBSizePerLane bound to: 32'b00000000000000000000000010000000 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter VLEN bound to: 32'b00000000000000000000000010000000 
	Parameter FPUSupport bound to: 3'b111 
	Parameter FPExtSupport bound to: 1'b1 
	Parameter FixPtSupport bound to: 1'b1 
	Parameter VLENB bound to: 32'b00000000000000000000000000010000 
	Parameter MaxVLenPerLane bound to: 32'b00000000000000000000000000100000 
	Parameter MaxVLenBPerLane bound to: 32'b00000000000000000000000000000100 
	Parameter VRFSizePerLane bound to: 32'b00000000000000000000010000000000 
	Parameter VRFBSizePerLane bound to: 32'b00000000000000000000000010000000 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:116]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/lane_sequencer.sv:613]
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter VLEN bound to: 32'b00000000000000000000000010000000 
	Parameter NrBanks bound to: 32'b00000000000000000000000000001000 
	Parameter NrMasters bound to: 14 - type: integer 
	Parameter NumIn bound to: 32'b00000000000000000000000000000111 
	Parameter DataWidth bound to: 32'b00000000000000000000000001010100 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000111 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000001010100 
	Parameter ExtPrio bound to: 1'b1 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter NrBanks bound to: 32'b00000000000000000000000000001000 
	Parameter VRFSize bound to: 32'b00000000000000000000010000000000 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
	Parameter NumWords bound to: 32'b00000000000000000000000000000010 
	Parameter IS_FUNCTIONAL bound to: 1'b1 
	Parameter NumWords bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter ByteWidth bound to: 8 - type: integer 
	Parameter NumPorts bound to: 32'b00000000000000000000000000000001 
	Parameter Latency bound to: 1 - type: integer 
	Parameter SimInit bound to: zeros - type: string 
	Parameter PrintSimCfg bound to: 1'b0 
	Parameter ImplKey bound to: none - type: string 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000000001 
	Parameter BeWidth bound to: 32'b00000000000000000000000000001000 
	Parameter BytesPerByte bound to: 32'b00000000000000000000000000000001 
	Parameter ByteWidthAligned bound to: 32'b00000000000000000000000000001000 
	Parameter DataWidthAligned bound to: 32'b00000000000000000000000001000000 
	Parameter Size bound to: 32'b00000000000000000000000010000000 
	Parameter MEMORY_SIZE bound to: 128 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 128 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 64 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 2 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 64 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 1 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 64 - type: integer 
	Parameter rstb_loop_iter bound to: 64 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[4].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[5].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[6].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[7].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
	Parameter NumInp bound to: 32'b00000000000000000000000000001000 
	Parameter NumOut bound to: 32'b00000000000000000000000000001001 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter OutSpillReg bound to: 1'b0 
	Parameter ExtPrio bound to: 0 - type: integer 
	Parameter AxiVldRdy bound to: -1 - type: integer 
	Parameter LockIn bound to: 1 - type: integer 
	Parameter SelWidth bound to: 32'b00000000000000000000000000000100 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
	Parameter N_OUP bound to: 32'b00000000000000000000000000001001 
	Parameter LOG_N_OUP bound to: 32'b00000000000000000000000000000100 
	Parameter NumIn bound to: 32'b00000000000000000000000000001000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter VLEN bound to: 32'b00000000000000000000000010000000 
	Parameter FPUSupport bound to: 3'b111 
	Parameter CmdBufDepth bound to: 32'b00000000000000000000000000000100 
	Parameter DataBufDepth bound to: 32'b00000000000000000000000000000101 
	Parameter NrSlaves bound to: 32'b00000000000000000000000000000001 
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter VLEN bound to: 32'b00000000000000000000000010000000 
	Parameter FPUSupport bound to: 3'b111 
	Parameter SupportIntExt2 bound to: 1'b1 
	Parameter SupportIntExt4 bound to: 1'b1 
	Parameter SupportIntExt8 bound to: 1'b1 
	Parameter SupportReduct bound to: 1'b1 
	Parameter SupportNtrVal bound to: 1'b0 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000101 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000011 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/operand_queue.sv:195]
	Parameter CmdBufDepth bound to: 32'b00000000000000000000000000000100 
	Parameter DataBufDepth bound to: 32'b00000000000000000000000000000101 
	Parameter NrSlaves bound to: 32'b00000000000000000000000000000001 
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter VLEN bound to: 32'b00000000000000000000000010000000 
	Parameter FPUSupport bound to: 3'b111 
	Parameter SupportIntExt2 bound to: 1'b1 
	Parameter SupportIntExt4 bound to: 1'b1 
	Parameter SupportIntExt8 bound to: 1'b1 
	Parameter SupportReduct bound to: 1'b1 
	Parameter SupportNtrVal bound to: 1'b1 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/operand_queue.sv:195]
	Parameter CmdBufDepth bound to: 32'b00000000000000000000000000000100 
	Parameter DataBufDepth bound to: 32'b00000000000000000000000000000101 
	Parameter NrSlaves bound to: 32'b00000000000000000000000000000001 
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter VLEN bound to: 32'b00000000000000000000000010000000 
	Parameter FPUSupport bound to: 3'b111 
	Parameter SupportIntExt2 bound to: 1'b1 
	Parameter SupportIntExt4 bound to: 1'b0 
	Parameter SupportIntExt8 bound to: 1'b0 
	Parameter SupportReduct bound to: 1'b1 
	Parameter SupportNtrVal bound to: 1'b0 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/operand_queue.sv:195]
	Parameter CmdBufDepth bound to: 32'b00000000000000000000000000000100 
	Parameter DataBufDepth bound to: 32'b00000000000000000000000000000101 
	Parameter NrSlaves bound to: 32'b00000000000000000000000000000001 
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter VLEN bound to: 32'b00000000000000000000000010000000 
	Parameter FPUSupport bound to: 3'b111 
	Parameter SupportIntExt2 bound to: 1'b1 
	Parameter SupportIntExt4 bound to: 1'b0 
	Parameter SupportIntExt8 bound to: 1'b0 
	Parameter SupportReduct bound to: 1'b1 
	Parameter SupportNtrVal bound to: 1'b1 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/operand_queue.sv:195]
	Parameter CmdBufDepth bound to: 32'b00000000000000000000000000000101 
	Parameter DataBufDepth bound to: 32'b00000000000000000000000000000010 
	Parameter NrSlaves bound to: 32'b00000000000000000000000000000001 
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter VLEN bound to: 32'b00000000000000000000000010000000 
	Parameter FPUSupport bound to: 3'b111 
	Parameter SupportIntExt2 bound to: 1'b0 
	Parameter SupportIntExt4 bound to: 1'b0 
	Parameter SupportIntExt8 bound to: 1'b0 
	Parameter SupportReduct bound to: 1'b0 
	Parameter SupportNtrVal bound to: 1'b0 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000101 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000011 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000101 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
	Parameter CmdBufDepth bound to: 32'b00000000000000000000000000000100 
	Parameter DataBufDepth bound to: 32'b00000000000000000000000000000010 
	Parameter NrSlaves bound to: 32'b00000000000000000000000000000001 
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter VLEN bound to: 32'b00000000000000000000000010000000 
	Parameter FPUSupport bound to: 3'b111 
	Parameter SupportIntExt2 bound to: 1'b0 
	Parameter SupportIntExt4 bound to: 1'b0 
	Parameter SupportIntExt8 bound to: 1'b0 
	Parameter SupportReduct bound to: 1'b0 
	Parameter SupportNtrVal bound to: 1'b0 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
	Parameter CmdBufDepth bound to: 32'b00000000000000000000000000000001 
	Parameter DataBufDepth bound to: 32'b00000000000000000000000000000001 
	Parameter NrSlaves bound to: 32'b00000000000000000000000000000001 
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter VLEN bound to: 32'b00000000000000000000000010000000 
	Parameter FPUSupport bound to: 3'b111 
	Parameter SupportIntExt2 bound to: 1'b1 
	Parameter SupportIntExt4 bound to: 1'b1 
	Parameter SupportIntExt8 bound to: 1'b1 
	Parameter SupportReduct bound to: 1'b0 
	Parameter SupportNtrVal bound to: 1'b0 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:116]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:116]
	Parameter CmdBufDepth bound to: 32'b00000000000000000000000000000001 
	Parameter DataBufDepth bound to: 32'b00000000000000000000000000000001 
	Parameter NrSlaves bound to: 32'b00000000000000000000000000000001 
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter VLEN bound to: 32'b00000000000000000000000010000000 
	Parameter FPUSupport bound to: 3'b111 
	Parameter SupportIntExt2 bound to: 1'b0 
	Parameter SupportIntExt4 bound to: 1'b0 
	Parameter SupportIntExt8 bound to: 1'b0 
	Parameter SupportReduct bound to: 1'b0 
	Parameter SupportNtrVal bound to: 1'b0 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter VLEN bound to: 32'b00000000000000000000000010000000 
	Parameter FPUSupport bound to: 3'b111 
	Parameter FPExtSupport bound to: 1'b1 
	Parameter FixPtSupport bound to: 1'b1 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter VLEN bound to: 32'b00000000000000000000000010000000 
	Parameter FixPtSupport bound to: 1'b1 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
	Parameter VInsnQueueDepth bound to: 4 - type: integer 
	Parameter ResultQueueDepth bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter FixPtSupport bound to: 1'b1 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][3][use_vd_op] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][3][vd] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][3][use_vd] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][3][swap_vs2_vd_op] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][3][fp_rm] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][3][wide_fp_imm] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][3][cvt_resize] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][3][vstart] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][3][vtype][vill] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][3][vtype][vma] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][3][vtype][vta] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][3][vtype][vlmul] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][2][use_vd_op] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][2][vd] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][2][use_vd] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][2][swap_vs2_vd_op] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][2][fp_rm] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][2][wide_fp_imm] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][2][cvt_resize] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][2][vstart] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][2][vtype][vill] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][2][vtype][vma] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][2][vtype][vta] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][2][vtype][vlmul] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][use_vd_op] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][vd] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][use_vd] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][swap_vs2_vd_op] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][fp_rm] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][wide_fp_imm] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][cvt_resize] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][vstart] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][vtype][vill] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][vtype][vma] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][vtype][vta] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][vtype][vlmul] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][0][use_vd_op] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][0][vd] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][0][use_vd] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][0][swap_vs2_vd_op] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][0][fp_rm] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][0][wide_fp_imm] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][0][cvt_resize] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][0][vstart] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][0][vtype][vill] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][0][vtype][vma] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][0][vtype][vta] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][0][vtype][vlmul] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:103]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[use_vd_op] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:120]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[vd] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:120]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[use_vd] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:120]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[swap_vs2_vd_op] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:120]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[fp_rm] was removed.  [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/valu.sv:120]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter VLEN bound to: 32'b00000000000000000000000010000000 
	Parameter FPUSupport bound to: 3'b111 
	Parameter FPExtSupport bound to: 1'b1 
	Parameter FixPtSupport bound to: 1'b1 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
	Parameter VInsnQueueDepth bound to: 4 - type: integer 
	Parameter ResultQueueDepth bound to: 32'b00000000000000000000000000000010 
	Parameter NO_GLITCH bound to: 0 - type: integer 
	Parameter NO_GLITCH bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001010 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter WIDTH bound to: 32'b00000000000000000000000000010111 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter WIDTH bound to: 32'b00000000000000000000000000110100 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter Features[Width] bound to: 64 - type: integer 
	Parameter Features[EnableVectors] bound to: 1'b1 
	Parameter Features[EnableNanBox] bound to: 1'b1 
	Parameter Features[FpFmtMask] bound to: 6'b111000 
	Parameter Features[IntFmtMask] bound to: 4'b0111 
	Parameter Implementation[PipeRegs][0][0] bound to: 4 - type: integer 
	Parameter Implementation[PipeRegs][0][1] bound to: 5 - type: integer 
	Parameter Implementation[PipeRegs][0][2] bound to: 3 - type: integer 
	Parameter Implementation[PipeRegs][0][3] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][0][4] bound to: 3 - type: integer 
	Parameter Implementation[PipeRegs][0][5] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][1][0] bound to: 3 - type: integer 
	Parameter Implementation[PipeRegs][1][1] bound to: 3 - type: integer 
	Parameter Implementation[PipeRegs][1][2] bound to: 3 - type: integer 
	Parameter Implementation[PipeRegs][1][3] bound to: 3 - type: integer 
	Parameter Implementation[PipeRegs][1][4] bound to: 3 - type: integer 
	Parameter Implementation[PipeRegs][1][5] bound to: 3 - type: integer 
	Parameter Implementation[PipeRegs][2][0] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][1] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][2] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][3] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][4] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][5] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][3][0] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][3][1] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][3][2] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][3][3] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][3][4] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][3][5] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][4][0] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][4][1] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][4][2] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][4][3] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][4][4] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][4][5] bound to: 0 - type: integer 
	Parameter Implementation[UnitTypes][0][0] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][1] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][2] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][3] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][4] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][5] bound to: 2'b01 
	Parameter Implementation[UnitTypes][1][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][4] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][5] bound to: 2'b10 
	Parameter Implementation[UnitTypes][2][0] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][1] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][2] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][3] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][4] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][5] bound to: 2'b01 
	Parameter Implementation[UnitTypes][3][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][4] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][5] bound to: 2'b10 
	Parameter Implementation[UnitTypes][4][0] bound to: 2'b00 
	Parameter Implementation[UnitTypes][4][1] bound to: 2'b00 
	Parameter Implementation[UnitTypes][4][2] bound to: 2'b00 
	Parameter Implementation[UnitTypes][4][3] bound to: 2'b00 
	Parameter Implementation[UnitTypes][4][4] bound to: 2'b00 
	Parameter Implementation[UnitTypes][4][5] bound to: 2'b00 
	Parameter Implementation[PipeConfig] bound to: 2'b11 
	Parameter PulpDivsqrt bound to: 1'b1 
	Parameter TrueSIMDClass bound to: 1'b1 
	Parameter EnableSIMDMask bound to: 1'b1 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter StochasticRndImplementation[EnableRSR] bound to: 1'b0 
	Parameter StochasticRndImplementation[RsrPrecision] bound to: 12 - type: integer 
	Parameter StochasticRndImplementation[LfsrInternalPrecision] bound to: 32 - type: integer 
	Parameter NumLanes bound to: 32'b00000000000000000000000000000100 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_OPGROUPS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter OpGroup bound to: 3'b000 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b1 
	Parameter PulpDivsqrt bound to: 1'b1 
	Parameter FpFmtMask bound to: 6'b111000 
	Parameter IntFmtMask bound to: 4'b0111 
	Parameter FmtPipeRegs bound to: 192'b000000000000000000000000000001000000000000000000000000000000010100000000000000000000000000000011000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000000010 
	Parameter FmtUnitTypes bound to: 12'b010101010101 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b1 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter StochasticRndImplementation[EnableRSR] bound to: 1'b0 
	Parameter StochasticRndImplementation[RsrPrecision] bound to: 12 - type: integer 
	Parameter StochasticRndImplementation[LfsrInternalPrecision] bound to: 32 - type: integer 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000100 
	Parameter OpGroup bound to: 3'b000 
	Parameter FpFormat bound to: 3'b000 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b1 
	Parameter NumPipeRegs bound to: 4 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b1 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000010 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SIMD_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000010 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000010000 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumPipeRegs bound to: 4 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
	Parameter BIAS bound to: 32'b00000000000000000000000001111111 
	Parameter PRECISION_BITS bound to: 32'b00000000000000000000000000011000 
	Parameter LOWER_SUM_WIDTH bound to: 32'b00000000000000000000000000110011 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter EXP_WIDTH bound to: 32'b00000000000000000000000000001010 
	Parameter SHIFT_AMOUNT_WIDTH bound to: 32'b00000000000000000000000000000111 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_MID_REGS bound to: 2 - type: integer 
	Parameter NUM_OUT_REGS bound to: 1 - type: integer 
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'final_mantissa_reg' and it is trimmed from '25' to '24' bits. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_fma.sv:546]
	Parameter OpGroup bound to: 3'b000 
	Parameter FpFormat bound to: 3'b001 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b1 
	Parameter NumPipeRegs bound to: 5 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b1 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter SIMD_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000010 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000001000 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumPipeRegs bound to: 5 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter EXP_BITS bound to: 11 - type: integer 
	Parameter MAN_BITS bound to: 52 - type: integer 
	Parameter BIAS bound to: 32'b00000000000000000000001111111111 
	Parameter PRECISION_BITS bound to: 32'b00000000000000000000000000110101 
	Parameter LOWER_SUM_WIDTH bound to: 32'b00000000000000000000000001101101 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000111 
	Parameter EXP_WIDTH bound to: 32'b00000000000000000000000000001101 
	Parameter SHIFT_AMOUNT_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter NUM_INP_REGS bound to: 2 - type: integer 
	Parameter NUM_MID_REGS bound to: 2 - type: integer 
	Parameter NUM_OUT_REGS bound to: 1 - type: integer 
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'final_mantissa_reg' and it is trimmed from '54' to '53' bits. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_fma.sv:546]
	Parameter OpGroup bound to: 3'b000 
	Parameter FpFormat bound to: 3'b010 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b1 
	Parameter NumPipeRegs bound to: 3 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b1 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000100 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter SIMD_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000010 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000100000 
	Parameter FpFormat bound to: 3'b010 
	Parameter NumPipeRegs bound to: 3 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter EXP_BITS bound to: 5 - type: integer 
	Parameter MAN_BITS bound to: 10 - type: integer 
	Parameter BIAS bound to: 32'b00000000000000000000000000001111 
	Parameter PRECISION_BITS bound to: 32'b00000000000000000000000000001011 
	Parameter LOWER_SUM_WIDTH bound to: 32'b00000000000000000000000000011001 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter EXP_WIDTH bound to: 32'b00000000000000000000000000000111 
	Parameter SHIFT_AMOUNT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_MID_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 1 - type: integer 
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'final_mantissa_reg' and it is trimmed from '12' to '11' bits. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_fma.sv:546]
	Parameter NumIn bound to: 32'b00000000000000000000000000000110 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
	Parameter OpGroup bound to: 3'b001 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b1 
	Parameter PulpDivsqrt bound to: 1'b1 
	Parameter FpFmtMask bound to: 6'b111000 
	Parameter IntFmtMask bound to: 4'b0111 
	Parameter FmtPipeRegs bound to: 192'b000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter FmtUnitTypes bound to: 12'b101010101010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b1 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter StochasticRndImplementation[EnableRSR] bound to: 1'b0 
	Parameter StochasticRndImplementation[RsrPrecision] bound to: 12 - type: integer 
	Parameter StochasticRndImplementation[LfsrInternalPrecision] bound to: 32 - type: integer 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000100 
	Parameter OpGroup bound to: 3'b001 
	Parameter Width bound to: 64 - type: integer 
	Parameter FpFmtConfig bound to: 6'b111000 
	Parameter IntFmtConfig bound to: 4'b0111 
	Parameter EnableVectors bound to: 1'b1 
	Parameter PulpDivsqrt bound to: 1'b1 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000011 
	Parameter PipeConfig bound to: 2'b11 
	Parameter StochasticRndImplementation[EnableRSR] bound to: 1'b0 
	Parameter StochasticRndImplementation[RsrPrecision] bound to: 12 - type: integer 
	Parameter StochasticRndImplementation[LfsrInternalPrecision] bound to: 32 - type: integer 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_SIMD_LANES bound to: 32'b00000000000000000000000000000100 
	Parameter MAX_FP_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000100 
	Parameter NUM_DOTP_LANES bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter FMT_BITS bound to: 32'b00000000000000000000000000000011 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000111 
	Parameter FpFmtConfig bound to: 6'b111000 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000011 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 2 - type: integer 
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter FpFmtConfig bound to: 6'b101000 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000011 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 2 - type: integer 
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter FpFmtConfig bound to: 6'b001000 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000011 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 2 - type: integer 
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter OpGroup bound to: 3'b010 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b1 
	Parameter PulpDivsqrt bound to: 1'b1 
	Parameter FpFmtMask bound to: 6'b111000 
	Parameter IntFmtMask bound to: 4'b0111 
	Parameter FmtPipeRegs bound to: 192'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter FmtUnitTypes bound to: 12'b010101010101 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b1 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter StochasticRndImplementation[EnableRSR] bound to: 1'b0 
	Parameter StochasticRndImplementation[RsrPrecision] bound to: 12 - type: integer 
	Parameter StochasticRndImplementation[LfsrInternalPrecision] bound to: 32 - type: integer 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000100 
	Parameter OpGroup bound to: 3'b010 
	Parameter FpFormat bound to: 3'b000 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b1 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b1 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000010 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SIMD_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000010 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000010000 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter OpGroup bound to: 3'b010 
	Parameter FpFormat bound to: 3'b001 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b1 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b1 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter SIMD_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000010 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000001000 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter EXP_BITS bound to: 11 - type: integer 
	Parameter MAN_BITS bound to: 52 - type: integer 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter OpGroup bound to: 3'b010 
	Parameter FpFormat bound to: 3'b010 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b1 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b1 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000100 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter SIMD_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000010 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000100000 
	Parameter FpFormat bound to: 3'b010 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter EXP_BITS bound to: 5 - type: integer 
	Parameter MAN_BITS bound to: 10 - type: integer 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter OpGroup bound to: 3'b011 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b1 
	Parameter PulpDivsqrt bound to: 1'b1 
	Parameter FpFmtMask bound to: 6'b111000 
	Parameter IntFmtMask bound to: 4'b0111 
	Parameter FmtPipeRegs bound to: 192'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter FmtUnitTypes bound to: 12'b101010101010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b1 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter StochasticRndImplementation[EnableRSR] bound to: 1'b0 
	Parameter StochasticRndImplementation[RsrPrecision] bound to: 12 - type: integer 
	Parameter StochasticRndImplementation[LfsrInternalPrecision] bound to: 32 - type: integer 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000100 
	Parameter OpGroup bound to: 3'b011 
	Parameter Width bound to: 64 - type: integer 
	Parameter FpFmtConfig bound to: 6'b111000 
	Parameter IntFmtConfig bound to: 4'b0111 
	Parameter EnableVectors bound to: 1'b1 
	Parameter PulpDivsqrt bound to: 1'b1 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter StochasticRndImplementation[EnableRSR] bound to: 1'b0 
	Parameter StochasticRndImplementation[RsrPrecision] bound to: 12 - type: integer 
	Parameter StochasticRndImplementation[LfsrInternalPrecision] bound to: 32 - type: integer 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_SIMD_LANES bound to: 32'b00000000000000000000000000000100 
	Parameter MAX_FP_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000100 
	Parameter NUM_DOTP_LANES bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter FMT_BITS bound to: 32'b00000000000000000000000000000011 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000111 
	Parameter FpFmtConfig bound to: 6'b111000 
	Parameter IntFmtConfig bound to: 4'b0111 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter SUPER_FORMAT[exp_bits] bound to: 11 - type: integer 
	Parameter SUPER_FORMAT[man_bits] bound to: 52 - type: integer 
	Parameter SUPER_EXP_BITS bound to: 11 - type: integer 
	Parameter SUPER_MAN_BITS bound to: 52 - type: integer 
	Parameter SUPER_BIAS bound to: 32'b00000000000000000000001111111111 
	Parameter INT_MAN_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter INT_EXP_WIDTH bound to: 32'b00000000000000000000000000001100 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_MID_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter NUM_FP_STICKY bound to: 75 - type: integer 
	Parameter NUM_INT_STICKY bound to: 64 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_pkg.sv:95]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_pkg.sv:95]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_pkg.sv:95]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_pkg.sv:95]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_pkg.sv:95]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_pkg.sv:95]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_pkg.sv:95]
	Parameter FpFmtConfig bound to: 6'b001000 
	Parameter IntFmtConfig bound to: 4'b0100 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter SUPER_FORMAT[exp_bits] bound to: 5 - type: integer 
	Parameter SUPER_FORMAT[man_bits] bound to: 10 - type: integer 
	Parameter SUPER_EXP_BITS bound to: 5 - type: integer 
	Parameter SUPER_MAN_BITS bound to: 10 - type: integer 
	Parameter SUPER_BIAS bound to: 32'b00000000000000000000000000001111 
	Parameter INT_MAN_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter INT_EXP_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_MID_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter NUM_FP_STICKY bound to: 21 - type: integer 
	Parameter NUM_INT_STICKY bound to: 16 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_pkg.sv:95]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_pkg.sv:95]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_pkg.sv:95]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_pkg.sv:95]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_pkg.sv:95]
	Parameter AbsWidth bound to: 32'b00000000000000000000000000010000 
	Parameter EnableRSR bound to: 1'b0 
	Parameter RsrPrecision bound to: 32'b00000000000000000000000000001100 
	Parameter LfsrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter RstVal bound to: -1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_rounding.sv:83]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_pkg.sv:95]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_pkg.sv:95]
WARNING: [Synth 8-5856] 3D RAM fmt_conv_cpk_result_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter OpGroup bound to: 3'b100 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b1 
	Parameter PulpDivsqrt bound to: 1'b1 
	Parameter FpFmtMask bound to: 6'b111000 
	Parameter IntFmtMask bound to: 4'b0111 
	Parameter FmtPipeRegs bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FmtUnitTypes bound to: 12'b000000000000 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b1 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter StochasticRndImplementation[EnableRSR] bound to: 1'b0 
	Parameter StochasticRndImplementation[RsrPrecision] bound to: 12 - type: integer 
	Parameter StochasticRndImplementation[LfsrInternalPrecision] bound to: 32 - type: integer 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000100 
	Parameter NumIn bound to: 32'b00000000000000000000000000000101 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1112]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:957]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1196]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1203]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1112]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:957]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1196]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1203]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1112]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:957]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1196]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1203]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1112]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:957]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1196]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1203]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1237]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:957]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1322]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1328]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1237]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:957]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1322]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1328]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1362]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:957]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1447]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1453]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1470]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1470]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1470]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1470]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1470]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1470]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/include/ara_pkg.sv:1470]
	Parameter FixPtSupport bound to: 1'b1 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000001 
	Parameter ElementWidth bound to: 3'b011 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
WARNING: [Synth 8-87] always_comb on 'gen_p_mul_ew64.r_reg' did not result in combinational logic [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:173]
	Parameter FixPtSupport bound to: 1'b1 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000001 
	Parameter ElementWidth bound to: 3'b010 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
WARNING: [Synth 8-87] always_comb on 'gen_p_mul_ew32.r_reg' did not result in combinational logic [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:212]
	Parameter FixPtSupport bound to: 1'b1 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000001 
	Parameter ElementWidth bound to: 3'b001 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
WARNING: [Synth 8-87] always_comb on 'gen_p_mul_ew16.r_reg' did not result in combinational logic [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:249]
	Parameter FixPtSupport bound to: 1'b1 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000000 
	Parameter ElementWidth bound to: 3'b000 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_div.sv:170]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_div.sv:222]
	Parameter CVA6Cfg[NrCommitPorts] bound to: 0 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 0 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 0 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 0 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b0 
	Parameter CVA6Cfg[XF16] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b0 
	Parameter CVA6Cfg[RVA] bound to: 1'b0 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b0 
	Parameter CVA6Cfg[RVC] bound to: 1'b0 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b0 
	Parameter CVA6Cfg[RVD] bound to: 1'b0 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b0 
	Parameter CVA6Cfg[NSX] bound to: 1'b0 
	Parameter CVA6Cfg[FLen] bound to: 0 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 0 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b0 
	Parameter CVA6Cfg[RVS] bound to: 1'b0 
	Parameter CVA6Cfg[RVU] bound to: 1'b0 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[RASDepth] bound to: 0 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b0 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 0 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 0 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b0 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter STABLE_HANDSHAKE bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/vmfpu.sv:1375]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
WARNING: [Synth 8-3848] Net scan_data_o in module/entity lane does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/lane.sv:42]
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter VLEN bound to: 32'b00000000000000000000000010000000 
	Parameter FPUSupport bound to: 3'b111 
	Parameter FPExtSupport bound to: 1'b1 
	Parameter FixPtSupport bound to: 1'b1 
	Parameter VLENB bound to: 32'b00000000000000000000000000010000 
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000000111 
	Parameter PopcountWidth bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-3848] Net popcount_o in module/entity popcount__parameterized0 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/popcount.sv:27]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/ara_dispatcher.sv:337]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/ara_dispatcher.sv:1302]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/ara_dispatcher.sv:2485]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/ara_dispatcher.sv:2599]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/ara_dispatcher.sv:2798]
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter VLEN bound to: 32'b00000000000000000000000010000000 
	Parameter NrPEs bound to: 32'b00000000000000000000000000001000 
	Parameter InsnQueueDepth bound to: 224'b00000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000001 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter VLEN bound to: 32'b00000000000000000000000010000000 
	Parameter AxiDataWidth bound to: 32'b00000000000000000000000010000000 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter VLEN bound to: 32'b00000000000000000000000010000000 
	Parameter AxiDataWidth bound to: 32'b00000000000000000000000010000000 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter DataWidthB bound to: 32'b00000000000000000000000000001000 
	Parameter clog2_AxiStrobeWidth bound to: 4 - type: integer 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/vlsu/addrgen.sv:249]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/vlsu/addrgen.sv:639]
WARNING: [Synth 8-87] always_comb on 'addrgen_exception_o_reg[tval2]' did not result in combinational logic [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/vlsu/addrgen.sv:219]
WARNING: [Synth 8-87] always_comb on 'addrgen_exception_o_reg[tinst]' did not result in combinational logic [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/vlsu/addrgen.sv:219]
WARNING: [Synth 8-87] always_comb on 'addrgen_exception_o_reg[gva]' did not result in combinational logic [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/vlsu/addrgen.sv:219]
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter VLEN bound to: 32'b00000000000000000000000010000000 
	Parameter AxiDataWidth bound to: 32'b00000000000000000000000010000000 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter DataWidth bound to: 32'sb00000000000000000000000001000000 
	Parameter VInsnQueueDepth bound to: 4 - type: integer 
	Parameter ResultQueueDepth bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidthB bound to: 32'b00000000000000000000000000001000 
WARNING: [Synth 8-5856] 3D RAM result_queue_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM result_queue_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter VLEN bound to: 32'b00000000000000000000000010000000 
	Parameter AxiDataWidth bound to: 32'b00000000000000000000000010000000 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000001000000 
	Parameter DataWidth bound to: 32'sb00000000000000000000000001000000 
	Parameter DataWidthB bound to: 32'b00000000000000000000000000001000 
	Parameter VInsnQueueDepth bound to: 4 - type: integer 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter VLEN bound to: 32'b00000000000000000000000010000000 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
	Parameter VInsnQueueDepth bound to: 2 - type: integer 
	Parameter ResultQueueDepth bound to: 32'b00000000000000000000000000000010 
	Parameter NrLanes bound to: 4 - type: integer 
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter PopcountWidth bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-3848] Net popcount_o in module/entity popcount__parameterized1 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/popcount.sv:27]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
WARNING: [Synth 8-5856] 3D RAM result_queue_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM result_queue_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter NrLanes bound to: 32'b00000000000000000000000000000100 
	Parameter VLEN bound to: 32'b00000000000000000000000010000000 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
	Parameter VInsnQueueDepth bound to: 1 - type: integer 
	Parameter MaskQueueDepth bound to: 32'b00000000000000000000000000000010 
	Parameter ResultQueueDepth bound to: 32'b00000000000000000000000000000010 
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000100000000 
	Parameter PopcountWidth bound to: 32'b00000000000000000000000000001001 
WARNING: [Synth 8-3848] Net popcount_o in module/entity popcount__parameterized2 does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/popcount.sv:27]
	Parameter WIDTH bound to: 32'b00000000000000000000000100000000 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000001000 
WARNING: [Synth 8-5856] 3D RAM mask_queue_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM result_queue_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM mask_queue_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM result_queue_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'trimmed_stride_reg' and it is trimmed from '64' to '8' bits. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/masku/masku.sv:676]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net scan_data_o in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/ara.sv:42]
	Parameter SlvAxiIDWidth bound to: 4 - type: integer 
	Parameter NoSlvPorts bound to: 32'b00000000000000000000000000000010 
	Parameter MaxWTrans bound to: 8 - type: integer 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b1 
	Parameter SpillB bound to: 1'b1 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b1 
	Parameter MstIdxBits bound to: 32'b00000000000000000000000000000001 
	Parameter MstAxiIDWidth bound to: 32'b00000000000000000000000000000101 
	Parameter NoBus bound to: 1 - type: integer 
	Parameter AxiIdWidthSlvPort bound to: 4 - type: integer 
	Parameter AxiIdWidthMstPort bound to: 32'b00000000000000000000000000000101 
	Parameter PreIdWidth bound to: 32'b00000000000000000000000000000001 
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000011 
	Parameter FifoDepth bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net scan_data_o in module/entity ara_system does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/ara_system.sv:55]
WARNING: [Synth 8-3848] Net scan_data_o in module/entity ara_soc does not have driver. [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/ara_soc.sv:42]
WARNING: [Synth 8-7023] instance 'i_ara_soc' of module 'ara_soc' has 15 connections declared, but only 14 given [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/ARA-SOC_viv/xilinx_ara_soc.sv:65]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter RATIO bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 10 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Downloads/apb_uart-master/src/apb_uart.sv:740]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Downloads/apb_uart-master/src/apb_uart.sv:787]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Downloads/apb_uart-master/src/apb_uart.sv:880]
WARNING: [Synth 8-3331] design uart_receiver has unconnected port RXCLEAR
WARNING: [Synth 8-3331] design uart_receiver has unconnected port STB
WARNING: [Synth 8-3331] design uart_transmitter has unconnected port CLEAR
WARNING: [Synth 8-3331] design uart_interrupt has unconnected port LSR[0]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[31]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[30]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[29]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[28]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[27]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[26]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[25]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[24]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[23]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[22]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[21]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[20]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[19]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[18]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[17]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[16]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[15]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[14]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[13]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[12]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[11]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[10]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[9]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[8]
WARNING: [Synth 8-3331] design axi_id_prepend has unconnected port mst_b_chans_i[0][id][4]
WARNING: [Synth 8-3331] design axi_id_prepend has unconnected port mst_r_chans_i[0][id][4]
WARNING: [Synth 8-3331] design rr_arb_tree__parameterized6 has unconnected port rr_i[0]
WARNING: [Synth 8-3331] design fifo_v3__parameterized38 has unconnected port testmode_i
WARNING: [Synth 8-3331] design rr_arb_tree__parameterized24 has unconnected port rr_i[0]
WARNING: [Synth 8-3331] design simd_mul__parameterized2 has unconnected port clk_i
WARNING: [Synth 8-3331] design simd_mul__parameterized2 has unconnected port rst_ni
WARNING: [Synth 8-3331] design stream_register__parameterized1 has unconnected port testmode_i
WARNING: [Synth 8-3331] design rr_arb_tree__parameterized22 has unconnected port rr_i[2]
WARNING: [Synth 8-3331] design rr_arb_tree__parameterized22 has unconnected port rr_i[1]
WARNING: [Synth 8-3331] design rr_arb_tree__parameterized22 has unconnected port rr_i[0]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[31]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[30]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[29]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[28]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[27]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[26]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[25]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[24]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[23]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[22]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[21]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[20]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[19]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[18]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[17]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[16]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[15]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[14]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[13]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[12]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[11]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[10]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[9]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[8]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[7]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[6]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[5]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[4]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[3]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[2]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[1]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port hart_id_i[0]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][63]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][62]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][61]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][60]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][59]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][58]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][57]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][56]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][55]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][54]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][53]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][52]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][51]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][50]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][49]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][48]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][47]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][46]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][45]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][44]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][43]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][42]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][41]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][40]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][39]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][38]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][37]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][36]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized8 has unconnected port operands_i[2][35]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3246.781 ; gain = 1641.703 ; free physical = 21304 ; free virtual = 26770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3246.781 ; gain = 1641.703 ; free physical = 21478 ; free virtual = 26943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3246.781 ; gain = 1641.703 ; free physical = 21478 ; free virtual = 26943
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/constrs_1/imports/asus/Documents/archived-ara-soc/ara-feat-fpga/fpga/constraints/ara.xdc]
Finished Parsing XDC File [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/constrs_1/imports/asus/Documents/archived-ara-soc/ara-feat-fpga/fpga/constraints/ara.xdc]
Parsing XDC File [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/constrs_1/imports/asus/Downloads/Genesys-2-Master.xdc]
Finished Parsing XDC File [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/constrs_1/imports/asus/Downloads/Genesys-2-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/constrs_1/imports/asus/Downloads/Genesys-2-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xilinx_ara_soc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xilinx_ara_soc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4778.133 ; gain = 0.000 ; free physical = 19606 ; free virtual = 25063
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.44 . Memory (MB): peak = 4778.133 ; gain = 0.000 ; free physical = 19606 ; free virtual = 25063
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:11 ; elapsed = 00:01:01 . Memory (MB): peak = 4778.133 ; gain = 3173.055 ; free physical = 21226 ; free virtual = 26687
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:11 ; elapsed = 00:01:01 . Memory (MB): peak = 4778.133 ; gain = 3173.055 ; free physical = 21226 ; free virtual = 26687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:01 . Memory (MB): peak = 4778.133 ; gain = 3173.055 ; free physical = 21226 ; free virtual = 26687
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_state_q_reg' in module 'axi_atop_filter'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_q_reg' in module 'axi_atop_filter'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/delta_counter.sv:59]
INFO: [Synth 8-802] inferred FSM for state register 'r_state_q_reg' in module 'axi_atop_filter__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_q_reg' in module 'axi_atop_filter__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_q_reg' in module 'axi_atop_filter__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_q_reg' in module 'axi_atop_filter__parameterized1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/delta_counter.sv:59]
INFO: [Synth 8-802] inferred FSM for state register 'r_state_q_reg' in module 'axi_atop_filter__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_q_reg' in module 'axi_atop_filter__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'cva6_icache'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'wt_dcache_missunit'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'wt_dcache_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_q_reg' in module 'axi_shim'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/delta_counter.sv:59]
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "instruction_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "instruction_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "instruction_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "imm_select" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "check_fprm" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "illegal_instr_non_bm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_instr_non_bm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "instruction_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "instruction_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "instruction_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "imm_select" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "check_fprm" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "illegal_instr_non_bm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_instr_non_bm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "instruction_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instruction_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instruction_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instruction_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instruction_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][OF]' into 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][DZ]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_fma.sv:466]
INFO: [Synth 8-4471] merging register 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][UF]' into 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][DZ]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_fma.sv:466]
INFO: [Synth 8-4471] merging register 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][NX]' into 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][DZ]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_fma.sv:466]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_fma.sv:332]
INFO: [Synth 8-4471] merging register 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][OF]' into 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][DZ]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_fma.sv:466]
INFO: [Synth 8-4471] merging register 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][UF]' into 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][DZ]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_fma.sv:466]
INFO: [Synth 8-4471] merging register 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][NX]' into 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][DZ]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_fma.sv:466]
INFO: [Synth 8-4471] merging register 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][OF]' into 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][DZ]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_fma.sv:466]
INFO: [Synth 8-4471] merging register 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][UF]' into 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][DZ]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_fma.sv:466]
INFO: [Synth 8-4471] merging register 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][NX]' into 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][DZ]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_fma.sv:466]
INFO: [Synth 8-4471] merging register 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][OF]' into 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][DZ]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_fma.sv:466]
INFO: [Synth 8-4471] merging register 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][UF]' into 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][DZ]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_fma.sv:466]
INFO: [Synth 8-4471] merging register 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][NX]' into 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][DZ]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_fma.sv:466]
INFO: [Synth 8-5546] ROM "State_ctl_S" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "State_ctl_S" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "State_ctl_S" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "State_ctl_S" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "State_ctl_S" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "State_ctl_S" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "C_BIAS_AONE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_HALF_BIAS" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'fpnew_divsqrt_multi'
INFO: [Synth 8-5587] ROM size for "get_opgroup4" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "fpu_gen.replicate_c" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fpu_gen.check_ah" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/serdiv.sv:158]
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'serdiv'
INFO: [Synth 8-802] inferred FSM for state register 'ptw_lvl_q_reg' in module 'ptw'
INFO: [Synth 8-5546] ROM "amo_op_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extract_transfer_size0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'load_unit'
INFO: [Synth 8-5546] ROM "extract_transfer_size1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extract_transfer_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'mstatus_q_reg[uxl][1:0]' into 'mstatus_q_reg[sxl][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2146]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[15][reserved][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[15][access_type][x]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[15][access_type][w]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[15][access_type][r]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[14][locked]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[14][reserved][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[14][addr_mode][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[14][access_type][x]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[14][access_type][w]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[14][access_type][r]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[13][locked]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[13][reserved][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[13][addr_mode][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[13][access_type][x]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[13][access_type][w]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[13][access_type][r]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[12][locked]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[12][reserved][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[12][addr_mode][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[12][access_type][x]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[12][access_type][w]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[12][access_type][r]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[11][locked]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[11][reserved][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[11][addr_mode][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[11][access_type][x]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[11][access_type][w]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[11][access_type][r]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[10][locked]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[10][reserved][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[10][addr_mode][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[10][access_type][x]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[10][access_type][w]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[10][access_type][r]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[9][locked]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[9][reserved][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[9][addr_mode][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[9][access_type][x]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[9][access_type][w]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[9][access_type][r]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[8][locked]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[8][reserved][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[8][addr_mode][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[8][access_type][x]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[8][access_type][w]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[8][access_type][r]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[7][locked]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[7][reserved][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[7][addr_mode][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[7][access_type][x]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[7][access_type][w]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[7][access_type][r]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[6][locked]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[6][reserved][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[6][addr_mode][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[6][access_type][x]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[6][access_type][w]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[6][access_type][r]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[5][locked]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[5][reserved][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[5][addr_mode][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[5][access_type][x]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[5][access_type][w]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[5][access_type][r]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[4][locked]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[4][reserved][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[4][addr_mode][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[4][access_type][x]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[4][access_type][w]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[4][access_type][r]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[3][locked]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[3][reserved][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[3][addr_mode][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[3][access_type][x]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[3][access_type][w]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[3][access_type][r]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[2][locked]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[2][reserved][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[2][addr_mode][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[2][access_type][x]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[2][access_type][w]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[2][access_type][r]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[1][locked]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[1][reserved][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[1][addr_mode][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[1][access_type][x]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[1][access_type][w]' into 'pmpcfg_q_reg[15][locked]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/csr_regfile.sv:2495]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "perf_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mstatus_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dpc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcounteren_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fiom_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcache_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcountinhibit_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "acc_cons_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fence_t_pad_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "medeleg_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mideleg_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stvec_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scounteren_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "perf_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mstatus_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dpc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcounteren_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fiom_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcache_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcountinhibit_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "acc_cons_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fence_t_pad_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "medeleg_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mideleg_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stvec_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scounteren_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/delta_counter.sv:59]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/delta_counter.sv:59]
INFO: [Synth 8-802] inferred FSM for state register 'fence_t_state_q_reg' in module 'controller'
INFO: [Synth 8-5544] ROM "fence_t_state_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fence_t_state_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_state_q_reg' in module 'axi_atop_filter__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_q_reg' in module 'axi_atop_filter__parameterized3'
INFO: [Synth 8-5546] ROM "ara_req_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ara_req_d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ara_req_d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ara_req_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ara_req_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "ara_req_d" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "ara_req_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ara_req_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rs_lmul_cnt_limit_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "eew_valid_d0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "eew_valid_d0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ara_req_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ara_req_d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ara_req_d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ara_req_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ara_req_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "ara_req_d" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "ara_req_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ara_req_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rs_lmul_cnt_limit_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "eew_valid_d0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "eew_valid_d0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "skip_lmul_checks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "skip_lmul_checks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "skip_vs1_lmul_checks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "skip_lmul_checks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "skip_lmul_checks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_insn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_insn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_insn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ara_req_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ara_req_d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ara_req_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ara_req_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ara_req_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ara_req_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ara_req_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ara_req_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ara_req_d" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "next_lmul1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/vlsu/addrgen.sv:295]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_pkg.sv:210]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/axi/src/axi_pkg.sv:210]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/masku/masku.sv:1093]
INFO: [Synth 8-5544] ROM "shuffle_index273" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index274" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index275" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index276" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index277" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index278" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index279" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index280" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index281" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index282" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index283" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index284" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index285" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index286" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index287" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index288" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index289" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index290" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index291" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index292" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index293" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index294" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index295" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index296" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index297" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index298" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index299" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index300" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index301" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index302" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index303" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index304" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index305" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index306" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index307" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index308" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index309" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index310" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index311" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index312" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index313" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index314" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index315" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index316" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index317" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index318" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index319" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index320" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index321" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index322" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index323" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index324" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index325" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index326" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index327" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index328" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index329" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index330" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index331" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index332" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index334" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index335" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index336" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index337" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index338" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index339" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index340" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index341" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index342" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index343" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index344" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index345" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index346" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index347" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index348" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index349" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index350" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index351" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shuffle_index352" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:86]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/operand_queue.sv:422]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/operand_queue.sv:422]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/operand_queue.sv:422]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/operand_queue.sv:422]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:86]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/operand_queue.sv:422]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/operand_queue.sv:422]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/operand_queue.sv:422]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/operand_queue.sv:422]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_alu.sv:225]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_alu.sv:215]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_alu.sv:215]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_alu.sv:205]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_alu.sv:205]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_alu.sv:205]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_alu.sv:205]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_alu.sv:195]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_alu.sv:195]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_alu.sv:195]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_alu.sv:195]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_alu.sv:195]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_alu.sv:195]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_alu.sv:195]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_alu.sv:195]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_fma.sv:332]
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'fpnew_divsqrt_multi__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'fpnew_divsqrt_multi__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'fpnew_divsqrt_multi__parameterized2'
INFO: [Synth 8-5587] ROM size for "get_opgroup9" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:168]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:157]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/serdiv.sv:158]
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'serdiv__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'issue_state_q_reg' in module 'simd_div'
INFO: [Synth 8-802] inferred FSM for state register 'commit_state_q_reg' in module 'simd_div'
INFO: [Synth 8-5587] ROM size for "fpu_gen.fp_op" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "fpu_gen.fp_op" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/common_cells/src/fifo_v3.sv:86]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Downloads/apb_uart-master/src/slib_fifo.sv:145]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Downloads/apb_uart-master/src/slib_fifo.sv:145]
INFO: [Synth 8-802] inferred FSM for state register 'CState_reg' in module 'uart_transmitter'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Downloads/apb_uart-master/src/slib_counter.sv:70]
INFO: [Synth 8-802] inferred FSM for state register 'CState_reg' in module 'uart_receiver'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Downloads/apb_uart-master/src/apb_uart.sv:501]
INFO: [Synth 8-802] inferred FSM for state register 'tx_State_reg' in module 'apb_uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           R_FEEDTHROUGH |                               00 |                               00
                  R_HOLD |                               01 |                               10
                INJECT_R |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           W_FEEDTHROUGH |                              000 |                              000
                BLOCK_AW |                              001 |                              001
                ABSORB_W |                              010 |                              010
                  HOLD_B |                              011 |                              011
                INJECT_B |                              100 |                              100
                  WAIT_R |                              101 |                              101
                  iSTATE |                              110 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           R_FEEDTHROUGH |                               00 |                               00
                  R_HOLD |                               01 |                               10
                INJECT_R |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           W_FEEDTHROUGH |                              000 |                              000
                BLOCK_AW |                              001 |                              001
                ABSORB_W |                              010 |                              010
                  HOLD_B |                              011 |                              011
                INJECT_B |                              100 |                              100
                  WAIT_R |                              101 |                              101
                  iSTATE |                              110 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter__parameterized0'
WARNING: [Synth 8-6841] Block RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           R_FEEDTHROUGH |                               00 |                               00
                  R_HOLD |                               01 |                               10
                INJECT_R |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           W_FEEDTHROUGH |                              000 |                              000
                BLOCK_AW |                              001 |                              001
                ABSORB_W |                              010 |                              010
                  HOLD_B |                              011 |                              011
                INJECT_B |                              100 |                              100
                  WAIT_R |                              101 |                              101
                  iSTATE |                              110 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           R_FEEDTHROUGH |                               00 |                               00
                  R_HOLD |                               01 |                               10
                INJECT_R |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           W_FEEDTHROUGH |                              000 |                              000
                BLOCK_AW |                              001 |                              001
                ABSORB_W |                              010 |                              010
                  HOLD_B |                              011 |                              011
                INJECT_B |                              100 |                              100
                  WAIT_R |                              101 |                              101
                  iSTATE |                              110 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   FLUSH |                              000 |                              000
                    IDLE |                              001 |                              001
                    READ |                              010 |                              010
                    MISS |                              011 |                              011
               KILL_MISS |                              100 |                              101
             KILL_ATRANS |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'cva6_icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                              000 |                              100
                   FLUSH |                              001 |                              011
                    IDLE |                              010 |                              000
                   DRAIN |                              011 |                              001
                     AMO |                              100 |                              010
                AMO_WAIT |                              101 |                              111
              STORE_WAIT |                              110 |                              101
               LOAD_WAIT |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'wt_dcache_missunit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    READ |                              001 |                              001
                MISS_REQ |                              010 |                              010
           KILL_MISS_ACK |                              011 |                              101
              REPLAY_REQ |                              100 |                              110
             REPLAY_READ |                              101 |                              111
               MISS_WAIT |                              110 |                              011
               KILL_MISS |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'wt_dcache_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0000
           WAIT_AW_READY |                               01 |                             0001
       WAIT_LAST_W_READY |                               10 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_q_reg' using encoding 'sequential' in module 'axi_shim'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    BUSY |                               01 |                               01
                    HOLD |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'fpnew_divsqrt_multi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                  DIVIDE |                               01 |                               01
                  FINISH |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'serdiv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              100 |                               00
*
                 iSTATE1 |                              010 |                               01
                 iSTATE0 |                              001 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ptw_lvl_q_reg' using encoding 'one-hot' in module 'ptw'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                              000 |                             0000
                 iSTATE1 |                              001 |                             0011
                 iSTATE4 |                              010 |                             0001
                 iSTATE2 |                              011 |                             0010
                 iSTATE3 |                              100 |                             0100
                 iSTATE0 |                              101 |                             0110
                  iSTATE |                              110 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'load_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
            FLUSH_DCACHE |                            00010 |                              001
              DRAIN_REQS |                            00100 |                              010
                     PAD |                            01000 |                              011
               RST_UARCH |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fence_t_state_q_reg' using encoding 'one-hot' in module 'controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           R_FEEDTHROUGH |                               00 |                               00
                  R_HOLD |                               01 |                               10
                INJECT_R |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           W_FEEDTHROUGH |                              000 |                              000
                BLOCK_AW |                              001 |                              001
                ABSORB_W |                              010 |                              010
                  HOLD_B |                              011 |                              011
                INJECT_B |                              100 |                              100
                  WAIT_R |                              101 |                              101
                  iSTATE |                              110 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter__parameterized3'
WARNING: [Synth 8-327] inferring latch for variable 'addrgen_exception_o_reg[tval2]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/vlsu/addrgen.sv:219]
WARNING: [Synth 8-327] inferring latch for variable 'addrgen_exception_o_reg[tinst]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/vlsu/addrgen.sv:219]
WARNING: [Synth 8-327] inferring latch for variable 'addrgen_exception_o_reg[gva]' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/vlsu/addrgen.sv:219]
WARNING: [Synth 8-327] inferring latch for variable 'clk_en_reg' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/Documents/ara-build-playground/deps/tech_cells_generic/src/rtl/tc_clk.sv:48]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    BUSY |                               01 |                               01
                    HOLD |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'fpnew_divsqrt_multi__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    BUSY |                               01 |                               01
                    HOLD |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'fpnew_divsqrt_multi__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    BUSY |                               01 |                               01
                    HOLD |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'fpnew_divsqrt_multi__parameterized2'
WARNING: [Synth 8-327] inferring latch for variable 'gen_p_mul_ew64.r_reg' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:173]
WARNING: [Synth 8-327] inferring latch for variable 'gen_p_mul_ew32.r_reg' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:212]
WARNING: [Synth 8-327] inferring latch for variable 'gen_p_mul_ew16.r_reg' [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:249]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                  DIVIDE |                               01 |                               01
                  FINISH |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'serdiv__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              ISSUE_IDLE |                              000 |                              000
                    LOAD |                              001 |                              001
              ISSUE_SKIP |                              010 |                              011
             ISSUE_VALID |                              011 |                              010
               WAIT_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'issue_state_q_reg' using encoding 'sequential' in module 'simd_div'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             COMMIT_IDLE |                               00 |                               00
             COMMIT_SKIP |                               01 |                               10
            COMMIT_READY |                               10 |                               01
             COMMIT_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'commit_state_q_reg' using encoding 'sequential' in module 'simd_div'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                    0000000000001 |                             0000
                   START |                    0000000000010 |                             0001
                    BIT0 |                    0000000000100 |                             0010
                    BIT1 |                    0000000001000 |                             0011
                    BIT2 |                    0000000010000 |                             0100
                    BIT3 |                    0000000100000 |                             0101
                    BIT4 |                    0000001000000 |                             0110
                    BIT5 |                    0000010000000 |                             0111
                    BIT6 |                    0000100000000 |                             1000
                    BIT7 |                    0001000000000 |                             1001
                     PAR |                    0010000000000 |                             1010
                    STOP |                    0100000000000 |                             1011
                   STOP2 |                    1000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CState_reg' using encoding 'one-hot' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                              000
                   START |                           000010 |                              001
                    DATA |                           000100 |                              010
                     PAR |                           001000 |                              011
                    STOP |                           010000 |                              100
                   MWAIT |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CState_reg' using encoding 'one-hot' in module 'uart_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  TXIDLE |                               00 |                               00
                 TXSTART |                               01 |                               01
                   TXRUN |                               10 |                               10
                   TXEND |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_State_reg' using encoding 'sequential' in module 'apb_uart'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:20 ; elapsed = 00:02:20 . Memory (MB): peak = 4778.133 ; gain = 3173.055 ; free physical = 18325 ; free virtual = 23817
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------+------------+----------+
|      |RTL Partition                                     |Replication |Instances |
+------+--------------------------------------------------+------------+----------+
|1     |axi_dw_downsizer__GB0                             |           1|     28248|
|2     |axi_dw_downsizer__GB1                             |           1|      7062|
|3     |axi_dw_downsizer__GB2                             |           1|     11285|
|4     |axi_dw_downsizer__parameterized0__GB0             |           1|     32297|
|5     |axi_dw_downsizer__parameterized0__GB1             |           1|      8714|
|6     |axi_dw_downsizer__parameterized0__GB2             |           1|     11794|
|7     |axi_dw_downsizer__parameterized0__GB3             |           1|     20509|
|8     |axi_dw_downsizer__parameterized0__GB4             |           1|      9257|
|9     |wt_dcache_mem__GB0                                |           1|     30235|
|10    |case__2583_wt_dcache_mem__GD                      |           1|     16320|
|11    |wt_dcache_mem__GB2                                |           1|       100|
|12    |wt_dcache_mem__GB3                                |           1|        98|
|13    |wt_dcache_mem__GB4                                |           1|     24372|
|14    |wt_dcache_mem__GB5                                |           1|     17228|
|15    |wt_dcache__GC0                                    |           1|     26140|
|16    |wt_cache_subsystem__GC0                           |           1|     24979|
|17    |scoreboard__GB0                                   |           1|     41185|
|18    |scoreboard__GB1                                   |           1|     15210|
|19    |scoreboard__GB2                                   |           1|     17535|
|20    |scoreboard__GB3                                   |           1|     27565|
|21    |issue_stage__GC0                                  |           1|     26499|
|22    |div_sqrt_top_mvp                                  |           4|     22636|
|23    |fpnew_divsqrt_multi__GC0                          |           1|       764|
|24    |fpnew_opgroup_multifmt_slice__GC0                 |           1|       756|
|25    |fpnew_opgroup_block__parameterized0__GC0          |           1|       538|
|26    |fpnew_top__GCB0                                   |           1|     29435|
|27    |fpnew_top__GCB1                                   |           1|     11662|
|28    |fpu_wrap__GC0                                     |           1|      2032|
|29    |tlb                                               |           2|     13166|
|30    |mmu__GC0                                          |           1|      3859|
|31    |load_store_unit__GC0                              |           1|     17227|
|32    |ex_stage__GC0                                     |           1|      9593|
|33    |cva6__GCB0                                        |           1|     28389|
|34    |cva6__GCB1                                        |           1|     14147|
|35    |cva6__GCB2                                        |           1|     29813|
|36    |cva6__GCB3                                        |           1|       202|
|37    |axi_dw_upsizer__GB0                               |           1|     30662|
|38    |axi_dw_upsizer__GB1                               |           1|     11238|
|39    |axi_dw_upsizer__GB2                               |           1|     43015|
|40    |axi_dw_upsizer__GB3                               |           1|     11227|
|41    |addrgen__GB0                                      |           1|     29119|
|42    |addrgen__GB1                                      |           1|      8384|
|43    |addrgen__GB2                                      |           1|     10240|
|44    |addrgen__GB3                                      |           1|     14280|
|45    |addrgen__GB4                                      |           1|     21823|
|46    |addrgen__GB5                                      |           1|     34680|
|47    |addrgen__GB6                                      |           1|     10200|
|48    |addrgen__GB7                                      |           1|     16320|
|49    |addrgen__GB8                                      |           1|      1136|
|50    |addrgen__GB9                                      |           1|      3710|
|51    |vldu__GB0                                         |           1|     31920|
|52    |vldu__GB1                                         |           1|     20712|
|53    |vldu__GB2                                         |           1|     13530|
|54    |vldu__GB3                                         |           1|     31636|
|55    |vldu__GB4                                         |           1|     40691|
|56    |vldu__GB5                                         |           1|     29669|
|57    |vlsu__GC0                                         |           1|     31011|
|58    |sldu__GB0                                         |           1|     45444|
|59    |sldu__GB1                                         |           1|     20415|
|60    |sldu__GB2                                         |           1|     17830|
|61    |masku__GB0                                        |           1|     25386|
|62    |masku__GB1                                        |           1|     21384|
|63    |masku__GB2                                        |           1|     39746|
|64    |masku__GB3                                        |           1|     28550|
|65    |masku__GB4                                        |           1|     35685|
|66    |masku__GB5                                        |           1|     66692|
|67    |masku__GB6                                        |           1|     36462|
|68    |masku__GB7                                        |           1|     16160|
|69    |masku__GB8                                        |           1|     35102|
|70    |masku__GB9                                        |           1|      8704|
|71    |masku__GB10                                       |           1|     14185|
|72    |masku__GB11                                       |           1|     53602|
|73    |masku__GB12                                       |           1|      9244|
|74    |masku__GB13                                       |           1|     10889|
|75    |masku__GB14                                       |           1|     16192|
|76    |masku__GB15                                       |           1|     52118|
|77    |masku__GB16                                       |           1|     13253|
|78    |masku__GB17                                       |           1|     39132|
|79    |masku__GB18                                       |           1|     38152|
|80    |masku__GB19                                       |           1|     12288|
|81    |masku__GB20                                       |           1|     18432|
|82    |masku__GB21                                       |           1|     41542|
|83    |masku__GB22                                       |           1|     19833|
|84    |operand_queue__parameterized2                     |           2|     13249|
|85    |operand_queues_stage__GCB0                        |           1|     39108|
|86    |operand_queue__parameterized5                     |           1|     10720|
|87    |operand_queues_stage__GCB2                        |           1|     19869|
|88    |simd_alu__GB0                                     |           1|     31565|
|89    |simd_alu__GB1                                     |           1|      6826|
|90    |valu__GC0                                         |           1|     15146|
|91    |fpnew_opgroup_block__parameterized4__GB0          |           1|     25143|
|92    |fpnew_opgroup_block__parameterized4__GB1          |           1|     11869|
|93    |fpnew_divsqrt_multi__parameterized0__GC0          |           1|       971|
|94    |fpnew_divsqrt_multi__parameterized1__GC0          |           1|       619|
|95    |fpnew_divsqrt_multi__parameterized2__GC0          |           1|       443|
|96    |fpnew_opgroup_multifmt_slice__parameterized1__GC0 |           1|      2060|
|97    |fpnew_opgroup_block__parameterized5__GC0          |           1|       567|
|98    |fpnew_top__parameterized0__GCB0                   |           1|     30131|
|99    |fpnew_top__parameterized0__GCB1                   |           1|     11332|
|100   |vmfpu__GCB0                                       |           1|     28747|
|101   |vmfpu__GCB1                                       |           1|     11903|
|102   |vmfpu__GCB2                                       |           1|     17125|
|103   |vector_fus_stage__GC0                             |           1|         2|
|104   |operand_requester                                 |           1|     35527|
|105   |lane__GCBM1                                       |           1|     14735|
|106   |ara__GC0                                          |           1|     38844|
|107   |ara_system__GC0                                   |           1|      6213|
|108   |ctrl_registers                                    |           1|     36269|
|109   |ara_soc__GCB1                                     |           1|     26552|
|110   |ara_soc__GCB2                                     |           1|     16207|
|111   |apb_uart                                          |           1|      4952|
+------+--------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    256 Bit       Adders := 1     
	   3 Input    164 Bit       Adders := 5     
	   2 Input    163 Bit       Adders := 5     
	   2 Input    128 Bit       Adders := 8     
	   3 Input    128 Bit       Adders := 6     
	   4 Input    128 Bit       Adders := 4     
	   3 Input     77 Bit       Adders := 9     
	   2 Input     76 Bit       Adders := 9     
	   2 Input     65 Bit       Adders := 12    
	   3 Input     65 Bit       Adders := 4     
	   4 Input     65 Bit       Adders := 4     
	   2 Input     64 Bit       Adders := 231   
	   3 Input     64 Bit       Adders := 148   
	   4 Input     64 Bit       Adders := 36    
	   2 Input     63 Bit       Adders := 11    
	   3 Input     63 Bit       Adders := 1     
	   3 Input     59 Bit       Adders := 51    
	   2 Input     54 Bit       Adders := 17    
	   2 Input     52 Bit       Adders := 2     
	   3 Input     38 Bit       Adders := 17    
	   2 Input     37 Bit       Adders := 17    
	   3 Input     33 Bit       Adders := 59    
	   2 Input     33 Bit       Adders := 16    
	   4 Input     33 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 94    
	   2 Input     32 Bit       Adders := 185   
	   4 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 23    
	   3 Input     31 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 17    
	   2 Input     17 Bit       Adders := 33    
	   4 Input     17 Bit       Adders := 16    
	   2 Input     16 Bit       Adders := 149   
	   4 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 50    
	   2 Input     15 Bit       Adders := 47    
	   3 Input     15 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 27    
	   2 Input     13 Bit       Adders := 32    
	   5 Input     13 Bit       Adders := 5     
	   4 Input     12 Bit       Adders := 34    
	   6 Input     12 Bit       Adders := 9     
	   2 Input     12 Bit       Adders := 21    
	   2 Input     11 Bit       Adders := 78    
	   2 Input     10 Bit       Adders := 60    
	   3 Input     10 Bit       Adders := 48    
	   5 Input     10 Bit       Adders := 9     
	   4 Input     10 Bit       Adders := 9     
	   3 Input      9 Bit       Adders := 54    
	   2 Input      9 Bit       Adders := 103   
	   5 Input      9 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 32    
	   2 Input      8 Bit       Adders := 515   
	   3 Input      8 Bit       Adders := 230   
	   4 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 195   
	   5 Input      7 Bit       Adders := 23    
	   3 Input      7 Bit       Adders := 42    
	   4 Input      7 Bit       Adders := 32    
	   6 Input      7 Bit       Adders := 6     
	   3 Input      6 Bit       Adders := 59    
	   2 Input      6 Bit       Adders := 252   
	   5 Input      6 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
	   6 Input      6 Bit       Adders := 8     
	   3 Input      5 Bit       Adders := 105   
	   2 Input      5 Bit       Adders := 113   
	   2 Input      4 Bit       Adders := 153   
	   4 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 33    
	   2 Input      3 Bit       Adders := 435   
	   3 Input      3 Bit       Adders := 90    
	   4 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 626   
	   3 Input      2 Bit       Adders := 318   
	   4 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 116   
	   3 Input      1 Bit       Adders := 3     
+---XORs : 
	   2 Input     65 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 20    
	   2 Input     32 Bit         XORs := 27    
	   2 Input     16 Bit         XORs := 51    
	   2 Input      8 Bit         XORs := 9     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 8     
	   2 Input      2 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 596   
	   4 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   9 Input      1 Bit         XORs := 1     
+---XORs : 
	                2 Bit    Wide XORs := 60    
+---Registers : 
	              303 Bit    Registers := 1     
	              256 Bit    Registers := 4     
	              163 Bit    Registers := 9     
	              130 Bit    Registers := 1     
	              128 Bit    Registers := 32    
	               76 Bit    Registers := 17    
	               64 Bit    Registers := 844   
	               58 Bit    Registers := 17    
	               57 Bit    Registers := 17    
	               56 Bit    Registers := 15    
	               54 Bit    Registers := 1     
	               53 Bit    Registers := 42    
	               52 Bit    Registers := 15    
	               46 Bit    Registers := 1     
	               45 Bit    Registers := 4     
	               44 Bit    Registers := 34    
	               41 Bit    Registers := 20    
	               40 Bit    Registers := 1     
	               37 Bit    Registers := 17    
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 79    
	               30 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               23 Bit    Registers := 26    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 195   
	               13 Bit    Registers := 44    
	               12 Bit    Registers := 53    
	               11 Bit    Registers := 81    
	               10 Bit    Registers := 123   
	                9 Bit    Registers := 114   
	                8 Bit    Registers := 1314  
	                7 Bit    Registers := 266   
	                6 Bit    Registers := 143   
	                5 Bit    Registers := 362   
	                4 Bit    Registers := 522   
	                3 Bit    Registers := 1645  
	                2 Bit    Registers := 1799  
	                1 Bit    Registers := 4334  
+---Multipliers : 
	                65x65  Multipliers := 1     
	                53x53  Multipliers := 5     
	                 8x64  Multipliers := 1     
	                33x33  Multipliers := 8     
	                 8x32  Multipliers := 1     
+---RAMs : 
	            4096K Bit         RAMs := 1     
	               4K Bit         RAMs := 32    
	              128 Bit         RAMs := 32    
+---Muxes : 
	  38 Input    256 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 321   
	   4 Input    256 Bit        Muxes := 8     
	   5 Input    256 Bit        Muxes := 1     
	   2 Input    163 Bit        Muxes := 10    
	   2 Input    130 Bit        Muxes := 1     
	   2 Input    129 Bit        Muxes := 18    
	   4 Input    128 Bit        Muxes := 8     
	   2 Input    128 Bit        Muxes := 81    
	   5 Input    128 Bit        Muxes := 3     
	   3 Input    128 Bit        Muxes := 3     
	   2 Input    109 Bit        Muxes := 15    
	   2 Input     84 Bit        Muxes := 416   
	   2 Input     76 Bit        Muxes := 18    
	   2 Input     64 Bit        Muxes := 5073  
	   4 Input     64 Bit        Muxes := 509   
	   3 Input     64 Bit        Muxes := 184   
	  12 Input     64 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 82    
	   9 Input     64 Bit        Muxes := 1     
	   7 Input     64 Bit        Muxes := 1     
	  84 Input     64 Bit        Muxes := 5     
	  85 Input     64 Bit        Muxes := 1     
	  47 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 26    
	   8 Input     64 Bit        Muxes := 31    
	  33 Input     64 Bit        Muxes := 4     
	   2 Input     63 Bit        Muxes := 10    
	   3 Input     63 Bit        Muxes := 4     
	   2 Input     58 Bit        Muxes := 1207  
	   4 Input     58 Bit        Muxes := 51    
	   2 Input     57 Bit        Muxes := 306   
	   3 Input     57 Bit        Muxes := 17    
	   4 Input     57 Bit        Muxes := 34    
	  17 Input     57 Bit        Muxes := 17    
	   8 Input     57 Bit        Muxes := 17    
	   2 Input     56 Bit        Muxes := 78    
	   4 Input     56 Bit        Muxes := 14    
	   7 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 17    
	   4 Input     54 Bit        Muxes := 17    
	   2 Input     54 Bit        Muxes := 35    
	   2 Input     53 Bit        Muxes := 318   
	   4 Input     52 Bit        Muxes := 45    
	   2 Input     52 Bit        Muxes := 181   
	   3 Input     52 Bit        Muxes := 29    
	   7 Input     52 Bit        Muxes := 9     
	   5 Input     52 Bit        Muxes := 20    
	   8 Input     52 Bit        Muxes := 4     
	   2 Input     51 Bit        Muxes := 27    
	   2 Input     46 Bit        Muxes := 7     
	   4 Input     45 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 7     
	   2 Input     44 Bit        Muxes := 129   
	   2 Input     41 Bit        Muxes := 130   
	   4 Input     41 Bit        Muxes := 3     
	   8 Input     41 Bit        Muxes := 1     
	   5 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 37    
	   2 Input     37 Bit        Muxes := 34    
	   2 Input     33 Bit        Muxes := 19    
	   2 Input     32 Bit        Muxes := 281   
	   3 Input     32 Bit        Muxes := 11    
	   4 Input     32 Bit        Muxes := 15    
	   6 Input     32 Bit        Muxes := 34    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 14    
	   2 Input     30 Bit        Muxes := 60    
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 51    
	   2 Input     24 Bit        Muxes := 27    
	   7 Input     23 Bit        Muxes := 17    
	   2 Input     23 Bit        Muxes := 204   
	   5 Input     23 Bit        Muxes := 36    
	   4 Input     23 Bit        Muxes := 18    
	   3 Input     23 Bit        Muxes := 24    
	   8 Input     23 Bit        Muxes := 8     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 473   
	   3 Input     16 Bit        Muxes := 48    
	   4 Input     16 Bit        Muxes := 40    
	   6 Input     16 Bit        Muxes := 32    
	   2 Input     15 Bit        Muxes := 30    
	   2 Input     13 Bit        Muxes := 97    
	  13 Input     13 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 17    
	   6 Input     12 Bit        Muxes := 17    
	   2 Input     12 Bit        Muxes := 9     
	   3 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 415   
	   4 Input     11 Bit        Muxes := 45    
	   5 Input     11 Bit        Muxes := 20    
	   7 Input     11 Bit        Muxes := 4     
	   3 Input     11 Bit        Muxes := 12    
	   8 Input     11 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 55    
	   2 Input     10 Bit        Muxes := 599   
	   7 Input     10 Bit        Muxes := 33    
	   5 Input     10 Bit        Muxes := 68    
	   3 Input     10 Bit        Muxes := 80    
	   8 Input     10 Bit        Muxes := 16    
	   2 Input      9 Bit        Muxes := 242   
	   4 Input      9 Bit        Muxes := 18    
	  33 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 7896  
	   3 Input      8 Bit        Muxes := 158   
	   5 Input      8 Bit        Muxes := 115   
	   4 Input      8 Bit        Muxes := 334   
	  12 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 156   
	   9 Input      8 Bit        Muxes := 9     
	   7 Input      8 Bit        Muxes := 18    
	   6 Input      8 Bit        Muxes := 27    
	  38 Input      8 Bit        Muxes := 4     
	  11 Input      8 Bit        Muxes := 4     
	  35 Input      8 Bit        Muxes := 1     
	  40 Input      8 Bit        Muxes := 2     
	  39 Input      8 Bit        Muxes := 1     
	  50 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 23    
	   2 Input      7 Bit        Muxes := 609   
	   6 Input      7 Bit        Muxes := 16    
	   9 Input      7 Bit        Muxes := 19    
	   8 Input      7 Bit        Muxes := 23    
	  20 Input      7 Bit        Muxes := 2     
	  11 Input      7 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 2     
	  17 Input      7 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 8     
	   3 Input      7 Bit        Muxes := 1     
	  29 Input      7 Bit        Muxes := 1     
	  35 Input      7 Bit        Muxes := 1     
	  22 Input      7 Bit        Muxes := 1     
	  40 Input      7 Bit        Muxes := 1     
	  39 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 364   
	   4 Input      6 Bit        Muxes := 5     
	  17 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 135   
	   9 Input      6 Bit        Muxes := 97    
	   5 Input      6 Bit        Muxes := 9     
	   6 Input      6 Bit        Muxes := 44    
	  12 Input      6 Bit        Muxes := 1     
	  98 Input      6 Bit        Muxes := 1     
	  57 Input      6 Bit        Muxes := 1     
	  38 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 1120  
	   3 Input      5 Bit        Muxes := 60    
	   7 Input      5 Bit        Muxes := 24    
	   4 Input      5 Bit        Muxes := 262   
	   8 Input      5 Bit        Muxes := 126   
	   9 Input      5 Bit        Muxes := 80    
	  21 Input      5 Bit        Muxes := 17    
	  18 Input      5 Bit        Muxes := 17    
	  11 Input      5 Bit        Muxes := 17    
	   5 Input      5 Bit        Muxes := 78    
	   6 Input      5 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 1     
	  30 Input      5 Bit        Muxes := 15    
	  31 Input      5 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 1457  
	   4 Input      4 Bit        Muxes := 86    
	   8 Input      4 Bit        Muxes := 60    
	   6 Input      4 Bit        Muxes := 25    
	   9 Input      4 Bit        Muxes := 105   
	   5 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 16    
	  12 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  31 Input      4 Bit        Muxes := 4     
	  37 Input      4 Bit        Muxes := 1     
	  50 Input      4 Bit        Muxes := 1     
	  40 Input      4 Bit        Muxes := 2     
	  22 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3301  
	   4 Input      3 Bit        Muxes := 630   
	   7 Input      3 Bit        Muxes := 265   
	   6 Input      3 Bit        Muxes := 42    
	   5 Input      3 Bit        Muxes := 237   
	   8 Input      3 Bit        Muxes := 138   
	  19 Input      3 Bit        Muxes := 3     
	  17 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 58    
	  34 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 13    
	  18 Input      3 Bit        Muxes := 1     
	  20 Input      3 Bit        Muxes := 3     
	  10 Input      3 Bit        Muxes := 4     
	  31 Input      3 Bit        Muxes := 8     
	  37 Input      3 Bit        Muxes := 1     
	  29 Input      3 Bit        Muxes := 1     
	  50 Input      3 Bit        Muxes := 5     
	  39 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3014  
	   3 Input      2 Bit        Muxes := 460   
	   7 Input      2 Bit        Muxes := 30    
	   4 Input      2 Bit        Muxes := 95    
	   5 Input      2 Bit        Muxes := 45    
	   6 Input      2 Bit        Muxes := 72    
	   8 Input      2 Bit        Muxes := 67    
	  20 Input      2 Bit        Muxes := 52    
	  34 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 13    
	  84 Input      2 Bit        Muxes := 1     
	  98 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 8     
	  31 Input      2 Bit        Muxes := 4     
	  50 Input      2 Bit        Muxes := 2     
	  40 Input      2 Bit        Muxes := 5     
	  39 Input      2 Bit        Muxes := 1     
	  35 Input      2 Bit        Muxes := 2     
	  37 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18219 
	   6 Input      1 Bit        Muxes := 1141  
	   4 Input      1 Bit        Muxes := 822   
	   3 Input      1 Bit        Muxes := 438   
	   7 Input      1 Bit        Muxes := 238   
	   5 Input      1 Bit        Muxes := 833   
	   8 Input      1 Bit        Muxes := 349   
	  12 Input      1 Bit        Muxes := 10    
	  15 Input      1 Bit        Muxes := 1     
	  34 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 18    
	  16 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 7     
	  20 Input      1 Bit        Muxes := 7     
	  84 Input      1 Bit        Muxes := 10    
	  31 Input      1 Bit        Muxes := 4     
	  29 Input      1 Bit        Muxes := 8     
	  40 Input      1 Bit        Muxes := 12    
	  50 Input      1 Bit        Muxes := 9     
	  57 Input      1 Bit        Muxes := 1     
	  37 Input      1 Bit        Muxes := 3     
	  35 Input      1 Bit        Muxes := 7     
	  39 Input      1 Bit        Muxes := 6     
	  47 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
	  46 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module spill_register_flushable__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module spill_register_flushable__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized13__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module delta_counter__parameterized1__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 96    
Module delta_counter__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 96    
Module delta_counter__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module rr_arb_tree__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module rr_arb_tree__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module axi_demux_simple__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module fifo_v3__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module stream_register__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_atop_filter__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module fifo_v3__parameterized10__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized11__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module delta_counter__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module id_queue__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 20    
Module rr_arb_tree__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_dw_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 39    
	   3 Input     64 Bit       Adders := 30    
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 14    
	   3 Input      5 Bit       Adders := 18    
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 12    
	   2 Input      3 Bit       Adders := 6     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 8     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 176   
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 30    
	   4 Input      4 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 12    
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 28    
	   4 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 54    
	   4 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module addr_decode_dync__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module addr_decode_dync__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module spill_register_flushable__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module spill_register_flushable__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_lite_regs 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 40    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 37    
	   2 Input      8 Bit        Muxes := 759   
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1005  
Module ctrl_registers 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module rr_arb_tree__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module rr_arb_tree__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module id_queue__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 40    
Module fifo_v3__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module spill_register_flushable__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized13__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module spill_register_flushable__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized13__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module delta_counter__parameterized1__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 96    
Module delta_counter__parameterized1__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 96    
Module delta_counter__parameterized1__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module rr_arb_tree__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module rr_arb_tree__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module axi_demux_simple__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module stream_register__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_atop_filter__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module fifo_v3__parameterized10__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized11__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module delta_counter__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module rr_arb_tree__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module axi_dw_downsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 54    
	   3 Input     64 Bit       Adders := 45    
	   2 Input      9 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 21    
	   3 Input      5 Bit       Adders := 27    
	   2 Input      5 Bit       Adders := 18    
	   2 Input      4 Bit       Adders := 21    
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 20    
+---Muxes : 
	   4 Input    128 Bit        Muxes := 4     
	   2 Input    128 Bit        Muxes := 16    
	   2 Input     64 Bit        Muxes := 16    
	   4 Input     64 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 6     
	   4 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 349   
	   4 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 11    
	   2 Input      3 Bit        Muxes := 13    
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 35    
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 9     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 106   
	   4 Input      1 Bit        Muxes := 48    
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 3     
Module SyncSpRamBeNx64__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__16 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__20 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__18 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__19 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module lzc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module wt_dcache_mem 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 36    
	   4 Input     64 Bit        Muxes := 10    
	   2 Input     56 Bit        Muxes := 1     
	   4 Input     45 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      6 Bit        Muxes := 17    
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
Module lzc__6 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__7 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lfsr__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module exp_backoff 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module wt_dcache_missunit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 2     
	   4 Input     56 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 21    
	   8 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 13    
Module lzc__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module lzc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__5 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module lzc__parameterized5__6 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__7 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__4 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__5 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	   2 Input     53 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 34    
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module lzc__parameterized5__2 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__3 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	   2 Input     53 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 21    
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module wt_dcache_wbuffer 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 16    
	               53 Bit    Registers := 8     
	               45 Bit    Registers := 1     
	                8 Bit    Registers := 29    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 15    
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 123   
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 860   
	   4 Input      1 Bit        Muxes := 1     
Module wt_dcache_ctrl__1 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     45 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 6     
Module wt_dcache_ctrl__2 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     45 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 6     
Module wt_dcache_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     45 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 6     
Module lzc__8 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lfsr 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module lzc__9 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__29 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__24 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__23 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__30 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__26 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__25 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__31 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__28 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__27 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__21 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__22 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module cva6_icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               46 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 6     
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 12    
Module rr_arb_tree__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_v3__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               56 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 4     
	               56 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized18__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_v3__parameterized18__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_v3__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_v3__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module axi_shim 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module wt_axi_adapter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 391   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   4 Input     64 Bit        Muxes := 1     
	  12 Input     64 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  12 Input      8 Bit        Muxes := 1     
	  17 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 25    
	  12 Input      1 Bit        Muxes := 8     
	  15 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized13__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
Module rr_arb_tree__parameterized13__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
Module rr_arb_tree__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
Module rr_arb_tree__parameterized12__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module scoreboard 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 48    
	               41 Bit    Registers := 8     
	                8 Bit    Registers := 8     
	                5 Bit    Registers := 24    
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 11    
	                1 Bit    Registers := 80    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 560   
	   2 Input     41 Bit        Muxes := 120   
	   2 Input      9 Bit        Muxes := 63    
	   2 Input      5 Bit        Muxes := 120   
	   2 Input      4 Bit        Muxes := 57    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1235  
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ariane_regfile 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 32    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 93    
Module ariane_regfile__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 32    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 96    
Module issue_read_operands 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 36    
	   6 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module lzc__parameterized12__1 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module preprocess_mvp 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               53 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     52 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 6     
Module iteration_div_sqrt_mvp__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     59 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module iteration_div_sqrt_mvp__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     59 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module iteration_div_sqrt_mvp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     59 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module control_mvp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               58 Bit    Registers := 1     
	               57 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     58 Bit        Muxes := 71    
	   4 Input     58 Bit        Muxes := 3     
	   2 Input     57 Bit        Muxes := 4     
	   3 Input     57 Bit        Muxes := 1     
	   4 Input     57 Bit        Muxes := 2     
	  17 Input     57 Bit        Muxes := 1     
	   8 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   4 Input     54 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	  21 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 23    
Module norm_div_sqrt_mvp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     54 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     57 Bit        Muxes := 14    
	   2 Input     53 Bit        Muxes := 17    
	   2 Input     52 Bit        Muxes := 4     
	   3 Input     52 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
Module fpnew_divsqrt_multi 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module fpnew_opgroup_multifmt_slice 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized11__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized11__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
Module lzc__parameterized14__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized14__2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
Module lzc__parameterized11__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized11__8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized14__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
Module lzc__parameterized7__1 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_fma 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     77 Bit       Adders := 1     
	   2 Input     76 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   5 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               76 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               23 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     76 Bit        Muxes := 2     
	   2 Input     51 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 3     
	   7 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 5     
	   5 Input     23 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 5     
	   5 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 34    
	   5 Input      1 Bit        Muxes := 19    
Module fpnew_opgroup_fmt_slice 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module lzc__parameterized8__1 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      7 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     63 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_fma__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    164 Bit       Adders := 1     
	   2 Input    163 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   5 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	              163 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               52 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 9     
+---Multipliers : 
	                53x53  Multipliers := 1     
+---Muxes : 
	   2 Input    163 Bit        Muxes := 2     
	   2 Input    109 Bit        Muxes := 3     
	   2 Input     53 Bit        Muxes := 3     
	   7 Input     52 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 5     
	   5 Input     52 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 7     
	   2 Input     11 Bit        Muxes := 5     
	   5 Input     11 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 36    
	   5 Input      1 Bit        Muxes := 19    
Module fpnew_opgroup_fmt_slice__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module lzc__parameterized9__1 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_fma__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     38 Bit       Adders := 1     
	   2 Input     37 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   5 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               37 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   7 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   5 Input     10 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
	   5 Input      1 Bit        Muxes := 19    
Module fpnew_opgroup_fmt_slice__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module lzc__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_fma__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   5 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
	   5 Input      1 Bit        Muxes := 19    
Module fpnew_opgroup_fmt_slice__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module lzc__parameterized11__7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized11__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized14__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
Module fpnew_noncomp 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 15    
	   4 Input     23 Bit        Muxes := 2     
	   5 Input     23 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module fpnew_opgroup_fmt_slice__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module fpnew_noncomp__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input     52 Bit        Muxes := 15    
	   4 Input     52 Bit        Muxes := 2     
	   5 Input     52 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 12    
	   5 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module fpnew_opgroup_fmt_slice__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
Module fpnew_noncomp__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 15    
	   4 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 13    
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module fpnew_opgroup_fmt_slice__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module fpnew_noncomp__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 12    
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 15    
	   4 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module fpnew_opgroup_fmt_slice__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module lzc__parameterized11__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized11__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized14__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
Module lzc__parameterized13__1 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_cast_multi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   6 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 10    
	   4 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
Module fpnew_opgroup_multifmt_slice__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   6 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module lzc__parameterized11__9 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized11__10 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
Module fpnew_top 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module fpu_wrap 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 9     
	  34 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	  34 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  34 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module tlb 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 16    
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	               10 Bit    Registers := 16    
	                9 Bit    Registers := 48    
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 176   
+---Muxes : 
	   2 Input     44 Bit        Muxes := 63    
	   2 Input     30 Bit        Muxes := 30    
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 63    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 63    
	   2 Input      1 Bit        Muxes := 711   
	   4 Input      1 Bit        Muxes := 16    
Module ptw 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               56 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 3     
	   7 Input     56 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 2     
Module mmu 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               44 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 27    
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module fifo_v3__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module store_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 8     
	               56 Bit    Registers := 8     
	                8 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   4 Input     56 Bit        Muxes := 10    
	   2 Input     56 Bit        Muxes := 16    
	   4 Input     11 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 45    
	   4 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
Module store_unit 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module load_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  18 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 3     
Module shift_reg_gated 
Detailed RTL Component Info : 
+---Registers : 
	              303 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module lsu_bypass 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 6     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
Module load_store_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 17    
	   3 Input     64 Bit        Muxes := 5     
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     44 Bit        Muxes := 2     
	   2 Input     41 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 7     
	  16 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
+---XORs : 
	   2 Input     65 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   9 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module branch_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module csr_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module multiplier 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                65x65  Multipliers := 1     
+---Muxes : 
	   6 Input     64 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module lzc__parameterized15__1 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module serdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               64 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
Module mult 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
Module ex_stage 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 15    
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module commit_stage 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 17    
	   2 Input     41 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 30    
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module compressed_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module cva6_accel_first_pass_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 6     
Module decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 12    
	   7 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	  20 Input      7 Bit        Muxes := 2     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   6 Input      7 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	  12 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 15    
	   3 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	  20 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
	  14 Input      1 Bit        Muxes := 5     
	  20 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 33    
	   6 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
Module id_stage 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 6     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module csr_regfile 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   3 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 27    
	               54 Bit    Registers := 1     
	               44 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 32    
	  84 Input     64 Bit        Muxes := 5     
	  85 Input     64 Bit        Muxes := 1     
	  47 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  98 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	  84 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	  98 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 67    
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
	  84 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 9     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 11    
Module fifo_v3__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module delta_counter__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module acc_dispatcher 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module perf_counters 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                5 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   4 Input     64 Bit        Muxes := 6     
	   3 Input     64 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 15    
Module ras 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
Module btb 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 32    
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 96    
Module bht 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 128   
	                1 Bit    Registers := 128   
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 512   
	   3 Input      1 Bit        Muxes := 128   
Module instr_realign 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_v3__parameterized22__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 8     
	               41 Bit    Registers := 4     
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   4 Input     41 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 8     
	               41 Bit    Registers := 4     
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   4 Input     41 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module instr_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module instr_scan__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
Module instr_scan 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
Module frontend 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 6     
+---Registers : 
	               64 Bit    Registers := 4     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 13    
	   6 Input     64 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   6 Input      1 Bit        Muxes := 5     
Module delta_counter__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
Module cva6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module spill_register_flushable__parameterized18__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized13__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module spill_register_flushable__parameterized19__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module delta_counter__parameterized1__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 48    
Module delta_counter__parameterized1__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 48    
Module delta_counter__parameterized1__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module rr_arb_tree__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module rr_arb_tree__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module axi_demux_simple__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module stream_register__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_atop_filter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input    128 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module fifo_v3__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module delta_counter__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module rr_arb_tree__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module rr_arb_tree__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module rr_arb_tree__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module axi_dw_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    128 Bit       Adders := 6     
	   3 Input    128 Bit       Adders := 3     
	   2 Input     64 Bit       Adders := 45    
	   3 Input     64 Bit       Adders := 48    
	   2 Input      8 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 21    
	   3 Input      5 Bit       Adders := 27    
	   2 Input      5 Bit       Adders := 18    
	   2 Input      4 Bit       Adders := 33    
	   3 Input      3 Bit       Adders := 8     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 15    
+---Muxes : 
	   5 Input    128 Bit        Muxes := 3     
	   2 Input    128 Bit        Muxes := 19    
	   2 Input     64 Bit        Muxes := 16    
	   3 Input     64 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 529   
	   4 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 12    
	   5 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 12    
	   3 Input      3 Bit        Muxes := 6     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	   3 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 72    
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 4     
Module lzc__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spill_register_flushable__parameterized24__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module fifo_v3__parameterized36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
Module addrgen 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    128 Bit       Adders := 3     
	   2 Input     65 Bit       Adders := 3     
	   2 Input     64 Bit       Adders := 11    
	   2 Input     52 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 10    
	               52 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                 8x64  Multipliers := 1     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 46    
	   4 Input     64 Bit        Muxes := 13    
	   6 Input     64 Bit        Muxes := 10    
	   2 Input     56 Bit        Muxes := 32    
	   4 Input     56 Bit        Muxes := 3     
	   2 Input     52 Bit        Muxes := 1     
	   4 Input     52 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   4 Input     41 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 72    
	   4 Input      8 Bit        Muxes := 7     
	   6 Input      8 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 27    
	   4 Input      5 Bit        Muxes := 25    
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 36    
	   4 Input      3 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 27    
	   4 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 47    
	   4 Input      1 Bit        Muxes := 21    
	   6 Input      1 Bit        Muxes := 16    
Module vldu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    128 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 16    
	   2 Input     32 Bit       Adders := 30    
	   3 Input     32 Bit       Adders := 16    
	   4 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 5     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   3 Input      3 Bit       Adders := 2     
	   4 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 8     
	                8 Bit    Registers := 23    
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 20    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1020  
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1059  
	   4 Input      8 Bit        Muxes := 21    
	   2 Input      7 Bit        Muxes := 12    
	   2 Input      6 Bit        Muxes := 14    
	   2 Input      5 Bit        Muxes := 20    
	   4 Input      5 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 47    
	   4 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 44    
	   4 Input      1 Bit        Muxes := 1     
Module spill_register_flushable__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spill_register_flushable__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fifo_v3__parameterized37__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized37__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized37__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module vstu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    128 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 16    
	   3 Input     32 Bit       Adders := 16    
	   3 Input     16 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 5     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 2     
	   4 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 6     
+---Registers : 
	                8 Bit    Registers := 12    
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 15    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 43    
	   4 Input      8 Bit        Muxes := 18    
	   2 Input      6 Bit        Muxes := 13    
	   4 Input      5 Bit        Muxes := 17    
	   2 Input      5 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 18    
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 58    
	   4 Input      1 Bit        Muxes := 1     
Module lzc__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module p2_stride_gen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module sldu_op_dp 
Detailed RTL Component Info : 
+---Muxes : 
	  38 Input    256 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 1     
	  57 Input      6 Bit        Muxes := 1     
Module spill_register_flushable__parameterized24__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module spill_register_flushable__parameterized24__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module spill_register_flushable__parameterized24__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module spill_register_flushable__parameterized24__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module stream_register__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module stream_register__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module stream_register__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module stream_register__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sldu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 5     
	   2 Input      1 Bit       Adders := 5     
+---Registers : 
	               64 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 19    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 369   
	   8 Input     64 Bit        Muxes := 16    
	   4 Input     64 Bit        Muxes := 20    
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 447   
	   8 Input      8 Bit        Muxes := 17    
	   4 Input      8 Bit        Muxes := 25    
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 13    
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   8 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 34    
	   4 Input      5 Bit        Muxes := 30    
	   2 Input      4 Bit        Muxes := 33    
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 67    
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 15    
	   4 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 65    
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module lzc__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 8     
	   9 Input      8 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 8     
	   8 Input      7 Bit        Muxes := 4     
	   9 Input      7 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 4     
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module masku 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    256 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
	   2 Input     63 Bit       Adders := 6     
	   3 Input     63 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 14    
	   3 Input     31 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 30    
	   3 Input     15 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 31    
	   3 Input     10 Bit       Adders := 32    
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 39    
	   3 Input      7 Bit       Adders := 8     
	   4 Input      7 Bit       Adders := 6     
	   5 Input      7 Bit       Adders := 6     
	   6 Input      7 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 25    
	   2 Input      4 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 6     
	   3 Input      1 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 4     
	               64 Bit    Registers := 9     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 23    
	                7 Bit    Registers := 9     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Multipliers : 
	                 8x32  Multipliers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 320   
	   4 Input    256 Bit        Muxes := 8     
	   5 Input    256 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 70    
	   2 Input     64 Bit        Muxes := 59    
	   2 Input     63 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 14    
	   2 Input     15 Bit        Muxes := 30    
	   2 Input      9 Bit        Muxes := 3     
	   4 Input      9 Bit        Muxes := 1     
	  33 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 493   
	   4 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 99    
	   2 Input      5 Bit        Muxes := 122   
	   4 Input      5 Bit        Muxes := 119   
	  30 Input      5 Bit        Muxes := 15    
	  31 Input      5 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 48    
	   4 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 39    
	   2 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 634   
	   4 Input      1 Bit        Muxes := 2     
Module stream_register__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module stream_register__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module stream_register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module lzc__parameterized16__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized16__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized19__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     84 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized16__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized16__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized19__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     84 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized20__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     84 Bit        Muxes := 1     
Module lzc__parameterized16__7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized16__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized19__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     84 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized16__9 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized16__8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized19__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     84 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized20__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     84 Bit        Muxes := 1     
Module lzc__parameterized16__11 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized16__10 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized19__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     84 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized16__13 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized16__12 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized19__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     84 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized20__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     84 Bit        Muxes := 1     
Module lzc__parameterized16__15 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized16__14 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized19__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     84 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized16__17 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized16__16 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized19__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     84 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized20__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     84 Bit        Muxes := 1     
Module lzc__parameterized16__19 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized16__18 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized19__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     84 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized16__21 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized16__20 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized19__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     84 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized20__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     84 Bit        Muxes := 1     
Module lzc__parameterized16__23 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized16__22 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized19__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     84 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized16__25 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized16__24 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized19__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     84 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized20__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     84 Bit        Muxes := 1     
Module lzc__parameterized16__27 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized16__26 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized19__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     84 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized16__29 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized16__28 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized19__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     84 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized20__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     84 Bit        Muxes := 1     
Module lzc__parameterized16__31 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized16__30 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized19__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     84 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized16__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     84 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     84 Bit        Muxes := 1     
Module operand_requester 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     64 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 9     
	   3 Input      8 Bit       Adders := 18    
	   2 Input      7 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 18    
+---Registers : 
	                8 Bit    Registers := 28    
	                7 Bit    Registers := 9     
	                3 Bit    Registers := 18    
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 36    
	   2 Input      8 Bit        Muxes := 247   
	   2 Input      7 Bit        Muxes := 37    
	   2 Input      4 Bit        Muxes := 18    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 75    
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 19    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 404   
Module fifo_v3__parameterized30__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_v3__parameterized31__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module operand_queue__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 9     
	   4 Input     64 Bit        Muxes := 5     
	   3 Input     64 Bit        Muxes := 4     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 19    
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_v3__parameterized34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_v3__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module operand_queue__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 9     
	   4 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module fifo_v3__parameterized34__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_v3__parameterized35__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module operand_queue__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_v3__parameterized30__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_v3__parameterized31__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module operand_queue__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 15    
	   4 Input     64 Bit        Muxes := 5     
	   3 Input     64 Bit        Muxes := 4     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 19    
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_v3__parameterized30__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_v3__parameterized31__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module operand_queue__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   4 Input     64 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 4     
	   5 Input     64 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 7     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fifo_v3__parameterized32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module fifo_v3__parameterized33__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module operand_queue__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_v3__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_v3__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module operand_queue__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_v3__parameterized30__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_v3__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module operand_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 13    
	   4 Input     64 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 4     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
Module simd_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 2     
	   3 Input     65 Bit       Adders := 1     
	   4 Input     65 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 4     
	   3 Input     64 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 4     
	   3 Input     33 Bit       Adders := 2     
	   4 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 11    
	   3 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 8     
	   3 Input     17 Bit       Adders := 4     
	   4 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 22    
	   3 Input     16 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 16    
	   3 Input      9 Bit       Adders := 8     
	   4 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 44    
	   3 Input      8 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 15    
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 54    
+---XORs : 
	                2 Bit    Wide XORs := 15    
+---Muxes : 
	  33 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 22    
	   2 Input     64 Bit        Muxes := 10    
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 22    
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 44    
	   3 Input     16 Bit        Muxes := 10    
	   4 Input      8 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 92    
	  38 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 26    
	  38 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 30    
Module fixed_p_rounding 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 8     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 4     
Module stream_register__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized24__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module valu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 6     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 7     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 7     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 21    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 62    
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 63    
	   4 Input      8 Bit        Muxes := 9     
	   7 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 9     
	   7 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 82    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 37    
	   7 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 89    
	   4 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 1     
Module lzc__parameterized11__11 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized11__12 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized22__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
Module lzc__parameterized7__2 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_fma__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     77 Bit       Adders := 1     
	   2 Input     76 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   5 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               76 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               23 Bit    Registers := 3     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     76 Bit        Muxes := 2     
	   2 Input     51 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 3     
	   7 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 5     
	   5 Input     23 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 5     
	   5 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 38    
	   5 Input      1 Bit        Muxes := 19    
Module lzc__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_fma__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     77 Bit       Adders := 1     
	   2 Input     76 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   5 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               76 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               23 Bit    Registers := 3     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     76 Bit        Muxes := 2     
	   2 Input     51 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 3     
	   7 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 5     
	   5 Input     23 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 5     
	   5 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 38    
	   5 Input      1 Bit        Muxes := 19    
Module fpnew_opgroup_fmt_slice__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module lzc__parameterized9__2 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_fma__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     38 Bit       Adders := 1     
	   2 Input     37 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   5 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               37 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   7 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   5 Input     10 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 36    
	   5 Input      1 Bit        Muxes := 19    
Module lzc__parameterized9__3 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_fma__parameterized5__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     38 Bit       Adders := 1     
	   2 Input     37 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   5 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               37 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   7 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   5 Input     10 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 36    
	   5 Input      1 Bit        Muxes := 19    
Module lzc__parameterized9__4 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_fma__parameterized5__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     38 Bit       Adders := 1     
	   2 Input     37 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   5 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               37 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   7 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   5 Input     10 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 36    
	   5 Input      1 Bit        Muxes := 19    
Module lzc__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_fma__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     38 Bit       Adders := 1     
	   2 Input     37 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   5 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               37 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   7 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   5 Input     10 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 36    
	   5 Input      1 Bit        Muxes := 19    
Module fpnew_opgroup_fmt_slice__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
Module lzc__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      7 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     63 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_fma__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    164 Bit       Adders := 1     
	   2 Input    163 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   5 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	              163 Bit    Registers := 2     
	               64 Bit    Registers := 6     
	               52 Bit    Registers := 3     
	               13 Bit    Registers := 6     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Multipliers : 
	                53x53  Multipliers := 1     
+---Muxes : 
	   2 Input    163 Bit        Muxes := 2     
	   2 Input    109 Bit        Muxes := 3     
	   2 Input     53 Bit        Muxes := 3     
	   7 Input     52 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 5     
	   5 Input     52 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 7     
	   2 Input     11 Bit        Muxes := 5     
	   5 Input     11 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 40    
	   5 Input      1 Bit        Muxes := 19    
Module fpnew_opgroup_fmt_slice__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module fpnew_divsqrt_multi__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 4     
Module fpnew_divsqrt_multi__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 4     
Module fpnew_divsqrt_multi__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 4     
Module fpnew_opgroup_multifmt_slice__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized11__13 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized11__14 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized22__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
Module lzc__parameterized13__2 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_cast_multi__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   6 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 2     
	   6 Input     64 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 10    
	   4 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   6 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 17    
	   6 Input      1 Bit        Muxes := 6     
Module lzc__parameterized13__3 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_cast_multi__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   6 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 2     
	   6 Input     64 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 10    
	   4 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   6 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 17    
	   6 Input      1 Bit        Muxes := 6     
Module lzc__parameterized20__1 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_cast_multi__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 2     
	   6 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 10    
	   6 Input     16 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 6     
Module lzc__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_cast_multi__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 2     
	   6 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 10    
	   6 Input     16 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 6     
Module fpnew_opgroup_multifmt_slice__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 10    
	   6 Input     64 Bit        Muxes := 3     
	   4 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   3 Input     16 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 2     
	   6 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module lzc__parameterized11__15 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized11__16 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized22__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
Module lzc__parameterized11__17 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
Module lzc__parameterized11__19 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized11__18 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized22__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
Module fpnew_noncomp__parameterized3__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 15    
	   4 Input     23 Bit        Muxes := 2     
	   5 Input     23 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module fpnew_noncomp__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 15    
	   4 Input     23 Bit        Muxes := 2     
	   5 Input     23 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module fpnew_opgroup_fmt_slice__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module fpnew_noncomp__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input     52 Bit        Muxes := 15    
	   4 Input     52 Bit        Muxes := 2     
	   5 Input     52 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 12    
	   5 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module fpnew_opgroup_fmt_slice__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module fpnew_noncomp__parameterized5__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 15    
	   4 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 13    
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module fpnew_noncomp__parameterized5__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 15    
	   4 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 13    
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module fpnew_noncomp__parameterized5__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 15    
	   4 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 13    
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module fpnew_noncomp__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 15    
	   4 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 13    
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module fpnew_opgroup_fmt_slice__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
Module lzc__parameterized14__3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
Module fpnew_top__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module simd_mul 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input    128 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module simd_mul__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                33x33  Multipliers := 2     
+---Muxes : 
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module simd_mul__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 8     
	   3 Input     16 Bit       Adders := 4     
+---XORs : 
	   2 Input      2 Bit         XORs := 4     
+---Registers : 
	               64 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module simd_mul__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 16    
	   3 Input      8 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Muxes : 
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
Module lzc__parameterized13__4 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module serdiv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               64 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
Module simd_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 10    
	   4 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 12    
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module lzc__parameterized18__1 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized17__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized17__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized17__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spill_register_flushable__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module stream_register__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module lzc__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vmfpu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 9     
	   3 Input      8 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 12    
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 6     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 8     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
+---Registers : 
	               64 Bit    Registers := 12    
	                8 Bit    Registers := 24    
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 32    
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 68    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 113   
	   4 Input     64 Bit        Muxes := 10    
	   3 Input     64 Bit        Muxes := 7     
	   8 Input     64 Bit        Muxes := 2     
	   2 Input     63 Bit        Muxes := 1     
	   3 Input     63 Bit        Muxes := 1     
	   3 Input     52 Bit        Muxes := 3     
	   7 Input     52 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 3     
	   8 Input     52 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 15    
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 6     
	   7 Input     23 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 6     
	   8 Input     23 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 14    
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 3     
	   8 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 12    
	   7 Input     10 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 12    
	   8 Input     10 Bit        Muxes := 4     
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 104   
	   4 Input      8 Bit        Muxes := 19    
	   8 Input      8 Bit        Muxes := 7     
	   7 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 5     
	   8 Input      7 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 4     
	   7 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 20    
	   3 Input      5 Bit        Muxes := 12    
	   8 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 17    
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	  31 Input      4 Bit        Muxes := 1     
	  31 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 103   
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 19    
	   3 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 3     
	  31 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 60    
	   4 Input      2 Bit        Muxes := 5     
	   8 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 245   
	   8 Input      1 Bit        Muxes := 42    
	   4 Input      1 Bit        Muxes := 23    
	  31 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 12    
	   9 Input      1 Bit        Muxes := 4     
Module fifo_v3__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 19    
Module lane_sequencer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 32    
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 41    
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 70    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 76    
	   8 Input      8 Bit        Muxes := 25    
	   3 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 21    
	   8 Input      5 Bit        Muxes := 8     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 19    
	   8 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 65    
	   8 Input      3 Bit        Muxes := 29    
	   2 Input      2 Bit        Muxes := 8     
	   8 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 22    
	   8 Input      1 Bit        Muxes := 32    
Module spill_register_flushable__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module lzc__parameterized5__10 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__9 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized21__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__12 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__11 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized21__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__14 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__13 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized21__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__16 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__15 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized21__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__18 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__17 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized21__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__20 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__19 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized21__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__22 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__21 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized21__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__24 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__23 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized21__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__8 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__25 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module vector_regfile 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 8     
Module lane 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module ara_dispatcher 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   4 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 51    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 21    
	   3 Input     64 Bit        Muxes := 4     
	   8 Input     64 Bit        Muxes := 7     
	   5 Input     64 Bit        Muxes := 5     
	   8 Input     41 Bit        Muxes := 1     
	   5 Input     41 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 6     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 15    
	   4 Input      8 Bit        Muxes := 4     
	   5 Input      8 Bit        Muxes := 4     
	  35 Input      8 Bit        Muxes := 1     
	  40 Input      8 Bit        Muxes := 2     
	  39 Input      8 Bit        Muxes := 1     
	  50 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	  29 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	  35 Input      7 Bit        Muxes := 1     
	  22 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	  40 Input      7 Bit        Muxes := 1     
	  39 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   3 Input      5 Bit        Muxes := 3     
	   8 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	  37 Input      4 Bit        Muxes := 1     
	  50 Input      4 Bit        Muxes := 1     
	  40 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	  22 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 66    
	   3 Input      3 Bit        Muxes := 13    
	   7 Input      3 Bit        Muxes := 2     
	  37 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 6     
	  29 Input      3 Bit        Muxes := 1     
	  50 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 1     
	  39 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  50 Input      2 Bit        Muxes := 2     
	  40 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 9     
	  39 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 14    
	   3 Input      2 Bit        Muxes := 3     
	  35 Input      2 Bit        Muxes := 2     
	  37 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  29 Input      1 Bit        Muxes := 8     
	  40 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 51    
	   3 Input      1 Bit        Muxes := 29    
	   2 Input      1 Bit        Muxes := 297   
	   4 Input      1 Bit        Muxes := 55    
	   6 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 4     
	  50 Input      1 Bit        Muxes := 9     
	  14 Input      1 Bit        Muxes := 2     
	  57 Input      1 Bit        Muxes := 1     
	  37 Input      1 Bit        Muxes := 3     
	  35 Input      1 Bit        Muxes := 7     
	  39 Input      1 Bit        Muxes := 6     
	  47 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
	  46 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module delta_counter__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized3__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized3__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized3__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized3__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized3__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ara_sequencer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 24    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 75    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 80    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 12    
	   2 Input     41 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 163   
	   6 Input      8 Bit        Muxes := 8     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 721   
Module ara 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 2     
Module axi_inval_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module rr_arb_tree__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_v3__parameterized38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module spill_register_flushable__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module spill_register_flushable__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module addr_decode_dync__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode_dync 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 32    
+---Muxes : 
	   6 Input      2 Bit        Muxes := 32    
	   6 Input      1 Bit        Muxes := 64    
Module delta_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 32    
+---Muxes : 
	   6 Input      2 Bit        Muxes := 32    
	   6 Input      1 Bit        Muxes := 64    
Module delta_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module lzc__12 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__11 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__10 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module axi_demux_simple 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 7     
Module stream_register__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_atop_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input    128 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module fifo_v3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module fifo_v3__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module delta_counter__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spill_register_flushable__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spill_register_flushable__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spill_register_flushable__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_xbar 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module stream_register__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_atop_filter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module delta_counter__parameterized1__227 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__226 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__225 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__224 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__223 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__222 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__221 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__220 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__219 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__218 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__217 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__216 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__215 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__214 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__213 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__212 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__211 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__210 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__209 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__208 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__207 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__206 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__205 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__204 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__203 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__202 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__201 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__200 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__199 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__197 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 96    
Module delta_counter__parameterized1__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__193 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__194 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__195 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__228 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 96    
Module delta_counter__parameterized1__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module rr_arb_tree__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module rr_arb_tree__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module axi_demux_simple__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module fifo_v3__parameterized10__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized11__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module delta_counter__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module id_queue__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 20    
Module delta_counter__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_burst_splitter_counters__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_burst_splitter_ax_chan__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
Module id_queue__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 20    
Module delta_counter__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_burst_splitter_counters__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_burst_splitter_ax_chan__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
Module axi_burst_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 3     
Module fifo_v3__parameterized13__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_v3__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	            4096K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 16    
Module fifo_v3__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module rr_arb_tree__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module addr_decode_dync__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_lite_to_apb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module stream_register 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_atop_filter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module delta_counter__parameterized1__292 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__291 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__290 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__289 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__288 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__287 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__286 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__285 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__284 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__283 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__282 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__281 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__280 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__279 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__278 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__277 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__276 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__275 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__274 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__273 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__272 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__271 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__270 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__269 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__268 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__267 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__266 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__265 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__264 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__263 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__262 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__261 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 96    
Module delta_counter__parameterized1__230 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__231 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__233 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__234 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__235 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__236 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__237 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__238 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__239 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__240 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__241 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__242 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__243 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__244 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__245 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__246 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__247 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__248 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__249 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__250 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__251 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__252 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__253 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__254 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__255 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__256 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__257 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__258 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__259 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1__260 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 96    
Module delta_counter__parameterized1__229 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module rr_arb_tree__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module rr_arb_tree__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module axi_demux_simple__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module fifo_v3__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module delta_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module id_queue 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 20    
Module delta_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_burst_splitter_counters 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_burst_splitter_ax_chan 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
Module id_queue__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 20    
Module delta_counter__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_burst_splitter_counters__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_burst_splitter_ax_chan__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
Module axi_burst_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 3     
Module fifo_v3__parameterized10__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized10__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module stream_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module stream_fork 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 21    
Module fifo_v3__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 10    
Module fifo_v3__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
Module fifo_v3__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module stream_to_mem 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module fifo_v3__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              130 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    130 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module stream_fork__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module stream_fork_dynamic 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_to_detailed_mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 26    
Module stream_register__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_atop_filter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input    128 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module ara_soc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module slib_input_sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module slib_input_sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module slib_input_sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module slib_input_sync__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module slib_input_sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module slib_input_filter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module slib_input_filter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module slib_input_filter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module slib_input_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module uart_interrupt 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module slib_edge_detect__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module slib_edge_detect__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module slib_edge_detect__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module slib_edge_detect__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module slib_edge_detect__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module slib_edge_detect__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module slib_edge_detect__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module slib_edge_detect__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module uart_baudgen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module slib_clock_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module slib_edge_detect 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module slib_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 65    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 68    
Module slib_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 65    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 68    
Module uart_transmitter 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 1     
Module slib_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module slib_mv_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module slib_input_filter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module uart_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
Module apb_uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 27    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/cva6/core/multiplier.sv:120]
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_dw_downsize.i_axi_dw_downsizeri_1 /i_axi_err_slv/\i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_dw_downsize.i_axi_dw_downsizeri_1 /i_axi_err_slv/\i_r_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_num_lanes[0].active_lane.lane_instance.gen_pulp_divsqrt.i_fpnew_divsqrt_multii_21 /result_is_fp8_q_reg)
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[1].i_opgroup_blocki_23/i_arbiter/gen_arbiter.rr_q_reg[2]' (FDCE) to 'gen_operation_groups[1].i_opgroup_blocki_23/i_arbiter/gen_arbiter.rr_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[1].i_opgroup_blocki_23/i_arbiter/gen_arbiter.rr_q_reg[1]' (FDCE) to 'gen_operation_groups[1].i_opgroup_blocki_23/i_arbiter/gen_arbiter.rr_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_operation_groups[1].i_opgroup_blocki_23 /\i_arbiter/gen_arbiter.rr_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_27/i_ptw/ptw_pptr_q_reg[0]' (FDCE) to 'gen_mmu_sv39.i_cva6_mmui_27/i_ptw/ptw_pptr_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_27/i_ptw/ptw_pptr_q_reg[1]' (FDCE) to 'gen_mmu_sv39.i_cva6_mmui_27/i_ptw/ptw_pptr_q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mmu_sv39.i_cva6_mmui_27 /\i_ptw/ptw_pptr_q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[47]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[46]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[45]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[44]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[43]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[42]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[41]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[40]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[39]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[38]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[37]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[36]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[35]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[34]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[33]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[32]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[31]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[30]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[29]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[28]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[27]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[26]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[25]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[24]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[23]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[22]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[21]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[20]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[19]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[18]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[17]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[47]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[46]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[45]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[44]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[43]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[42]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[41]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[40]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[39]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[38]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[37]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[36]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[35]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[34]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[33]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[32]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[31]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[30]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[29]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[28]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[27]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[26]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[25]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[24]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[23]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[22]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[21]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[20]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[19]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[18]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[17]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[47]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[46]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[45]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[44]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[43]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[42]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[41]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[40]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[39]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[38]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[37]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[36]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[35]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[34]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[33]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[32]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[31]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[30]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[29]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[28]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[27]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[26]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[47]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[46]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[45]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[44]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[43]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[42]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[41]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[40]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[39]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[38]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[37]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[36]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[35]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[34]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[33]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[32]__2) is unused and will be removed from module mult.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][56]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][57]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][56]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][56]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][56]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][57]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][58]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][57]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][57]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][57]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][58]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][59]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][58]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][58]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][58]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][59]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][60]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][59]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][59]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][59]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][60]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][61]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][60]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][60]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][60]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][61]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][62]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][61]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][61]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][61]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][62]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][63]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][62]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][62]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][62]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][63]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][64]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][63]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][63]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][63]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][64]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][65]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][64]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][64]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][64]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][65]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][66]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][65]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][65]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][65]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][66]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][67]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][66]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][66]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][66]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][67]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][68]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][67]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][67]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][67]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][68]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][69]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][68]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][68]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][68]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][69]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][70]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][69]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][69]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][69]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][70]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][71]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][70]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][70]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][70]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][71]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][72]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][71]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][71]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][71]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][72]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][73]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][72]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][72]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][72]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][73]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][74]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][73]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][73]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][73]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][74]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][75]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][74]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][74]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][74]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][75]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][76]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][75]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][75]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][75]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][76]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][77]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][76]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][76]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][76]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][77]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][78]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][77]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][77]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][77]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][78]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][79]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][78]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][78]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][78]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][79]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[3][addr][80]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][79]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[2][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][79]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[1][addr][127]'
INFO: [Synth 8-3886] merging instance 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][79]' (FDCE) to 'i_addrgeni_47/i_addrgen_req_queue/mem_q_reg[0][addr][127]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_addrgeni_47/\i_addrgen_req_queue/mem_q_reg[3][addr][127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_addrgeni_47/\i_addrgen_req_queue/mem_q_reg[2][addr][127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_addrgeni_47/\i_addrgen_req_queue/mem_q_reg[1][addr][127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_addrgeni_47/\i_addrgen_req_queue/mem_q_reg[0][addr][127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_divsqrt_multi__parameterized0__GC0:/result_is_fp8_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_divsqrt_multi__parameterized1__GC0:/result_is_fp8_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_divsqrt_multi__parameterized2__GC0:/result_is_fp8_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_opgroup_block__parameterized5__GC0:/\i_arbiter/gen_arbiter.rr_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mmu_sv39.i_cva6_mmui_27 /\misaligned_ex_q_reg[cause][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_uart/\UART_IS_CTS/iD_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_uart/\UART_IS_DSR/iD_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_uart/\UART_IS_RI/iD_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_uart/\UART_IS_DCD/iD_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_divsqrt_multi__parameterized2__GC0:/\gen_input_pipeline[0].inp_pipe_op_q_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_divsqrt_multi__parameterized1__GC0:/\gen_input_pipeline[0].inp_pipe_op_q_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_num_lanes[0].active_lane.lane_instance.gen_pulp_divsqrt.i_fpnew_divsqrt_multii_21 /\gen_input_pipeline[0].inp_pipe_aux_q_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_divsqrt_multi__parameterized0__GC0:/\gen_input_pipeline[0].inp_pipe_op_q_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_forward_b_beats_queue/\write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_err_slv/\i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_err_slv/\i_r_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/i_icache_data_fifo/\mem_q_reg[1][paddr][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/i_icache_data_fifo/\mem_q_reg[0][paddr][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/i_axi_shim/\wr_cnt_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\dcache_rd_shift_user_q_reg[255][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\dcache_rtrn_type_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\icache_rd_shift_user_q_reg[127][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_cva6_icache/\cl_offset_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_cva6_icache/inv_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\dcache_rd_shift_user_q_reg[253][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\icache_rd_shift_user_q_reg[125][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\dcache_rd_shift_user_q_reg[251][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\icache_rd_shift_user_q_reg[123][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\dcache_rd_shift_user_q_reg[249][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\icache_rd_shift_user_q_reg[121][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\dcache_rd_shift_user_q_reg[247][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\icache_rd_shift_user_q_reg[119][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\dcache_rd_shift_user_q_reg[245][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\icache_rd_shift_user_q_reg[117][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\dcache_rd_shift_user_q_reg[243][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\icache_rd_shift_user_q_reg[115][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\dcache_rd_shift_user_q_reg[241][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\icache_rd_shift_user_q_reg[113][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\dcache_rd_shift_user_q_reg[239][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\icache_rd_shift_user_q_reg[111][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\dcache_rd_shift_user_q_reg[237][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\icache_rd_shift_user_q_reg[109][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\dcache_rd_shift_user_q_reg[235][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\icache_rd_shift_user_q_reg[107][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\dcache_rd_shift_user_q_reg[233][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_adapter/\icache_rd_shift_user_q_reg[105][0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\gen_asic_regfile.i_ariane_regfile/mem_reg[0][44] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5587] ROM size for "get_opgroup4" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 10 [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_fma.sv:332]
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: PCIN+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: PCIN+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: PCIN+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: PCIN+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
WARNING: [Synth 8-3917] design fpnew_top__GCB0 has port opgrp_busy[2] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5587] ROM size for "amo_op_d" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "instruction_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design cva6__GCB2 has port flush_tlb_vvma_ctrl_ex driven by constant 0
WARNING: [Synth 8-3917] design cva6__GCB2 has port flush_tlb_gvma_ctrl_ex driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design addrgen__GB0 has port P[4] driven by constant 1
WARNING: [Synth 8-3917] design addrgen__GB0 has port P[3] driven by constant 1
WARNING: [Synth 8-3917] design addrgen__GB0 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O138[2] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O138[1] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O138[0] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O139[2] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O139[1] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O139[0] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O140[3] driven by constant 1
WARNING: [Synth 8-3917] design addrgen__GB0 has port O140[2] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O140[1] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O140[0] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O141[2] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O141[1] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O141[0] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O142[4] driven by constant 1
WARNING: [Synth 8-3917] design addrgen__GB0 has port O142[2] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O142[1] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O142[0] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O143[3] driven by constant 1
WARNING: [Synth 8-3917] design addrgen__GB0 has port O143[2] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O143[1] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O143[0] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O144[3] driven by constant 1
WARNING: [Synth 8-3917] design addrgen__GB0 has port O144[2] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O144[1] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O144[0] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O146[6] driven by constant 1
WARNING: [Synth 8-3917] design addrgen__GB0 has port O146[2] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O146[1] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O146[0] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O147[7] driven by constant 1
WARNING: [Synth 8-3917] design addrgen__GB0 has port O147[5] driven by constant 1
WARNING: [Synth 8-3917] design addrgen__GB0 has port O147[4] driven by constant 1
WARNING: [Synth 8-3917] design addrgen__GB0 has port O147[2] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O147[1] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O147[0] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O148[2] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O148[1] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O148[0] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O149[3] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O149[2] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O149[1] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O149[0] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O150[3] driven by constant 1
WARNING: [Synth 8-3917] design addrgen__GB0 has port O150[2] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O150[1] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O150[0] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O151[3] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O151[2] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O151[1] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O151[0] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O152[3] driven by constant 1
WARNING: [Synth 8-3917] design addrgen__GB0 has port O152[2] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O152[1] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O152[0] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB0 has port O153[5] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design addrgen__GB2 has port p_5_out[8] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB2 has port p_5_out[4] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB2 has port p_5_out[3] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB2 has port p_5_out[2] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB2 has port p_5_out[1] driven by constant 0
WARNING: [Synth 8-3917] design addrgen__GB2 has port p_5_out[0] driven by constant 0
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/vlsu/addrgen.sv:300]
DSP Report: Generating DSP vaddr_start1, operation Mode is: A*B.
DSP Report: operator vaddr_start1 is absorbed into DSP vaddr_start1.
DSP Report: operator vaddr_start1 is absorbed into DSP vaddr_start1.
DSP Report: Generating DSP vaddr_start1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator vaddr_start1 is absorbed into DSP vaddr_start1.
DSP Report: operator vaddr_start1 is absorbed into DSP vaddr_start1.
DSP Report: Generating DSP vaddr_start1, operation Mode is: A*B.
DSP Report: operator vaddr_start1 is absorbed into DSP vaddr_start1.
DSP Report: operator vaddr_start1 is absorbed into DSP vaddr_start1.
DSP Report: Generating DSP vaddr_start1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator vaddr_start1 is absorbed into DSP vaddr_start1.
DSP Report: operator vaddr_start1 is absorbed into DSP vaddr_start1.
WARNING: [Synth 8-3917] design masku__GB2 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O257[5] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O257[3] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O257[2] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O257[1] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O257[0] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O259[3] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O259[2] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O259[1] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O259[0] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O260[2] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O260[1] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O260[0] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O261[3] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O261[2] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O261[1] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O261[0] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O262[4] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O262[2] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O262[1] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O262[0] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O263[4] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O263[3] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O263[2] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O263[1] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O263[0] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O264[5] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O264[2] driven by constant 0
WARNING: [Synth 8-3917] design masku__GB2 has port O264[1] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP result_scalar_d2, operation Mode is: A*B.
DSP Report: operator result_scalar_d2 is absorbed into DSP result_scalar_d2.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 10 [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/deps/fpnew/src/fpnew_fma.sv:332]
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: PCIN+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: PCIN+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: PCIN+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: PCIN+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_res0, operation Mode is: A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: PCIN+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: PCIN+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: PCIN+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: PCIN+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: PCIN+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: PCIN+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:199]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:199]
DSP Report: Generating DSP mul_res0, operation Mode is: A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP result_o0, operation Mode is: C+A*B.
DSP Report: operator result_o0 is absorbed into DSP result_o0.
DSP Report: operator mul_res0 is absorbed into DSP result_o0.
DSP Report: Generating DSP result_o0, operation Mode is: C+A*B.
DSP Report: operator result_o0 is absorbed into DSP result_o0.
DSP Report: operator mul_res0 is absorbed into DSP result_o0.
DSP Report: Generating DSP result_o0, operation Mode is: C+A*B.
DSP Report: operator result_o0 is absorbed into DSP result_o0.
DSP Report: operator mul_res0 is absorbed into DSP result_o0.
DSP Report: Generating DSP result_o0, operation Mode is: C+A*B.
DSP Report: operator result_o0 is absorbed into DSP result_o0.
DSP Report: operator mul_res0 is absorbed into DSP result_o0.
INFO: [Synth 8-5587] ROM size for "fpu_gen.fp_op" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6841] Block RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:09 ; elapsed = 00:05:11 . Memory (MB): peak = 4778.133 ; gain = 3173.055 ; free physical = 17585 ; free virtual = 23520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+------------------------------------+---------------+----------------+
|Module Name    | RTL Object                         | Depth x Width | Implemented As | 
+---------------+------------------------------------+---------------+----------------+
|fpu_wrap       | fpu_gen.fpu_op_d                   | 256x5         | LUT            | 
|ara_dispatcher | ara_req_d                          | 64x1          | LUT            | 
|ara_dispatcher | ara_req_d                          | 64x1          | LUT            | 
|ara_dispatcher | ara_req_d                          | 64x1          | LUT            | 
|ara_dispatcher | ara_req_d                          | 64x1          | LUT            | 
|ara_dispatcher | ara_req_d                          | 64x1          | LUT            | 
|ara_dispatcher | ara_req_d                          | 64x1          | LUT            | 
|ara_dispatcher | ara_req_d                          | 64x1          | LUT            | 
|ara_dispatcher | ara_req_d                          | 32x2          | LUT            | 
|vldu           | axi_r_to_result_queue[0].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[0].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[0].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[1].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[1].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[1].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[2].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[2].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[2].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[3].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[3].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[3].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[4].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[4].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[4].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[5].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[5].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[5].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[6].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[6].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[6].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[7].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[7].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[7].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[8].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[8].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[8].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[9].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[9].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[9].idx       | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[10].idx      | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[10].idx      | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[10].idx      | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[11].idx      | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[11].idx      | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[11].idx      | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[12].idx      | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[12].idx      | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[12].idx      | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[13].idx      | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[13].idx      | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[13].idx      | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[14].idx      | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[14].idx      | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[14].idx      | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[15].idx      | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[15].idx      | 32x5          | LUT            | 
|vldu           | axi_r_to_result_queue[15].idx      | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[0].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[0].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[0].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[14].idx       | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[14].idx       | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[14].idx       | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[15].idx       | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[15].idx       | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[15].idx       | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[1].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[1].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[1].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[2].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[2].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[2].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[3].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[3].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[3].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[4].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[4].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[4].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[5].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[5].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[5].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[6].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[6].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[6].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[7].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[7].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[7].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[8].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[8].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[8].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[9].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[9].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[9].idx        | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[10].idx       | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[10].idx       | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[10].idx       | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[11].idx       | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[11].idx       | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[11].idx       | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[12].idx       | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[12].idx       | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[12].idx       | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[13].idx       | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[13].idx       | 32x5          | LUT            | 
|vstu           | stu_operand_to_axi_w[13].idx       | 32x5          | LUT            | 
|sldu           | idx                                | 32x5          | LUT            | 
|sldu           | idx                                | 32x5          | LUT            | 
|sldu           | idx                                | 32x5          | LUT            | 
|masku          | (null)[7].idx                      | 32x5          | LUT            | 
|masku          | (null)[6].idx                      | 32x5          | LUT            | 
|masku          | (null)[5].idx                      | 32x5          | LUT            | 
|masku          | (null)[4].idx                      | 32x5          | LUT            | 
|masku          | (null)[3].idx                      | 32x5          | LUT            | 
|masku          | (null)[2].idx                      | 32x5          | LUT            | 
|masku          | (null)[1].idx                      | 32x5          | LUT            | 
|masku          | (null)[0].idx                      | 32x5          | LUT            | 
|masku          | (null)[15].idx                     | 32x5          | LUT            | 
|masku          | (null)[14].idx                     | 32x5          | LUT            | 
|masku          | (null)[13].idx                     | 32x5          | LUT            | 
|masku          | (null)[12].idx                     | 32x5          | LUT            | 
|masku          | (null)[11].idx                     | 32x5          | LUT            | 
|masku          | (null)[10].idx                     | 32x5          | LUT            | 
|masku          | (null)[9].idx                      | 32x5          | LUT            | 
|masku          | (null)[8].idx                      | 32x5          | LUT            | 
|masku          | (null)[7].idx                      | 32x5          | LUT            | 
|masku          | (null)[6].idx                      | 32x5          | LUT            | 
|masku          | (null)[5].idx                      | 32x5          | LUT            | 
|masku          | (null)[4].idx                      | 32x5          | LUT            | 
|masku          | (null)[3].idx                      | 32x5          | LUT            | 
|masku          | (null)[2].idx                      | 32x5          | LUT            | 
|masku          | (null)[1].idx                      | 32x5          | LUT            | 
|masku          | (null)[0].idx                      | 32x5          | LUT            | 
|masku          | (null)[25].idx                     | 32x5          | LUT            | 
|masku          | (null)[31].idx                     | 32x5          | LUT            | 
|masku          | (null)[30].idx                     | 32x5          | LUT            | 
|masku          | (null)[29].idx                     | 32x5          | LUT            | 
|masku          | (null)[28].idx                     | 32x5          | LUT            | 
|masku          | (null)[27].idx                     | 32x5          | LUT            | 
|masku          | (null)[26].idx                     | 32x5          | LUT            | 
|masku          | (null)[24].idx                     | 32x5          | LUT            | 
|masku          | (null)[23].idx                     | 32x5          | LUT            | 
|masku          | (null)[22].idx                     | 32x5          | LUT            | 
|masku          | (null)[21].idx                     | 32x5          | LUT            | 
|masku          | (null)[20].idx                     | 32x5          | LUT            | 
|masku          | (null)[19].idx                     | 32x5          | LUT            | 
|masku          | (null)[18].idx                     | 32x5          | LUT            | 
|masku          | (null)[17].idx                     | 32x5          | LUT            | 
|masku          | (null)[16].idx                     | 32x5          | LUT            | 
|masku          | (null)[15].idx                     | 32x5          | LUT            | 
|masku          | (null)[14].idx                     | 32x5          | LUT            | 
|masku          | (null)[13].idx                     | 32x5          | LUT            | 
|masku          | (null)[12].idx                     | 32x5          | LUT            | 
|masku          | (null)[11].idx                     | 32x5          | LUT            | 
|masku          | (null)[10].idx                     | 32x5          | LUT            | 
|masku          | (null)[9].idx                      | 32x5          | LUT            | 
|masku          | (null)[8].idx                      | 32x5          | LUT            | 
|masku          | (null)[7].idx                      | 32x5          | LUT            | 
|masku          | (null)[6].idx                      | 32x5          | LUT            | 
|masku          | (null)[5].idx                      | 32x5          | LUT            | 
|masku          | (null)[4].idx                      | 32x5          | LUT            | 
|masku          | (null)[3].idx                      | 32x5          | LUT            | 
|masku          | (null)[2].idx                      | 32x5          | LUT            | 
|masku          | (null)[1].idx                      | 32x5          | LUT            | 
|masku          | (null)[0].idx                      | 32x5          | LUT            | 
|masku          | (null)[2].idx                      | 32x5          | LUT            | 
|masku          | (null)[2].idx                      | 32x5          | LUT            | 
|masku          | (null)[2].idx                      | 32x5          | LUT            | 
|masku          | (null)[3].idx                      | 32x5          | LUT            | 
|masku          | (null)[3].idx                      | 32x5          | LUT            | 
|masku          | (null)[3].idx                      | 32x5          | LUT            | 
|masku          | (null)[4].idx                      | 32x5          | LUT            | 
|masku          | (null)[4].idx                      | 32x5          | LUT            | 
|masku          | (null)[4].idx                      | 32x5          | LUT            | 
|masku          | (null)[5].idx                      | 32x5          | LUT            | 
|masku          | (null)[5].idx                      | 32x5          | LUT            | 
|masku          | (null)[5].idx                      | 32x5          | LUT            | 
|masku          | (null)[6].idx                      | 32x5          | LUT            | 
|masku          | (null)[6].idx                      | 32x5          | LUT            | 
|masku          | (null)[6].idx                      | 32x5          | LUT            | 
|masku          | (null)[7].idx                      | 32x5          | LUT            | 
|masku          | (null)[7].idx                      | 32x5          | LUT            | 
|masku          | (null)[7].idx                      | 32x5          | LUT            | 
|masku          | (null)[8].idx                      | 32x5          | LUT            | 
|masku          | (null)[8].idx                      | 32x5          | LUT            | 
|masku          | (null)[8].idx                      | 32x5          | LUT            | 
|masku          | (null)[9].idx                      | 32x5          | LUT            | 
|masku          | (null)[9].idx                      | 32x5          | LUT            | 
|masku          | (null)[9].idx                      | 32x5          | LUT            | 
|masku          | (null)[10].idx                     | 32x5          | LUT            | 
|masku          | (null)[10].idx                     | 32x5          | LUT            | 
|masku          | (null)[10].idx                     | 32x5          | LUT            | 
|masku          | (null)[11].idx                     | 32x5          | LUT            | 
|masku          | (null)[11].idx                     | 32x5          | LUT            | 
|masku          | (null)[11].idx                     | 32x5          | LUT            | 
|masku          | (null)[12].idx                     | 32x5          | LUT            | 
|masku          | (null)[12].idx                     | 32x5          | LUT            | 
|masku          | (null)[12].idx                     | 32x5          | LUT            | 
|masku          | (null)[13].idx                     | 32x5          | LUT            | 
|masku          | (null)[13].idx                     | 32x5          | LUT            | 
|masku          | (null)[13].idx                     | 32x5          | LUT            | 
|masku          | (null)[14].idx                     | 32x5          | LUT            | 
|masku          | (null)[14].idx                     | 32x5          | LUT            | 
|masku          | (null)[14].idx                     | 32x5          | LUT            | 
|masku          | (null)[15].idx                     | 32x5          | LUT            | 
|masku          | (null)[15].idx                     | 32x5          | LUT            | 
|masku          | (null)[15].idx                     | 32x5          | LUT            | 
|masku          | (null)[16].idx                     | 32x5          | LUT            | 
|masku          | (null)[16].idx                     | 32x5          | LUT            | 
|masku          | (null)[16].idx                     | 32x5          | LUT            | 
|masku          | (null)[17].idx                     | 32x5          | LUT            | 
|masku          | (null)[17].idx                     | 32x5          | LUT            | 
|masku          | (null)[17].idx                     | 32x5          | LUT            | 
|masku          | (null)[18].idx                     | 32x5          | LUT            | 
|masku          | (null)[18].idx                     | 32x5          | LUT            | 
|masku          | (null)[18].idx                     | 32x5          | LUT            | 
|masku          | (null)[19].idx                     | 32x5          | LUT            | 
|masku          | (null)[19].idx                     | 32x5          | LUT            | 
|masku          | (null)[19].idx                     | 32x5          | LUT            | 
|masku          | (null)[20].idx                     | 32x5          | LUT            | 
|masku          | (null)[20].idx                     | 32x5          | LUT            | 
|masku          | (null)[20].idx                     | 32x5          | LUT            | 
|masku          | (null)[21].idx                     | 32x5          | LUT            | 
|masku          | (null)[21].idx                     | 32x5          | LUT            | 
|masku          | (null)[21].idx                     | 32x5          | LUT            | 
|masku          | (null)[22].idx                     | 32x5          | LUT            | 
|masku          | (null)[22].idx                     | 32x5          | LUT            | 
|masku          | (null)[22].idx                     | 32x5          | LUT            | 
|masku          | (null)[23].idx                     | 32x5          | LUT            | 
|masku          | (null)[23].idx                     | 32x5          | LUT            | 
|masku          | (null)[23].idx                     | 32x5          | LUT            | 
|masku          | (null)[24].idx                     | 32x5          | LUT            | 
|masku          | (null)[24].idx                     | 32x5          | LUT            | 
|masku          | (null)[24].idx                     | 32x5          | LUT            | 
|masku          | (null)[25].idx                     | 32x5          | LUT            | 
|masku          | (null)[25].idx                     | 32x5          | LUT            | 
|masku          | (null)[25].idx                     | 32x5          | LUT            | 
|masku          | (null)[26].idx                     | 32x5          | LUT            | 
|masku          | (null)[26].idx                     | 32x5          | LUT            | 
|masku          | (null)[26].idx                     | 32x5          | LUT            | 
|masku          | (null)[27].idx                     | 32x5          | LUT            | 
|masku          | (null)[27].idx                     | 32x5          | LUT            | 
|masku          | (null)[27].idx                     | 32x5          | LUT            | 
|masku          | (null)[28].idx                     | 32x5          | LUT            | 
|masku          | (null)[28].idx                     | 32x5          | LUT            | 
|masku          | (null)[28].idx                     | 32x5          | LUT            | 
|masku          | (null)[29].idx                     | 32x5          | LUT            | 
|masku          | (null)[29].idx                     | 32x5          | LUT            | 
|masku          | (null)[29].idx                     | 32x5          | LUT            | 
|masku          | (null)[30].idx                     | 32x5          | LUT            | 
|masku          | (null)[30].idx                     | 32x5          | LUT            | 
|masku          | (null)[30].idx                     | 32x5          | LUT            | 
|masku          | (null)[31].idx                     | 32x5          | LUT            | 
|masku          | (null)[31].idx                     | 32x5          | LUT            | 
|masku          | (null)[31].idx                     | 32x5          | LUT            | 
|masku          | (null)[1].idx                      | 32x5          | LUT            | 
|masku          | (null)[1].idx                      | 32x5          | LUT            | 
|masku          | (null)[1].idx                      | 32x5          | LUT            | 
|masku          | (null)[0].idx                      | 32x5          | LUT            | 
|masku          | (null)[0].idx                      | 32x5          | LUT            | 
|masku          | (null)[0].idx                      | 32x5          | LUT            | 
|vmfpu          | fpu_gen.(null)[0].vfrsqrt7_lut_out | 128x7         | LUT            | 
|vmfpu          | fpu_gen.(null)[0].vfrsqrt7_lut_out | 128x7         | LUT            | 
|vmfpu          | fpu_gen.(null)[1].vfrsqrt7_lut_out | 128x7         | LUT            | 
|vmfpu          | fpu_gen.(null)[0].vfrsqrt7_lut_out | 128x7         | LUT            | 
|vmfpu          | fpu_gen.(null)[1].vfrsqrt7_lut_out | 128x7         | LUT            | 
|vmfpu          | fpu_gen.(null)[2].vfrsqrt7_lut_out | 128x7         | LUT            | 
|vmfpu          | fpu_gen.(null)[3].vfrsqrt7_lut_out | 128x7         | LUT            | 
|vmfpu          | fpu_gen.(null)[0].vfrec7_lut_out   | 128x7         | LUT            | 
|vmfpu          | fpu_gen.(null)[0].vfrec7_lut_out   | 128x7         | LUT            | 
|vmfpu          | fpu_gen.(null)[1].vfrec7_lut_out   | 128x7         | LUT            | 
|vmfpu          | fpu_gen.(null)[0].vfrec7_lut_out   | 128x7         | LUT            | 
|vmfpu          | fpu_gen.(null)[1].vfrec7_lut_out   | 128x7         | LUT            | 
|vmfpu          | fpu_gen.(null)[2].vfrec7_lut_out   | 128x7         | LUT            | 
|vmfpu          | fpu_gen.(null)[3].vfrec7_lut_out   | 128x7         | LUT            | 
|xilinx_ara_soc | fpu_gen.fpu_op_d                   | 256x5         | LUT            | 
+---------------+------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base:                 | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 32 K x 128(NO_CHANGE)  | W | R |                        |   |   | Port A           | 0      | 128    | 
+---------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mult         | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult         | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult         | PCIN+A*B       | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult         | (PCIN>>17)+A*B | 14     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult         | PCIN+A*B       | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult         | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult         | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult         | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult         | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult         | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult         | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult         | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult         | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | PCIN+A*B       | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | PCIN+A*B       | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | A*B            | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|addrgen__GB4 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|addrgen__GB4 | (PCIN>>17)+A*B | 14     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|addrgen__GB4 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|addrgen__GB4 | (PCIN>>17)+A*B | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|masku__GB22  | A*B            | 11     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | A*B            | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | A*B            | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | A*B            | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | A*B            | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | PCIN+A*B       | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | PCIN+A*B       | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma    | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | PCIN+A*B       | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | (PCIN>>17)+A*B | 14     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | PCIN+A*B       | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | A*B            | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | A*B            | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | A*B            | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | A*B            | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul     | C+A*B          | 17     | 17     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_mul     | C+A*B          | 17     | 17     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_mul     | C+A*B          | 17     | 17     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_mul     | C+A*B          | 17     | 17     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_wt_dcache_memi_8/gen_data_banks[0].i_data_sram/i_0/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_wt_dcache_memi_8/gen_data_banks[0].i_data_sram/i_1/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_wt_dcache_memi_8/gen_data_banks[0].i_data_sram/i_2/gen_cut[2].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_wt_dcache_memi_8/gen_data_banks[0].i_data_sram/i_3/gen_cut[3].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_wt_dcache_memi_8/gen_data_banks[1].i_data_sram/i_0/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_wt_dcache_memi_8/gen_data_banks[1].i_data_sram/i_1/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_wt_dcache_memi_8/gen_data_banks[1].i_data_sram/i_2/gen_cut[2].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_wt_dcache_memi_8/gen_data_banks[1].i_data_sram/i_3/gen_cut[3].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_wt_dcache_memi_8/gen_data_banks[3].i_data_sram/i_0/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_wt_dcache_memi_8/gen_data_banks[3].i_data_sram/i_1/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_wt_dcache_memi_8/gen_data_banks[3].i_data_sram/i_2/gen_cut[2].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_wt_dcache_memi_8/gen_data_banks[3].i_data_sram/i_3/gen_cut[3].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_wt_dcache_memi_12/gen_data_banks[2].i_data_sram/i_0/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_wt_dcache_memi_12/gen_data_banks[2].i_data_sram/i_1/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_wt_dcache_memi_12/gen_data_banks[2].i_data_sram/i_2/gen_cut[2].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_wt_dcache_memi_12/gen_data_banks[2].i_data_sram/i_3/gen_cut[3].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_wt_dcache_memi_12/gen_tag_srams[0].i_tag_sram/i_rami_0/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_wt_dcache_memi_12/gen_tag_srams[1].i_tag_sram/i_rami_0/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_wt_dcache_memi_12/gen_tag_srams[2].i_tag_sram/i_rami_0/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_wt_dcache_memi_12/gen_tag_srams[3].i_tag_sram/i_rami_0/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_cache_wt.i_cache_subsystemi_15/i_cva6_icache/gen_sram[0].tag_sram/i_rami_0/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_cache_wt.i_cache_subsystemi_15/i_cva6_icache/gen_sram[0].data_sram/i_0/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_cache_wt.i_cache_subsystemi_15/i_cva6_icache/gen_sram[0].data_sram/i_1/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_cache_wt.i_cache_subsystemi_15/i_cva6_icache/gen_sram[1].tag_sram/i_rami_0/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_cache_wt.i_cache_subsystemi_15/i_cva6_icache/gen_sram[1].data_sram/i_0/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_cache_wt.i_cache_subsystemi_15/i_cva6_icache/gen_sram[1].data_sram/i_1/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_cache_wt.i_cache_subsystemi_15/i_cva6_icache/gen_sram[2].tag_sram/i_rami_0/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_cache_wt.i_cache_subsystemi_15/i_cva6_icache/gen_sram[2].data_sram/i_0/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_cache_wt.i_cache_subsystemi_15/i_cva6_icache/gen_sram[2].data_sram/i_1/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_cache_wt.i_cache_subsystemi_15/i_cva6_icache/gen_sram[3].tag_sram/i_rami_0/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_cache_wt.i_cache_subsystemi_15/i_cva6_icache/gen_sram[3].data_sram/i_0/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_cache_wt.i_cache_subsystemi_15/i_cva6_icache/gen_sram[3].data_sram/i_1/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/vlsu/addrgen.sv:488]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/vlsu/addrgen.sv:488]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/vlsu/addrgen.sv:488]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/vlsu/addrgen.sv:488]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/masku/masku.sv:121]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:88]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:88]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:88]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:88]
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[0].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[0].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[1].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[1].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[2].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[2].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[3].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[3].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[4].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[4].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[5].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[5].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[6].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[6].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[7].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[7].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_4_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_4_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_4_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_4_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_4_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_4_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_4_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_4_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_5_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_5_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_5_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_5_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_5_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_5_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_5_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_5_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_6_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_6_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_6_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_ara_soci_164/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_6_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+--------------------------------------------------+------------+----------+
|      |RTL Partition                                     |Replication |Instances |
+------+--------------------------------------------------+------------+----------+
|1     |axi_dw_downsizer__GB0                             |           1|      3751|
|2     |axi_dw_downsizer__GB1                             |           1|      2231|
|3     |axi_dw_downsizer__GB2                             |           1|      2333|
|4     |axi_dw_downsizer__parameterized0__GB0             |           1|      4969|
|5     |axi_dw_downsizer__parameterized0__GB1             |           1|       484|
|6     |axi_dw_downsizer__parameterized0__GB2             |           1|      5200|
|7     |axi_dw_downsizer__parameterized0__GB3             |           1|       423|
|8     |axi_dw_downsizer__parameterized0__GB4             |           1|       818|
|9     |wt_dcache_mem__GB0                                |           1|      6047|
|10    |case__2583_wt_dcache_mem__GD                      |           1|       759|
|11    |wt_dcache_mem__GB2                                |           1|       100|
|12    |wt_dcache_mem__GB3                                |           1|        98|
|13    |wt_dcache_mem__GB4                                |           1|      3243|
|14    |wt_dcache_mem__GB5                                |           1|       948|
|15    |wt_dcache__GC0                                    |           1|     12862|
|16    |wt_cache_subsystem__GC0                           |           1|      4139|
|17    |scoreboard__GB0                                   |           1|     22653|
|18    |scoreboard__GB1                                   |           1|      8392|
|19    |scoreboard__GB2                                   |           1|      7244|
|20    |scoreboard__GB3                                   |           1|     10081|
|21    |issue_stage__GC0                                  |           1|     21924|
|22    |div_sqrt_top_mvp                                  |          17|      8747|
|23    |fpnew_divsqrt_multi__GC0                          |           1|       290|
|24    |fpnew_opgroup_multifmt_slice__GC0                 |           1|        91|
|25    |fpnew_opgroup_block__parameterized0__GC0          |           1|       226|
|26    |fpnew_top__GCB0                                   |           1|     17447|
|27    |fpnew_top__GCB1                                   |           1|      5550|
|28    |fpu_wrap__GC0                                     |           1|      1178|
|29    |tlb                                               |           2|      7637|
|30    |mmu__GC0                                          |           1|      1920|
|31    |load_store_unit__GC0                              |           1|      8063|
|32    |ex_stage__GC0                                     |           1|     10358|
|33    |cva6__GCB0                                        |           1|     11659|
|34    |cva6__GCB1                                        |           1|      6382|
|35    |cva6__GCB2                                        |           1|     15216|
|36    |cva6__GCB3                                        |           1|       586|
|37    |axi_dw_upsizer__GB0                               |           1|      5967|
|38    |axi_dw_upsizer__GB1                               |           1|      3659|
|39    |axi_dw_upsizer__GB2                               |           1|      1672|
|40    |axi_dw_upsizer__GB3                               |           1|      1034|
|41    |addrgen__GB0                                      |           1|      1810|
|42    |addrgen__GB1                                      |           1|       263|
|43    |addrgen__GB2                                      |           1|      1561|
|44    |addrgen__GB3                                      |           1|      2177|
|45    |addrgen__GB4                                      |           1|      7714|
|46    |addrgen__GB5                                      |           1|      5287|
|47    |addrgen__GB6                                      |           1|      1244|
|48    |addrgen__GB7                                      |           1|      2488|
|49    |addrgen__GB8                                      |           1|       545|
|50    |addrgen__GB9                                      |           1|      1846|
|51    |vldu__GB0                                         |           1|      8396|
|52    |vldu__GB1                                         |           1|     12608|
|53    |vldu__GB2                                         |           1|      2866|
|54    |vldu__GB3                                         |           1|     11032|
|55    |vldu__GB4                                         |           1|      9465|
|56    |vldu__GB5                                         |           1|     12243|
|57    |vlsu__GC0                                         |           1|     16344|
|58    |sldu__GB0                                         |           1|     26272|
|59    |sldu__GB1                                         |           1|      7289|
|60    |sldu__GB2                                         |           1|      5774|
|61    |masku__GB0                                        |           1|     13411|
|62    |masku__GB1                                        |           1|     10208|
|63    |masku__GB2                                        |           1|      2511|
|64    |masku__GB3                                        |           1|      1077|
|65    |masku__GB4                                        |           1|      1319|
|66    |masku__GB5                                        |           1|     27360|
|67    |masku__GB6                                        |           1|     17387|
|68    |masku__GB7                                        |           1|      2610|
|69    |masku__GB8                                        |           1|     12656|
|70    |masku__GB9                                        |           1|       510|
|71    |masku__GB10                                       |           1|       697|
|72    |masku__GB11                                       |           1|     53291|
|73    |masku__GB12                                       |           1|      4388|
|74    |masku__GB13                                       |           1|      5398|
|75    |masku__GB14                                       |           1|      1815|
|76    |masku__GB15                                       |           1|     13050|
|77    |masku__GB16                                       |           1|      1384|
|78    |masku__GB17                                       |           1|     14178|
|79    |masku__GB18                                       |           1|      2847|
|80    |masku__GB19                                       |           1|       662|
|81    |masku__GB20                                       |           1|      1222|
|82    |masku__GB21                                       |           1|     20572|
|83    |masku__GB22                                       |           1|      3392|
|84    |operand_queue__parameterized2                     |           8|      3715|
|85    |operand_queues_stage__GCB0                        |           4|      8873|
|86    |operand_queue__parameterized5                     |           4|      2468|
|87    |operand_queues_stage__GCB2                        |           4|      4449|
|88    |simd_alu__GB0                                     |           4|     17964|
|89    |simd_alu__GB1                                     |           4|      2781|
|90    |valu__GC0                                         |           4|      6376|
|91    |fpnew_opgroup_block__parameterized4__GB0          |           4|     13902|
|92    |fpnew_opgroup_block__parameterized4__GB1          |           4|      7986|
|93    |fpnew_divsqrt_multi__parameterized0__GC0          |           4|       529|
|94    |fpnew_divsqrt_multi__parameterized1__GC0          |           4|       291|
|95    |fpnew_divsqrt_multi__parameterized2__GC0          |           8|       195|
|96    |fpnew_opgroup_multifmt_slice__parameterized1__GC0 |           4|       787|
|97    |fpnew_opgroup_block__parameterized5__GC0          |           4|       239|
|98    |fpnew_top__parameterized0__GCB0                   |           4|     16934|
|99    |fpnew_top__parameterized0__GCB1                   |           4|      6199|
|100   |vmfpu__GCB0                                       |           4|     22084|
|101   |vmfpu__GCB1                                       |           4|      4164|
|102   |vmfpu__GCB2                                       |           4|      7792|
|103   |vector_fus_stage__GC0                             |           4|         2|
|104   |operand_requester                                 |           4|     16228|
|105   |lane__GCBM1                                       |           4|      9672|
|106   |ara__GC0                                          |           1|     12206|
|107   |ara_system__GC0                                   |           1|      4077|
|108   |ctrl_registers                                    |           1|      1564|
|109   |ara_soc__GCB1                                     |           1|     15652|
|110   |ara_soc__GCB2                                     |           1|      7152|
|111   |apb_uart                                          |           1|      4224|
+------+--------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:17 ; elapsed = 00:05:20 . Memory (MB): peak = 4778.133 ; gain = 3173.055 ; free physical = 17441 ; free virtual = 23603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:57 ; elapsed = 00:09:08 . Memory (MB): peak = 4778.133 ; gain = 3173.055 ; free physical = 16682 ; free virtual = 23093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|SyncSpRamBeNx64:                 | Mem_DP_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base:                 | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 32 K x 128(NO_CHANGE)  | W | R |                        |   |   | Port A           | 0      | 128    | 
+---------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------+------------+----------+
|      |RTL Partition                                     |Replication |Instances |
+------+--------------------------------------------------+------------+----------+
|1     |axi_dw_downsizer__GB0                             |           1|      2000|
|2     |axi_dw_downsizer__GB1                             |           1|      2200|
|3     |axi_dw_downsizer__GB2                             |           1|      1796|
|4     |axi_dw_downsizer__parameterized0__GB0             |           1|      4744|
|5     |axi_dw_downsizer__parameterized0__GB1             |           1|       290|
|6     |axi_dw_downsizer__parameterized0__GB2             |           1|      3198|
|7     |axi_dw_downsizer__parameterized0__GB3             |           1|       423|
|8     |axi_dw_downsizer__parameterized0__GB4             |           1|       818|
|9     |wt_dcache_mem__GB0                                |           1|      4871|
|10    |wt_dcache_mem__GB2                                |           1|        68|
|11    |wt_dcache_mem__GB3                                |           1|        98|
|12    |wt_dcache_mem__GB4                                |           1|       845|
|13    |wt_dcache_mem__GB5                                |           1|       249|
|14    |wt_dcache__GC0                                    |           1|     12320|
|15    |wt_cache_subsystem__GC0                           |           1|      4100|
|16    |scoreboard__GB0                                   |           1|     15832|
|17    |scoreboard__GB1                                   |           1|       228|
|18    |scoreboard__GB2                                   |           1|      1076|
|19    |scoreboard__GB3                                   |           1|      9099|
|20    |issue_stage__GC0                                  |           1|     21921|
|21    |div_sqrt_top_mvp                                  |           1|      7408|
|22    |fpnew_divsqrt_multi__GC0                          |           1|       284|
|23    |fpnew_opgroup_multifmt_slice__GC0                 |           1|        91|
|24    |fpnew_opgroup_block__parameterized0__GC0          |           1|       226|
|25    |fpnew_top__GCB0                                   |           1|     17426|
|26    |fpnew_top__GCB1                                   |           1|      5542|
|27    |fpu_wrap__GC0                                     |           1|      1178|
|28    |tlb                                               |           1|      6557|
|29    |mmu__GC0                                          |           1|      1470|
|30    |load_store_unit__GC0                              |           1|      6701|
|31    |ex_stage__GC0                                     |           1|     10356|
|32    |cva6__GCB0                                        |           1|     11010|
|33    |cva6__GCB1                                        |           1|      6382|
|34    |cva6__GCB2                                        |           1|     14802|
|35    |cva6__GCB3                                        |           1|       252|
|36    |axi_dw_upsizer__GB0                               |           1|      3292|
|37    |axi_dw_upsizer__GB1                               |           1|      2231|
|38    |axi_dw_upsizer__GB2                               |           1|      1543|
|39    |axi_dw_upsizer__GB3                               |           1|      1027|
|40    |addrgen__GB0                                      |           1|      1265|
|41    |addrgen__GB1                                      |           1|       251|
|42    |addrgen__GB2                                      |           1|       798|
|43    |addrgen__GB3                                      |           1|       744|
|44    |addrgen__GB4                                      |           1|      7582|
|45    |addrgen__GB8                                      |           1|       175|
|46    |addrgen__GB9                                      |           1|      1287|
|47    |vldu__GB0                                         |           1|      8396|
|48    |vldu__GB1                                         |           1|      8754|
|49    |vldu__GB2                                         |           1|      1613|
|50    |vldu__GB3                                         |           1|     10347|
|51    |vldu__GB4                                         |           1|      7102|
|52    |vldu__GB5                                         |           1|     12088|
|53    |vlsu__GC0                                         |           1|     16096|
|54    |sldu__GB0                                         |           1|     22246|
|55    |sldu__GB1                                         |           1|      6559|
|56    |sldu__GB2                                         |           1|      5223|
|57    |masku__GB5                                        |           1|     25891|
|58    |masku__GB9                                        |           1|       510|
|59    |masku__GB13                                       |           1|      2777|
|60    |masku__GB14                                       |           1|      1785|
|61    |masku__GB19                                       |           1|       590|
|62    |masku__GB21                                       |           1|     19940|
|63    |operand_queue__parameterized2                     |           2|      3646|
|64    |operand_queues_stage__GCB0                        |           1|      8296|
|65    |operand_queue__parameterized5                     |           4|      2459|
|66    |operand_queues_stage__GCB2                        |           1|      4371|
|67    |simd_alu__GB0                                     |           4|     17964|
|68    |simd_alu__GB1                                     |           4|      2781|
|69    |valu__GC0                                         |           1|      6270|
|70    |fpnew_opgroup_block__parameterized4__GB0          |           4|     13785|
|71    |fpnew_opgroup_block__parameterized4__GB1          |           4|      7956|
|72    |fpnew_divsqrt_multi__parameterized0__GC0          |           4|       524|
|73    |fpnew_divsqrt_multi__parameterized1__GC0          |           4|       286|
|74    |fpnew_divsqrt_multi__parameterized2__GC0          |           6|       190|
|75    |fpnew_opgroup_multifmt_slice__parameterized1__GC0 |           2|       784|
|76    |fpnew_opgroup_block__parameterized5__GC0          |           3|       239|
|77    |fpnew_top__parameterized0__GCB0                   |           2|     14633|
|78    |fpnew_top__parameterized0__GCB1                   |           2|      6081|
|79    |vector_fus_stage__GC0                             |           4|         2|
|80    |operand_requester                                 |           3|     14868|
|81    |lane__GCBM1                                       |           1|      9368|
|82    |ara__GC0                                          |           1|     11767|
|83    |ara_system__GC0                                   |           1|      3186|
|84    |ctrl_registers                                    |           1|      1560|
|85    |ara_soc__GCB1                                     |           1|      9914|
|86    |ara_soc__GCB2                                     |           1|      5720|
|87    |apb_uart                                          |           1|      4224|
|88    |lane__GCBM1__1                                    |           1|      9365|
|89    |lane__GCBM1__2                                    |           1|      9365|
|90    |lane__GCBM1__3                                    |           1|      9337|
|91    |div_sqrt_top_mvp__1                               |           4|      7405|
|92    |div_sqrt_top_mvp__2                               |           4|      7142|
|93    |div_sqrt_top_mvp__3                               |           8|      6673|
|94    |tlb__1                                            |           1|      6672|
|95    |vmfpu__GCB2__1                                    |           1|      7632|
|96    |vmfpu__GCB2__3                                    |           1|      7563|
|97    |valu__GC0__1                                      |           1|      5907|
|98    |valu__GC0__2                                      |           1|      5906|
|99    |valu__GC0__3                                      |           1|      5845|
|100   |operand_queue__parameterized2__1                  |           2|      3636|
|101   |operand_queue__parameterized2__2                  |           2|      3636|
|102   |operand_queue__parameterized2__3                  |           2|      3636|
|103   |operand_queues_stage__GCB2__1                     |           1|      4329|
|104   |operand_queues_stage__GCB2__2                     |           1|      4329|
|105   |operand_queues_stage__GCB2__3                     |           1|      4329|
|106   |operand_queues_stage__GCB0__1                     |           1|      8151|
|107   |operand_queues_stage__GCB0__2                     |           1|      8151|
|108   |operand_queues_stage__GCB0__3                     |           1|      8151|
|109   |operand_requester__1                              |           1|     14844|
|110   |vmfpu__GCB1__1                                    |           1|      4135|
|111   |vmfpu__GCB0__1                                    |           1|     21933|
|112   |vmfpu__GCB0__2                                    |           1|     21932|
|113   |vmfpu__GCB1__2                                    |           1|      4135|
|114   |xilinx_ara_soc_GT0                                |           1|     49440|
|115   |xilinx_ara_soc_GT1                                |           1|     49366|
|116   |xilinx_ara_soc_GT0__1                             |           1|      8471|
|117   |xilinx_ara_soc_GT1__1                             |           1|     46708|
|118   |fpnew_opgroup_block__parameterized5__GC0__1       |           1|       239|
|119   |xilinx_ara_soc_GT0__2                             |           1|      8471|
|120   |xilinx_ara_soc_GT1__2                             |           1|     46982|
+------+--------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/vlsu/addrgen.sv:488]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/vlsu/addrgen.sv:488]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/vlsu/addrgen.sv:488]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/vlsu/addrgen.sv:488]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:88]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:88]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:88]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:88]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.srcs/sources_1/imports/asus/pulp-ara/ara-v2/ara/hardware/src/lane/simd_mul.sv:86]
INFO: [Common 17-14] Message 'Synth 8-5844' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5844' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:44 ; elapsed = 00:09:57 . Memory (MB): peak = 4778.133 ; gain = 3173.055 ; free physical = 15356 ; free virtual = 21741
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------+------------+----------+
|      |RTL Partition                                        |Replication |Instances |
+------+-----------------------------------------------------+------------+----------+
|1     |axi_dw_downsizer__GB0                                |           1|      1826|
|2     |axi_dw_downsizer__GB1                                |           1|       755|
|3     |axi_dw_downsizer__GB2                                |           1|       711|
|4     |axi_dw_downsizer__parameterized0__GB0                |           1|      2669|
|5     |axi_dw_downsizer__parameterized0__GB1                |           1|       124|
|6     |axi_dw_downsizer__parameterized0__GB2                |           1|      1416|
|7     |axi_dw_downsizer__parameterized0__GB3                |           1|       226|
|8     |axi_dw_downsizer__parameterized0__GB4                |           1|       864|
|9     |wt_dcache_mem__GB0                                   |           1|      2025|
|10    |wt_dcache_mem__GB2                                   |           1|        64|
|11    |wt_dcache_mem__GB3                                   |           1|        36|
|12    |wt_dcache_mem__GB4                                   |           1|       396|
|13    |wt_dcache_mem__GB5                                   |           1|       108|
|14    |wt_dcache__GC0                                       |           1|      5782|
|15    |wt_cache_subsystem__GC0                              |           1|      1986|
|16    |scoreboard__GB0                                      |           1|      6521|
|17    |scoreboard__GB1                                      |           1|        98|
|18    |scoreboard__GB2                                      |           1|       303|
|19    |scoreboard__GB3                                      |           1|      3714|
|20    |issue_stage__GC0                                     |           1|     13209|
|21    |div_sqrt_top_mvp                                     |           1|      2820|
|22    |fpnew_divsqrt_multi__GC0                             |           1|       251|
|23    |fpnew_opgroup_multifmt_slice__GC0                    |           1|        72|
|24    |fpnew_opgroup_block__parameterized0__GC0             |           1|        74|
|25    |fpnew_top__GCB0                                      |           1|      7303|
|26    |fpnew_top__GCB1                                      |           1|      2369|
|27    |fpu_wrap__GC0                                        |           1|       635|
|28    |tlb                                                  |           1|      2827|
|29    |mmu__GC0                                             |           1|       826|
|30    |load_store_unit__GC0                                 |           1|      3678|
|31    |ex_stage__GC0                                        |           1|      4146|
|32    |cva6__GCB0                                           |           1|      5024|
|33    |cva6__GCB1                                           |           1|      2671|
|34    |cva6__GCB2                                           |           1|      8216|
|35    |cva6__GCB3                                           |           1|       127|
|36    |axi_dw_upsizer__GB0                                  |           1|      1684|
|37    |axi_dw_upsizer__GB1                                  |           1|       932|
|38    |axi_dw_upsizer__GB2                                  |           1|      1073|
|39    |axi_dw_upsizer__GB3                                  |           1|      1051|
|40    |addrgen__GB0                                         |           1|       384|
|41    |addrgen__GB1                                         |           1|        73|
|42    |addrgen__GB2                                         |           1|       379|
|43    |addrgen__GB3                                         |           1|       328|
|44    |addrgen__GB4                                         |           1|      3424|
|45    |addrgen__GB8                                         |           1|        72|
|46    |addrgen__GB9                                         |           1|       592|
|47    |vldu__GB0                                            |           1|      2962|
|48    |vldu__GB1                                            |           1|      3392|
|49    |vldu__GB2                                            |           1|       598|
|50    |vldu__GB3                                            |           1|      3258|
|51    |vldu__GB4                                            |           1|      2620|
|52    |vldu__GB5                                            |           1|      5524|
|53    |vlsu__GC0                                            |           1|      5837|
|54    |sldu__GB0                                            |           1|      8841|
|55    |sldu__GB1                                            |           1|      2259|
|56    |sldu__GB2                                            |           1|      2011|
|57    |masku__GB5                                           |           1|      2748|
|58    |masku__GB9                                           |           1|       226|
|59    |masku__GB13                                          |           1|      1887|
|60    |masku__GB14                                          |           1|       465|
|61    |masku__GB19                                          |           1|       288|
|62    |masku__GB21                                          |           1|      6157|
|63    |operand_queue__parameterized2                        |           1|      1296|
|64    |operand_queues_stage__GCB0                           |           1|      3061|
|65    |operand_queue__parameterized5                        |           1|       771|
|66    |operand_queues_stage__GCB2                           |           1|      1825|
|67    |simd_alu__GB0                                        |           4|      7494|
|68    |simd_alu__GB1                                        |           1|      1690|
|69    |valu__GC0                                            |           1|      2804|
|70    |fpnew_opgroup_block__parameterized4__GB0             |           4|      6814|
|71    |fpnew_opgroup_block__parameterized4__GB1             |           1|      3828|
|72    |fpnew_divsqrt_multi__parameterized0__GC0             |           1|       491|
|73    |fpnew_divsqrt_multi__parameterized1__GC0             |           1|       253|
|74    |fpnew_divsqrt_multi__parameterized2__GC0             |           1|       157|
|75    |fpnew_opgroup_multifmt_slice__parameterized1__GC0    |           1|       249|
|76    |fpnew_opgroup_block__parameterized5__GC0             |           1|        79|
|77    |fpnew_top__parameterized0__GCB0                      |           2|      6133|
|78    |fpnew_top__parameterized0__GCB1                      |           1|      1993|
|79    |vector_fus_stage__GC0                                |           1|         2|
|80    |operand_requester                                    |           3|      4837|
|81    |lane__GCBM1                                          |           1|      5644|
|82    |ara__GC0                                             |           1|      4797|
|83    |ara_system__GC0                                      |           1|      2192|
|84    |ctrl_registers                                       |           1|       706|
|85    |ara_soc__GCB1                                        |           1|      5435|
|86    |ara_soc__GCB2                                        |           1|      3045|
|87    |apb_uart                                             |           1|      2561|
|88    |lane__GCBM1__1                                       |           1|      5641|
|89    |lane__GCBM1__2                                       |           1|      5641|
|90    |lane__GCBM1__3                                       |           1|      5623|
|91    |div_sqrt_top_mvp__1                                  |           1|      2819|
|92    |div_sqrt_top_mvp__2                                  |           1|      2715|
|93    |div_sqrt_top_mvp__3                                  |           1|      2661|
|94    |tlb__1                                               |           1|      2888|
|95    |vmfpu__GCB2__1                                       |           1|      2991|
|96    |vmfpu__GCB2__3                                       |           1|      2963|
|97    |valu__GC0__1                                         |           1|      2619|
|98    |valu__GC0__2                                         |           1|      2619|
|99    |valu__GC0__3                                         |           1|      2605|
|100   |operand_queue__parameterized2__1                     |           1|      1294|
|101   |operand_queue__parameterized2__2                     |           1|      1294|
|102   |operand_queue__parameterized2__3                     |           1|      1294|
|103   |operand_queues_stage__GCB2__1                        |           1|      1807|
|104   |operand_queues_stage__GCB2__2                        |           1|      1807|
|105   |operand_queues_stage__GCB2__3                        |           1|      1807|
|106   |operand_queues_stage__GCB0__1                        |           1|      3024|
|107   |operand_queues_stage__GCB0__2                        |           1|      3024|
|108   |operand_queues_stage__GCB0__3                        |           1|      3024|
|109   |operand_requester__1                                 |           1|      4816|
|110   |vmfpu__GCB1__1                                       |           1|      1564|
|111   |vmfpu__GCB0__1                                       |           1|      8452|
|112   |vmfpu__GCB0__2                                       |           1|      8452|
|113   |vmfpu__GCB1__2                                       |           1|      1564|
|114   |xilinx_ara_soc_GT0                                   |           1|     13672|
|115   |xilinx_ara_soc_GT1                                   |           1|     14920|
|116   |xilinx_ara_soc_GT0__1                                |           1|      3088|
|117   |xilinx_ara_soc_GT1__1                                |           1|     18729|
|118   |fpnew_opgroup_block__parameterized5__GC0__1          |           1|        79|
|119   |xilinx_ara_soc_GT0__2                                |           1|      3088|
|120   |xilinx_ara_soc_GT1__2                                |           1|     18702|
|121   |operand_queue__parameterized2__4                     |           1|      1296|
|122   |operand_queue__parameterized5__1                     |           1|       771|
|123   |simd_alu__GB1__1                                     |           1|      1690|
|124   |fpnew_opgroup_block__parameterized4__GB1__1          |           1|      3828|
|125   |div_sqrt_top_mvp__4                                  |           1|      2819|
|126   |fpnew_divsqrt_multi__parameterized0__GC0__1          |           1|       491|
|127   |div_sqrt_top_mvp__5                                  |           1|      2715|
|128   |fpnew_divsqrt_multi__parameterized1__GC0__2          |           1|       253|
|129   |div_sqrt_top_mvp__6                                  |           1|      2661|
|130   |fpnew_divsqrt_multi__parameterized2__GC0__6          |           1|       157|
|131   |div_sqrt_top_mvp__7                                  |           1|      2661|
|132   |fpnew_opgroup_block__parameterized5__GC0__2          |           1|        79|
|133   |vector_fus_stage__GC0__1                             |           1|         2|
|134   |operand_queue__parameterized2__5                     |           1|      1294|
|135   |operand_queue__parameterized5__2                     |           1|       771|
|136   |simd_alu__GB1__2                                     |           1|      1690|
|137   |fpnew_opgroup_block__parameterized4__GB1__2          |           1|      3828|
|138   |div_sqrt_top_mvp__8                                  |           1|      2819|
|139   |fpnew_divsqrt_multi__parameterized0__GC0__2          |           1|       491|
|140   |div_sqrt_top_mvp__9                                  |           1|      2715|
|141   |fpnew_divsqrt_multi__parameterized1__GC0__3          |           1|       253|
|142   |div_sqrt_top_mvp__10                                 |           1|      2661|
|143   |fpnew_divsqrt_multi__parameterized2__GC0__7          |           1|       157|
|144   |div_sqrt_top_mvp__11                                 |           1|      2661|
|145   |fpnew_divsqrt_multi__parameterized2__GC0__8          |           1|       157|
|146   |fpnew_opgroup_multifmt_slice__parameterized1__GC0__7 |           1|       249|
|147   |fpnew_opgroup_block__parameterized5__GC0__3          |           1|        79|
|148   |fpnew_top__parameterized0__GCB1__7                   |           1|      1993|
|149   |vector_fus_stage__GC0__2                             |           1|         2|
|150   |operand_queue__parameterized2__6                     |           1|      1294|
|151   |operand_queue__parameterized5__3                     |           1|       771|
|152   |simd_alu__GB1__3                                     |           1|      1690|
|153   |fpnew_opgroup_block__parameterized4__GB1__3          |           1|      3828|
|154   |div_sqrt_top_mvp__12                                 |           1|      2819|
|155   |fpnew_divsqrt_multi__parameterized0__GC0__3          |           1|       491|
|156   |div_sqrt_top_mvp__13                                 |           1|      2715|
|157   |fpnew_divsqrt_multi__parameterized1__GC0__4          |           1|       253|
|158   |div_sqrt_top_mvp__14                                 |           1|      2661|
|159   |fpnew_divsqrt_multi__parameterized2__GC0__9          |           1|       157|
|160   |div_sqrt_top_mvp__15                                 |           1|      2661|
|161   |vector_fus_stage__GC0__3                             |           1|         2|
|162   |operand_queue__parameterized2__7                     |           1|      1294|
|163   |div_sqrt_top_mvp__16                                 |           1|      2661|
|164   |fpnew_divsqrt_multi__parameterized2__GC0__10         |           1|       157|
+------+-----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance \i_ara_soc/i_system/i_ariane/i_frontend/btb_gen.i_btb/i_unread  of module unread having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_ara_soc/i_system/i_ariane/i_frontend/bht_gen.i_bht/i_unread  of module unread__6 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_ara_soc/i_system/i_ariane/i_frontend/i_instr_queue/i_unread_address_fifo  of module unread__1 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_ara_soc/i_system/i_ariane/i_frontend/i_instr_queue/i_unread_branch_mask  of module unread__2 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_ara_soc/i_system/i_ariane/i_frontend/i_instr_queue/i_unread_lzc  of module unread__3 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_ara_soc/i_system/i_ariane/i_frontend/i_instr_queue/i_unread_fifo_pos  of module unread__4 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_ara_soc/i_system/i_ariane/i_frontend/i_instr_queue/i_unread_instr_fifo  of module unread__5 having unconnected or no output ports
INFO: [Synth 8-5365] Flop i_ara_soc/i_system/i_ariane/rst_uarch_n_reg is being inverted and renamed to i_ara_soc/i_system/i_ariane/rst_uarch_n_reg_inv.
INFO: [Synth 8-5365] Flop i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/vinsn_issue_q_reg[id][2] is being inverted and renamed to i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/vinsn_issue_q_reg[id][2]_inv.
INFO: [Synth 8-5365] Flop i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/vinsn_issue_q_reg[id][2] is being inverted and renamed to i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/vinsn_issue_q_reg[id][2]_inv.
INFO: [Synth 8-5365] Flop i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/vinsn_issue_q_reg[id][2] is being inverted and renamed to i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/vinsn_issue_q_reg[id][2]_inv.
INFO: [Synth 8-5365] Flop i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/vinsn_issue_q_reg[id][2] is being inverted and renamed to i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/vinsn_issue_q_reg[id][2]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:10:21 ; elapsed = 00:10:34 . Memory (MB): peak = 4778.133 ; gain = 3173.055 ; free physical = 15126 ; free virtual = 21815
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:10:22 ; elapsed = 00:10:36 . Memory (MB): peak = 4778.133 ; gain = 3173.055 ; free physical = 15146 ; free virtual = 21835
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:07 ; elapsed = 00:11:21 . Memory (MB): peak = 4778.133 ; gain = 3173.055 ; free physical = 15060 ; free virtual = 21745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:09 ; elapsed = 00:11:22 . Memory (MB): peak = 4778.133 ; gain = 3173.055 ; free physical = 15069 ; free virtual = 21754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:15 ; elapsed = 00:11:29 . Memory (MB): peak = 4778.133 ; gain = 3173.055 ; free physical = 15079 ; free virtual = 21765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:16 ; elapsed = 00:11:30 . Memory (MB): peak = 4778.133 ; gain = 3173.055 ; free physical = 15081 ; free virtual = 21766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+-------+
|      |Cell       |Count  |
+------+-----------+-------+
|1     |BUFG       |      5|
|2     |CARRY4     |  13716|
|3     |DSP48E1    |    192|
|4     |DSP48E1_1  |     16|
|5     |DSP48E1_2  |     17|
|6     |DSP48E1_3  |      4|
|7     |LUT1       |   5626|
|8     |LUT2       |  35647|
|9     |LUT3       |  48370|
|10    |LUT4       |  44212|
|11    |LUT5       |  73392|
|12    |LUT6       | 167440|
|13    |MUXF7      |   8182|
|14    |MUXF8      |    708|
|15    |RAMB36E1   |     32|
|16    |RAMB36E1_1 |     64|
|17    |RAMB36E1_2 |    128|
|18    |FDCE       |  90616|
|19    |FDPE       |    301|
|20    |FDRE       |    592|
|21    |LD         |     36|
|22    |IBUF       |      3|
|23    |OBUF       |     65|
+------+-----------+-------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------+
|      |Instance                                                                                                |Module                                           |Cells  |
+------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------+
|1     |top                                                                                                     |                                                 | 489364|
|2     |  i_apb_uart                                                                                            |apb_uart                                         |   2548|
|3     |    UART_BG16                                                                                           |uart_baudgen                                     |     80|
|4     |    UART_BG2                                                                                            |slib_clock_div                                   |      8|
|5     |    UART_BIDET                                                                                          |slib_edge_detect                                 |      1|
|6     |    UART_ED_CTS                                                                                         |slib_edge_detect_978                             |      1|
|7     |    UART_ED_DCD                                                                                         |slib_edge_detect_979                             |      1|
|8     |    UART_ED_DSR                                                                                         |slib_edge_detect_980                             |      1|
|9     |    UART_ED_RI                                                                                          |slib_edge_detect_981                             |      1|
|10    |    UART_FEDET                                                                                          |slib_edge_detect_982                             |      1|
|11    |    UART_IF_CTS                                                                                         |slib_input_filter                                |     12|
|12    |    UART_IF_DCD                                                                                         |slib_input_filter_983                            |      9|
|13    |    UART_IF_DSR                                                                                         |slib_input_filter_984                            |      9|
|14    |    UART_IF_RI                                                                                          |slib_input_filter_985                            |      9|
|15    |    UART_IIC                                                                                            |uart_interrupt                                   |     21|
|16    |    UART_IIC_THRE_ED                                                                                    |slib_edge_detect_986                             |      1|
|17    |    UART_IS_SIN                                                                                         |slib_input_sync                                  |      2|
|18    |    UART_PEDET                                                                                          |slib_edge_detect_987                             |      1|
|19    |    UART_RCLK                                                                                           |slib_edge_detect_988                             |      1|
|20    |    UART_RX                                                                                             |uart_receiver                                    |    100|
|21    |      RX_BRC                                                                                            |slib_counter                                     |     23|
|22    |      RX_IFSB                                                                                           |slib_input_filter__parameterized0                |     14|
|23    |      RX_MVF                                                                                            |slib_mv_filter                                   |     25|
|24    |    UART_RXFF                                                                                           |slib_fifo__parameterized0                        |   1230|
|25    |    UART_TX                                                                                             |uart_transmitter                                 |     39|
|26    |    UART_TXFF                                                                                           |slib_fifo                                        |    895|
|27    |  i_ara_soc                                                                                             |ara_soc                                          | 486533|
|28    |    i_axi_lite_to_apb_uart                                                                              |axi_lite_to_apb                                  |    179|
|29    |      \gen_req_ft_reg.i_req_ft_reg                                                                      |fall_through_register                            |     97|
|30    |        i_fifo                                                                                          |fifo_v3__parameterized7                          |     97|
|31    |      \gen_resp_ft_reg.i_read_resp_ft_reg                                                               |fall_through_register__parameterized1            |     42|
|32    |        i_fifo                                                                                          |fifo_v3__parameterized9                          |     42|
|33    |      \gen_resp_ft_reg.i_write_resp_ft_reg                                                              |fall_through_register__parameterized0            |     17|
|34    |        i_fifo                                                                                          |fifo_v3__parameterized8                          |     17|
|35    |      i_apb_decode                                                                                      |addr_decode__parameterized0                      |     16|
|36    |        i_addr_decode_dync                                                                              |addr_decode_dync__parameterized0                 |     16|
|37    |      i_req_arb                                                                                         |rr_arb_tree__parameterized0                      |      5|
|38    |    i_axi_slave_ctrl_dwc                                                                                |axi_dw_converter__parameterized0                 |   5109|
|39    |      \gen_dw_downsize.i_axi_dw_downsizer                                                               |axi_dw_downsizer__parameterized0                 |   5109|
|40    |        i_axi_demux                                                                                     |axi_demux__parameterized3                        |    728|
|41    |          i_ar_sel_spill_reg                                                                            |spill_register__parameterized13_948              |     24|
|42    |            spill_register_flushable_i                                                                  |spill_register_flushable__parameterized13_977    |     24|
|43    |          i_ar_spill_reg                                                                                |spill_register__parameterized8_949               |    130|
|44    |            spill_register_flushable_i                                                                  |spill_register_flushable__parameterized8_976     |    130|
|45    |          i_aw_select_spill_reg                                                                         |spill_register__parameterized13_950              |     18|
|46    |            spill_register_flushable_i                                                                  |spill_register_flushable__parameterized13_975    |     18|
|47    |          i_aw_spill_reg                                                                                |spill_register__parameterized5_951               |    165|
|48    |            spill_register_flushable_i                                                                  |spill_register_flushable__parameterized5_974     |    165|
|49    |          i_demux_simple                                                                                |axi_demux_simple__parameterized2                 |    391|
|50    |            \gen_ar_id_counter.i_ar_id_counter                                                          |axi_demux_id_counters__parameterized0_952        |     45|
|51    |              \gen_counters[0].i_in_flight_cnt                                                          |delta_counter__parameterized1_966                |      3|
|52    |              \gen_counters[16].i_in_flight_cnt                                                         |delta_counter__parameterized1_967                |      3|
|53    |              \gen_counters[17].i_in_flight_cnt                                                         |delta_counter__parameterized1_968                |      8|
|54    |              \gen_counters[18].i_in_flight_cnt                                                         |delta_counter__parameterized1_969                |      3|
|55    |              \gen_counters[19].i_in_flight_cnt                                                         |delta_counter__parameterized1_970                |      5|
|56    |              \gen_counters[1].i_in_flight_cnt                                                          |delta_counter__parameterized1_971                |      4|
|57    |              \gen_counters[2].i_in_flight_cnt                                                          |delta_counter__parameterized1_972                |      3|
|58    |              \gen_counters[3].i_in_flight_cnt                                                          |delta_counter__parameterized1_973                |      8|
|59    |            \gen_aw_id_counter.i_aw_id_counter                                                          |axi_demux_id_counters__parameterized0_953        |     40|
|60    |              \gen_counters[0].i_in_flight_cnt                                                          |delta_counter__parameterized1_958                |      3|
|61    |              \gen_counters[16].i_in_flight_cnt                                                         |delta_counter__parameterized1_959                |      8|
|62    |              \gen_counters[17].i_in_flight_cnt                                                         |delta_counter__parameterized1_960                |      2|
|63    |              \gen_counters[18].i_in_flight_cnt                                                         |delta_counter__parameterized1_961                |      2|
|64    |              \gen_counters[19].i_in_flight_cnt                                                         |delta_counter__parameterized1_962                |      5|
|65    |              \gen_counters[1].i_in_flight_cnt                                                          |delta_counter__parameterized1_963                |      4|
|66    |              \gen_counters[2].i_in_flight_cnt                                                          |delta_counter__parameterized1_964                |      3|
|67    |              \gen_counters[3].i_in_flight_cnt                                                          |delta_counter__parameterized1_965                |      5|
|68    |            i_b_mux                                                                                     |rr_arb_tree__parameterized1_954                  |     33|
|69    |            i_counter_open_w                                                                            |counter__parameterized1_955                      |      8|
|70    |              i_counter                                                                                 |delta_counter__parameterized1_957                |      8|
|71    |            i_r_mux                                                                                     |rr_arb_tree__parameterized1_956                  |    262|
|72    |        i_axi_err_slv                                                                                   |axi_err_slv__parameterized3                      |    266|
|73    |          i_atop_filter                                                                                 |axi_atop_filter__parameterized2_941              |    187|
|74    |            r_resp_cmd                                                                                  |stream_register_947                              |     36|
|75    |          i_b_fifo                                                                                      |fifo_v3__parameterized0_942                      |     27|
|76    |          i_r_counter                                                                                   |counter__parameterized0_943                      |     18|
|77    |            i_counter                                                                                   |delta_counter__parameterized0_946                |     18|
|78    |          i_r_fifo                                                                                      |fifo_v3__parameterized11_944                     |     22|
|79    |          i_w_fifo                                                                                      |fifo_v3__parameterized10_945                     |     11|
|80    |        i_forward_b_beats_queue                                                                         |fifo_v3__parameterized14                         |    433|
|81    |        i_mst_ar_arb                                                                                    |rr_arb_tree__parameterized6_939                  |     34|
|82    |        i_read_id_queue                                                                                 |id_queue__parameterized1                         |    223|
|83    |        i_slv_ar_arb                                                                                    |rr_arb_tree__parameterized3_940                  |      8|
|84    |        i_slv_r_arb                                                                                     |rr_arb_tree__parameterized5                      |    159|
|85    |    i_axi_slave_uart_dwc                                                                                |axi_dw_converter                                 |   3256|
|86    |      \gen_dw_downsize.i_axi_dw_downsizer                                                               |axi_dw_downsizer                                 |   3256|
|87    |        i_axi_demux                                                                                     |axi_demux__parameterized1                        |   1118|
|88    |          i_ar_sel_spill_reg                                                                            |spill_register__parameterized13_908              |     17|
|89    |            spill_register_flushable_i                                                                  |spill_register_flushable__parameterized13_938    |     17|
|90    |          i_ar_spill_reg                                                                                |spill_register__parameterized8_909               |    389|
|91    |            spill_register_flushable_i                                                                  |spill_register_flushable__parameterized8_937     |    389|
|92    |          i_aw_select_spill_reg                                                                         |spill_register__parameterized13_910              |     20|
|93    |            spill_register_flushable_i                                                                  |spill_register_flushable__parameterized13_936    |     20|
|94    |          i_aw_spill_reg                                                                                |spill_register__parameterized5_911               |    396|
|95    |            spill_register_flushable_i                                                                  |spill_register_flushable__parameterized5_935     |    396|
|96    |          i_demux_simple                                                                                |axi_demux_simple__parameterized0_912             |    296|
|97    |            \gen_ar_id_counter.i_ar_id_counter                                                          |axi_demux_id_counters__parameterized0_913        |     41|
|98    |              \gen_counters[0].i_in_flight_cnt                                                          |delta_counter__parameterized1_927                |      3|
|99    |              \gen_counters[16].i_in_flight_cnt                                                         |delta_counter__parameterized1_928                |      3|
|100   |              \gen_counters[17].i_in_flight_cnt                                                         |delta_counter__parameterized1_929                |      7|
|101   |              \gen_counters[18].i_in_flight_cnt                                                         |delta_counter__parameterized1_930                |      3|
|102   |              \gen_counters[19].i_in_flight_cnt                                                         |delta_counter__parameterized1_931                |      5|
|103   |              \gen_counters[1].i_in_flight_cnt                                                          |delta_counter__parameterized1_932                |      4|
|104   |              \gen_counters[2].i_in_flight_cnt                                                          |delta_counter__parameterized1_933                |      3|
|105   |              \gen_counters[3].i_in_flight_cnt                                                          |delta_counter__parameterized1_934                |      5|
|106   |            \gen_aw_id_counter.i_aw_id_counter                                                          |axi_demux_id_counters__parameterized0_914        |    134|
|107   |              \gen_counters[0].i_in_flight_cnt                                                          |delta_counter__parameterized1_919                |      3|
|108   |              \gen_counters[16].i_in_flight_cnt                                                         |delta_counter__parameterized1_920                |     93|
|109   |              \gen_counters[17].i_in_flight_cnt                                                         |delta_counter__parameterized1_921                |      4|
|110   |              \gen_counters[18].i_in_flight_cnt                                                         |delta_counter__parameterized1_922                |      5|
|111   |              \gen_counters[19].i_in_flight_cnt                                                         |delta_counter__parameterized1_923                |      5|
|112   |              \gen_counters[1].i_in_flight_cnt                                                          |delta_counter__parameterized1_924                |      5|
|113   |              \gen_counters[2].i_in_flight_cnt                                                          |delta_counter__parameterized1_925                |      4|
|114   |              \gen_counters[3].i_in_flight_cnt                                                          |delta_counter__parameterized1_926                |      7|
|115   |            i_b_mux                                                                                     |rr_arb_tree__parameterized1_915                  |     30|
|116   |            i_counter_open_w                                                                            |counter__parameterized1_916                      |      6|
|117   |              i_counter                                                                                 |delta_counter__parameterized1_918                |      6|
|118   |            i_r_mux                                                                                     |rr_arb_tree__parameterized1_917                  |     82|
|119   |        i_axi_err_slv                                                                                   |axi_err_slv__parameterized1                      |    168|
|120   |          i_atop_filter                                                                                 |axi_atop_filter__parameterized1_901              |     82|
|121   |            r_resp_cmd                                                                                  |stream_register_907                              |     33|
|122   |          i_b_fifo                                                                                      |fifo_v3__parameterized0_902                      |     26|
|123   |          i_r_counter                                                                                   |counter__parameterized0_903                      |     19|
|124   |            i_counter                                                                                   |delta_counter__parameterized0_906                |     19|
|125   |          i_r_fifo                                                                                      |fifo_v3__parameterized11_904                     |     25|
|126   |          i_w_fifo                                                                                      |fifo_v3__parameterized10_905                     |     15|
|127   |        i_forward_b_beats_queue                                                                         |fifo_v3__parameterized12                         |    283|
|128   |        i_read_id_queue                                                                                 |id_queue__parameterized0                         |     27|
|129   |        i_slv_ar_arb                                                                                    |rr_arb_tree__parameterized3                      |      1|
|130   |    i_axi_to_axi_lite                                                                                   |axi_to_axi_lite__parameterized0                  |    728|
|131   |      i_axi_atop_filter                                                                                 |axi_atop_filter__parameterized2                  |     92|
|132   |        r_resp_cmd                                                                                      |stream_register_900                              |     31|
|133   |      i_axi_burst_splitter                                                                              |axi_burst_splitter__parameterized0               |    601|
|134   |        i_axi_burst_splitter_ar_chan                                                                    |axi_burst_splitter_ax_chan__parameterized0_863   |    179|
|135   |          i_axi_burst_splitter_counters                                                                 |axi_burst_splitter_counters_896                  |    119|
|136   |            \gen_cnt[0].i_cnt                                                                           |counter__parameterized2_897                      |    106|
|137   |              i_counter                                                                                 |delta_counter__parameterized2_899                |    106|
|138   |            i_idq                                                                                       |id_queue_898                                     |     13|
|139   |        i_axi_burst_splitter_aw_chan                                                                    |axi_burst_splitter_ax_chan_864                   |    186|
|140   |          i_axi_burst_splitter_counters                                                                 |axi_burst_splitter_counters_892                  |    127|
|141   |            \gen_cnt[0].i_cnt                                                                           |counter__parameterized2_893                      |    108|
|142   |              i_counter                                                                                 |delta_counter__parameterized2_895                |    108|
|143   |            i_idq                                                                                       |id_queue_894                                     |     17|
|144   |        i_demux_supported_vs_unsupported                                                                |axi_demux__parameterized2                        |    147|
|145   |          i_demux_simple                                                                                |axi_demux_simple__parameterized1                 |    147|
|146   |            \gen_ar_id_counter.i_ar_id_counter                                                          |axi_demux_id_counters__parameterized0_870        |     39|
|147   |              \gen_counters[0].i_in_flight_cnt                                                          |delta_counter__parameterized1_884                |      2|
|148   |              \gen_counters[16].i_in_flight_cnt                                                         |delta_counter__parameterized1_885                |      2|
|149   |              \gen_counters[17].i_in_flight_cnt                                                         |delta_counter__parameterized1_886                |      6|
|150   |              \gen_counters[18].i_in_flight_cnt                                                         |delta_counter__parameterized1_887                |      2|
|151   |              \gen_counters[19].i_in_flight_cnt                                                         |delta_counter__parameterized1_888                |      8|
|152   |              \gen_counters[1].i_in_flight_cnt                                                          |delta_counter__parameterized1_889                |      3|
|153   |              \gen_counters[2].i_in_flight_cnt                                                          |delta_counter__parameterized1_890                |      2|
|154   |              \gen_counters[3].i_in_flight_cnt                                                          |delta_counter__parameterized1_891                |      6|
|155   |            \gen_aw_id_counter.i_aw_id_counter                                                          |axi_demux_id_counters__parameterized0_871        |     49|
|156   |              \gen_counters[0].i_in_flight_cnt                                                          |delta_counter__parameterized1_876                |      6|
|157   |              \gen_counters[16].i_in_flight_cnt                                                         |delta_counter__parameterized1_877                |      3|
|158   |              \gen_counters[17].i_in_flight_cnt                                                         |delta_counter__parameterized1_878                |      4|
|159   |              \gen_counters[18].i_in_flight_cnt                                                         |delta_counter__parameterized1_879                |      3|
|160   |              \gen_counters[19].i_in_flight_cnt                                                         |delta_counter__parameterized1_880                |     14|
|161   |              \gen_counters[1].i_in_flight_cnt                                                          |delta_counter__parameterized1_881                |      3|
|162   |              \gen_counters[2].i_in_flight_cnt                                                          |delta_counter__parameterized1_882                |      3|
|163   |              \gen_counters[3].i_in_flight_cnt                                                          |delta_counter__parameterized1_883                |      5|
|164   |            i_b_mux                                                                                     |rr_arb_tree__parameterized1_872                  |     17|
|165   |            i_counter_open_w                                                                            |counter__parameterized1_873                      |      4|
|166   |              i_counter                                                                                 |delta_counter__parameterized1_875                |      4|
|167   |            i_r_mux                                                                                     |rr_arb_tree__parameterized1_874                  |     35|
|168   |        i_err_slv                                                                                       |axi_err_slv__parameterized2                      |     85|
|169   |          i_b_fifo                                                                                      |fifo_v3__parameterized0_865                      |     21|
|170   |          i_r_counter                                                                                   |counter__parameterized0_866                      |     21|
|171   |            i_counter                                                                                   |delta_counter__parameterized0_869                |     21|
|172   |          i_r_fifo                                                                                      |fifo_v3__parameterized11_867                     |     21|
|173   |          i_w_fifo                                                                                      |fifo_v3__parameterized10_868                     |     20|
|174   |      i_axi_to_axi_lite_id_reflect                                                                      |axi_to_axi_lite_id_reflect__parameterized0       |     35|
|175   |        i_ar_id_fifo                                                                                    |fifo_v3__parameterized13                         |     16|
|176   |        i_aw_id_fifo                                                                                    |fifo_v3__parameterized13_862                     |     19|
|177   |    i_axi_to_axi_lite_uart                                                                              |axi_to_axi_lite                                  |   1092|
|178   |      i_axi_atop_filter                                                                                 |axi_atop_filter__parameterized1                  |     90|
|179   |        r_resp_cmd                                                                                      |stream_register_861                              |     31|
|180   |      i_axi_burst_splitter                                                                              |axi_burst_splitter                               |    983|
|181   |        i_axi_burst_splitter_ar_chan                                                                    |axi_burst_splitter_ax_chan__parameterized0       |    456|
|182   |          i_axi_burst_splitter_counters                                                                 |axi_burst_splitter_counters_857                  |    276|
|183   |            \gen_cnt[0].i_cnt                                                                           |counter__parameterized2_858                      |    266|
|184   |              i_counter                                                                                 |delta_counter__parameterized2_860                |    266|
|185   |            i_idq                                                                                       |id_queue_859                                     |     10|
|186   |        i_axi_burst_splitter_aw_chan                                                                    |axi_burst_splitter_ax_chan                       |    272|
|187   |          i_axi_burst_splitter_counters                                                                 |axi_burst_splitter_counters                      |     86|
|188   |            \gen_cnt[0].i_cnt                                                                           |counter__parameterized2                          |     74|
|189   |              i_counter                                                                                 |delta_counter__parameterized2                    |     74|
|190   |            i_idq                                                                                       |id_queue                                         |     11|
|191   |        i_demux_supported_vs_unsupported                                                                |axi_demux__parameterized0                        |    165|
|192   |          i_demux_simple                                                                                |axi_demux_simple__parameterized0                 |    165|
|193   |            \gen_ar_id_counter.i_ar_id_counter                                                          |axi_demux_id_counters__parameterized0            |     48|
|194   |              \gen_counters[0].i_in_flight_cnt                                                          |delta_counter__parameterized1_849                |      3|
|195   |              \gen_counters[16].i_in_flight_cnt                                                         |delta_counter__parameterized1_850                |      4|
|196   |              \gen_counters[17].i_in_flight_cnt                                                         |delta_counter__parameterized1_851                |      6|
|197   |              \gen_counters[18].i_in_flight_cnt                                                         |delta_counter__parameterized1_852                |      5|
|198   |              \gen_counters[19].i_in_flight_cnt                                                         |delta_counter__parameterized1_853                |      5|
|199   |              \gen_counters[1].i_in_flight_cnt                                                          |delta_counter__parameterized1_854                |      4|
|200   |              \gen_counters[2].i_in_flight_cnt                                                          |delta_counter__parameterized1_855                |      4|
|201   |              \gen_counters[3].i_in_flight_cnt                                                          |delta_counter__parameterized1_856                |      6|
|202   |            \gen_aw_id_counter.i_aw_id_counter                                                          |axi_demux_id_counters__parameterized0_836        |     50|
|203   |              \gen_counters[0].i_in_flight_cnt                                                          |delta_counter__parameterized1_841                |      4|
|204   |              \gen_counters[16].i_in_flight_cnt                                                         |delta_counter__parameterized1_842                |      3|
|205   |              \gen_counters[17].i_in_flight_cnt                                                         |delta_counter__parameterized1_843                |      4|
|206   |              \gen_counters[18].i_in_flight_cnt                                                         |delta_counter__parameterized1_844                |      6|
|207   |              \gen_counters[19].i_in_flight_cnt                                                         |delta_counter__parameterized1_845                |      5|
|208   |              \gen_counters[1].i_in_flight_cnt                                                          |delta_counter__parameterized1_846                |      3|
|209   |              \gen_counters[2].i_in_flight_cnt                                                          |delta_counter__parameterized1_847                |      2|
|210   |              \gen_counters[3].i_in_flight_cnt                                                          |delta_counter__parameterized1_848                |     15|
|211   |            i_b_mux                                                                                     |rr_arb_tree__parameterized1_837                  |     26|
|212   |            i_counter_open_w                                                                            |counter__parameterized1_838                      |      5|
|213   |              i_counter                                                                                 |delta_counter__parameterized1_840                |      5|
|214   |            i_r_mux                                                                                     |rr_arb_tree__parameterized1_839                  |     33|
|215   |        i_err_slv                                                                                       |axi_err_slv__parameterized0                      |     85|
|216   |          i_b_fifo                                                                                      |fifo_v3__parameterized0_832                      |     18|
|217   |          i_r_counter                                                                                   |counter__parameterized0_833                      |     23|
|218   |            i_counter                                                                                   |delta_counter__parameterized0_835                |     23|
|219   |          i_r_fifo                                                                                      |fifo_v3__parameterized11                         |     22|
|220   |          i_w_fifo                                                                                      |fifo_v3__parameterized10_834                     |     20|
|221   |      i_axi_to_axi_lite_id_reflect                                                                      |axi_to_axi_lite_id_reflect                       |     19|
|222   |        i_ar_id_fifo                                                                                    |fifo_v3__parameterized10                         |     10|
|223   |        i_aw_id_fifo                                                                                    |fifo_v3__parameterized10_831                     |      9|
|224   |    i_axi_to_mem                                                                                        |axi_to_mem                                       |    999|
|225   |      i_axi_to_detailed_mem                                                                             |axi_to_detailed_mem                              |    999|
|226   |        i_fork                                                                                          |stream_fork                                      |     21|
|227   |        i_fork_dynamic                                                                                  |stream_fork_dynamic                              |     10|
|228   |          i_fork                                                                                        |stream_fork__parameterized0                      |     10|
|229   |        i_mem_to_banks                                                                                  |mem_to_banks_detailed                            |    304|
|230   |          \gen_reqs[0].i_ft_reg                                                                         |stream_fifo__parameterized2                      |    176|
|231   |            fifo_i                                                                                      |fifo_v3__parameterized5                          |    176|
|232   |          \gen_resp_regs[0].i_ft_reg                                                                    |stream_fifo__parameterized3                      |    128|
|233   |            fifo_i                                                                                      |fifo_v3__parameterized6                          |    128|
|234   |        i_meta_buf                                                                                      |stream_fifo__parameterized0                      |    106|
|235   |          fifo_i                                                                                        |fifo_v3__parameterized3                          |    106|
|236   |        i_sel_buf                                                                                       |stream_fifo                                      |     44|
|237   |          fifo_i                                                                                        |fifo_v3__parameterized2                          |     44|
|238   |        i_stream_to_mem                                                                                 |stream_to_mem                                    |    286|
|239   |          \gen_buf.i_resp_buf                                                                           |stream_fifo__parameterized1                      |    263|
|240   |            fifo_i                                                                                      |fifo_v3__parameterized4                          |    263|
|241   |    i_ctrl_registers                                                                                    |ctrl_registers                                   |    633|
|242   |      i_axi_lite_regs                                                                                   |axi_lite_regs                                    |    497|
|243   |        i_ar_decode                                                                                     |addr_decode__parameterized1                      |      1|
|244   |          i_addr_decode_dync                                                                            |addr_decode_dync__parameterized1_830             |      1|
|245   |        i_aw_decode                                                                                     |addr_decode__parameterized1_829                  |      1|
|246   |          i_addr_decode_dync                                                                            |addr_decode_dync__parameterized1                 |      1|
|247   |        i_b_spill_register                                                                              |spill_register__parameterized16                  |     10|
|248   |          spill_register_flushable_i                                                                    |spill_register_flushable__parameterized16        |     10|
|249   |        i_r_spill_register                                                                              |spill_register__parameterized17                  |    293|
|250   |          spill_register_flushable_i                                                                    |spill_register_flushable__parameterized17        |    293|
|251   |    i_dram                                                                                              |tc_sram                                          |    292|
|252   |      \gen_1_ports.i_xpm_memory_spram                                                                   |xpm_memory_spram                                 |    292|
|253   |        xpm_memory_base_inst                                                                            |xpm_memory_base                                  |    292|
|254   |    i_l2mem_atop_filter                                                                                 |axi_atop_filter__parameterized0                  |    108|
|255   |      r_resp_cmd                                                                                        |stream_register_828                              |     32|
|256   |    i_soc_xbar                                                                                          |axi_xbar                                         |   4783|
|257   |      \gen_mst_port_mux[0].i_axi_mux                                                                    |axi_mux                                          |   1281|
|258   |        \gen_no_mux.i_ar_spill_reg                                                                      |spill_register__parameterized8_818               |    130|
|259   |          spill_register_flushable_i                                                                    |spill_register_flushable__parameterized8_827     |    130|
|260   |        \gen_no_mux.i_aw_spill_reg                                                                      |spill_register__parameterized5_819               |    152|
|261   |          spill_register_flushable_i                                                                    |spill_register_flushable__parameterized5_826     |    152|
|262   |        \gen_no_mux.i_b_spill_reg                                                                       |spill_register__parameterized7_820               |     23|
|263   |          spill_register_flushable_i                                                                    |spill_register_flushable__parameterized7_825     |     23|
|264   |        \gen_no_mux.i_r_spill_reg                                                                       |spill_register__parameterized9_821               |    403|
|265   |          spill_register_flushable_i                                                                    |spill_register_flushable__parameterized9_824     |    403|
|266   |        \gen_no_mux.i_w_spill_reg                                                                       |spill_register__parameterized6_822               |    573|
|267   |          spill_register_flushable_i                                                                    |spill_register_flushable__parameterized6_823     |    573|
|268   |      \gen_mst_port_mux[1].i_axi_mux                                                                    |axi_mux_774                                      |   1131|
|269   |        \gen_no_mux.i_ar_spill_reg                                                                      |spill_register__parameterized8_808               |    381|
|270   |          spill_register_flushable_i                                                                    |spill_register_flushable__parameterized8_817     |    381|
|271   |        \gen_no_mux.i_aw_spill_reg                                                                      |spill_register__parameterized5_809               |    402|
|272   |          spill_register_flushable_i                                                                    |spill_register_flushable__parameterized5_816     |    402|
|273   |        \gen_no_mux.i_b_spill_reg                                                                       |spill_register__parameterized7_810               |     32|
|274   |          spill_register_flushable_i                                                                    |spill_register_flushable__parameterized7_815     |     32|
|275   |        \gen_no_mux.i_r_spill_reg                                                                       |spill_register__parameterized9_811               |    214|
|276   |          spill_register_flushable_i                                                                    |spill_register_flushable__parameterized9_814     |    214|
|277   |        \gen_no_mux.i_w_spill_reg                                                                       |spill_register__parameterized6_812               |    102|
|278   |          spill_register_flushable_i                                                                    |spill_register_flushable__parameterized6_813     |    102|
|279   |      \gen_mst_port_mux[2].i_axi_mux                                                                    |axi_mux_775                                      |   1616|
|280   |        \gen_no_mux.i_ar_spill_reg                                                                      |spill_register__parameterized8_798               |    378|
|281   |          spill_register_flushable_i                                                                    |spill_register_flushable__parameterized8_807     |    378|
|282   |        \gen_no_mux.i_aw_spill_reg                                                                      |spill_register__parameterized5_799               |    377|
|283   |          spill_register_flushable_i                                                                    |spill_register_flushable__parameterized5_806     |    377|
|284   |        \gen_no_mux.i_b_spill_reg                                                                       |spill_register__parameterized7_800               |     20|
|285   |          spill_register_flushable_i                                                                    |spill_register_flushable__parameterized7_805     |     20|
|286   |        \gen_no_mux.i_r_spill_reg                                                                       |spill_register__parameterized9_801               |    405|
|287   |          spill_register_flushable_i                                                                    |spill_register_flushable__parameterized9_804     |    405|
|288   |        \gen_no_mux.i_w_spill_reg                                                                       |spill_register__parameterized6_802               |    436|
|289   |          spill_register_flushable_i                                                                    |spill_register_flushable__parameterized6_803     |    436|
|290   |      \gen_slv_port_demux[0].i_axi_ar_decode                                                            |addr_decode                                      |     43|
|291   |        i_addr_decode_dync                                                                              |addr_decode_dync_797                             |     43|
|292   |      \gen_slv_port_demux[0].i_axi_aw_decode                                                            |addr_decode_776                                  |     43|
|293   |        i_addr_decode_dync                                                                              |addr_decode_dync                                 |     43|
|294   |      \gen_slv_port_demux[0].i_axi_demux                                                                |axi_demux                                        |    397|
|295   |        i_demux_simple                                                                                  |axi_demux_simple                                 |    397|
|296   |          \gen_ar_id_counter.i_ar_id_counter                                                            |axi_demux_id_counters                            |     79|
|297   |            \gen_counters[0].i_in_flight_cnt                                                            |delta_counter_789                                |      6|
|298   |            \gen_counters[16].i_in_flight_cnt                                                           |delta_counter_790                                |      6|
|299   |            \gen_counters[17].i_in_flight_cnt                                                           |delta_counter_791                                |      7|
|300   |            \gen_counters[18].i_in_flight_cnt                                                           |delta_counter_792                                |      6|
|301   |            \gen_counters[19].i_in_flight_cnt                                                           |delta_counter_793                                |     12|
|302   |            \gen_counters[1].i_in_flight_cnt                                                            |delta_counter_794                                |      9|
|303   |            \gen_counters[2].i_in_flight_cnt                                                            |delta_counter_795                                |     11|
|304   |            \gen_counters[3].i_in_flight_cnt                                                            |delta_counter_796                                |      6|
|305   |          \gen_aw_id_counter.i_aw_id_counter                                                            |axi_demux_id_counters_779                        |     87|
|306   |            \gen_counters[0].i_in_flight_cnt                                                            |delta_counter_781                                |      5|
|307   |            \gen_counters[16].i_in_flight_cnt                                                           |delta_counter_782                                |      7|
|308   |            \gen_counters[17].i_in_flight_cnt                                                           |delta_counter_783                                |     18|
|309   |            \gen_counters[18].i_in_flight_cnt                                                           |delta_counter_784                                |      5|
|310   |            \gen_counters[19].i_in_flight_cnt                                                           |delta_counter_785                                |     12|
|311   |            \gen_counters[1].i_in_flight_cnt                                                            |delta_counter_786                                |      9|
|312   |            \gen_counters[2].i_in_flight_cnt                                                            |delta_counter_787                                |      6|
|313   |            \gen_counters[3].i_in_flight_cnt                                                            |delta_counter_788                                |      8|
|314   |          i_b_mux                                                                                       |rr_arb_tree                                      |     30|
|315   |          i_counter_open_w                                                                              |counter                                          |     25|
|316   |            i_counter                                                                                   |delta_counter                                    |     25|
|317   |          i_r_mux                                                                                       |rr_arb_tree_780                                  |    172|
|318   |      \gen_slv_port_demux[0].i_axi_err_slv                                                              |axi_err_slv                                      |    268|
|319   |        i_atop_filter                                                                                   |axi_atop_filter                                  |     86|
|320   |          r_resp_cmd                                                                                    |stream_register                                  |     32|
|321   |        i_b_fifo                                                                                        |fifo_v3__parameterized0                          |     20|
|322   |        i_r_counter                                                                                     |counter__parameterized0_777                      |     22|
|323   |          i_counter                                                                                     |delta_counter__parameterized0_778                |     22|
|324   |        i_r_fifo                                                                                        |fifo_v3__parameterized1                          |     88|
|325   |        i_w_fifo                                                                                        |fifo_v3                                          |     51|
|326   |    i_system                                                                                            |ara_system                                       | 469351|
|327   |      i_ara                                                                                             |ara                                              | 383022|
|328   |        \gen_lanes[0].i_lane                                                                            |lane                                             |  74413|
|329   |          i_lane_sequencer                                                                              |lane_sequencer_596                               |   2290|
|330   |            i_pe_req_register                                                                           |fall_through_register__parameterized3_772        |   1169|
|331   |              i_fifo                                                                                    |fifo_v3__parameterized29_773                     |   1169|
|332   |          i_mask_ready_spill_register                                                                   |spill_register__parameterized22_597              |     51|
|333   |            spill_register_flushable_i                                                                  |spill_register_flushable__parameterized22_771    |     51|
|334   |          i_operand_queues                                                                              |operand_queues_stage_598                         |   8289|
|335   |            i_operand_queue_alu_a                                                                       |operand_queue_745                                |   1356|
|336   |              i_cmd_buffer                                                                              |fifo_v3__parameterized30_769                     |    804|
|337   |              i_input_buffer                                                                            |fifo_v3__parameterized31_770                     |    533|
|338   |            i_operand_queue_alu_b                                                                       |operand_queue__parameterized0_746                |   1470|
|339   |              i_cmd_buffer                                                                              |fifo_v3__parameterized30_767                     |    835|
|340   |              i_input_buffer                                                                            |fifo_v3__parameterized31_768                     |    616|
|341   |            i_operand_queue_mask_b                                                                      |operand_queue__parameterized5_747                |    771|
|342   |              i_cmd_buffer                                                                              |fifo_v3__parameterized34_765                     |    450|
|343   |              i_input_buffer                                                                            |fifo_v3__parameterized35_766                     |    254|
|344   |            i_operand_queue_mask_m                                                                      |operand_queue__parameterized6_748                |    102|
|345   |              i_input_buffer                                                                            |fifo_v3__parameterized35_764                     |     98|
|346   |            i_operand_queue_mfpu_a                                                                      |operand_queue__parameterized1_749                |   1029|
|347   |              i_cmd_buffer                                                                              |fifo_v3__parameterized30_762                     |    423|
|348   |              i_input_buffer                                                                            |fifo_v3__parameterized31_763                     |    591|
|349   |            i_operand_queue_mfpu_b                                                                      |operand_queue__parameterized2_750                |   1297|
|350   |              i_cmd_buffer                                                                              |fifo_v3__parameterized30_760                     |    603|
|351   |              i_input_buffer                                                                            |fifo_v3__parameterized31_761                     |    561|
|352   |            i_operand_queue_mfpu_c                                                                      |operand_queue__parameterized2_751                |   1302|
|353   |              i_cmd_buffer                                                                              |fifo_v3__parameterized30_758                     |    607|
|354   |              i_input_buffer                                                                            |fifo_v3__parameterized31_759                     |    562|
|355   |            i_operand_queue_slide_addrgen_a                                                             |operand_queue__parameterized4_752                |    477|
|356   |              i_cmd_buffer                                                                              |fifo_v3__parameterized30_756                     |    194|
|357   |              i_input_buffer                                                                            |fifo_v3__parameterized33_757                     |    265|
|358   |            i_operand_queue_st_mask_a                                                                   |operand_queue__parameterized3_753                |    485|
|359   |              i_cmd_buffer                                                                              |fifo_v3__parameterized32_754                     |    210|
|360   |              i_input_buffer                                                                            |fifo_v3__parameterized33_755                     |    263|
|361   |          i_operand_requester                                                                           |operand_requester_599                            |   4098|
|362   |            \gen_vrf_arbiters[0].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_726                 |    109|
|363   |            \gen_vrf_arbiters[0].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_727                 |    106|
|364   |            \gen_vrf_arbiters[1].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_728                 |    105|
|365   |            \gen_vrf_arbiters[1].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_729                 |    106|
|366   |            \gen_vrf_arbiters[2].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_730                 |    174|
|367   |            \gen_vrf_arbiters[2].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_731                 |    106|
|368   |            \gen_vrf_arbiters[3].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_732                 |    113|
|369   |            \gen_vrf_arbiters[3].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_733                 |    130|
|370   |            \gen_vrf_arbiters[4].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_734                 |    104|
|371   |            \gen_vrf_arbiters[4].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_735                 |    104|
|372   |            \gen_vrf_arbiters[5].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_736                 |    105|
|373   |            \gen_vrf_arbiters[5].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_737                 |    104|
|374   |            \gen_vrf_arbiters[6].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_738                 |    103|
|375   |            \gen_vrf_arbiters[6].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_739                 |    104|
|376   |            \gen_vrf_arbiters[7].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_740                 |    305|
|377   |            \gen_vrf_arbiters[7].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_741                 |    112|
|378   |            i_ldu_stream_register                                                                       |stream_register__parameterized0_742              |    307|
|379   |            i_masku_stream_register                                                                     |stream_register__parameterized0_743              |     99|
|380   |            i_sldu_stream_register                                                                      |stream_register__parameterized0_744              |    128|
|381   |          i_vfus                                                                                        |vector_fus_stage_600                             |  55846|
|382   |            i_valu                                                                                      |valu_636                                         |  11555|
|383   |              i_alu_reduction_spill_register                                                            |spill_register__parameterized24_723              |   7941|
|384   |                spill_register_flushable_i                                                              |spill_register_flushable__parameterized24_725    |   7941|
|385   |              i_mask_operand_register                                                                   |stream_register__parameterized1_724              |     66|
|386   |            i_vmfpu                                                                                     |vmfpu_637                                        |  44291|
|387   |              \fpu_gen.(null)[0].leading_zero_e32_i                                                     |lzc__parameterized18_638                         |     19|
|388   |              \fpu_gen.(null)[1].leading_zero_e32_i                                                     |lzc__parameterized18_639                         |     19|
|389   |              \fpu_gen.i_fpnew_bulk                                                                     |fpnew_top__parameterized0_640                    |  33348|
|390   |                \gen_operation_groups[0].i_opgroup_block                                                |fpnew_opgroup_block__parameterized4_664          |  10865|
|391   |                  \gen_parallel_slices[0].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized7_712      |   3469|
|392   |                    \gen_num_lanes[0].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized3_721                    |   1785|
|393   |                    \gen_num_lanes[1].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized3_722                    |   1684|
|394   |                  \gen_parallel_slices[1].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized8_713      |   4046|
|395   |                    \gen_num_lanes[0].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized4_720                    |   4042|
|396   |                  \gen_parallel_slices[2].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized9_714      |   3279|
|397   |                    \gen_num_lanes[0].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized5_716                    |    840|
|398   |                    \gen_num_lanes[1].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized5_717                    |    809|
|399   |                    \gen_num_lanes[2].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized5_718                    |    807|
|400   |                    \gen_num_lanes[3].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized5_719                    |    823|
|401   |                  i_arbiter                                                                             |rr_arb_tree__parameterized22_715                 |     71|
|402   |                \gen_operation_groups[1].i_opgroup_block                                                |fpnew_opgroup_block__parameterized5_665          |  12494|
|403   |                  \gen_merged_slice.i_multifmt_slice                                                    |fpnew_opgroup_multifmt_slice__parameterized1_686 |  12488|
|404   |                    \gen_num_lanes[0].active_lane.lane_instance.gen_pulp_divsqrt.i_fpnew_divsqrt_multi  |fpnew_divsqrt_multi__parameterized0_688          |   3374|
|405   |                      i_divsqrt_lei                                                                     |div_sqrt_top_mvp_707                             |   2899|
|406   |                        fpu_norm_U0                                                                     |norm_div_sqrt_mvp_708                            |      4|
|407   |                        nrbd_nrsc_U0                                                                    |nrbd_nrsc_mvp_709                                |   1782|
|408   |                          control_U0                                                                    |control_mvp_711                                  |   1782|
|409   |                        preprocess_U0                                                                   |preprocess_mvp_710                               |    865|
|410   |                    \gen_num_lanes[1].active_lane.lane_instance.gen_pulp_divsqrt.i_fpnew_divsqrt_multi  |fpnew_divsqrt_multi__parameterized1_689          |   3414|
|411   |                      i_divsqrt_lei                                                                     |div_sqrt_top_mvp_702                             |   2781|
|412   |                        fpu_norm_U0                                                                     |norm_div_sqrt_mvp_703                            |      4|
|413   |                        nrbd_nrsc_U0                                                                    |nrbd_nrsc_mvp_704                                |   1701|
|414   |                          control_U0                                                                    |control_mvp_706                                  |   1701|
|415   |                        preprocess_U0                                                                   |preprocess_mvp_705                               |    849|
|416   |                    \gen_num_lanes[2].active_lane.lane_instance.gen_pulp_divsqrt.i_fpnew_divsqrt_multi  |fpnew_divsqrt_multi__parameterized2_690          |   2816|
|417   |                      i_divsqrt_lei                                                                     |div_sqrt_top_mvp_697                             |   2691|
|418   |                        fpu_norm_U0                                                                     |norm_div_sqrt_mvp_698                            |      4|
|419   |                        nrbd_nrsc_U0                                                                    |nrbd_nrsc_mvp_699                                |   1633|
|420   |                          control_U0                                                                    |control_mvp_701                                  |   1633|
|421   |                        preprocess_U0                                                                   |preprocess_mvp_700                               |    824|
|422   |                    \gen_num_lanes[3].active_lane.lane_instance.gen_pulp_divsqrt.i_fpnew_divsqrt_multi  |fpnew_divsqrt_multi__parameterized2_691          |   2786|
|423   |                      i_divsqrt_lei                                                                     |div_sqrt_top_mvp_692                             |   2659|
|424   |                        fpu_norm_U0                                                                     |norm_div_sqrt_mvp_693                            |      4|
|425   |                        nrbd_nrsc_U0                                                                    |nrbd_nrsc_mvp_694                                |   1605|
|426   |                          control_U0                                                                    |control_mvp_696                                  |   1605|
|427   |                        preprocess_U0                                                                   |preprocess_mvp_695                               |    820|
|428   |                  i_arbiter                                                                             |rr_arb_tree__parameterized22_687                 |      6|
|429   |                \gen_operation_groups[2].i_opgroup_block                                                |fpnew_opgroup_block__parameterized6_666          |   4556|
|430   |                  \gen_parallel_slices[0].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized10_675     |    517|
|431   |                    \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized3_684                |    279|
|432   |                    \gen_num_lanes[1].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized3_685                |    238|
|433   |                  \gen_parallel_slices[1].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized11_676     |   3157|
|434   |                    \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized4_683                |   3157|
|435   |                  \gen_parallel_slices[2].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized12_677     |    866|
|436   |                    \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized5_679                |    414|
|437   |                    \gen_num_lanes[1].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized5_680                |    149|
|438   |                    \gen_num_lanes[2].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized5_681                |    155|
|439   |                    \gen_num_lanes[3].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized5_682                |    148|
|440   |                  i_arbiter                                                                             |rr_arb_tree__parameterized22_678                 |     16|
|441   |                \gen_operation_groups[3].i_opgroup_block                                                |fpnew_opgroup_block__parameterized7_667          |   5361|
|442   |                  \gen_merged_slice.i_multifmt_slice                                                    |fpnew_opgroup_multifmt_slice__parameterized2_669 |   5343|
|443   |                    \gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi                      |fpnew_cast_multi__parameterized0_671             |   2259|
|444   |                    \gen_num_lanes[1].active_lane.lane_instance.i_fpnew_cast_multi                      |fpnew_cast_multi__parameterized0_672             |   2003|
|445   |                    \gen_num_lanes[2].active_lane.lane_instance.i_fpnew_cast_multi                      |fpnew_cast_multi__parameterized1_673             |    529|
|446   |                    \gen_num_lanes[3].active_lane.lane_instance.i_fpnew_cast_multi                      |fpnew_cast_multi__parameterized1_674             |    552|
|447   |                  i_arbiter                                                                             |rr_arb_tree__parameterized22_670                 |     18|
|448   |                i_arbiter                                                                               |rr_arb_tree__parameterized23_668                 |     72|
|449   |              \fpu_gen.leading_zero_e64                                                                 |lzc__parameterized19_641                         |     50|
|450   |              \genblk1[0].i_simd_mul_gating_op_a                                                        |power_gating_generic_642                         |     64|
|451   |              \genblk1[0].i_simd_mul_gating_op_b                                                        |power_gating_generic_643                         |     64|
|452   |              \genblk1[0].i_simd_mul_gating_op_c                                                        |power_gating_generic_644                         |     56|
|453   |              \genblk1[1].i_simd_mul_gating_op_a                                                        |power_gating_generic_645                         |     64|
|454   |              \genblk1[1].i_simd_mul_gating_op_b                                                        |power_gating_generic_646                         |     64|
|455   |              \genblk1[1].i_simd_mul_gating_op_c                                                        |power_gating_generic_647                         |     64|
|456   |              \genblk1[2].i_simd_mul_gating_op_a                                                        |power_gating_generic_648                         |     64|
|457   |              \genblk1[2].i_simd_mul_gating_op_b                                                        |power_gating_generic_649                         |     64|
|458   |              \genblk1[2].i_simd_mul_gating_op_c                                                        |power_gating_generic_650                         |     64|
|459   |              \genblk1[3].i_simd_mul_gating_op_a                                                        |power_gating_generic_651                         |     64|
|460   |              \genblk1[3].i_simd_mul_gating_op_b                                                        |power_gating_generic_652                         |     64|
|461   |              \genblk1[3].i_simd_mul_gating_op_c                                                        |power_gating_generic_653                         |     64|
|462   |              i_mask_operand_register                                                                   |stream_register__parameterized1_654              |    142|
|463   |              i_mfpu_reduction_spill_register                                                           |spill_register__parameterized24_655              |   1573|
|464   |                spill_register_flushable_i                                                              |spill_register_flushable__parameterized24_663    |   1573|
|465   |              i_simd_div                                                                                |simd_div_656                                     |   2273|
|466   |                i_serdiv                                                                                |serdiv__parameterized0_662                       |   1441|
|467   |              i_simd_mul_ew16                                                                           |simd_mul__parameterized1_657                     |    516|
|468   |              i_simd_mul_ew32                                                                           |simd_mul__parameterized0_658                     |    712|
|469   |              i_simd_mul_ew64                                                                           |simd_mul_659                                     |   1157|
|470   |              i_simd_mul_ew8                                                                            |simd_mul__parameterized2_660                     |   1430|
|471   |              i_simd_mul_manual_clk_gate                                                                |tc_clk_gating_661                                |      2|
|472   |          i_vrf                                                                                         |vector_regfile_601                               |   3839|
|473   |            \gen_banks[0].data_sram                                                                     |tc_sram__parameterized0_602                      |     70|
|474   |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_635             |     62|
|475   |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__1               |     62|
|476   |            \gen_banks[0].i_vrf_ckg                                                                     |tc_clk_gating_603                                |      2|
|477   |            \gen_banks[1].data_sram                                                                     |tc_sram__parameterized0_604                      |     70|
|478   |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_634             |     62|
|479   |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__2               |     62|
|480   |            \gen_banks[1].i_vrf_ckg                                                                     |tc_clk_gating_605                                |      2|
|481   |            \gen_banks[2].data_sram                                                                     |tc_sram__parameterized0_606                      |     70|
|482   |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_633             |     62|
|483   |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__3               |     62|
|484   |            \gen_banks[2].i_vrf_ckg                                                                     |tc_clk_gating_607                                |      2|
|485   |            \gen_banks[3].data_sram                                                                     |tc_sram__parameterized0_608                      |     70|
|486   |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_632             |     62|
|487   |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__4               |     62|
|488   |            \gen_banks[3].i_vrf_ckg                                                                     |tc_clk_gating_609                                |      2|
|489   |            \gen_banks[4].data_sram                                                                     |tc_sram__parameterized0_610                      |     70|
|490   |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_631             |     62|
|491   |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__5               |     62|
|492   |            \gen_banks[4].i_vrf_ckg                                                                     |tc_clk_gating_611                                |      2|
|493   |            \gen_banks[5].data_sram                                                                     |tc_sram__parameterized0_612                      |     70|
|494   |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_630             |     62|
|495   |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__6               |     62|
|496   |            \gen_banks[5].i_vrf_ckg                                                                     |tc_clk_gating_613                                |      2|
|497   |            \gen_banks[6].data_sram                                                                     |tc_sram__parameterized0_614                      |     70|
|498   |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_629             |     62|
|499   |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__7               |     62|
|500   |            \gen_banks[6].i_vrf_ckg                                                                     |tc_clk_gating_615                                |      2|
|501   |            \gen_banks[7].data_sram                                                                     |tc_sram__parameterized0_616                      |     70|
|502   |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_628             |     62|
|503   |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0                  |     62|
|504   |            \gen_banks[7].i_vrf_ckg                                                                     |tc_clk_gating_617                                |      2|
|505   |            i_vrf_mux                                                                                   |stream_xbar_618                                  |   3152|
|506   |              \gen_outs[0].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_619                 |    352|
|507   |              \gen_outs[1].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_620                 |    352|
|508   |              \gen_outs[2].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_621                 |    352|
|509   |              \gen_outs[3].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_622                 |    352|
|510   |              \gen_outs[4].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_623                 |    352|
|511   |              \gen_outs[5].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_624                 |    348|
|512   |              \gen_outs[6].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_625                 |    348|
|513   |              \gen_outs[7].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_626                 |    348|
|514   |              \gen_outs[8].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_627                 |    348|
|515   |        \gen_lanes[1].i_lane                                                                            |lane_101                                         |  73835|
|516   |          i_lane_sequencer                                                                              |lane_sequencer_422                               |   2475|
|517   |            i_pe_req_register                                                                           |fall_through_register__parameterized3_594        |   1171|
|518   |              i_fifo                                                                                    |fifo_v3__parameterized29_595                     |   1171|
|519   |          i_mask_ready_spill_register                                                                   |spill_register__parameterized22_423              |     54|
|520   |            spill_register_flushable_i                                                                  |spill_register_flushable__parameterized22_593    |     54|
|521   |          i_operand_queues                                                                              |operand_queues_stage_424                         |   8226|
|522   |            i_operand_queue_alu_a                                                                       |operand_queue_567                                |   1338|
|523   |              i_cmd_buffer                                                                              |fifo_v3__parameterized30_591                     |    786|
|524   |              i_input_buffer                                                                            |fifo_v3__parameterized31_592                     |    533|
|525   |            i_operand_queue_alu_b                                                                       |operand_queue__parameterized0_568                |   1463|
|526   |              i_cmd_buffer                                                                              |fifo_v3__parameterized30_589                     |    828|
|527   |              i_input_buffer                                                                            |fifo_v3__parameterized31_590                     |    616|
|528   |            i_operand_queue_mask_b                                                                      |operand_queue__parameterized5_569                |    772|
|529   |              i_cmd_buffer                                                                              |fifo_v3__parameterized34_587                     |    450|
|530   |              i_input_buffer                                                                            |fifo_v3__parameterized35_588                     |    255|
|531   |            i_operand_queue_mask_m                                                                      |operand_queue__parameterized6_570                |    101|
|532   |              i_input_buffer                                                                            |fifo_v3__parameterized35_586                     |     97|
|533   |            i_operand_queue_mfpu_a                                                                      |operand_queue__parameterized1_571                |    999|
|534   |              i_cmd_buffer                                                                              |fifo_v3__parameterized30_584                     |    385|
|535   |              i_input_buffer                                                                            |fifo_v3__parameterized31_585                     |    599|
|536   |            i_operand_queue_mfpu_b                                                                      |operand_queue__parameterized2_572                |   1295|
|537   |              i_cmd_buffer                                                                              |fifo_v3__parameterized30_582                     |    595|
|538   |              i_input_buffer                                                                            |fifo_v3__parameterized31_583                     |    562|
|539   |            i_operand_queue_mfpu_c                                                                      |operand_queue__parameterized2_573                |   1296|
|540   |              i_cmd_buffer                                                                              |fifo_v3__parameterized30_580                     |    595|
|541   |              i_input_buffer                                                                            |fifo_v3__parameterized31_581                     |    563|
|542   |            i_operand_queue_slide_addrgen_a                                                             |operand_queue__parameterized4_574                |    477|
|543   |              i_cmd_buffer                                                                              |fifo_v3__parameterized30_578                     |    194|
|544   |              i_input_buffer                                                                            |fifo_v3__parameterized33_579                     |    265|
|545   |            i_operand_queue_st_mask_a                                                                   |operand_queue__parameterized3_575                |    485|
|546   |              i_cmd_buffer                                                                              |fifo_v3__parameterized32_576                     |    210|
|547   |              i_input_buffer                                                                            |fifo_v3__parameterized33_577                     |    263|
|548   |          i_operand_requester                                                                           |operand_requester_425                            |   4098|
|549   |            \gen_vrf_arbiters[0].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_548                 |    109|
|550   |            \gen_vrf_arbiters[0].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_549                 |    106|
|551   |            \gen_vrf_arbiters[1].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_550                 |    105|
|552   |            \gen_vrf_arbiters[1].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_551                 |    106|
|553   |            \gen_vrf_arbiters[2].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_552                 |    174|
|554   |            \gen_vrf_arbiters[2].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_553                 |    106|
|555   |            \gen_vrf_arbiters[3].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_554                 |    113|
|556   |            \gen_vrf_arbiters[3].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_555                 |    130|
|557   |            \gen_vrf_arbiters[4].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_556                 |    104|
|558   |            \gen_vrf_arbiters[4].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_557                 |    104|
|559   |            \gen_vrf_arbiters[5].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_558                 |    105|
|560   |            \gen_vrf_arbiters[5].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_559                 |    104|
|561   |            \gen_vrf_arbiters[6].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_560                 |    103|
|562   |            \gen_vrf_arbiters[6].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_561                 |    104|
|563   |            \gen_vrf_arbiters[7].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_562                 |    305|
|564   |            \gen_vrf_arbiters[7].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_563                 |    112|
|565   |            i_ldu_stream_register                                                                       |stream_register__parameterized0_564              |    307|
|566   |            i_masku_stream_register                                                                     |stream_register__parameterized0_565              |     99|
|567   |            i_sldu_stream_register                                                                      |stream_register__parameterized0_566              |    128|
|568   |          i_vfus                                                                                        |vector_fus_stage_426                             |  55143|
|569   |            i_valu                                                                                      |valu_462                                         |  11368|
|570   |              i_alu_reduction_spill_register                                                            |spill_register__parameterized24_545              |   7773|
|571   |                spill_register_flushable_i                                                              |spill_register_flushable__parameterized24_547    |   7773|
|572   |              i_mask_operand_register                                                                   |stream_register__parameterized1_546              |     67|
|573   |            i_vmfpu                                                                                     |vmfpu_463                                        |  43775|
|574   |              \fpu_gen.i_fpnew_bulk                                                                     |fpnew_top__parameterized0_464                    |  33039|
|575   |                \gen_operation_groups[0].i_opgroup_block                                                |fpnew_opgroup_block__parameterized4_486          |  10819|
|576   |                  \gen_parallel_slices[0].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized7_534      |   3471|
|577   |                    \gen_num_lanes[0].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized3_543                    |   1785|
|578   |                    \gen_num_lanes[1].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized3_544                    |   1684|
|579   |                  \gen_parallel_slices[1].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized8_535      |   4020|
|580   |                    \gen_num_lanes[0].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized4_542                    |   4016|
|581   |                  \gen_parallel_slices[2].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized9_536      |   3257|
|582   |                    \gen_num_lanes[0].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized5_538                    |    838|
|583   |                    \gen_num_lanes[1].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized5_539                    |    809|
|584   |                    \gen_num_lanes[2].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized5_540                    |    805|
|585   |                    \gen_num_lanes[3].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized5_541                    |    805|
|586   |                  i_arbiter                                                                             |rr_arb_tree__parameterized22_537                 |     71|
|587   |                \gen_operation_groups[1].i_opgroup_block                                                |fpnew_opgroup_block__parameterized5_487          |  12387|
|588   |                  \gen_merged_slice.i_multifmt_slice                                                    |fpnew_opgroup_multifmt_slice__parameterized1_508 |  12380|
|589   |                    \gen_num_lanes[0].active_lane.lane_instance.gen_pulp_divsqrt.i_fpnew_divsqrt_multi  |fpnew_divsqrt_multi__parameterized0_510          |   3474|
|590   |                      i_divsqrt_lei                                                                     |div_sqrt_top_mvp_529                             |   2892|
|591   |                        fpu_norm_U0                                                                     |norm_div_sqrt_mvp_530                            |      4|
|592   |                        nrbd_nrsc_U0                                                                    |nrbd_nrsc_mvp_531                                |   1775|
|593   |                          control_U0                                                                    |control_mvp_533                                  |   1775|
|594   |                        preprocess_U0                                                                   |preprocess_mvp_532                               |    865|
|595   |                    \gen_num_lanes[1].active_lane.lane_instance.gen_pulp_divsqrt.i_fpnew_divsqrt_multi  |fpnew_divsqrt_multi__parameterized1_511          |   3278|
|596   |                      i_divsqrt_lei                                                                     |div_sqrt_top_mvp_524                             |   2785|
|597   |                        fpu_norm_U0                                                                     |norm_div_sqrt_mvp_525                            |      4|
|598   |                        nrbd_nrsc_U0                                                                    |nrbd_nrsc_mvp_526                                |   1705|
|599   |                          control_U0                                                                    |control_mvp_528                                  |   1705|
|600   |                        preprocess_U0                                                                   |preprocess_mvp_527                               |    849|
|601   |                    \gen_num_lanes[2].active_lane.lane_instance.gen_pulp_divsqrt.i_fpnew_divsqrt_multi  |fpnew_divsqrt_multi__parameterized2_512          |   2812|
|602   |                      i_divsqrt_lei                                                                     |div_sqrt_top_mvp_519                             |   2691|
|603   |                        fpu_norm_U0                                                                     |norm_div_sqrt_mvp_520                            |      4|
|604   |                        nrbd_nrsc_U0                                                                    |nrbd_nrsc_mvp_521                                |   1633|
|605   |                          control_U0                                                                    |control_mvp_523                                  |   1633|
|606   |                        preprocess_U0                                                                   |preprocess_mvp_522                               |    824|
|607   |                    \gen_num_lanes[3].active_lane.lane_instance.gen_pulp_divsqrt.i_fpnew_divsqrt_multi  |fpnew_divsqrt_multi__parameterized2_513          |   2816|
|608   |                      i_divsqrt_lei                                                                     |div_sqrt_top_mvp_514                             |   2691|
|609   |                        fpu_norm_U0                                                                     |norm_div_sqrt_mvp_515                            |      4|
|610   |                        nrbd_nrsc_U0                                                                    |nrbd_nrsc_mvp_516                                |   1633|
|611   |                          control_U0                                                                    |control_mvp_518                                  |   1633|
|612   |                        preprocess_U0                                                                   |preprocess_mvp_517                               |    824|
|613   |                  i_arbiter                                                                             |rr_arb_tree__parameterized22_509                 |      6|
|614   |                \gen_operation_groups[2].i_opgroup_block                                                |fpnew_opgroup_block__parameterized6_488          |   4464|
|615   |                  \gen_parallel_slices[0].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized10_497     |    511|
|616   |                    \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized3_506                |    273|
|617   |                    \gen_num_lanes[1].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized3_507                |    238|
|618   |                  \gen_parallel_slices[1].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized11_498     |   2702|
|619   |                    \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized4_505                |   2702|
|620   |                  \gen_parallel_slices[2].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized12_499     |   1242|
|621   |                    \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized5_501                |    379|
|622   |                    \gen_num_lanes[1].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized5_502                |    149|
|623   |                    \gen_num_lanes[2].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized5_503                |    154|
|624   |                    \gen_num_lanes[3].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized5_504                |    560|
|625   |                  i_arbiter                                                                             |rr_arb_tree__parameterized22_500                 |      9|
|626   |                \gen_operation_groups[3].i_opgroup_block                                                |fpnew_opgroup_block__parameterized7_489          |   5311|
|627   |                  \gen_merged_slice.i_multifmt_slice                                                    |fpnew_opgroup_multifmt_slice__parameterized2_491 |   5258|
|628   |                    \gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi                      |fpnew_cast_multi__parameterized0_493             |   2147|
|629   |                    \gen_num_lanes[1].active_lane.lane_instance.i_fpnew_cast_multi                      |fpnew_cast_multi__parameterized0_494             |   2020|
|630   |                    \gen_num_lanes[2].active_lane.lane_instance.i_fpnew_cast_multi                      |fpnew_cast_multi__parameterized1_495             |    538|
|631   |                    \gen_num_lanes[3].active_lane.lane_instance.i_fpnew_cast_multi                      |fpnew_cast_multi__parameterized1_496             |    553|
|632   |                  i_arbiter                                                                             |rr_arb_tree__parameterized22_492                 |     53|
|633   |                i_arbiter                                                                               |rr_arb_tree__parameterized23_490                 |     58|
|634   |              \genblk1[0].i_simd_mul_gating_op_a                                                        |power_gating_generic_465                         |     64|
|635   |              \genblk1[0].i_simd_mul_gating_op_b                                                        |power_gating_generic_466                         |     64|
|636   |              \genblk1[0].i_simd_mul_gating_op_c                                                        |power_gating_generic_467                         |     56|
|637   |              \genblk1[1].i_simd_mul_gating_op_a                                                        |power_gating_generic_468                         |     64|
|638   |              \genblk1[1].i_simd_mul_gating_op_b                                                        |power_gating_generic_469                         |     64|
|639   |              \genblk1[1].i_simd_mul_gating_op_c                                                        |power_gating_generic_470                         |     64|
|640   |              \genblk1[2].i_simd_mul_gating_op_a                                                        |power_gating_generic_471                         |     64|
|641   |              \genblk1[2].i_simd_mul_gating_op_b                                                        |power_gating_generic_472                         |     64|
|642   |              \genblk1[2].i_simd_mul_gating_op_c                                                        |power_gating_generic_473                         |     64|
|643   |              \genblk1[3].i_simd_mul_gating_op_a                                                        |power_gating_generic_474                         |     64|
|644   |              \genblk1[3].i_simd_mul_gating_op_b                                                        |power_gating_generic_475                         |     64|
|645   |              \genblk1[3].i_simd_mul_gating_op_c                                                        |power_gating_generic_476                         |     64|
|646   |              i_mask_operand_register                                                                   |stream_register__parameterized1_477              |    187|
|647   |              i_mfpu_reduction_spill_register                                                           |spill_register__parameterized24_478              |   1372|
|648   |                spill_register_flushable_i                                                              |spill_register_flushable__parameterized24_485    |   1372|
|649   |              i_simd_div                                                                                |simd_div_479                                     |   2015|
|650   |                i_serdiv                                                                                |serdiv__parameterized0_484                       |   1545|
|651   |              i_simd_mul_ew16                                                                           |simd_mul__parameterized1_480                     |    548|
|652   |              i_simd_mul_ew32                                                                           |simd_mul__parameterized0_481                     |    902|
|653   |              i_simd_mul_ew64                                                                           |simd_mul_482                                     |   1347|
|654   |              i_simd_mul_manual_clk_gate                                                                |tc_clk_gating_483                                |      2|
|655   |          i_vrf                                                                                         |vector_regfile_427                               |   3839|
|656   |            \gen_banks[0].data_sram                                                                     |tc_sram__parameterized0_428                      |     70|
|657   |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_461             |     62|
|658   |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__15              |     62|
|659   |            \gen_banks[0].i_vrf_ckg                                                                     |tc_clk_gating_429                                |      2|
|660   |            \gen_banks[1].data_sram                                                                     |tc_sram__parameterized0_430                      |     70|
|661   |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_460             |     62|
|662   |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__14              |     62|
|663   |            \gen_banks[1].i_vrf_ckg                                                                     |tc_clk_gating_431                                |      2|
|664   |            \gen_banks[2].data_sram                                                                     |tc_sram__parameterized0_432                      |     70|
|665   |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_459             |     62|
|666   |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__13              |     62|
|667   |            \gen_banks[2].i_vrf_ckg                                                                     |tc_clk_gating_433                                |      2|
|668   |            \gen_banks[3].data_sram                                                                     |tc_sram__parameterized0_434                      |     70|
|669   |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_458             |     62|
|670   |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__12              |     62|
|671   |            \gen_banks[3].i_vrf_ckg                                                                     |tc_clk_gating_435                                |      2|
|672   |            \gen_banks[4].data_sram                                                                     |tc_sram__parameterized0_436                      |     70|
|673   |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_457             |     62|
|674   |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__11              |     62|
|675   |            \gen_banks[4].i_vrf_ckg                                                                     |tc_clk_gating_437                                |      2|
|676   |            \gen_banks[5].data_sram                                                                     |tc_sram__parameterized0_438                      |     70|
|677   |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_456             |     62|
|678   |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__10              |     62|
|679   |            \gen_banks[5].i_vrf_ckg                                                                     |tc_clk_gating_439                                |      2|
|680   |            \gen_banks[6].data_sram                                                                     |tc_sram__parameterized0_440                      |     70|
|681   |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_455             |     62|
|682   |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__9               |     62|
|683   |            \gen_banks[6].i_vrf_ckg                                                                     |tc_clk_gating_441                                |      2|
|684   |            \gen_banks[7].data_sram                                                                     |tc_sram__parameterized0_442                      |     70|
|685   |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_454             |     62|
|686   |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__8               |     62|
|687   |            \gen_banks[7].i_vrf_ckg                                                                     |tc_clk_gating_443                                |      2|
|688   |            i_vrf_mux                                                                                   |stream_xbar_444                                  |   3152|
|689   |              \gen_outs[0].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_445                 |    352|
|690   |              \gen_outs[1].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_446                 |    352|
|691   |              \gen_outs[2].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_447                 |    352|
|692   |              \gen_outs[3].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_448                 |    352|
|693   |              \gen_outs[4].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_449                 |    352|
|694   |              \gen_outs[5].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_450                 |    348|
|695   |              \gen_outs[6].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_451                 |    348|
|696   |              \gen_outs[7].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_452                 |    348|
|697   |              \gen_outs[8].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_453                 |    348|
|698   |        \gen_lanes[2].i_lane                                                                            |lane_102                                         |  74255|
|699   |          i_lane_sequencer                                                                              |lane_sequencer_247                               |   2283|
|700   |            i_pe_req_register                                                                           |fall_through_register__parameterized3_420        |   1171|
|701   |              i_fifo                                                                                    |fifo_v3__parameterized29_421                     |   1171|
|702   |          i_mask_ready_spill_register                                                                   |spill_register__parameterized22_248              |     50|
|703   |            spill_register_flushable_i                                                                  |spill_register_flushable__parameterized22_419    |     50|
|704   |          i_operand_queues                                                                              |operand_queues_stage_249                         |   8207|
|705   |            i_operand_queue_alu_a                                                                       |operand_queue_393                                |   1338|
|706   |              i_cmd_buffer                                                                              |fifo_v3__parameterized30_417                     |    786|
|707   |              i_input_buffer                                                                            |fifo_v3__parameterized31_418                     |    533|
|708   |            i_operand_queue_alu_b                                                                       |operand_queue__parameterized0_394                |   1463|
|709   |              i_cmd_buffer                                                                              |fifo_v3__parameterized30_415                     |    828|
|710   |              i_input_buffer                                                                            |fifo_v3__parameterized31_416                     |    616|
|711   |            i_operand_queue_mask_b                                                                      |operand_queue__parameterized5_395                |    772|
|712   |              i_cmd_buffer                                                                              |fifo_v3__parameterized34_413                     |    450|
|713   |              i_input_buffer                                                                            |fifo_v3__parameterized35_414                     |    255|
|714   |            i_operand_queue_mask_m                                                                      |operand_queue__parameterized6_396                |     79|
|715   |              i_input_buffer                                                                            |fifo_v3__parameterized35_412                     |     75|
|716   |            i_operand_queue_mfpu_a                                                                      |operand_queue__parameterized1_397                |    999|
|717   |              i_cmd_buffer                                                                              |fifo_v3__parameterized30_410                     |    385|
|718   |              i_input_buffer                                                                            |fifo_v3__parameterized31_411                     |    599|
|719   |            i_operand_queue_mfpu_b                                                                      |operand_queue__parameterized2_398                |   1294|
|720   |              i_cmd_buffer                                                                              |fifo_v3__parameterized30_408                     |    595|
|721   |              i_input_buffer                                                                            |fifo_v3__parameterized31_409                     |    561|
|722   |            i_operand_queue_mfpu_c                                                                      |operand_queue__parameterized2_399                |   1295|
|723   |              i_cmd_buffer                                                                              |fifo_v3__parameterized30_406                     |    595|
|724   |              i_input_buffer                                                                            |fifo_v3__parameterized31_407                     |    562|
|725   |            i_operand_queue_slide_addrgen_a                                                             |operand_queue__parameterized4_400                |    477|
|726   |              i_cmd_buffer                                                                              |fifo_v3__parameterized30_404                     |    194|
|727   |              i_input_buffer                                                                            |fifo_v3__parameterized33_405                     |    265|
|728   |            i_operand_queue_st_mask_a                                                                   |operand_queue__parameterized3_401                |    490|
|729   |              i_cmd_buffer                                                                              |fifo_v3__parameterized32_402                     |    214|
|730   |              i_input_buffer                                                                            |fifo_v3__parameterized33_403                     |    264|
|731   |          i_operand_requester                                                                           |operand_requester_250                            |   4098|
|732   |            \gen_vrf_arbiters[0].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_374                 |    109|
|733   |            \gen_vrf_arbiters[0].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_375                 |    106|
|734   |            \gen_vrf_arbiters[1].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_376                 |    105|
|735   |            \gen_vrf_arbiters[1].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_377                 |    106|
|736   |            \gen_vrf_arbiters[2].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_378                 |    174|
|737   |            \gen_vrf_arbiters[2].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_379                 |    106|
|738   |            \gen_vrf_arbiters[3].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_380                 |    113|
|739   |            \gen_vrf_arbiters[3].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_381                 |    130|
|740   |            \gen_vrf_arbiters[4].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_382                 |    104|
|741   |            \gen_vrf_arbiters[4].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_383                 |    104|
|742   |            \gen_vrf_arbiters[5].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_384                 |    105|
|743   |            \gen_vrf_arbiters[5].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_385                 |    104|
|744   |            \gen_vrf_arbiters[6].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_386                 |    103|
|745   |            \gen_vrf_arbiters[6].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_387                 |    104|
|746   |            \gen_vrf_arbiters[7].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_388                 |    305|
|747   |            \gen_vrf_arbiters[7].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_389                 |    112|
|748   |            i_ldu_stream_register                                                                       |stream_register__parameterized0_390              |    307|
|749   |            i_masku_stream_register                                                                     |stream_register__parameterized0_391              |     99|
|750   |            i_sldu_stream_register                                                                      |stream_register__parameterized0_392              |    128|
|751   |          i_vfus                                                                                        |vector_fus_stage_251                             |  55775|
|752   |            i_valu                                                                                      |valu_287                                         |  11366|
|753   |              i_alu_reduction_spill_register                                                            |spill_register__parameterized24_371              |   7773|
|754   |                spill_register_flushable_i                                                              |spill_register_flushable__parameterized24_373    |   7773|
|755   |              i_mask_operand_register                                                                   |stream_register__parameterized1_372              |     66|
|756   |            i_vmfpu                                                                                     |vmfpu_288                                        |  44409|
|757   |              \fpu_gen.(null)[0].leading_zero_e32_i                                                     |lzc__parameterized18                             |     19|
|758   |              \fpu_gen.(null)[1].leading_zero_e32_i                                                     |lzc__parameterized18_289                         |     19|
|759   |              \fpu_gen.i_fpnew_bulk                                                                     |fpnew_top__parameterized0_290                    |  33341|
|760   |                \gen_operation_groups[0].i_opgroup_block                                                |fpnew_opgroup_block__parameterized4_312          |  10859|
|761   |                  \gen_parallel_slices[0].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized7_360      |   3469|
|762   |                    \gen_num_lanes[0].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized3_369                    |   1785|
|763   |                    \gen_num_lanes[1].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized3_370                    |   1684|
|764   |                  \gen_parallel_slices[1].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized8_361      |   4043|
|765   |                    \gen_num_lanes[0].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized4_368                    |   4039|
|766   |                  \gen_parallel_slices[2].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized9_362      |   3276|
|767   |                    \gen_num_lanes[0].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized5_364                    |    840|
|768   |                    \gen_num_lanes[1].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized5_365                    |    809|
|769   |                    \gen_num_lanes[2].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized5_366                    |    807|
|770   |                    \gen_num_lanes[3].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized5_367                    |    820|
|771   |                  i_arbiter                                                                             |rr_arb_tree__parameterized22_363                 |     71|
|772   |                \gen_operation_groups[1].i_opgroup_block                                                |fpnew_opgroup_block__parameterized5_313          |  12452|
|773   |                  \gen_merged_slice.i_multifmt_slice                                                    |fpnew_opgroup_multifmt_slice__parameterized1_334 |  12446|
|774   |                    \gen_num_lanes[0].active_lane.lane_instance.gen_pulp_divsqrt.i_fpnew_divsqrt_multi  |fpnew_divsqrt_multi__parameterized0_336          |   3375|
|775   |                      i_divsqrt_lei                                                                     |div_sqrt_top_mvp_355                             |   2899|
|776   |                        fpu_norm_U0                                                                     |norm_div_sqrt_mvp_356                            |      4|
|777   |                        nrbd_nrsc_U0                                                                    |nrbd_nrsc_mvp_357                                |   1782|
|778   |                          control_U0                                                                    |control_mvp_359                                  |   1782|
|779   |                        preprocess_U0                                                                   |preprocess_mvp_358                               |    865|
|780   |                    \gen_num_lanes[1].active_lane.lane_instance.gen_pulp_divsqrt.i_fpnew_divsqrt_multi  |fpnew_divsqrt_multi__parameterized1_337          |   3343|
|781   |                      i_divsqrt_lei                                                                     |div_sqrt_top_mvp_350                             |   2781|
|782   |                        fpu_norm_U0                                                                     |norm_div_sqrt_mvp_351                            |      4|
|783   |                        nrbd_nrsc_U0                                                                    |nrbd_nrsc_mvp_352                                |   1701|
|784   |                          control_U0                                                                    |control_mvp_354                                  |   1701|
|785   |                        preprocess_U0                                                                   |preprocess_mvp_353                               |    849|
|786   |                    \gen_num_lanes[2].active_lane.lane_instance.gen_pulp_divsqrt.i_fpnew_divsqrt_multi  |fpnew_divsqrt_multi__parameterized2_338          |   2811|
|787   |                      i_divsqrt_lei                                                                     |div_sqrt_top_mvp_345                             |   2691|
|788   |                        fpu_norm_U0                                                                     |norm_div_sqrt_mvp_346                            |      4|
|789   |                        nrbd_nrsc_U0                                                                    |nrbd_nrsc_mvp_347                                |   1633|
|790   |                          control_U0                                                                    |control_mvp_349                                  |   1633|
|791   |                        preprocess_U0                                                                   |preprocess_mvp_348                               |    824|
|792   |                    \gen_num_lanes[3].active_lane.lane_instance.gen_pulp_divsqrt.i_fpnew_divsqrt_multi  |fpnew_divsqrt_multi__parameterized2_339          |   2816|
|793   |                      i_divsqrt_lei                                                                     |div_sqrt_top_mvp_340                             |   2659|
|794   |                        fpu_norm_U0                                                                     |norm_div_sqrt_mvp_341                            |      4|
|795   |                        nrbd_nrsc_U0                                                                    |nrbd_nrsc_mvp_342                                |   1605|
|796   |                          control_U0                                                                    |control_mvp_344                                  |   1605|
|797   |                        preprocess_U0                                                                   |preprocess_mvp_343                               |    820|
|798   |                  i_arbiter                                                                             |rr_arb_tree__parameterized22_335                 |      6|
|799   |                \gen_operation_groups[2].i_opgroup_block                                                |fpnew_opgroup_block__parameterized6_314          |   4568|
|800   |                  \gen_parallel_slices[0].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized10_323     |    514|
|801   |                    \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized3_332                |    277|
|802   |                    \gen_num_lanes[1].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized3_333                |    237|
|803   |                  \gen_parallel_slices[1].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized11_324     |   3124|
|804   |                    \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized4_331                |   3124|
|805   |                  \gen_parallel_slices[2].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized12_325     |    914|
|806   |                    \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized5_327                |    435|
|807   |                    \gen_num_lanes[1].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized5_328                |    173|
|808   |                    \gen_num_lanes[2].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized5_329                |    153|
|809   |                    \gen_num_lanes[3].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized5_330                |    153|
|810   |                  i_arbiter                                                                             |rr_arb_tree__parameterized22_326                 |     16|
|811   |                \gen_operation_groups[3].i_opgroup_block                                                |fpnew_opgroup_block__parameterized7_315          |   5393|
|812   |                  \gen_merged_slice.i_multifmt_slice                                                    |fpnew_opgroup_multifmt_slice__parameterized2_317 |   5370|
|813   |                    \gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi                      |fpnew_cast_multi__parameterized0_319             |   2265|
|814   |                    \gen_num_lanes[1].active_lane.lane_instance.i_fpnew_cast_multi                      |fpnew_cast_multi__parameterized0_320             |   2026|
|815   |                    \gen_num_lanes[2].active_lane.lane_instance.i_fpnew_cast_multi                      |fpnew_cast_multi__parameterized1_321             |    529|
|816   |                    \gen_num_lanes[3].active_lane.lane_instance.i_fpnew_cast_multi                      |fpnew_cast_multi__parameterized1_322             |    550|
|817   |                  i_arbiter                                                                             |rr_arb_tree__parameterized22_318                 |     23|
|818   |                i_arbiter                                                                               |rr_arb_tree__parameterized23_316                 |     69|
|819   |              \fpu_gen.leading_zero_e64                                                                 |lzc__parameterized19                             |     50|
|820   |              \genblk1[0].i_simd_mul_gating_op_a                                                        |power_gating_generic_291                         |     64|
|821   |              \genblk1[0].i_simd_mul_gating_op_b                                                        |power_gating_generic_292                         |     64|
|822   |              \genblk1[0].i_simd_mul_gating_op_c                                                        |power_gating_generic_293                         |     56|
|823   |              \genblk1[1].i_simd_mul_gating_op_a                                                        |power_gating_generic_294                         |     64|
|824   |              \genblk1[1].i_simd_mul_gating_op_b                                                        |power_gating_generic_295                         |     64|
|825   |              \genblk1[1].i_simd_mul_gating_op_c                                                        |power_gating_generic_296                         |     64|
|826   |              \genblk1[2].i_simd_mul_gating_op_a                                                        |power_gating_generic_297                         |     64|
|827   |              \genblk1[2].i_simd_mul_gating_op_b                                                        |power_gating_generic_298                         |     64|
|828   |              \genblk1[2].i_simd_mul_gating_op_c                                                        |power_gating_generic_299                         |     64|
|829   |              \genblk1[3].i_simd_mul_gating_op_a                                                        |power_gating_generic_300                         |     64|
|830   |              \genblk1[3].i_simd_mul_gating_op_b                                                        |power_gating_generic_301                         |     64|
|831   |              \genblk1[3].i_simd_mul_gating_op_c                                                        |power_gating_generic_302                         |     64|
|832   |              i_mask_operand_register                                                                   |stream_register__parameterized1_303              |    150|
|833   |              i_mfpu_reduction_spill_register                                                           |spill_register__parameterized24_304              |   1515|
|834   |                spill_register_flushable_i                                                              |spill_register_flushable__parameterized24_311    |   1515|
|835   |              i_simd_div                                                                                |simd_div_305                                     |   1865|
|836   |                i_serdiv                                                                                |serdiv__parameterized0_310                       |   1441|
|837   |              i_simd_mul_ew16                                                                           |simd_mul__parameterized1_306                     |    586|
|838   |              i_simd_mul_ew32                                                                           |simd_mul__parameterized0_307                     |    695|
|839   |              i_simd_mul_ew64                                                                           |simd_mul_308                                     |   1602|
|840   |              i_simd_mul_ew8                                                                            |simd_mul__parameterized2                         |   1429|
|841   |              i_simd_mul_manual_clk_gate                                                                |tc_clk_gating_309                                |      2|
|842   |          i_vrf                                                                                         |vector_regfile_252                               |   3839|
|843   |            \gen_banks[0].data_sram                                                                     |tc_sram__parameterized0_253                      |     70|
|844   |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_286             |     62|
|845   |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__23              |     62|
|846   |            \gen_banks[0].i_vrf_ckg                                                                     |tc_clk_gating_254                                |      2|
|847   |            \gen_banks[1].data_sram                                                                     |tc_sram__parameterized0_255                      |     70|
|848   |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_285             |     62|
|849   |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__22              |     62|
|850   |            \gen_banks[1].i_vrf_ckg                                                                     |tc_clk_gating_256                                |      2|
|851   |            \gen_banks[2].data_sram                                                                     |tc_sram__parameterized0_257                      |     70|
|852   |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_284             |     62|
|853   |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__21              |     62|
|854   |            \gen_banks[2].i_vrf_ckg                                                                     |tc_clk_gating_258                                |      2|
|855   |            \gen_banks[3].data_sram                                                                     |tc_sram__parameterized0_259                      |     70|
|856   |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_283             |     62|
|857   |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__20              |     62|
|858   |            \gen_banks[3].i_vrf_ckg                                                                     |tc_clk_gating_260                                |      2|
|859   |            \gen_banks[4].data_sram                                                                     |tc_sram__parameterized0_261                      |     70|
|860   |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_282             |     62|
|861   |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__19              |     62|
|862   |            \gen_banks[4].i_vrf_ckg                                                                     |tc_clk_gating_262                                |      2|
|863   |            \gen_banks[5].data_sram                                                                     |tc_sram__parameterized0_263                      |     70|
|864   |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_281             |     62|
|865   |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__18              |     62|
|866   |            \gen_banks[5].i_vrf_ckg                                                                     |tc_clk_gating_264                                |      2|
|867   |            \gen_banks[6].data_sram                                                                     |tc_sram__parameterized0_265                      |     70|
|868   |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_280             |     62|
|869   |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__17              |     62|
|870   |            \gen_banks[6].i_vrf_ckg                                                                     |tc_clk_gating_266                                |      2|
|871   |            \gen_banks[7].data_sram                                                                     |tc_sram__parameterized0_267                      |     70|
|872   |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_279             |     62|
|873   |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__16              |     62|
|874   |            \gen_banks[7].i_vrf_ckg                                                                     |tc_clk_gating_268                                |      2|
|875   |            i_vrf_mux                                                                                   |stream_xbar_269                                  |   3152|
|876   |              \gen_outs[0].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_270                 |    352|
|877   |              \gen_outs[1].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_271                 |    352|
|878   |              \gen_outs[2].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_272                 |    352|
|879   |              \gen_outs[3].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_273                 |    352|
|880   |              \gen_outs[4].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_274                 |    352|
|881   |              \gen_outs[5].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_275                 |    348|
|882   |              \gen_outs[6].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_276                 |    348|
|883   |              \gen_outs[7].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_277                 |    348|
|884   |              \gen_outs[8].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_278                 |    348|
|885   |        \gen_lanes[3].i_lane                                                                            |lane_103                                         |  73756|
|886   |          i_lane_sequencer                                                                              |lane_sequencer                                   |   2448|
|887   |            i_pe_req_register                                                                           |fall_through_register__parameterized3            |   1159|
|888   |              i_fifo                                                                                    |fifo_v3__parameterized29                         |   1159|
|889   |          i_mask_ready_spill_register                                                                   |spill_register__parameterized22                  |     54|
|890   |            spill_register_flushable_i                                                                  |spill_register_flushable__parameterized22        |     54|
|891   |          i_operand_queues                                                                              |operand_queues_stage                             |   8237|
|892   |            i_operand_queue_alu_a                                                                       |operand_queue                                    |   1338|
|893   |              i_cmd_buffer                                                                              |fifo_v3__parameterized30_245                     |    786|
|894   |              i_input_buffer                                                                            |fifo_v3__parameterized31_246                     |    533|
|895   |            i_operand_queue_alu_b                                                                       |operand_queue__parameterized0                    |   1463|
|896   |              i_cmd_buffer                                                                              |fifo_v3__parameterized30_243                     |    828|
|897   |              i_input_buffer                                                                            |fifo_v3__parameterized31_244                     |    616|
|898   |            i_operand_queue_mask_b                                                                      |operand_queue__parameterized5                    |    772|
|899   |              i_cmd_buffer                                                                              |fifo_v3__parameterized34                         |    450|
|900   |              i_input_buffer                                                                            |fifo_v3__parameterized35_242                     |    255|
|901   |            i_operand_queue_mask_m                                                                      |operand_queue__parameterized6                    |    112|
|902   |              i_input_buffer                                                                            |fifo_v3__parameterized35                         |    108|
|903   |            i_operand_queue_mfpu_a                                                                      |operand_queue__parameterized1                    |    999|
|904   |              i_cmd_buffer                                                                              |fifo_v3__parameterized30_240                     |    385|
|905   |              i_input_buffer                                                                            |fifo_v3__parameterized31_241                     |    599|
|906   |            i_operand_queue_mfpu_b                                                                      |operand_queue__parameterized2                    |   1295|
|907   |              i_cmd_buffer                                                                              |fifo_v3__parameterized30_238                     |    595|
|908   |              i_input_buffer                                                                            |fifo_v3__parameterized31_239                     |    562|
|909   |            i_operand_queue_mfpu_c                                                                      |operand_queue__parameterized2_235                |   1296|
|910   |              i_cmd_buffer                                                                              |fifo_v3__parameterized30_237                     |    595|
|911   |              i_input_buffer                                                                            |fifo_v3__parameterized31                         |    563|
|912   |            i_operand_queue_slide_addrgen_a                                                             |operand_queue__parameterized4                    |    477|
|913   |              i_cmd_buffer                                                                              |fifo_v3__parameterized30                         |    194|
|914   |              i_input_buffer                                                                            |fifo_v3__parameterized33_236                     |    265|
|915   |            i_operand_queue_st_mask_a                                                                   |operand_queue__parameterized3                    |    485|
|916   |              i_cmd_buffer                                                                              |fifo_v3__parameterized32                         |    210|
|917   |              i_input_buffer                                                                            |fifo_v3__parameterized33                         |    263|
|918   |          i_operand_requester                                                                           |operand_requester                                |   4086|
|919   |            \gen_vrf_arbiters[0].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19                     |    109|
|920   |            \gen_vrf_arbiters[0].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_218                 |    106|
|921   |            \gen_vrf_arbiters[1].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_219                 |    105|
|922   |            \gen_vrf_arbiters[1].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_220                 |    106|
|923   |            \gen_vrf_arbiters[2].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_221                 |    174|
|924   |            \gen_vrf_arbiters[2].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_222                 |    106|
|925   |            \gen_vrf_arbiters[3].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_223                 |    113|
|926   |            \gen_vrf_arbiters[3].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_224                 |    130|
|927   |            \gen_vrf_arbiters[4].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_225                 |    104|
|928   |            \gen_vrf_arbiters[4].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_226                 |    104|
|929   |            \gen_vrf_arbiters[5].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_227                 |    105|
|930   |            \gen_vrf_arbiters[5].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_228                 |    104|
|931   |            \gen_vrf_arbiters[6].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_229                 |    103|
|932   |            \gen_vrf_arbiters[6].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_230                 |    104|
|933   |            \gen_vrf_arbiters[7].i_hp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_231                 |    305|
|934   |            \gen_vrf_arbiters[7].i_lp_vrf_arbiter                                                       |rr_arb_tree__parameterized19_232                 |    112|
|935   |            i_ldu_stream_register                                                                       |stream_register__parameterized0                  |    307|
|936   |            i_masku_stream_register                                                                     |stream_register__parameterized0_233              |     99|
|937   |            i_sldu_stream_register                                                                      |stream_register__parameterized0_234              |    128|
|938   |          i_vfus                                                                                        |vector_fus_stage                                 |  55091|
|939   |            i_valu                                                                                      |valu                                             |  11361|
|940   |              i_alu_reduction_spill_register                                                            |spill_register__parameterized24_215              |   7773|
|941   |                spill_register_flushable_i                                                              |spill_register_flushable__parameterized24_217    |   7773|
|942   |              i_mask_operand_register                                                                   |stream_register__parameterized1_216              |     67|
|943   |            i_vmfpu                                                                                     |vmfpu                                            |  43730|
|944   |              \fpu_gen.i_fpnew_bulk                                                                     |fpnew_top__parameterized0                        |  33041|
|945   |                \gen_operation_groups[0].i_opgroup_block                                                |fpnew_opgroup_block__parameterized4              |  10819|
|946   |                  \gen_parallel_slices[0].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized7          |   3471|
|947   |                    \gen_num_lanes[0].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized3                        |   1785|
|948   |                    \gen_num_lanes[1].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized3_214                    |   1684|
|949   |                  \gen_parallel_slices[1].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized8          |   4020|
|950   |                    \gen_num_lanes[0].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized4                        |   4016|
|951   |                  \gen_parallel_slices[2].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized9          |   3257|
|952   |                    \gen_num_lanes[0].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized5                        |    838|
|953   |                    \gen_num_lanes[1].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized5_211                    |    809|
|954   |                    \gen_num_lanes[2].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized5_212                    |    805|
|955   |                    \gen_num_lanes[3].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized5_213                    |    805|
|956   |                  i_arbiter                                                                             |rr_arb_tree__parameterized22_210                 |     71|
|957   |                \gen_operation_groups[1].i_opgroup_block                                                |fpnew_opgroup_block__parameterized5              |  12386|
|958   |                  \gen_merged_slice.i_multifmt_slice                                                    |fpnew_opgroup_multifmt_slice__parameterized1     |  12379|
|959   |                    \gen_num_lanes[0].active_lane.lane_instance.gen_pulp_divsqrt.i_fpnew_divsqrt_multi  |fpnew_divsqrt_multi__parameterized0              |   3474|
|960   |                      i_divsqrt_lei                                                                     |div_sqrt_top_mvp_205                             |   2892|
|961   |                        fpu_norm_U0                                                                     |norm_div_sqrt_mvp_206                            |      4|
|962   |                        nrbd_nrsc_U0                                                                    |nrbd_nrsc_mvp_207                                |   1775|
|963   |                          control_U0                                                                    |control_mvp_209                                  |   1775|
|964   |                        preprocess_U0                                                                   |preprocess_mvp_208                               |    865|
|965   |                    \gen_num_lanes[1].active_lane.lane_instance.gen_pulp_divsqrt.i_fpnew_divsqrt_multi  |fpnew_divsqrt_multi__parameterized1              |   3277|
|966   |                      i_divsqrt_lei                                                                     |div_sqrt_top_mvp_200                             |   2785|
|967   |                        fpu_norm_U0                                                                     |norm_div_sqrt_mvp_201                            |      4|
|968   |                        nrbd_nrsc_U0                                                                    |nrbd_nrsc_mvp_202                                |   1705|
|969   |                          control_U0                                                                    |control_mvp_204                                  |   1705|
|970   |                        preprocess_U0                                                                   |preprocess_mvp_203                               |    849|
|971   |                    \gen_num_lanes[2].active_lane.lane_instance.gen_pulp_divsqrt.i_fpnew_divsqrt_multi  |fpnew_divsqrt_multi__parameterized2              |   2812|
|972   |                      i_divsqrt_lei                                                                     |div_sqrt_top_mvp_195                             |   2691|
|973   |                        fpu_norm_U0                                                                     |norm_div_sqrt_mvp_196                            |      4|
|974   |                        nrbd_nrsc_U0                                                                    |nrbd_nrsc_mvp_197                                |   1633|
|975   |                          control_U0                                                                    |control_mvp_199                                  |   1633|
|976   |                        preprocess_U0                                                                   |preprocess_mvp_198                               |    824|
|977   |                    \gen_num_lanes[3].active_lane.lane_instance.gen_pulp_divsqrt.i_fpnew_divsqrt_multi  |fpnew_divsqrt_multi__parameterized2_189          |   2816|
|978   |                      i_divsqrt_lei                                                                     |div_sqrt_top_mvp_190                             |   2691|
|979   |                        fpu_norm_U0                                                                     |norm_div_sqrt_mvp_191                            |      4|
|980   |                        nrbd_nrsc_U0                                                                    |nrbd_nrsc_mvp_192                                |   1633|
|981   |                          control_U0                                                                    |control_mvp_194                                  |   1633|
|982   |                        preprocess_U0                                                                   |preprocess_mvp_193                               |    824|
|983   |                  i_arbiter                                                                             |rr_arb_tree__parameterized22_188                 |      6|
|984   |                \gen_operation_groups[2].i_opgroup_block                                                |fpnew_opgroup_block__parameterized6              |   4468|
|985   |                  \gen_parallel_slices[0].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized10         |    511|
|986   |                    \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized3                    |    273|
|987   |                    \gen_num_lanes[1].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized3_187                |    238|
|988   |                  \gen_parallel_slices[1].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized11         |   2706|
|989   |                    \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized4                    |   2706|
|990   |                  \gen_parallel_slices[2].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized12         |   1242|
|991   |                    \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized5                    |    379|
|992   |                    \gen_num_lanes[1].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized5_184                |    149|
|993   |                    \gen_num_lanes[2].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized5_185                |    154|
|994   |                    \gen_num_lanes[3].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized5_186                |    560|
|995   |                  i_arbiter                                                                             |rr_arb_tree__parameterized22_183                 |      9|
|996   |                \gen_operation_groups[3].i_opgroup_block                                                |fpnew_opgroup_block__parameterized7              |   5310|
|997   |                  \gen_merged_slice.i_multifmt_slice                                                    |fpnew_opgroup_multifmt_slice__parameterized2     |   5257|
|998   |                    \gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi                      |fpnew_cast_multi__parameterized0                 |   2146|
|999   |                    \gen_num_lanes[1].active_lane.lane_instance.i_fpnew_cast_multi                      |fpnew_cast_multi__parameterized0_181             |   2020|
|1000  |                    \gen_num_lanes[2].active_lane.lane_instance.i_fpnew_cast_multi                      |fpnew_cast_multi__parameterized1                 |    538|
|1001  |                    \gen_num_lanes[3].active_lane.lane_instance.i_fpnew_cast_multi                      |fpnew_cast_multi__parameterized1_182             |    553|
|1002  |                  i_arbiter                                                                             |rr_arb_tree__parameterized22                     |     53|
|1003  |                i_arbiter                                                                               |rr_arb_tree__parameterized23                     |     58|
|1004  |              \genblk1[0].i_simd_mul_gating_op_a                                                        |power_gating_generic                             |     64|
|1005  |              \genblk1[0].i_simd_mul_gating_op_b                                                        |power_gating_generic_167                         |     64|
|1006  |              \genblk1[0].i_simd_mul_gating_op_c                                                        |power_gating_generic_168                         |     56|
|1007  |              \genblk1[1].i_simd_mul_gating_op_a                                                        |power_gating_generic_169                         |     64|
|1008  |              \genblk1[1].i_simd_mul_gating_op_b                                                        |power_gating_generic_170                         |     64|
|1009  |              \genblk1[1].i_simd_mul_gating_op_c                                                        |power_gating_generic_171                         |     64|
|1010  |              \genblk1[2].i_simd_mul_gating_op_a                                                        |power_gating_generic_172                         |     64|
|1011  |              \genblk1[2].i_simd_mul_gating_op_b                                                        |power_gating_generic_173                         |     64|
|1012  |              \genblk1[2].i_simd_mul_gating_op_c                                                        |power_gating_generic_174                         |     64|
|1013  |              \genblk1[3].i_simd_mul_gating_op_a                                                        |power_gating_generic_175                         |     64|
|1014  |              \genblk1[3].i_simd_mul_gating_op_b                                                        |power_gating_generic_176                         |     64|
|1015  |              \genblk1[3].i_simd_mul_gating_op_c                                                        |power_gating_generic_177                         |     64|
|1016  |              i_mask_operand_register                                                                   |stream_register__parameterized1                  |    194|
|1017  |              i_mfpu_reduction_spill_register                                                           |spill_register__parameterized24_178              |   1372|
|1018  |                spill_register_flushable_i                                                              |spill_register_flushable__parameterized24_180    |   1372|
|1019  |              i_simd_div                                                                                |simd_div                                         |   2015|
|1020  |                i_serdiv                                                                                |serdiv__parameterized0                           |   1545|
|1021  |              i_simd_mul_ew16                                                                           |simd_mul__parameterized1                         |    548|
|1022  |              i_simd_mul_ew32                                                                           |simd_mul__parameterized0                         |    902|
|1023  |              i_simd_mul_ew64                                                                           |simd_mul                                         |   1344|
|1024  |              i_simd_mul_manual_clk_gate                                                                |tc_clk_gating_179                                |      2|
|1025  |          i_vrf                                                                                         |vector_regfile                                   |   3840|
|1026  |            \gen_banks[0].data_sram                                                                     |tc_sram__parameterized0                          |     70|
|1027  |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_166             |     62|
|1028  |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__31              |     62|
|1029  |            \gen_banks[0].i_vrf_ckg                                                                     |tc_clk_gating                                    |      2|
|1030  |            \gen_banks[1].data_sram                                                                     |tc_sram__parameterized0_138                      |     70|
|1031  |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_165             |     62|
|1032  |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__30              |     62|
|1033  |            \gen_banks[1].i_vrf_ckg                                                                     |tc_clk_gating_139                                |      2|
|1034  |            \gen_banks[2].data_sram                                                                     |tc_sram__parameterized0_140                      |     70|
|1035  |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_164             |     62|
|1036  |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__29              |     62|
|1037  |            \gen_banks[2].i_vrf_ckg                                                                     |tc_clk_gating_141                                |      2|
|1038  |            \gen_banks[3].data_sram                                                                     |tc_sram__parameterized0_142                      |     70|
|1039  |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_163             |     62|
|1040  |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__28              |     62|
|1041  |            \gen_banks[3].i_vrf_ckg                                                                     |tc_clk_gating_143                                |      2|
|1042  |            \gen_banks[4].data_sram                                                                     |tc_sram__parameterized0_144                      |     70|
|1043  |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_162             |     62|
|1044  |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__27              |     62|
|1045  |            \gen_banks[4].i_vrf_ckg                                                                     |tc_clk_gating_145                                |      2|
|1046  |            \gen_banks[5].data_sram                                                                     |tc_sram__parameterized0_146                      |     70|
|1047  |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_161             |     62|
|1048  |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__26              |     62|
|1049  |            \gen_banks[5].i_vrf_ckg                                                                     |tc_clk_gating_147                                |      2|
|1050  |            \gen_banks[6].data_sram                                                                     |tc_sram__parameterized0_148                      |     70|
|1051  |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0_160             |     62|
|1052  |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__25              |     62|
|1053  |            \gen_banks[6].i_vrf_ckg                                                                     |tc_clk_gating_149                                |      2|
|1054  |            \gen_banks[7].data_sram                                                                     |tc_sram__parameterized0_150                      |     70|
|1055  |              \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram__parameterized0                 |     62|
|1056  |                xpm_memory_base_inst                                                                    |xpm_memory_base__parameterized0__24              |     62|
|1057  |            \gen_banks[7].i_vrf_ckg                                                                     |tc_clk_gating_151                                |      3|
|1058  |            i_vrf_mux                                                                                   |stream_xbar                                      |   3152|
|1059  |              \gen_outs[0].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21                     |    352|
|1060  |              \gen_outs[1].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_152                 |    352|
|1061  |              \gen_outs[2].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_153                 |    352|
|1062  |              \gen_outs[3].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_154                 |    352|
|1063  |              \gen_outs[4].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_155                 |    352|
|1064  |              \gen_outs[5].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_156                 |    348|
|1065  |              \gen_outs[6].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_157                 |    348|
|1066  |              \gen_outs[7].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_158                 |    348|
|1067  |              \gen_outs[8].i_rr_arb_tree                                                                |rr_arb_tree__parameterized21_159                 |    348|
|1068  |        i_dispatcher                                                                                    |ara_dispatcher                                   |   3239|
|1069  |        i_masku                                                                                         |masku                                            |  38850|
|1070  |          i_clz                                                                                         |lzc__parameterized23                             |    279|
|1071  |        i_sequencer                                                                                     |ara_sequencer                                    |   2577|
|1072  |          \gen_seq_fu_cnt[0].i_insn_queue_cnt                                                           |counter__parameterized6                          |      7|
|1073  |            i_counter                                                                                   |delta_counter__parameterized3_137                |      7|
|1074  |          \gen_seq_fu_cnt[1].i_insn_queue_cnt                                                           |counter__parameterized6_127                      |      8|
|1075  |            i_counter                                                                                   |delta_counter__parameterized3_136                |      8|
|1076  |          \gen_seq_fu_cnt[2].i_insn_queue_cnt                                                           |counter__parameterized6_128                      |      7|
|1077  |            i_counter                                                                                   |delta_counter__parameterized3_135                |      7|
|1078  |          \gen_seq_fu_cnt[3].i_insn_queue_cnt                                                           |counter__parameterized6_129                      |      5|
|1079  |            i_counter                                                                                   |delta_counter__parameterized3_134                |      5|
|1080  |          \gen_seq_fu_cnt[4].i_insn_queue_cnt                                                           |counter__parameterized6_130                      |      7|
|1081  |            i_counter                                                                                   |delta_counter__parameterized3_133                |      7|
|1082  |          \gen_seq_fu_cnt[5].i_insn_queue_cnt                                                           |counter__parameterized6_131                      |    160|
|1083  |            i_counter                                                                                   |delta_counter__parameterized3_132                |    160|
|1084  |        i_sldu                                                                                          |sldu                                             |  13092|
|1085  |          \genblk1[0].i_sldu_spill_register                                                             |spill_register__parameterized24_116              |   1697|
|1086  |            spill_register_flushable_i                                                                  |spill_register_flushable__parameterized24_126    |   1697|
|1087  |          \genblk1[1].i_sldu_spill_register                                                             |spill_register__parameterized24_117              |   1922|
|1088  |            spill_register_flushable_i                                                                  |spill_register_flushable__parameterized24_125    |   1922|
|1089  |          \genblk1[2].i_sldu_spill_register                                                             |spill_register__parameterized24_118              |   1692|
|1090  |            spill_register_flushable_i                                                                  |spill_register_flushable__parameterized24_124    |   1692|
|1091  |          \genblk1[3].i_sldu_spill_register                                                             |spill_register__parameterized24_119              |   2118|
|1092  |            spill_register_flushable_i                                                                  |spill_register_flushable__parameterized24_123    |   2118|
|1093  |          \genblk2[0].i_mask_operand_register                                                           |stream_register__parameterized2                  |    267|
|1094  |          \genblk2[1].i_mask_operand_register                                                           |stream_register__parameterized2_120              |    271|
|1095  |          \genblk2[2].i_mask_operand_register                                                           |stream_register__parameterized2_121              |    104|
|1096  |          \genblk2[3].i_mask_operand_register                                                           |stream_register__parameterized2_122              |    260|
|1097  |          i_p2_stride_gen                                                                               |p2_stride_gen                                    |   1943|
|1098  |        i_vlsu                                                                                          |vlsu                                             |  28997|
|1099  |          i_addrgen                                                                                     |addrgen                                          |   5476|
|1100  |            i_addrgen_idx_op_spill_reg                                                                  |spill_register__parameterized24                  |    596|
|1101  |              spill_register_flushable_i                                                                |spill_register_flushable__parameterized24        |    596|
|1102  |            i_addrgen_req_queue                                                                         |fifo_v3__parameterized36                         |    864|
|1103  |          i_axi_cut                                                                                     |axi_cut                                          |   1418|
|1104  |            i_reg_ar                                                                                    |spill_register__parameterized19_110              |    213|
|1105  |              spill_register_flushable_i                                                                |spill_register_flushable__parameterized19_115    |    213|
|1106  |            i_reg_aw                                                                                    |spill_register__parameterized18_111              |    326|
|1107  |              spill_register_flushable_i                                                                |spill_register_flushable__parameterized18_114    |    326|
|1108  |            i_reg_b                                                                                     |spill_register__parameterized25                  |      1|
|1109  |              spill_register_flushable_i                                                                |spill_register_flushable__parameterized25        |      1|
|1110  |            i_reg_r                                                                                     |spill_register__parameterized26                  |    390|
|1111  |              spill_register_flushable_i                                                                |spill_register_flushable__parameterized26        |    390|
|1112  |            i_reg_w                                                                                     |spill_register__parameterized6_112               |    488|
|1113  |              spill_register_flushable_i                                                                |spill_register_flushable__parameterized6_113     |    488|
|1114  |          i_vldu                                                                                        |vldu                                             |  17980|
|1115  |          i_vstu                                                                                        |vstu                                             |   4123|
|1116  |            \gen_regs[0].i_register                                                                     |fall_through_register__parameterized4            |    136|
|1117  |              i_fifo                                                                                    |fifo_v3__parameterized37_109                     |    136|
|1118  |            \gen_regs[1].i_register                                                                     |fall_through_register__parameterized4_104        |    524|
|1119  |              i_fifo                                                                                    |fifo_v3__parameterized37_108                     |    524|
|1120  |            \gen_regs[2].i_register                                                                     |fall_through_register__parameterized4_105        |   1355|
|1121  |              i_fifo                                                                                    |fifo_v3__parameterized37_107                     |   1355|
|1122  |            \gen_regs[3].i_register                                                                     |fall_through_register__parameterized4_106        |    711|
|1123  |              i_fifo                                                                                    |fifo_v3__parameterized37                         |    711|
|1124  |      i_ariane                                                                                          |cva6                                             |  79323|
|1125  |        controller_i                                                                                    |controller                                       |    240|
|1126  |          i_drain_cnt                                                                                   |counter__parameterized4                          |     10|
|1127  |            i_counter                                                                                   |delta_counter__parameterized4                    |     10|
|1128  |          i_pad_cnt                                                                                     |counter__parameterized5                          |    114|
|1129  |            i_counter                                                                                   |delta_counter__parameterized5                    |    114|
|1130  |        csr_regfile_i                                                                                   |csr_regfile                                      |   2155|
|1131  |        ex_stage_i                                                                                      |ex_stage                                         |  28630|
|1132  |          csr_buffer_i                                                                                  |csr_buffer                                       |   1517|
|1133  |          \fpu_gen.fpu_i                                                                                |fpu_wrap                                         |  13467|
|1134  |            \fpu_gen.i_fpnew_bulk                                                                       |fpnew_top                                        |  13211|
|1135  |              \gen_operation_groups[0].i_opgroup_block                                                  |fpnew_opgroup_block                              |   6661|
|1136  |                \gen_parallel_slices[0].active_format.i_fmt_slice                                       |fpnew_opgroup_fmt_slice                          |   1537|
|1137  |                  \gen_num_lanes[0].active_lane.lane_instance.i_fma                                     |fpnew_fma                                        |   1537|
|1138  |                \gen_parallel_slices[1].active_format.i_fmt_slice                                       |fpnew_opgroup_fmt_slice__parameterized0          |   3376|
|1139  |                  \gen_num_lanes[0].active_lane.lane_instance.i_fma                                     |fpnew_fma__parameterized0                        |   3376|
|1140  |                \gen_parallel_slices[2].active_format.i_fmt_slice                                       |fpnew_opgroup_fmt_slice__parameterized1          |    731|
|1141  |                  \gen_num_lanes[0].active_lane.lane_instance.i_fma                                     |fpnew_fma__parameterized1                        |    731|
|1142  |                \gen_parallel_slices[5].active_format.i_fmt_slice                                       |fpnew_opgroup_fmt_slice__parameterized2          |   1002|
|1143  |                  \gen_num_lanes[0].active_lane.lane_instance.i_fma                                     |fpnew_fma__parameterized2                        |   1002|
|1144  |                i_arbiter                                                                               |rr_arb_tree__parameterized14_100                 |     15|
|1145  |              \gen_operation_groups[1].i_opgroup_block                                                  |fpnew_opgroup_block__parameterized0              |   3164|
|1146  |                \gen_merged_slice.i_multifmt_slice                                                      |fpnew_opgroup_multifmt_slice                     |   3159|
|1147  |                  \gen_num_lanes[0].active_lane.lane_instance.gen_pulp_divsqrt.i_fpnew_divsqrt_multi    |fpnew_divsqrt_multi                              |   3159|
|1148  |                    i_divsqrt_lei                                                                       |div_sqrt_top_mvp                                 |   2860|
|1149  |                      fpu_norm_U0                                                                       |norm_div_sqrt_mvp                                |      4|
|1150  |                      nrbd_nrsc_U0                                                                      |nrbd_nrsc_mvp                                    |   1723|
|1151  |                        control_U0                                                                      |control_mvp                                      |   1723|
|1152  |                      preprocess_U0                                                                     |preprocess_mvp                                   |    889|
|1153  |                i_arbiter                                                                               |rr_arb_tree__parameterized14_99                  |      5|
|1154  |              \gen_operation_groups[2].i_opgroup_block                                                  |fpnew_opgroup_block__parameterized1              |   1158|
|1155  |                \gen_parallel_slices[0].active_format.i_fmt_slice                                       |fpnew_opgroup_fmt_slice__parameterized3          |    294|
|1156  |                  \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                                 |fpnew_noncomp                                    |    294|
|1157  |                \gen_parallel_slices[1].active_format.i_fmt_slice                                       |fpnew_opgroup_fmt_slice__parameterized4          |    494|
|1158  |                  \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                                 |fpnew_noncomp__parameterized0                    |    494|
|1159  |                \gen_parallel_slices[2].active_format.i_fmt_slice                                       |fpnew_opgroup_fmt_slice__parameterized5          |    179|
|1160  |                  \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                                 |fpnew_noncomp__parameterized1                    |    179|
|1161  |                \gen_parallel_slices[5].active_format.i_fmt_slice                                       |fpnew_opgroup_fmt_slice__parameterized6          |    163|
|1162  |                  \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                                 |fpnew_noncomp__parameterized2                    |    163|
|1163  |                i_arbiter                                                                               |rr_arb_tree__parameterized14                     |     28|
|1164  |              \gen_operation_groups[3].i_opgroup_block                                                  |fpnew_opgroup_block__parameterized2              |   2216|
|1165  |                \gen_merged_slice.i_multifmt_slice                                                      |fpnew_opgroup_multifmt_slice__parameterized0     |   2216|
|1166  |                  \gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi                        |fpnew_cast_multi                                 |   2213|
|1167  |              i_arbiter                                                                                 |rr_arb_tree__parameterized15                     |     12|
|1168  |          i_mult                                                                                        |mult                                             |   1189|
|1169  |            i_div                                                                                       |serdiv                                           |    679|
|1170  |            i_multiplier                                                                                |multiplier                                       |    509|
|1171  |          lsu_i                                                                                         |load_store_unit                                  |  12376|
|1172  |            \gen_mmu_sv39.i_cva6_mmu                                                                    |mmu                                              |   7189|
|1173  |              i_dtlb                                                                                    |tlb                                              |   2868|
|1174  |              i_itlb                                                                                    |tlb_98                                           |   2996|
|1175  |              i_ptw                                                                                     |ptw                                              |    979|
|1176  |            i_load_unit                                                                                 |load_unit                                        |    179|
|1177  |            i_pipe_reg_load                                                                             |shift_reg                                        |   1309|
|1178  |              i_shift_reg_gated                                                                         |shift_reg_gated                                  |   1309|
|1179  |            i_store_unit                                                                                |store_unit                                       |   2369|
|1180  |              i_amo_buffer                                                                              |amo_buffer                                       |    205|
|1181  |                i_amo_fifo                                                                              |fifo_v3__parameterized24                         |    205|
|1182  |              store_buffer_i                                                                            |store_buffer                                     |   1815|
|1183  |            lsu_bypass_i                                                                                |lsu_bypass                                       |   1325|
|1184  |        \gen_accelerator.i_acc_dispatcher                                                               |acc_dispatcher                                   |   2738|
|1185  |          i_acc_disp_stores                                                                             |counter__parameterized3_92                       |      5|
|1186  |            i_counter                                                                                   |delta_counter__parameterized3_96                 |      5|
|1187  |          i_acc_disp_loads                                                                              |counter__parameterized3                          |      6|
|1188  |            i_counter                                                                                   |delta_counter__parameterized3_97                 |      6|
|1189  |          i_acc_insn_queue                                                                              |fifo_v3__parameterized20                         |   2521|
|1190  |          i_acc_spec_loads                                                                              |counter__parameterized3_93                       |      5|
|1191  |            i_counter                                                                                   |delta_counter__parameterized3_95                 |      5|
|1192  |          i_acc_spec_stores                                                                             |counter__parameterized3_94                       |      6|
|1193  |            i_counter                                                                                   |delta_counter__parameterized3                    |      6|
|1194  |          i_accelerator_req_register                                                                    |fall_through_register__parameterized2            |    176|
|1195  |            i_fifo                                                                                      |fifo_v3__parameterized21                         |    176|
|1196  |        \gen_cache_wt.i_cache_subsystem                                                                 |wt_cache_subsystem                               |  10497|
|1197  |          i_adapter                                                                                     |wt_axi_adapter                                   |   2772|
|1198  |            i_axi_shim                                                                                  |axi_shim                                         |     12|
|1199  |            i_b_fifo                                                                                    |fifo_v3__parameterized19                         |     42|
|1200  |            i_dcache_data_fifo                                                                          |fifo_v3__parameterized17                         |    575|
|1201  |            i_icache_data_fifo                                                                          |fifo_v3__parameterized16                         |    218|
|1202  |            i_rd_dcache_id                                                                              |fifo_v3__parameterized18                         |     35|
|1203  |            i_rd_icache_id                                                                              |fifo_v3__parameterized18_90                      |      9|
|1204  |            i_rr_arb_tree                                                                               |rr_arb_tree__parameterized11                     |     39|
|1205  |            i_wr_dcache_id                                                                              |fifo_v3__parameterized18_91                      |     35|
|1206  |          i_cva6_icache                                                                                 |cva6_icache                                      |    565|
|1207  |            \gen_sram[0].data_sram                                                                      |sram__parameterized0                             |     36|
|1208  |              \gen_cut[0].i_tc_sram_wrapper                                                             |tc_sram_wrapper_86                               |      1|
|1209  |                i_ram                                                                                   |SyncSpRamBeNx64_89                               |      1|
|1210  |              \gen_cut[1].i_tc_sram_wrapper                                                             |tc_sram_wrapper_87                               |     35|
|1211  |                i_ram                                                                                   |SyncSpRamBeNx64_88                               |     35|
|1212  |            \gen_sram[0].tag_sram                                                                       |sram                                             |    107|
|1213  |              \gen_cut[0].i_tc_sram_wrapper                                                             |tc_sram_wrapper_84                               |    107|
|1214  |                i_ram                                                                                   |SyncSpRamBeNx64_85                               |    107|
|1215  |            \gen_sram[1].data_sram                                                                      |sram__parameterized0_59                          |     36|
|1216  |              \gen_cut[0].i_tc_sram_wrapper                                                             |tc_sram_wrapper_80                               |      1|
|1217  |                i_ram                                                                                   |SyncSpRamBeNx64_83                               |      1|
|1218  |              \gen_cut[1].i_tc_sram_wrapper                                                             |tc_sram_wrapper_81                               |     35|
|1219  |                i_ram                                                                                   |SyncSpRamBeNx64_82                               |     35|
|1220  |            \gen_sram[1].tag_sram                                                                       |sram_60                                          |     22|
|1221  |              \gen_cut[0].i_tc_sram_wrapper                                                             |tc_sram_wrapper_78                               |     22|
|1222  |                i_ram                                                                                   |SyncSpRamBeNx64_79                               |     22|
|1223  |            \gen_sram[2].data_sram                                                                      |sram__parameterized0_61                          |     36|
|1224  |              \gen_cut[0].i_tc_sram_wrapper                                                             |tc_sram_wrapper_74                               |      1|
|1225  |                i_ram                                                                                   |SyncSpRamBeNx64_77                               |      1|
|1226  |              \gen_cut[1].i_tc_sram_wrapper                                                             |tc_sram_wrapper_75                               |     35|
|1227  |                i_ram                                                                                   |SyncSpRamBeNx64_76                               |     35|
|1228  |            \gen_sram[2].tag_sram                                                                       |sram_62                                          |     30|
|1229  |              \gen_cut[0].i_tc_sram_wrapper                                                             |tc_sram_wrapper_72                               |     30|
|1230  |                i_ram                                                                                   |SyncSpRamBeNx64_73                               |     30|
|1231  |            \gen_sram[3].data_sram                                                                      |sram__parameterized0_63                          |     48|
|1232  |              \gen_cut[0].i_tc_sram_wrapper                                                             |tc_sram_wrapper_68                               |      1|
|1233  |                i_ram                                                                                   |SyncSpRamBeNx64_71                               |      1|
|1234  |              \gen_cut[1].i_tc_sram_wrapper                                                             |tc_sram_wrapper_69                               |     47|
|1235  |                i_ram                                                                                   |SyncSpRamBeNx64_70                               |     47|
|1236  |            \gen_sram[3].tag_sram                                                                       |sram_64                                          |     55|
|1237  |              \gen_cut[0].i_tc_sram_wrapper                                                             |tc_sram_wrapper_66                               |     55|
|1238  |                i_ram                                                                                   |SyncSpRamBeNx64_67                               |     55|
|1239  |            i_lfsr                                                                                      |lfsr_65                                          |     17|
|1240  |          i_wt_dcache                                                                                   |wt_dcache                                        |   7160|
|1241  |            \gen_rd_ports[0].i_wt_dcache_ctrl                                                           |wt_dcache_ctrl                                   |    205|
|1242  |            \gen_rd_ports[1].i_wt_dcache_ctrl                                                           |wt_dcache_ctrl_13                                |    210|
|1243  |            \gen_rd_ports[2].i_wt_dcache_ctrl                                                           |wt_dcache_ctrl_14                                |     26|
|1244  |            i_wt_dcache_mem                                                                             |wt_dcache_mem                                    |    843|
|1245  |              \gen_data_banks[0].i_data_sram                                                            |sram__parameterized1                             |      4|
|1246  |                \gen_cut[0].i_tc_sram_wrapper                                                           |tc_sram_wrapper_51                               |      1|
|1247  |                  i_ram                                                                                 |SyncSpRamBeNx64_58                               |      1|
|1248  |                \gen_cut[1].i_tc_sram_wrapper                                                           |tc_sram_wrapper_52                               |      1|
|1249  |                  i_ram                                                                                 |SyncSpRamBeNx64_57                               |      1|
|1250  |                \gen_cut[2].i_tc_sram_wrapper                                                           |tc_sram_wrapper_53                               |      1|
|1251  |                  i_ram                                                                                 |SyncSpRamBeNx64_56                               |      1|
|1252  |                \gen_cut[3].i_tc_sram_wrapper                                                           |tc_sram_wrapper_54                               |      1|
|1253  |                  i_ram                                                                                 |SyncSpRamBeNx64_55                               |      1|
|1254  |              \gen_data_banks[1].i_data_sram                                                            |sram__parameterized1_15                          |    260|
|1255  |                \gen_cut[0].i_tc_sram_wrapper                                                           |tc_sram_wrapper_43                               |     65|
|1256  |                  i_ram                                                                                 |SyncSpRamBeNx64_50                               |     65|
|1257  |                \gen_cut[1].i_tc_sram_wrapper                                                           |tc_sram_wrapper_44                               |     65|
|1258  |                  i_ram                                                                                 |SyncSpRamBeNx64_49                               |     65|
|1259  |                \gen_cut[2].i_tc_sram_wrapper                                                           |tc_sram_wrapper_45                               |     65|
|1260  |                  i_ram                                                                                 |SyncSpRamBeNx64_48                               |     65|
|1261  |                \gen_cut[3].i_tc_sram_wrapper                                                           |tc_sram_wrapper_46                               |     65|
|1262  |                  i_ram                                                                                 |SyncSpRamBeNx64_47                               |     65|
|1263  |              \gen_data_banks[2].i_data_sram                                                            |sram__parameterized1_16                          |      4|
|1264  |                \gen_cut[0].i_tc_sram_wrapper                                                           |tc_sram_wrapper_35                               |      1|
|1265  |                  i_ram                                                                                 |SyncSpRamBeNx64_42                               |      1|
|1266  |                \gen_cut[1].i_tc_sram_wrapper                                                           |tc_sram_wrapper_36                               |      1|
|1267  |                  i_ram                                                                                 |SyncSpRamBeNx64_41                               |      1|
|1268  |                \gen_cut[2].i_tc_sram_wrapper                                                           |tc_sram_wrapper_37                               |      1|
|1269  |                  i_ram                                                                                 |SyncSpRamBeNx64_40                               |      1|
|1270  |                \gen_cut[3].i_tc_sram_wrapper                                                           |tc_sram_wrapper_38                               |      1|
|1271  |                  i_ram                                                                                 |SyncSpRamBeNx64_39                               |      1|
|1272  |              \gen_data_banks[3].i_data_sram                                                            |sram__parameterized1_17                          |    388|
|1273  |                \gen_cut[0].i_tc_sram_wrapper                                                           |tc_sram_wrapper_27                               |     65|
|1274  |                  i_ram                                                                                 |SyncSpRamBeNx64_34                               |     65|
|1275  |                \gen_cut[1].i_tc_sram_wrapper                                                           |tc_sram_wrapper_28                               |    129|
|1276  |                  i_ram                                                                                 |SyncSpRamBeNx64_33                               |    129|
|1277  |                \gen_cut[2].i_tc_sram_wrapper                                                           |tc_sram_wrapper_29                               |     65|
|1278  |                  i_ram                                                                                 |SyncSpRamBeNx64_32                               |     65|
|1279  |                \gen_cut[3].i_tc_sram_wrapper                                                           |tc_sram_wrapper_30                               |    129|
|1280  |                  i_ram                                                                                 |SyncSpRamBeNx64_31                               |    129|
|1281  |              \gen_tag_srams[0].i_tag_sram                                                              |sram__parameterized2                             |     22|
|1282  |                \gen_cut[0].i_tc_sram_wrapper                                                           |tc_sram_wrapper_25                               |     22|
|1283  |                  i_ram                                                                                 |SyncSpRamBeNx64_26                               |     22|
|1284  |              \gen_tag_srams[1].i_tag_sram                                                              |sram__parameterized2_18                          |     23|
|1285  |                \gen_cut[0].i_tc_sram_wrapper                                                           |tc_sram_wrapper_23                               |     23|
|1286  |                  i_ram                                                                                 |SyncSpRamBeNx64_24                               |     23|
|1287  |              \gen_tag_srams[2].i_tag_sram                                                              |sram__parameterized2_19                          |     23|
|1288  |                \gen_cut[0].i_tc_sram_wrapper                                                           |tc_sram_wrapper_21                               |     23|
|1289  |                  i_ram                                                                                 |SyncSpRamBeNx64_22                               |     23|
|1290  |              \gen_tag_srams[3].i_tag_sram                                                              |sram__parameterized2_20                          |     21|
|1291  |                \gen_cut[0].i_tc_sram_wrapper                                                           |tc_sram_wrapper                                  |     21|
|1292  |                  i_ram                                                                                 |SyncSpRamBeNx64                                  |     21|
|1293  |              i_rr_arb_tree                                                                             |rr_arb_tree__parameterized10                     |     25|
|1294  |            i_wt_dcache_missunit                                                                        |wt_dcache_missunit                               |    796|
|1295  |              i_exp_backoff                                                                             |exp_backoff                                      |     88|
|1296  |              i_lfsr_inv                                                                                |lfsr                                             |    124|
|1297  |            i_wt_dcache_wbuffer                                                                         |wt_dcache_wbuffer                                |   5080|
|1298  |              i_clean_rr                                                                                |rr_arb_tree__parameterized9                      |    306|
|1299  |              i_dirty_rr                                                                                |rr_arb_tree__parameterized8                      |   1254|
|1300  |              i_rtrn_id_fifo                                                                            |fifo_v3__parameterized15                         |    576|
|1301  |              i_tx_id_rr                                                                                |rr_arb_tree__parameterized7                      |     30|
|1302  |        \gen_perf_counter.perf_counters_i                                                               |perf_counters                                    |    699|
|1303  |        i_frontend                                                                                      |frontend                                         |   7354|
|1304  |          \bht_gen.i_bht                                                                                |bht                                              |    561|
|1305  |          \btb_gen.i_btb                                                                                |btb                                              |   3067|
|1306  |          i_instr_queue                                                                                 |instr_queue                                      |   1968|
|1307  |            \gen_instr_fifo[0].i_fifo_instr_data                                                        |fifo_v3__parameterized22                         |    669|
|1308  |            \gen_instr_fifo[1].i_fifo_instr_data                                                        |fifo_v3__parameterized22_12                      |    879|
|1309  |            i_fifo_address                                                                              |fifo_v3__parameterized23                         |    349|
|1310  |          i_instr_realign                                                                               |instr_realign                                    |   1299|
|1311  |          \ras_gen.i_ras                                                                                |ras                                              |    196|
|1312  |        id_stage_i                                                                                      |id_stage                                         |   1083|
|1313  |          decoder_i                                                                                     |decoder                                          |    379|
|1314  |        issue_stage_i                                                                                   |issue_stage                                      |  25926|
|1315  |          i_issue_read_operands                                                                         |issue_read_operands                              |  13429|
|1316  |            \float_regfile_gen.gen_asic_fp_regfile.i_ariane_fp_regfile                                  |ariane_regfile__parameterized0                   |   4495|
|1317  |            \gen_asic_regfile.i_ariane_regfile                                                          |ariane_regfile                                   |   3509|
|1318  |          i_scoreboard                                                                                  |scoreboard                                       |  12497|
|1319  |      i_ariane_axi_dwc                                                                                  |axi_dw_converter__parameterized1                 |   4468|
|1320  |        \gen_dw_upsize.i_axi_dw_upsizer                                                                 |axi_dw_upsizer                                   |   4468|
|1321  |          i_axi_demux                                                                                   |axi_demux__parameterized4                        |   1084|
|1322  |            i_ar_sel_spill_reg                                                                          |spill_register__parameterized13                  |      4|
|1323  |              spill_register_flushable_i                                                                |spill_register_flushable__parameterized13_11     |      4|
|1324  |            i_ar_spill_reg                                                                              |spill_register__parameterized19                  |    249|
|1325  |              spill_register_flushable_i                                                                |spill_register_flushable__parameterized19        |    249|
|1326  |            i_aw_select_spill_reg                                                                       |spill_register__parameterized13_0                |      3|
|1327  |              spill_register_flushable_i                                                                |spill_register_flushable__parameterized13        |      3|
|1328  |            i_aw_spill_reg                                                                              |spill_register__parameterized18                  |    485|
|1329  |              spill_register_flushable_i                                                                |spill_register_flushable__parameterized18        |    485|
|1330  |            i_demux_simple                                                                              |axi_demux_simple__parameterized3                 |    343|
|1331  |              \gen_ar_id_counter.i_ar_id_counter                                                        |axi_demux_id_counters__parameterized1            |     25|
|1332  |                \gen_counters[0].i_in_flight_cnt                                                        |delta_counter__parameterized1_7                  |      5|
|1333  |                \gen_counters[1].i_in_flight_cnt                                                        |delta_counter__parameterized1_8                  |      6|
|1334  |                \gen_counters[2].i_in_flight_cnt                                                        |delta_counter__parameterized1_9                  |     10|
|1335  |                \gen_counters[3].i_in_flight_cnt                                                        |delta_counter__parameterized1_10                 |      4|
|1336  |              \gen_aw_id_counter.i_aw_id_counter                                                        |axi_demux_id_counters__parameterized1_1          |     18|
|1337  |                \gen_counters[0].i_in_flight_cnt                                                        |delta_counter__parameterized1_3                  |      5|
|1338  |                \gen_counters[1].i_in_flight_cnt                                                        |delta_counter__parameterized1_4                  |      4|
|1339  |                \gen_counters[2].i_in_flight_cnt                                                        |delta_counter__parameterized1_5                  |      5|
|1340  |                \gen_counters[3].i_in_flight_cnt                                                        |delta_counter__parameterized1_6                  |      4|
|1341  |              i_b_mux                                                                                   |rr_arb_tree__parameterized1                      |     19|
|1342  |              i_counter_open_w                                                                          |counter__parameterized1                          |     18|
|1343  |                i_counter                                                                               |delta_counter__parameterized1                    |     18|
|1344  |              i_r_mux                                                                                   |rr_arb_tree__parameterized1_2                    |    261|
|1345  |          i_axi_err_slv                                                                                 |axi_err_slv__parameterized4                      |     65|
|1346  |            i_atop_filter                                                                               |axi_atop_filter__parameterized3                  |     33|
|1347  |            i_b_fifo                                                                                    |fifo_v3__parameterized26                         |      4|
|1348  |            i_r_counter                                                                                 |counter__parameterized0                          |     19|
|1349  |              i_counter                                                                                 |delta_counter__parameterized0                    |     19|
|1350  |            i_r_fifo                                                                                    |fifo_v3__parameterized27                         |      8|
|1351  |          i_mst_ar_arb                                                                                  |rr_arb_tree__parameterized18                     |     88|
|1352  |          i_slv_ar_arb                                                                                  |rr_arb_tree__parameterized17                     |      3|
|1353  |          i_slv_r_arb                                                                                   |rr_arb_tree__parameterized16                     |     17|
|1354  |      i_axi_inval_filter                                                                                |axi_inval_filter                                 |    344|
|1355  |        i_aw_fifo                                                                                       |fifo_v3__parameterized28                         |    206|
|1356  |      i_system_mux                                                                                      |axi_mux__parameterized0                          |   2194|
|1357  |        \gen_mux.i_ar_arbiter                                                                           |rr_arb_tree__parameterized6                      |     10|
|1358  |        \gen_mux.i_ar_spill_reg                                                                         |spill_register__parameterized8                   |    536|
|1359  |          spill_register_flushable_i                                                                    |spill_register_flushable__parameterized8         |    536|
|1360  |        \gen_mux.i_aw_arbiter                                                                           |rr_arb_tree__parameterized24                     |     10|
|1361  |        \gen_mux.i_aw_spill_reg                                                                         |spill_register__parameterized5                   |    574|
|1362  |          spill_register_flushable_i                                                                    |spill_register_flushable__parameterized5         |    574|
|1363  |        \gen_mux.i_b_spill_reg                                                                          |spill_register__parameterized7                   |     30|
|1364  |          spill_register_flushable_i                                                                    |spill_register_flushable__parameterized7         |     30|
|1365  |        \gen_mux.i_r_spill_reg                                                                          |spill_register__parameterized9                   |    544|
|1366  |          spill_register_flushable_i                                                                    |spill_register_flushable__parameterized9         |    544|
|1367  |        \gen_mux.i_w_fifo                                                                               |fifo_v3__parameterized38                         |     48|
|1368  |        \gen_mux.i_w_spill_reg                                                                          |spill_register__parameterized6                   |    441|
|1369  |          spill_register_flushable_i                                                                    |spill_register_flushable__parameterized6         |    441|
+------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:16 ; elapsed = 00:11:30 . Memory (MB): peak = 4778.133 ; gain = 3173.055 ; free physical = 15081 ; free virtual = 21767
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 921 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:10:39 ; elapsed = 00:11:10 . Memory (MB): peak = 4778.133 ; gain = 1641.703 ; free physical = 19487 ; free virtual = 26173
Synthesis Optimization Complete : Time (s): cpu = 00:11:17 ; elapsed = 00:11:35 . Memory (MB): peak = 4778.133 ; gain = 3173.055 ; free physical = 19521 ; free virtual = 26164
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23095 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 36 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4802.145 ; gain = 0.000 ; free physical = 19041 ; free virtual = 25688
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  LD => LDCE (inverted pins: G): 36 instances

INFO: [Common 17-83] Releasing license: Synthesis
1429 Infos, 657 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:45 ; elapsed = 00:12:03 . Memory (MB): peak = 4802.145 ; gain = 3436.102 ; free physical = 19735 ; free virtual = 26383
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4802.145 ; gain = 0.000 ; free physical = 19735 ; free virtual = 26382
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/asus/Documents/ara-build-playground/ARA-SOC_viv/ARA-SOC_viv.runs/synth_1/xilinx_ara_soc.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 4826.156 ; gain = 24.012 ; free physical = 19637 ; free virtual = 26353
INFO: [runtcl-4] Executing : report_utilization -file xilinx_ara_soc_utilization_synth.rpt -pb xilinx_ara_soc_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4826.156 ; gain = 0.000 ; free physical = 19647 ; free virtual = 26364
INFO: [Common 17-206] Exiting Vivado at Mon Sep  9 13:04:52 2024...
