#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000428cd90 .scope module, "Nand" "Nand" 2 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Q"
o00000000042c0088 .functor BUFZ 1, C4<z>; HiZ drive
v0000000004284520_0 .net "A", 0 0, o00000000042c0088;  0 drivers
o00000000042c00b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000004285880_0 .net "B", 0 0, o00000000042c00b8;  0 drivers
v0000000004284660_0 .var/real "Capacitance", 0 0;
v0000000004284980_0 .var/i "Counter", 31 0;
v00000000042859c0_0 .var/real "Power", 0 0;
v0000000004284c00_0 .var "Q", 0 0;
v0000000004284700_0 .var/i "Voltage", 31 0;
E_000000000428da50 .event edge, v0000000004284700_0, v0000000004284660_0, v0000000004284980_0;
E_000000000428e0d0 .event edge, v0000000004284c00_0;
E_000000000428dd10 .event edge, v0000000004284520_0, v0000000004285880_0;
S_0000000004227090 .scope module, "Not" "Not" 3 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Q"
o00000000042c0268 .functor BUFZ 1, C4<z>; HiZ drive
v0000000004284de0_0 .net "A", 0 0, o00000000042c0268;  0 drivers
v0000000004285600_0 .var/real "Capacitance", 0 0;
v0000000004285ba0_0 .var/i "Counter", 31 0;
v0000000004285c40_0 .var/real "Power", 0 0;
v0000000004285920_0 .var "Q", 0 0;
v0000000004284b60_0 .var/i "Voltage", 31 0;
E_000000000428dd50 .event edge, v0000000004284b60_0, v0000000004285600_0, v0000000004285ba0_0;
E_000000000428e090 .event edge, v0000000004285920_0;
E_000000000428ddd0 .event edge, v0000000004284de0_0;
S_0000000004227210 .scope module, "VTB" "VTB" 4 1;
 .timescale -9 -12;
v00000000042facf0_0 .net "CLK", 0 0, v00000000042bcc70_0;  1 drivers
v00000000042fa2f0_0 .net "D", 3 0, v00000000042bc590_0;  1 drivers
v00000000042fabb0_0 .net "DIR", 0 0, v00000000042bc450_0;  1 drivers
v00000000042faed0_0 .net "ENB", 0 0, v00000000042bc9f0_0;  1 drivers
v00000000042fa7f0_0 .net "MODE", 1 0, v00000000042bca90_0;  1 drivers
v00000000042fa750_0 .net "QC", 3 0, v00000000042843e0_0;  1 drivers
v00000000042faa70_0 .net "QE", 3 0, L_00000000042fa6b0;  1 drivers
v00000000042fb6f0_0 .net "QR", 0 0, v00000000042bc6d0_0;  1 drivers
v00000000042fbf10_0 .net "SO", 0 0, v0000000004285060_0;  1 drivers
o00000000042c2c98 .functor BUFZ 1, C4<z>; HiZ drive
v00000000042fb970_0 .net "SOC", 0 0, o00000000042c2c98;  0 drivers
v00000000042fb0b0_0 .net "SOE", 0 0, v00000000042b8ed0_0;  1 drivers
v00000000042fb3d0_0 .net "SOR", 0 0, v00000000042fbbf0_0;  1 drivers
o00000000042c2d88 .functor BUFZ 1, C4<z>; HiZ drive
v00000000042fb790_0 .net "SR", 0 0, o00000000042c2d88;  0 drivers
v00000000042faf70_0 .net "S_IN", 0 0, v00000000042bc950_0;  1 drivers
S_0000000004224c70 .scope module, "RC" "Conductual" 4 14, 5 1 0, S_0000000004227210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /OUTPUT 1 "s_out"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "enb"
    .port_info 4 /INPUT 1 "dir"
    .port_info 5 /INPUT 1 "s_in"
    .port_info 6 /INPUT 2 "mode"
    .port_info 7 /INPUT 4 "d"
v00000000042856a0_0 .net "clk", 0 0, v00000000042bcc70_0;  alias, 1 drivers
v0000000004285a60_0 .net "d", 3 0, v00000000042bc590_0;  alias, 1 drivers
v0000000004285b00_0 .net "dir", 0 0, v00000000042bc450_0;  alias, 1 drivers
v0000000004284ca0_0 .net "enb", 0 0, v00000000042bc9f0_0;  alias, 1 drivers
v0000000004285240_0 .net "mode", 1 0, v00000000042bca90_0;  alias, 1 drivers
v00000000042843e0_0 .var "q", 3 0;
v0000000004284480_0 .net "s_in", 0 0, v00000000042bc950_0;  alias, 1 drivers
v0000000004285060_0 .var "s_out", 0 0;
E_000000000428da10 .event posedge, v00000000042856a0_0;
S_0000000004224df0 .scope module, "RE" "R4B" 4 15, 6 9 0, S_0000000004227210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "S_OUT"
    .port_info 1 /INPUT 1 "CLK"
    .port_info 2 /INPUT 1 "ENB"
    .port_info 3 /INPUT 1 "DIR"
    .port_info 4 /INPUT 1 "S_IN"
    .port_info 5 /INPUT 2 "MODE"
    .port_info 6 /INPUT 4 "D"
    .port_info 7 /OUTPUT 4 "Q"
v00000000042bcbd0_0 .net "CLK", 0 0, v00000000042bcc70_0;  alias, 1 drivers
v00000000042bd0d0_0 .net "D", 3 0, v00000000042bc590_0;  alias, 1 drivers
v00000000042bc1d0_0 .net "DIR", 0 0, v00000000042bc450_0;  alias, 1 drivers
v00000000042bcf90_0 .net "ENB", 0 0, v00000000042bc9f0_0;  alias, 1 drivers
v00000000042bdf30_0 .net "FD0", 0 0, v00000000042bb8e0_0;  1 drivers
v00000000042bc3b0_0 .net "FD1", 0 0, v00000000042ba300_0;  1 drivers
v00000000042bd8f0_0 .net "FD2", 0 0, v00000000042ba120_0;  1 drivers
v00000000042bdb70_0 .net "FD3", 0 0, v00000000042b9dd0_0;  1 drivers
v00000000042bdc10_0 .net "FDS", 0 0, v00000000042bdad0_0;  1 drivers
v00000000042bdcb0_0 .net "M0", 0 0, L_00000000042fa890;  1 drivers
v00000000042bdd50_0 .net "MODE", 1 0, v00000000042bca90_0;  alias, 1 drivers
v00000000042bc4f0_0 .net "Q", 3 0, L_00000000042fa6b0;  alias, 1 drivers
v00000000042bcdb0_0 .net "Q0", 0 0, L_00000000042fa250;  1 drivers
v00000000042bddf0_0 .net "S0", 0 0, v00000000042b8bb0_0;  1 drivers
v00000000042bde90_0 .net "S1", 0 0, v00000000042b8e30_0;  1 drivers
v00000000042bcd10_0 .net "S2", 0 0, v00000000042b96f0_0;  1 drivers
v00000000042bcb30_0 .net "S3", 0 0, v00000000042ba940_0;  1 drivers
v00000000042bd2b0_0 .net "S6", 0 0, v00000000042bbac0_0;  1 drivers
v00000000042bd350_0 .net "S7", 0 0, v00000000042bbb60_0;  1 drivers
v00000000042bd3f0_0 .net "S9", 0 0, v00000000042bb340_0;  1 drivers
v00000000042bc770_0 .net "SN", 0 0, v00000000042bd7b0_0;  1 drivers
v00000000042bc130_0 .net "S_IN", 0 0, v00000000042bc950_0;  alias, 1 drivers
v00000000042bd490_0 .net "S_OUT", 0 0, v00000000042b8ed0_0;  alias, 1 drivers
L_00000000042fc0d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000042bc270_0 .net/2s *"_s48", 31 0, L_00000000042fc0d8;  1 drivers
L_00000000042fa890 .part v00000000042bca90_0, 0, 1;
L_00000000042fa250 .part L_00000000042fa6b0, 0, 1;
L_00000000042fb010 .part v00000000042bca90_0, 0, 1;
L_00000000042fa390 .part L_00000000042fa6b0, 0, 1;
L_00000000042fb650 .part L_00000000042fa6b0, 2, 1;
L_00000000042fa430 .part v00000000042bca90_0, 1, 1;
L_00000000042fa930 .part v00000000042bc590_0, 3, 1;
L_00000000042fa570 .part L_00000000042fa6b0, 1, 1;
L_00000000042fbfb0 .part L_00000000042fa6b0, 3, 1;
L_00000000042fba10 .part v00000000042bca90_0, 1, 1;
L_00000000042fb830 .part v00000000042bc590_0, 2, 1;
L_00000000042fa9d0 .part L_00000000042fa6b0, 0, 1;
L_00000000042fbdd0 .part L_00000000042fa6b0, 2, 1;
L_00000000042fb8d0 .part v00000000042bca90_0, 1, 1;
L_00000000042fbab0 .part v00000000042bc590_0, 1, 1;
L_00000000042fb470 .part v00000000042bca90_0, 0, 1;
L_00000000042fa4d0 .part L_00000000042fa6b0, 3, 1;
L_00000000042fb510 .part L_00000000042fa6b0, 1, 1;
L_00000000042fa1b0 .part v00000000042bca90_0, 1, 1;
L_00000000042fbb50 .part v00000000042bc590_0, 0, 1;
L_00000000042fa610 .part L_00000000042fa6b0, 3, 1;
L_00000000042fb5b0 .part L_00000000042fa6b0, 0, 1;
L_00000000042fae30 .part v00000000042bca90_0, 0, 1;
L_00000000042fb150 .part v00000000042bca90_0, 1, 1;
L_00000000042fab10 .part L_00000000042fc0d8, 0, 1;
L_00000000042fa6b0 .concat8 [ 1 1 1 1], v00000000042b89d0_0, v00000000042674b0_0, v0000000004284a20_0, v0000000004285d80_0;
S_000000000422d4b0 .scope module, "F1" "FlipFlop" 6 42, 7 2 0, S_0000000004224df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0000000004285ce0_0 .net "CLK", 0 0, v00000000042bcc70_0;  alias, 1 drivers
v0000000004284e80_0 .var/real "Capacitance", 0 0;
v0000000004285100_0 .var/i "Counter", 31 0;
v00000000042847a0_0 .net "D", 0 0, v00000000042b9dd0_0;  alias, 1 drivers
v00000000042851a0_0 .var/real "Power", 0 0;
v0000000004285d80_0 .var "Q", 0 0;
v0000000004285e20_0 .var/i "Voltage", 31 0;
E_000000000428d450 .event edge, v0000000004285e20_0, v0000000004284e80_0, v0000000004285100_0;
E_000000000428d890 .event edge, v0000000004285d80_0;
S_000000000422d630 .scope module, "F2" "FlipFlop" 6 43, 7 2 0, S_0000000004224df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0000000004285ec0_0 .net "CLK", 0 0, v00000000042bcc70_0;  alias, 1 drivers
v0000000004284840_0 .var/real "Capacitance", 0 0;
v00000000042852e0_0 .var/i "Counter", 31 0;
v0000000004284d40_0 .net "D", 0 0, v00000000042ba120_0;  alias, 1 drivers
v00000000042848e0_0 .var/real "Power", 0 0;
v0000000004284a20_0 .var "Q", 0 0;
v0000000004285380_0 .var/i "Voltage", 31 0;
E_000000000428db50 .event edge, v0000000004285380_0, v0000000004284840_0, v00000000042852e0_0;
E_000000000428e150 .event edge, v0000000004284a20_0;
S_00000000042334f0 .scope module, "F3" "FlipFlop" 6 44, 7 2 0, S_0000000004224df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0000000004284ac0_0 .net "CLK", 0 0, v00000000042bcc70_0;  alias, 1 drivers
v0000000004285420_0 .var/real "Capacitance", 0 0;
v00000000042854c0_0 .var/i "Counter", 31 0;
v0000000004285f60_0 .net "D", 0 0, v00000000042ba300_0;  alias, 1 drivers
v00000000042842a0_0 .var/real "Power", 0 0;
v00000000042674b0_0 .var "Q", 0 0;
v00000000042675f0_0 .var/i "Voltage", 31 0;
E_000000000428d6d0 .event edge, v00000000042675f0_0, v0000000004285420_0, v00000000042854c0_0;
E_000000000428d550 .event edge, v00000000042674b0_0;
S_0000000004233670 .scope module, "F4" "FlipFlop" 6 45, 7 2 0, S_0000000004224df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0000000004267730_0 .net "CLK", 0 0, v00000000042bcc70_0;  alias, 1 drivers
v00000000042b8250_0 .var/real "Capacitance", 0 0;
v00000000042b8b10_0 .var/i "Counter", 31 0;
v00000000042b82f0_0 .net "D", 0 0, v00000000042bb8e0_0;  alias, 1 drivers
v00000000042b86b0_0 .var/real "Power", 0 0;
v00000000042b89d0_0 .var "Q", 0 0;
v00000000042b84d0_0 .var/i "Voltage", 31 0;
E_000000000428d290 .event edge, v00000000042b84d0_0, v00000000042b8250_0, v00000000042b8b10_0;
E_000000000428d490 .event edge, v00000000042b89d0_0;
S_0000000004214b40 .scope module, "FS" "FlipFlop" 6 46, 7 2 0, S_0000000004224df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v00000000042b8390_0 .net "CLK", 0 0, v00000000042bcc70_0;  alias, 1 drivers
v00000000042b8430_0 .var/real "Capacitance", 0 0;
v00000000042b8570_0 .var/i "Counter", 31 0;
v00000000042b8f70_0 .net "D", 0 0, v00000000042bdad0_0;  alias, 1 drivers
v00000000042b9470_0 .var/real "Power", 0 0;
v00000000042b8ed0_0 .var "Q", 0 0;
v00000000042b9510_0 .var/i "Voltage", 31 0;
E_000000000428df10 .event edge, v00000000042b9510_0, v00000000042b8430_0, v00000000042b8570_0;
E_000000000428d790 .event edge, v00000000042b8ed0_0;
S_0000000004214cc0 .scope module, "m0" "Mux" 6 28, 8 2 0, S_0000000004224df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v00000000042b9e70_0 .var/real "CL", 0 0;
v00000000042b8610_0 .var/i "VDD", 31 0;
v00000000042b9bf0_0 .var/i "counter", 31 0;
v00000000042b9b50_0 .net "din_0", 0 0, v00000000042bc950_0;  alias, 1 drivers
v00000000042b8c50_0 .net "din_1", 0 0, L_00000000042fa390;  1 drivers
v00000000042b8bb0_0 .var "muxOut", 0 0;
v00000000042b9010_0 .var/real "power", 0 0;
v00000000042b8cf0_0 .net "sel", 0 0, L_00000000042fb010;  1 drivers
E_000000000428e190 .event edge, v00000000042b8610_0, v00000000042b9e70_0, v00000000042b9bf0_0;
E_000000000428d5d0 .event edge, v00000000042b8bb0_0;
E_000000000428db10 .event edge, v00000000042b8cf0_0, v0000000004284480_0, v00000000042b8c50_0;
S_000000000420ec20 .scope module, "m1" "Mux" 6 29, 8 2 0, S_0000000004224df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v00000000042b9290_0 .var/real "CL", 0 0;
v00000000042b93d0_0 .var/i "VDD", 31 0;
v00000000042b8750_0 .var/i "counter", 31 0;
v00000000042b8a70_0 .net "din_0", 0 0, L_00000000042fb650;  1 drivers
v00000000042b8d90_0 .net "din_1", 0 0, v00000000042b8bb0_0;  alias, 1 drivers
v00000000042b8e30_0 .var "muxOut", 0 0;
v00000000042b98d0_0 .var/real "power", 0 0;
v00000000042b90b0_0 .net "sel", 0 0, v00000000042bc450_0;  alias, 1 drivers
E_000000000428d990 .event edge, v00000000042b93d0_0, v00000000042b9290_0, v00000000042b8750_0;
E_000000000428d2d0 .event edge, v00000000042b8e30_0;
E_000000000428d590 .event edge, v0000000004285b00_0, v00000000042b8a70_0, v00000000042b8bb0_0;
S_000000000420eda0 .scope module, "m2" "Mux" 6 30, 8 2 0, S_0000000004224df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v00000000042b9970_0 .var/real "CL", 0 0;
v00000000042b9f10_0 .var/i "VDD", 31 0;
v00000000042b8930_0 .var/i "counter", 31 0;
v00000000042b9150_0 .net "din_0", 0 0, v00000000042b8e30_0;  alias, 1 drivers
v00000000042b87f0_0 .net "din_1", 0 0, L_00000000042fa930;  1 drivers
v00000000042b9dd0_0 .var "muxOut", 0 0;
v00000000042b8890_0 .var/real "power", 0 0;
v00000000042b9a10_0 .net "sel", 0 0, L_00000000042fa430;  1 drivers
E_000000000428d4d0 .event edge, v00000000042b9f10_0, v00000000042b9970_0, v00000000042b8930_0;
E_000000000428d350 .event edge, v00000000042847a0_0;
E_000000000428d610 .event edge, v00000000042b9a10_0, v00000000042b8e30_0, v00000000042b87f0_0;
S_000000000420a050 .scope module, "m3" "Mux" 6 31, 8 2 0, S_0000000004224df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v00000000042b91f0_0 .var/real "CL", 0 0;
v00000000042b95b0_0 .var/i "VDD", 31 0;
v00000000042b9330_0 .var/i "counter", 31 0;
v00000000042b9ab0_0 .net "din_0", 0 0, L_00000000042fa570;  1 drivers
v00000000042b9650_0 .net "din_1", 0 0, L_00000000042fbfb0;  1 drivers
v00000000042b96f0_0 .var "muxOut", 0 0;
v00000000042b9790_0 .var/real "power", 0 0;
v00000000042b9830_0 .net "sel", 0 0, v00000000042bc450_0;  alias, 1 drivers
E_000000000428d390 .event edge, v00000000042b95b0_0, v00000000042b91f0_0, v00000000042b9330_0;
E_000000000428da90 .event edge, v00000000042b96f0_0;
E_000000000428ded0 .event edge, v0000000004285b00_0, v00000000042b9ab0_0, v00000000042b9650_0;
S_000000000420a1d0 .scope module, "m3A" "Mux" 6 32, 8 2 0, S_0000000004224df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v00000000042b9c90_0 .var/real "CL", 0 0;
v00000000042b9d30_0 .var/i "VDD", 31 0;
v00000000042b8070_0 .var/i "counter", 31 0;
v00000000042b8110_0 .net "din_0", 0 0, v00000000042b96f0_0;  alias, 1 drivers
v00000000042b81b0_0 .net "din_1", 0 0, L_00000000042fb830;  1 drivers
v00000000042ba120_0 .var "muxOut", 0 0;
v00000000042ba620_0 .var/real "power", 0 0;
v00000000042bab20_0 .net "sel", 0 0, L_00000000042fba10;  1 drivers
E_000000000428df50 .event edge, v00000000042b9d30_0, v00000000042b9c90_0, v00000000042b8070_0;
E_000000000428df90 .event edge, v0000000004284d40_0;
E_000000000428d650 .event edge, v00000000042bab20_0, v00000000042b96f0_0, v00000000042b81b0_0;
S_00000000042064c0 .scope module, "m4" "Mux" 6 33, 8 2 0, S_0000000004224df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v00000000042bba20_0 .var/real "CL", 0 0;
v00000000042bbc00_0 .var/i "VDD", 31 0;
v00000000042babc0_0 .var/i "counter", 31 0;
v00000000042bb5c0_0 .net "din_0", 0 0, L_00000000042fa9d0;  1 drivers
v00000000042bb980_0 .net "din_1", 0 0, L_00000000042fbdd0;  1 drivers
v00000000042ba940_0 .var "muxOut", 0 0;
v00000000042ba260_0 .var/real "power", 0 0;
v00000000042bac60_0 .net "sel", 0 0, v00000000042bc450_0;  alias, 1 drivers
E_000000000428dad0 .event edge, v00000000042bbc00_0, v00000000042bba20_0, v00000000042babc0_0;
E_000000000428db90 .event edge, v00000000042ba940_0;
E_000000000428d910 .event edge, v0000000004285b00_0, v00000000042bb5c0_0, v00000000042bb980_0;
S_0000000004206640 .scope module, "m4A" "Mux" 6 34, 8 2 0, S_0000000004224df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v00000000042bb700_0 .var/real "CL", 0 0;
v00000000042bb520_0 .var/i "VDD", 31 0;
v00000000042ba9e0_0 .var/i "counter", 31 0;
v00000000042bbca0_0 .net "din_0", 0 0, v00000000042ba940_0;  alias, 1 drivers
v00000000042ba1c0_0 .net "din_1", 0 0, L_00000000042fbab0;  1 drivers
v00000000042ba300_0 .var "muxOut", 0 0;
v00000000042bae40_0 .var/real "power", 0 0;
v00000000042bbe80_0 .net "sel", 0 0, L_00000000042fb8d0;  1 drivers
E_000000000428d850 .event edge, v00000000042bb520_0, v00000000042bb700_0, v00000000042ba9e0_0;
E_000000000428dbd0 .event edge, v0000000004285f60_0;
E_000000000428dc10 .event edge, v00000000042bbe80_0, v00000000042ba940_0, v00000000042ba1c0_0;
S_00000000042f9b80 .scope module, "m5" "Mux" 6 35, 8 2 0, S_0000000004224df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v00000000042bb660_0 .var/real "CL", 0 0;
v00000000042bad00_0 .var/i "VDD", 31 0;
v00000000042bada0_0 .var/i "counter", 31 0;
v00000000042ba3a0_0 .net "din_0", 0 0, v00000000042bc950_0;  alias, 1 drivers
v00000000042baee0_0 .net "din_1", 0 0, L_00000000042fa4d0;  1 drivers
v00000000042bbac0_0 .var "muxOut", 0 0;
v00000000042bb840_0 .var/real "power", 0 0;
v00000000042bb3e0_0 .net "sel", 0 0, L_00000000042fb470;  1 drivers
E_000000000428d950 .event edge, v00000000042bad00_0, v00000000042bb660_0, v00000000042bada0_0;
E_000000000428dfd0 .event edge, v00000000042bbac0_0;
E_000000000428e010 .event edge, v00000000042bb3e0_0, v0000000004284480_0, v00000000042baee0_0;
S_00000000042f9e80 .scope module, "m6" "Mux" 6 36, 8 2 0, S_0000000004224df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v00000000042bbf20_0 .var/real "CL", 0 0;
v00000000042baf80_0 .var/i "VDD", 31 0;
v00000000042ba580_0 .var/i "counter", 31 0;
v00000000042ba440_0 .net "din_0", 0 0, v00000000042bbac0_0;  alias, 1 drivers
v00000000042ba6c0_0 .net "din_1", 0 0, L_00000000042fb510;  1 drivers
v00000000042bbb60_0 .var "muxOut", 0 0;
v00000000042ba8a0_0 .var/real "power", 0 0;
v00000000042baa80_0 .net "sel", 0 0, v00000000042bc450_0;  alias, 1 drivers
E_000000000428e1d0 .event edge, v00000000042baf80_0, v00000000042bbf20_0, v00000000042ba580_0;
E_000000000428d3d0 .event edge, v00000000042bbb60_0;
E_000000000428d510 .event edge, v0000000004285b00_0, v00000000042bbac0_0, v00000000042ba6c0_0;
S_00000000042f9880 .scope module, "m7" "Mux" 6 37, 8 2 0, S_0000000004224df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v00000000042ba760_0 .var/real "CL", 0 0;
v00000000042bb020_0 .var/i "VDD", 31 0;
v00000000042ba080_0 .var/i "counter", 31 0;
v00000000042bb7a0_0 .net "din_0", 0 0, v00000000042bbb60_0;  alias, 1 drivers
v00000000042bbd40_0 .net "din_1", 0 0, L_00000000042fbb50;  1 drivers
v00000000042bb8e0_0 .var "muxOut", 0 0;
v00000000042bb0c0_0 .var/real "power", 0 0;
v00000000042ba4e0_0 .net "sel", 0 0, L_00000000042fa1b0;  1 drivers
E_000000000428e2d0 .event edge, v00000000042bb020_0, v00000000042ba760_0, v00000000042ba080_0;
E_000000000428e450 .event edge, v00000000042b82f0_0;
E_000000000428e5d0 .event edge, v00000000042ba4e0_0, v00000000042bbb60_0, v00000000042bbd40_0;
S_00000000042f9d00 .scope module, "m8" "Mux" 6 38, 8 2 0, S_0000000004224df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v00000000042bb160_0 .var/real "CL", 0 0;
v00000000042ba800_0 .var/i "VDD", 31 0;
v00000000042bb200_0 .var/i "counter", 31 0;
v00000000042bb2a0_0 .net "din_0", 0 0, L_00000000042fa610;  1 drivers
v00000000042bbde0_0 .net "din_1", 0 0, L_00000000042fb5b0;  1 drivers
v00000000042bb340_0 .var "muxOut", 0 0;
v00000000042bb480_0 .var/real "power", 0 0;
v00000000042bd990_0 .net "sel", 0 0, v00000000042bc450_0;  alias, 1 drivers
E_000000000428e950 .event edge, v00000000042ba800_0, v00000000042bb160_0, v00000000042bb200_0;
E_000000000428e390 .event edge, v00000000042bb340_0;
E_000000000428e3d0 .event edge, v0000000004285b00_0, v00000000042bb2a0_0, v00000000042bbde0_0;
S_00000000042f9100 .scope module, "m9" "Mux" 6 40, 8 2 0, S_0000000004224df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v00000000042bd530_0 .var/real "CL", 0 0;
v00000000042bc090_0 .var/i "VDD", 31 0;
v00000000042bd210_0 .var/i "counter", 31 0;
v00000000042bda30_0 .net "din_0", 0 0, L_00000000042fab10;  1 drivers
v00000000042bcef0_0 .net "din_1", 0 0, v00000000042bb340_0;  alias, 1 drivers
v00000000042bdad0_0 .var "muxOut", 0 0;
v00000000042bc8b0_0 .var/real "power", 0 0;
v00000000042bd5d0_0 .net "sel", 0 0, v00000000042bd7b0_0;  alias, 1 drivers
E_000000000428efd0 .event edge, v00000000042bc090_0, v00000000042bd530_0, v00000000042bd210_0;
E_000000000428eb90 .event edge, v00000000042b8f70_0;
E_000000000428e790 .event edge, v00000000042bd5d0_0, v00000000042bda30_0, v00000000042bb340_0;
S_00000000042f9280 .scope module, "n1" "Nor" 6 39, 9 2 0, S_0000000004224df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Q"
v00000000042bd710_0 .net "A", 0 0, L_00000000042fae30;  1 drivers
v00000000042bd170_0 .net "B", 0 0, L_00000000042fb150;  1 drivers
v00000000042bd670_0 .var/real "Capacitance", 0 0;
v00000000042bc310_0 .var/i "Counter", 31 0;
v00000000042bd030_0 .var/real "Power", 0 0;
v00000000042bd7b0_0 .var "Q", 0 0;
v00000000042bd850_0 .var/i "Voltage", 31 0;
E_000000000428e890 .event edge, v00000000042bd850_0, v00000000042bd670_0, v00000000042bc310_0;
E_000000000428e310 .event edge, v00000000042bd5d0_0;
E_000000000428e8d0 .event edge, v00000000042bd710_0, v00000000042bd170_0;
S_00000000042f9a00 .scope module, "Tester_1" "Tester" 4 12, 10 2 0, S_0000000004227210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "CLK"
    .port_info 1 /OUTPUT 1 "ENB"
    .port_info 2 /OUTPUT 1 "DIR"
    .port_info 3 /OUTPUT 1 "S_IN"
    .port_info 4 /OUTPUT 2 "MODE"
    .port_info 5 /OUTPUT 4 "D"
v00000000042bcc70_0 .var "CLK", 0 0;
v00000000042bc590_0 .var "D", 3 0;
v00000000042bc450_0 .var "DIR", 0 0;
v00000000042bc9f0_0 .var "ENB", 0 0;
v00000000042bca90_0 .var "MODE", 1 0;
v00000000042bc950_0 .var "S_IN", 0 0;
S_00000000042f9400 .scope module, "compaQ" "VerificadorQ" 4 18, 11 3 0, S_0000000004227210;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "QC"
    .port_info 1 /INPUT 4 "QE"
    .port_info 2 /OUTPUT 1 "QR"
v00000000042bce50_0 .net "QC", 3 0, v00000000042843e0_0;  alias, 1 drivers
v00000000042bc630_0 .net "QE", 3 0, L_00000000042fa6b0;  alias, 1 drivers
v00000000042bc6d0_0 .var "QR", 0 0;
E_000000000428e6d0 .event edge, v00000000042843e0_0, v00000000042bc4f0_0;
S_00000000042f9580 .scope module, "compaS" "VerificadorS" 4 17, 11 26 0, S_0000000004227210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SC"
    .port_info 1 /INPUT 1 "SE"
    .port_info 2 /OUTPUT 1 "SR"
v00000000042bc810_0 .net "SC", 0 0, o00000000042c2c98;  alias, 0 drivers
v00000000042fb330_0 .net "SE", 0 0, v00000000042b8ed0_0;  alias, 1 drivers
v00000000042fbbf0_0 .var "SR", 0 0;
E_000000000428ebd0 .event edge, v00000000042bc810_0, v00000000042b8ed0_0;
    .scope S_000000000428cd90;
T_0 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000000004284700_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000000000428cd90;
T_1 ;
    %pushi/real 1844674407, 4031; load=5.00000e-011
    %pushi/real 1555899, 4009; load=5.00000e-011
    %add/wr;
    %store/real v0000000004284660_0;
    %end;
    .thread T_1;
    .scope S_000000000428cd90;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004284980_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_000000000428cd90;
T_3 ;
    %wait E_000000000428dd10;
    %load/vec4 v0000000004284520_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000004285880_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004284c00_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004284c00_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000000000428cd90;
T_4 ;
    %wait E_000000000428e0d0;
    %load/vec4 v0000000004284980_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000000004284980_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000428cd90;
T_5 ;
    %wait E_000000000428da50;
    %load/vec4 v0000000004284700_0;
    %load/vec4 v0000000004284700_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0000000004284660_0;
    %mul/wr;
    %load/vec4 v0000000004284980_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000042859c0_0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000004227090;
T_6 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000000004284b60_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0000000004227090;
T_7 ;
    %pushi/real 1844674407, 4031; load=5.00000e-011
    %pushi/real 1555899, 4009; load=5.00000e-011
    %add/wr;
    %store/real v0000000004285600_0;
    %end;
    .thread T_7;
    .scope S_0000000004227090;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004285ba0_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0000000004227090;
T_9 ;
    %wait E_000000000428ddd0;
    %load/vec4 v0000000004284de0_0;
    %inv;
    %store/vec4 v0000000004285920_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000004227090;
T_10 ;
    %wait E_000000000428e090;
    %load/vec4 v0000000004285ba0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000000004285ba0_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000004227090;
T_11 ;
    %wait E_000000000428dd50;
    %load/vec4 v0000000004284b60_0;
    %load/vec4 v0000000004284b60_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0000000004285600_0;
    %mul/wr;
    %load/vec4 v0000000004285ba0_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v0000000004285c40_0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000042f9a00;
T_12 ;
    %delay 4000, 0;
    %load/vec4 v00000000042bcc70_0;
    %inv;
    %assign/vec4 v00000000042bcc70_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000000042f9a00;
T_13 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000000042bc590_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042bcc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042bc450_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000000042bca90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042bc9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042bc950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042bc9f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000000042bca90_0, 0;
    %delay 8000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042bc450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042bc950_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000042bca90_0, 0;
    %delay 32000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042bc9f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000000042bca90_0, 0;
    %delay 8000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042bc450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042bc950_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000042bca90_0, 0;
    %delay 32000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042bc450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042bc950_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000042bca90_0, 0;
    %delay 32000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042bc9f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000000042bca90_0, 0;
    %delay 8000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042bc450_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000042bca90_0, 0;
    %delay 32000, 0;
    %vpi_call 10 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000000004224c70;
T_14 ;
    %wait E_000000000428da10;
    %load/vec4 v0000000004284ca0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0000000004285240_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0000000004285b00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v00000000042843e0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000000004284480_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000042843e0_0, 0;
    %load/vec4 v00000000042843e0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0000000004285060_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0000000004285b00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.6, 4;
    %load/vec4 v0000000004284480_0;
    %load/vec4 v00000000042843e0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000042843e0_0, 0;
    %load/vec4 v00000000042843e0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000004285060_0, 0;
T_14.6 ;
T_14.5 ;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0000000004285240_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_14.8, 4;
    %load/vec4 v0000000004285b00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004285060_0, 0;
    %load/vec4 v00000000042843e0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v00000000042843e0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000042843e0_0, 0;
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v0000000004285b00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004285060_0, 0;
    %load/vec4 v00000000042843e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000042843e0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000042843e0_0, 0;
T_14.12 ;
T_14.11 ;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0000000004285240_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_14.14, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004285060_0, 0;
    %load/vec4 v0000000004285a60_0;
    %assign/vec4 v00000000042843e0_0, 0;
T_14.14 ;
T_14.9 ;
T_14.3 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000000004214cc0;
T_15 ;
    %wait E_000000000428db10;
    %load/vec4 v00000000042b8cf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v00000000042b9b50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v00000000042b9b50_0;
    %assign/vec4 v00000000042b8bb0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v00000000042b9b50_0;
    %assign/vec4 v00000000042b8bb0_0, 0;
T_15.3 ;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000000042b8cf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v00000000042b8c50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v00000000042b8c50_0;
    %assign/vec4 v00000000042b8bb0_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v00000000042b8c50_0;
    %assign/vec4 v00000000042b8bb0_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000004214cc0;
T_16 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000000042b8610_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_0000000004214cc0;
T_17 ;
    %pushi/real 1291272085, 4031; load=3.50000e-011
    %pushi/real 669699, 4009; load=3.50000e-011
    %add/wr;
    %store/real v00000000042b9e70_0;
    %end;
    .thread T_17;
    .scope S_0000000004214cc0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000042b9bf0_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_0000000004214cc0;
T_19 ;
    %wait E_000000000428d5d0;
    %load/vec4 v00000000042b9bf0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000042b9bf0_0, 0;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000000004214cc0;
T_20 ;
    %wait E_000000000428e190;
    %load/vec4 v00000000042b8610_0;
    %load/vec4 v00000000042b8610_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v00000000042b9e70_0;
    %mul/wr;
    %load/vec4 v00000000042b9bf0_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000042b9010_0;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000000000420ec20;
T_21 ;
    %wait E_000000000428d590;
    %load/vec4 v00000000042b90b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v00000000042b8a70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v00000000042b8a70_0;
    %assign/vec4 v00000000042b8e30_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v00000000042b8a70_0;
    %assign/vec4 v00000000042b8e30_0, 0;
T_21.3 ;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000000042b90b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.4, 4;
    %load/vec4 v00000000042b8d90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.6, 4;
    %load/vec4 v00000000042b8d90_0;
    %assign/vec4 v00000000042b8e30_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v00000000042b8d90_0;
    %assign/vec4 v00000000042b8e30_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000000000420ec20;
T_22 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000000042b93d0_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_000000000420ec20;
T_23 ;
    %pushi/real 1291272085, 4031; load=3.50000e-011
    %pushi/real 669699, 4009; load=3.50000e-011
    %add/wr;
    %store/real v00000000042b9290_0;
    %end;
    .thread T_23;
    .scope S_000000000420ec20;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000042b8750_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_000000000420ec20;
T_25 ;
    %wait E_000000000428d2d0;
    %load/vec4 v00000000042b8750_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000042b8750_0, 0;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000000000420ec20;
T_26 ;
    %wait E_000000000428d990;
    %load/vec4 v00000000042b93d0_0;
    %load/vec4 v00000000042b93d0_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v00000000042b9290_0;
    %mul/wr;
    %load/vec4 v00000000042b8750_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000042b98d0_0;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000000000420eda0;
T_27 ;
    %wait E_000000000428d610;
    %load/vec4 v00000000042b9a10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v00000000042b9150_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.2, 4;
    %load/vec4 v00000000042b9150_0;
    %assign/vec4 v00000000042b9dd0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v00000000042b9150_0;
    %assign/vec4 v00000000042b9dd0_0, 0;
T_27.3 ;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v00000000042b9a10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.4, 4;
    %load/vec4 v00000000042b87f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.6, 4;
    %load/vec4 v00000000042b87f0_0;
    %assign/vec4 v00000000042b9dd0_0, 0;
    %jmp T_27.7;
T_27.6 ;
    %load/vec4 v00000000042b87f0_0;
    %assign/vec4 v00000000042b9dd0_0, 0;
T_27.7 ;
T_27.4 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000000000420eda0;
T_28 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000000042b9f10_0, 0, 32;
    %end;
    .thread T_28;
    .scope S_000000000420eda0;
T_29 ;
    %pushi/real 1291272085, 4031; load=3.50000e-011
    %pushi/real 669699, 4009; load=3.50000e-011
    %add/wr;
    %store/real v00000000042b9970_0;
    %end;
    .thread T_29;
    .scope S_000000000420eda0;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000042b8930_0, 0, 32;
    %end;
    .thread T_30;
    .scope S_000000000420eda0;
T_31 ;
    %wait E_000000000428d350;
    %load/vec4 v00000000042b8930_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000042b8930_0, 0;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_000000000420eda0;
T_32 ;
    %wait E_000000000428d4d0;
    %load/vec4 v00000000042b9f10_0;
    %load/vec4 v00000000042b9f10_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v00000000042b9970_0;
    %mul/wr;
    %load/vec4 v00000000042b8930_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000042b8890_0;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_000000000420a050;
T_33 ;
    %wait E_000000000428ded0;
    %load/vec4 v00000000042b9830_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.0, 4;
    %load/vec4 v00000000042b9ab0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.2, 4;
    %load/vec4 v00000000042b9ab0_0;
    %assign/vec4 v00000000042b96f0_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v00000000042b9ab0_0;
    %assign/vec4 v00000000042b96f0_0, 0;
T_33.3 ;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v00000000042b9830_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.4, 4;
    %load/vec4 v00000000042b9650_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.6, 4;
    %load/vec4 v00000000042b9650_0;
    %assign/vec4 v00000000042b96f0_0, 0;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v00000000042b9650_0;
    %assign/vec4 v00000000042b96f0_0, 0;
T_33.7 ;
T_33.4 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_000000000420a050;
T_34 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000000042b95b0_0, 0, 32;
    %end;
    .thread T_34;
    .scope S_000000000420a050;
T_35 ;
    %pushi/real 1291272085, 4031; load=3.50000e-011
    %pushi/real 669699, 4009; load=3.50000e-011
    %add/wr;
    %store/real v00000000042b91f0_0;
    %end;
    .thread T_35;
    .scope S_000000000420a050;
T_36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000042b9330_0, 0, 32;
    %end;
    .thread T_36;
    .scope S_000000000420a050;
T_37 ;
    %wait E_000000000428da90;
    %load/vec4 v00000000042b9330_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000042b9330_0, 0;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_000000000420a050;
T_38 ;
    %wait E_000000000428d390;
    %load/vec4 v00000000042b95b0_0;
    %load/vec4 v00000000042b95b0_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v00000000042b91f0_0;
    %mul/wr;
    %load/vec4 v00000000042b9330_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000042b9790_0;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_000000000420a1d0;
T_39 ;
    %wait E_000000000428d650;
    %load/vec4 v00000000042bab20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %load/vec4 v00000000042b8110_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.2, 4;
    %load/vec4 v00000000042b8110_0;
    %assign/vec4 v00000000042ba120_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v00000000042b8110_0;
    %assign/vec4 v00000000042ba120_0, 0;
T_39.3 ;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v00000000042bab20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.4, 4;
    %load/vec4 v00000000042b81b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.6, 4;
    %load/vec4 v00000000042b81b0_0;
    %assign/vec4 v00000000042ba120_0, 0;
    %jmp T_39.7;
T_39.6 ;
    %load/vec4 v00000000042b81b0_0;
    %assign/vec4 v00000000042ba120_0, 0;
T_39.7 ;
T_39.4 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_000000000420a1d0;
T_40 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000000042b9d30_0, 0, 32;
    %end;
    .thread T_40;
    .scope S_000000000420a1d0;
T_41 ;
    %pushi/real 1291272085, 4031; load=3.50000e-011
    %pushi/real 669699, 4009; load=3.50000e-011
    %add/wr;
    %store/real v00000000042b9c90_0;
    %end;
    .thread T_41;
    .scope S_000000000420a1d0;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000042b8070_0, 0, 32;
    %end;
    .thread T_42;
    .scope S_000000000420a1d0;
T_43 ;
    %wait E_000000000428df90;
    %load/vec4 v00000000042b8070_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000042b8070_0, 0;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_000000000420a1d0;
T_44 ;
    %wait E_000000000428df50;
    %load/vec4 v00000000042b9d30_0;
    %load/vec4 v00000000042b9d30_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v00000000042b9c90_0;
    %mul/wr;
    %load/vec4 v00000000042b8070_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000042ba620_0;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_00000000042064c0;
T_45 ;
    %wait E_000000000428d910;
    %load/vec4 v00000000042bac60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.0, 4;
    %load/vec4 v00000000042bb5c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.2, 4;
    %load/vec4 v00000000042bb5c0_0;
    %assign/vec4 v00000000042ba940_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v00000000042bb5c0_0;
    %assign/vec4 v00000000042ba940_0, 0;
T_45.3 ;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v00000000042bac60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.4, 4;
    %load/vec4 v00000000042bb980_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.6, 4;
    %load/vec4 v00000000042bb980_0;
    %assign/vec4 v00000000042ba940_0, 0;
    %jmp T_45.7;
T_45.6 ;
    %load/vec4 v00000000042bb980_0;
    %assign/vec4 v00000000042ba940_0, 0;
T_45.7 ;
T_45.4 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_00000000042064c0;
T_46 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000000042bbc00_0, 0, 32;
    %end;
    .thread T_46;
    .scope S_00000000042064c0;
T_47 ;
    %pushi/real 1291272085, 4031; load=3.50000e-011
    %pushi/real 669699, 4009; load=3.50000e-011
    %add/wr;
    %store/real v00000000042bba20_0;
    %end;
    .thread T_47;
    .scope S_00000000042064c0;
T_48 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000042babc0_0, 0, 32;
    %end;
    .thread T_48;
    .scope S_00000000042064c0;
T_49 ;
    %wait E_000000000428db90;
    %load/vec4 v00000000042babc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000042babc0_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_00000000042064c0;
T_50 ;
    %wait E_000000000428dad0;
    %load/vec4 v00000000042bbc00_0;
    %load/vec4 v00000000042bbc00_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v00000000042bba20_0;
    %mul/wr;
    %load/vec4 v00000000042babc0_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000042ba260_0;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000004206640;
T_51 ;
    %wait E_000000000428dc10;
    %load/vec4 v00000000042bbe80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_51.0, 4;
    %load/vec4 v00000000042bbca0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_51.2, 4;
    %load/vec4 v00000000042bbca0_0;
    %assign/vec4 v00000000042ba300_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v00000000042bbca0_0;
    %assign/vec4 v00000000042ba300_0, 0;
T_51.3 ;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v00000000042bbe80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_51.4, 4;
    %load/vec4 v00000000042ba1c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_51.6, 4;
    %load/vec4 v00000000042ba1c0_0;
    %assign/vec4 v00000000042ba300_0, 0;
    %jmp T_51.7;
T_51.6 ;
    %load/vec4 v00000000042ba1c0_0;
    %assign/vec4 v00000000042ba300_0, 0;
T_51.7 ;
T_51.4 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000000004206640;
T_52 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000000042bb520_0, 0, 32;
    %end;
    .thread T_52;
    .scope S_0000000004206640;
T_53 ;
    %pushi/real 1291272085, 4031; load=3.50000e-011
    %pushi/real 669699, 4009; load=3.50000e-011
    %add/wr;
    %store/real v00000000042bb700_0;
    %end;
    .thread T_53;
    .scope S_0000000004206640;
T_54 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000042ba9e0_0, 0, 32;
    %end;
    .thread T_54;
    .scope S_0000000004206640;
T_55 ;
    %wait E_000000000428dbd0;
    %load/vec4 v00000000042ba9e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000042ba9e0_0, 0;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0000000004206640;
T_56 ;
    %wait E_000000000428d850;
    %load/vec4 v00000000042bb520_0;
    %load/vec4 v00000000042bb520_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v00000000042bb700_0;
    %mul/wr;
    %load/vec4 v00000000042ba9e0_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000042bae40_0;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_00000000042f9b80;
T_57 ;
    %wait E_000000000428e010;
    %load/vec4 v00000000042bb3e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.0, 4;
    %load/vec4 v00000000042ba3a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.2, 4;
    %load/vec4 v00000000042ba3a0_0;
    %assign/vec4 v00000000042bbac0_0, 0;
    %jmp T_57.3;
T_57.2 ;
    %load/vec4 v00000000042ba3a0_0;
    %assign/vec4 v00000000042bbac0_0, 0;
T_57.3 ;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v00000000042bb3e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_57.4, 4;
    %load/vec4 v00000000042baee0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_57.6, 4;
    %load/vec4 v00000000042baee0_0;
    %assign/vec4 v00000000042bbac0_0, 0;
    %jmp T_57.7;
T_57.6 ;
    %load/vec4 v00000000042baee0_0;
    %assign/vec4 v00000000042bbac0_0, 0;
T_57.7 ;
T_57.4 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_00000000042f9b80;
T_58 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000000042bad00_0, 0, 32;
    %end;
    .thread T_58;
    .scope S_00000000042f9b80;
T_59 ;
    %pushi/real 1291272085, 4031; load=3.50000e-011
    %pushi/real 669699, 4009; load=3.50000e-011
    %add/wr;
    %store/real v00000000042bb660_0;
    %end;
    .thread T_59;
    .scope S_00000000042f9b80;
T_60 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000042bada0_0, 0, 32;
    %end;
    .thread T_60;
    .scope S_00000000042f9b80;
T_61 ;
    %wait E_000000000428dfd0;
    %load/vec4 v00000000042bada0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000042bada0_0, 0;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_00000000042f9b80;
T_62 ;
    %wait E_000000000428d950;
    %load/vec4 v00000000042bad00_0;
    %load/vec4 v00000000042bad00_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v00000000042bb660_0;
    %mul/wr;
    %load/vec4 v00000000042bada0_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000042bb840_0;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_00000000042f9e80;
T_63 ;
    %wait E_000000000428d510;
    %load/vec4 v00000000042baa80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.0, 4;
    %load/vec4 v00000000042ba440_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.2, 4;
    %load/vec4 v00000000042ba440_0;
    %assign/vec4 v00000000042bbb60_0, 0;
    %jmp T_63.3;
T_63.2 ;
    %load/vec4 v00000000042ba440_0;
    %assign/vec4 v00000000042bbb60_0, 0;
T_63.3 ;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v00000000042baa80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_63.4, 4;
    %load/vec4 v00000000042ba6c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_63.6, 4;
    %load/vec4 v00000000042ba6c0_0;
    %assign/vec4 v00000000042bbb60_0, 0;
    %jmp T_63.7;
T_63.6 ;
    %load/vec4 v00000000042ba6c0_0;
    %assign/vec4 v00000000042bbb60_0, 0;
T_63.7 ;
T_63.4 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_00000000042f9e80;
T_64 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000000042baf80_0, 0, 32;
    %end;
    .thread T_64;
    .scope S_00000000042f9e80;
T_65 ;
    %pushi/real 1291272085, 4031; load=3.50000e-011
    %pushi/real 669699, 4009; load=3.50000e-011
    %add/wr;
    %store/real v00000000042bbf20_0;
    %end;
    .thread T_65;
    .scope S_00000000042f9e80;
T_66 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000042ba580_0, 0, 32;
    %end;
    .thread T_66;
    .scope S_00000000042f9e80;
T_67 ;
    %wait E_000000000428d3d0;
    %load/vec4 v00000000042ba580_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000042ba580_0, 0;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_00000000042f9e80;
T_68 ;
    %wait E_000000000428e1d0;
    %load/vec4 v00000000042baf80_0;
    %load/vec4 v00000000042baf80_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v00000000042bbf20_0;
    %mul/wr;
    %load/vec4 v00000000042ba580_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000042ba8a0_0;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_00000000042f9880;
T_69 ;
    %wait E_000000000428e5d0;
    %load/vec4 v00000000042ba4e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_69.0, 4;
    %load/vec4 v00000000042bb7a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_69.2, 4;
    %load/vec4 v00000000042bb7a0_0;
    %assign/vec4 v00000000042bb8e0_0, 0;
    %jmp T_69.3;
T_69.2 ;
    %load/vec4 v00000000042bb7a0_0;
    %assign/vec4 v00000000042bb8e0_0, 0;
T_69.3 ;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v00000000042ba4e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_69.4, 4;
    %load/vec4 v00000000042bbd40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_69.6, 4;
    %load/vec4 v00000000042bbd40_0;
    %assign/vec4 v00000000042bb8e0_0, 0;
    %jmp T_69.7;
T_69.6 ;
    %load/vec4 v00000000042bbd40_0;
    %assign/vec4 v00000000042bb8e0_0, 0;
T_69.7 ;
T_69.4 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_00000000042f9880;
T_70 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000000042bb020_0, 0, 32;
    %end;
    .thread T_70;
    .scope S_00000000042f9880;
T_71 ;
    %pushi/real 1291272085, 4031; load=3.50000e-011
    %pushi/real 669699, 4009; load=3.50000e-011
    %add/wr;
    %store/real v00000000042ba760_0;
    %end;
    .thread T_71;
    .scope S_00000000042f9880;
T_72 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000042ba080_0, 0, 32;
    %end;
    .thread T_72;
    .scope S_00000000042f9880;
T_73 ;
    %wait E_000000000428e450;
    %load/vec4 v00000000042ba080_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000042ba080_0, 0;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_00000000042f9880;
T_74 ;
    %wait E_000000000428e2d0;
    %load/vec4 v00000000042bb020_0;
    %load/vec4 v00000000042bb020_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v00000000042ba760_0;
    %mul/wr;
    %load/vec4 v00000000042ba080_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000042bb0c0_0;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_00000000042f9d00;
T_75 ;
    %wait E_000000000428e3d0;
    %load/vec4 v00000000042bd990_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_75.0, 4;
    %load/vec4 v00000000042bb2a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_75.2, 4;
    %load/vec4 v00000000042bb2a0_0;
    %assign/vec4 v00000000042bb340_0, 0;
    %jmp T_75.3;
T_75.2 ;
    %load/vec4 v00000000042bb2a0_0;
    %assign/vec4 v00000000042bb340_0, 0;
T_75.3 ;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v00000000042bd990_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_75.4, 4;
    %load/vec4 v00000000042bbde0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_75.6, 4;
    %load/vec4 v00000000042bbde0_0;
    %assign/vec4 v00000000042bb340_0, 0;
    %jmp T_75.7;
T_75.6 ;
    %load/vec4 v00000000042bbde0_0;
    %assign/vec4 v00000000042bb340_0, 0;
T_75.7 ;
T_75.4 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_00000000042f9d00;
T_76 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000000042ba800_0, 0, 32;
    %end;
    .thread T_76;
    .scope S_00000000042f9d00;
T_77 ;
    %pushi/real 1291272085, 4031; load=3.50000e-011
    %pushi/real 669699, 4009; load=3.50000e-011
    %add/wr;
    %store/real v00000000042bb160_0;
    %end;
    .thread T_77;
    .scope S_00000000042f9d00;
T_78 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000042bb200_0, 0, 32;
    %end;
    .thread T_78;
    .scope S_00000000042f9d00;
T_79 ;
    %wait E_000000000428e390;
    %load/vec4 v00000000042bb200_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000042bb200_0, 0;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_00000000042f9d00;
T_80 ;
    %wait E_000000000428e950;
    %load/vec4 v00000000042ba800_0;
    %load/vec4 v00000000042ba800_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v00000000042bb160_0;
    %mul/wr;
    %load/vec4 v00000000042bb200_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000042bb480_0;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_00000000042f9280;
T_81 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v00000000042bd850_0, 0, 32;
    %end;
    .thread T_81;
    .scope S_00000000042f9280;
T_82 ;
    %pushi/real 1844674407, 4031; load=5.00000e-011
    %pushi/real 1555899, 4009; load=5.00000e-011
    %add/wr;
    %store/real v00000000042bd670_0;
    %end;
    .thread T_82;
    .scope S_00000000042f9280;
T_83 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000042bc310_0, 0, 32;
    %end;
    .thread T_83;
    .scope S_00000000042f9280;
T_84 ;
    %wait E_000000000428e8d0;
    %load/vec4 v00000000042bd710_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000042bd170_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042bd7b0_0, 0, 1;
    %jmp T_84.1;
T_84.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042bd7b0_0, 0, 1;
T_84.1 ;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_00000000042f9280;
T_85 ;
    %wait E_000000000428e310;
    %load/vec4 v00000000042bc310_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000042bc310_0, 0;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_00000000042f9280;
T_86 ;
    %wait E_000000000428e890;
    %load/vec4 v00000000042bd850_0;
    %load/vec4 v00000000042bd850_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v00000000042bd670_0;
    %mul/wr;
    %load/vec4 v00000000042bc310_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000042bd030_0;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_00000000042f9100;
T_87 ;
    %wait E_000000000428e790;
    %load/vec4 v00000000042bd5d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_87.0, 4;
    %load/vec4 v00000000042bda30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_87.2, 4;
    %load/vec4 v00000000042bda30_0;
    %assign/vec4 v00000000042bdad0_0, 0;
    %jmp T_87.3;
T_87.2 ;
    %load/vec4 v00000000042bda30_0;
    %assign/vec4 v00000000042bdad0_0, 0;
T_87.3 ;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v00000000042bd5d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_87.4, 4;
    %load/vec4 v00000000042bcef0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_87.6, 4;
    %load/vec4 v00000000042bcef0_0;
    %assign/vec4 v00000000042bdad0_0, 0;
    %jmp T_87.7;
T_87.6 ;
    %load/vec4 v00000000042bcef0_0;
    %assign/vec4 v00000000042bdad0_0, 0;
T_87.7 ;
T_87.4 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_00000000042f9100;
T_88 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000000042bc090_0, 0, 32;
    %end;
    .thread T_88;
    .scope S_00000000042f9100;
T_89 ;
    %pushi/real 1291272085, 4031; load=3.50000e-011
    %pushi/real 669699, 4009; load=3.50000e-011
    %add/wr;
    %store/real v00000000042bd530_0;
    %end;
    .thread T_89;
    .scope S_00000000042f9100;
T_90 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000042bd210_0, 0, 32;
    %end;
    .thread T_90;
    .scope S_00000000042f9100;
T_91 ;
    %wait E_000000000428eb90;
    %load/vec4 v00000000042bd210_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000042bd210_0, 0;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_00000000042f9100;
T_92 ;
    %wait E_000000000428efd0;
    %load/vec4 v00000000042bc090_0;
    %load/vec4 v00000000042bc090_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v00000000042bd530_0;
    %mul/wr;
    %load/vec4 v00000000042bd210_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000042bc8b0_0;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_000000000422d4b0;
T_93 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000000004285e20_0, 0, 32;
    %end;
    .thread T_93;
    .scope S_000000000422d4b0;
T_94 ;
    %pushi/real 1844674407, 4031; load=5.00000e-011
    %pushi/real 1555899, 4009; load=5.00000e-011
    %add/wr;
    %store/real v0000000004284e80_0;
    %end;
    .thread T_94;
    .scope S_000000000422d4b0;
T_95 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004285100_0, 0, 32;
    %end;
    .thread T_95;
    .scope S_000000000422d4b0;
T_96 ;
    %wait E_000000000428da10;
    %load/vec4 v00000000042847a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_96.0, 4;
    %load/vec4 v00000000042847a0_0;
    %assign/vec4 v0000000004285d80_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v00000000042847a0_0;
    %assign/vec4 v0000000004285d80_0, 0;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_000000000422d4b0;
T_97 ;
    %wait E_000000000428da10;
    %delay 1, 0;
    %load/vec4 v00000000042847a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_97.0, 4;
    %delay 3500, 0;
    %load/vec4 v00000000042847a0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_97.2, 4;
    %vpi_call 7 30 "$monitor", "Error SetupTime" {0 0 0};
T_97.2 ;
T_97.0 ;
    %load/vec4 v00000000042847a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_97.4, 4;
    %delay 3000, 0;
    %load/vec4 v00000000042847a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_97.6, 4;
    %vpi_call 7 35 "$monitor", "Error SetupTime" {0 0 0};
T_97.6 ;
T_97.4 ;
    %jmp T_97;
    .thread T_97;
    .scope S_000000000422d4b0;
T_98 ;
    %wait E_000000000428d890;
    %load/vec4 v0000000004285100_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000000004285100_0, 0;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_000000000422d4b0;
T_99 ;
    %wait E_000000000428d450;
    %load/vec4 v0000000004285e20_0;
    %load/vec4 v0000000004285e20_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0000000004284e80_0;
    %mul/wr;
    %load/vec4 v0000000004285100_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000042851a0_0;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_000000000422d630;
T_100 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000000004285380_0, 0, 32;
    %end;
    .thread T_100;
    .scope S_000000000422d630;
T_101 ;
    %pushi/real 1844674407, 4031; load=5.00000e-011
    %pushi/real 1555899, 4009; load=5.00000e-011
    %add/wr;
    %store/real v0000000004284840_0;
    %end;
    .thread T_101;
    .scope S_000000000422d630;
T_102 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000042852e0_0, 0, 32;
    %end;
    .thread T_102;
    .scope S_000000000422d630;
T_103 ;
    %wait E_000000000428da10;
    %load/vec4 v0000000004284d40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_103.0, 4;
    %load/vec4 v0000000004284d40_0;
    %assign/vec4 v0000000004284a20_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0000000004284d40_0;
    %assign/vec4 v0000000004284a20_0, 0;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_000000000422d630;
T_104 ;
    %wait E_000000000428da10;
    %delay 1, 0;
    %load/vec4 v0000000004284d40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_104.0, 4;
    %delay 3500, 0;
    %load/vec4 v0000000004284d40_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_104.2, 4;
    %vpi_call 7 30 "$monitor", "Error SetupTime" {0 0 0};
T_104.2 ;
T_104.0 ;
    %load/vec4 v0000000004284d40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_104.4, 4;
    %delay 3000, 0;
    %load/vec4 v0000000004284d40_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_104.6, 4;
    %vpi_call 7 35 "$monitor", "Error SetupTime" {0 0 0};
T_104.6 ;
T_104.4 ;
    %jmp T_104;
    .thread T_104;
    .scope S_000000000422d630;
T_105 ;
    %wait E_000000000428e150;
    %load/vec4 v00000000042852e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000042852e0_0, 0;
    %jmp T_105;
    .thread T_105, $push;
    .scope S_000000000422d630;
T_106 ;
    %wait E_000000000428db50;
    %load/vec4 v0000000004285380_0;
    %load/vec4 v0000000004285380_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0000000004284840_0;
    %mul/wr;
    %load/vec4 v00000000042852e0_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000042848e0_0;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_00000000042334f0;
T_107 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000000042675f0_0, 0, 32;
    %end;
    .thread T_107;
    .scope S_00000000042334f0;
T_108 ;
    %pushi/real 1844674407, 4031; load=5.00000e-011
    %pushi/real 1555899, 4009; load=5.00000e-011
    %add/wr;
    %store/real v0000000004285420_0;
    %end;
    .thread T_108;
    .scope S_00000000042334f0;
T_109 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000042854c0_0, 0, 32;
    %end;
    .thread T_109;
    .scope S_00000000042334f0;
T_110 ;
    %wait E_000000000428da10;
    %load/vec4 v0000000004285f60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_110.0, 4;
    %load/vec4 v0000000004285f60_0;
    %assign/vec4 v00000000042674b0_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0000000004285f60_0;
    %assign/vec4 v00000000042674b0_0, 0;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_00000000042334f0;
T_111 ;
    %wait E_000000000428da10;
    %delay 1, 0;
    %load/vec4 v0000000004285f60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_111.0, 4;
    %delay 3500, 0;
    %load/vec4 v0000000004285f60_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_111.2, 4;
    %vpi_call 7 30 "$monitor", "Error SetupTime" {0 0 0};
T_111.2 ;
T_111.0 ;
    %load/vec4 v0000000004285f60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_111.4, 4;
    %delay 3000, 0;
    %load/vec4 v0000000004285f60_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_111.6, 4;
    %vpi_call 7 35 "$monitor", "Error SetupTime" {0 0 0};
T_111.6 ;
T_111.4 ;
    %jmp T_111;
    .thread T_111;
    .scope S_00000000042334f0;
T_112 ;
    %wait E_000000000428d550;
    %load/vec4 v00000000042854c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000042854c0_0, 0;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_00000000042334f0;
T_113 ;
    %wait E_000000000428d6d0;
    %load/vec4 v00000000042675f0_0;
    %load/vec4 v00000000042675f0_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0000000004285420_0;
    %mul/wr;
    %load/vec4 v00000000042854c0_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000042842a0_0;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0000000004233670;
T_114 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000000042b84d0_0, 0, 32;
    %end;
    .thread T_114;
    .scope S_0000000004233670;
T_115 ;
    %pushi/real 1844674407, 4031; load=5.00000e-011
    %pushi/real 1555899, 4009; load=5.00000e-011
    %add/wr;
    %store/real v00000000042b8250_0;
    %end;
    .thread T_115;
    .scope S_0000000004233670;
T_116 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000042b8b10_0, 0, 32;
    %end;
    .thread T_116;
    .scope S_0000000004233670;
T_117 ;
    %wait E_000000000428da10;
    %load/vec4 v00000000042b82f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_117.0, 4;
    %load/vec4 v00000000042b82f0_0;
    %assign/vec4 v00000000042b89d0_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v00000000042b82f0_0;
    %assign/vec4 v00000000042b89d0_0, 0;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0000000004233670;
T_118 ;
    %wait E_000000000428da10;
    %delay 1, 0;
    %load/vec4 v00000000042b82f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_118.0, 4;
    %delay 3500, 0;
    %load/vec4 v00000000042b82f0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_118.2, 4;
    %vpi_call 7 30 "$monitor", "Error SetupTime" {0 0 0};
T_118.2 ;
T_118.0 ;
    %load/vec4 v00000000042b82f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_118.4, 4;
    %delay 3000, 0;
    %load/vec4 v00000000042b82f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_118.6, 4;
    %vpi_call 7 35 "$monitor", "Error SetupTime" {0 0 0};
T_118.6 ;
T_118.4 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0000000004233670;
T_119 ;
    %wait E_000000000428d490;
    %load/vec4 v00000000042b8b10_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000042b8b10_0, 0;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0000000004233670;
T_120 ;
    %wait E_000000000428d290;
    %load/vec4 v00000000042b84d0_0;
    %load/vec4 v00000000042b84d0_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v00000000042b8250_0;
    %mul/wr;
    %load/vec4 v00000000042b8b10_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000042b86b0_0;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_0000000004214b40;
T_121 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000000042b9510_0, 0, 32;
    %end;
    .thread T_121;
    .scope S_0000000004214b40;
T_122 ;
    %pushi/real 1844674407, 4031; load=5.00000e-011
    %pushi/real 1555899, 4009; load=5.00000e-011
    %add/wr;
    %store/real v00000000042b8430_0;
    %end;
    .thread T_122;
    .scope S_0000000004214b40;
T_123 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000042b8570_0, 0, 32;
    %end;
    .thread T_123;
    .scope S_0000000004214b40;
T_124 ;
    %wait E_000000000428da10;
    %load/vec4 v00000000042b8f70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_124.0, 4;
    %load/vec4 v00000000042b8f70_0;
    %assign/vec4 v00000000042b8ed0_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v00000000042b8f70_0;
    %assign/vec4 v00000000042b8ed0_0, 0;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0000000004214b40;
T_125 ;
    %wait E_000000000428da10;
    %delay 1, 0;
    %load/vec4 v00000000042b8f70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_125.0, 4;
    %delay 3500, 0;
    %load/vec4 v00000000042b8f70_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_125.2, 4;
    %vpi_call 7 30 "$monitor", "Error SetupTime" {0 0 0};
T_125.2 ;
T_125.0 ;
    %load/vec4 v00000000042b8f70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_125.4, 4;
    %delay 3000, 0;
    %load/vec4 v00000000042b8f70_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_125.6, 4;
    %vpi_call 7 35 "$monitor", "Error SetupTime" {0 0 0};
T_125.6 ;
T_125.4 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0000000004214b40;
T_126 ;
    %wait E_000000000428d790;
    %load/vec4 v00000000042b8570_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000042b8570_0, 0;
    %jmp T_126;
    .thread T_126, $push;
    .scope S_0000000004214b40;
T_127 ;
    %wait E_000000000428df10;
    %load/vec4 v00000000042b9510_0;
    %load/vec4 v00000000042b9510_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v00000000042b8430_0;
    %mul/wr;
    %load/vec4 v00000000042b8570_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000042b9470_0;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_00000000042f9580;
T_128 ;
    %wait E_000000000428ebd0;
    %load/vec4 v00000000042bc810_0;
    %load/vec4 v00000000042fb330_0;
    %cmp/e;
    %jmp/0xz  T_128.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042fbbf0_0, 0, 1;
    %jmp T_128.1;
T_128.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042fbbf0_0, 0, 1;
T_128.1 ;
    %jmp T_128;
    .thread T_128, $push;
    .scope S_00000000042f9400;
T_129 ;
    %wait E_000000000428e6d0;
    %load/vec4 v00000000042bce50_0;
    %load/vec4 v00000000042bc630_0;
    %cmp/e;
    %jmp/0xz  T_129.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042bc6d0_0, 0, 1;
    %jmp T_129.1;
T_129.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042bc6d0_0, 0, 1;
T_129.1 ;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0000000004227210;
T_130 ;
    %vpi_call 4 21 "$dumpfile", "Verificador.vcd" {0 0 0};
    %vpi_call 4 22 "$dumpvars" {0 0 0};
    %vpi_call 4 23 "$display", "CLK,\011 ENB, \011 DIR, \011  MODE,   D,   S_IN, QC,    QE,   SOC,   SOE,   SR,QR " {0 0 0};
    %vpi_call 4 24 "$monitor", " %b \011 %b \011  %b \011   %b\011  %h \011 %b    %h       %h        %b \011 %b\011   %b\011 %b", v00000000042facf0_0, v00000000042faed0_0, v00000000042fabb0_0, v00000000042fa7f0_0, v00000000042fa2f0_0, v00000000042faf70_0, v00000000042fa750_0, v00000000042faa70_0, v00000000042fb970_0, v00000000042fb0b0_0, v00000000042fb790_0, v00000000042fb6f0_0 {0 0 0};
    %end;
    .thread T_130;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "./Nand.v";
    "./Not.v";
    "VTB.v";
    "./Conductual.v";
    "./R4B.v";
    "./FlipFlop.v";
    "./Mux.v";
    "./Nor.v";
    "Tester.v";
    "Verificador.v";
