{"vcs1":{"timestamp_begin":1684267923.184057422, "rt":1.44, "ut":0.49, "st":0.23}}
{"vcselab":{"timestamp_begin":1684267924.718269876, "rt":1.32, "ut":0.53, "st":0.17}}
{"link":{"timestamp_begin":1684267926.115236678, "rt":0.55, "ut":0.26, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684267922.501077901}
{"VCS_COMP_START_TIME": 1684267922.501077901}
{"VCS_COMP_END_TIME": 1684267928.217451580}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 331036}}
{"stitch_vcselab": {"peak_mem": 221012}}
