<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.vho"
   type="VHDL"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_avalon_st_adapter_error_adapter_0.vho"
   type="VHDL"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_avalon_st_adapter_002.vhd"
   type="VHDL"
   library="avalon_st_adapter_002" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_avalon_st_adapter.vhd"
   type="VHDL"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/mentor/altera_avalon_st_handshake_clock_crosser.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="crosser"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_avalon_st_clock_crosser.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="crosser"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="crosser"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_avalon_st_handshake_clock_crosser.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="crosser"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_avalon_st_clock_crosser.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="crosser"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="crosser"
   simulator="riviera" />
 <file
   path="simulation/submodules/altera_std_synchronizer_nocut.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/mentor/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_gen2_0_data_master_to_external_sdram_controller_s1_cmd_width_adapter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_gen2_0_data_master_to_external_sdram_controller_s1_cmd_width_adapter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_gen2_0_data_master_to_external_sdram_controller_s1_cmd_width_adapter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_gen2_0_data_master_to_external_sdram_controller_s1_cmd_width_adapter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_gen2_0_data_master_to_external_sdram_controller_s1_cmd_width_adapter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_gen2_0_data_master_to_external_sdram_controller_s1_cmd_width_adapter"
   simulator="riviera" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_rsp_mux_002.vho"
   type="VHDL"
   library="rsp_mux_002" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_rsp_mux_001.vho"
   type="VHDL"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_rsp_mux.vho"
   type="VHDL"
   library="rsp_mux" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_rsp_demux_006.vho"
   type="VHDL"
   library="rsp_demux_006" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_rsp_demux_004.vho"
   type="VHDL"
   library="rsp_demux_004" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_rsp_demux_002.vho"
   type="VHDL"
   library="rsp_demux_002" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_rsp_demux.vho"
   type="VHDL"
   library="rsp_demux" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_cmd_mux_004.vho"
   type="VHDL"
   library="cmd_mux_004" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_cmd_mux_002.vho"
   type="VHDL"
   library="cmd_mux_002" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_cmd_mux_001.vho"
   type="VHDL"
   library="cmd_mux_001" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_cmd_mux.vho"
   type="VHDL"
   library="cmd_mux" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_cmd_demux_002.vho"
   type="VHDL"
   library="cmd_demux_002" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_cmd_demux_001.vho"
   type="VHDL"
   library="cmd_demux_001" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_cmd_demux.vho"
   type="VHDL"
   library="cmd_demux" />
 <file
   path="simulation/submodules/mentor/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="external_sdram_controller_s1_burst_adapter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="external_sdram_controller_s1_burst_adapter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="external_sdram_controller_s1_burst_adapter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="external_sdram_controller_s1_burst_adapter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="external_sdram_controller_s1_burst_adapter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="external_sdram_controller_s1_burst_adapter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="external_sdram_controller_s1_burst_adapter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="external_sdram_controller_s1_burst_adapter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="external_sdram_controller_s1_burst_adapter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="external_sdram_controller_s1_burst_adapter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="external_sdram_controller_s1_burst_adapter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="external_sdram_controller_s1_burst_adapter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="external_sdram_controller_s1_burst_adapter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="external_sdram_controller_s1_burst_adapter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="external_sdram_controller_s1_burst_adapter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="external_sdram_controller_s1_burst_adapter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="external_sdram_controller_s1_burst_adapter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="external_sdram_controller_s1_burst_adapter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="external_sdram_controller_s1_burst_adapter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="external_sdram_controller_s1_burst_adapter"
   simulator="riviera" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_router_007.vho"
   type="VHDL"
   library="router_007" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_router_005.vho"
   type="VHDL"
   library="router_005" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_router_004.vho"
   type="VHDL"
   library="router_004" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_router_003.vho"
   type="VHDL"
   library="router_003" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_router_002.vho"
   type="VHDL"
   library="router_002" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_router_001.vho"
   type="VHDL"
   library="router_001" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_router.vho"
   type="VHDL"
   library="router" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_altpll_0_pll_slave_agent_rdata_fifo.vho"
   type="VHDL"
   library="altpll_0_pll_slave_agent_rdata_fifo" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_performance_counter_0_control_slave_agent_rsp_fifo.vho"
   type="VHDL"
   library="performance_counter_0_control_slave_agent_rsp_fifo" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_abus_slave_0_avalon_nios_agent_rsp_fifo.vho"
   type="VHDL"
   library="abus_slave_0_avalon_nios_agent_rsp_fifo" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo.vho"
   type="VHDL"
   library="external_sdram_controller_s1_agent_rdata_fifo" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rsp_fifo.vho"
   type="VHDL"
   library="external_sdram_controller_s1_agent_rsp_fifo" />
 <file
   path="simulation/submodules/mentor/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="external_sdram_controller_s1_agent"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="external_sdram_controller_s1_agent"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="external_sdram_controller_s1_agent"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="external_sdram_controller_s1_agent"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="abus_slave_0_avalon_master_agent"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="abus_slave_0_avalon_master_agent"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="external_sdram_controller_s1_translator"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="external_sdram_controller_s1_translator"
   simulator="riviera" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="abus_slave_0_avalon_master_translator" />
 <file
   path="simulation/submodules/wasca_nios2_gen2_0_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="simulation/submodules/wasca_nios2_gen2_0_cpu.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="simulation/submodules/wasca_nios2_gen2_0_cpu_debug_slave_sysclk.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="simulation/submodules/wasca_nios2_gen2_0_cpu_debug_slave_tck.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="simulation/submodules/wasca_nios2_gen2_0_cpu_debug_slave_wrapper.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="simulation/submodules/wasca_nios2_gen2_0_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="simulation/submodules/wasca_nios2_gen2_0_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/wasca_nios2_gen2_0_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/wasca_nios2_gen2_0_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/wasca_nios2_gen2_0_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/wasca_nios2_gen2_0_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/wasca_nios2_gen2_0_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/wasca_nios2_gen2_0_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/wasca_nios2_gen2_0_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/wasca_nios2_gen2_0_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/wasca_nios2_gen2_0_cpu_test_bench.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="simulation/submodules/mentor/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="simulation/submodules/wasca_irq_mapper.vho"
   type="VHDL"
   library="irq_mapper" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_nios2_gen2_0_data_master_to_external_sdram_controller_s1_cmd_width_adapter.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_external_sdram_controller_s1_to_nios2_gen2_0_data_master_rsp_width_adapter.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_abus_slave_0_avalon_master_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_nios2_gen2_0_data_master_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_nios2_gen2_0_instruction_master_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_external_sdram_controller_s1_agent.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_performance_counter_0_control_slave_agent.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_onchip_flash_0_data_agent.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_external_sdram_controller_s1_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_abus_slave_0_avalon_nios_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_performance_counter_0_control_slave_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_onchip_flash_0_csr_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_onchip_flash_0_data_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_nios2_gen2_0_debug_mem_slave_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_altpll_0_pll_slave_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_onchip_memory2_0_s1_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_switches_s1_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_leds_s1_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_uart_0_s1_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_spi_stm32_spi_control_port_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_abus_slave_0_avalon_master_agent.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/wasca_mm_interconnect_0_nios2_gen2_0_data_master_agent.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/wasca_uart_0.vhd"
   type="VHDL"
   library="uart_0" />
 <file
   path="simulation/submodules/wasca_switches.vhd"
   type="VHDL"
   library="switches" />
 <file
   path="simulation/submodules/wasca_spi_stm32.vhd"
   type="VHDL"
   library="spi_stm32" />
 <file
   path="simulation/submodules/wasca_performance_counter_0.vhd"
   type="VHDL"
   library="performance_counter_0" />
 <file
   path="simulation/submodules/wasca_onchip_memory2_0.vhd"
   type="VHDL"
   library="onchip_memory2_0" />
 <file
   path="simulation/submodules/mentor/altera_onchip_flash_util.v"
   type="VERILOG_ENCRYPT"
   library="onchip_flash_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_onchip_flash.v"
   type="VERILOG_ENCRYPT"
   library="onchip_flash_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_onchip_flash_avmm_data_controller.v"
   type="VERILOG_ENCRYPT"
   library="onchip_flash_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_onchip_flash_avmm_csr_controller.v"
   type="VERILOG_ENCRYPT"
   library="onchip_flash_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_onchip_flash_util.v"
   type="VERILOG_ENCRYPT"
   library="onchip_flash_0"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_onchip_flash.v"
   type="VERILOG_ENCRYPT"
   library="onchip_flash_0"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_onchip_flash_avmm_data_controller.v"
   type="VERILOG_ENCRYPT"
   library="onchip_flash_0"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_onchip_flash_avmm_csr_controller.v"
   type="VERILOG_ENCRYPT"
   library="onchip_flash_0"
   simulator="riviera" />
 <file
   path="simulation/submodules/wasca_nios2_gen2_0.vhd"
   type="VHDL"
   library="nios2_gen2_0" />
 <file
   path="simulation/submodules/wasca_leds.vhd"
   type="VHDL"
   library="leds" />
 <file
   path="simulation/submodules/wasca_external_sdram_controller.vhd"
   type="VHDL"
   library="external_sdram_controller" />
 <file
   path="simulation/submodules/wasca_altpll_0.vho"
   type="VHDL"
   library="altpll_0" />
 <file
   path="simulation/submodules/abus_slave.vhd"
   type="VHDL"
   library="abus_slave_0" />
 <file path="simulation/wasca.vhd" type="VHDL" />
 <file path="simulation/wasca_rst_controller.vhd" type="VHDL" />
 <file path="simulation/wasca_rst_controller_001.vhd" type="VHDL" />
 <topLevel name="wasca" />
 <deviceFamily name="max10" />
 <modelMap
   controllerPath="wasca.onchip_flash_0"
   modelPath="wasca.onchip_flash_0" />
 <modelMap
   controllerPath="wasca.onchip_memory2_0"
   modelPath="wasca.onchip_memory2_0" />
</simPackage>
