{"version":"1.1.0","info":[["d:\\verilog\\i2c\\i2c.srcs\\sources_1\\imports\\hdl\\chu_i2c_core.sv",[[[[[["i2c_core",[[0,0],[14,5]],[[0,7],[0,15]],[],["module"]],[43,0]],[[["clk",[[2,4],[2,20]],[[2,17],[2,20]],["i2c_core"],["port","logic"]],["reset",[[3,4],[3,22]],[[3,17],[3,22]],["i2c_core"],["port","logic"]],["cs",[[5,4],[5,19]],[[5,17],[5,19]],["i2c_core"],["port","logic"]],["read",[[6,4],[6,21]],[[6,17],[6,21]],["i2c_core"],["port","logic"]],["write",[[7,4],[7,22]],[[7,17],[7,22]],["i2c_core"],["port","logic"]],["addr",[[8,4],[8,27]],[[8,23],[8,27]],["i2c_core"],["port","logic"]],["wr_data",[[9,4],[9,31]],[[9,24],[9,31]],["i2c_core"],["port","logic"]],["rd_data",[[10,4],[10,31]],[[10,24],[10,31]],["i2c_core"],["port","logic"]],["scl",[[12,4],[12,18]],[[12,15],[12,18]],["i2c_core"],["port","tri"]],["sda",[[13,4],[13,18]],[[13,15],[13,18]],["i2c_core"],["port","tri"]],["dvsr_reg",[[17,3],[17,24]],[[17,16],[17,24]],["i2c_core"],["variable","logic"]],["wr_i2c",[[18,3],[18,15]],[[18,9],[18,15]],["i2c_core"],["variable","logic"]],["wr_dvsr",[[18,3],[18,24]],[[18,17],[18,24]],["i2c_core"],["variable","wr_i2c"]],["dout",[[19,3],[19,19]],[[19,15],[19,19]],["i2c_core"],["variable","logic"]],["ready",[[20,3],[20,14]],[[20,9],[20,14]],["i2c_core"],["variable","logic"]],["ack",[[20,3],[20,19]],[[20,16],[20,19]],["i2c_core"],["variable","ready"]],["i2c_unit",[[23,3],[27,4]],[[23,14],[23,22]],["i2c_core"],["instance","i2c_master"]]]]]]],null,0]],["d:\\verilog\\i2c\\i2c.srcs\\sources_1\\imports\\hdl\\i2c_master.sv",[[[[[["i2c_master",[[29,0],[41,3]],[[29,7],[29,17]],[],["module"]],[248,1]],[[["clk",[[30,3],[30,19]],[[30,16],[30,19]],["i2c_master"],["port","logic"]],["reset",[[30,21],[30,26]],[[30,21],[30,26]],["i2c_master"],["port","clk"]],["din",[[31,3],[31,25]],[[31,22],[31,25]],["i2c_master"],["port","logic"]],["dvsr",[[32,3],[32,27]],[[32,23],[32,27]],["i2c_master"],["port","logic"]],["cmd",[[33,3],[33,25]],[[33,22],[33,25]],["i2c_master"],["port","logic"]],["wr_cmd",[[34,3],[34,22]],[[34,16],[34,22]],["i2c_master"],["port","logic"]],["scl",[[35,3],[35,17]],[[35,14],[35,17]],["i2c_master"],["port","tri"]],["sda",[[36,3],[36,17]],[[36,14],[36,17]],["i2c_master"],["port","tri"]],["ready",[[37,3],[37,21]],[[37,16],[37,21]],["i2c_master"],["port","logic"]],["done_tick",[[38,3],[38,25]],[[38,16],[38,25]],["i2c_master"],["port","logic"]],["ack",[[39,3],[39,19]],[[39,16],[39,19]],["i2c_master"],["port","logic"]],["dout",[[40,3],[40,26]],[[40,22],[40,26]],["i2c_master"],["port","logic"]],["START_CMD",[[44,3],[44,34]],[[44,14],[44,23]],["i2c_master"],["localparam"]],["WR_CMD",[[45,3],[45,34]],[[45,14],[45,20]],["i2c_master"],["localparam"]],["RD_CMD",[[46,3],[46,34]],[[46,14],[46,20]],["i2c_master"],["localparam"]],["STOP_CMD",[[47,3],[47,34]],[[47,14],[47,22]],["i2c_master"],["localparam"]],["RESTART_CMD",[[48,3],[48,34]],[[48,14],[48,25]],["i2c_master"],["localparam"]],["idle",[[52,6],[52,10]],[[52,6],[52,10]],["i2c_master"],["enum_member","#AnonymousEnum0"]],["hold",[[52,12],[52,16]],[[52,12],[52,16]],["i2c_master"],["enum_member","#AnonymousEnum0"]],["start1",[[52,18],[52,24]],[[52,18],[52,24]],["i2c_master"],["enum_member","#AnonymousEnum0"]],["start2",[[52,26],[52,32]],[[52,26],[52,32]],["i2c_master"],["enum_member","#AnonymousEnum0"]],["data1",[[52,34],[52,39]],[[52,34],[52,39]],["i2c_master"],["enum_member","#AnonymousEnum0"]],["data2",[[52,41],[52,46]],[[52,41],[52,46]],["i2c_master"],["enum_member","#AnonymousEnum0"]],["data3",[[52,48],[52,53]],[[52,48],[52,53]],["i2c_master"],["enum_member","#AnonymousEnum0"]],["data4",[[52,55],[52,60]],[[52,55],[52,60]],["i2c_master"],["enum_member","#AnonymousEnum0"]],["data_end",[[53,6],[53,14]],[[53,6],[53,14]],["i2c_master"],["enum_member","#AnonymousEnum0"]],["restart",[[53,16],[53,23]],[[53,16],[53,23]],["i2c_master"],["enum_member","#AnonymousEnum0"]],["stop1",[[53,25],[53,30]],[[53,25],[53,30]],["i2c_master"],["enum_member","#AnonymousEnum0"]],["stop2",[[53,32],[53,37]],[[53,32],[53,37]],["i2c_master"],["enum_member","#AnonymousEnum0"]],["state_type",[[51,3],[54,16]],[[54,5],[54,15]],["i2c_master"],["typedef","#AnonymousEnum0"]],["state_reg",[[57,3],[57,23]],[[57,14],[57,23]],["i2c_master"],["variable","state_type"]],["state_next",[[57,3],[57,35]],[[57,25],[57,35]],["i2c_master"],["variable","state_reg"]],["c_reg",[[58,3],[58,21]],[[58,16],[58,21]],["i2c_master"],["variable","logic"]],["c_next",[[58,3],[58,29]],[[58,23],[58,29]],["i2c_master"],["variable","c_reg"]],["qutr",[[59,3],[59,20]],[[59,16],[59,20]],["i2c_master"],["variable","logic"]],["half",[[59,3],[59,26]],[[59,22],[59,26]],["i2c_master"],["variable","qutr"]],["tx_reg",[[60,3],[60,21]],[[60,15],[60,21]],["i2c_master"],["variable","logic"]],["tx_next",[[60,3],[60,30]],[[60,23],[60,30]],["i2c_master"],["variable","tx_reg"]],["rx_reg",[[61,3],[61,21]],[[61,15],[61,21]],["i2c_master"],["variable","logic"]],["rx_next",[[61,3],[61,30]],[[61,23],[61,30]],["i2c_master"],["variable","rx_reg"]],["cmd_reg",[[62,3],[62,22]],[[62,15],[62,22]],["i2c_master"],["variable","logic"]],["cmd_next",[[62,3],[62,32]],[[62,24],[62,32]],["i2c_master"],["variable","cmd_reg"]],["bit_reg",[[63,3],[63,22]],[[63,15],[63,22]],["i2c_master"],["variable","logic"]],["bit_next",[[63,3],[63,32]],[[63,24],[63,32]],["i2c_master"],["variable","bit_reg"]],["sda_out",[[64,3],[64,16]],[[64,9],[64,16]],["i2c_master"],["variable","logic"]],["scl_out",[[64,3],[64,25]],[[64,18],[64,25]],["i2c_master"],["variable","sda_out"]],["sda_reg",[[64,3],[64,34]],[[64,27],[64,34]],["i2c_master"],["variable","scl_out"]],["scl_reg",[[64,3],[64,43]],[[64,36],[64,43]],["i2c_master"],["variable","sda_reg"]],["data_phase",[[64,3],[64,55]],[[64,45],[64,55]],["i2c_master"],["variable","scl_reg"]],["done_tick_i",[[65,3],[65,20]],[[65,9],[65,20]],["i2c_master"],["variable","logic"]],["ready_i",[[65,3],[65,29]],[[65,22],[65,29]],["i2c_master"],["variable","done_tick_i"]],["into",[[66,3],[66,13]],[[66,9],[66,13]],["i2c_master"],["variable","logic"]],["nack",[[66,3],[66,19]],[[66,15],[66,19]],["i2c_master"],["variable","into"]]]]]]],null,0]],["d:\\verilog\\i2c\\i2c.srcs\\sources_1\\new\\i2c_lcd_controller.sv",[[[[[["i2c_lcd_controller",[[3,0],[9,5]],[[3,7],[3,25]],[],["module"]],[37,0]],[[["clk",[[4,1],[4,17]],[[4,14],[4,17]],["i2c_lcd_controller"],["port","logic"]],["reset",[[5,4],[5,22]],[[5,17],[5,22]],["i2c_lcd_controller"],["port","logic"]],["scl",[[7,4],[7,18]],[[7,15],[7,18]],["i2c_lcd_controller"],["port","tri"]],["sda",[[8,4],[8,18]],[[8,15],[8,18]],["i2c_lcd_controller"],["port","tri"]],["dvsr_reg",[[12,3],[12,24]],[[12,16],[12,24]],["i2c_lcd_controller"],["variable","logic"]],["wr_i2c",[[13,3],[13,15]],[[13,9],[13,15]],["i2c_lcd_controller"],["variable","logic"]],["wr_dvsr",[[13,3],[13,24]],[[13,17],[13,24]],["i2c_lcd_controller"],["variable","wr_i2c"]],["dout",[[14,3],[14,19]],[[14,15],[14,19]],["i2c_lcd_controller"],["variable","logic"]],["ready",[[15,3],[15,14]],[[15,9],[15,14]],["i2c_lcd_controller"],["variable","logic"]],["ack",[[15,3],[15,19]],[[15,16],[15,19]],["i2c_lcd_controller"],["variable","ready"]],["i2c_unit",[[18,3],[22,4]],[[18,14],[18,22]],["i2c_lcd_controller"],["instance","i2c_master"]]]]]]],null,0]],["d:\\verilog\\i2c\\i2c.srcs\\sources_1\\new\\i2c_write.sv",[[[[[["i2c_write",[[2,0],[12,2]],[[2,7],[2,16]],[],["module"]],[139,9]],[[["clk",[[3,1],[3,16]],[[3,13],[3,16]],["i2c_write"],["port","logic"]],["reset",[[3,18],[3,23]],[[3,18],[3,23]],["i2c_write"],["port","clk"]],["command",[[4,1],[4,26]],[[4,19],[4,26]],["i2c_write"],["port","logic"]],["addr",[[5,1],[5,23]],[[5,19],[5,23]],["i2c_write"],["port","logic"]],["data",[[6,1],[6,23]],[[6,19],[6,23]],["i2c_write"],["port","logic"]],["status",[[7,1],[7,26]],[[7,20],[7,26]],["i2c_write"],["port","logic"]],["scl",[[10,1],[10,15]],[[10,12],[10,15]],["i2c_write"],["port","tri"]],["sda",[[11,1],[11,15]],[[11,12],[11,15]],["i2c_write"],["port","tri"]],["START_CMD",[[16,1],[16,32]],[[16,12],[16,21]],["i2c_write"],["localparam"]],["WR_CMD",[[17,1],[17,32]],[[17,12],[17,18]],["i2c_write"],["localparam"]],["RD_CMD",[[18,1],[18,32]],[[18,12],[18,18]],["i2c_write"],["localparam"]],["STOP_CMD",[[19,1],[19,32]],[[19,12],[19,20]],["i2c_write"],["localparam"]],["RESTART_CMD",[[20,1],[20,32]],[[20,12],[20,23]],["i2c_write"],["localparam"]],["RED",[[23,2],[23,14]],[[23,2],[23,5]],["i2c_write"],["enum_member","#AnonymousEnum0"]],["GREEN",[[24,2],[24,16]],[[24,2],[24,7]],["i2c_write"],["enum_member","#AnonymousEnum0"]],["BLUE",[[25,2],[25,15]],[[25,2],[25,6]],["i2c_write"],["enum_member","#AnonymousEnum0"]],["color_type",[[22,1],[26,14]],[[26,3],[26,13]],["i2c_write"],["typedef","#AnonymousEnum0"]],["IDLE",[[29,2],[29,6]],[[29,2],[29,6]],["i2c_write"],["enum_member","#AnonymousEnum1"]],["WRITE_ADDRESS",[[30,2],[30,15]],[[30,2],[30,15]],["i2c_write"],["enum_member","#AnonymousEnum1"]],["WAIT_ACK",[[31,2],[31,10]],[[31,2],[31,10]],["i2c_write"],["enum_member","#AnonymousEnum1"]],["WRITE_DATA",[[32,2],[32,12]],[[32,2],[32,12]],["i2c_write"],["enum_member","#AnonymousEnum1"]],["state_type",[[28,1],[33,14]],[[33,3],[33,13]],["i2c_write"],["typedef","#AnonymousEnum1"]],["din",[[35,1],[35,16]],[[35,13],[35,16]],["i2c_write"],["variable","logic"]],["dout",[[35,1],[35,22]],[[35,18],[35,22]],["i2c_write"],["variable","din"]],["i2c_wr_cmd",[[36,1],[36,17]],[[36,7],[36,17]],["i2c_write"],["variable","logic"]],["i2c_cmd",[[37,1],[37,20]],[[37,13],[37,20]],["i2c_write"],["variable","logic"]],["ready",[[38,1],[38,12]],[[38,7],[38,12]],["i2c_write"],["variable","logic"]],["done_tick",[[38,1],[38,23]],[[38,14],[38,23]],["i2c_write"],["variable","ready"]],["ack",[[38,1],[38,28]],[[38,25],[38,28]],["i2c_write"],["variable","done_tick"]],["state_reg",[[39,1],[39,21]],[[39,12],[39,21]],["i2c_write"],["variable","state_type"]],["state_next",[[39,1],[39,33]],[[39,23],[39,33]],["i2c_write"],["variable","state_reg"]],["status_reg",[[40,1],[40,22]],[[40,12],[40,22]],["i2c_write"],["variable","color_type"]],["status_next",[[40,1],[40,35]],[[40,24],[40,35]],["i2c_write"],["variable","status_reg"]],["i2c_master_inst",[[47,1],[62,2]],[[47,13],[47,28]],["i2c_write"],["instance","i2c_master"]]]]]]],null,0]]]}