#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_00000270d90ae770 .scope module, "reg_file_tb" "reg_file_tb" 2 11;
 .timescale 0 0;
v00000270d8f124a0_0 .var "CLK", 0 0;
v00000270d8f12e00_0 .var "READREG1", 2 0;
v00000270d8f13260_0 .var "READREG2", 2 0;
v00000270d8f12ea0_0 .net "REGOUT1", 7 0, L_00000270d8f1e260;  1 drivers
v00000270d8f12b80_0 .net "REGOUT2", 7 0, L_00000270d8f1e110;  1 drivers
v00000270d8f12c20_0 .var "RESET", 0 0;
v00000270d8f12900_0 .var "WRITEDATA", 7 0;
v00000270d8f125e0_0 .var "WRITEENABLE", 0 0;
v00000270d8f12720_0 .var "WRITEREG", 2 0;
S_00000270d90ae900 .scope module, "regfile" "reg_file" 2 21, 3 20 0, S_00000270d90ae770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_00000270d8f1e260/d .functor BUFZ 8, L_00000270d8f127c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000270d8f1e260 .delay 8 (2,2,2) L_00000270d8f1e260/d;
L_00000270d8f1e110/d .functor BUFZ 8, L_00000270d8f13300, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000270d8f1e110 .delay 8 (2,2,2) L_00000270d8f1e110/d;
v00000270d8ee2ff0_0 .net "CLK", 0 0, v00000270d8f124a0_0;  1 drivers
v00000270d8ee3090_0 .net "IN", 7 0, v00000270d8f12900_0;  1 drivers
v00000270d8ee3130_0 .net "INADDRESS", 2 0, v00000270d8f12720_0;  1 drivers
v00000270d8f72850_0 .net "OUT1", 7 0, L_00000270d8f1e260;  alias, 1 drivers
v00000270d8f728f0_0 .net "OUT1ADDRESS", 2 0, v00000270d8f12e00_0;  1 drivers
v00000270d8f72990_0 .net "OUT2", 7 0, L_00000270d8f1e110;  alias, 1 drivers
v00000270d8f72a30_0 .net "OUT2ADDRESS", 2 0, v00000270d8f13260_0;  1 drivers
v00000270d8f732e0_0 .net "RESET", 0 0, v00000270d8f12c20_0;  1 drivers
v00000270d8f73380_0 .net "WRITE", 0 0, v00000270d8f125e0_0;  1 drivers
v00000270d8f13120_0 .net *"_ivl_0", 7 0, L_00000270d8f127c0;  1 drivers
v00000270d8f12680_0 .net *"_ivl_10", 4 0, L_00000270d8f12f40;  1 drivers
L_00000270d8f73470 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000270d8f12400_0 .net *"_ivl_13", 1 0, L_00000270d8f73470;  1 drivers
v00000270d8f131c0_0 .net *"_ivl_2", 4 0, L_00000270d8f12cc0;  1 drivers
L_00000270d8f73428 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000270d8f13080_0 .net *"_ivl_5", 1 0, L_00000270d8f73428;  1 drivers
v00000270d8f129a0_0 .net *"_ivl_8", 7 0, L_00000270d8f13300;  1 drivers
v00000270d8f12540 .array "registers", 0 7, 7 0;
E_00000270d90ab1f0 .event posedge, v00000270d8ee2ff0_0;
L_00000270d8f127c0 .array/port v00000270d8f12540, L_00000270d8f12cc0;
L_00000270d8f12cc0 .concat [ 3 2 0 0], v00000270d8f12e00_0, L_00000270d8f73428;
L_00000270d8f13300 .array/port v00000270d8f12540, L_00000270d8f12f40;
L_00000270d8f12f40 .concat [ 3 2 0 0], v00000270d8f13260_0, L_00000270d8f73470;
S_00000270d8ee2dc0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 67, 3 67 0, S_00000270d90ae900;
 .timescale 0 0;
v00000270d8ee2f50_0 .var/i "i", 31 0;
    .scope S_00000270d90ae900;
T_0 ;
    %wait E_00000270d90ab1f0;
    %load/vec4 v00000270d8f73380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v00000270d8f732e0_0;
    %inv;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %delay 1, 0;
    %load/vec4 v00000270d8ee3090_0;
    %load/vec4 v00000270d8ee3130_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000270d8f12540, 4, 0;
T_0.0 ;
    %load/vec4 v00000270d8f732e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %fork t_1, S_00000270d8ee2dc0;
    %jmp t_0;
    .scope S_00000270d8ee2dc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000270d8ee2f50_0, 0, 32;
T_0.5 ;
    %load/vec4 v00000270d8ee2f50_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.6, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000270d8ee2f50_0;
    %store/vec4a v00000270d8f12540, 4, 0;
    %load/vec4 v00000270d8ee2f50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000270d8ee2f50_0, 0, 32;
    %jmp T_0.5;
T_0.6 ;
    %end;
    .scope S_00000270d90ae900;
t_0 %join;
T_0.3 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000270d90ae770;
T_1 ;
    %vpi_call 2 25 "$monitor", $time, "WRITEDATA = %d | REGOUT1 = %d, REGOUT2 = %d | WRITEREG =  %d, READREG1 = %d, READREG2 = %d | WRITEENABLE = %d, CLK = %d, RESET %d", v00000270d8f12900_0, v00000270d8f12ea0_0, v00000270d8f12b80_0, v00000270d8f12720_0, v00000270d8f12e00_0, v00000270d8f13260_0, v00000270d8f125e0_0, v00000270d8f124a0_0, v00000270d8f12c20_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000270d90ae770;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270d8f124a0_0, 0, 1;
    %vpi_call 2 33 "$dumpfile", "reg_file_wavedata.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000270d90ae770 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d8f12c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d8f125e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270d8f12c20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000270d8f12e00_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000270d8f13260_0, 0, 3;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d8f12c20_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000270d8f12720_0, 0, 3;
    %pushi/vec4 95, 0, 8;
    %store/vec4 v00000270d8f12900_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270d8f125e0_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d8f125e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000270d8f12e00_0, 0, 3;
    %delay 7, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000270d8f12720_0, 0, 3;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v00000270d8f12900_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270d8f125e0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000270d8f12e00_0, 0, 3;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d8f125e0_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000270d8f12720_0, 0, 3;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v00000270d8f12900_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270d8f125e0_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v00000270d8f12900_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270d8f125e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d8f125e0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000270d8f12720_0, 0, 3;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v00000270d8f12900_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270d8f125e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d8f125e0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 89 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000270d90ae770;
T_3 ;
    %delay 4, 0;
    %load/vec4 v00000270d8f124a0_0;
    %inv;
    %store/vec4 v00000270d8f124a0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg_file_tb.v";
    "./reg_file.v";
