module register_unit (input logic clk,
							 input logic [3:0]a1,
							 input logic [3:0]a2,
							 input logic [3:0]a3,
							 input logic [15:0]wd3,
							 input logic [15:0]r15,
							 input logic we3,
							 output logic [15:0]rd1,
							 output logic [15:0]rd2);
							
logic [31:0]register[15:0];
							
always @ (posedge clk) begin
	if (wd3 == 1) begin
		register[a3] = wd3;
	end
	
end

	assign rd1 = (a1 == 4'b1111) ? r15 : register[a1];
	assign rd2 = (a2 == 4'b1111) ? r15 : register[a2];						
						
endmodule