// Seed: 1729319774
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout supply0 id_3;
  inout supply1 id_2;
  output wire id_1;
  assign id_3 = 1'b0;
  assign id_2 = 1'd0;
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1,
    input  tri0  id_2,
    input  wor   id_3,
    output logic id_4,
    output uwire id_5,
    input  uwire id_6
);
  wire id_8 = id_6;
  initial begin : LABEL_0
    id_0 = 1;
  end
  assign id_5 = 1;
  initial begin : LABEL_1
    id_0 = id_3;
  end
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  wor id_9 = -1;
  always @(-1 or posedge id_3) begin : LABEL_2
    id_4 = -1;
  end
  wire id_10 = id_6;
  always_comb @(posedge -1 or posedge id_9);
  logic [1 'h0 : 1] id_11 = id_3;
endmodule
