<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="blaze_dlmb_bram_if_cntlr_2_synth_1" LaunchDir="H:/FPGA/VGA/blase/blase.runs/blaze_dlmb_bram_if_cntlr_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blaze_axi_gpio_0_0_synth_1" LaunchDir="H:/FPGA/VGA/blase/blase.runs/blaze_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blaze_axi_uartlite_0_0_synth_1" LaunchDir="H:/FPGA/VGA/blase/blase.runs/blaze_axi_uartlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blaze_mdm_1_1_synth_1" LaunchDir="H:/FPGA/VGA/blase/blase.runs/blaze_mdm_1_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blaze_clk_wiz_1_1_synth_1" LaunchDir="H:/FPGA/VGA/blase/blase.runs/blaze_clk_wiz_1_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blaze_microblaze_0_1_synth_1" LaunchDir="H:/FPGA/VGA/blase/blase.runs/blaze_microblaze_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blaze_rst_clk_wiz_1_100M_1_synth_1" LaunchDir="H:/FPGA/VGA/blase/blase.runs/blaze_rst_clk_wiz_1_100M_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blaze_processing_system7_0_1_synth_1" LaunchDir="H:/FPGA/VGA/blase/blase.runs/blaze_processing_system7_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blaze_xlconstant_0_0_synth_1" LaunchDir="H:/FPGA/VGA/blase/blase.runs/blaze_xlconstant_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blaze_rst_ps7_0_100M_0_synth_1" LaunchDir="H:/FPGA/VGA/blase/blase.runs/blaze_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="blaze_rst_clk_wiz_1_100M_1_synth_1"/>
	</Run>
	<Run Id="blaze_xbar_0_synth_1" LaunchDir="H:/FPGA/VGA/blase/blase.runs/blaze_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blaze_ilmb_bram_if_cntlr_2_synth_1" LaunchDir="H:/FPGA/VGA/blase/blase.runs/blaze_ilmb_bram_if_cntlr_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blaze_auto_pc_0_synth_1" LaunchDir="H:/FPGA/VGA/blase/blase.runs/blaze_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blaze_lmb_bram_2_synth_1" LaunchDir="H:/FPGA/VGA/blase/blase.runs/blaze_lmb_bram_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blaze_auto_cc_0_synth_1" LaunchDir="H:/FPGA/VGA/blase/blase.runs/blaze_auto_cc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="H:/FPGA/VGA/blase/blase.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="blaze_dlmb_bram_if_cntlr_2_synth_1"/>
		<Parent Id="blaze_axi_gpio_0_0_synth_1"/>
		<Parent Id="blaze_axi_uartlite_0_0_synth_1"/>
		<Parent Id="blaze_mdm_1_1_synth_1"/>
		<Parent Id="blaze_clk_wiz_1_1_synth_1"/>
		<Parent Id="blaze_microblaze_0_1_synth_1"/>
		<Parent Id="blaze_rst_clk_wiz_1_100M_1_synth_1"/>
		<Parent Id="blaze_processing_system7_0_1_synth_1"/>
		<Parent Id="blaze_xlconstant_0_0_synth_1"/>
		<Parent Id="blaze_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="blaze_xbar_0_synth_1"/>
		<Parent Id="blaze_ilmb_bram_if_cntlr_2_synth_1"/>
		<Parent Id="blaze_auto_pc_0_synth_1"/>
		<Parent Id="blaze_lmb_bram_2_synth_1"/>
		<Parent Id="blaze_auto_cc_0_synth_1"/>
	</Run>
</Runs>

