
lcd16x2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ce4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08002df0  08002df0  00012df0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e7c  08002e7c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002e7c  08002e7c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002e7c  08002e7c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e7c  08002e7c  00012e7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e80  08002e80  00012e80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002e84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000cc  20000070  08002ef4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000013c  08002ef4  0002013c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000828d  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016a3  00000000  00000000  00028326  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000910  00000000  00000000  000299d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008a0  00000000  00000000  0002a2e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001731d  00000000  00000000  0002ab80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a8ca  00000000  00000000  00041e9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000848c8  00000000  00000000  0004c767  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d102f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028ec  00000000  00000000  000d1080  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002dd8 	.word	0x08002dd8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002dd8 	.word	0x08002dd8

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD (0x3F << 1)  // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b086      	sub	sp, #24
 8000160:	af02      	add	r7, sp, #8
 8000162:	4603      	mov	r3, r0
 8000164:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000166:	79fb      	ldrb	r3, [r7, #7]
 8000168:	f023 030f 	bic.w	r3, r3, #15
 800016c:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 800016e:	79fb      	ldrb	r3, [r7, #7]
 8000170:	011b      	lsls	r3, r3, #4
 8000172:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000174:	7bfb      	ldrb	r3, [r7, #15]
 8000176:	f043 030c 	orr.w	r3, r3, #12
 800017a:	b2db      	uxtb	r3, r3
 800017c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 800017e:	7bfb      	ldrb	r3, [r7, #15]
 8000180:	f043 0308 	orr.w	r3, r3, #8
 8000184:	b2db      	uxtb	r3, r3
 8000186:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000188:	7bbb      	ldrb	r3, [r7, #14]
 800018a:	f043 030c 	orr.w	r3, r3, #12
 800018e:	b2db      	uxtb	r3, r3
 8000190:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000192:	7bbb      	ldrb	r3, [r7, #14]
 8000194:	f043 0308 	orr.w	r3, r3, #8
 8000198:	b2db      	uxtb	r3, r3
 800019a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 800019c:	f107 0208 	add.w	r2, r7, #8
 80001a0:	2364      	movs	r3, #100	; 0x64
 80001a2:	9300      	str	r3, [sp, #0]
 80001a4:	2304      	movs	r3, #4
 80001a6:	217e      	movs	r1, #126	; 0x7e
 80001a8:	4803      	ldr	r0, [pc, #12]	; (80001b8 <lcd_send_cmd+0x5c>)
 80001aa:	f000 ff4f 	bl	800104c <HAL_I2C_Master_Transmit>
}
 80001ae:	bf00      	nop
 80001b0:	3710      	adds	r7, #16
 80001b2:	46bd      	mov	sp, r7
 80001b4:	bd80      	pop	{r7, pc}
 80001b6:	bf00      	nop
 80001b8:	2000008c 	.word	0x2000008c

080001bc <lcd_send_data>:

void lcd_send_data (char data)
{
 80001bc:	b580      	push	{r7, lr}
 80001be:	b086      	sub	sp, #24
 80001c0:	af02      	add	r7, sp, #8
 80001c2:	4603      	mov	r3, r0
 80001c4:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 80001c6:	79fb      	ldrb	r3, [r7, #7]
 80001c8:	f023 030f 	bic.w	r3, r3, #15
 80001cc:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 80001ce:	79fb      	ldrb	r3, [r7, #7]
 80001d0:	011b      	lsls	r3, r3, #4
 80001d2:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 80001d4:	7bfb      	ldrb	r3, [r7, #15]
 80001d6:	f043 030d 	orr.w	r3, r3, #13
 80001da:	b2db      	uxtb	r3, r3
 80001dc:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 80001de:	7bfb      	ldrb	r3, [r7, #15]
 80001e0:	f043 0309 	orr.w	r3, r3, #9
 80001e4:	b2db      	uxtb	r3, r3
 80001e6:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 80001e8:	7bbb      	ldrb	r3, [r7, #14]
 80001ea:	f043 030d 	orr.w	r3, r3, #13
 80001ee:	b2db      	uxtb	r3, r3
 80001f0:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 80001f2:	7bbb      	ldrb	r3, [r7, #14]
 80001f4:	f043 0309 	orr.w	r3, r3, #9
 80001f8:	b2db      	uxtb	r3, r3
 80001fa:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80001fc:	f107 0208 	add.w	r2, r7, #8
 8000200:	2364      	movs	r3, #100	; 0x64
 8000202:	9300      	str	r3, [sp, #0]
 8000204:	2304      	movs	r3, #4
 8000206:	217e      	movs	r1, #126	; 0x7e
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <lcd_send_data+0x5c>)
 800020a:	f000 ff1f 	bl	800104c <HAL_I2C_Master_Transmit>
}
 800020e:	bf00      	nop
 8000210:	3710      	adds	r7, #16
 8000212:	46bd      	mov	sp, r7
 8000214:	bd80      	pop	{r7, pc}
 8000216:	bf00      	nop
 8000218:	2000008c 	.word	0x2000008c

0800021c <lcd_init>:

void lcd_init (void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x33); /* set 4-bits interface */
 8000220:	2033      	movs	r0, #51	; 0x33
 8000222:	f7ff ff9b 	bl	800015c <lcd_send_cmd>
	lcd_send_cmd (0x32);
 8000226:	2032      	movs	r0, #50	; 0x32
 8000228:	f7ff ff98 	bl	800015c <lcd_send_cmd>
	HAL_Delay(50);
 800022c:	2032      	movs	r0, #50	; 0x32
 800022e:	f000 fb3d 	bl	80008ac <HAL_Delay>
	lcd_send_cmd (0x28); /* start to set LCD function */
 8000232:	2028      	movs	r0, #40	; 0x28
 8000234:	f7ff ff92 	bl	800015c <lcd_send_cmd>
	HAL_Delay(50);
 8000238:	2032      	movs	r0, #50	; 0x32
 800023a:	f000 fb37 	bl	80008ac <HAL_Delay>
	lcd_send_cmd (0x01); /* clear display */
 800023e:	2001      	movs	r0, #1
 8000240:	f7ff ff8c 	bl	800015c <lcd_send_cmd>
	HAL_Delay(50);
 8000244:	2032      	movs	r0, #50	; 0x32
 8000246:	f000 fb31 	bl	80008ac <HAL_Delay>
	lcd_send_cmd (0x06); /* set entry mode */
 800024a:	2006      	movs	r0, #6
 800024c:	f7ff ff86 	bl	800015c <lcd_send_cmd>
	HAL_Delay(50);
 8000250:	2032      	movs	r0, #50	; 0x32
 8000252:	f000 fb2b 	bl	80008ac <HAL_Delay>
	lcd_send_cmd (0x0c); /* set display to on */	
 8000256:	200c      	movs	r0, #12
 8000258:	f7ff ff80 	bl	800015c <lcd_send_cmd>
	HAL_Delay(50);
 800025c:	2032      	movs	r0, #50	; 0x32
 800025e:	f000 fb25 	bl	80008ac <HAL_Delay>
	lcd_send_cmd (0x02); /* move cursor to home and set data address to 0 */
 8000262:	2002      	movs	r0, #2
 8000264:	f7ff ff7a 	bl	800015c <lcd_send_cmd>
	HAL_Delay(50);
 8000268:	2032      	movs	r0, #50	; 0x32
 800026a:	f000 fb1f 	bl	80008ac <HAL_Delay>
	lcd_send_cmd (0x80);
 800026e:	2080      	movs	r0, #128	; 0x80
 8000270:	f7ff ff74 	bl	800015c <lcd_send_cmd>
}
 8000274:	bf00      	nop
 8000276:	bd80      	pop	{r7, pc}

08000278 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	b082      	sub	sp, #8
 800027c:	af00      	add	r7, sp, #0
 800027e:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8000280:	e006      	b.n	8000290 <lcd_send_string+0x18>
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	1c5a      	adds	r2, r3, #1
 8000286:	607a      	str	r2, [r7, #4]
 8000288:	781b      	ldrb	r3, [r3, #0]
 800028a:	4618      	mov	r0, r3
 800028c:	f7ff ff96 	bl	80001bc <lcd_send_data>
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	781b      	ldrb	r3, [r3, #0]
 8000294:	2b00      	cmp	r3, #0
 8000296:	d1f4      	bne.n	8000282 <lcd_send_string+0xa>
}
 8000298:	bf00      	nop
 800029a:	bf00      	nop
 800029c:	3708      	adds	r7, #8
 800029e:	46bd      	mov	sp, r7
 80002a0:	bd80      	pop	{r7, pc}
	...

080002a4 <I2C_Scan>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void I2C_Scan() {
 80002a4:	b5b0      	push	{r4, r5, r7, lr}
 80002a6:	b098      	sub	sp, #96	; 0x60
 80002a8:	af00      	add	r7, sp, #0
    char info[] = "Scanning I2C bus...\r\n";
 80002aa:	4b2b      	ldr	r3, [pc, #172]	; (8000358 <I2C_Scan+0xb4>)
 80002ac:	f107 0444 	add.w	r4, r7, #68	; 0x44
 80002b0:	461d      	mov	r5, r3
 80002b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002b6:	e895 0003 	ldmia.w	r5, {r0, r1}
 80002ba:	6020      	str	r0, [r4, #0]
 80002bc:	3404      	adds	r4, #4
 80002be:	8021      	strh	r1, [r4, #0]
    HAL_UART_Transmit(&huart2, (uint8_t*)info, strlen(info), HAL_MAX_DELAY);
 80002c0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80002c4:	4618      	mov	r0, r3
 80002c6:	f7ff ff41 	bl	800014c <strlen>
 80002ca:	4603      	mov	r3, r0
 80002cc:	b29a      	uxth	r2, r3
 80002ce:	f107 0144 	add.w	r1, r7, #68	; 0x44
 80002d2:	f04f 33ff 	mov.w	r3, #4294967295
 80002d6:	4821      	ldr	r0, [pc, #132]	; (800035c <I2C_Scan+0xb8>)
 80002d8:	f001 ff53 	bl	8002182 <HAL_UART_Transmit>

    HAL_StatusTypeDef res;
    for(uint16_t i = 0; i < 128; i++) {
 80002dc:	2300      	movs	r3, #0
 80002de:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 80002e2:	e02f      	b.n	8000344 <I2C_Scan+0xa0>
        res = HAL_I2C_IsDeviceReady(&hi2c1, i << 1, 1, 10);
 80002e4:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80002e8:	005b      	lsls	r3, r3, #1
 80002ea:	b299      	uxth	r1, r3
 80002ec:	230a      	movs	r3, #10
 80002ee:	2201      	movs	r2, #1
 80002f0:	481b      	ldr	r0, [pc, #108]	; (8000360 <I2C_Scan+0xbc>)
 80002f2:	f000 ffa9 	bl	8001248 <HAL_I2C_IsDeviceReady>
 80002f6:	4603      	mov	r3, r0
 80002f8:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
        if(res == HAL_OK) {
 80002fc:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8000300:	2b00      	cmp	r3, #0
 8000302:	d113      	bne.n	800032c <I2C_Scan+0x88>
            char msg[64];
            snprintf(msg, sizeof(msg), "0x%02X", i);
 8000304:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8000308:	1d38      	adds	r0, r7, #4
 800030a:	4a16      	ldr	r2, [pc, #88]	; (8000364 <I2C_Scan+0xc0>)
 800030c:	2140      	movs	r1, #64	; 0x40
 800030e:	f002 f8d5 	bl	80024bc <sniprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000312:	1d3b      	adds	r3, r7, #4
 8000314:	4618      	mov	r0, r3
 8000316:	f7ff ff19 	bl	800014c <strlen>
 800031a:	4603      	mov	r3, r0
 800031c:	b29a      	uxth	r2, r3
 800031e:	1d39      	adds	r1, r7, #4
 8000320:	f04f 33ff 	mov.w	r3, #4294967295
 8000324:	480d      	ldr	r0, [pc, #52]	; (800035c <I2C_Scan+0xb8>)
 8000326:	f001 ff2c 	bl	8002182 <HAL_UART_Transmit>
 800032a:	e006      	b.n	800033a <I2C_Scan+0x96>
        } else {
            HAL_UART_Transmit(&huart2, (uint8_t*)".", 1, HAL_MAX_DELAY);
 800032c:	f04f 33ff 	mov.w	r3, #4294967295
 8000330:	2201      	movs	r2, #1
 8000332:	490d      	ldr	r1, [pc, #52]	; (8000368 <I2C_Scan+0xc4>)
 8000334:	4809      	ldr	r0, [pc, #36]	; (800035c <I2C_Scan+0xb8>)
 8000336:	f001 ff24 	bl	8002182 <HAL_UART_Transmit>
    for(uint16_t i = 0; i < 128; i++) {
 800033a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800033e:	3301      	adds	r3, #1
 8000340:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8000344:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8000348:	2b7f      	cmp	r3, #127	; 0x7f
 800034a:	d9cb      	bls.n	80002e4 <I2C_Scan+0x40>
        }
    }
}
 800034c:	bf00      	nop
 800034e:	bf00      	nop
 8000350:	3760      	adds	r7, #96	; 0x60
 8000352:	46bd      	mov	sp, r7
 8000354:	bdb0      	pop	{r4, r5, r7, pc}
 8000356:	bf00      	nop
 8000358:	08002dfc 	.word	0x08002dfc
 800035c:	200000e0 	.word	0x200000e0
 8000360:	2000008c 	.word	0x2000008c
 8000364:	08002df0 	.word	0x08002df0
 8000368:	08002df8 	.word	0x08002df8

0800036c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000370:	f000 fa3a 	bl	80007e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000374:	f000 f810 	bl	8000398 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000378:	f000 f8ac 	bl	80004d4 <MX_GPIO_Init>
  MX_I2C1_Init();
 800037c:	f000 f852 	bl	8000424 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000380:	f000 f87e 	bl	8000480 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  I2C_Scan();
 8000384:	f7ff ff8e 	bl	80002a4 <I2C_Scan>
  lcd_init();
 8000388:	f7ff ff48 	bl	800021c <lcd_init>
  lcd_send_string("dm world");
 800038c:	4801      	ldr	r0, [pc, #4]	; (8000394 <main+0x28>)
 800038e:	f7ff ff73 	bl	8000278 <lcd_send_string>
  while (1)
 8000392:	e7fe      	b.n	8000392 <main+0x26>
 8000394:	08002e14 	.word	0x08002e14

08000398 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	b090      	sub	sp, #64	; 0x40
 800039c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800039e:	f107 0318 	add.w	r3, r7, #24
 80003a2:	2228      	movs	r2, #40	; 0x28
 80003a4:	2100      	movs	r1, #0
 80003a6:	4618      	mov	r0, r3
 80003a8:	f002 f880 	bl	80024ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003ac:	1d3b      	adds	r3, r7, #4
 80003ae:	2200      	movs	r2, #0
 80003b0:	601a      	str	r2, [r3, #0]
 80003b2:	605a      	str	r2, [r3, #4]
 80003b4:	609a      	str	r2, [r3, #8]
 80003b6:	60da      	str	r2, [r3, #12]
 80003b8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80003ba:	2301      	movs	r3, #1
 80003bc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003c2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80003c4:	2300      	movs	r3, #0
 80003c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003c8:	2301      	movs	r3, #1
 80003ca:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003cc:	2302      	movs	r3, #2
 80003ce:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003d4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80003d6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80003da:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003dc:	f107 0318 	add.w	r3, r7, #24
 80003e0:	4618      	mov	r0, r3
 80003e2:	f001 fa67 	bl	80018b4 <HAL_RCC_OscConfig>
 80003e6:	4603      	mov	r3, r0
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d001      	beq.n	80003f0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80003ec:	f000 f8a0 	bl	8000530 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003f0:	230f      	movs	r3, #15
 80003f2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003f4:	2302      	movs	r3, #2
 80003f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003f8:	2300      	movs	r3, #0
 80003fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000400:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000402:	2300      	movs	r3, #0
 8000404:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000406:	1d3b      	adds	r3, r7, #4
 8000408:	2102      	movs	r1, #2
 800040a:	4618      	mov	r0, r3
 800040c:	f001 fcd4 	bl	8001db8 <HAL_RCC_ClockConfig>
 8000410:	4603      	mov	r3, r0
 8000412:	2b00      	cmp	r3, #0
 8000414:	d001      	beq.n	800041a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000416:	f000 f88b 	bl	8000530 <Error_Handler>
  }
}
 800041a:	bf00      	nop
 800041c:	3740      	adds	r7, #64	; 0x40
 800041e:	46bd      	mov	sp, r7
 8000420:	bd80      	pop	{r7, pc}
	...

08000424 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000428:	4b12      	ldr	r3, [pc, #72]	; (8000474 <MX_I2C1_Init+0x50>)
 800042a:	4a13      	ldr	r2, [pc, #76]	; (8000478 <MX_I2C1_Init+0x54>)
 800042c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800042e:	4b11      	ldr	r3, [pc, #68]	; (8000474 <MX_I2C1_Init+0x50>)
 8000430:	4a12      	ldr	r2, [pc, #72]	; (800047c <MX_I2C1_Init+0x58>)
 8000432:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000434:	4b0f      	ldr	r3, [pc, #60]	; (8000474 <MX_I2C1_Init+0x50>)
 8000436:	2200      	movs	r2, #0
 8000438:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800043a:	4b0e      	ldr	r3, [pc, #56]	; (8000474 <MX_I2C1_Init+0x50>)
 800043c:	2200      	movs	r2, #0
 800043e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000440:	4b0c      	ldr	r3, [pc, #48]	; (8000474 <MX_I2C1_Init+0x50>)
 8000442:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000446:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000448:	4b0a      	ldr	r3, [pc, #40]	; (8000474 <MX_I2C1_Init+0x50>)
 800044a:	2200      	movs	r2, #0
 800044c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800044e:	4b09      	ldr	r3, [pc, #36]	; (8000474 <MX_I2C1_Init+0x50>)
 8000450:	2200      	movs	r2, #0
 8000452:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000454:	4b07      	ldr	r3, [pc, #28]	; (8000474 <MX_I2C1_Init+0x50>)
 8000456:	2200      	movs	r2, #0
 8000458:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800045a:	4b06      	ldr	r3, [pc, #24]	; (8000474 <MX_I2C1_Init+0x50>)
 800045c:	2200      	movs	r2, #0
 800045e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000460:	4804      	ldr	r0, [pc, #16]	; (8000474 <MX_I2C1_Init+0x50>)
 8000462:	f000 fcaf 	bl	8000dc4 <HAL_I2C_Init>
 8000466:	4603      	mov	r3, r0
 8000468:	2b00      	cmp	r3, #0
 800046a:	d001      	beq.n	8000470 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800046c:	f000 f860 	bl	8000530 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000470:	bf00      	nop
 8000472:	bd80      	pop	{r7, pc}
 8000474:	2000008c 	.word	0x2000008c
 8000478:	40005400 	.word	0x40005400
 800047c:	000186a0 	.word	0x000186a0

08000480 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000484:	4b11      	ldr	r3, [pc, #68]	; (80004cc <MX_USART2_UART_Init+0x4c>)
 8000486:	4a12      	ldr	r2, [pc, #72]	; (80004d0 <MX_USART2_UART_Init+0x50>)
 8000488:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800048a:	4b10      	ldr	r3, [pc, #64]	; (80004cc <MX_USART2_UART_Init+0x4c>)
 800048c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000490:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000492:	4b0e      	ldr	r3, [pc, #56]	; (80004cc <MX_USART2_UART_Init+0x4c>)
 8000494:	2200      	movs	r2, #0
 8000496:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000498:	4b0c      	ldr	r3, [pc, #48]	; (80004cc <MX_USART2_UART_Init+0x4c>)
 800049a:	2200      	movs	r2, #0
 800049c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800049e:	4b0b      	ldr	r3, [pc, #44]	; (80004cc <MX_USART2_UART_Init+0x4c>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80004a4:	4b09      	ldr	r3, [pc, #36]	; (80004cc <MX_USART2_UART_Init+0x4c>)
 80004a6:	220c      	movs	r2, #12
 80004a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004aa:	4b08      	ldr	r3, [pc, #32]	; (80004cc <MX_USART2_UART_Init+0x4c>)
 80004ac:	2200      	movs	r2, #0
 80004ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80004b0:	4b06      	ldr	r3, [pc, #24]	; (80004cc <MX_USART2_UART_Init+0x4c>)
 80004b2:	2200      	movs	r2, #0
 80004b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80004b6:	4805      	ldr	r0, [pc, #20]	; (80004cc <MX_USART2_UART_Init+0x4c>)
 80004b8:	f001 fe16 	bl	80020e8 <HAL_UART_Init>
 80004bc:	4603      	mov	r3, r0
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d001      	beq.n	80004c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80004c2:	f000 f835 	bl	8000530 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80004c6:	bf00      	nop
 80004c8:	bd80      	pop	{r7, pc}
 80004ca:	bf00      	nop
 80004cc:	200000e0 	.word	0x200000e0
 80004d0:	40004400 	.word	0x40004400

080004d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004d4:	b480      	push	{r7}
 80004d6:	b085      	sub	sp, #20
 80004d8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80004da:	4b14      	ldr	r3, [pc, #80]	; (800052c <MX_GPIO_Init+0x58>)
 80004dc:	699b      	ldr	r3, [r3, #24]
 80004de:	4a13      	ldr	r2, [pc, #76]	; (800052c <MX_GPIO_Init+0x58>)
 80004e0:	f043 0320 	orr.w	r3, r3, #32
 80004e4:	6193      	str	r3, [r2, #24]
 80004e6:	4b11      	ldr	r3, [pc, #68]	; (800052c <MX_GPIO_Init+0x58>)
 80004e8:	699b      	ldr	r3, [r3, #24]
 80004ea:	f003 0320 	and.w	r3, r3, #32
 80004ee:	60fb      	str	r3, [r7, #12]
 80004f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004f2:	4b0e      	ldr	r3, [pc, #56]	; (800052c <MX_GPIO_Init+0x58>)
 80004f4:	699b      	ldr	r3, [r3, #24]
 80004f6:	4a0d      	ldr	r2, [pc, #52]	; (800052c <MX_GPIO_Init+0x58>)
 80004f8:	f043 0304 	orr.w	r3, r3, #4
 80004fc:	6193      	str	r3, [r2, #24]
 80004fe:	4b0b      	ldr	r3, [pc, #44]	; (800052c <MX_GPIO_Init+0x58>)
 8000500:	699b      	ldr	r3, [r3, #24]
 8000502:	f003 0304 	and.w	r3, r3, #4
 8000506:	60bb      	str	r3, [r7, #8]
 8000508:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800050a:	4b08      	ldr	r3, [pc, #32]	; (800052c <MX_GPIO_Init+0x58>)
 800050c:	699b      	ldr	r3, [r3, #24]
 800050e:	4a07      	ldr	r2, [pc, #28]	; (800052c <MX_GPIO_Init+0x58>)
 8000510:	f043 0308 	orr.w	r3, r3, #8
 8000514:	6193      	str	r3, [r2, #24]
 8000516:	4b05      	ldr	r3, [pc, #20]	; (800052c <MX_GPIO_Init+0x58>)
 8000518:	699b      	ldr	r3, [r3, #24]
 800051a:	f003 0308 	and.w	r3, r3, #8
 800051e:	607b      	str	r3, [r7, #4]
 8000520:	687b      	ldr	r3, [r7, #4]

}
 8000522:	bf00      	nop
 8000524:	3714      	adds	r7, #20
 8000526:	46bd      	mov	sp, r7
 8000528:	bc80      	pop	{r7}
 800052a:	4770      	bx	lr
 800052c:	40021000 	.word	0x40021000

08000530 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000530:	b480      	push	{r7}
 8000532:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000534:	b672      	cpsid	i
}
 8000536:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000538:	e7fe      	b.n	8000538 <Error_Handler+0x8>
	...

0800053c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800053c:	b480      	push	{r7}
 800053e:	b085      	sub	sp, #20
 8000540:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000542:	4b15      	ldr	r3, [pc, #84]	; (8000598 <HAL_MspInit+0x5c>)
 8000544:	699b      	ldr	r3, [r3, #24]
 8000546:	4a14      	ldr	r2, [pc, #80]	; (8000598 <HAL_MspInit+0x5c>)
 8000548:	f043 0301 	orr.w	r3, r3, #1
 800054c:	6193      	str	r3, [r2, #24]
 800054e:	4b12      	ldr	r3, [pc, #72]	; (8000598 <HAL_MspInit+0x5c>)
 8000550:	699b      	ldr	r3, [r3, #24]
 8000552:	f003 0301 	and.w	r3, r3, #1
 8000556:	60bb      	str	r3, [r7, #8]
 8000558:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800055a:	4b0f      	ldr	r3, [pc, #60]	; (8000598 <HAL_MspInit+0x5c>)
 800055c:	69db      	ldr	r3, [r3, #28]
 800055e:	4a0e      	ldr	r2, [pc, #56]	; (8000598 <HAL_MspInit+0x5c>)
 8000560:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000564:	61d3      	str	r3, [r2, #28]
 8000566:	4b0c      	ldr	r3, [pc, #48]	; (8000598 <HAL_MspInit+0x5c>)
 8000568:	69db      	ldr	r3, [r3, #28]
 800056a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800056e:	607b      	str	r3, [r7, #4]
 8000570:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000572:	4b0a      	ldr	r3, [pc, #40]	; (800059c <HAL_MspInit+0x60>)
 8000574:	685b      	ldr	r3, [r3, #4]
 8000576:	60fb      	str	r3, [r7, #12]
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800057e:	60fb      	str	r3, [r7, #12]
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000586:	60fb      	str	r3, [r7, #12]
 8000588:	4a04      	ldr	r2, [pc, #16]	; (800059c <HAL_MspInit+0x60>)
 800058a:	68fb      	ldr	r3, [r7, #12]
 800058c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800058e:	bf00      	nop
 8000590:	3714      	adds	r7, #20
 8000592:	46bd      	mov	sp, r7
 8000594:	bc80      	pop	{r7}
 8000596:	4770      	bx	lr
 8000598:	40021000 	.word	0x40021000
 800059c:	40010000 	.word	0x40010000

080005a0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b08a      	sub	sp, #40	; 0x28
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005a8:	f107 0314 	add.w	r3, r7, #20
 80005ac:	2200      	movs	r2, #0
 80005ae:	601a      	str	r2, [r3, #0]
 80005b0:	605a      	str	r2, [r3, #4]
 80005b2:	609a      	str	r2, [r3, #8]
 80005b4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	4a1d      	ldr	r2, [pc, #116]	; (8000630 <HAL_I2C_MspInit+0x90>)
 80005bc:	4293      	cmp	r3, r2
 80005be:	d132      	bne.n	8000626 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005c0:	4b1c      	ldr	r3, [pc, #112]	; (8000634 <HAL_I2C_MspInit+0x94>)
 80005c2:	699b      	ldr	r3, [r3, #24]
 80005c4:	4a1b      	ldr	r2, [pc, #108]	; (8000634 <HAL_I2C_MspInit+0x94>)
 80005c6:	f043 0308 	orr.w	r3, r3, #8
 80005ca:	6193      	str	r3, [r2, #24]
 80005cc:	4b19      	ldr	r3, [pc, #100]	; (8000634 <HAL_I2C_MspInit+0x94>)
 80005ce:	699b      	ldr	r3, [r3, #24]
 80005d0:	f003 0308 	and.w	r3, r3, #8
 80005d4:	613b      	str	r3, [r7, #16]
 80005d6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80005d8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80005dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80005de:	2312      	movs	r3, #18
 80005e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005e2:	2303      	movs	r3, #3
 80005e4:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005e6:	f107 0314 	add.w	r3, r7, #20
 80005ea:	4619      	mov	r1, r3
 80005ec:	4812      	ldr	r0, [pc, #72]	; (8000638 <HAL_I2C_MspInit+0x98>)
 80005ee:	f000 fa65 	bl	8000abc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80005f2:	4b12      	ldr	r3, [pc, #72]	; (800063c <HAL_I2C_MspInit+0x9c>)
 80005f4:	685b      	ldr	r3, [r3, #4]
 80005f6:	627b      	str	r3, [r7, #36]	; 0x24
 80005f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005fa:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80005fe:	627b      	str	r3, [r7, #36]	; 0x24
 8000600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000602:	f043 0302 	orr.w	r3, r3, #2
 8000606:	627b      	str	r3, [r7, #36]	; 0x24
 8000608:	4a0c      	ldr	r2, [pc, #48]	; (800063c <HAL_I2C_MspInit+0x9c>)
 800060a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800060c:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800060e:	4b09      	ldr	r3, [pc, #36]	; (8000634 <HAL_I2C_MspInit+0x94>)
 8000610:	69db      	ldr	r3, [r3, #28]
 8000612:	4a08      	ldr	r2, [pc, #32]	; (8000634 <HAL_I2C_MspInit+0x94>)
 8000614:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000618:	61d3      	str	r3, [r2, #28]
 800061a:	4b06      	ldr	r3, [pc, #24]	; (8000634 <HAL_I2C_MspInit+0x94>)
 800061c:	69db      	ldr	r3, [r3, #28]
 800061e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000622:	60fb      	str	r3, [r7, #12]
 8000624:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000626:	bf00      	nop
 8000628:	3728      	adds	r7, #40	; 0x28
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	40005400 	.word	0x40005400
 8000634:	40021000 	.word	0x40021000
 8000638:	40010c00 	.word	0x40010c00
 800063c:	40010000 	.word	0x40010000

08000640 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b088      	sub	sp, #32
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000648:	f107 0310 	add.w	r3, r7, #16
 800064c:	2200      	movs	r2, #0
 800064e:	601a      	str	r2, [r3, #0]
 8000650:	605a      	str	r2, [r3, #4]
 8000652:	609a      	str	r2, [r3, #8]
 8000654:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	4a1b      	ldr	r2, [pc, #108]	; (80006c8 <HAL_UART_MspInit+0x88>)
 800065c:	4293      	cmp	r3, r2
 800065e:	d12f      	bne.n	80006c0 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000660:	4b1a      	ldr	r3, [pc, #104]	; (80006cc <HAL_UART_MspInit+0x8c>)
 8000662:	69db      	ldr	r3, [r3, #28]
 8000664:	4a19      	ldr	r2, [pc, #100]	; (80006cc <HAL_UART_MspInit+0x8c>)
 8000666:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800066a:	61d3      	str	r3, [r2, #28]
 800066c:	4b17      	ldr	r3, [pc, #92]	; (80006cc <HAL_UART_MspInit+0x8c>)
 800066e:	69db      	ldr	r3, [r3, #28]
 8000670:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000674:	60fb      	str	r3, [r7, #12]
 8000676:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000678:	4b14      	ldr	r3, [pc, #80]	; (80006cc <HAL_UART_MspInit+0x8c>)
 800067a:	699b      	ldr	r3, [r3, #24]
 800067c:	4a13      	ldr	r2, [pc, #76]	; (80006cc <HAL_UART_MspInit+0x8c>)
 800067e:	f043 0304 	orr.w	r3, r3, #4
 8000682:	6193      	str	r3, [r2, #24]
 8000684:	4b11      	ldr	r3, [pc, #68]	; (80006cc <HAL_UART_MspInit+0x8c>)
 8000686:	699b      	ldr	r3, [r3, #24]
 8000688:	f003 0304 	and.w	r3, r3, #4
 800068c:	60bb      	str	r3, [r7, #8]
 800068e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000690:	2304      	movs	r3, #4
 8000692:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000694:	2302      	movs	r3, #2
 8000696:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000698:	2303      	movs	r3, #3
 800069a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800069c:	f107 0310 	add.w	r3, r7, #16
 80006a0:	4619      	mov	r1, r3
 80006a2:	480b      	ldr	r0, [pc, #44]	; (80006d0 <HAL_UART_MspInit+0x90>)
 80006a4:	f000 fa0a 	bl	8000abc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80006a8:	2308      	movs	r3, #8
 80006aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006ac:	2300      	movs	r3, #0
 80006ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b0:	2300      	movs	r3, #0
 80006b2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006b4:	f107 0310 	add.w	r3, r7, #16
 80006b8:	4619      	mov	r1, r3
 80006ba:	4805      	ldr	r0, [pc, #20]	; (80006d0 <HAL_UART_MspInit+0x90>)
 80006bc:	f000 f9fe 	bl	8000abc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80006c0:	bf00      	nop
 80006c2:	3720      	adds	r7, #32
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}
 80006c8:	40004400 	.word	0x40004400
 80006cc:	40021000 	.word	0x40021000
 80006d0:	40010800 	.word	0x40010800

080006d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006d8:	e7fe      	b.n	80006d8 <NMI_Handler+0x4>

080006da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006da:	b480      	push	{r7}
 80006dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006de:	e7fe      	b.n	80006de <HardFault_Handler+0x4>

080006e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006e4:	e7fe      	b.n	80006e4 <MemManage_Handler+0x4>

080006e6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006e6:	b480      	push	{r7}
 80006e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006ea:	e7fe      	b.n	80006ea <BusFault_Handler+0x4>

080006ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006f0:	e7fe      	b.n	80006f0 <UsageFault_Handler+0x4>

080006f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006f2:	b480      	push	{r7}
 80006f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006f6:	bf00      	nop
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bc80      	pop	{r7}
 80006fc:	4770      	bx	lr

080006fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006fe:	b480      	push	{r7}
 8000700:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000702:	bf00      	nop
 8000704:	46bd      	mov	sp, r7
 8000706:	bc80      	pop	{r7}
 8000708:	4770      	bx	lr

0800070a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800070a:	b480      	push	{r7}
 800070c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800070e:	bf00      	nop
 8000710:	46bd      	mov	sp, r7
 8000712:	bc80      	pop	{r7}
 8000714:	4770      	bx	lr

08000716 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000716:	b580      	push	{r7, lr}
 8000718:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800071a:	f000 f8ab 	bl	8000874 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800071e:	bf00      	nop
 8000720:	bd80      	pop	{r7, pc}
	...

08000724 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b086      	sub	sp, #24
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800072c:	4a14      	ldr	r2, [pc, #80]	; (8000780 <_sbrk+0x5c>)
 800072e:	4b15      	ldr	r3, [pc, #84]	; (8000784 <_sbrk+0x60>)
 8000730:	1ad3      	subs	r3, r2, r3
 8000732:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000734:	697b      	ldr	r3, [r7, #20]
 8000736:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000738:	4b13      	ldr	r3, [pc, #76]	; (8000788 <_sbrk+0x64>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	2b00      	cmp	r3, #0
 800073e:	d102      	bne.n	8000746 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000740:	4b11      	ldr	r3, [pc, #68]	; (8000788 <_sbrk+0x64>)
 8000742:	4a12      	ldr	r2, [pc, #72]	; (800078c <_sbrk+0x68>)
 8000744:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000746:	4b10      	ldr	r3, [pc, #64]	; (8000788 <_sbrk+0x64>)
 8000748:	681a      	ldr	r2, [r3, #0]
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	4413      	add	r3, r2
 800074e:	693a      	ldr	r2, [r7, #16]
 8000750:	429a      	cmp	r2, r3
 8000752:	d207      	bcs.n	8000764 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000754:	f001 fe80 	bl	8002458 <__errno>
 8000758:	4603      	mov	r3, r0
 800075a:	220c      	movs	r2, #12
 800075c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800075e:	f04f 33ff 	mov.w	r3, #4294967295
 8000762:	e009      	b.n	8000778 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000764:	4b08      	ldr	r3, [pc, #32]	; (8000788 <_sbrk+0x64>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800076a:	4b07      	ldr	r3, [pc, #28]	; (8000788 <_sbrk+0x64>)
 800076c:	681a      	ldr	r2, [r3, #0]
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	4413      	add	r3, r2
 8000772:	4a05      	ldr	r2, [pc, #20]	; (8000788 <_sbrk+0x64>)
 8000774:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000776:	68fb      	ldr	r3, [r7, #12]
}
 8000778:	4618      	mov	r0, r3
 800077a:	3718      	adds	r7, #24
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}
 8000780:	20005000 	.word	0x20005000
 8000784:	00000400 	.word	0x00000400
 8000788:	20000124 	.word	0x20000124
 800078c:	20000140 	.word	0x20000140

08000790 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000794:	bf00      	nop
 8000796:	46bd      	mov	sp, r7
 8000798:	bc80      	pop	{r7}
 800079a:	4770      	bx	lr

0800079c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800079c:	480c      	ldr	r0, [pc, #48]	; (80007d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800079e:	490d      	ldr	r1, [pc, #52]	; (80007d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80007a0:	4a0d      	ldr	r2, [pc, #52]	; (80007d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80007a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007a4:	e002      	b.n	80007ac <LoopCopyDataInit>

080007a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007aa:	3304      	adds	r3, #4

080007ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007b0:	d3f9      	bcc.n	80007a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007b2:	4a0a      	ldr	r2, [pc, #40]	; (80007dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80007b4:	4c0a      	ldr	r4, [pc, #40]	; (80007e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80007b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007b8:	e001      	b.n	80007be <LoopFillZerobss>

080007ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007bc:	3204      	adds	r2, #4

080007be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007c0:	d3fb      	bcc.n	80007ba <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80007c2:	f7ff ffe5 	bl	8000790 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80007c6:	f001 fe4d 	bl	8002464 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007ca:	f7ff fdcf 	bl	800036c <main>
  bx lr
 80007ce:	4770      	bx	lr
  ldr r0, =_sdata
 80007d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007d4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80007d8:	08002e84 	.word	0x08002e84
  ldr r2, =_sbss
 80007dc:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80007e0:	2000013c 	.word	0x2000013c

080007e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007e4:	e7fe      	b.n	80007e4 <ADC1_2_IRQHandler>
	...

080007e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007ec:	4b08      	ldr	r3, [pc, #32]	; (8000810 <HAL_Init+0x28>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	4a07      	ldr	r2, [pc, #28]	; (8000810 <HAL_Init+0x28>)
 80007f2:	f043 0310 	orr.w	r3, r3, #16
 80007f6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007f8:	2003      	movs	r0, #3
 80007fa:	f000 f92b 	bl	8000a54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007fe:	200f      	movs	r0, #15
 8000800:	f000 f808 	bl	8000814 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000804:	f7ff fe9a 	bl	800053c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000808:	2300      	movs	r3, #0
}
 800080a:	4618      	mov	r0, r3
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	40022000 	.word	0x40022000

08000814 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800081c:	4b12      	ldr	r3, [pc, #72]	; (8000868 <HAL_InitTick+0x54>)
 800081e:	681a      	ldr	r2, [r3, #0]
 8000820:	4b12      	ldr	r3, [pc, #72]	; (800086c <HAL_InitTick+0x58>)
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	4619      	mov	r1, r3
 8000826:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800082a:	fbb3 f3f1 	udiv	r3, r3, r1
 800082e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000832:	4618      	mov	r0, r3
 8000834:	f000 f935 	bl	8000aa2 <HAL_SYSTICK_Config>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800083e:	2301      	movs	r3, #1
 8000840:	e00e      	b.n	8000860 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	2b0f      	cmp	r3, #15
 8000846:	d80a      	bhi.n	800085e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000848:	2200      	movs	r2, #0
 800084a:	6879      	ldr	r1, [r7, #4]
 800084c:	f04f 30ff 	mov.w	r0, #4294967295
 8000850:	f000 f90b 	bl	8000a6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000854:	4a06      	ldr	r2, [pc, #24]	; (8000870 <HAL_InitTick+0x5c>)
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800085a:	2300      	movs	r3, #0
 800085c:	e000      	b.n	8000860 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800085e:	2301      	movs	r3, #1
}
 8000860:	4618      	mov	r0, r3
 8000862:	3708      	adds	r7, #8
 8000864:	46bd      	mov	sp, r7
 8000866:	bd80      	pop	{r7, pc}
 8000868:	20000000 	.word	0x20000000
 800086c:	20000008 	.word	0x20000008
 8000870:	20000004 	.word	0x20000004

08000874 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000878:	4b05      	ldr	r3, [pc, #20]	; (8000890 <HAL_IncTick+0x1c>)
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	461a      	mov	r2, r3
 800087e:	4b05      	ldr	r3, [pc, #20]	; (8000894 <HAL_IncTick+0x20>)
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	4413      	add	r3, r2
 8000884:	4a03      	ldr	r2, [pc, #12]	; (8000894 <HAL_IncTick+0x20>)
 8000886:	6013      	str	r3, [r2, #0]
}
 8000888:	bf00      	nop
 800088a:	46bd      	mov	sp, r7
 800088c:	bc80      	pop	{r7}
 800088e:	4770      	bx	lr
 8000890:	20000008 	.word	0x20000008
 8000894:	20000128 	.word	0x20000128

08000898 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
  return uwTick;
 800089c:	4b02      	ldr	r3, [pc, #8]	; (80008a8 <HAL_GetTick+0x10>)
 800089e:	681b      	ldr	r3, [r3, #0]
}
 80008a0:	4618      	mov	r0, r3
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bc80      	pop	{r7}
 80008a6:	4770      	bx	lr
 80008a8:	20000128 	.word	0x20000128

080008ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b084      	sub	sp, #16
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008b4:	f7ff fff0 	bl	8000898 <HAL_GetTick>
 80008b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008c4:	d005      	beq.n	80008d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80008c6:	4b0a      	ldr	r3, [pc, #40]	; (80008f0 <HAL_Delay+0x44>)
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	461a      	mov	r2, r3
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	4413      	add	r3, r2
 80008d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80008d2:	bf00      	nop
 80008d4:	f7ff ffe0 	bl	8000898 <HAL_GetTick>
 80008d8:	4602      	mov	r2, r0
 80008da:	68bb      	ldr	r3, [r7, #8]
 80008dc:	1ad3      	subs	r3, r2, r3
 80008de:	68fa      	ldr	r2, [r7, #12]
 80008e0:	429a      	cmp	r2, r3
 80008e2:	d8f7      	bhi.n	80008d4 <HAL_Delay+0x28>
  {
  }
}
 80008e4:	bf00      	nop
 80008e6:	bf00      	nop
 80008e8:	3710      	adds	r7, #16
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	20000008 	.word	0x20000008

080008f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008f4:	b480      	push	{r7}
 80008f6:	b085      	sub	sp, #20
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	f003 0307 	and.w	r3, r3, #7
 8000902:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000904:	4b0c      	ldr	r3, [pc, #48]	; (8000938 <__NVIC_SetPriorityGrouping+0x44>)
 8000906:	68db      	ldr	r3, [r3, #12]
 8000908:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800090a:	68ba      	ldr	r2, [r7, #8]
 800090c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000910:	4013      	ands	r3, r2
 8000912:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000918:	68bb      	ldr	r3, [r7, #8]
 800091a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800091c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000920:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000924:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000926:	4a04      	ldr	r2, [pc, #16]	; (8000938 <__NVIC_SetPriorityGrouping+0x44>)
 8000928:	68bb      	ldr	r3, [r7, #8]
 800092a:	60d3      	str	r3, [r2, #12]
}
 800092c:	bf00      	nop
 800092e:	3714      	adds	r7, #20
 8000930:	46bd      	mov	sp, r7
 8000932:	bc80      	pop	{r7}
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop
 8000938:	e000ed00 	.word	0xe000ed00

0800093c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000940:	4b04      	ldr	r3, [pc, #16]	; (8000954 <__NVIC_GetPriorityGrouping+0x18>)
 8000942:	68db      	ldr	r3, [r3, #12]
 8000944:	0a1b      	lsrs	r3, r3, #8
 8000946:	f003 0307 	and.w	r3, r3, #7
}
 800094a:	4618      	mov	r0, r3
 800094c:	46bd      	mov	sp, r7
 800094e:	bc80      	pop	{r7}
 8000950:	4770      	bx	lr
 8000952:	bf00      	nop
 8000954:	e000ed00 	.word	0xe000ed00

08000958 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000958:	b480      	push	{r7}
 800095a:	b083      	sub	sp, #12
 800095c:	af00      	add	r7, sp, #0
 800095e:	4603      	mov	r3, r0
 8000960:	6039      	str	r1, [r7, #0]
 8000962:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000964:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000968:	2b00      	cmp	r3, #0
 800096a:	db0a      	blt.n	8000982 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	b2da      	uxtb	r2, r3
 8000970:	490c      	ldr	r1, [pc, #48]	; (80009a4 <__NVIC_SetPriority+0x4c>)
 8000972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000976:	0112      	lsls	r2, r2, #4
 8000978:	b2d2      	uxtb	r2, r2
 800097a:	440b      	add	r3, r1
 800097c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000980:	e00a      	b.n	8000998 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	b2da      	uxtb	r2, r3
 8000986:	4908      	ldr	r1, [pc, #32]	; (80009a8 <__NVIC_SetPriority+0x50>)
 8000988:	79fb      	ldrb	r3, [r7, #7]
 800098a:	f003 030f 	and.w	r3, r3, #15
 800098e:	3b04      	subs	r3, #4
 8000990:	0112      	lsls	r2, r2, #4
 8000992:	b2d2      	uxtb	r2, r2
 8000994:	440b      	add	r3, r1
 8000996:	761a      	strb	r2, [r3, #24]
}
 8000998:	bf00      	nop
 800099a:	370c      	adds	r7, #12
 800099c:	46bd      	mov	sp, r7
 800099e:	bc80      	pop	{r7}
 80009a0:	4770      	bx	lr
 80009a2:	bf00      	nop
 80009a4:	e000e100 	.word	0xe000e100
 80009a8:	e000ed00 	.word	0xe000ed00

080009ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b089      	sub	sp, #36	; 0x24
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	60f8      	str	r0, [r7, #12]
 80009b4:	60b9      	str	r1, [r7, #8]
 80009b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	f003 0307 	and.w	r3, r3, #7
 80009be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009c0:	69fb      	ldr	r3, [r7, #28]
 80009c2:	f1c3 0307 	rsb	r3, r3, #7
 80009c6:	2b04      	cmp	r3, #4
 80009c8:	bf28      	it	cs
 80009ca:	2304      	movcs	r3, #4
 80009cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009ce:	69fb      	ldr	r3, [r7, #28]
 80009d0:	3304      	adds	r3, #4
 80009d2:	2b06      	cmp	r3, #6
 80009d4:	d902      	bls.n	80009dc <NVIC_EncodePriority+0x30>
 80009d6:	69fb      	ldr	r3, [r7, #28]
 80009d8:	3b03      	subs	r3, #3
 80009da:	e000      	b.n	80009de <NVIC_EncodePriority+0x32>
 80009dc:	2300      	movs	r3, #0
 80009de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009e0:	f04f 32ff 	mov.w	r2, #4294967295
 80009e4:	69bb      	ldr	r3, [r7, #24]
 80009e6:	fa02 f303 	lsl.w	r3, r2, r3
 80009ea:	43da      	mvns	r2, r3
 80009ec:	68bb      	ldr	r3, [r7, #8]
 80009ee:	401a      	ands	r2, r3
 80009f0:	697b      	ldr	r3, [r7, #20]
 80009f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009f4:	f04f 31ff 	mov.w	r1, #4294967295
 80009f8:	697b      	ldr	r3, [r7, #20]
 80009fa:	fa01 f303 	lsl.w	r3, r1, r3
 80009fe:	43d9      	mvns	r1, r3
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a04:	4313      	orrs	r3, r2
         );
}
 8000a06:	4618      	mov	r0, r3
 8000a08:	3724      	adds	r7, #36	; 0x24
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bc80      	pop	{r7}
 8000a0e:	4770      	bx	lr

08000a10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	3b01      	subs	r3, #1
 8000a1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a20:	d301      	bcc.n	8000a26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a22:	2301      	movs	r3, #1
 8000a24:	e00f      	b.n	8000a46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a26:	4a0a      	ldr	r2, [pc, #40]	; (8000a50 <SysTick_Config+0x40>)
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	3b01      	subs	r3, #1
 8000a2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a2e:	210f      	movs	r1, #15
 8000a30:	f04f 30ff 	mov.w	r0, #4294967295
 8000a34:	f7ff ff90 	bl	8000958 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a38:	4b05      	ldr	r3, [pc, #20]	; (8000a50 <SysTick_Config+0x40>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a3e:	4b04      	ldr	r3, [pc, #16]	; (8000a50 <SysTick_Config+0x40>)
 8000a40:	2207      	movs	r2, #7
 8000a42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a44:	2300      	movs	r3, #0
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	3708      	adds	r7, #8
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	e000e010 	.word	0xe000e010

08000a54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a5c:	6878      	ldr	r0, [r7, #4]
 8000a5e:	f7ff ff49 	bl	80008f4 <__NVIC_SetPriorityGrouping>
}
 8000a62:	bf00      	nop
 8000a64:	3708      	adds	r7, #8
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}

08000a6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a6a:	b580      	push	{r7, lr}
 8000a6c:	b086      	sub	sp, #24
 8000a6e:	af00      	add	r7, sp, #0
 8000a70:	4603      	mov	r3, r0
 8000a72:	60b9      	str	r1, [r7, #8]
 8000a74:	607a      	str	r2, [r7, #4]
 8000a76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a7c:	f7ff ff5e 	bl	800093c <__NVIC_GetPriorityGrouping>
 8000a80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a82:	687a      	ldr	r2, [r7, #4]
 8000a84:	68b9      	ldr	r1, [r7, #8]
 8000a86:	6978      	ldr	r0, [r7, #20]
 8000a88:	f7ff ff90 	bl	80009ac <NVIC_EncodePriority>
 8000a8c:	4602      	mov	r2, r0
 8000a8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a92:	4611      	mov	r1, r2
 8000a94:	4618      	mov	r0, r3
 8000a96:	f7ff ff5f 	bl	8000958 <__NVIC_SetPriority>
}
 8000a9a:	bf00      	nop
 8000a9c:	3718      	adds	r7, #24
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}

08000aa2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000aa2:	b580      	push	{r7, lr}
 8000aa4:	b082      	sub	sp, #8
 8000aa6:	af00      	add	r7, sp, #0
 8000aa8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000aaa:	6878      	ldr	r0, [r7, #4]
 8000aac:	f7ff ffb0 	bl	8000a10 <SysTick_Config>
 8000ab0:	4603      	mov	r3, r0
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	3708      	adds	r7, #8
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
	...

08000abc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b08b      	sub	sp, #44	; 0x2c
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
 8000ac4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000aca:	2300      	movs	r3, #0
 8000acc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ace:	e169      	b.n	8000da4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	69fa      	ldr	r2, [r7, #28]
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000ae4:	69ba      	ldr	r2, [r7, #24]
 8000ae6:	69fb      	ldr	r3, [r7, #28]
 8000ae8:	429a      	cmp	r2, r3
 8000aea:	f040 8158 	bne.w	8000d9e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	685b      	ldr	r3, [r3, #4]
 8000af2:	4a9a      	ldr	r2, [pc, #616]	; (8000d5c <HAL_GPIO_Init+0x2a0>)
 8000af4:	4293      	cmp	r3, r2
 8000af6:	d05e      	beq.n	8000bb6 <HAL_GPIO_Init+0xfa>
 8000af8:	4a98      	ldr	r2, [pc, #608]	; (8000d5c <HAL_GPIO_Init+0x2a0>)
 8000afa:	4293      	cmp	r3, r2
 8000afc:	d875      	bhi.n	8000bea <HAL_GPIO_Init+0x12e>
 8000afe:	4a98      	ldr	r2, [pc, #608]	; (8000d60 <HAL_GPIO_Init+0x2a4>)
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d058      	beq.n	8000bb6 <HAL_GPIO_Init+0xfa>
 8000b04:	4a96      	ldr	r2, [pc, #600]	; (8000d60 <HAL_GPIO_Init+0x2a4>)
 8000b06:	4293      	cmp	r3, r2
 8000b08:	d86f      	bhi.n	8000bea <HAL_GPIO_Init+0x12e>
 8000b0a:	4a96      	ldr	r2, [pc, #600]	; (8000d64 <HAL_GPIO_Init+0x2a8>)
 8000b0c:	4293      	cmp	r3, r2
 8000b0e:	d052      	beq.n	8000bb6 <HAL_GPIO_Init+0xfa>
 8000b10:	4a94      	ldr	r2, [pc, #592]	; (8000d64 <HAL_GPIO_Init+0x2a8>)
 8000b12:	4293      	cmp	r3, r2
 8000b14:	d869      	bhi.n	8000bea <HAL_GPIO_Init+0x12e>
 8000b16:	4a94      	ldr	r2, [pc, #592]	; (8000d68 <HAL_GPIO_Init+0x2ac>)
 8000b18:	4293      	cmp	r3, r2
 8000b1a:	d04c      	beq.n	8000bb6 <HAL_GPIO_Init+0xfa>
 8000b1c:	4a92      	ldr	r2, [pc, #584]	; (8000d68 <HAL_GPIO_Init+0x2ac>)
 8000b1e:	4293      	cmp	r3, r2
 8000b20:	d863      	bhi.n	8000bea <HAL_GPIO_Init+0x12e>
 8000b22:	4a92      	ldr	r2, [pc, #584]	; (8000d6c <HAL_GPIO_Init+0x2b0>)
 8000b24:	4293      	cmp	r3, r2
 8000b26:	d046      	beq.n	8000bb6 <HAL_GPIO_Init+0xfa>
 8000b28:	4a90      	ldr	r2, [pc, #576]	; (8000d6c <HAL_GPIO_Init+0x2b0>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d85d      	bhi.n	8000bea <HAL_GPIO_Init+0x12e>
 8000b2e:	2b12      	cmp	r3, #18
 8000b30:	d82a      	bhi.n	8000b88 <HAL_GPIO_Init+0xcc>
 8000b32:	2b12      	cmp	r3, #18
 8000b34:	d859      	bhi.n	8000bea <HAL_GPIO_Init+0x12e>
 8000b36:	a201      	add	r2, pc, #4	; (adr r2, 8000b3c <HAL_GPIO_Init+0x80>)
 8000b38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b3c:	08000bb7 	.word	0x08000bb7
 8000b40:	08000b91 	.word	0x08000b91
 8000b44:	08000ba3 	.word	0x08000ba3
 8000b48:	08000be5 	.word	0x08000be5
 8000b4c:	08000beb 	.word	0x08000beb
 8000b50:	08000beb 	.word	0x08000beb
 8000b54:	08000beb 	.word	0x08000beb
 8000b58:	08000beb 	.word	0x08000beb
 8000b5c:	08000beb 	.word	0x08000beb
 8000b60:	08000beb 	.word	0x08000beb
 8000b64:	08000beb 	.word	0x08000beb
 8000b68:	08000beb 	.word	0x08000beb
 8000b6c:	08000beb 	.word	0x08000beb
 8000b70:	08000beb 	.word	0x08000beb
 8000b74:	08000beb 	.word	0x08000beb
 8000b78:	08000beb 	.word	0x08000beb
 8000b7c:	08000beb 	.word	0x08000beb
 8000b80:	08000b99 	.word	0x08000b99
 8000b84:	08000bad 	.word	0x08000bad
 8000b88:	4a79      	ldr	r2, [pc, #484]	; (8000d70 <HAL_GPIO_Init+0x2b4>)
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d013      	beq.n	8000bb6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000b8e:	e02c      	b.n	8000bea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	68db      	ldr	r3, [r3, #12]
 8000b94:	623b      	str	r3, [r7, #32]
          break;
 8000b96:	e029      	b.n	8000bec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000b98:	683b      	ldr	r3, [r7, #0]
 8000b9a:	68db      	ldr	r3, [r3, #12]
 8000b9c:	3304      	adds	r3, #4
 8000b9e:	623b      	str	r3, [r7, #32]
          break;
 8000ba0:	e024      	b.n	8000bec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	68db      	ldr	r3, [r3, #12]
 8000ba6:	3308      	adds	r3, #8
 8000ba8:	623b      	str	r3, [r7, #32]
          break;
 8000baa:	e01f      	b.n	8000bec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	68db      	ldr	r3, [r3, #12]
 8000bb0:	330c      	adds	r3, #12
 8000bb2:	623b      	str	r3, [r7, #32]
          break;
 8000bb4:	e01a      	b.n	8000bec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000bb6:	683b      	ldr	r3, [r7, #0]
 8000bb8:	689b      	ldr	r3, [r3, #8]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d102      	bne.n	8000bc4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000bbe:	2304      	movs	r3, #4
 8000bc0:	623b      	str	r3, [r7, #32]
          break;
 8000bc2:	e013      	b.n	8000bec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	689b      	ldr	r3, [r3, #8]
 8000bc8:	2b01      	cmp	r3, #1
 8000bca:	d105      	bne.n	8000bd8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000bcc:	2308      	movs	r3, #8
 8000bce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	69fa      	ldr	r2, [r7, #28]
 8000bd4:	611a      	str	r2, [r3, #16]
          break;
 8000bd6:	e009      	b.n	8000bec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000bd8:	2308      	movs	r3, #8
 8000bda:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	69fa      	ldr	r2, [r7, #28]
 8000be0:	615a      	str	r2, [r3, #20]
          break;
 8000be2:	e003      	b.n	8000bec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000be4:	2300      	movs	r3, #0
 8000be6:	623b      	str	r3, [r7, #32]
          break;
 8000be8:	e000      	b.n	8000bec <HAL_GPIO_Init+0x130>
          break;
 8000bea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000bec:	69bb      	ldr	r3, [r7, #24]
 8000bee:	2bff      	cmp	r3, #255	; 0xff
 8000bf0:	d801      	bhi.n	8000bf6 <HAL_GPIO_Init+0x13a>
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	e001      	b.n	8000bfa <HAL_GPIO_Init+0x13e>
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	3304      	adds	r3, #4
 8000bfa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000bfc:	69bb      	ldr	r3, [r7, #24]
 8000bfe:	2bff      	cmp	r3, #255	; 0xff
 8000c00:	d802      	bhi.n	8000c08 <HAL_GPIO_Init+0x14c>
 8000c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c04:	009b      	lsls	r3, r3, #2
 8000c06:	e002      	b.n	8000c0e <HAL_GPIO_Init+0x152>
 8000c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c0a:	3b08      	subs	r3, #8
 8000c0c:	009b      	lsls	r3, r3, #2
 8000c0e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000c10:	697b      	ldr	r3, [r7, #20]
 8000c12:	681a      	ldr	r2, [r3, #0]
 8000c14:	210f      	movs	r1, #15
 8000c16:	693b      	ldr	r3, [r7, #16]
 8000c18:	fa01 f303 	lsl.w	r3, r1, r3
 8000c1c:	43db      	mvns	r3, r3
 8000c1e:	401a      	ands	r2, r3
 8000c20:	6a39      	ldr	r1, [r7, #32]
 8000c22:	693b      	ldr	r3, [r7, #16]
 8000c24:	fa01 f303 	lsl.w	r3, r1, r3
 8000c28:	431a      	orrs	r2, r3
 8000c2a:	697b      	ldr	r3, [r7, #20]
 8000c2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	f000 80b1 	beq.w	8000d9e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000c3c:	4b4d      	ldr	r3, [pc, #308]	; (8000d74 <HAL_GPIO_Init+0x2b8>)
 8000c3e:	699b      	ldr	r3, [r3, #24]
 8000c40:	4a4c      	ldr	r2, [pc, #304]	; (8000d74 <HAL_GPIO_Init+0x2b8>)
 8000c42:	f043 0301 	orr.w	r3, r3, #1
 8000c46:	6193      	str	r3, [r2, #24]
 8000c48:	4b4a      	ldr	r3, [pc, #296]	; (8000d74 <HAL_GPIO_Init+0x2b8>)
 8000c4a:	699b      	ldr	r3, [r3, #24]
 8000c4c:	f003 0301 	and.w	r3, r3, #1
 8000c50:	60bb      	str	r3, [r7, #8]
 8000c52:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000c54:	4a48      	ldr	r2, [pc, #288]	; (8000d78 <HAL_GPIO_Init+0x2bc>)
 8000c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c58:	089b      	lsrs	r3, r3, #2
 8000c5a:	3302      	adds	r3, #2
 8000c5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c60:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c64:	f003 0303 	and.w	r3, r3, #3
 8000c68:	009b      	lsls	r3, r3, #2
 8000c6a:	220f      	movs	r2, #15
 8000c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c70:	43db      	mvns	r3, r3
 8000c72:	68fa      	ldr	r2, [r7, #12]
 8000c74:	4013      	ands	r3, r2
 8000c76:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	4a40      	ldr	r2, [pc, #256]	; (8000d7c <HAL_GPIO_Init+0x2c0>)
 8000c7c:	4293      	cmp	r3, r2
 8000c7e:	d013      	beq.n	8000ca8 <HAL_GPIO_Init+0x1ec>
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	4a3f      	ldr	r2, [pc, #252]	; (8000d80 <HAL_GPIO_Init+0x2c4>)
 8000c84:	4293      	cmp	r3, r2
 8000c86:	d00d      	beq.n	8000ca4 <HAL_GPIO_Init+0x1e8>
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	4a3e      	ldr	r2, [pc, #248]	; (8000d84 <HAL_GPIO_Init+0x2c8>)
 8000c8c:	4293      	cmp	r3, r2
 8000c8e:	d007      	beq.n	8000ca0 <HAL_GPIO_Init+0x1e4>
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	4a3d      	ldr	r2, [pc, #244]	; (8000d88 <HAL_GPIO_Init+0x2cc>)
 8000c94:	4293      	cmp	r3, r2
 8000c96:	d101      	bne.n	8000c9c <HAL_GPIO_Init+0x1e0>
 8000c98:	2303      	movs	r3, #3
 8000c9a:	e006      	b.n	8000caa <HAL_GPIO_Init+0x1ee>
 8000c9c:	2304      	movs	r3, #4
 8000c9e:	e004      	b.n	8000caa <HAL_GPIO_Init+0x1ee>
 8000ca0:	2302      	movs	r3, #2
 8000ca2:	e002      	b.n	8000caa <HAL_GPIO_Init+0x1ee>
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	e000      	b.n	8000caa <HAL_GPIO_Init+0x1ee>
 8000ca8:	2300      	movs	r3, #0
 8000caa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000cac:	f002 0203 	and.w	r2, r2, #3
 8000cb0:	0092      	lsls	r2, r2, #2
 8000cb2:	4093      	lsls	r3, r2
 8000cb4:	68fa      	ldr	r2, [r7, #12]
 8000cb6:	4313      	orrs	r3, r2
 8000cb8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000cba:	492f      	ldr	r1, [pc, #188]	; (8000d78 <HAL_GPIO_Init+0x2bc>)
 8000cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cbe:	089b      	lsrs	r3, r3, #2
 8000cc0:	3302      	adds	r3, #2
 8000cc2:	68fa      	ldr	r2, [r7, #12]
 8000cc4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	685b      	ldr	r3, [r3, #4]
 8000ccc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d006      	beq.n	8000ce2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000cd4:	4b2d      	ldr	r3, [pc, #180]	; (8000d8c <HAL_GPIO_Init+0x2d0>)
 8000cd6:	681a      	ldr	r2, [r3, #0]
 8000cd8:	492c      	ldr	r1, [pc, #176]	; (8000d8c <HAL_GPIO_Init+0x2d0>)
 8000cda:	69bb      	ldr	r3, [r7, #24]
 8000cdc:	4313      	orrs	r3, r2
 8000cde:	600b      	str	r3, [r1, #0]
 8000ce0:	e006      	b.n	8000cf0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000ce2:	4b2a      	ldr	r3, [pc, #168]	; (8000d8c <HAL_GPIO_Init+0x2d0>)
 8000ce4:	681a      	ldr	r2, [r3, #0]
 8000ce6:	69bb      	ldr	r3, [r7, #24]
 8000ce8:	43db      	mvns	r3, r3
 8000cea:	4928      	ldr	r1, [pc, #160]	; (8000d8c <HAL_GPIO_Init+0x2d0>)
 8000cec:	4013      	ands	r3, r2
 8000cee:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000cf0:	683b      	ldr	r3, [r7, #0]
 8000cf2:	685b      	ldr	r3, [r3, #4]
 8000cf4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d006      	beq.n	8000d0a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000cfc:	4b23      	ldr	r3, [pc, #140]	; (8000d8c <HAL_GPIO_Init+0x2d0>)
 8000cfe:	685a      	ldr	r2, [r3, #4]
 8000d00:	4922      	ldr	r1, [pc, #136]	; (8000d8c <HAL_GPIO_Init+0x2d0>)
 8000d02:	69bb      	ldr	r3, [r7, #24]
 8000d04:	4313      	orrs	r3, r2
 8000d06:	604b      	str	r3, [r1, #4]
 8000d08:	e006      	b.n	8000d18 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000d0a:	4b20      	ldr	r3, [pc, #128]	; (8000d8c <HAL_GPIO_Init+0x2d0>)
 8000d0c:	685a      	ldr	r2, [r3, #4]
 8000d0e:	69bb      	ldr	r3, [r7, #24]
 8000d10:	43db      	mvns	r3, r3
 8000d12:	491e      	ldr	r1, [pc, #120]	; (8000d8c <HAL_GPIO_Init+0x2d0>)
 8000d14:	4013      	ands	r3, r2
 8000d16:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d006      	beq.n	8000d32 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000d24:	4b19      	ldr	r3, [pc, #100]	; (8000d8c <HAL_GPIO_Init+0x2d0>)
 8000d26:	689a      	ldr	r2, [r3, #8]
 8000d28:	4918      	ldr	r1, [pc, #96]	; (8000d8c <HAL_GPIO_Init+0x2d0>)
 8000d2a:	69bb      	ldr	r3, [r7, #24]
 8000d2c:	4313      	orrs	r3, r2
 8000d2e:	608b      	str	r3, [r1, #8]
 8000d30:	e006      	b.n	8000d40 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000d32:	4b16      	ldr	r3, [pc, #88]	; (8000d8c <HAL_GPIO_Init+0x2d0>)
 8000d34:	689a      	ldr	r2, [r3, #8]
 8000d36:	69bb      	ldr	r3, [r7, #24]
 8000d38:	43db      	mvns	r3, r3
 8000d3a:	4914      	ldr	r1, [pc, #80]	; (8000d8c <HAL_GPIO_Init+0x2d0>)
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	685b      	ldr	r3, [r3, #4]
 8000d44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d021      	beq.n	8000d90 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000d4c:	4b0f      	ldr	r3, [pc, #60]	; (8000d8c <HAL_GPIO_Init+0x2d0>)
 8000d4e:	68da      	ldr	r2, [r3, #12]
 8000d50:	490e      	ldr	r1, [pc, #56]	; (8000d8c <HAL_GPIO_Init+0x2d0>)
 8000d52:	69bb      	ldr	r3, [r7, #24]
 8000d54:	4313      	orrs	r3, r2
 8000d56:	60cb      	str	r3, [r1, #12]
 8000d58:	e021      	b.n	8000d9e <HAL_GPIO_Init+0x2e2>
 8000d5a:	bf00      	nop
 8000d5c:	10320000 	.word	0x10320000
 8000d60:	10310000 	.word	0x10310000
 8000d64:	10220000 	.word	0x10220000
 8000d68:	10210000 	.word	0x10210000
 8000d6c:	10120000 	.word	0x10120000
 8000d70:	10110000 	.word	0x10110000
 8000d74:	40021000 	.word	0x40021000
 8000d78:	40010000 	.word	0x40010000
 8000d7c:	40010800 	.word	0x40010800
 8000d80:	40010c00 	.word	0x40010c00
 8000d84:	40011000 	.word	0x40011000
 8000d88:	40011400 	.word	0x40011400
 8000d8c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000d90:	4b0b      	ldr	r3, [pc, #44]	; (8000dc0 <HAL_GPIO_Init+0x304>)
 8000d92:	68da      	ldr	r2, [r3, #12]
 8000d94:	69bb      	ldr	r3, [r7, #24]
 8000d96:	43db      	mvns	r3, r3
 8000d98:	4909      	ldr	r1, [pc, #36]	; (8000dc0 <HAL_GPIO_Init+0x304>)
 8000d9a:	4013      	ands	r3, r2
 8000d9c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000da0:	3301      	adds	r3, #1
 8000da2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	681a      	ldr	r2, [r3, #0]
 8000da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000daa:	fa22 f303 	lsr.w	r3, r2, r3
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	f47f ae8e 	bne.w	8000ad0 <HAL_GPIO_Init+0x14>
  }
}
 8000db4:	bf00      	nop
 8000db6:	bf00      	nop
 8000db8:	372c      	adds	r7, #44	; 0x2c
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bc80      	pop	{r7}
 8000dbe:	4770      	bx	lr
 8000dc0:	40010400 	.word	0x40010400

08000dc4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b084      	sub	sp, #16
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d101      	bne.n	8000dd6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	e12b      	b.n	800102e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d106      	bne.n	8000df0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	2200      	movs	r2, #0
 8000de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000dea:	6878      	ldr	r0, [r7, #4]
 8000dec:	f7ff fbd8 	bl	80005a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	2224      	movs	r2, #36	; 0x24
 8000df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	681a      	ldr	r2, [r3, #0]
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	f022 0201 	bic.w	r2, r2, #1
 8000e06:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	681a      	ldr	r2, [r3, #0]
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000e16:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	681a      	ldr	r2, [r3, #0]
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000e26:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000e28:	f001 f918 	bl	800205c <HAL_RCC_GetPCLK1Freq>
 8000e2c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	685b      	ldr	r3, [r3, #4]
 8000e32:	4a81      	ldr	r2, [pc, #516]	; (8001038 <HAL_I2C_Init+0x274>)
 8000e34:	4293      	cmp	r3, r2
 8000e36:	d807      	bhi.n	8000e48 <HAL_I2C_Init+0x84>
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	4a80      	ldr	r2, [pc, #512]	; (800103c <HAL_I2C_Init+0x278>)
 8000e3c:	4293      	cmp	r3, r2
 8000e3e:	bf94      	ite	ls
 8000e40:	2301      	movls	r3, #1
 8000e42:	2300      	movhi	r3, #0
 8000e44:	b2db      	uxtb	r3, r3
 8000e46:	e006      	b.n	8000e56 <HAL_I2C_Init+0x92>
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	4a7d      	ldr	r2, [pc, #500]	; (8001040 <HAL_I2C_Init+0x27c>)
 8000e4c:	4293      	cmp	r3, r2
 8000e4e:	bf94      	ite	ls
 8000e50:	2301      	movls	r3, #1
 8000e52:	2300      	movhi	r3, #0
 8000e54:	b2db      	uxtb	r3, r3
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	e0e7      	b.n	800102e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	4a78      	ldr	r2, [pc, #480]	; (8001044 <HAL_I2C_Init+0x280>)
 8000e62:	fba2 2303 	umull	r2, r3, r2, r3
 8000e66:	0c9b      	lsrs	r3, r3, #18
 8000e68:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	68ba      	ldr	r2, [r7, #8]
 8000e7a:	430a      	orrs	r2, r1
 8000e7c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	6a1b      	ldr	r3, [r3, #32]
 8000e84:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	4a6a      	ldr	r2, [pc, #424]	; (8001038 <HAL_I2C_Init+0x274>)
 8000e8e:	4293      	cmp	r3, r2
 8000e90:	d802      	bhi.n	8000e98 <HAL_I2C_Init+0xd4>
 8000e92:	68bb      	ldr	r3, [r7, #8]
 8000e94:	3301      	adds	r3, #1
 8000e96:	e009      	b.n	8000eac <HAL_I2C_Init+0xe8>
 8000e98:	68bb      	ldr	r3, [r7, #8]
 8000e9a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000e9e:	fb02 f303 	mul.w	r3, r2, r3
 8000ea2:	4a69      	ldr	r2, [pc, #420]	; (8001048 <HAL_I2C_Init+0x284>)
 8000ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8000ea8:	099b      	lsrs	r3, r3, #6
 8000eaa:	3301      	adds	r3, #1
 8000eac:	687a      	ldr	r2, [r7, #4]
 8000eae:	6812      	ldr	r2, [r2, #0]
 8000eb0:	430b      	orrs	r3, r1
 8000eb2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	69db      	ldr	r3, [r3, #28]
 8000eba:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8000ebe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	495c      	ldr	r1, [pc, #368]	; (8001038 <HAL_I2C_Init+0x274>)
 8000ec8:	428b      	cmp	r3, r1
 8000eca:	d819      	bhi.n	8000f00 <HAL_I2C_Init+0x13c>
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	1e59      	subs	r1, r3, #1
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	005b      	lsls	r3, r3, #1
 8000ed6:	fbb1 f3f3 	udiv	r3, r1, r3
 8000eda:	1c59      	adds	r1, r3, #1
 8000edc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8000ee0:	400b      	ands	r3, r1
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d00a      	beq.n	8000efc <HAL_I2C_Init+0x138>
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	1e59      	subs	r1, r3, #1
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	005b      	lsls	r3, r3, #1
 8000ef0:	fbb1 f3f3 	udiv	r3, r1, r3
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000efa:	e051      	b.n	8000fa0 <HAL_I2C_Init+0x1dc>
 8000efc:	2304      	movs	r3, #4
 8000efe:	e04f      	b.n	8000fa0 <HAL_I2C_Init+0x1dc>
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	689b      	ldr	r3, [r3, #8]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d111      	bne.n	8000f2c <HAL_I2C_Init+0x168>
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	1e58      	subs	r0, r3, #1
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	6859      	ldr	r1, [r3, #4]
 8000f10:	460b      	mov	r3, r1
 8000f12:	005b      	lsls	r3, r3, #1
 8000f14:	440b      	add	r3, r1
 8000f16:	fbb0 f3f3 	udiv	r3, r0, r3
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	bf0c      	ite	eq
 8000f24:	2301      	moveq	r3, #1
 8000f26:	2300      	movne	r3, #0
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	e012      	b.n	8000f52 <HAL_I2C_Init+0x18e>
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	1e58      	subs	r0, r3, #1
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	6859      	ldr	r1, [r3, #4]
 8000f34:	460b      	mov	r3, r1
 8000f36:	009b      	lsls	r3, r3, #2
 8000f38:	440b      	add	r3, r1
 8000f3a:	0099      	lsls	r1, r3, #2
 8000f3c:	440b      	add	r3, r1
 8000f3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8000f42:	3301      	adds	r3, #1
 8000f44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	bf0c      	ite	eq
 8000f4c:	2301      	moveq	r3, #1
 8000f4e:	2300      	movne	r3, #0
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <HAL_I2C_Init+0x196>
 8000f56:	2301      	movs	r3, #1
 8000f58:	e022      	b.n	8000fa0 <HAL_I2C_Init+0x1dc>
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	689b      	ldr	r3, [r3, #8]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d10e      	bne.n	8000f80 <HAL_I2C_Init+0x1bc>
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	1e58      	subs	r0, r3, #1
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	6859      	ldr	r1, [r3, #4]
 8000f6a:	460b      	mov	r3, r1
 8000f6c:	005b      	lsls	r3, r3, #1
 8000f6e:	440b      	add	r3, r1
 8000f70:	fbb0 f3f3 	udiv	r3, r0, r3
 8000f74:	3301      	adds	r3, #1
 8000f76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f7e:	e00f      	b.n	8000fa0 <HAL_I2C_Init+0x1dc>
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	1e58      	subs	r0, r3, #1
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	6859      	ldr	r1, [r3, #4]
 8000f88:	460b      	mov	r3, r1
 8000f8a:	009b      	lsls	r3, r3, #2
 8000f8c:	440b      	add	r3, r1
 8000f8e:	0099      	lsls	r1, r3, #2
 8000f90:	440b      	add	r3, r1
 8000f92:	fbb0 f3f3 	udiv	r3, r0, r3
 8000f96:	3301      	adds	r3, #1
 8000f98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f9c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000fa0:	6879      	ldr	r1, [r7, #4]
 8000fa2:	6809      	ldr	r1, [r1, #0]
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	69da      	ldr	r2, [r3, #28]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	6a1b      	ldr	r3, [r3, #32]
 8000fba:	431a      	orrs	r2, r3
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	430a      	orrs	r2, r1
 8000fc2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	689b      	ldr	r3, [r3, #8]
 8000fca:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8000fce:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8000fd2:	687a      	ldr	r2, [r7, #4]
 8000fd4:	6911      	ldr	r1, [r2, #16]
 8000fd6:	687a      	ldr	r2, [r7, #4]
 8000fd8:	68d2      	ldr	r2, [r2, #12]
 8000fda:	4311      	orrs	r1, r2
 8000fdc:	687a      	ldr	r2, [r7, #4]
 8000fde:	6812      	ldr	r2, [r2, #0]
 8000fe0:	430b      	orrs	r3, r1
 8000fe2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	68db      	ldr	r3, [r3, #12]
 8000fea:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	695a      	ldr	r2, [r3, #20]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	699b      	ldr	r3, [r3, #24]
 8000ff6:	431a      	orrs	r2, r3
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	430a      	orrs	r2, r1
 8000ffe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f042 0201 	orr.w	r2, r2, #1
 800100e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	2200      	movs	r2, #0
 8001014:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	2220      	movs	r2, #32
 800101a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	2200      	movs	r2, #0
 8001022:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2200      	movs	r2, #0
 8001028:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800102c:	2300      	movs	r3, #0
}
 800102e:	4618      	mov	r0, r3
 8001030:	3710      	adds	r7, #16
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	000186a0 	.word	0x000186a0
 800103c:	001e847f 	.word	0x001e847f
 8001040:	003d08ff 	.word	0x003d08ff
 8001044:	431bde83 	.word	0x431bde83
 8001048:	10624dd3 	.word	0x10624dd3

0800104c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b088      	sub	sp, #32
 8001050:	af02      	add	r7, sp, #8
 8001052:	60f8      	str	r0, [r7, #12]
 8001054:	607a      	str	r2, [r7, #4]
 8001056:	461a      	mov	r2, r3
 8001058:	460b      	mov	r3, r1
 800105a:	817b      	strh	r3, [r7, #10]
 800105c:	4613      	mov	r3, r2
 800105e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001060:	f7ff fc1a 	bl	8000898 <HAL_GetTick>
 8001064:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800106c:	b2db      	uxtb	r3, r3
 800106e:	2b20      	cmp	r3, #32
 8001070:	f040 80e0 	bne.w	8001234 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	9300      	str	r3, [sp, #0]
 8001078:	2319      	movs	r3, #25
 800107a:	2201      	movs	r2, #1
 800107c:	4970      	ldr	r1, [pc, #448]	; (8001240 <HAL_I2C_Master_Transmit+0x1f4>)
 800107e:	68f8      	ldr	r0, [r7, #12]
 8001080:	f000 fa92 	bl	80015a8 <I2C_WaitOnFlagUntilTimeout>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800108a:	2302      	movs	r3, #2
 800108c:	e0d3      	b.n	8001236 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001094:	2b01      	cmp	r3, #1
 8001096:	d101      	bne.n	800109c <HAL_I2C_Master_Transmit+0x50>
 8001098:	2302      	movs	r3, #2
 800109a:	e0cc      	b.n	8001236 <HAL_I2C_Master_Transmit+0x1ea>
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	2201      	movs	r2, #1
 80010a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f003 0301 	and.w	r3, r3, #1
 80010ae:	2b01      	cmp	r3, #1
 80010b0:	d007      	beq.n	80010c2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f042 0201 	orr.w	r2, r2, #1
 80010c0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80010d0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	2221      	movs	r2, #33	; 0x21
 80010d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	2210      	movs	r2, #16
 80010de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	2200      	movs	r2, #0
 80010e6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	687a      	ldr	r2, [r7, #4]
 80010ec:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	893a      	ldrh	r2, [r7, #8]
 80010f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010f8:	b29a      	uxth	r2, r3
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	4a50      	ldr	r2, [pc, #320]	; (8001244 <HAL_I2C_Master_Transmit+0x1f8>)
 8001102:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001104:	8979      	ldrh	r1, [r7, #10]
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	6a3a      	ldr	r2, [r7, #32]
 800110a:	68f8      	ldr	r0, [r7, #12]
 800110c:	f000 f9ca 	bl	80014a4 <I2C_MasterRequestWrite>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001116:	2301      	movs	r3, #1
 8001118:	e08d      	b.n	8001236 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800111a:	2300      	movs	r3, #0
 800111c:	613b      	str	r3, [r7, #16]
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	695b      	ldr	r3, [r3, #20]
 8001124:	613b      	str	r3, [r7, #16]
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	699b      	ldr	r3, [r3, #24]
 800112c:	613b      	str	r3, [r7, #16]
 800112e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001130:	e066      	b.n	8001200 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001132:	697a      	ldr	r2, [r7, #20]
 8001134:	6a39      	ldr	r1, [r7, #32]
 8001136:	68f8      	ldr	r0, [r7, #12]
 8001138:	f000 fb0c 	bl	8001754 <I2C_WaitOnTXEFlagUntilTimeout>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d00d      	beq.n	800115e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001146:	2b04      	cmp	r3, #4
 8001148:	d107      	bne.n	800115a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	681a      	ldr	r2, [r3, #0]
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001158:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	e06b      	b.n	8001236 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001162:	781a      	ldrb	r2, [r3, #0]
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800116e:	1c5a      	adds	r2, r3, #1
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001178:	b29b      	uxth	r3, r3
 800117a:	3b01      	subs	r3, #1
 800117c:	b29a      	uxth	r2, r3
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001186:	3b01      	subs	r3, #1
 8001188:	b29a      	uxth	r2, r3
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	695b      	ldr	r3, [r3, #20]
 8001194:	f003 0304 	and.w	r3, r3, #4
 8001198:	2b04      	cmp	r3, #4
 800119a:	d11b      	bne.n	80011d4 <HAL_I2C_Master_Transmit+0x188>
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d017      	beq.n	80011d4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011a8:	781a      	ldrb	r2, [r3, #0]
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011b4:	1c5a      	adds	r2, r3, #1
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80011be:	b29b      	uxth	r3, r3
 80011c0:	3b01      	subs	r3, #1
 80011c2:	b29a      	uxth	r2, r3
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011cc:	3b01      	subs	r3, #1
 80011ce:	b29a      	uxth	r2, r3
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80011d4:	697a      	ldr	r2, [r7, #20]
 80011d6:	6a39      	ldr	r1, [r7, #32]
 80011d8:	68f8      	ldr	r0, [r7, #12]
 80011da:	f000 fafc 	bl	80017d6 <I2C_WaitOnBTFFlagUntilTimeout>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d00d      	beq.n	8001200 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e8:	2b04      	cmp	r3, #4
 80011ea:	d107      	bne.n	80011fc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80011fa:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80011fc:	2301      	movs	r3, #1
 80011fe:	e01a      	b.n	8001236 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001204:	2b00      	cmp	r3, #0
 8001206:	d194      	bne.n	8001132 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001216:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	2220      	movs	r2, #32
 800121c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	2200      	movs	r2, #0
 8001224:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	2200      	movs	r2, #0
 800122c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001230:	2300      	movs	r3, #0
 8001232:	e000      	b.n	8001236 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001234:	2302      	movs	r3, #2
  }
}
 8001236:	4618      	mov	r0, r3
 8001238:	3718      	adds	r7, #24
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	00100002 	.word	0x00100002
 8001244:	ffff0000 	.word	0xffff0000

08001248 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b08a      	sub	sp, #40	; 0x28
 800124c:	af02      	add	r7, sp, #8
 800124e:	60f8      	str	r0, [r7, #12]
 8001250:	607a      	str	r2, [r7, #4]
 8001252:	603b      	str	r3, [r7, #0]
 8001254:	460b      	mov	r3, r1
 8001256:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8001258:	f7ff fb1e 	bl	8000898 <HAL_GetTick>
 800125c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800125e:	2301      	movs	r3, #1
 8001260:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001268:	b2db      	uxtb	r3, r3
 800126a:	2b20      	cmp	r3, #32
 800126c:	f040 8111 	bne.w	8001492 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001270:	69fb      	ldr	r3, [r7, #28]
 8001272:	9300      	str	r3, [sp, #0]
 8001274:	2319      	movs	r3, #25
 8001276:	2201      	movs	r2, #1
 8001278:	4988      	ldr	r1, [pc, #544]	; (800149c <HAL_I2C_IsDeviceReady+0x254>)
 800127a:	68f8      	ldr	r0, [r7, #12]
 800127c:	f000 f994 	bl	80015a8 <I2C_WaitOnFlagUntilTimeout>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8001286:	2302      	movs	r3, #2
 8001288:	e104      	b.n	8001494 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001290:	2b01      	cmp	r3, #1
 8001292:	d101      	bne.n	8001298 <HAL_I2C_IsDeviceReady+0x50>
 8001294:	2302      	movs	r3, #2
 8001296:	e0fd      	b.n	8001494 <HAL_I2C_IsDeviceReady+0x24c>
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	2201      	movs	r2, #1
 800129c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f003 0301 	and.w	r3, r3, #1
 80012aa:	2b01      	cmp	r3, #1
 80012ac:	d007      	beq.n	80012be <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f042 0201 	orr.w	r2, r2, #1
 80012bc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	681a      	ldr	r2, [r3, #0]
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80012cc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	2224      	movs	r2, #36	; 0x24
 80012d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	2200      	movs	r2, #0
 80012da:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	4a70      	ldr	r2, [pc, #448]	; (80014a0 <HAL_I2C_IsDeviceReady+0x258>)
 80012e0:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	681a      	ldr	r2, [r3, #0]
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80012f0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80012f2:	69fb      	ldr	r3, [r7, #28]
 80012f4:	9300      	str	r3, [sp, #0]
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	2200      	movs	r2, #0
 80012fa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80012fe:	68f8      	ldr	r0, [r7, #12]
 8001300:	f000 f952 	bl	80015a8 <I2C_WaitOnFlagUntilTimeout>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d00d      	beq.n	8001326 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001314:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001318:	d103      	bne.n	8001322 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001320:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8001322:	2303      	movs	r3, #3
 8001324:	e0b6      	b.n	8001494 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001326:	897b      	ldrh	r3, [r7, #10]
 8001328:	b2db      	uxtb	r3, r3
 800132a:	461a      	mov	r2, r3
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001334:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8001336:	f7ff faaf 	bl	8000898 <HAL_GetTick>
 800133a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	695b      	ldr	r3, [r3, #20]
 8001342:	f003 0302 	and.w	r3, r3, #2
 8001346:	2b02      	cmp	r3, #2
 8001348:	bf0c      	ite	eq
 800134a:	2301      	moveq	r3, #1
 800134c:	2300      	movne	r3, #0
 800134e:	b2db      	uxtb	r3, r3
 8001350:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	695b      	ldr	r3, [r3, #20]
 8001358:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800135c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001360:	bf0c      	ite	eq
 8001362:	2301      	moveq	r3, #1
 8001364:	2300      	movne	r3, #0
 8001366:	b2db      	uxtb	r3, r3
 8001368:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800136a:	e025      	b.n	80013b8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800136c:	f7ff fa94 	bl	8000898 <HAL_GetTick>
 8001370:	4602      	mov	r2, r0
 8001372:	69fb      	ldr	r3, [r7, #28]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	683a      	ldr	r2, [r7, #0]
 8001378:	429a      	cmp	r2, r3
 800137a:	d302      	bcc.n	8001382 <HAL_I2C_IsDeviceReady+0x13a>
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d103      	bne.n	800138a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	22a0      	movs	r2, #160	; 0xa0
 8001386:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	695b      	ldr	r3, [r3, #20]
 8001390:	f003 0302 	and.w	r3, r3, #2
 8001394:	2b02      	cmp	r3, #2
 8001396:	bf0c      	ite	eq
 8001398:	2301      	moveq	r3, #1
 800139a:	2300      	movne	r3, #0
 800139c:	b2db      	uxtb	r3, r3
 800139e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	695b      	ldr	r3, [r3, #20]
 80013a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80013ae:	bf0c      	ite	eq
 80013b0:	2301      	moveq	r3, #1
 80013b2:	2300      	movne	r3, #0
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	2ba0      	cmp	r3, #160	; 0xa0
 80013c2:	d005      	beq.n	80013d0 <HAL_I2C_IsDeviceReady+0x188>
 80013c4:	7dfb      	ldrb	r3, [r7, #23]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d102      	bne.n	80013d0 <HAL_I2C_IsDeviceReady+0x188>
 80013ca:	7dbb      	ldrb	r3, [r7, #22]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d0cd      	beq.n	800136c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	2220      	movs	r2, #32
 80013d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	695b      	ldr	r3, [r3, #20]
 80013de:	f003 0302 	and.w	r3, r3, #2
 80013e2:	2b02      	cmp	r3, #2
 80013e4:	d129      	bne.n	800143a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	681a      	ldr	r2, [r3, #0]
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80013f4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80013f6:	2300      	movs	r3, #0
 80013f8:	613b      	str	r3, [r7, #16]
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	695b      	ldr	r3, [r3, #20]
 8001400:	613b      	str	r3, [r7, #16]
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	699b      	ldr	r3, [r3, #24]
 8001408:	613b      	str	r3, [r7, #16]
 800140a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800140c:	69fb      	ldr	r3, [r7, #28]
 800140e:	9300      	str	r3, [sp, #0]
 8001410:	2319      	movs	r3, #25
 8001412:	2201      	movs	r2, #1
 8001414:	4921      	ldr	r1, [pc, #132]	; (800149c <HAL_I2C_IsDeviceReady+0x254>)
 8001416:	68f8      	ldr	r0, [r7, #12]
 8001418:	f000 f8c6 	bl	80015a8 <I2C_WaitOnFlagUntilTimeout>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8001422:	2301      	movs	r3, #1
 8001424:	e036      	b.n	8001494 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	2220      	movs	r2, #32
 800142a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	2200      	movs	r2, #0
 8001432:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8001436:	2300      	movs	r3, #0
 8001438:	e02c      	b.n	8001494 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001448:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001452:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001454:	69fb      	ldr	r3, [r7, #28]
 8001456:	9300      	str	r3, [sp, #0]
 8001458:	2319      	movs	r3, #25
 800145a:	2201      	movs	r2, #1
 800145c:	490f      	ldr	r1, [pc, #60]	; (800149c <HAL_I2C_IsDeviceReady+0x254>)
 800145e:	68f8      	ldr	r0, [r7, #12]
 8001460:	f000 f8a2 	bl	80015a8 <I2C_WaitOnFlagUntilTimeout>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800146a:	2301      	movs	r3, #1
 800146c:	e012      	b.n	8001494 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800146e:	69bb      	ldr	r3, [r7, #24]
 8001470:	3301      	adds	r3, #1
 8001472:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8001474:	69ba      	ldr	r2, [r7, #24]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	429a      	cmp	r2, r3
 800147a:	f4ff af32 	bcc.w	80012e2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	2220      	movs	r2, #32
 8001482:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	2200      	movs	r2, #0
 800148a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	e000      	b.n	8001494 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8001492:	2302      	movs	r3, #2
  }
}
 8001494:	4618      	mov	r0, r3
 8001496:	3720      	adds	r7, #32
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	00100002 	.word	0x00100002
 80014a0:	ffff0000 	.word	0xffff0000

080014a4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b088      	sub	sp, #32
 80014a8:	af02      	add	r7, sp, #8
 80014aa:	60f8      	str	r0, [r7, #12]
 80014ac:	607a      	str	r2, [r7, #4]
 80014ae:	603b      	str	r3, [r7, #0]
 80014b0:	460b      	mov	r3, r1
 80014b2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014b8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	2b08      	cmp	r3, #8
 80014be:	d006      	beq.n	80014ce <I2C_MasterRequestWrite+0x2a>
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	2b01      	cmp	r3, #1
 80014c4:	d003      	beq.n	80014ce <I2C_MasterRequestWrite+0x2a>
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80014cc:	d108      	bne.n	80014e0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80014dc:	601a      	str	r2, [r3, #0]
 80014de:	e00b      	b.n	80014f8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e4:	2b12      	cmp	r3, #18
 80014e6:	d107      	bne.n	80014f8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80014f6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	9300      	str	r3, [sp, #0]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2200      	movs	r2, #0
 8001500:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001504:	68f8      	ldr	r0, [r7, #12]
 8001506:	f000 f84f 	bl	80015a8 <I2C_WaitOnFlagUntilTimeout>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d00d      	beq.n	800152c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800151a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800151e:	d103      	bne.n	8001528 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001526:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001528:	2303      	movs	r3, #3
 800152a:	e035      	b.n	8001598 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	691b      	ldr	r3, [r3, #16]
 8001530:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001534:	d108      	bne.n	8001548 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001536:	897b      	ldrh	r3, [r7, #10]
 8001538:	b2db      	uxtb	r3, r3
 800153a:	461a      	mov	r2, r3
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001544:	611a      	str	r2, [r3, #16]
 8001546:	e01b      	b.n	8001580 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001548:	897b      	ldrh	r3, [r7, #10]
 800154a:	11db      	asrs	r3, r3, #7
 800154c:	b2db      	uxtb	r3, r3
 800154e:	f003 0306 	and.w	r3, r3, #6
 8001552:	b2db      	uxtb	r3, r3
 8001554:	f063 030f 	orn	r3, r3, #15
 8001558:	b2da      	uxtb	r2, r3
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	687a      	ldr	r2, [r7, #4]
 8001564:	490e      	ldr	r1, [pc, #56]	; (80015a0 <I2C_MasterRequestWrite+0xfc>)
 8001566:	68f8      	ldr	r0, [r7, #12]
 8001568:	f000 f875 	bl	8001656 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d001      	beq.n	8001576 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001572:	2301      	movs	r3, #1
 8001574:	e010      	b.n	8001598 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001576:	897b      	ldrh	r3, [r7, #10]
 8001578:	b2da      	uxtb	r2, r3
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	4907      	ldr	r1, [pc, #28]	; (80015a4 <I2C_MasterRequestWrite+0x100>)
 8001586:	68f8      	ldr	r0, [r7, #12]
 8001588:	f000 f865 	bl	8001656 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8001592:	2301      	movs	r3, #1
 8001594:	e000      	b.n	8001598 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001596:	2300      	movs	r3, #0
}
 8001598:	4618      	mov	r0, r3
 800159a:	3718      	adds	r7, #24
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	00010008 	.word	0x00010008
 80015a4:	00010002 	.word	0x00010002

080015a8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	60f8      	str	r0, [r7, #12]
 80015b0:	60b9      	str	r1, [r7, #8]
 80015b2:	603b      	str	r3, [r7, #0]
 80015b4:	4613      	mov	r3, r2
 80015b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80015b8:	e025      	b.n	8001606 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015c0:	d021      	beq.n	8001606 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80015c2:	f7ff f969 	bl	8000898 <HAL_GetTick>
 80015c6:	4602      	mov	r2, r0
 80015c8:	69bb      	ldr	r3, [r7, #24]
 80015ca:	1ad3      	subs	r3, r2, r3
 80015cc:	683a      	ldr	r2, [r7, #0]
 80015ce:	429a      	cmp	r2, r3
 80015d0:	d302      	bcc.n	80015d8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d116      	bne.n	8001606 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	2200      	movs	r2, #0
 80015dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	2220      	movs	r2, #32
 80015e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	2200      	movs	r2, #0
 80015ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f2:	f043 0220 	orr.w	r2, r3, #32
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	2200      	movs	r2, #0
 80015fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001602:	2301      	movs	r3, #1
 8001604:	e023      	b.n	800164e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	0c1b      	lsrs	r3, r3, #16
 800160a:	b2db      	uxtb	r3, r3
 800160c:	2b01      	cmp	r3, #1
 800160e:	d10d      	bne.n	800162c <I2C_WaitOnFlagUntilTimeout+0x84>
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	695b      	ldr	r3, [r3, #20]
 8001616:	43da      	mvns	r2, r3
 8001618:	68bb      	ldr	r3, [r7, #8]
 800161a:	4013      	ands	r3, r2
 800161c:	b29b      	uxth	r3, r3
 800161e:	2b00      	cmp	r3, #0
 8001620:	bf0c      	ite	eq
 8001622:	2301      	moveq	r3, #1
 8001624:	2300      	movne	r3, #0
 8001626:	b2db      	uxtb	r3, r3
 8001628:	461a      	mov	r2, r3
 800162a:	e00c      	b.n	8001646 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	699b      	ldr	r3, [r3, #24]
 8001632:	43da      	mvns	r2, r3
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	4013      	ands	r3, r2
 8001638:	b29b      	uxth	r3, r3
 800163a:	2b00      	cmp	r3, #0
 800163c:	bf0c      	ite	eq
 800163e:	2301      	moveq	r3, #1
 8001640:	2300      	movne	r3, #0
 8001642:	b2db      	uxtb	r3, r3
 8001644:	461a      	mov	r2, r3
 8001646:	79fb      	ldrb	r3, [r7, #7]
 8001648:	429a      	cmp	r2, r3
 800164a:	d0b6      	beq.n	80015ba <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800164c:	2300      	movs	r3, #0
}
 800164e:	4618      	mov	r0, r3
 8001650:	3710      	adds	r7, #16
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001656:	b580      	push	{r7, lr}
 8001658:	b084      	sub	sp, #16
 800165a:	af00      	add	r7, sp, #0
 800165c:	60f8      	str	r0, [r7, #12]
 800165e:	60b9      	str	r1, [r7, #8]
 8001660:	607a      	str	r2, [r7, #4]
 8001662:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001664:	e051      	b.n	800170a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	695b      	ldr	r3, [r3, #20]
 800166c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001670:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001674:	d123      	bne.n	80016be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001684:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800168e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	2200      	movs	r2, #0
 8001694:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	2220      	movs	r2, #32
 800169a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	2200      	movs	r2, #0
 80016a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016aa:	f043 0204 	orr.w	r2, r3, #4
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	2200      	movs	r2, #0
 80016b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	e046      	b.n	800174c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016c4:	d021      	beq.n	800170a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80016c6:	f7ff f8e7 	bl	8000898 <HAL_GetTick>
 80016ca:	4602      	mov	r2, r0
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	687a      	ldr	r2, [r7, #4]
 80016d2:	429a      	cmp	r2, r3
 80016d4:	d302      	bcc.n	80016dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d116      	bne.n	800170a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	2200      	movs	r2, #0
 80016e0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	2220      	movs	r2, #32
 80016e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	2200      	movs	r2, #0
 80016ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f6:	f043 0220 	orr.w	r2, r3, #32
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	2200      	movs	r2, #0
 8001702:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e020      	b.n	800174c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800170a:	68bb      	ldr	r3, [r7, #8]
 800170c:	0c1b      	lsrs	r3, r3, #16
 800170e:	b2db      	uxtb	r3, r3
 8001710:	2b01      	cmp	r3, #1
 8001712:	d10c      	bne.n	800172e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	695b      	ldr	r3, [r3, #20]
 800171a:	43da      	mvns	r2, r3
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	4013      	ands	r3, r2
 8001720:	b29b      	uxth	r3, r3
 8001722:	2b00      	cmp	r3, #0
 8001724:	bf14      	ite	ne
 8001726:	2301      	movne	r3, #1
 8001728:	2300      	moveq	r3, #0
 800172a:	b2db      	uxtb	r3, r3
 800172c:	e00b      	b.n	8001746 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	699b      	ldr	r3, [r3, #24]
 8001734:	43da      	mvns	r2, r3
 8001736:	68bb      	ldr	r3, [r7, #8]
 8001738:	4013      	ands	r3, r2
 800173a:	b29b      	uxth	r3, r3
 800173c:	2b00      	cmp	r3, #0
 800173e:	bf14      	ite	ne
 8001740:	2301      	movne	r3, #1
 8001742:	2300      	moveq	r3, #0
 8001744:	b2db      	uxtb	r3, r3
 8001746:	2b00      	cmp	r3, #0
 8001748:	d18d      	bne.n	8001666 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800174a:	2300      	movs	r3, #0
}
 800174c:	4618      	mov	r0, r3
 800174e:	3710      	adds	r7, #16
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}

08001754 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	60f8      	str	r0, [r7, #12]
 800175c:	60b9      	str	r1, [r7, #8]
 800175e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001760:	e02d      	b.n	80017be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001762:	68f8      	ldr	r0, [r7, #12]
 8001764:	f000 f878 	bl	8001858 <I2C_IsAcknowledgeFailed>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e02d      	b.n	80017ce <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001772:	68bb      	ldr	r3, [r7, #8]
 8001774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001778:	d021      	beq.n	80017be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800177a:	f7ff f88d 	bl	8000898 <HAL_GetTick>
 800177e:	4602      	mov	r2, r0
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	1ad3      	subs	r3, r2, r3
 8001784:	68ba      	ldr	r2, [r7, #8]
 8001786:	429a      	cmp	r2, r3
 8001788:	d302      	bcc.n	8001790 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800178a:	68bb      	ldr	r3, [r7, #8]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d116      	bne.n	80017be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	2200      	movs	r2, #0
 8001794:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	2220      	movs	r2, #32
 800179a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	2200      	movs	r2, #0
 80017a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017aa:	f043 0220 	orr.w	r2, r3, #32
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	2200      	movs	r2, #0
 80017b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e007      	b.n	80017ce <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	695b      	ldr	r3, [r3, #20]
 80017c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017c8:	2b80      	cmp	r3, #128	; 0x80
 80017ca:	d1ca      	bne.n	8001762 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80017cc:	2300      	movs	r3, #0
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	3710      	adds	r7, #16
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}

080017d6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80017d6:	b580      	push	{r7, lr}
 80017d8:	b084      	sub	sp, #16
 80017da:	af00      	add	r7, sp, #0
 80017dc:	60f8      	str	r0, [r7, #12]
 80017de:	60b9      	str	r1, [r7, #8]
 80017e0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80017e2:	e02d      	b.n	8001840 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80017e4:	68f8      	ldr	r0, [r7, #12]
 80017e6:	f000 f837 	bl	8001858 <I2C_IsAcknowledgeFailed>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	e02d      	b.n	8001850 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80017f4:	68bb      	ldr	r3, [r7, #8]
 80017f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017fa:	d021      	beq.n	8001840 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80017fc:	f7ff f84c 	bl	8000898 <HAL_GetTick>
 8001800:	4602      	mov	r2, r0
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	1ad3      	subs	r3, r2, r3
 8001806:	68ba      	ldr	r2, [r7, #8]
 8001808:	429a      	cmp	r2, r3
 800180a:	d302      	bcc.n	8001812 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d116      	bne.n	8001840 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	2200      	movs	r2, #0
 8001816:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	2220      	movs	r2, #32
 800181c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	2200      	movs	r2, #0
 8001824:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182c:	f043 0220 	orr.w	r2, r3, #32
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	2200      	movs	r2, #0
 8001838:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	e007      	b.n	8001850 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	695b      	ldr	r3, [r3, #20]
 8001846:	f003 0304 	and.w	r3, r3, #4
 800184a:	2b04      	cmp	r3, #4
 800184c:	d1ca      	bne.n	80017e4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800184e:	2300      	movs	r3, #0
}
 8001850:	4618      	mov	r0, r3
 8001852:	3710      	adds	r7, #16
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}

08001858 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8001858:	b480      	push	{r7}
 800185a:	b083      	sub	sp, #12
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	695b      	ldr	r3, [r3, #20]
 8001866:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800186a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800186e:	d11b      	bne.n	80018a8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001878:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2200      	movs	r2, #0
 800187e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2220      	movs	r2, #32
 8001884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2200      	movs	r2, #0
 800188c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001894:	f043 0204 	orr.w	r2, r3, #4
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2200      	movs	r2, #0
 80018a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80018a4:	2301      	movs	r3, #1
 80018a6:	e000      	b.n	80018aa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80018a8:	2300      	movs	r3, #0
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	370c      	adds	r7, #12
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bc80      	pop	{r7}
 80018b2:	4770      	bx	lr

080018b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b086      	sub	sp, #24
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d101      	bne.n	80018c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018c2:	2301      	movs	r3, #1
 80018c4:	e272      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f003 0301 	and.w	r3, r3, #1
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	f000 8087 	beq.w	80019e2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80018d4:	4b92      	ldr	r3, [pc, #584]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	f003 030c 	and.w	r3, r3, #12
 80018dc:	2b04      	cmp	r3, #4
 80018de:	d00c      	beq.n	80018fa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80018e0:	4b8f      	ldr	r3, [pc, #572]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f003 030c 	and.w	r3, r3, #12
 80018e8:	2b08      	cmp	r3, #8
 80018ea:	d112      	bne.n	8001912 <HAL_RCC_OscConfig+0x5e>
 80018ec:	4b8c      	ldr	r3, [pc, #560]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018f8:	d10b      	bne.n	8001912 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018fa:	4b89      	ldr	r3, [pc, #548]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001902:	2b00      	cmp	r3, #0
 8001904:	d06c      	beq.n	80019e0 <HAL_RCC_OscConfig+0x12c>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d168      	bne.n	80019e0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	e24c      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800191a:	d106      	bne.n	800192a <HAL_RCC_OscConfig+0x76>
 800191c:	4b80      	ldr	r3, [pc, #512]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a7f      	ldr	r2, [pc, #508]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001922:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001926:	6013      	str	r3, [r2, #0]
 8001928:	e02e      	b.n	8001988 <HAL_RCC_OscConfig+0xd4>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d10c      	bne.n	800194c <HAL_RCC_OscConfig+0x98>
 8001932:	4b7b      	ldr	r3, [pc, #492]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a7a      	ldr	r2, [pc, #488]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001938:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800193c:	6013      	str	r3, [r2, #0]
 800193e:	4b78      	ldr	r3, [pc, #480]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4a77      	ldr	r2, [pc, #476]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001944:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001948:	6013      	str	r3, [r2, #0]
 800194a:	e01d      	b.n	8001988 <HAL_RCC_OscConfig+0xd4>
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001954:	d10c      	bne.n	8001970 <HAL_RCC_OscConfig+0xbc>
 8001956:	4b72      	ldr	r3, [pc, #456]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4a71      	ldr	r2, [pc, #452]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 800195c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001960:	6013      	str	r3, [r2, #0]
 8001962:	4b6f      	ldr	r3, [pc, #444]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a6e      	ldr	r2, [pc, #440]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001968:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800196c:	6013      	str	r3, [r2, #0]
 800196e:	e00b      	b.n	8001988 <HAL_RCC_OscConfig+0xd4>
 8001970:	4b6b      	ldr	r3, [pc, #428]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a6a      	ldr	r2, [pc, #424]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001976:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800197a:	6013      	str	r3, [r2, #0]
 800197c:	4b68      	ldr	r3, [pc, #416]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a67      	ldr	r2, [pc, #412]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001982:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001986:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d013      	beq.n	80019b8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001990:	f7fe ff82 	bl	8000898 <HAL_GetTick>
 8001994:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001996:	e008      	b.n	80019aa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001998:	f7fe ff7e 	bl	8000898 <HAL_GetTick>
 800199c:	4602      	mov	r2, r0
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	1ad3      	subs	r3, r2, r3
 80019a2:	2b64      	cmp	r3, #100	; 0x64
 80019a4:	d901      	bls.n	80019aa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80019a6:	2303      	movs	r3, #3
 80019a8:	e200      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019aa:	4b5d      	ldr	r3, [pc, #372]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d0f0      	beq.n	8001998 <HAL_RCC_OscConfig+0xe4>
 80019b6:	e014      	b.n	80019e2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019b8:	f7fe ff6e 	bl	8000898 <HAL_GetTick>
 80019bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019be:	e008      	b.n	80019d2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019c0:	f7fe ff6a 	bl	8000898 <HAL_GetTick>
 80019c4:	4602      	mov	r2, r0
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	2b64      	cmp	r3, #100	; 0x64
 80019cc:	d901      	bls.n	80019d2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80019ce:	2303      	movs	r3, #3
 80019d0:	e1ec      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019d2:	4b53      	ldr	r3, [pc, #332]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d1f0      	bne.n	80019c0 <HAL_RCC_OscConfig+0x10c>
 80019de:	e000      	b.n	80019e2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f003 0302 	and.w	r3, r3, #2
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d063      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80019ee:	4b4c      	ldr	r3, [pc, #304]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	f003 030c 	and.w	r3, r3, #12
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d00b      	beq.n	8001a12 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80019fa:	4b49      	ldr	r3, [pc, #292]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	f003 030c 	and.w	r3, r3, #12
 8001a02:	2b08      	cmp	r3, #8
 8001a04:	d11c      	bne.n	8001a40 <HAL_RCC_OscConfig+0x18c>
 8001a06:	4b46      	ldr	r3, [pc, #280]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d116      	bne.n	8001a40 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a12:	4b43      	ldr	r3, [pc, #268]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 0302 	and.w	r3, r3, #2
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d005      	beq.n	8001a2a <HAL_RCC_OscConfig+0x176>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	691b      	ldr	r3, [r3, #16]
 8001a22:	2b01      	cmp	r3, #1
 8001a24:	d001      	beq.n	8001a2a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e1c0      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a2a:	4b3d      	ldr	r3, [pc, #244]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	695b      	ldr	r3, [r3, #20]
 8001a36:	00db      	lsls	r3, r3, #3
 8001a38:	4939      	ldr	r1, [pc, #228]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a3e:	e03a      	b.n	8001ab6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	691b      	ldr	r3, [r3, #16]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d020      	beq.n	8001a8a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a48:	4b36      	ldr	r3, [pc, #216]	; (8001b24 <HAL_RCC_OscConfig+0x270>)
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a4e:	f7fe ff23 	bl	8000898 <HAL_GetTick>
 8001a52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a54:	e008      	b.n	8001a68 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a56:	f7fe ff1f 	bl	8000898 <HAL_GetTick>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d901      	bls.n	8001a68 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e1a1      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a68:	4b2d      	ldr	r3, [pc, #180]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 0302 	and.w	r3, r3, #2
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d0f0      	beq.n	8001a56 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a74:	4b2a      	ldr	r3, [pc, #168]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	695b      	ldr	r3, [r3, #20]
 8001a80:	00db      	lsls	r3, r3, #3
 8001a82:	4927      	ldr	r1, [pc, #156]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001a84:	4313      	orrs	r3, r2
 8001a86:	600b      	str	r3, [r1, #0]
 8001a88:	e015      	b.n	8001ab6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a8a:	4b26      	ldr	r3, [pc, #152]	; (8001b24 <HAL_RCC_OscConfig+0x270>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a90:	f7fe ff02 	bl	8000898 <HAL_GetTick>
 8001a94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a96:	e008      	b.n	8001aaa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a98:	f7fe fefe 	bl	8000898 <HAL_GetTick>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	693b      	ldr	r3, [r7, #16]
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	2b02      	cmp	r3, #2
 8001aa4:	d901      	bls.n	8001aaa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	e180      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001aaa:	4b1d      	ldr	r3, [pc, #116]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 0302 	and.w	r3, r3, #2
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d1f0      	bne.n	8001a98 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f003 0308 	and.w	r3, r3, #8
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d03a      	beq.n	8001b38 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	699b      	ldr	r3, [r3, #24]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d019      	beq.n	8001afe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001aca:	4b17      	ldr	r3, [pc, #92]	; (8001b28 <HAL_RCC_OscConfig+0x274>)
 8001acc:	2201      	movs	r2, #1
 8001ace:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ad0:	f7fe fee2 	bl	8000898 <HAL_GetTick>
 8001ad4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ad6:	e008      	b.n	8001aea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ad8:	f7fe fede 	bl	8000898 <HAL_GetTick>
 8001adc:	4602      	mov	r2, r0
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	2b02      	cmp	r3, #2
 8001ae4:	d901      	bls.n	8001aea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e160      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001aea:	4b0d      	ldr	r3, [pc, #52]	; (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aee:	f003 0302 	and.w	r3, r3, #2
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d0f0      	beq.n	8001ad8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001af6:	2001      	movs	r0, #1
 8001af8:	f000 fad8 	bl	80020ac <RCC_Delay>
 8001afc:	e01c      	b.n	8001b38 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001afe:	4b0a      	ldr	r3, [pc, #40]	; (8001b28 <HAL_RCC_OscConfig+0x274>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b04:	f7fe fec8 	bl	8000898 <HAL_GetTick>
 8001b08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b0a:	e00f      	b.n	8001b2c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b0c:	f7fe fec4 	bl	8000898 <HAL_GetTick>
 8001b10:	4602      	mov	r2, r0
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	1ad3      	subs	r3, r2, r3
 8001b16:	2b02      	cmp	r3, #2
 8001b18:	d908      	bls.n	8001b2c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	e146      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
 8001b1e:	bf00      	nop
 8001b20:	40021000 	.word	0x40021000
 8001b24:	42420000 	.word	0x42420000
 8001b28:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b2c:	4b92      	ldr	r3, [pc, #584]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b30:	f003 0302 	and.w	r3, r3, #2
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d1e9      	bne.n	8001b0c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f003 0304 	and.w	r3, r3, #4
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	f000 80a6 	beq.w	8001c92 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b46:	2300      	movs	r3, #0
 8001b48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b4a:	4b8b      	ldr	r3, [pc, #556]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001b4c:	69db      	ldr	r3, [r3, #28]
 8001b4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d10d      	bne.n	8001b72 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b56:	4b88      	ldr	r3, [pc, #544]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001b58:	69db      	ldr	r3, [r3, #28]
 8001b5a:	4a87      	ldr	r2, [pc, #540]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001b5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b60:	61d3      	str	r3, [r2, #28]
 8001b62:	4b85      	ldr	r3, [pc, #532]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001b64:	69db      	ldr	r3, [r3, #28]
 8001b66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b6a:	60bb      	str	r3, [r7, #8]
 8001b6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b72:	4b82      	ldr	r3, [pc, #520]	; (8001d7c <HAL_RCC_OscConfig+0x4c8>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d118      	bne.n	8001bb0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b7e:	4b7f      	ldr	r3, [pc, #508]	; (8001d7c <HAL_RCC_OscConfig+0x4c8>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a7e      	ldr	r2, [pc, #504]	; (8001d7c <HAL_RCC_OscConfig+0x4c8>)
 8001b84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b8a:	f7fe fe85 	bl	8000898 <HAL_GetTick>
 8001b8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b90:	e008      	b.n	8001ba4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b92:	f7fe fe81 	bl	8000898 <HAL_GetTick>
 8001b96:	4602      	mov	r2, r0
 8001b98:	693b      	ldr	r3, [r7, #16]
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	2b64      	cmp	r3, #100	; 0x64
 8001b9e:	d901      	bls.n	8001ba4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	e103      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ba4:	4b75      	ldr	r3, [pc, #468]	; (8001d7c <HAL_RCC_OscConfig+0x4c8>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d0f0      	beq.n	8001b92 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	68db      	ldr	r3, [r3, #12]
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d106      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x312>
 8001bb8:	4b6f      	ldr	r3, [pc, #444]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001bba:	6a1b      	ldr	r3, [r3, #32]
 8001bbc:	4a6e      	ldr	r2, [pc, #440]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001bbe:	f043 0301 	orr.w	r3, r3, #1
 8001bc2:	6213      	str	r3, [r2, #32]
 8001bc4:	e02d      	b.n	8001c22 <HAL_RCC_OscConfig+0x36e>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	68db      	ldr	r3, [r3, #12]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d10c      	bne.n	8001be8 <HAL_RCC_OscConfig+0x334>
 8001bce:	4b6a      	ldr	r3, [pc, #424]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001bd0:	6a1b      	ldr	r3, [r3, #32]
 8001bd2:	4a69      	ldr	r2, [pc, #420]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001bd4:	f023 0301 	bic.w	r3, r3, #1
 8001bd8:	6213      	str	r3, [r2, #32]
 8001bda:	4b67      	ldr	r3, [pc, #412]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001bdc:	6a1b      	ldr	r3, [r3, #32]
 8001bde:	4a66      	ldr	r2, [pc, #408]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001be0:	f023 0304 	bic.w	r3, r3, #4
 8001be4:	6213      	str	r3, [r2, #32]
 8001be6:	e01c      	b.n	8001c22 <HAL_RCC_OscConfig+0x36e>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	68db      	ldr	r3, [r3, #12]
 8001bec:	2b05      	cmp	r3, #5
 8001bee:	d10c      	bne.n	8001c0a <HAL_RCC_OscConfig+0x356>
 8001bf0:	4b61      	ldr	r3, [pc, #388]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001bf2:	6a1b      	ldr	r3, [r3, #32]
 8001bf4:	4a60      	ldr	r2, [pc, #384]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001bf6:	f043 0304 	orr.w	r3, r3, #4
 8001bfa:	6213      	str	r3, [r2, #32]
 8001bfc:	4b5e      	ldr	r3, [pc, #376]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001bfe:	6a1b      	ldr	r3, [r3, #32]
 8001c00:	4a5d      	ldr	r2, [pc, #372]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001c02:	f043 0301 	orr.w	r3, r3, #1
 8001c06:	6213      	str	r3, [r2, #32]
 8001c08:	e00b      	b.n	8001c22 <HAL_RCC_OscConfig+0x36e>
 8001c0a:	4b5b      	ldr	r3, [pc, #364]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001c0c:	6a1b      	ldr	r3, [r3, #32]
 8001c0e:	4a5a      	ldr	r2, [pc, #360]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001c10:	f023 0301 	bic.w	r3, r3, #1
 8001c14:	6213      	str	r3, [r2, #32]
 8001c16:	4b58      	ldr	r3, [pc, #352]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001c18:	6a1b      	ldr	r3, [r3, #32]
 8001c1a:	4a57      	ldr	r2, [pc, #348]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001c1c:	f023 0304 	bic.w	r3, r3, #4
 8001c20:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	68db      	ldr	r3, [r3, #12]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d015      	beq.n	8001c56 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c2a:	f7fe fe35 	bl	8000898 <HAL_GetTick>
 8001c2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c30:	e00a      	b.n	8001c48 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c32:	f7fe fe31 	bl	8000898 <HAL_GetTick>
 8001c36:	4602      	mov	r2, r0
 8001c38:	693b      	ldr	r3, [r7, #16]
 8001c3a:	1ad3      	subs	r3, r2, r3
 8001c3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d901      	bls.n	8001c48 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001c44:	2303      	movs	r3, #3
 8001c46:	e0b1      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c48:	4b4b      	ldr	r3, [pc, #300]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001c4a:	6a1b      	ldr	r3, [r3, #32]
 8001c4c:	f003 0302 	and.w	r3, r3, #2
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d0ee      	beq.n	8001c32 <HAL_RCC_OscConfig+0x37e>
 8001c54:	e014      	b.n	8001c80 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c56:	f7fe fe1f 	bl	8000898 <HAL_GetTick>
 8001c5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c5c:	e00a      	b.n	8001c74 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c5e:	f7fe fe1b 	bl	8000898 <HAL_GetTick>
 8001c62:	4602      	mov	r2, r0
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	1ad3      	subs	r3, r2, r3
 8001c68:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d901      	bls.n	8001c74 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001c70:	2303      	movs	r3, #3
 8001c72:	e09b      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c74:	4b40      	ldr	r3, [pc, #256]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001c76:	6a1b      	ldr	r3, [r3, #32]
 8001c78:	f003 0302 	and.w	r3, r3, #2
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d1ee      	bne.n	8001c5e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001c80:	7dfb      	ldrb	r3, [r7, #23]
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d105      	bne.n	8001c92 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c86:	4b3c      	ldr	r3, [pc, #240]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001c88:	69db      	ldr	r3, [r3, #28]
 8001c8a:	4a3b      	ldr	r2, [pc, #236]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001c8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c90:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	69db      	ldr	r3, [r3, #28]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	f000 8087 	beq.w	8001daa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c9c:	4b36      	ldr	r3, [pc, #216]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	f003 030c 	and.w	r3, r3, #12
 8001ca4:	2b08      	cmp	r3, #8
 8001ca6:	d061      	beq.n	8001d6c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	69db      	ldr	r3, [r3, #28]
 8001cac:	2b02      	cmp	r3, #2
 8001cae:	d146      	bne.n	8001d3e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cb0:	4b33      	ldr	r3, [pc, #204]	; (8001d80 <HAL_RCC_OscConfig+0x4cc>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cb6:	f7fe fdef 	bl	8000898 <HAL_GetTick>
 8001cba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cbc:	e008      	b.n	8001cd0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cbe:	f7fe fdeb 	bl	8000898 <HAL_GetTick>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	693b      	ldr	r3, [r7, #16]
 8001cc6:	1ad3      	subs	r3, r2, r3
 8001cc8:	2b02      	cmp	r3, #2
 8001cca:	d901      	bls.n	8001cd0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001ccc:	2303      	movs	r3, #3
 8001cce:	e06d      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cd0:	4b29      	ldr	r3, [pc, #164]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d1f0      	bne.n	8001cbe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6a1b      	ldr	r3, [r3, #32]
 8001ce0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ce4:	d108      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001ce6:	4b24      	ldr	r3, [pc, #144]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	4921      	ldr	r1, [pc, #132]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cf8:	4b1f      	ldr	r3, [pc, #124]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6a19      	ldr	r1, [r3, #32]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d08:	430b      	orrs	r3, r1
 8001d0a:	491b      	ldr	r1, [pc, #108]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d10:	4b1b      	ldr	r3, [pc, #108]	; (8001d80 <HAL_RCC_OscConfig+0x4cc>)
 8001d12:	2201      	movs	r2, #1
 8001d14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d16:	f7fe fdbf 	bl	8000898 <HAL_GetTick>
 8001d1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d1c:	e008      	b.n	8001d30 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d1e:	f7fe fdbb 	bl	8000898 <HAL_GetTick>
 8001d22:	4602      	mov	r2, r0
 8001d24:	693b      	ldr	r3, [r7, #16]
 8001d26:	1ad3      	subs	r3, r2, r3
 8001d28:	2b02      	cmp	r3, #2
 8001d2a:	d901      	bls.n	8001d30 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001d2c:	2303      	movs	r3, #3
 8001d2e:	e03d      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d30:	4b11      	ldr	r3, [pc, #68]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d0f0      	beq.n	8001d1e <HAL_RCC_OscConfig+0x46a>
 8001d3c:	e035      	b.n	8001daa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d3e:	4b10      	ldr	r3, [pc, #64]	; (8001d80 <HAL_RCC_OscConfig+0x4cc>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d44:	f7fe fda8 	bl	8000898 <HAL_GetTick>
 8001d48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d4a:	e008      	b.n	8001d5e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d4c:	f7fe fda4 	bl	8000898 <HAL_GetTick>
 8001d50:	4602      	mov	r2, r0
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d901      	bls.n	8001d5e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	e026      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d5e:	4b06      	ldr	r3, [pc, #24]	; (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d1f0      	bne.n	8001d4c <HAL_RCC_OscConfig+0x498>
 8001d6a:	e01e      	b.n	8001daa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	69db      	ldr	r3, [r3, #28]
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d107      	bne.n	8001d84 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001d74:	2301      	movs	r3, #1
 8001d76:	e019      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
 8001d78:	40021000 	.word	0x40021000
 8001d7c:	40007000 	.word	0x40007000
 8001d80:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d84:	4b0b      	ldr	r3, [pc, #44]	; (8001db4 <HAL_RCC_OscConfig+0x500>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6a1b      	ldr	r3, [r3, #32]
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d106      	bne.n	8001da6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d001      	beq.n	8001daa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	e000      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001daa:	2300      	movs	r3, #0
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	3718      	adds	r7, #24
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	40021000 	.word	0x40021000

08001db8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b084      	sub	sp, #16
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d101      	bne.n	8001dcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e0d0      	b.n	8001f6e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001dcc:	4b6a      	ldr	r3, [pc, #424]	; (8001f78 <HAL_RCC_ClockConfig+0x1c0>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 0307 	and.w	r3, r3, #7
 8001dd4:	683a      	ldr	r2, [r7, #0]
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	d910      	bls.n	8001dfc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dda:	4b67      	ldr	r3, [pc, #412]	; (8001f78 <HAL_RCC_ClockConfig+0x1c0>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f023 0207 	bic.w	r2, r3, #7
 8001de2:	4965      	ldr	r1, [pc, #404]	; (8001f78 <HAL_RCC_ClockConfig+0x1c0>)
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	4313      	orrs	r3, r2
 8001de8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dea:	4b63      	ldr	r3, [pc, #396]	; (8001f78 <HAL_RCC_ClockConfig+0x1c0>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f003 0307 	and.w	r3, r3, #7
 8001df2:	683a      	ldr	r2, [r7, #0]
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d001      	beq.n	8001dfc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	e0b8      	b.n	8001f6e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f003 0302 	and.w	r3, r3, #2
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d020      	beq.n	8001e4a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 0304 	and.w	r3, r3, #4
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d005      	beq.n	8001e20 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e14:	4b59      	ldr	r3, [pc, #356]	; (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	4a58      	ldr	r2, [pc, #352]	; (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001e1a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001e1e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f003 0308 	and.w	r3, r3, #8
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d005      	beq.n	8001e38 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e2c:	4b53      	ldr	r3, [pc, #332]	; (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	4a52      	ldr	r2, [pc, #328]	; (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001e32:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001e36:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e38:	4b50      	ldr	r3, [pc, #320]	; (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	689b      	ldr	r3, [r3, #8]
 8001e44:	494d      	ldr	r1, [pc, #308]	; (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001e46:	4313      	orrs	r3, r2
 8001e48:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f003 0301 	and.w	r3, r3, #1
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d040      	beq.n	8001ed8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d107      	bne.n	8001e6e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e5e:	4b47      	ldr	r3, [pc, #284]	; (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d115      	bne.n	8001e96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e07f      	b.n	8001f6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	2b02      	cmp	r3, #2
 8001e74:	d107      	bne.n	8001e86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e76:	4b41      	ldr	r3, [pc, #260]	; (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d109      	bne.n	8001e96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	e073      	b.n	8001f6e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e86:	4b3d      	ldr	r3, [pc, #244]	; (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0302 	and.w	r3, r3, #2
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d101      	bne.n	8001e96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e06b      	b.n	8001f6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e96:	4b39      	ldr	r3, [pc, #228]	; (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	f023 0203 	bic.w	r2, r3, #3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	4936      	ldr	r1, [pc, #216]	; (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ea8:	f7fe fcf6 	bl	8000898 <HAL_GetTick>
 8001eac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eae:	e00a      	b.n	8001ec6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001eb0:	f7fe fcf2 	bl	8000898 <HAL_GetTick>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	1ad3      	subs	r3, r2, r3
 8001eba:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d901      	bls.n	8001ec6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	e053      	b.n	8001f6e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ec6:	4b2d      	ldr	r3, [pc, #180]	; (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	f003 020c 	and.w	r2, r3, #12
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d1eb      	bne.n	8001eb0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ed8:	4b27      	ldr	r3, [pc, #156]	; (8001f78 <HAL_RCC_ClockConfig+0x1c0>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 0307 	and.w	r3, r3, #7
 8001ee0:	683a      	ldr	r2, [r7, #0]
 8001ee2:	429a      	cmp	r2, r3
 8001ee4:	d210      	bcs.n	8001f08 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ee6:	4b24      	ldr	r3, [pc, #144]	; (8001f78 <HAL_RCC_ClockConfig+0x1c0>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f023 0207 	bic.w	r2, r3, #7
 8001eee:	4922      	ldr	r1, [pc, #136]	; (8001f78 <HAL_RCC_ClockConfig+0x1c0>)
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ef6:	4b20      	ldr	r3, [pc, #128]	; (8001f78 <HAL_RCC_ClockConfig+0x1c0>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 0307 	and.w	r3, r3, #7
 8001efe:	683a      	ldr	r2, [r7, #0]
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d001      	beq.n	8001f08 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	e032      	b.n	8001f6e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f003 0304 	and.w	r3, r3, #4
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d008      	beq.n	8001f26 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f14:	4b19      	ldr	r3, [pc, #100]	; (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	68db      	ldr	r3, [r3, #12]
 8001f20:	4916      	ldr	r1, [pc, #88]	; (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001f22:	4313      	orrs	r3, r2
 8001f24:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 0308 	and.w	r3, r3, #8
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d009      	beq.n	8001f46 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f32:	4b12      	ldr	r3, [pc, #72]	; (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	691b      	ldr	r3, [r3, #16]
 8001f3e:	00db      	lsls	r3, r3, #3
 8001f40:	490e      	ldr	r1, [pc, #56]	; (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001f42:	4313      	orrs	r3, r2
 8001f44:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f46:	f000 f821 	bl	8001f8c <HAL_RCC_GetSysClockFreq>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	4b0b      	ldr	r3, [pc, #44]	; (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	091b      	lsrs	r3, r3, #4
 8001f52:	f003 030f 	and.w	r3, r3, #15
 8001f56:	490a      	ldr	r1, [pc, #40]	; (8001f80 <HAL_RCC_ClockConfig+0x1c8>)
 8001f58:	5ccb      	ldrb	r3, [r1, r3]
 8001f5a:	fa22 f303 	lsr.w	r3, r2, r3
 8001f5e:	4a09      	ldr	r2, [pc, #36]	; (8001f84 <HAL_RCC_ClockConfig+0x1cc>)
 8001f60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f62:	4b09      	ldr	r3, [pc, #36]	; (8001f88 <HAL_RCC_ClockConfig+0x1d0>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4618      	mov	r0, r3
 8001f68:	f7fe fc54 	bl	8000814 <HAL_InitTick>

  return HAL_OK;
 8001f6c:	2300      	movs	r3, #0
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3710      	adds	r7, #16
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	40022000 	.word	0x40022000
 8001f7c:	40021000 	.word	0x40021000
 8001f80:	08002e30 	.word	0x08002e30
 8001f84:	20000000 	.word	0x20000000
 8001f88:	20000004 	.word	0x20000004

08001f8c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f8c:	b490      	push	{r4, r7}
 8001f8e:	b08a      	sub	sp, #40	; 0x28
 8001f90:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001f92:	4b29      	ldr	r3, [pc, #164]	; (8002038 <HAL_RCC_GetSysClockFreq+0xac>)
 8001f94:	1d3c      	adds	r4, r7, #4
 8001f96:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001f98:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001f9c:	f240 2301 	movw	r3, #513	; 0x201
 8001fa0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	61fb      	str	r3, [r7, #28]
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	61bb      	str	r3, [r7, #24]
 8001faa:	2300      	movs	r3, #0
 8001fac:	627b      	str	r3, [r7, #36]	; 0x24
 8001fae:	2300      	movs	r3, #0
 8001fb0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001fb6:	4b21      	ldr	r3, [pc, #132]	; (800203c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001fbc:	69fb      	ldr	r3, [r7, #28]
 8001fbe:	f003 030c 	and.w	r3, r3, #12
 8001fc2:	2b04      	cmp	r3, #4
 8001fc4:	d002      	beq.n	8001fcc <HAL_RCC_GetSysClockFreq+0x40>
 8001fc6:	2b08      	cmp	r3, #8
 8001fc8:	d003      	beq.n	8001fd2 <HAL_RCC_GetSysClockFreq+0x46>
 8001fca:	e02b      	b.n	8002024 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001fcc:	4b1c      	ldr	r3, [pc, #112]	; (8002040 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001fce:	623b      	str	r3, [r7, #32]
      break;
 8001fd0:	e02b      	b.n	800202a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	0c9b      	lsrs	r3, r3, #18
 8001fd6:	f003 030f 	and.w	r3, r3, #15
 8001fda:	3328      	adds	r3, #40	; 0x28
 8001fdc:	443b      	add	r3, r7
 8001fde:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001fe2:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001fe4:	69fb      	ldr	r3, [r7, #28]
 8001fe6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d012      	beq.n	8002014 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001fee:	4b13      	ldr	r3, [pc, #76]	; (800203c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	0c5b      	lsrs	r3, r3, #17
 8001ff4:	f003 0301 	and.w	r3, r3, #1
 8001ff8:	3328      	adds	r3, #40	; 0x28
 8001ffa:	443b      	add	r3, r7
 8001ffc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002000:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	4a0e      	ldr	r2, [pc, #56]	; (8002040 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002006:	fb03 f202 	mul.w	r2, r3, r2
 800200a:	69bb      	ldr	r3, [r7, #24]
 800200c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002010:	627b      	str	r3, [r7, #36]	; 0x24
 8002012:	e004      	b.n	800201e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	4a0b      	ldr	r2, [pc, #44]	; (8002044 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002018:	fb02 f303 	mul.w	r3, r2, r3
 800201c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800201e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002020:	623b      	str	r3, [r7, #32]
      break;
 8002022:	e002      	b.n	800202a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002024:	4b06      	ldr	r3, [pc, #24]	; (8002040 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002026:	623b      	str	r3, [r7, #32]
      break;
 8002028:	bf00      	nop
    }
  }
  return sysclockfreq;
 800202a:	6a3b      	ldr	r3, [r7, #32]
}
 800202c:	4618      	mov	r0, r3
 800202e:	3728      	adds	r7, #40	; 0x28
 8002030:	46bd      	mov	sp, r7
 8002032:	bc90      	pop	{r4, r7}
 8002034:	4770      	bx	lr
 8002036:	bf00      	nop
 8002038:	08002e20 	.word	0x08002e20
 800203c:	40021000 	.word	0x40021000
 8002040:	007a1200 	.word	0x007a1200
 8002044:	003d0900 	.word	0x003d0900

08002048 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800204c:	4b02      	ldr	r3, [pc, #8]	; (8002058 <HAL_RCC_GetHCLKFreq+0x10>)
 800204e:	681b      	ldr	r3, [r3, #0]
}
 8002050:	4618      	mov	r0, r3
 8002052:	46bd      	mov	sp, r7
 8002054:	bc80      	pop	{r7}
 8002056:	4770      	bx	lr
 8002058:	20000000 	.word	0x20000000

0800205c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002060:	f7ff fff2 	bl	8002048 <HAL_RCC_GetHCLKFreq>
 8002064:	4602      	mov	r2, r0
 8002066:	4b05      	ldr	r3, [pc, #20]	; (800207c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	0a1b      	lsrs	r3, r3, #8
 800206c:	f003 0307 	and.w	r3, r3, #7
 8002070:	4903      	ldr	r1, [pc, #12]	; (8002080 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002072:	5ccb      	ldrb	r3, [r1, r3]
 8002074:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002078:	4618      	mov	r0, r3
 800207a:	bd80      	pop	{r7, pc}
 800207c:	40021000 	.word	0x40021000
 8002080:	08002e40 	.word	0x08002e40

08002084 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002088:	f7ff ffde 	bl	8002048 <HAL_RCC_GetHCLKFreq>
 800208c:	4602      	mov	r2, r0
 800208e:	4b05      	ldr	r3, [pc, #20]	; (80020a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	0adb      	lsrs	r3, r3, #11
 8002094:	f003 0307 	and.w	r3, r3, #7
 8002098:	4903      	ldr	r1, [pc, #12]	; (80020a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800209a:	5ccb      	ldrb	r3, [r1, r3]
 800209c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	40021000 	.word	0x40021000
 80020a8:	08002e40 	.word	0x08002e40

080020ac <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b085      	sub	sp, #20
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80020b4:	4b0a      	ldr	r3, [pc, #40]	; (80020e0 <RCC_Delay+0x34>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a0a      	ldr	r2, [pc, #40]	; (80020e4 <RCC_Delay+0x38>)
 80020ba:	fba2 2303 	umull	r2, r3, r2, r3
 80020be:	0a5b      	lsrs	r3, r3, #9
 80020c0:	687a      	ldr	r2, [r7, #4]
 80020c2:	fb02 f303 	mul.w	r3, r2, r3
 80020c6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80020c8:	bf00      	nop
  }
  while (Delay --);
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	1e5a      	subs	r2, r3, #1
 80020ce:	60fa      	str	r2, [r7, #12]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d1f9      	bne.n	80020c8 <RCC_Delay+0x1c>
}
 80020d4:	bf00      	nop
 80020d6:	bf00      	nop
 80020d8:	3714      	adds	r7, #20
 80020da:	46bd      	mov	sp, r7
 80020dc:	bc80      	pop	{r7}
 80020de:	4770      	bx	lr
 80020e0:	20000000 	.word	0x20000000
 80020e4:	10624dd3 	.word	0x10624dd3

080020e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d101      	bne.n	80020fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	e03f      	b.n	800217a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002100:	b2db      	uxtb	r3, r3
 8002102:	2b00      	cmp	r3, #0
 8002104:	d106      	bne.n	8002114 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2200      	movs	r2, #0
 800210a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f7fe fa96 	bl	8000640 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2224      	movs	r2, #36	; 0x24
 8002118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	68da      	ldr	r2, [r3, #12]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800212a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800212c:	6878      	ldr	r0, [r7, #4]
 800212e:	f000 f905 	bl	800233c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	691a      	ldr	r2, [r3, #16]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002140:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	695a      	ldr	r2, [r3, #20]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002150:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	68da      	ldr	r2, [r3, #12]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002160:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2220      	movs	r2, #32
 800216c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2220      	movs	r2, #32
 8002174:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002178:	2300      	movs	r3, #0
}
 800217a:	4618      	mov	r0, r3
 800217c:	3708      	adds	r7, #8
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}

08002182 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002182:	b580      	push	{r7, lr}
 8002184:	b08a      	sub	sp, #40	; 0x28
 8002186:	af02      	add	r7, sp, #8
 8002188:	60f8      	str	r0, [r7, #12]
 800218a:	60b9      	str	r1, [r7, #8]
 800218c:	603b      	str	r3, [r7, #0]
 800218e:	4613      	mov	r3, r2
 8002190:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002192:	2300      	movs	r3, #0
 8002194:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800219c:	b2db      	uxtb	r3, r3
 800219e:	2b20      	cmp	r3, #32
 80021a0:	d17c      	bne.n	800229c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80021a2:	68bb      	ldr	r3, [r7, #8]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d002      	beq.n	80021ae <HAL_UART_Transmit+0x2c>
 80021a8:	88fb      	ldrh	r3, [r7, #6]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d101      	bne.n	80021b2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	e075      	b.n	800229e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d101      	bne.n	80021c0 <HAL_UART_Transmit+0x3e>
 80021bc:	2302      	movs	r3, #2
 80021be:	e06e      	b.n	800229e <HAL_UART_Transmit+0x11c>
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	2201      	movs	r2, #1
 80021c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	2200      	movs	r2, #0
 80021cc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	2221      	movs	r2, #33	; 0x21
 80021d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80021d6:	f7fe fb5f 	bl	8000898 <HAL_GetTick>
 80021da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	88fa      	ldrh	r2, [r7, #6]
 80021e0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	88fa      	ldrh	r2, [r7, #6]
 80021e6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021f0:	d108      	bne.n	8002204 <HAL_UART_Transmit+0x82>
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	691b      	ldr	r3, [r3, #16]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d104      	bne.n	8002204 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80021fa:	2300      	movs	r3, #0
 80021fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	61bb      	str	r3, [r7, #24]
 8002202:	e003      	b.n	800220c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002204:	68bb      	ldr	r3, [r7, #8]
 8002206:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002208:	2300      	movs	r3, #0
 800220a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	2200      	movs	r2, #0
 8002210:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002214:	e02a      	b.n	800226c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	9300      	str	r3, [sp, #0]
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	2200      	movs	r2, #0
 800221e:	2180      	movs	r1, #128	; 0x80
 8002220:	68f8      	ldr	r0, [r7, #12]
 8002222:	f000 f840 	bl	80022a6 <UART_WaitOnFlagUntilTimeout>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d001      	beq.n	8002230 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800222c:	2303      	movs	r3, #3
 800222e:	e036      	b.n	800229e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d10b      	bne.n	800224e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002236:	69bb      	ldr	r3, [r7, #24]
 8002238:	881b      	ldrh	r3, [r3, #0]
 800223a:	461a      	mov	r2, r3
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002244:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002246:	69bb      	ldr	r3, [r7, #24]
 8002248:	3302      	adds	r3, #2
 800224a:	61bb      	str	r3, [r7, #24]
 800224c:	e007      	b.n	800225e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	781a      	ldrb	r2, [r3, #0]
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	3301      	adds	r3, #1
 800225c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002262:	b29b      	uxth	r3, r3
 8002264:	3b01      	subs	r3, #1
 8002266:	b29a      	uxth	r2, r3
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002270:	b29b      	uxth	r3, r3
 8002272:	2b00      	cmp	r3, #0
 8002274:	d1cf      	bne.n	8002216 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	9300      	str	r3, [sp, #0]
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	2200      	movs	r2, #0
 800227e:	2140      	movs	r1, #64	; 0x40
 8002280:	68f8      	ldr	r0, [r7, #12]
 8002282:	f000 f810 	bl	80022a6 <UART_WaitOnFlagUntilTimeout>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d001      	beq.n	8002290 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800228c:	2303      	movs	r3, #3
 800228e:	e006      	b.n	800229e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2220      	movs	r2, #32
 8002294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002298:	2300      	movs	r3, #0
 800229a:	e000      	b.n	800229e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800229c:	2302      	movs	r3, #2
  }
}
 800229e:	4618      	mov	r0, r3
 80022a0:	3720      	adds	r7, #32
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}

080022a6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80022a6:	b580      	push	{r7, lr}
 80022a8:	b084      	sub	sp, #16
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	60f8      	str	r0, [r7, #12]
 80022ae:	60b9      	str	r1, [r7, #8]
 80022b0:	603b      	str	r3, [r7, #0]
 80022b2:	4613      	mov	r3, r2
 80022b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022b6:	e02c      	b.n	8002312 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022b8:	69bb      	ldr	r3, [r7, #24]
 80022ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022be:	d028      	beq.n	8002312 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80022c0:	69bb      	ldr	r3, [r7, #24]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d007      	beq.n	80022d6 <UART_WaitOnFlagUntilTimeout+0x30>
 80022c6:	f7fe fae7 	bl	8000898 <HAL_GetTick>
 80022ca:	4602      	mov	r2, r0
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	1ad3      	subs	r3, r2, r3
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	429a      	cmp	r2, r3
 80022d4:	d21d      	bcs.n	8002312 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	68da      	ldr	r2, [r3, #12]
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80022e4:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	695a      	ldr	r2, [r3, #20]
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f022 0201 	bic.w	r2, r2, #1
 80022f4:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	2220      	movs	r2, #32
 80022fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	2220      	movs	r2, #32
 8002302:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2200      	movs	r2, #0
 800230a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800230e:	2303      	movs	r3, #3
 8002310:	e00f      	b.n	8002332 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	4013      	ands	r3, r2
 800231c:	68ba      	ldr	r2, [r7, #8]
 800231e:	429a      	cmp	r2, r3
 8002320:	bf0c      	ite	eq
 8002322:	2301      	moveq	r3, #1
 8002324:	2300      	movne	r3, #0
 8002326:	b2db      	uxtb	r3, r3
 8002328:	461a      	mov	r2, r3
 800232a:	79fb      	ldrb	r3, [r7, #7]
 800232c:	429a      	cmp	r2, r3
 800232e:	d0c3      	beq.n	80022b8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002330:	2300      	movs	r3, #0
}
 8002332:	4618      	mov	r0, r3
 8002334:	3710      	adds	r7, #16
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
	...

0800233c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b084      	sub	sp, #16
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	691b      	ldr	r3, [r3, #16]
 800234a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	68da      	ldr	r2, [r3, #12]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	430a      	orrs	r2, r1
 8002358:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	689a      	ldr	r2, [r3, #8]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	691b      	ldr	r3, [r3, #16]
 8002362:	431a      	orrs	r2, r3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	695b      	ldr	r3, [r3, #20]
 8002368:	4313      	orrs	r3, r2
 800236a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	68db      	ldr	r3, [r3, #12]
 8002372:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002376:	f023 030c 	bic.w	r3, r3, #12
 800237a:	687a      	ldr	r2, [r7, #4]
 800237c:	6812      	ldr	r2, [r2, #0]
 800237e:	68b9      	ldr	r1, [r7, #8]
 8002380:	430b      	orrs	r3, r1
 8002382:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	695b      	ldr	r3, [r3, #20]
 800238a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	699a      	ldr	r2, [r3, #24]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	430a      	orrs	r2, r1
 8002398:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a2c      	ldr	r2, [pc, #176]	; (8002450 <UART_SetConfig+0x114>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d103      	bne.n	80023ac <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80023a4:	f7ff fe6e 	bl	8002084 <HAL_RCC_GetPCLK2Freq>
 80023a8:	60f8      	str	r0, [r7, #12]
 80023aa:	e002      	b.n	80023b2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80023ac:	f7ff fe56 	bl	800205c <HAL_RCC_GetPCLK1Freq>
 80023b0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80023b2:	68fa      	ldr	r2, [r7, #12]
 80023b4:	4613      	mov	r3, r2
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	4413      	add	r3, r2
 80023ba:	009a      	lsls	r2, r3, #2
 80023bc:	441a      	add	r2, r3
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80023c8:	4a22      	ldr	r2, [pc, #136]	; (8002454 <UART_SetConfig+0x118>)
 80023ca:	fba2 2303 	umull	r2, r3, r2, r3
 80023ce:	095b      	lsrs	r3, r3, #5
 80023d0:	0119      	lsls	r1, r3, #4
 80023d2:	68fa      	ldr	r2, [r7, #12]
 80023d4:	4613      	mov	r3, r2
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	4413      	add	r3, r2
 80023da:	009a      	lsls	r2, r3, #2
 80023dc:	441a      	add	r2, r3
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80023e8:	4b1a      	ldr	r3, [pc, #104]	; (8002454 <UART_SetConfig+0x118>)
 80023ea:	fba3 0302 	umull	r0, r3, r3, r2
 80023ee:	095b      	lsrs	r3, r3, #5
 80023f0:	2064      	movs	r0, #100	; 0x64
 80023f2:	fb00 f303 	mul.w	r3, r0, r3
 80023f6:	1ad3      	subs	r3, r2, r3
 80023f8:	011b      	lsls	r3, r3, #4
 80023fa:	3332      	adds	r3, #50	; 0x32
 80023fc:	4a15      	ldr	r2, [pc, #84]	; (8002454 <UART_SetConfig+0x118>)
 80023fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002402:	095b      	lsrs	r3, r3, #5
 8002404:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002408:	4419      	add	r1, r3
 800240a:	68fa      	ldr	r2, [r7, #12]
 800240c:	4613      	mov	r3, r2
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	4413      	add	r3, r2
 8002412:	009a      	lsls	r2, r3, #2
 8002414:	441a      	add	r2, r3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002420:	4b0c      	ldr	r3, [pc, #48]	; (8002454 <UART_SetConfig+0x118>)
 8002422:	fba3 0302 	umull	r0, r3, r3, r2
 8002426:	095b      	lsrs	r3, r3, #5
 8002428:	2064      	movs	r0, #100	; 0x64
 800242a:	fb00 f303 	mul.w	r3, r0, r3
 800242e:	1ad3      	subs	r3, r2, r3
 8002430:	011b      	lsls	r3, r3, #4
 8002432:	3332      	adds	r3, #50	; 0x32
 8002434:	4a07      	ldr	r2, [pc, #28]	; (8002454 <UART_SetConfig+0x118>)
 8002436:	fba2 2303 	umull	r2, r3, r2, r3
 800243a:	095b      	lsrs	r3, r3, #5
 800243c:	f003 020f 	and.w	r2, r3, #15
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	440a      	add	r2, r1
 8002446:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002448:	bf00      	nop
 800244a:	3710      	adds	r7, #16
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}
 8002450:	40013800 	.word	0x40013800
 8002454:	51eb851f 	.word	0x51eb851f

08002458 <__errno>:
 8002458:	4b01      	ldr	r3, [pc, #4]	; (8002460 <__errno+0x8>)
 800245a:	6818      	ldr	r0, [r3, #0]
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	2000000c 	.word	0x2000000c

08002464 <__libc_init_array>:
 8002464:	b570      	push	{r4, r5, r6, lr}
 8002466:	2600      	movs	r6, #0
 8002468:	4d0c      	ldr	r5, [pc, #48]	; (800249c <__libc_init_array+0x38>)
 800246a:	4c0d      	ldr	r4, [pc, #52]	; (80024a0 <__libc_init_array+0x3c>)
 800246c:	1b64      	subs	r4, r4, r5
 800246e:	10a4      	asrs	r4, r4, #2
 8002470:	42a6      	cmp	r6, r4
 8002472:	d109      	bne.n	8002488 <__libc_init_array+0x24>
 8002474:	f000 fcb0 	bl	8002dd8 <_init>
 8002478:	2600      	movs	r6, #0
 800247a:	4d0a      	ldr	r5, [pc, #40]	; (80024a4 <__libc_init_array+0x40>)
 800247c:	4c0a      	ldr	r4, [pc, #40]	; (80024a8 <__libc_init_array+0x44>)
 800247e:	1b64      	subs	r4, r4, r5
 8002480:	10a4      	asrs	r4, r4, #2
 8002482:	42a6      	cmp	r6, r4
 8002484:	d105      	bne.n	8002492 <__libc_init_array+0x2e>
 8002486:	bd70      	pop	{r4, r5, r6, pc}
 8002488:	f855 3b04 	ldr.w	r3, [r5], #4
 800248c:	4798      	blx	r3
 800248e:	3601      	adds	r6, #1
 8002490:	e7ee      	b.n	8002470 <__libc_init_array+0xc>
 8002492:	f855 3b04 	ldr.w	r3, [r5], #4
 8002496:	4798      	blx	r3
 8002498:	3601      	adds	r6, #1
 800249a:	e7f2      	b.n	8002482 <__libc_init_array+0x1e>
 800249c:	08002e7c 	.word	0x08002e7c
 80024a0:	08002e7c 	.word	0x08002e7c
 80024a4:	08002e7c 	.word	0x08002e7c
 80024a8:	08002e80 	.word	0x08002e80

080024ac <memset>:
 80024ac:	4603      	mov	r3, r0
 80024ae:	4402      	add	r2, r0
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d100      	bne.n	80024b6 <memset+0xa>
 80024b4:	4770      	bx	lr
 80024b6:	f803 1b01 	strb.w	r1, [r3], #1
 80024ba:	e7f9      	b.n	80024b0 <memset+0x4>

080024bc <sniprintf>:
 80024bc:	b40c      	push	{r2, r3}
 80024be:	b530      	push	{r4, r5, lr}
 80024c0:	4b17      	ldr	r3, [pc, #92]	; (8002520 <sniprintf+0x64>)
 80024c2:	1e0c      	subs	r4, r1, #0
 80024c4:	681d      	ldr	r5, [r3, #0]
 80024c6:	b09d      	sub	sp, #116	; 0x74
 80024c8:	da08      	bge.n	80024dc <sniprintf+0x20>
 80024ca:	238b      	movs	r3, #139	; 0x8b
 80024cc:	f04f 30ff 	mov.w	r0, #4294967295
 80024d0:	602b      	str	r3, [r5, #0]
 80024d2:	b01d      	add	sp, #116	; 0x74
 80024d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80024d8:	b002      	add	sp, #8
 80024da:	4770      	bx	lr
 80024dc:	f44f 7302 	mov.w	r3, #520	; 0x208
 80024e0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80024e4:	bf0c      	ite	eq
 80024e6:	4623      	moveq	r3, r4
 80024e8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80024ec:	9304      	str	r3, [sp, #16]
 80024ee:	9307      	str	r3, [sp, #28]
 80024f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024f4:	9002      	str	r0, [sp, #8]
 80024f6:	9006      	str	r0, [sp, #24]
 80024f8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80024fc:	4628      	mov	r0, r5
 80024fe:	ab21      	add	r3, sp, #132	; 0x84
 8002500:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002502:	a902      	add	r1, sp, #8
 8002504:	9301      	str	r3, [sp, #4]
 8002506:	f000 f869 	bl	80025dc <_svfiprintf_r>
 800250a:	1c43      	adds	r3, r0, #1
 800250c:	bfbc      	itt	lt
 800250e:	238b      	movlt	r3, #139	; 0x8b
 8002510:	602b      	strlt	r3, [r5, #0]
 8002512:	2c00      	cmp	r4, #0
 8002514:	d0dd      	beq.n	80024d2 <sniprintf+0x16>
 8002516:	2200      	movs	r2, #0
 8002518:	9b02      	ldr	r3, [sp, #8]
 800251a:	701a      	strb	r2, [r3, #0]
 800251c:	e7d9      	b.n	80024d2 <sniprintf+0x16>
 800251e:	bf00      	nop
 8002520:	2000000c 	.word	0x2000000c

08002524 <__ssputs_r>:
 8002524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002528:	688e      	ldr	r6, [r1, #8]
 800252a:	4682      	mov	sl, r0
 800252c:	429e      	cmp	r6, r3
 800252e:	460c      	mov	r4, r1
 8002530:	4690      	mov	r8, r2
 8002532:	461f      	mov	r7, r3
 8002534:	d838      	bhi.n	80025a8 <__ssputs_r+0x84>
 8002536:	898a      	ldrh	r2, [r1, #12]
 8002538:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800253c:	d032      	beq.n	80025a4 <__ssputs_r+0x80>
 800253e:	6825      	ldr	r5, [r4, #0]
 8002540:	6909      	ldr	r1, [r1, #16]
 8002542:	3301      	adds	r3, #1
 8002544:	eba5 0901 	sub.w	r9, r5, r1
 8002548:	6965      	ldr	r5, [r4, #20]
 800254a:	444b      	add	r3, r9
 800254c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002550:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002554:	106d      	asrs	r5, r5, #1
 8002556:	429d      	cmp	r5, r3
 8002558:	bf38      	it	cc
 800255a:	461d      	movcc	r5, r3
 800255c:	0553      	lsls	r3, r2, #21
 800255e:	d531      	bpl.n	80025c4 <__ssputs_r+0xa0>
 8002560:	4629      	mov	r1, r5
 8002562:	f000 fb6f 	bl	8002c44 <_malloc_r>
 8002566:	4606      	mov	r6, r0
 8002568:	b950      	cbnz	r0, 8002580 <__ssputs_r+0x5c>
 800256a:	230c      	movs	r3, #12
 800256c:	f04f 30ff 	mov.w	r0, #4294967295
 8002570:	f8ca 3000 	str.w	r3, [sl]
 8002574:	89a3      	ldrh	r3, [r4, #12]
 8002576:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800257a:	81a3      	strh	r3, [r4, #12]
 800257c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002580:	464a      	mov	r2, r9
 8002582:	6921      	ldr	r1, [r4, #16]
 8002584:	f000 face 	bl	8002b24 <memcpy>
 8002588:	89a3      	ldrh	r3, [r4, #12]
 800258a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800258e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002592:	81a3      	strh	r3, [r4, #12]
 8002594:	6126      	str	r6, [r4, #16]
 8002596:	444e      	add	r6, r9
 8002598:	6026      	str	r6, [r4, #0]
 800259a:	463e      	mov	r6, r7
 800259c:	6165      	str	r5, [r4, #20]
 800259e:	eba5 0509 	sub.w	r5, r5, r9
 80025a2:	60a5      	str	r5, [r4, #8]
 80025a4:	42be      	cmp	r6, r7
 80025a6:	d900      	bls.n	80025aa <__ssputs_r+0x86>
 80025a8:	463e      	mov	r6, r7
 80025aa:	4632      	mov	r2, r6
 80025ac:	4641      	mov	r1, r8
 80025ae:	6820      	ldr	r0, [r4, #0]
 80025b0:	f000 fac6 	bl	8002b40 <memmove>
 80025b4:	68a3      	ldr	r3, [r4, #8]
 80025b6:	2000      	movs	r0, #0
 80025b8:	1b9b      	subs	r3, r3, r6
 80025ba:	60a3      	str	r3, [r4, #8]
 80025bc:	6823      	ldr	r3, [r4, #0]
 80025be:	4433      	add	r3, r6
 80025c0:	6023      	str	r3, [r4, #0]
 80025c2:	e7db      	b.n	800257c <__ssputs_r+0x58>
 80025c4:	462a      	mov	r2, r5
 80025c6:	f000 fbb1 	bl	8002d2c <_realloc_r>
 80025ca:	4606      	mov	r6, r0
 80025cc:	2800      	cmp	r0, #0
 80025ce:	d1e1      	bne.n	8002594 <__ssputs_r+0x70>
 80025d0:	4650      	mov	r0, sl
 80025d2:	6921      	ldr	r1, [r4, #16]
 80025d4:	f000 face 	bl	8002b74 <_free_r>
 80025d8:	e7c7      	b.n	800256a <__ssputs_r+0x46>
	...

080025dc <_svfiprintf_r>:
 80025dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025e0:	4698      	mov	r8, r3
 80025e2:	898b      	ldrh	r3, [r1, #12]
 80025e4:	4607      	mov	r7, r0
 80025e6:	061b      	lsls	r3, r3, #24
 80025e8:	460d      	mov	r5, r1
 80025ea:	4614      	mov	r4, r2
 80025ec:	b09d      	sub	sp, #116	; 0x74
 80025ee:	d50e      	bpl.n	800260e <_svfiprintf_r+0x32>
 80025f0:	690b      	ldr	r3, [r1, #16]
 80025f2:	b963      	cbnz	r3, 800260e <_svfiprintf_r+0x32>
 80025f4:	2140      	movs	r1, #64	; 0x40
 80025f6:	f000 fb25 	bl	8002c44 <_malloc_r>
 80025fa:	6028      	str	r0, [r5, #0]
 80025fc:	6128      	str	r0, [r5, #16]
 80025fe:	b920      	cbnz	r0, 800260a <_svfiprintf_r+0x2e>
 8002600:	230c      	movs	r3, #12
 8002602:	603b      	str	r3, [r7, #0]
 8002604:	f04f 30ff 	mov.w	r0, #4294967295
 8002608:	e0d1      	b.n	80027ae <_svfiprintf_r+0x1d2>
 800260a:	2340      	movs	r3, #64	; 0x40
 800260c:	616b      	str	r3, [r5, #20]
 800260e:	2300      	movs	r3, #0
 8002610:	9309      	str	r3, [sp, #36]	; 0x24
 8002612:	2320      	movs	r3, #32
 8002614:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002618:	2330      	movs	r3, #48	; 0x30
 800261a:	f04f 0901 	mov.w	r9, #1
 800261e:	f8cd 800c 	str.w	r8, [sp, #12]
 8002622:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80027c8 <_svfiprintf_r+0x1ec>
 8002626:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800262a:	4623      	mov	r3, r4
 800262c:	469a      	mov	sl, r3
 800262e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002632:	b10a      	cbz	r2, 8002638 <_svfiprintf_r+0x5c>
 8002634:	2a25      	cmp	r2, #37	; 0x25
 8002636:	d1f9      	bne.n	800262c <_svfiprintf_r+0x50>
 8002638:	ebba 0b04 	subs.w	fp, sl, r4
 800263c:	d00b      	beq.n	8002656 <_svfiprintf_r+0x7a>
 800263e:	465b      	mov	r3, fp
 8002640:	4622      	mov	r2, r4
 8002642:	4629      	mov	r1, r5
 8002644:	4638      	mov	r0, r7
 8002646:	f7ff ff6d 	bl	8002524 <__ssputs_r>
 800264a:	3001      	adds	r0, #1
 800264c:	f000 80aa 	beq.w	80027a4 <_svfiprintf_r+0x1c8>
 8002650:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002652:	445a      	add	r2, fp
 8002654:	9209      	str	r2, [sp, #36]	; 0x24
 8002656:	f89a 3000 	ldrb.w	r3, [sl]
 800265a:	2b00      	cmp	r3, #0
 800265c:	f000 80a2 	beq.w	80027a4 <_svfiprintf_r+0x1c8>
 8002660:	2300      	movs	r3, #0
 8002662:	f04f 32ff 	mov.w	r2, #4294967295
 8002666:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800266a:	f10a 0a01 	add.w	sl, sl, #1
 800266e:	9304      	str	r3, [sp, #16]
 8002670:	9307      	str	r3, [sp, #28]
 8002672:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002676:	931a      	str	r3, [sp, #104]	; 0x68
 8002678:	4654      	mov	r4, sl
 800267a:	2205      	movs	r2, #5
 800267c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002680:	4851      	ldr	r0, [pc, #324]	; (80027c8 <_svfiprintf_r+0x1ec>)
 8002682:	f000 fa41 	bl	8002b08 <memchr>
 8002686:	9a04      	ldr	r2, [sp, #16]
 8002688:	b9d8      	cbnz	r0, 80026c2 <_svfiprintf_r+0xe6>
 800268a:	06d0      	lsls	r0, r2, #27
 800268c:	bf44      	itt	mi
 800268e:	2320      	movmi	r3, #32
 8002690:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002694:	0711      	lsls	r1, r2, #28
 8002696:	bf44      	itt	mi
 8002698:	232b      	movmi	r3, #43	; 0x2b
 800269a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800269e:	f89a 3000 	ldrb.w	r3, [sl]
 80026a2:	2b2a      	cmp	r3, #42	; 0x2a
 80026a4:	d015      	beq.n	80026d2 <_svfiprintf_r+0xf6>
 80026a6:	4654      	mov	r4, sl
 80026a8:	2000      	movs	r0, #0
 80026aa:	f04f 0c0a 	mov.w	ip, #10
 80026ae:	9a07      	ldr	r2, [sp, #28]
 80026b0:	4621      	mov	r1, r4
 80026b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80026b6:	3b30      	subs	r3, #48	; 0x30
 80026b8:	2b09      	cmp	r3, #9
 80026ba:	d94e      	bls.n	800275a <_svfiprintf_r+0x17e>
 80026bc:	b1b0      	cbz	r0, 80026ec <_svfiprintf_r+0x110>
 80026be:	9207      	str	r2, [sp, #28]
 80026c0:	e014      	b.n	80026ec <_svfiprintf_r+0x110>
 80026c2:	eba0 0308 	sub.w	r3, r0, r8
 80026c6:	fa09 f303 	lsl.w	r3, r9, r3
 80026ca:	4313      	orrs	r3, r2
 80026cc:	46a2      	mov	sl, r4
 80026ce:	9304      	str	r3, [sp, #16]
 80026d0:	e7d2      	b.n	8002678 <_svfiprintf_r+0x9c>
 80026d2:	9b03      	ldr	r3, [sp, #12]
 80026d4:	1d19      	adds	r1, r3, #4
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	9103      	str	r1, [sp, #12]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	bfbb      	ittet	lt
 80026de:	425b      	neglt	r3, r3
 80026e0:	f042 0202 	orrlt.w	r2, r2, #2
 80026e4:	9307      	strge	r3, [sp, #28]
 80026e6:	9307      	strlt	r3, [sp, #28]
 80026e8:	bfb8      	it	lt
 80026ea:	9204      	strlt	r2, [sp, #16]
 80026ec:	7823      	ldrb	r3, [r4, #0]
 80026ee:	2b2e      	cmp	r3, #46	; 0x2e
 80026f0:	d10c      	bne.n	800270c <_svfiprintf_r+0x130>
 80026f2:	7863      	ldrb	r3, [r4, #1]
 80026f4:	2b2a      	cmp	r3, #42	; 0x2a
 80026f6:	d135      	bne.n	8002764 <_svfiprintf_r+0x188>
 80026f8:	9b03      	ldr	r3, [sp, #12]
 80026fa:	3402      	adds	r4, #2
 80026fc:	1d1a      	adds	r2, r3, #4
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	9203      	str	r2, [sp, #12]
 8002702:	2b00      	cmp	r3, #0
 8002704:	bfb8      	it	lt
 8002706:	f04f 33ff 	movlt.w	r3, #4294967295
 800270a:	9305      	str	r3, [sp, #20]
 800270c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80027cc <_svfiprintf_r+0x1f0>
 8002710:	2203      	movs	r2, #3
 8002712:	4650      	mov	r0, sl
 8002714:	7821      	ldrb	r1, [r4, #0]
 8002716:	f000 f9f7 	bl	8002b08 <memchr>
 800271a:	b140      	cbz	r0, 800272e <_svfiprintf_r+0x152>
 800271c:	2340      	movs	r3, #64	; 0x40
 800271e:	eba0 000a 	sub.w	r0, r0, sl
 8002722:	fa03 f000 	lsl.w	r0, r3, r0
 8002726:	9b04      	ldr	r3, [sp, #16]
 8002728:	3401      	adds	r4, #1
 800272a:	4303      	orrs	r3, r0
 800272c:	9304      	str	r3, [sp, #16]
 800272e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002732:	2206      	movs	r2, #6
 8002734:	4826      	ldr	r0, [pc, #152]	; (80027d0 <_svfiprintf_r+0x1f4>)
 8002736:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800273a:	f000 f9e5 	bl	8002b08 <memchr>
 800273e:	2800      	cmp	r0, #0
 8002740:	d038      	beq.n	80027b4 <_svfiprintf_r+0x1d8>
 8002742:	4b24      	ldr	r3, [pc, #144]	; (80027d4 <_svfiprintf_r+0x1f8>)
 8002744:	bb1b      	cbnz	r3, 800278e <_svfiprintf_r+0x1b2>
 8002746:	9b03      	ldr	r3, [sp, #12]
 8002748:	3307      	adds	r3, #7
 800274a:	f023 0307 	bic.w	r3, r3, #7
 800274e:	3308      	adds	r3, #8
 8002750:	9303      	str	r3, [sp, #12]
 8002752:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002754:	4433      	add	r3, r6
 8002756:	9309      	str	r3, [sp, #36]	; 0x24
 8002758:	e767      	b.n	800262a <_svfiprintf_r+0x4e>
 800275a:	460c      	mov	r4, r1
 800275c:	2001      	movs	r0, #1
 800275e:	fb0c 3202 	mla	r2, ip, r2, r3
 8002762:	e7a5      	b.n	80026b0 <_svfiprintf_r+0xd4>
 8002764:	2300      	movs	r3, #0
 8002766:	f04f 0c0a 	mov.w	ip, #10
 800276a:	4619      	mov	r1, r3
 800276c:	3401      	adds	r4, #1
 800276e:	9305      	str	r3, [sp, #20]
 8002770:	4620      	mov	r0, r4
 8002772:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002776:	3a30      	subs	r2, #48	; 0x30
 8002778:	2a09      	cmp	r2, #9
 800277a:	d903      	bls.n	8002784 <_svfiprintf_r+0x1a8>
 800277c:	2b00      	cmp	r3, #0
 800277e:	d0c5      	beq.n	800270c <_svfiprintf_r+0x130>
 8002780:	9105      	str	r1, [sp, #20]
 8002782:	e7c3      	b.n	800270c <_svfiprintf_r+0x130>
 8002784:	4604      	mov	r4, r0
 8002786:	2301      	movs	r3, #1
 8002788:	fb0c 2101 	mla	r1, ip, r1, r2
 800278c:	e7f0      	b.n	8002770 <_svfiprintf_r+0x194>
 800278e:	ab03      	add	r3, sp, #12
 8002790:	9300      	str	r3, [sp, #0]
 8002792:	462a      	mov	r2, r5
 8002794:	4638      	mov	r0, r7
 8002796:	4b10      	ldr	r3, [pc, #64]	; (80027d8 <_svfiprintf_r+0x1fc>)
 8002798:	a904      	add	r1, sp, #16
 800279a:	f3af 8000 	nop.w
 800279e:	1c42      	adds	r2, r0, #1
 80027a0:	4606      	mov	r6, r0
 80027a2:	d1d6      	bne.n	8002752 <_svfiprintf_r+0x176>
 80027a4:	89ab      	ldrh	r3, [r5, #12]
 80027a6:	065b      	lsls	r3, r3, #25
 80027a8:	f53f af2c 	bmi.w	8002604 <_svfiprintf_r+0x28>
 80027ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80027ae:	b01d      	add	sp, #116	; 0x74
 80027b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80027b4:	ab03      	add	r3, sp, #12
 80027b6:	9300      	str	r3, [sp, #0]
 80027b8:	462a      	mov	r2, r5
 80027ba:	4638      	mov	r0, r7
 80027bc:	4b06      	ldr	r3, [pc, #24]	; (80027d8 <_svfiprintf_r+0x1fc>)
 80027be:	a904      	add	r1, sp, #16
 80027c0:	f000 f87c 	bl	80028bc <_printf_i>
 80027c4:	e7eb      	b.n	800279e <_svfiprintf_r+0x1c2>
 80027c6:	bf00      	nop
 80027c8:	08002e48 	.word	0x08002e48
 80027cc:	08002e4e 	.word	0x08002e4e
 80027d0:	08002e52 	.word	0x08002e52
 80027d4:	00000000 	.word	0x00000000
 80027d8:	08002525 	.word	0x08002525

080027dc <_printf_common>:
 80027dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80027e0:	4616      	mov	r6, r2
 80027e2:	4699      	mov	r9, r3
 80027e4:	688a      	ldr	r2, [r1, #8]
 80027e6:	690b      	ldr	r3, [r1, #16]
 80027e8:	4607      	mov	r7, r0
 80027ea:	4293      	cmp	r3, r2
 80027ec:	bfb8      	it	lt
 80027ee:	4613      	movlt	r3, r2
 80027f0:	6033      	str	r3, [r6, #0]
 80027f2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80027f6:	460c      	mov	r4, r1
 80027f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80027fc:	b10a      	cbz	r2, 8002802 <_printf_common+0x26>
 80027fe:	3301      	adds	r3, #1
 8002800:	6033      	str	r3, [r6, #0]
 8002802:	6823      	ldr	r3, [r4, #0]
 8002804:	0699      	lsls	r1, r3, #26
 8002806:	bf42      	ittt	mi
 8002808:	6833      	ldrmi	r3, [r6, #0]
 800280a:	3302      	addmi	r3, #2
 800280c:	6033      	strmi	r3, [r6, #0]
 800280e:	6825      	ldr	r5, [r4, #0]
 8002810:	f015 0506 	ands.w	r5, r5, #6
 8002814:	d106      	bne.n	8002824 <_printf_common+0x48>
 8002816:	f104 0a19 	add.w	sl, r4, #25
 800281a:	68e3      	ldr	r3, [r4, #12]
 800281c:	6832      	ldr	r2, [r6, #0]
 800281e:	1a9b      	subs	r3, r3, r2
 8002820:	42ab      	cmp	r3, r5
 8002822:	dc28      	bgt.n	8002876 <_printf_common+0x9a>
 8002824:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002828:	1e13      	subs	r3, r2, #0
 800282a:	6822      	ldr	r2, [r4, #0]
 800282c:	bf18      	it	ne
 800282e:	2301      	movne	r3, #1
 8002830:	0692      	lsls	r2, r2, #26
 8002832:	d42d      	bmi.n	8002890 <_printf_common+0xb4>
 8002834:	4649      	mov	r1, r9
 8002836:	4638      	mov	r0, r7
 8002838:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800283c:	47c0      	blx	r8
 800283e:	3001      	adds	r0, #1
 8002840:	d020      	beq.n	8002884 <_printf_common+0xa8>
 8002842:	6823      	ldr	r3, [r4, #0]
 8002844:	68e5      	ldr	r5, [r4, #12]
 8002846:	f003 0306 	and.w	r3, r3, #6
 800284a:	2b04      	cmp	r3, #4
 800284c:	bf18      	it	ne
 800284e:	2500      	movne	r5, #0
 8002850:	6832      	ldr	r2, [r6, #0]
 8002852:	f04f 0600 	mov.w	r6, #0
 8002856:	68a3      	ldr	r3, [r4, #8]
 8002858:	bf08      	it	eq
 800285a:	1aad      	subeq	r5, r5, r2
 800285c:	6922      	ldr	r2, [r4, #16]
 800285e:	bf08      	it	eq
 8002860:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002864:	4293      	cmp	r3, r2
 8002866:	bfc4      	itt	gt
 8002868:	1a9b      	subgt	r3, r3, r2
 800286a:	18ed      	addgt	r5, r5, r3
 800286c:	341a      	adds	r4, #26
 800286e:	42b5      	cmp	r5, r6
 8002870:	d11a      	bne.n	80028a8 <_printf_common+0xcc>
 8002872:	2000      	movs	r0, #0
 8002874:	e008      	b.n	8002888 <_printf_common+0xac>
 8002876:	2301      	movs	r3, #1
 8002878:	4652      	mov	r2, sl
 800287a:	4649      	mov	r1, r9
 800287c:	4638      	mov	r0, r7
 800287e:	47c0      	blx	r8
 8002880:	3001      	adds	r0, #1
 8002882:	d103      	bne.n	800288c <_printf_common+0xb0>
 8002884:	f04f 30ff 	mov.w	r0, #4294967295
 8002888:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800288c:	3501      	adds	r5, #1
 800288e:	e7c4      	b.n	800281a <_printf_common+0x3e>
 8002890:	2030      	movs	r0, #48	; 0x30
 8002892:	18e1      	adds	r1, r4, r3
 8002894:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002898:	1c5a      	adds	r2, r3, #1
 800289a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800289e:	4422      	add	r2, r4
 80028a0:	3302      	adds	r3, #2
 80028a2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80028a6:	e7c5      	b.n	8002834 <_printf_common+0x58>
 80028a8:	2301      	movs	r3, #1
 80028aa:	4622      	mov	r2, r4
 80028ac:	4649      	mov	r1, r9
 80028ae:	4638      	mov	r0, r7
 80028b0:	47c0      	blx	r8
 80028b2:	3001      	adds	r0, #1
 80028b4:	d0e6      	beq.n	8002884 <_printf_common+0xa8>
 80028b6:	3601      	adds	r6, #1
 80028b8:	e7d9      	b.n	800286e <_printf_common+0x92>
	...

080028bc <_printf_i>:
 80028bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80028c0:	7e0f      	ldrb	r7, [r1, #24]
 80028c2:	4691      	mov	r9, r2
 80028c4:	2f78      	cmp	r7, #120	; 0x78
 80028c6:	4680      	mov	r8, r0
 80028c8:	460c      	mov	r4, r1
 80028ca:	469a      	mov	sl, r3
 80028cc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80028ce:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80028d2:	d807      	bhi.n	80028e4 <_printf_i+0x28>
 80028d4:	2f62      	cmp	r7, #98	; 0x62
 80028d6:	d80a      	bhi.n	80028ee <_printf_i+0x32>
 80028d8:	2f00      	cmp	r7, #0
 80028da:	f000 80d9 	beq.w	8002a90 <_printf_i+0x1d4>
 80028de:	2f58      	cmp	r7, #88	; 0x58
 80028e0:	f000 80a4 	beq.w	8002a2c <_printf_i+0x170>
 80028e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80028e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80028ec:	e03a      	b.n	8002964 <_printf_i+0xa8>
 80028ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80028f2:	2b15      	cmp	r3, #21
 80028f4:	d8f6      	bhi.n	80028e4 <_printf_i+0x28>
 80028f6:	a101      	add	r1, pc, #4	; (adr r1, 80028fc <_printf_i+0x40>)
 80028f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80028fc:	08002955 	.word	0x08002955
 8002900:	08002969 	.word	0x08002969
 8002904:	080028e5 	.word	0x080028e5
 8002908:	080028e5 	.word	0x080028e5
 800290c:	080028e5 	.word	0x080028e5
 8002910:	080028e5 	.word	0x080028e5
 8002914:	08002969 	.word	0x08002969
 8002918:	080028e5 	.word	0x080028e5
 800291c:	080028e5 	.word	0x080028e5
 8002920:	080028e5 	.word	0x080028e5
 8002924:	080028e5 	.word	0x080028e5
 8002928:	08002a77 	.word	0x08002a77
 800292c:	08002999 	.word	0x08002999
 8002930:	08002a59 	.word	0x08002a59
 8002934:	080028e5 	.word	0x080028e5
 8002938:	080028e5 	.word	0x080028e5
 800293c:	08002a99 	.word	0x08002a99
 8002940:	080028e5 	.word	0x080028e5
 8002944:	08002999 	.word	0x08002999
 8002948:	080028e5 	.word	0x080028e5
 800294c:	080028e5 	.word	0x080028e5
 8002950:	08002a61 	.word	0x08002a61
 8002954:	682b      	ldr	r3, [r5, #0]
 8002956:	1d1a      	adds	r2, r3, #4
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	602a      	str	r2, [r5, #0]
 800295c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002960:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002964:	2301      	movs	r3, #1
 8002966:	e0a4      	b.n	8002ab2 <_printf_i+0x1f6>
 8002968:	6820      	ldr	r0, [r4, #0]
 800296a:	6829      	ldr	r1, [r5, #0]
 800296c:	0606      	lsls	r6, r0, #24
 800296e:	f101 0304 	add.w	r3, r1, #4
 8002972:	d50a      	bpl.n	800298a <_printf_i+0xce>
 8002974:	680e      	ldr	r6, [r1, #0]
 8002976:	602b      	str	r3, [r5, #0]
 8002978:	2e00      	cmp	r6, #0
 800297a:	da03      	bge.n	8002984 <_printf_i+0xc8>
 800297c:	232d      	movs	r3, #45	; 0x2d
 800297e:	4276      	negs	r6, r6
 8002980:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002984:	230a      	movs	r3, #10
 8002986:	485e      	ldr	r0, [pc, #376]	; (8002b00 <_printf_i+0x244>)
 8002988:	e019      	b.n	80029be <_printf_i+0x102>
 800298a:	680e      	ldr	r6, [r1, #0]
 800298c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002990:	602b      	str	r3, [r5, #0]
 8002992:	bf18      	it	ne
 8002994:	b236      	sxthne	r6, r6
 8002996:	e7ef      	b.n	8002978 <_printf_i+0xbc>
 8002998:	682b      	ldr	r3, [r5, #0]
 800299a:	6820      	ldr	r0, [r4, #0]
 800299c:	1d19      	adds	r1, r3, #4
 800299e:	6029      	str	r1, [r5, #0]
 80029a0:	0601      	lsls	r1, r0, #24
 80029a2:	d501      	bpl.n	80029a8 <_printf_i+0xec>
 80029a4:	681e      	ldr	r6, [r3, #0]
 80029a6:	e002      	b.n	80029ae <_printf_i+0xf2>
 80029a8:	0646      	lsls	r6, r0, #25
 80029aa:	d5fb      	bpl.n	80029a4 <_printf_i+0xe8>
 80029ac:	881e      	ldrh	r6, [r3, #0]
 80029ae:	2f6f      	cmp	r7, #111	; 0x6f
 80029b0:	bf0c      	ite	eq
 80029b2:	2308      	moveq	r3, #8
 80029b4:	230a      	movne	r3, #10
 80029b6:	4852      	ldr	r0, [pc, #328]	; (8002b00 <_printf_i+0x244>)
 80029b8:	2100      	movs	r1, #0
 80029ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80029be:	6865      	ldr	r5, [r4, #4]
 80029c0:	2d00      	cmp	r5, #0
 80029c2:	bfa8      	it	ge
 80029c4:	6821      	ldrge	r1, [r4, #0]
 80029c6:	60a5      	str	r5, [r4, #8]
 80029c8:	bfa4      	itt	ge
 80029ca:	f021 0104 	bicge.w	r1, r1, #4
 80029ce:	6021      	strge	r1, [r4, #0]
 80029d0:	b90e      	cbnz	r6, 80029d6 <_printf_i+0x11a>
 80029d2:	2d00      	cmp	r5, #0
 80029d4:	d04d      	beq.n	8002a72 <_printf_i+0x1b6>
 80029d6:	4615      	mov	r5, r2
 80029d8:	fbb6 f1f3 	udiv	r1, r6, r3
 80029dc:	fb03 6711 	mls	r7, r3, r1, r6
 80029e0:	5dc7      	ldrb	r7, [r0, r7]
 80029e2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80029e6:	4637      	mov	r7, r6
 80029e8:	42bb      	cmp	r3, r7
 80029ea:	460e      	mov	r6, r1
 80029ec:	d9f4      	bls.n	80029d8 <_printf_i+0x11c>
 80029ee:	2b08      	cmp	r3, #8
 80029f0:	d10b      	bne.n	8002a0a <_printf_i+0x14e>
 80029f2:	6823      	ldr	r3, [r4, #0]
 80029f4:	07de      	lsls	r6, r3, #31
 80029f6:	d508      	bpl.n	8002a0a <_printf_i+0x14e>
 80029f8:	6923      	ldr	r3, [r4, #16]
 80029fa:	6861      	ldr	r1, [r4, #4]
 80029fc:	4299      	cmp	r1, r3
 80029fe:	bfde      	ittt	le
 8002a00:	2330      	movle	r3, #48	; 0x30
 8002a02:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002a06:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002a0a:	1b52      	subs	r2, r2, r5
 8002a0c:	6122      	str	r2, [r4, #16]
 8002a0e:	464b      	mov	r3, r9
 8002a10:	4621      	mov	r1, r4
 8002a12:	4640      	mov	r0, r8
 8002a14:	f8cd a000 	str.w	sl, [sp]
 8002a18:	aa03      	add	r2, sp, #12
 8002a1a:	f7ff fedf 	bl	80027dc <_printf_common>
 8002a1e:	3001      	adds	r0, #1
 8002a20:	d14c      	bne.n	8002abc <_printf_i+0x200>
 8002a22:	f04f 30ff 	mov.w	r0, #4294967295
 8002a26:	b004      	add	sp, #16
 8002a28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a2c:	4834      	ldr	r0, [pc, #208]	; (8002b00 <_printf_i+0x244>)
 8002a2e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002a32:	6829      	ldr	r1, [r5, #0]
 8002a34:	6823      	ldr	r3, [r4, #0]
 8002a36:	f851 6b04 	ldr.w	r6, [r1], #4
 8002a3a:	6029      	str	r1, [r5, #0]
 8002a3c:	061d      	lsls	r5, r3, #24
 8002a3e:	d514      	bpl.n	8002a6a <_printf_i+0x1ae>
 8002a40:	07df      	lsls	r7, r3, #31
 8002a42:	bf44      	itt	mi
 8002a44:	f043 0320 	orrmi.w	r3, r3, #32
 8002a48:	6023      	strmi	r3, [r4, #0]
 8002a4a:	b91e      	cbnz	r6, 8002a54 <_printf_i+0x198>
 8002a4c:	6823      	ldr	r3, [r4, #0]
 8002a4e:	f023 0320 	bic.w	r3, r3, #32
 8002a52:	6023      	str	r3, [r4, #0]
 8002a54:	2310      	movs	r3, #16
 8002a56:	e7af      	b.n	80029b8 <_printf_i+0xfc>
 8002a58:	6823      	ldr	r3, [r4, #0]
 8002a5a:	f043 0320 	orr.w	r3, r3, #32
 8002a5e:	6023      	str	r3, [r4, #0]
 8002a60:	2378      	movs	r3, #120	; 0x78
 8002a62:	4828      	ldr	r0, [pc, #160]	; (8002b04 <_printf_i+0x248>)
 8002a64:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002a68:	e7e3      	b.n	8002a32 <_printf_i+0x176>
 8002a6a:	0659      	lsls	r1, r3, #25
 8002a6c:	bf48      	it	mi
 8002a6e:	b2b6      	uxthmi	r6, r6
 8002a70:	e7e6      	b.n	8002a40 <_printf_i+0x184>
 8002a72:	4615      	mov	r5, r2
 8002a74:	e7bb      	b.n	80029ee <_printf_i+0x132>
 8002a76:	682b      	ldr	r3, [r5, #0]
 8002a78:	6826      	ldr	r6, [r4, #0]
 8002a7a:	1d18      	adds	r0, r3, #4
 8002a7c:	6961      	ldr	r1, [r4, #20]
 8002a7e:	6028      	str	r0, [r5, #0]
 8002a80:	0635      	lsls	r5, r6, #24
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	d501      	bpl.n	8002a8a <_printf_i+0x1ce>
 8002a86:	6019      	str	r1, [r3, #0]
 8002a88:	e002      	b.n	8002a90 <_printf_i+0x1d4>
 8002a8a:	0670      	lsls	r0, r6, #25
 8002a8c:	d5fb      	bpl.n	8002a86 <_printf_i+0x1ca>
 8002a8e:	8019      	strh	r1, [r3, #0]
 8002a90:	2300      	movs	r3, #0
 8002a92:	4615      	mov	r5, r2
 8002a94:	6123      	str	r3, [r4, #16]
 8002a96:	e7ba      	b.n	8002a0e <_printf_i+0x152>
 8002a98:	682b      	ldr	r3, [r5, #0]
 8002a9a:	2100      	movs	r1, #0
 8002a9c:	1d1a      	adds	r2, r3, #4
 8002a9e:	602a      	str	r2, [r5, #0]
 8002aa0:	681d      	ldr	r5, [r3, #0]
 8002aa2:	6862      	ldr	r2, [r4, #4]
 8002aa4:	4628      	mov	r0, r5
 8002aa6:	f000 f82f 	bl	8002b08 <memchr>
 8002aaa:	b108      	cbz	r0, 8002ab0 <_printf_i+0x1f4>
 8002aac:	1b40      	subs	r0, r0, r5
 8002aae:	6060      	str	r0, [r4, #4]
 8002ab0:	6863      	ldr	r3, [r4, #4]
 8002ab2:	6123      	str	r3, [r4, #16]
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002aba:	e7a8      	b.n	8002a0e <_printf_i+0x152>
 8002abc:	462a      	mov	r2, r5
 8002abe:	4649      	mov	r1, r9
 8002ac0:	4640      	mov	r0, r8
 8002ac2:	6923      	ldr	r3, [r4, #16]
 8002ac4:	47d0      	blx	sl
 8002ac6:	3001      	adds	r0, #1
 8002ac8:	d0ab      	beq.n	8002a22 <_printf_i+0x166>
 8002aca:	6823      	ldr	r3, [r4, #0]
 8002acc:	079b      	lsls	r3, r3, #30
 8002ace:	d413      	bmi.n	8002af8 <_printf_i+0x23c>
 8002ad0:	68e0      	ldr	r0, [r4, #12]
 8002ad2:	9b03      	ldr	r3, [sp, #12]
 8002ad4:	4298      	cmp	r0, r3
 8002ad6:	bfb8      	it	lt
 8002ad8:	4618      	movlt	r0, r3
 8002ada:	e7a4      	b.n	8002a26 <_printf_i+0x16a>
 8002adc:	2301      	movs	r3, #1
 8002ade:	4632      	mov	r2, r6
 8002ae0:	4649      	mov	r1, r9
 8002ae2:	4640      	mov	r0, r8
 8002ae4:	47d0      	blx	sl
 8002ae6:	3001      	adds	r0, #1
 8002ae8:	d09b      	beq.n	8002a22 <_printf_i+0x166>
 8002aea:	3501      	adds	r5, #1
 8002aec:	68e3      	ldr	r3, [r4, #12]
 8002aee:	9903      	ldr	r1, [sp, #12]
 8002af0:	1a5b      	subs	r3, r3, r1
 8002af2:	42ab      	cmp	r3, r5
 8002af4:	dcf2      	bgt.n	8002adc <_printf_i+0x220>
 8002af6:	e7eb      	b.n	8002ad0 <_printf_i+0x214>
 8002af8:	2500      	movs	r5, #0
 8002afa:	f104 0619 	add.w	r6, r4, #25
 8002afe:	e7f5      	b.n	8002aec <_printf_i+0x230>
 8002b00:	08002e59 	.word	0x08002e59
 8002b04:	08002e6a 	.word	0x08002e6a

08002b08 <memchr>:
 8002b08:	4603      	mov	r3, r0
 8002b0a:	b510      	push	{r4, lr}
 8002b0c:	b2c9      	uxtb	r1, r1
 8002b0e:	4402      	add	r2, r0
 8002b10:	4293      	cmp	r3, r2
 8002b12:	4618      	mov	r0, r3
 8002b14:	d101      	bne.n	8002b1a <memchr+0x12>
 8002b16:	2000      	movs	r0, #0
 8002b18:	e003      	b.n	8002b22 <memchr+0x1a>
 8002b1a:	7804      	ldrb	r4, [r0, #0]
 8002b1c:	3301      	adds	r3, #1
 8002b1e:	428c      	cmp	r4, r1
 8002b20:	d1f6      	bne.n	8002b10 <memchr+0x8>
 8002b22:	bd10      	pop	{r4, pc}

08002b24 <memcpy>:
 8002b24:	440a      	add	r2, r1
 8002b26:	4291      	cmp	r1, r2
 8002b28:	f100 33ff 	add.w	r3, r0, #4294967295
 8002b2c:	d100      	bne.n	8002b30 <memcpy+0xc>
 8002b2e:	4770      	bx	lr
 8002b30:	b510      	push	{r4, lr}
 8002b32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002b36:	4291      	cmp	r1, r2
 8002b38:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002b3c:	d1f9      	bne.n	8002b32 <memcpy+0xe>
 8002b3e:	bd10      	pop	{r4, pc}

08002b40 <memmove>:
 8002b40:	4288      	cmp	r0, r1
 8002b42:	b510      	push	{r4, lr}
 8002b44:	eb01 0402 	add.w	r4, r1, r2
 8002b48:	d902      	bls.n	8002b50 <memmove+0x10>
 8002b4a:	4284      	cmp	r4, r0
 8002b4c:	4623      	mov	r3, r4
 8002b4e:	d807      	bhi.n	8002b60 <memmove+0x20>
 8002b50:	1e43      	subs	r3, r0, #1
 8002b52:	42a1      	cmp	r1, r4
 8002b54:	d008      	beq.n	8002b68 <memmove+0x28>
 8002b56:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002b5a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002b5e:	e7f8      	b.n	8002b52 <memmove+0x12>
 8002b60:	4601      	mov	r1, r0
 8002b62:	4402      	add	r2, r0
 8002b64:	428a      	cmp	r2, r1
 8002b66:	d100      	bne.n	8002b6a <memmove+0x2a>
 8002b68:	bd10      	pop	{r4, pc}
 8002b6a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002b6e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002b72:	e7f7      	b.n	8002b64 <memmove+0x24>

08002b74 <_free_r>:
 8002b74:	b538      	push	{r3, r4, r5, lr}
 8002b76:	4605      	mov	r5, r0
 8002b78:	2900      	cmp	r1, #0
 8002b7a:	d040      	beq.n	8002bfe <_free_r+0x8a>
 8002b7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002b80:	1f0c      	subs	r4, r1, #4
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	bfb8      	it	lt
 8002b86:	18e4      	addlt	r4, r4, r3
 8002b88:	f000 f910 	bl	8002dac <__malloc_lock>
 8002b8c:	4a1c      	ldr	r2, [pc, #112]	; (8002c00 <_free_r+0x8c>)
 8002b8e:	6813      	ldr	r3, [r2, #0]
 8002b90:	b933      	cbnz	r3, 8002ba0 <_free_r+0x2c>
 8002b92:	6063      	str	r3, [r4, #4]
 8002b94:	6014      	str	r4, [r2, #0]
 8002b96:	4628      	mov	r0, r5
 8002b98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002b9c:	f000 b90c 	b.w	8002db8 <__malloc_unlock>
 8002ba0:	42a3      	cmp	r3, r4
 8002ba2:	d908      	bls.n	8002bb6 <_free_r+0x42>
 8002ba4:	6820      	ldr	r0, [r4, #0]
 8002ba6:	1821      	adds	r1, r4, r0
 8002ba8:	428b      	cmp	r3, r1
 8002baa:	bf01      	itttt	eq
 8002bac:	6819      	ldreq	r1, [r3, #0]
 8002bae:	685b      	ldreq	r3, [r3, #4]
 8002bb0:	1809      	addeq	r1, r1, r0
 8002bb2:	6021      	streq	r1, [r4, #0]
 8002bb4:	e7ed      	b.n	8002b92 <_free_r+0x1e>
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	b10b      	cbz	r3, 8002bc0 <_free_r+0x4c>
 8002bbc:	42a3      	cmp	r3, r4
 8002bbe:	d9fa      	bls.n	8002bb6 <_free_r+0x42>
 8002bc0:	6811      	ldr	r1, [r2, #0]
 8002bc2:	1850      	adds	r0, r2, r1
 8002bc4:	42a0      	cmp	r0, r4
 8002bc6:	d10b      	bne.n	8002be0 <_free_r+0x6c>
 8002bc8:	6820      	ldr	r0, [r4, #0]
 8002bca:	4401      	add	r1, r0
 8002bcc:	1850      	adds	r0, r2, r1
 8002bce:	4283      	cmp	r3, r0
 8002bd0:	6011      	str	r1, [r2, #0]
 8002bd2:	d1e0      	bne.n	8002b96 <_free_r+0x22>
 8002bd4:	6818      	ldr	r0, [r3, #0]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	4401      	add	r1, r0
 8002bda:	6011      	str	r1, [r2, #0]
 8002bdc:	6053      	str	r3, [r2, #4]
 8002bde:	e7da      	b.n	8002b96 <_free_r+0x22>
 8002be0:	d902      	bls.n	8002be8 <_free_r+0x74>
 8002be2:	230c      	movs	r3, #12
 8002be4:	602b      	str	r3, [r5, #0]
 8002be6:	e7d6      	b.n	8002b96 <_free_r+0x22>
 8002be8:	6820      	ldr	r0, [r4, #0]
 8002bea:	1821      	adds	r1, r4, r0
 8002bec:	428b      	cmp	r3, r1
 8002bee:	bf01      	itttt	eq
 8002bf0:	6819      	ldreq	r1, [r3, #0]
 8002bf2:	685b      	ldreq	r3, [r3, #4]
 8002bf4:	1809      	addeq	r1, r1, r0
 8002bf6:	6021      	streq	r1, [r4, #0]
 8002bf8:	6063      	str	r3, [r4, #4]
 8002bfa:	6054      	str	r4, [r2, #4]
 8002bfc:	e7cb      	b.n	8002b96 <_free_r+0x22>
 8002bfe:	bd38      	pop	{r3, r4, r5, pc}
 8002c00:	2000012c 	.word	0x2000012c

08002c04 <sbrk_aligned>:
 8002c04:	b570      	push	{r4, r5, r6, lr}
 8002c06:	4e0e      	ldr	r6, [pc, #56]	; (8002c40 <sbrk_aligned+0x3c>)
 8002c08:	460c      	mov	r4, r1
 8002c0a:	6831      	ldr	r1, [r6, #0]
 8002c0c:	4605      	mov	r5, r0
 8002c0e:	b911      	cbnz	r1, 8002c16 <sbrk_aligned+0x12>
 8002c10:	f000 f8bc 	bl	8002d8c <_sbrk_r>
 8002c14:	6030      	str	r0, [r6, #0]
 8002c16:	4621      	mov	r1, r4
 8002c18:	4628      	mov	r0, r5
 8002c1a:	f000 f8b7 	bl	8002d8c <_sbrk_r>
 8002c1e:	1c43      	adds	r3, r0, #1
 8002c20:	d00a      	beq.n	8002c38 <sbrk_aligned+0x34>
 8002c22:	1cc4      	adds	r4, r0, #3
 8002c24:	f024 0403 	bic.w	r4, r4, #3
 8002c28:	42a0      	cmp	r0, r4
 8002c2a:	d007      	beq.n	8002c3c <sbrk_aligned+0x38>
 8002c2c:	1a21      	subs	r1, r4, r0
 8002c2e:	4628      	mov	r0, r5
 8002c30:	f000 f8ac 	bl	8002d8c <_sbrk_r>
 8002c34:	3001      	adds	r0, #1
 8002c36:	d101      	bne.n	8002c3c <sbrk_aligned+0x38>
 8002c38:	f04f 34ff 	mov.w	r4, #4294967295
 8002c3c:	4620      	mov	r0, r4
 8002c3e:	bd70      	pop	{r4, r5, r6, pc}
 8002c40:	20000130 	.word	0x20000130

08002c44 <_malloc_r>:
 8002c44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c48:	1ccd      	adds	r5, r1, #3
 8002c4a:	f025 0503 	bic.w	r5, r5, #3
 8002c4e:	3508      	adds	r5, #8
 8002c50:	2d0c      	cmp	r5, #12
 8002c52:	bf38      	it	cc
 8002c54:	250c      	movcc	r5, #12
 8002c56:	2d00      	cmp	r5, #0
 8002c58:	4607      	mov	r7, r0
 8002c5a:	db01      	blt.n	8002c60 <_malloc_r+0x1c>
 8002c5c:	42a9      	cmp	r1, r5
 8002c5e:	d905      	bls.n	8002c6c <_malloc_r+0x28>
 8002c60:	230c      	movs	r3, #12
 8002c62:	2600      	movs	r6, #0
 8002c64:	603b      	str	r3, [r7, #0]
 8002c66:	4630      	mov	r0, r6
 8002c68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002c6c:	4e2e      	ldr	r6, [pc, #184]	; (8002d28 <_malloc_r+0xe4>)
 8002c6e:	f000 f89d 	bl	8002dac <__malloc_lock>
 8002c72:	6833      	ldr	r3, [r6, #0]
 8002c74:	461c      	mov	r4, r3
 8002c76:	bb34      	cbnz	r4, 8002cc6 <_malloc_r+0x82>
 8002c78:	4629      	mov	r1, r5
 8002c7a:	4638      	mov	r0, r7
 8002c7c:	f7ff ffc2 	bl	8002c04 <sbrk_aligned>
 8002c80:	1c43      	adds	r3, r0, #1
 8002c82:	4604      	mov	r4, r0
 8002c84:	d14d      	bne.n	8002d22 <_malloc_r+0xde>
 8002c86:	6834      	ldr	r4, [r6, #0]
 8002c88:	4626      	mov	r6, r4
 8002c8a:	2e00      	cmp	r6, #0
 8002c8c:	d140      	bne.n	8002d10 <_malloc_r+0xcc>
 8002c8e:	6823      	ldr	r3, [r4, #0]
 8002c90:	4631      	mov	r1, r6
 8002c92:	4638      	mov	r0, r7
 8002c94:	eb04 0803 	add.w	r8, r4, r3
 8002c98:	f000 f878 	bl	8002d8c <_sbrk_r>
 8002c9c:	4580      	cmp	r8, r0
 8002c9e:	d13a      	bne.n	8002d16 <_malloc_r+0xd2>
 8002ca0:	6821      	ldr	r1, [r4, #0]
 8002ca2:	3503      	adds	r5, #3
 8002ca4:	1a6d      	subs	r5, r5, r1
 8002ca6:	f025 0503 	bic.w	r5, r5, #3
 8002caa:	3508      	adds	r5, #8
 8002cac:	2d0c      	cmp	r5, #12
 8002cae:	bf38      	it	cc
 8002cb0:	250c      	movcc	r5, #12
 8002cb2:	4638      	mov	r0, r7
 8002cb4:	4629      	mov	r1, r5
 8002cb6:	f7ff ffa5 	bl	8002c04 <sbrk_aligned>
 8002cba:	3001      	adds	r0, #1
 8002cbc:	d02b      	beq.n	8002d16 <_malloc_r+0xd2>
 8002cbe:	6823      	ldr	r3, [r4, #0]
 8002cc0:	442b      	add	r3, r5
 8002cc2:	6023      	str	r3, [r4, #0]
 8002cc4:	e00e      	b.n	8002ce4 <_malloc_r+0xa0>
 8002cc6:	6822      	ldr	r2, [r4, #0]
 8002cc8:	1b52      	subs	r2, r2, r5
 8002cca:	d41e      	bmi.n	8002d0a <_malloc_r+0xc6>
 8002ccc:	2a0b      	cmp	r2, #11
 8002cce:	d916      	bls.n	8002cfe <_malloc_r+0xba>
 8002cd0:	1961      	adds	r1, r4, r5
 8002cd2:	42a3      	cmp	r3, r4
 8002cd4:	6025      	str	r5, [r4, #0]
 8002cd6:	bf18      	it	ne
 8002cd8:	6059      	strne	r1, [r3, #4]
 8002cda:	6863      	ldr	r3, [r4, #4]
 8002cdc:	bf08      	it	eq
 8002cde:	6031      	streq	r1, [r6, #0]
 8002ce0:	5162      	str	r2, [r4, r5]
 8002ce2:	604b      	str	r3, [r1, #4]
 8002ce4:	4638      	mov	r0, r7
 8002ce6:	f104 060b 	add.w	r6, r4, #11
 8002cea:	f000 f865 	bl	8002db8 <__malloc_unlock>
 8002cee:	f026 0607 	bic.w	r6, r6, #7
 8002cf2:	1d23      	adds	r3, r4, #4
 8002cf4:	1af2      	subs	r2, r6, r3
 8002cf6:	d0b6      	beq.n	8002c66 <_malloc_r+0x22>
 8002cf8:	1b9b      	subs	r3, r3, r6
 8002cfa:	50a3      	str	r3, [r4, r2]
 8002cfc:	e7b3      	b.n	8002c66 <_malloc_r+0x22>
 8002cfe:	6862      	ldr	r2, [r4, #4]
 8002d00:	42a3      	cmp	r3, r4
 8002d02:	bf0c      	ite	eq
 8002d04:	6032      	streq	r2, [r6, #0]
 8002d06:	605a      	strne	r2, [r3, #4]
 8002d08:	e7ec      	b.n	8002ce4 <_malloc_r+0xa0>
 8002d0a:	4623      	mov	r3, r4
 8002d0c:	6864      	ldr	r4, [r4, #4]
 8002d0e:	e7b2      	b.n	8002c76 <_malloc_r+0x32>
 8002d10:	4634      	mov	r4, r6
 8002d12:	6876      	ldr	r6, [r6, #4]
 8002d14:	e7b9      	b.n	8002c8a <_malloc_r+0x46>
 8002d16:	230c      	movs	r3, #12
 8002d18:	4638      	mov	r0, r7
 8002d1a:	603b      	str	r3, [r7, #0]
 8002d1c:	f000 f84c 	bl	8002db8 <__malloc_unlock>
 8002d20:	e7a1      	b.n	8002c66 <_malloc_r+0x22>
 8002d22:	6025      	str	r5, [r4, #0]
 8002d24:	e7de      	b.n	8002ce4 <_malloc_r+0xa0>
 8002d26:	bf00      	nop
 8002d28:	2000012c 	.word	0x2000012c

08002d2c <_realloc_r>:
 8002d2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d30:	4680      	mov	r8, r0
 8002d32:	4614      	mov	r4, r2
 8002d34:	460e      	mov	r6, r1
 8002d36:	b921      	cbnz	r1, 8002d42 <_realloc_r+0x16>
 8002d38:	4611      	mov	r1, r2
 8002d3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002d3e:	f7ff bf81 	b.w	8002c44 <_malloc_r>
 8002d42:	b92a      	cbnz	r2, 8002d50 <_realloc_r+0x24>
 8002d44:	f7ff ff16 	bl	8002b74 <_free_r>
 8002d48:	4625      	mov	r5, r4
 8002d4a:	4628      	mov	r0, r5
 8002d4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002d50:	f000 f838 	bl	8002dc4 <_malloc_usable_size_r>
 8002d54:	4284      	cmp	r4, r0
 8002d56:	4607      	mov	r7, r0
 8002d58:	d802      	bhi.n	8002d60 <_realloc_r+0x34>
 8002d5a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002d5e:	d812      	bhi.n	8002d86 <_realloc_r+0x5a>
 8002d60:	4621      	mov	r1, r4
 8002d62:	4640      	mov	r0, r8
 8002d64:	f7ff ff6e 	bl	8002c44 <_malloc_r>
 8002d68:	4605      	mov	r5, r0
 8002d6a:	2800      	cmp	r0, #0
 8002d6c:	d0ed      	beq.n	8002d4a <_realloc_r+0x1e>
 8002d6e:	42bc      	cmp	r4, r7
 8002d70:	4622      	mov	r2, r4
 8002d72:	4631      	mov	r1, r6
 8002d74:	bf28      	it	cs
 8002d76:	463a      	movcs	r2, r7
 8002d78:	f7ff fed4 	bl	8002b24 <memcpy>
 8002d7c:	4631      	mov	r1, r6
 8002d7e:	4640      	mov	r0, r8
 8002d80:	f7ff fef8 	bl	8002b74 <_free_r>
 8002d84:	e7e1      	b.n	8002d4a <_realloc_r+0x1e>
 8002d86:	4635      	mov	r5, r6
 8002d88:	e7df      	b.n	8002d4a <_realloc_r+0x1e>
	...

08002d8c <_sbrk_r>:
 8002d8c:	b538      	push	{r3, r4, r5, lr}
 8002d8e:	2300      	movs	r3, #0
 8002d90:	4d05      	ldr	r5, [pc, #20]	; (8002da8 <_sbrk_r+0x1c>)
 8002d92:	4604      	mov	r4, r0
 8002d94:	4608      	mov	r0, r1
 8002d96:	602b      	str	r3, [r5, #0]
 8002d98:	f7fd fcc4 	bl	8000724 <_sbrk>
 8002d9c:	1c43      	adds	r3, r0, #1
 8002d9e:	d102      	bne.n	8002da6 <_sbrk_r+0x1a>
 8002da0:	682b      	ldr	r3, [r5, #0]
 8002da2:	b103      	cbz	r3, 8002da6 <_sbrk_r+0x1a>
 8002da4:	6023      	str	r3, [r4, #0]
 8002da6:	bd38      	pop	{r3, r4, r5, pc}
 8002da8:	20000134 	.word	0x20000134

08002dac <__malloc_lock>:
 8002dac:	4801      	ldr	r0, [pc, #4]	; (8002db4 <__malloc_lock+0x8>)
 8002dae:	f000 b811 	b.w	8002dd4 <__retarget_lock_acquire_recursive>
 8002db2:	bf00      	nop
 8002db4:	20000138 	.word	0x20000138

08002db8 <__malloc_unlock>:
 8002db8:	4801      	ldr	r0, [pc, #4]	; (8002dc0 <__malloc_unlock+0x8>)
 8002dba:	f000 b80c 	b.w	8002dd6 <__retarget_lock_release_recursive>
 8002dbe:	bf00      	nop
 8002dc0:	20000138 	.word	0x20000138

08002dc4 <_malloc_usable_size_r>:
 8002dc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002dc8:	1f18      	subs	r0, r3, #4
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	bfbc      	itt	lt
 8002dce:	580b      	ldrlt	r3, [r1, r0]
 8002dd0:	18c0      	addlt	r0, r0, r3
 8002dd2:	4770      	bx	lr

08002dd4 <__retarget_lock_acquire_recursive>:
 8002dd4:	4770      	bx	lr

08002dd6 <__retarget_lock_release_recursive>:
 8002dd6:	4770      	bx	lr

08002dd8 <_init>:
 8002dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dda:	bf00      	nop
 8002ddc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dde:	bc08      	pop	{r3}
 8002de0:	469e      	mov	lr, r3
 8002de2:	4770      	bx	lr

08002de4 <_fini>:
 8002de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002de6:	bf00      	nop
 8002de8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dea:	bc08      	pop	{r3}
 8002dec:	469e      	mov	lr, r3
 8002dee:	4770      	bx	lr
