#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x19ff7a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19ff930 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1a099e0 .functor NOT 1, L_0x1a339a0, C4<0>, C4<0>, C4<0>;
L_0x1a33700 .functor XOR 1, L_0x1a335a0, L_0x1a33660, C4<0>, C4<0>;
L_0x1a33890 .functor XOR 1, L_0x1a33700, L_0x1a337c0, C4<0>, C4<0>;
v0x1a2ffd0_0 .net *"_ivl_10", 0 0, L_0x1a337c0;  1 drivers
v0x1a300d0_0 .net *"_ivl_12", 0 0, L_0x1a33890;  1 drivers
v0x1a301b0_0 .net *"_ivl_2", 0 0, L_0x1a32090;  1 drivers
v0x1a30270_0 .net *"_ivl_4", 0 0, L_0x1a335a0;  1 drivers
v0x1a30350_0 .net *"_ivl_6", 0 0, L_0x1a33660;  1 drivers
v0x1a30480_0 .net *"_ivl_8", 0 0, L_0x1a33700;  1 drivers
v0x1a30560_0 .net "a", 0 0, v0x1a2d2f0_0;  1 drivers
v0x1a30600_0 .net "b", 0 0, v0x1a2d390_0;  1 drivers
v0x1a306a0_0 .net "c", 0 0, v0x1a2d430_0;  1 drivers
v0x1a30740_0 .var "clk", 0 0;
v0x1a307e0_0 .net "d", 0 0, v0x1a2d570_0;  1 drivers
v0x1a30880_0 .net "q_dut", 0 0, L_0x1a33330;  1 drivers
v0x1a30920_0 .net "q_ref", 0 0, L_0x1a30fc0;  1 drivers
v0x1a309c0_0 .var/2u "stats1", 159 0;
v0x1a30a60_0 .var/2u "strobe", 0 0;
v0x1a30b00_0 .net "tb_match", 0 0, L_0x1a339a0;  1 drivers
v0x1a30bc0_0 .net "tb_mismatch", 0 0, L_0x1a099e0;  1 drivers
v0x1a30c80_0 .net "wavedrom_enable", 0 0, v0x1a2d660_0;  1 drivers
v0x1a30d20_0 .net "wavedrom_title", 511 0, v0x1a2d700_0;  1 drivers
L_0x1a32090 .concat [ 1 0 0 0], L_0x1a30fc0;
L_0x1a335a0 .concat [ 1 0 0 0], L_0x1a30fc0;
L_0x1a33660 .concat [ 1 0 0 0], L_0x1a33330;
L_0x1a337c0 .concat [ 1 0 0 0], L_0x1a30fc0;
L_0x1a339a0 .cmp/eeq 1, L_0x1a32090, L_0x1a33890;
S_0x19ffac0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x19ff930;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x19ebea0 .functor NOT 1, v0x1a2d2f0_0, C4<0>, C4<0>, C4<0>;
L_0x1a00220 .functor XOR 1, L_0x19ebea0, v0x1a2d390_0, C4<0>, C4<0>;
L_0x1a09a50 .functor XOR 1, L_0x1a00220, v0x1a2d430_0, C4<0>, C4<0>;
L_0x1a30fc0 .functor XOR 1, L_0x1a09a50, v0x1a2d570_0, C4<0>, C4<0>;
v0x1a09c50_0 .net *"_ivl_0", 0 0, L_0x19ebea0;  1 drivers
v0x1a09cf0_0 .net *"_ivl_2", 0 0, L_0x1a00220;  1 drivers
v0x19ebff0_0 .net *"_ivl_4", 0 0, L_0x1a09a50;  1 drivers
v0x19ec090_0 .net "a", 0 0, v0x1a2d2f0_0;  alias, 1 drivers
v0x1a2c6b0_0 .net "b", 0 0, v0x1a2d390_0;  alias, 1 drivers
v0x1a2c7c0_0 .net "c", 0 0, v0x1a2d430_0;  alias, 1 drivers
v0x1a2c880_0 .net "d", 0 0, v0x1a2d570_0;  alias, 1 drivers
v0x1a2c940_0 .net "q", 0 0, L_0x1a30fc0;  alias, 1 drivers
S_0x1a2caa0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x19ff930;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1a2d2f0_0 .var "a", 0 0;
v0x1a2d390_0 .var "b", 0 0;
v0x1a2d430_0 .var "c", 0 0;
v0x1a2d4d0_0 .net "clk", 0 0, v0x1a30740_0;  1 drivers
v0x1a2d570_0 .var "d", 0 0;
v0x1a2d660_0 .var "wavedrom_enable", 0 0;
v0x1a2d700_0 .var "wavedrom_title", 511 0;
E_0x19fa700/0 .event negedge, v0x1a2d4d0_0;
E_0x19fa700/1 .event posedge, v0x1a2d4d0_0;
E_0x19fa700 .event/or E_0x19fa700/0, E_0x19fa700/1;
E_0x19fa950 .event posedge, v0x1a2d4d0_0;
E_0x19e49f0 .event negedge, v0x1a2d4d0_0;
S_0x1a2cdf0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1a2caa0;
 .timescale -12 -12;
v0x1a2cff0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a2d0f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1a2caa0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a2d860 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x19ff930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1a310f0 .functor NOT 1, v0x1a2d2f0_0, C4<0>, C4<0>, C4<0>;
L_0x1a31160 .functor NOT 1, v0x1a2d390_0, C4<0>, C4<0>, C4<0>;
L_0x1a311f0 .functor AND 1, L_0x1a310f0, L_0x1a31160, C4<1>, C4<1>;
L_0x1a312b0 .functor NOT 1, v0x1a2d430_0, C4<0>, C4<0>, C4<0>;
L_0x1a31350 .functor AND 1, L_0x1a311f0, L_0x1a312b0, C4<1>, C4<1>;
L_0x1a31460 .functor NOT 1, v0x1a2d570_0, C4<0>, C4<0>, C4<0>;
L_0x1a31510 .functor AND 1, L_0x1a31350, L_0x1a31460, C4<1>, C4<1>;
L_0x1a31620 .functor NOT 1, v0x1a2d2f0_0, C4<0>, C4<0>, C4<0>;
L_0x1a316e0 .functor AND 1, L_0x1a31620, v0x1a2d430_0, C4<1>, C4<1>;
L_0x1a317a0 .functor NOT 1, v0x1a2d570_0, C4<0>, C4<0>, C4<0>;
L_0x1a31870 .functor AND 1, L_0x1a316e0, L_0x1a317a0, C4<1>, C4<1>;
L_0x1a31930 .functor OR 1, L_0x1a31510, L_0x1a31870, C4<0>, C4<0>;
L_0x1a31ab0 .functor NOT 1, v0x1a2d2f0_0, C4<0>, C4<0>, C4<0>;
L_0x1a31b20 .functor AND 1, L_0x1a31ab0, v0x1a2d390_0, C4<1>, C4<1>;
L_0x1a31a40 .functor AND 1, L_0x1a31b20, v0x1a2d570_0, C4<1>, C4<1>;
L_0x1a31cb0 .functor OR 1, L_0x1a31930, L_0x1a31a40, C4<0>, C4<0>;
L_0x1a31e50 .functor NOT 1, v0x1a2d390_0, C4<0>, C4<0>, C4<0>;
L_0x1a31ec0 .functor AND 1, v0x1a2d2f0_0, L_0x1a31e50, C4<1>, C4<1>;
L_0x1a32130 .functor AND 1, L_0x1a31ec0, v0x1a2d430_0, C4<1>, C4<1>;
L_0x1a321f0 .functor NOT 1, v0x1a2d570_0, C4<0>, C4<0>, C4<0>;
L_0x1a32420 .functor AND 1, L_0x1a32130, L_0x1a321f0, C4<1>, C4<1>;
L_0x1a32530 .functor OR 1, L_0x1a31cb0, L_0x1a32420, C4<0>, C4<0>;
L_0x1a32700 .functor AND 1, v0x1a2d2f0_0, v0x1a2d390_0, C4<1>, C4<1>;
L_0x1a32880 .functor AND 1, L_0x1a32700, v0x1a2d430_0, C4<1>, C4<1>;
L_0x1a32b20 .functor AND 1, L_0x1a32880, v0x1a2d570_0, C4<1>, C4<1>;
L_0x1a32be0 .functor OR 1, L_0x1a32530, L_0x1a32b20, C4<0>, C4<0>;
L_0x1a32dd0 .functor AND 1, v0x1a2d2f0_0, v0x1a2d390_0, C4<1>, C4<1>;
L_0x1a32e40 .functor NOT 1, v0x1a2d430_0, C4<0>, C4<0>, C4<0>;
L_0x1a32fa0 .functor AND 1, L_0x1a32dd0, L_0x1a32e40, C4<1>, C4<1>;
L_0x1a330b0 .functor NOT 1, v0x1a2d570_0, C4<0>, C4<0>, C4<0>;
L_0x1a33220 .functor AND 1, L_0x1a32fa0, L_0x1a330b0, C4<1>, C4<1>;
L_0x1a33330 .functor OR 1, L_0x1a32be0, L_0x1a33220, C4<0>, C4<0>;
v0x1a2db50_0 .net *"_ivl_0", 0 0, L_0x1a310f0;  1 drivers
v0x1a2dc30_0 .net *"_ivl_10", 0 0, L_0x1a31460;  1 drivers
v0x1a2dd10_0 .net *"_ivl_12", 0 0, L_0x1a31510;  1 drivers
v0x1a2de00_0 .net *"_ivl_14", 0 0, L_0x1a31620;  1 drivers
v0x1a2dee0_0 .net *"_ivl_16", 0 0, L_0x1a316e0;  1 drivers
v0x1a2e010_0 .net *"_ivl_18", 0 0, L_0x1a317a0;  1 drivers
v0x1a2e0f0_0 .net *"_ivl_2", 0 0, L_0x1a31160;  1 drivers
v0x1a2e1d0_0 .net *"_ivl_20", 0 0, L_0x1a31870;  1 drivers
v0x1a2e2b0_0 .net *"_ivl_22", 0 0, L_0x1a31930;  1 drivers
v0x1a2e390_0 .net *"_ivl_24", 0 0, L_0x1a31ab0;  1 drivers
v0x1a2e470_0 .net *"_ivl_26", 0 0, L_0x1a31b20;  1 drivers
v0x1a2e550_0 .net *"_ivl_28", 0 0, L_0x1a31a40;  1 drivers
v0x1a2e630_0 .net *"_ivl_30", 0 0, L_0x1a31cb0;  1 drivers
v0x1a2e710_0 .net *"_ivl_32", 0 0, L_0x1a31e50;  1 drivers
v0x1a2e7f0_0 .net *"_ivl_34", 0 0, L_0x1a31ec0;  1 drivers
v0x1a2e8d0_0 .net *"_ivl_36", 0 0, L_0x1a32130;  1 drivers
v0x1a2e9b0_0 .net *"_ivl_38", 0 0, L_0x1a321f0;  1 drivers
v0x1a2ea90_0 .net *"_ivl_4", 0 0, L_0x1a311f0;  1 drivers
v0x1a2eb70_0 .net *"_ivl_40", 0 0, L_0x1a32420;  1 drivers
v0x1a2ec50_0 .net *"_ivl_42", 0 0, L_0x1a32530;  1 drivers
v0x1a2ed30_0 .net *"_ivl_44", 0 0, L_0x1a32700;  1 drivers
v0x1a2ee10_0 .net *"_ivl_46", 0 0, L_0x1a32880;  1 drivers
v0x1a2eef0_0 .net *"_ivl_48", 0 0, L_0x1a32b20;  1 drivers
v0x1a2efd0_0 .net *"_ivl_50", 0 0, L_0x1a32be0;  1 drivers
v0x1a2f0b0_0 .net *"_ivl_52", 0 0, L_0x1a32dd0;  1 drivers
v0x1a2f190_0 .net *"_ivl_54", 0 0, L_0x1a32e40;  1 drivers
v0x1a2f270_0 .net *"_ivl_56", 0 0, L_0x1a32fa0;  1 drivers
v0x1a2f350_0 .net *"_ivl_58", 0 0, L_0x1a330b0;  1 drivers
v0x1a2f430_0 .net *"_ivl_6", 0 0, L_0x1a312b0;  1 drivers
v0x1a2f510_0 .net *"_ivl_60", 0 0, L_0x1a33220;  1 drivers
v0x1a2f5f0_0 .net *"_ivl_8", 0 0, L_0x1a31350;  1 drivers
v0x1a2f6d0_0 .net "a", 0 0, v0x1a2d2f0_0;  alias, 1 drivers
v0x1a2f770_0 .net "b", 0 0, v0x1a2d390_0;  alias, 1 drivers
v0x1a2fa70_0 .net "c", 0 0, v0x1a2d430_0;  alias, 1 drivers
v0x1a2fb60_0 .net "d", 0 0, v0x1a2d570_0;  alias, 1 drivers
v0x1a2fc50_0 .net "q", 0 0, L_0x1a33330;  alias, 1 drivers
S_0x1a2fdb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x19ff930;
 .timescale -12 -12;
E_0x19fa4a0 .event anyedge, v0x1a30a60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a30a60_0;
    %nor/r;
    %assign/vec4 v0x1a30a60_0, 0;
    %wait E_0x19fa4a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a2caa0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a2d570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a2d430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a2d390_0, 0;
    %assign/vec4 v0x1a2d2f0_0, 0;
    %wait E_0x19e49f0;
    %wait E_0x19fa950;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a2d570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a2d430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a2d390_0, 0;
    %assign/vec4 v0x1a2d2f0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19fa700;
    %load/vec4 v0x1a2d2f0_0;
    %load/vec4 v0x1a2d390_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a2d430_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a2d570_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a2d570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a2d430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a2d390_0, 0;
    %assign/vec4 v0x1a2d2f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1a2d0f0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19fa700;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1a2d570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a2d430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a2d390_0, 0;
    %assign/vec4 v0x1a2d2f0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x19ff930;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a30740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a30a60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x19ff930;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a30740_0;
    %inv;
    %store/vec4 v0x1a30740_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x19ff930;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a2d4d0_0, v0x1a30bc0_0, v0x1a30560_0, v0x1a30600_0, v0x1a306a0_0, v0x1a307e0_0, v0x1a30920_0, v0x1a30880_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x19ff930;
T_7 ;
    %load/vec4 v0x1a309c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1a309c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a309c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1a309c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a309c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a309c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a309c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x19ff930;
T_8 ;
    %wait E_0x19fa700;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a309c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a309c0_0, 4, 32;
    %load/vec4 v0x1a30b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1a309c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a309c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a309c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a309c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1a30920_0;
    %load/vec4 v0x1a30920_0;
    %load/vec4 v0x1a30880_0;
    %xor;
    %load/vec4 v0x1a30920_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1a309c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a309c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1a309c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a309c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth1/human/circuit2/iter1/response0/top_module.sv";
