(footprint "SOD-323" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp fc70ccb3-f033-4397-b431-f971e0da65b8)
  )
  (fp_text value "SOD-323" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp ab19f163-3e4f-4edc-894b-0543e74a2d6e)
  )
  (fp_poly (pts
      (xy -1.53 -0.515)
      (xy -1.15 -0.515)
      (xy -1.15 -0.925)
      (xy 1.15 -0.925)
      (xy 1.15 -0.515)
      (xy 1.53 -0.515)
      (xy 1.53 0.515)
      (xy 1.15 0.515)
      (xy 1.15 0.925)
      (xy -1.15 0.925)
      (xy -1.15 0.515)
      (xy -1.53 0.515)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp 8411b732-87c4-404b-aefd-026f44c27085))
  (fp_text reference ">NAME" (at -0.1 -2 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp a7a0ecd2-3870-4606-8fe0-152afd130b88)
  )
  (fp_text value ">VALUE" (at -0.1 -1.1 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 592b44d5-bf94-4bc2-95de-27b0cdf23d6c)
  )
  (fp_line (start -0.9 -0.675) (end 0.9 -0.675) (layer "F.SilkS") (width 0.127) (tstamp e3b1ed09-d39e-4507-b546-a81ad88de1fe))
  (fp_line (start 0.9 0.675) (end -0.9 0.675) (layer "F.SilkS") (width 0.127) (tstamp 03780da9-3902-4e3a-93e5-80391424a2ce))
  (fp_line (start -0.5 -0.6) (end -0.5 0.6) (layer "F.SilkS") (width 0.254) (tstamp c7ce45d7-f706-483f-91ff-830525f53bf3))
  (fp_line (start 0.9 0.675) (end 0.9 0.6) (layer "F.SilkS") (width 0.127) (tstamp b70c5ec9-dbdb-47ec-a263-278cfb840c7a))
  (fp_line (start 0.9 -0.675) (end 0.9 -0.6) (layer "F.SilkS") (width 0.127) (tstamp a0aa7a43-697e-4a86-9724-64964b7dac97))
  (fp_line (start -0.9 -0.675) (end -0.9 -0.6) (layer "F.SilkS") (width 0.127) (tstamp fb2b9756-05e5-40e4-8735-324828d71e4f))
  (fp_line (start -0.9 0.675) (end -0.9 0.6) (layer "F.SilkS") (width 0.127) (tstamp 3a06771e-0018-4cba-9ad7-041cd86bf5df))
  (pad "CATHODE" smd rect (at -1.115 0) (size 0.63 0.83) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 242b4d39-7f42-47e2-9d3f-4f36ec5303aa))
  (pad "ANODE" smd rect (at 1.115 0) (size 0.63 0.83) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 44a73404-907d-4c67-b0a8-58141c4102a1))
)
