library ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

ENTITY hw07_simpleCPU IS
	PORT (x1,x2,x3,x4 : IN STD_LOGIC;
	f,g:OUT STD_LOGIC);
END hw07_simpleCPU;

ARCHITECTURE LogicFunc OF hw07_simpleCPU IS
	SIGNAL c : std_logic_vector(6 downto 0);
BEGIN
	f <= (x1 AND x3) OR (NOT x3 AND x2);
	g <= (NOT x3 OR x1) AND (NOT x3 OR x4);
END LogicFunc;