// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "03/30/2021 11:19:42"

// 
// Device: Altera EPM240T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	LED,
	CLK50M,
	x_clk,
	x_dt,
	x_sw,
	bus1);
output 	LED;
input 	CLK50M;
input 	x_clk;
input 	x_dt;
input 	x_sw;
output 	[7:0] bus1;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_v.sdo");
// synopsys translate_on

wire \CLK50M~combout ;
wire \x_clk~combout ;
wire \x_dt~combout ;
wire \o_quad1|count_enable~0 ;
wire \o_quad1|count_enable~1 ;
wire \o_quad1|count[0]~1 ;
wire \o_quad1|count[0]~1COUT1_17 ;
wire \o_quad1|count[1]~3 ;
wire \o_quad1|count[1]~3COUT1_18 ;
wire \o_quad1|count[2]~5 ;
wire \o_quad1|count[2]~5COUT1_19 ;
wire \o_quad1|count[3]~7 ;
wire \o_quad1|count[3]~7COUT1_20 ;
wire \o_quad1|count[4]~9 ;
wire \o_quad1|count[5]~11 ;
wire \o_quad1|count[5]~11COUT1_21 ;
wire \o_quad1|count[6]~13 ;
wire \o_quad1|count[6]~13COUT1_22 ;
wire [2:0] \o_quad1|quadB_delayed ;
wire [2:0] \o_quad1|quadA_delayed ;
wire [7:0] \o_quad1|count ;


// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \CLK50M~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\CLK50M~combout ),
	.padio(CLK50M));
// synopsys translate_off
defparam \CLK50M~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3V Schmitt Trigger Input,	 Current Strength: Default
maxii_io \x_clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\x_clk~combout ),
	.padio(x_clk));
// synopsys translate_off
defparam \x_clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \o_quad1|quadA_delayed[0] (
// Equation(s):
// \o_quad1|quadA_delayed [0] = DFFEAS(GND, GLOBAL(\CLK50M~combout ), VCC, , , \x_clk~combout , , , VCC)

	.clk(\CLK50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\x_clk~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\o_quad1|quadA_delayed [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \o_quad1|quadA_delayed[0] .lut_mask = "0000";
defparam \o_quad1|quadA_delayed[0] .operation_mode = "normal";
defparam \o_quad1|quadA_delayed[0] .output_mode = "reg_only";
defparam \o_quad1|quadA_delayed[0] .register_cascade_mode = "off";
defparam \o_quad1|quadA_delayed[0] .sum_lutc_input = "datac";
defparam \o_quad1|quadA_delayed[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \o_quad1|quadA_delayed[1] (
// Equation(s):
// \o_quad1|quadA_delayed [1] = DFFEAS(GND, GLOBAL(\CLK50M~combout ), VCC, , , \o_quad1|quadA_delayed [0], , , VCC)

	.clk(\CLK50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\o_quad1|quadA_delayed [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\o_quad1|quadA_delayed [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \o_quad1|quadA_delayed[1] .lut_mask = "0000";
defparam \o_quad1|quadA_delayed[1] .operation_mode = "normal";
defparam \o_quad1|quadA_delayed[1] .output_mode = "reg_only";
defparam \o_quad1|quadA_delayed[1] .register_cascade_mode = "off";
defparam \o_quad1|quadA_delayed[1] .sum_lutc_input = "datac";
defparam \o_quad1|quadA_delayed[1] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3V Schmitt Trigger Input,	 Current Strength: Default
maxii_io \x_dt~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\x_dt~combout ),
	.padio(x_dt));
// synopsys translate_off
defparam \x_dt~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \o_quad1|quadB_delayed[0] (
// Equation(s):
// \o_quad1|quadB_delayed [0] = DFFEAS(GND, GLOBAL(\CLK50M~combout ), VCC, , , \x_dt~combout , , , VCC)

	.clk(\CLK50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\x_dt~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\o_quad1|quadB_delayed [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \o_quad1|quadB_delayed[0] .lut_mask = "0000";
defparam \o_quad1|quadB_delayed[0] .operation_mode = "normal";
defparam \o_quad1|quadB_delayed[0] .output_mode = "reg_only";
defparam \o_quad1|quadB_delayed[0] .register_cascade_mode = "off";
defparam \o_quad1|quadB_delayed[0] .sum_lutc_input = "datac";
defparam \o_quad1|quadB_delayed[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \o_quad1|quadB_delayed[1] (
// Equation(s):
// \o_quad1|quadB_delayed [1] = DFFEAS(GND, GLOBAL(\CLK50M~combout ), VCC, , , \o_quad1|quadB_delayed [0], , , VCC)

	.clk(\CLK50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\o_quad1|quadB_delayed [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\o_quad1|quadB_delayed [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \o_quad1|quadB_delayed[1] .lut_mask = "0000";
defparam \o_quad1|quadB_delayed[1] .operation_mode = "normal";
defparam \o_quad1|quadB_delayed[1] .output_mode = "reg_only";
defparam \o_quad1|quadB_delayed[1] .register_cascade_mode = "off";
defparam \o_quad1|quadB_delayed[1] .sum_lutc_input = "datac";
defparam \o_quad1|quadB_delayed[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \o_quad1|quadB_delayed[2] (
// Equation(s):
// \o_quad1|count_enable~1  = ((B1_quadB_delayed[2] $ (\o_quad1|quadA_delayed [1])))
// \o_quad1|quadB_delayed [2] = DFFEAS(\o_quad1|count_enable~1 , GLOBAL(\CLK50M~combout ), VCC, , , \o_quad1|quadB_delayed [1], , , VCC)

	.clk(\CLK50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\o_quad1|quadB_delayed [1]),
	.datad(\o_quad1|quadA_delayed [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\o_quad1|count_enable~1 ),
	.regout(\o_quad1|quadB_delayed [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \o_quad1|quadB_delayed[2] .lut_mask = "0ff0";
defparam \o_quad1|quadB_delayed[2] .operation_mode = "normal";
defparam \o_quad1|quadB_delayed[2] .output_mode = "reg_and_comb";
defparam \o_quad1|quadB_delayed[2] .register_cascade_mode = "off";
defparam \o_quad1|quadB_delayed[2] .sum_lutc_input = "qfbk";
defparam \o_quad1|quadB_delayed[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \o_quad1|quadA_delayed[2] (
// Equation(s):
// \o_quad1|count_enable~0  = \o_quad1|quadA_delayed [1] $ (\o_quad1|quadB_delayed [1] $ (B1_quadA_delayed[2] $ (\o_quad1|quadB_delayed [2])))

	.clk(\CLK50M~combout ),
	.dataa(\o_quad1|quadA_delayed [1]),
	.datab(\o_quad1|quadB_delayed [1]),
	.datac(\o_quad1|quadA_delayed [1]),
	.datad(\o_quad1|quadB_delayed [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\o_quad1|count_enable~0 ),
	.regout(\o_quad1|quadA_delayed [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \o_quad1|quadA_delayed[2] .lut_mask = "6996";
defparam \o_quad1|quadA_delayed[2] .operation_mode = "normal";
defparam \o_quad1|quadA_delayed[2] .output_mode = "comb_only";
defparam \o_quad1|quadA_delayed[2] .register_cascade_mode = "off";
defparam \o_quad1|quadA_delayed[2] .sum_lutc_input = "qfbk";
defparam \o_quad1|quadA_delayed[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \o_quad1|count[0] (
// Equation(s):
// \o_quad1|count [0] = DFFEAS(((!\o_quad1|count [0])), GLOBAL(\CLK50M~combout ), VCC, , \o_quad1|count_enable~0 , , , , )
// \o_quad1|count[0]~1  = CARRY(((\o_quad1|count [0])))
// \o_quad1|count[0]~1COUT1_17  = CARRY(((\o_quad1|count [0])))

	.clk(\CLK50M~combout ),
	.dataa(vcc),
	.datab(\o_quad1|count [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\o_quad1|count_enable~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\o_quad1|count [0]),
	.cout(),
	.cout0(\o_quad1|count[0]~1 ),
	.cout1(\o_quad1|count[0]~1COUT1_17 ));
// synopsys translate_off
defparam \o_quad1|count[0] .lut_mask = "33cc";
defparam \o_quad1|count[0] .operation_mode = "arithmetic";
defparam \o_quad1|count[0] .output_mode = "reg_only";
defparam \o_quad1|count[0] .register_cascade_mode = "off";
defparam \o_quad1|count[0] .sum_lutc_input = "datac";
defparam \o_quad1|count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \o_quad1|count[1] (
// Equation(s):
// \o_quad1|count [1] = DFFEAS(\o_quad1|count_enable~1  $ (\o_quad1|count [1] $ ((!\o_quad1|count[0]~1 ))), GLOBAL(\CLK50M~combout ), VCC, , \o_quad1|count_enable~0 , , , , )
// \o_quad1|count[1]~3  = CARRY((\o_quad1|count_enable~1  & ((!\o_quad1|count[0]~1 ) # (!\o_quad1|count [1]))) # (!\o_quad1|count_enable~1  & (!\o_quad1|count [1] & !\o_quad1|count[0]~1 )))
// \o_quad1|count[1]~3COUT1_18  = CARRY((\o_quad1|count_enable~1  & ((!\o_quad1|count[0]~1COUT1_17 ) # (!\o_quad1|count [1]))) # (!\o_quad1|count_enable~1  & (!\o_quad1|count [1] & !\o_quad1|count[0]~1COUT1_17 )))

	.clk(\CLK50M~combout ),
	.dataa(\o_quad1|count_enable~1 ),
	.datab(\o_quad1|count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\o_quad1|count_enable~0 ),
	.cin(gnd),
	.cin0(\o_quad1|count[0]~1 ),
	.cin1(\o_quad1|count[0]~1COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\o_quad1|count [1]),
	.cout(),
	.cout0(\o_quad1|count[1]~3 ),
	.cout1(\o_quad1|count[1]~3COUT1_18 ));
// synopsys translate_off
defparam \o_quad1|count[1] .cin0_used = "true";
defparam \o_quad1|count[1] .cin1_used = "true";
defparam \o_quad1|count[1] .lut_mask = "692b";
defparam \o_quad1|count[1] .operation_mode = "arithmetic";
defparam \o_quad1|count[1] .output_mode = "reg_only";
defparam \o_quad1|count[1] .register_cascade_mode = "off";
defparam \o_quad1|count[1] .sum_lutc_input = "cin";
defparam \o_quad1|count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \o_quad1|count[2] (
// Equation(s):
// \o_quad1|count [2] = DFFEAS(\o_quad1|count_enable~1  $ (\o_quad1|count [2] $ ((\o_quad1|count[1]~3 ))), GLOBAL(\CLK50M~combout ), VCC, , \o_quad1|count_enable~0 , , , , )
// \o_quad1|count[2]~5  = CARRY((\o_quad1|count_enable~1  & (\o_quad1|count [2] & !\o_quad1|count[1]~3 )) # (!\o_quad1|count_enable~1  & ((\o_quad1|count [2]) # (!\o_quad1|count[1]~3 ))))
// \o_quad1|count[2]~5COUT1_19  = CARRY((\o_quad1|count_enable~1  & (\o_quad1|count [2] & !\o_quad1|count[1]~3COUT1_18 )) # (!\o_quad1|count_enable~1  & ((\o_quad1|count [2]) # (!\o_quad1|count[1]~3COUT1_18 ))))

	.clk(\CLK50M~combout ),
	.dataa(\o_quad1|count_enable~1 ),
	.datab(\o_quad1|count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\o_quad1|count_enable~0 ),
	.cin(gnd),
	.cin0(\o_quad1|count[1]~3 ),
	.cin1(\o_quad1|count[1]~3COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\o_quad1|count [2]),
	.cout(),
	.cout0(\o_quad1|count[2]~5 ),
	.cout1(\o_quad1|count[2]~5COUT1_19 ));
// synopsys translate_off
defparam \o_quad1|count[2] .cin0_used = "true";
defparam \o_quad1|count[2] .cin1_used = "true";
defparam \o_quad1|count[2] .lut_mask = "964d";
defparam \o_quad1|count[2] .operation_mode = "arithmetic";
defparam \o_quad1|count[2] .output_mode = "reg_only";
defparam \o_quad1|count[2] .register_cascade_mode = "off";
defparam \o_quad1|count[2] .sum_lutc_input = "cin";
defparam \o_quad1|count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \o_quad1|count[3] (
// Equation(s):
// \o_quad1|count [3] = DFFEAS(\o_quad1|count_enable~1  $ (\o_quad1|count [3] $ ((!\o_quad1|count[2]~5 ))), GLOBAL(\CLK50M~combout ), VCC, , \o_quad1|count_enable~0 , , , , )
// \o_quad1|count[3]~7  = CARRY((\o_quad1|count_enable~1  & ((!\o_quad1|count[2]~5 ) # (!\o_quad1|count [3]))) # (!\o_quad1|count_enable~1  & (!\o_quad1|count [3] & !\o_quad1|count[2]~5 )))
// \o_quad1|count[3]~7COUT1_20  = CARRY((\o_quad1|count_enable~1  & ((!\o_quad1|count[2]~5COUT1_19 ) # (!\o_quad1|count [3]))) # (!\o_quad1|count_enable~1  & (!\o_quad1|count [3] & !\o_quad1|count[2]~5COUT1_19 )))

	.clk(\CLK50M~combout ),
	.dataa(\o_quad1|count_enable~1 ),
	.datab(\o_quad1|count [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\o_quad1|count_enable~0 ),
	.cin(gnd),
	.cin0(\o_quad1|count[2]~5 ),
	.cin1(\o_quad1|count[2]~5COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\o_quad1|count [3]),
	.cout(),
	.cout0(\o_quad1|count[3]~7 ),
	.cout1(\o_quad1|count[3]~7COUT1_20 ));
// synopsys translate_off
defparam \o_quad1|count[3] .cin0_used = "true";
defparam \o_quad1|count[3] .cin1_used = "true";
defparam \o_quad1|count[3] .lut_mask = "692b";
defparam \o_quad1|count[3] .operation_mode = "arithmetic";
defparam \o_quad1|count[3] .output_mode = "reg_only";
defparam \o_quad1|count[3] .register_cascade_mode = "off";
defparam \o_quad1|count[3] .sum_lutc_input = "cin";
defparam \o_quad1|count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \o_quad1|count[4] (
// Equation(s):
// \o_quad1|count [4] = DFFEAS(\o_quad1|count_enable~1  $ (\o_quad1|count [4] $ ((\o_quad1|count[3]~7 ))), GLOBAL(\CLK50M~combout ), VCC, , \o_quad1|count_enable~0 , , , , )
// \o_quad1|count[4]~9  = CARRY((\o_quad1|count_enable~1  & (\o_quad1|count [4] & !\o_quad1|count[3]~7COUT1_20 )) # (!\o_quad1|count_enable~1  & ((\o_quad1|count [4]) # (!\o_quad1|count[3]~7COUT1_20 ))))

	.clk(\CLK50M~combout ),
	.dataa(\o_quad1|count_enable~1 ),
	.datab(\o_quad1|count [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\o_quad1|count_enable~0 ),
	.cin(gnd),
	.cin0(\o_quad1|count[3]~7 ),
	.cin1(\o_quad1|count[3]~7COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\o_quad1|count [4]),
	.cout(\o_quad1|count[4]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \o_quad1|count[4] .cin0_used = "true";
defparam \o_quad1|count[4] .cin1_used = "true";
defparam \o_quad1|count[4] .lut_mask = "964d";
defparam \o_quad1|count[4] .operation_mode = "arithmetic";
defparam \o_quad1|count[4] .output_mode = "reg_only";
defparam \o_quad1|count[4] .register_cascade_mode = "off";
defparam \o_quad1|count[4] .sum_lutc_input = "cin";
defparam \o_quad1|count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \o_quad1|count[5] (
// Equation(s):
// \o_quad1|count [5] = DFFEAS(\o_quad1|count_enable~1  $ (\o_quad1|count [5] $ ((!\o_quad1|count[4]~9 ))), GLOBAL(\CLK50M~combout ), VCC, , \o_quad1|count_enable~0 , , , , )
// \o_quad1|count[5]~11  = CARRY((\o_quad1|count_enable~1  & ((!\o_quad1|count[4]~9 ) # (!\o_quad1|count [5]))) # (!\o_quad1|count_enable~1  & (!\o_quad1|count [5] & !\o_quad1|count[4]~9 )))
// \o_quad1|count[5]~11COUT1_21  = CARRY((\o_quad1|count_enable~1  & ((!\o_quad1|count[4]~9 ) # (!\o_quad1|count [5]))) # (!\o_quad1|count_enable~1  & (!\o_quad1|count [5] & !\o_quad1|count[4]~9 )))

	.clk(\CLK50M~combout ),
	.dataa(\o_quad1|count_enable~1 ),
	.datab(\o_quad1|count [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\o_quad1|count_enable~0 ),
	.cin(\o_quad1|count[4]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\o_quad1|count [5]),
	.cout(),
	.cout0(\o_quad1|count[5]~11 ),
	.cout1(\o_quad1|count[5]~11COUT1_21 ));
// synopsys translate_off
defparam \o_quad1|count[5] .cin_used = "true";
defparam \o_quad1|count[5] .lut_mask = "692b";
defparam \o_quad1|count[5] .operation_mode = "arithmetic";
defparam \o_quad1|count[5] .output_mode = "reg_only";
defparam \o_quad1|count[5] .register_cascade_mode = "off";
defparam \o_quad1|count[5] .sum_lutc_input = "cin";
defparam \o_quad1|count[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \o_quad1|count[6] (
// Equation(s):
// \o_quad1|count [6] = DFFEAS(\o_quad1|count_enable~1  $ (\o_quad1|count [6] $ (((!\o_quad1|count[4]~9  & \o_quad1|count[5]~11 ) # (\o_quad1|count[4]~9  & \o_quad1|count[5]~11COUT1_21 )))), GLOBAL(\CLK50M~combout ), VCC, , \o_quad1|count_enable~0 , , , , )
// \o_quad1|count[6]~13  = CARRY((\o_quad1|count_enable~1  & (\o_quad1|count [6] & !\o_quad1|count[5]~11 )) # (!\o_quad1|count_enable~1  & ((\o_quad1|count [6]) # (!\o_quad1|count[5]~11 ))))
// \o_quad1|count[6]~13COUT1_22  = CARRY((\o_quad1|count_enable~1  & (\o_quad1|count [6] & !\o_quad1|count[5]~11COUT1_21 )) # (!\o_quad1|count_enable~1  & ((\o_quad1|count [6]) # (!\o_quad1|count[5]~11COUT1_21 ))))

	.clk(\CLK50M~combout ),
	.dataa(\o_quad1|count_enable~1 ),
	.datab(\o_quad1|count [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\o_quad1|count_enable~0 ),
	.cin(\o_quad1|count[4]~9 ),
	.cin0(\o_quad1|count[5]~11 ),
	.cin1(\o_quad1|count[5]~11COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\o_quad1|count [6]),
	.cout(),
	.cout0(\o_quad1|count[6]~13 ),
	.cout1(\o_quad1|count[6]~13COUT1_22 ));
// synopsys translate_off
defparam \o_quad1|count[6] .cin0_used = "true";
defparam \o_quad1|count[6] .cin1_used = "true";
defparam \o_quad1|count[6] .cin_used = "true";
defparam \o_quad1|count[6] .lut_mask = "964d";
defparam \o_quad1|count[6] .operation_mode = "arithmetic";
defparam \o_quad1|count[6] .output_mode = "reg_only";
defparam \o_quad1|count[6] .register_cascade_mode = "off";
defparam \o_quad1|count[6] .sum_lutc_input = "cin";
defparam \o_quad1|count[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \o_quad1|count[7] (
// Equation(s):
// \o_quad1|count [7] = DFFEAS((\o_quad1|count [7] $ ((!\o_quad1|count[4]~9  & \o_quad1|count[6]~13 ) # (\o_quad1|count[4]~9  & \o_quad1|count[6]~13COUT1_22 ) $ (!\o_quad1|count_enable~1 ))), GLOBAL(\CLK50M~combout ), VCC, , \o_quad1|count_enable~0 , , , , )

	.clk(\CLK50M~combout ),
	.dataa(vcc),
	.datab(\o_quad1|count [7]),
	.datac(vcc),
	.datad(\o_quad1|count_enable~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\o_quad1|count_enable~0 ),
	.cin(\o_quad1|count[4]~9 ),
	.cin0(\o_quad1|count[6]~13 ),
	.cin1(\o_quad1|count[6]~13COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\o_quad1|count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \o_quad1|count[7] .cin0_used = "true";
defparam \o_quad1|count[7] .cin1_used = "true";
defparam \o_quad1|count[7] .cin_used = "true";
defparam \o_quad1|count[7] .lut_mask = "3cc3";
defparam \o_quad1|count[7] .operation_mode = "normal";
defparam \o_quad1|count[7] .output_mode = "reg_only";
defparam \o_quad1|count[7] .register_cascade_mode = "off";
defparam \o_quad1|count[7] .sum_lutc_input = "cin";
defparam \o_quad1|count[7] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(LED));
// synopsys translate_off
defparam \LED~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3V Schmitt Trigger Input,	 Current Strength: Default
maxii_io \x_sw~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(x_sw));
// synopsys translate_off
defparam \x_sw~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \bus1[0]~I (
	.datain(\o_quad1|count [0]),
	.oe(vcc),
	.combout(),
	.padio(bus1[0]));
// synopsys translate_off
defparam \bus1[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \bus1[1]~I (
	.datain(\o_quad1|count [1]),
	.oe(vcc),
	.combout(),
	.padio(bus1[1]));
// synopsys translate_off
defparam \bus1[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \bus1[2]~I (
	.datain(\o_quad1|count [2]),
	.oe(vcc),
	.combout(),
	.padio(bus1[2]));
// synopsys translate_off
defparam \bus1[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \bus1[3]~I (
	.datain(\o_quad1|count [3]),
	.oe(vcc),
	.combout(),
	.padio(bus1[3]));
// synopsys translate_off
defparam \bus1[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \bus1[4]~I (
	.datain(\o_quad1|count [4]),
	.oe(vcc),
	.combout(),
	.padio(bus1[4]));
// synopsys translate_off
defparam \bus1[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \bus1[5]~I (
	.datain(\o_quad1|count [5]),
	.oe(vcc),
	.combout(),
	.padio(bus1[5]));
// synopsys translate_off
defparam \bus1[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \bus1[6]~I (
	.datain(\o_quad1|count [6]),
	.oe(vcc),
	.combout(),
	.padio(bus1[6]));
// synopsys translate_off
defparam \bus1[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \bus1[7]~I (
	.datain(\o_quad1|count [7]),
	.oe(vcc),
	.combout(),
	.padio(bus1[7]));
// synopsys translate_off
defparam \bus1[7]~I .operation_mode = "output";
// synopsys translate_on

endmodule
