# Source:The RISC-V Instruction Set Architecture, URL:https://www.reddit.com/r/RISCV/.rss, language:en

## Are there RISC-V phones?
 - [https://www.reddit.com/r/RISCV/comments/1fk4cjk/are_there_riscv_phones](https://www.reddit.com/r/RISCV/comments/1fk4cjk/are_there_riscv_phones)
 - RSS feed: https://www.reddit.com/r/RISCV/.rss
 - date published: 2024-09-18T21:36:08+00:00

&#32; submitted by &#32; <a href="https://www.reddit.com/user/ComradeAlice"> /u/ComradeAlice </a> <br/> <span><a href="https://www.reddit.com/r/RISCV/comments/1fk4cjk/are_there_riscv_phones/">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1fk4cjk/are_there_riscv_phones/">[comments]</a></span>

## Need resources to study about Issue queues in detail
 - [https://www.reddit.com/r/RISCV/comments/1fk3wvj/need_resources_to_study_about_issue_queues_in](https://www.reddit.com/r/RISCV/comments/1fk3wvj/need_resources_to_study_about_issue_queues_in)
 - RSS feed: https://www.reddit.com/r/RISCV/.rss
 - date published: 2024-09-18T21:16:50+00:00

&#32; submitted by &#32; <a href="https://www.reddit.com/user/PlentyAd9374"> /u/PlentyAd9374 </a> <br/> <span><a href="https://www.reddit.com/r/RISCV/comments/1fk3wvj/need_resources_to_study_about_issue_queues_in/">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1fk3wvj/need_resources_to_study_about_issue_queues_in/">[comments]</a></span>

## adding extensions in rv32imac for zephyr os support
 - [https://www.reddit.com/r/RISCV/comments/1fjmvso/adding_extensions_in_rv32imac_for_zephyr_os](https://www.reddit.com/r/RISCV/comments/1fjmvso/adding_extensions_in_rv32imac_for_zephyr_os)
 - RSS feed: https://www.reddit.com/r/RISCV/.rss
 - date published: 2024-09-18T07:08:57+00:00

<table> <tr><td> <a href="https://www.reddit.com/r/RISCV/comments/1fjmvso/adding_extensions_in_rv32imac_for_zephyr_os/"> <img src="https://b.thumbs.redditmedia.com/dqjV2RdfaisiEJmqmCDgYdh4NB9xb8yhGZV6z9hzqGE.jpg" alt="adding extensions in rv32imac for zephyr os support " title="adding extensions in rv32imac for zephyr os support " /> </a> </td><td> <!-- SC_OFF --><div class="md"><p>I am a undergradute student currently working on my final year project . I have to design the microarchitecture of riscv processor to support zephyr os .I have listed the things that i think would be needed to run zephyr on risc v like machine mode and user mode, interrupt controller and necessary csr&#39;s.I have already made my custom rv32imac core with 5 stage pipelining now i am facing the issues of placing the above mentioned extensions.I dont know where should i place my interrupt controller and csrs. Need some help on this .Here is my core attached below.</p> <p><a href="https://preview.redd.it/lq4b5

## milk-v duo module 01 (5 processors!)
 - [https://www.reddit.com/r/RISCV/comments/1fjlhll/milkv_duo_module_01_5_processors](https://www.reddit.com/r/RISCV/comments/1fjlhll/milkv_duo_module_01_5_processors)
 - RSS feed: https://www.reddit.com/r/RISCV/.rss
 - date published: 2024-09-18T05:32:17+00:00

<!-- SC_OFF --><div class="md"><ul> <li>512MiB SIP DRAM</li> <li>8GB eMMC</li> <li>WI-FI6/BTDM5.4</li> </ul> <p>SG2000:</p> <ul> <li>T-Head XuanTie C906 RV64GCV core running at 1GHz <strong>OR</strong> Arm Cortex-A53 core running at 1GHz</li> <li>T-Head XuanTie C906 RV64GC core running at 700MHz for real-time tasks</li> <li>Intel 8051-compatible microcontroller core for low-power standby</li> <li>a neural processing unit (NPU) coprocessor 0.5 TOPS@INT8 TPU</li> </ul> <p>ref: <a href="https://milkv.io/duo-module-01">https://milkv.io/duo-module-01</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href="https://www.reddit.com/user/m_z_s"> /u/m_z_s </a> <br/> <span><a href="https://www.reddit.com/r/RISCV/comments/1fjlhll/milkv_duo_module_01_5_processors/">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1fjlhll/milkv_duo_module_01_5_processors/">[comments]</a></span>

## Meta AI Acceleration in the Next-Gen Meta MTIA for Recommendation Inference
 - [https://www.reddit.com/r/RISCV/comments/1fjhwrz/meta_ai_acceleration_in_the_nextgen_meta_mtia_for](https://www.reddit.com/r/RISCV/comments/1fjhwrz/meta_ai_acceleration_in_the_nextgen_meta_mtia_for)
 - RSS feed: https://www.reddit.com/r/RISCV/.rss
 - date published: 2024-09-18T02:12:06+00:00

<table> <tr><td> <a href="https://www.reddit.com/r/RISCV/comments/1fjhwrz/meta_ai_acceleration_in_the_nextgen_meta_mtia_for/"> <img src="https://external-preview.redd.it/hxDAxxBobkaxc62wTtbF1iYjrL7-7LortBFToVQ4lrM.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=ae3abb740f040be7cbc3a3a8de044727ef56967b" alt="Meta AI Acceleration in the Next-Gen Meta MTIA for Recommendation Inference" title="Meta AI Acceleration in the Next-Gen Meta MTIA for Recommendation Inference" /> </a> </td><td> &#32; submitted by &#32; <a href="https://www.reddit.com/user/3G6A5W338E"> /u/3G6A5W338E </a> <br/> <span><a href="https://www.servethehome.com/meta-ai-acceleration-in-the-next-gen-meta-mtia-for-recommendation-inference-risc-v/">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1fjhwrz/meta_ai_acceleration_in_the_nextgen_meta_mtia_for/">[comments]</a></span> </td></tr></table>

## Meta showcases the hardware that will power recommendations for Facebook and Instagram — low-cost RISC-V cores and mainstream LPDDR5 memory are at the heart of its MTIA recommendation inference CPU
 - [https://www.reddit.com/r/RISCV/comments/1fjgo98/meta_showcases_the_hardware_that_will_power](https://www.reddit.com/r/RISCV/comments/1fjgo98/meta_showcases_the_hardware_that_will_power)
 - RSS feed: https://www.reddit.com/r/RISCV/.rss
 - date published: 2024-09-18T01:11:14+00:00

<table> <tr><td> <a href="https://www.reddit.com/r/RISCV/comments/1fjgo98/meta_showcases_the_hardware_that_will_power/"> <img src="https://external-preview.redd.it/oWzOkKKJFXqS7HKcbLdt8Vy_Kv7pno4t-2a2g7GKRDA.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=8ca3016df2a99a247a37d5256b41c579760dfa47" alt="Meta showcases the hardware that will power recommendations for Facebook and Instagram — low-cost RISC-V cores and mainstream LPDDR5 memory are at the heart of its MTIA recommendation inference CPU" title="Meta showcases the hardware that will power recommendations for Facebook and Instagram — low-cost RISC-V cores and mainstream LPDDR5 memory are at the heart of its MTIA recommendation inference CPU" /> </a> </td><td> &#32; submitted by &#32; <a href="https://www.reddit.com/user/brucehoult"> /u/brucehoult </a> <br/> <span><a href="https://www.techradar.com/pro/meta-showcases-the-hardware-that-will-power-recommendations-for-facebook-and-instagram-low-cost-risc-v-cores-and-mainstream-lpd

