Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2_dec4/testing2/XPS_ROACH2_base/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_reset_block_inst_wrapper_xst.prj"
Verilog Include Directory          : {"/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2_dec4/testing2/XPS_ROACH2_base/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc6vsx475tff1759-1
Output File Name                   : "../implementation/system_reset_block_inst_wrapper.ngc"

---- Source Options
Top Module Name                    : system_reset_block_inst_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2_dec4/testing2/XPS_ROACH2_base/pcores/reset_block_v1_00_a/hdl/verilog/reset_block.v" into library reset_block_v1_00_a
Parsing module <reset_block>.
Analyzing Verilog file "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2_dec4/testing2/XPS_ROACH2_base/hdl/system_reset_block_inst_wrapper.v" into library work
Parsing module <system_reset_block_inst_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <system_reset_block_inst_wrapper>.

Elaborating module <reset_block(WIDTH=1000)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_reset_block_inst_wrapper>.
    Related source file is "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2_dec4/testing2/XPS_ROACH2_base/hdl/system_reset_block_inst_wrapper.v".
    Summary:
	no macro.
Unit <system_reset_block_inst_wrapper> synthesized.

Synthesizing Unit <reset_block>.
    Related source file is "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2_dec4/testing2/XPS_ROACH2_base/pcores/reset_block_v1_00_a/hdl/verilog/reset_block.v".
        WIDTH = 1000
    Found 1-bit register for signal <op_reset_o>.
    Found 32-bit register for signal <width_counter>.
    Found 32-bit adder for signal <width_counter[31]_GND_2_o_add_3_OUT> created at line 36.
    Found 32-bit comparator greater for signal <width_counter[31]_GND_2_o_LessThan_1_o> created at line 24
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <reset_block> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 2
 1-bit register                                        : 1
 32-bit register                                       : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <reset_block>.
The following registers are absorbed into counter <width_counter>: 1 register on signal <width_counter>.
Unit <reset_block> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system_reset_block_inst_wrapper> ...
WARNING:Xst:1710 - FF/Latch <reset_block_inst/width_counter_31> (without init value) has a constant value of 0 in block <system_reset_block_inst_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reset_block_inst/width_counter_30> (without init value) has a constant value of 0 in block <system_reset_block_inst_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reset_block_inst/width_counter_29> (without init value) has a constant value of 0 in block <system_reset_block_inst_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reset_block_inst/width_counter_28> (without init value) has a constant value of 0 in block <system_reset_block_inst_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reset_block_inst/width_counter_27> (without init value) has a constant value of 0 in block <system_reset_block_inst_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reset_block_inst/width_counter_26> (without init value) has a constant value of 0 in block <system_reset_block_inst_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reset_block_inst/width_counter_25> (without init value) has a constant value of 0 in block <system_reset_block_inst_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reset_block_inst/width_counter_24> (without init value) has a constant value of 0 in block <system_reset_block_inst_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reset_block_inst/width_counter_23> (without init value) has a constant value of 0 in block <system_reset_block_inst_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reset_block_inst/width_counter_22> (without init value) has a constant value of 0 in block <system_reset_block_inst_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reset_block_inst/width_counter_21> (without init value) has a constant value of 0 in block <system_reset_block_inst_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reset_block_inst/width_counter_20> (without init value) has a constant value of 0 in block <system_reset_block_inst_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reset_block_inst/width_counter_19> (without init value) has a constant value of 0 in block <system_reset_block_inst_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reset_block_inst/width_counter_18> (without init value) has a constant value of 0 in block <system_reset_block_inst_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reset_block_inst/width_counter_17> (without init value) has a constant value of 0 in block <system_reset_block_inst_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reset_block_inst/width_counter_16> (without init value) has a constant value of 0 in block <system_reset_block_inst_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reset_block_inst/width_counter_15> (without init value) has a constant value of 0 in block <system_reset_block_inst_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reset_block_inst/width_counter_14> (without init value) has a constant value of 0 in block <system_reset_block_inst_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reset_block_inst/width_counter_13> (without init value) has a constant value of 0 in block <system_reset_block_inst_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reset_block_inst/width_counter_12> (without init value) has a constant value of 0 in block <system_reset_block_inst_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reset_block_inst/width_counter_11> (without init value) has a constant value of 0 in block <system_reset_block_inst_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reset_block_inst/width_counter_10> (without init value) has a constant value of 0 in block <system_reset_block_inst_wrapper>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_reset_block_inst_wrapper, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 11
 Flip-Flops                                            : 11

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_reset_block_inst_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 53
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 1
#      LUT3                        : 10
#      LUT4                        : 11
#      LUT5                        : 1
#      MUXCY                       : 16
#      VCC                         : 1
#      XORCY                       : 10
# FlipFlops/Latches                : 11
#      FDC                         : 10
#      FDP                         : 1

Device utilization summary:
---------------------------

Selected Device : 6vsx475tff1759-1 


Slice Logic Utilization: 
 Number of Slice Registers:              11  out of  595200     0%  
 Number of Slice LUTs:                   25  out of  297600     0%  
    Number used as Logic:                25  out of  297600     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     26
   Number with an unused Flip Flop:      15  out of     26    57%  
   Number with an unused LUT:             1  out of     26     3%  
   Number of fully used LUT-FF pairs:    10  out of     26    38%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   0  out of    840     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)            | Load  |
-----------------------------------+----------------------------------+-------+
clk                                | NONE(reset_block_inst/op_reset_o)| 11    |
-----------------------------------+----------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.188ns (Maximum Frequency: 457.143MHz)
   Minimum input arrival time before clock: 1.470ns
   Maximum output required time after clock: 0.375ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.188ns (frequency: 457.143MHz)
  Total number of paths / destination ports: 186 / 11
-------------------------------------------------------------------------
Delay:               2.188ns (Levels of Logic = 8)
  Source:            reset_block_inst/width_counter_7 (FF)
  Destination:       reset_block_inst/width_counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: reset_block_inst/width_counter_7 to reset_block_inst/width_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.375   0.795  reset_block_inst/width_counter_7 (reset_block_inst/width_counter_7)
     LUT5:I0->O            1   0.068   0.000  reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_lut<0> (reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.290   0.000  reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<0> (reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.020   0.000  reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<1> (reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<2> (reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.020   0.000  reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<3> (reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.020   0.000  reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<4> (reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<4>)
     MUXCY:CI->O          11   0.020   0.483  reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<5> (reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<5>)
     LUT4:I3->O            1   0.068   0.000  reset_block_inst/width_counter_0_rstpot (reset_block_inst/width_counter_0_rstpot)
     FDC:D                     0.011          reset_block_inst/width_counter_0
    ----------------------------------------
    Total                      2.188ns (0.910ns logic, 1.278ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 87 / 22
-------------------------------------------------------------------------
Offset:              1.470ns (Levels of Logic = 12)
  Source:            ip_reset_i (PAD)
  Destination:       reset_block_inst/width_counter_9 (FF)
  Destination Clock: clk rising

  Data Path: ip_reset_i to reset_block_inst/width_counter_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O              1   0.086   0.399  ip_reset_i_inv1_INV_0 (ip_reset_i_inv)
     MUXCY:CI->O           1   0.020   0.000  reset_block_inst/Mcount_width_counter_cy<0> (reset_block_inst/Mcount_width_counter_cy<0>)
     MUXCY:CI->O           1   0.020   0.000  reset_block_inst/Mcount_width_counter_cy<1> (reset_block_inst/Mcount_width_counter_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  reset_block_inst/Mcount_width_counter_cy<2> (reset_block_inst/Mcount_width_counter_cy<2>)
     MUXCY:CI->O           1   0.020   0.000  reset_block_inst/Mcount_width_counter_cy<3> (reset_block_inst/Mcount_width_counter_cy<3>)
     MUXCY:CI->O           1   0.020   0.000  reset_block_inst/Mcount_width_counter_cy<4> (reset_block_inst/Mcount_width_counter_cy<4>)
     MUXCY:CI->O           1   0.020   0.000  reset_block_inst/Mcount_width_counter_cy<5> (reset_block_inst/Mcount_width_counter_cy<5>)
     MUXCY:CI->O           1   0.020   0.000  reset_block_inst/Mcount_width_counter_cy<6> (reset_block_inst/Mcount_width_counter_cy<6>)
     MUXCY:CI->O           1   0.020   0.000  reset_block_inst/Mcount_width_counter_cy<7> (reset_block_inst/Mcount_width_counter_cy<7>)
     MUXCY:CI->O           0   0.020   0.000  reset_block_inst/Mcount_width_counter_cy<8> (reset_block_inst/Mcount_width_counter_cy<8>)
     XORCY:CI->O           1   0.239   0.491  reset_block_inst/Mcount_width_counter_xor<9> (reset_block_inst/Mcount_width_counter9)
     LUT4:I2->O            1   0.068   0.000  reset_block_inst/width_counter_9_rstpot (reset_block_inst/width_counter_9_rstpot)
     FDC:D                     0.011          reset_block_inst/width_counter_9
    ----------------------------------------
    Total                      1.470ns (0.580ns logic, 0.890ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.375ns (Levels of Logic = 0)
  Source:            reset_block_inst/op_reset_o (FF)
  Destination:       op_reset_o (PAD)
  Source Clock:      clk rising

  Data Path: reset_block_inst/op_reset_o to op_reset_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              0   0.375   0.000  reset_block_inst/op_reset_o (reset_block_inst/op_reset_o)
    ----------------------------------------
    Total                      0.375ns (0.375ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.188|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.82 secs
 
--> 


Total memory usage is 410360 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :    1 (   0 filtered)

