Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\User\Documents\Projet_reverb_FPGA\reverbFPGA\reverbFPGA_Qsys.qsys --synthesis=VHDL --output-directory=C:\Users\User\Documents\Projet_reverb_FPGA\reverbFPGA\reverbFPGA_Qsys\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading reverbFPGA/reverbFPGA_Qsys.qsys
Progress: Reading input file
Progress: Adding audio_controller [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio_controller
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module audio_pll_0
Progress: Adding clkSampling [clock_source 23.1]
Progress: Parameterizing module clkSampling
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding dampingValue_PIO [altera_avalon_pio 23.1]
Progress: Parameterizing module dampingValue_PIO
Progress: Adding decayValue_PIO [altera_avalon_pio 23.1]
Progress: Parameterizing module decayValue_PIO
Progress: Adding hps_0 [altera_hps 23.1]
Progress: Parameterizing module hps_0
Progress: Adding mixValue_PIO [altera_avalon_pio 23.1]
Progress: Parameterizing module mixValue_PIO
Progress: Adding paramType_PIO [altera_avalon_pio 23.1]
Progress: Parameterizing module paramType_PIO
Progress: Adding paramValueUpdate_PIO [altera_avalon_pio 23.1]
Progress: Parameterizing module paramValueUpdate_PIO
Progress: Adding preDelayValue_PIO [altera_avalon_pio 23.1]
Progress: Parameterizing module preDelayValue_PIO
Progress: Adding serial_flash_loader [altera_serial_flash_loader 23.1]
Progress: Parameterizing module serial_flash_loader
Progress: Adding st_pipeline_stage_0 [altera_avalon_st_pipeline_stage 23.1]
Progress: Parameterizing module st_pipeline_stage_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: reverbFPGA_Qsys.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: reverbFPGA_Qsys.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: reverbFPGA_Qsys.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: reverbFPGA_Qsys.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: reverbFPGA_Qsys.paramType_PIO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: reverbFPGA_Qsys.paramValueUpdate_PIO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: reverbFPGA_Qsys.: You have exported the interface audio_controller.avalon_left_channel_sink but not its associated reset interface.  Export the driver(s) of audio_controller.reset
Warning: reverbFPGA_Qsys.: You have exported the interface audio_controller.avalon_left_channel_source but not its associated reset interface.  Export audio_controller.reset
Info: reverbFPGA_Qsys: Generating reverbFPGA_Qsys "reverbFPGA_Qsys" for QUARTUS_SYNTH
Error: Cannot find clock for audio_controller.clk. If audio_controller.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller in the generated RTL.
Error: Generation stopped, 14 or more modules remaining
Info: reverbFPGA_Qsys: Done "reverbFPGA_Qsys" with 10 modules, 1 files
Error: qsys-generate failed with exit code 1: 2 Errors, 4 Warnings
Info: Finished: Create HDL design files for synthesis
