INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:27:07 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_addr_4_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 1.027ns (19.853%)  route 4.146ns (80.147%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1984, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X18Y179        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_addr_4_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y179        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq3/handshake_lsq_lsq3_core/ldq_addr_4_q_reg[4]/Q
                         net (fo=9, routed)           0.878     1.640    lsq3/handshake_lsq_lsq3_core/ldq_addr_4_q[4]
    SLICE_X1Y181         LUT6 (Prop_lut6_I3_O)        0.043     1.683 f  lsq3/handshake_lsq_lsq3_core/A_loadEn_INST_0_i_132/O
                         net (fo=1, routed)           0.316     1.999    lsq3/handshake_lsq_lsq3_core/A_loadEn_INST_0_i_132_n_0
    SLICE_X1Y180         LUT4 (Prop_lut4_I2_O)        0.043     2.042 r  lsq3/handshake_lsq_lsq3_core/A_loadEn_INST_0_i_84/O
                         net (fo=4, routed)           0.255     2.297    lsq3/handshake_lsq_lsq3_core/A_loadEn_INST_0_i_84_n_0
    SLICE_X0Y180         LUT4 (Prop_lut4_I1_O)        0.043     2.340 r  lsq3/handshake_lsq_lsq3_core/A_loadEn_INST_0_i_30/O
                         net (fo=5, routed)           0.500     2.840    lsq3/handshake_lsq_lsq3_core/ld_st_conflict_4_2
    SLICE_X1Y172         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     3.082 r  lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.082    lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[31]_i_10_n_0
    SLICE_X1Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.131 r  lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.131    lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[30]_i_8_n_0
    SLICE_X1Y174         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     3.235 f  lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[31]_i_11__0/O[0]
                         net (fo=1, routed)           0.390     3.625    lsq3/handshake_lsq_lsq3_core/TEMP_46_double_out1[12]
    SLICE_X1Y170         LUT3 (Prop_lut3_I2_O)        0.120     3.745 r  lsq3/handshake_lsq_lsq3_core/ldq_data_4_q[31]_i_8__0/O
                         net (fo=33, routed)          0.407     4.152    lsq3/handshake_lsq_lsq3_core/ldq_data_4_q[31]_i_8__0_n_0
    SLICE_X11Y171        LUT6 (Prop_lut6_I2_O)        0.043     4.195 r  lsq3/handshake_lsq_lsq3_core/ldq_issue_4_q_i_6__0/O
                         net (fo=1, routed)           0.351     4.546    lsq3/handshake_lsq_lsq3_core/ldq_issue_4_q_i_6__0_n_0
    SLICE_X10Y171        LUT5 (Prop_lut5_I4_O)        0.043     4.589 r  lsq3/handshake_lsq_lsq3_core/ldq_issue_4_q_i_2__0/O
                         net (fo=2, routed)           0.307     4.895    lsq3/handshake_lsq_lsq3_core/ldq_issue_4_q_i_2__0_n_0
    SLICE_X9Y165         LUT5 (Prop_lut5_I4_O)        0.043     4.938 r  lsq3/handshake_lsq_lsq3_core/ldq_data_4_q[31]_i_1__0/O
                         net (fo=33, routed)          0.743     5.681    lsq3/handshake_lsq_lsq3_core/p_27_in
    SLICE_X5Y148         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=1984, unset)         0.483     6.183    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X5Y148         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[7]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X5Y148         FDRE (Setup_fdre_C_CE)      -0.194     5.953    lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[7]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -5.681    
  -------------------------------------------------------------------
                         slack                                  0.272    




