$date
	Sat Sep 16 22:24:32 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_fsm $end
$var wire 1 ! Y $end
$var reg 1 " X $end
$var reg 1 # clk $end
$var reg 1 $ rst_n $end
$scope module call $end
$var wire 1 " X $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 ! Y $end
$var reg 3 % next_state [2:0] $end
$var reg 3 & state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
1$
1#
0"
0!
$end
#5
b1 %
1"
0$
0#
#10
1!
b1 &
1#
#15
b10 %
0#
0"
#20
0!
b10 &
1#
#25
0#
1"
#30
1#
#35
0#
#40
1#
#45
0#
0"
#50
1#
#55
0#
1$
#60
b0 %
b0 &
1#
#65
0#
0$
#70
1#
#75
b1 %
0#
1"
#80
1!
b1 &
1#
#85
0#
#90
1#
#95
0#
