-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
-- Date        : Thu Nov  7 18:37:41 2024
-- Host        : THX_HP running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_sobel_hls_0_0_sim_netlist.vhdl
-- Design      : design_1_sobel_hls_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xck26-sfvc784-2LV-c
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    ap_done_cache_reg_0 : out STD_LOGIC;
    \icmp_ln55_fu_390_p2__15\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXIS_TREADY_int_regslice : in STD_LOGIC;
    \j_fu_134_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    indvar_flatten13_fu_142_reg : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init is
  signal \^b_v_data_1_state_reg[1]\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_0\ : STD_LOGIC;
  signal \^icmp_ln55_fu_390_p2__15\ : STD_LOGIC;
  signal \j_fu_134[8]_i_6_n_0\ : STD_LOGIC;
  signal \j_fu_134[8]_i_7_n_0\ : STD_LOGIC;
  signal \j_fu_134[8]_i_8_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_2\ : label is "soft_lutpair265";
begin
  \B_V_data_1_state_reg[1]\ <= \^b_v_data_1_state_reg[1]\;
  \icmp_ln55_fu_390_p2__15\ <= \^icmp_ln55_fu_390_p2__15\;
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg,
      I2 => \^b_v_data_1_state_reg[1]\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg,
      I2 => \^b_v_data_1_state_reg[1]\,
      O => ap_done_cache_reg_0
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg,
      I1 => \^b_v_data_1_state_reg[1]\,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FFFFFF"
    )
        port map (
      I0 => M_AXIS_TREADY_int_regslice,
      I1 => Q(1),
      I2 => \j_fu_134_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \^icmp_ln55_fu_390_p2__15\,
      O => \^b_v_data_1_state_reg[1]\
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DDDFFFF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg,
      I3 => E(0),
      I4 => \^b_v_data_1_state_reg[1]\,
      O => \ap_loop_init_int_i_1__1_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\j_fu_134[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080808"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_134_reg[0]\,
      I3 => Q(1),
      I4 => M_AXIS_TREADY_int_regslice,
      O => SR(0)
    );
\j_fu_134[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => indvar_flatten13_fu_142_reg(2),
      I1 => indvar_flatten13_fu_142_reg(1),
      I2 => indvar_flatten13_fu_142_reg(0),
      I3 => \j_fu_134[8]_i_6_n_0\,
      I4 => \j_fu_134[8]_i_7_n_0\,
      I5 => \j_fu_134[8]_i_8_n_0\,
      O => \^icmp_ln55_fu_390_p2__15\
    );
\j_fu_134[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => indvar_flatten13_fu_142_reg(6),
      I1 => indvar_flatten13_fu_142_reg(5),
      I2 => indvar_flatten13_fu_142_reg(4),
      I3 => indvar_flatten13_fu_142_reg(3),
      O => \j_fu_134[8]_i_6_n_0\
    );
\j_fu_134[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => indvar_flatten13_fu_142_reg(10),
      I1 => indvar_flatten13_fu_142_reg(9),
      I2 => indvar_flatten13_fu_142_reg(8),
      I3 => indvar_flatten13_fu_142_reg(7),
      O => \j_fu_134[8]_i_7_n_0\
    );
\j_fu_134[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => indvar_flatten13_fu_142_reg(11),
      I1 => indvar_flatten13_fu_142_reg(12),
      I2 => indvar_flatten13_fu_142_reg(13),
      I3 => indvar_flatten13_fu_142_reg(14),
      I4 => indvar_flatten13_fu_142_reg(15),
      I5 => indvar_flatten13_fu_142_reg(16),
      O => \j_fu_134[8]_i_8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_198 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter12_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_198 : entity is "sobel_hls_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_198;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_198 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \j_fu_202[8]_i_1\ : label is "soft_lutpair1";
begin
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0DDD0000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_loop_exit_ready_pp0_iter12_reg,
      I4 => Q(1),
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter12_reg,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_loop_exit_ready_pp0_iter12_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD5DDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => ap_loop_exit_ready_pp0_iter12_reg,
      O => \ap_loop_init_int_i_1__0_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\j_fu_202[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_block_pp0_stage0_subdone,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_63 is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \y_fu_240_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg : out STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_0 : out STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_1 : out STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_2 : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_fu_4230_p0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_fu_236_reg[0]\ : out STD_LOGIC;
    \x_fu_236_reg[0]_0\ : out STD_LOGIC;
    \x_fu_236_reg[2]\ : out STD_LOGIC;
    \x_fu_236_reg[1]\ : out STD_LOGIC;
    \x_fu_236_reg[3]\ : out STD_LOGIC;
    \x_fu_236_reg[2]_0\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_236_reg[4]\ : out STD_LOGIC;
    \x_fu_236_reg[5]\ : out STD_LOGIC;
    \x_fu_236_reg[6]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \x_fu_236_reg[0]_1\ : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    indvar_flatten6_fu_2440 : out STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_ready : out STD_LOGIC;
    add_ln40_fu_4176_p2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter13_reg : in STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \select_ln40_2_reg_8125_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln40_2_reg_8125_reg[0]_0\ : in STD_LOGIC;
    x_fu_236 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg_reg : in STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    tmp_146_cast_reg_8160_reg_i_1_0 : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    DSP_A_B_DATA_INST_1 : in STD_LOGIC;
    DSP_A_B_DATA_INST_2 : in STD_LOGIC;
    DSP_A_B_DATA_INST_3 : in STD_LOGIC;
    DSP_A_B_DATA_INST_4 : in STD_LOGIC;
    DSP_A_B_DATA_INST_5 : in STD_LOGIC;
    DSP_A_B_DATA_INST_6 : in STD_LOGIC;
    DSP_A_B_DATA_INST_7 : in STD_LOGIC;
    DSP_A_B_DATA_INST_8 : in STD_LOGIC;
    \x_fu_236_reg[1]_0\ : in STD_LOGIC;
    \trunc_ln41_reg_8133_pp0_iter10_reg_reg[2]__0\ : in STD_LOGIC;
    \trunc_ln41_reg_8133_pp0_iter10_reg_reg[3]__0\ : in STD_LOGIC;
    \x_fu_236_reg[5]_0\ : in STD_LOGIC;
    \trunc_ln45_1_reg_8140_pp0_iter10_reg_reg[1]__0\ : in STD_LOGIC;
    \indvar_flatten6_fu_244_reg[0]\ : in STD_LOGIC;
    \indvar_flatten6_fu_244_reg[8]\ : in STD_LOGIC;
    \indvar_flatten6_fu_244_reg[8]_0\ : in STD_LOGIC;
    \indvar_flatten6_fu_244_reg[8]_1\ : in STD_LOGIC;
    \indvar_flatten6_fu_244_reg[8]_2\ : in STD_LOGIC;
    \indvar_flatten6_fu_244_reg[8]_3\ : in STD_LOGIC;
    \indvar_flatten6_fu_244_reg[8]_4\ : in STD_LOGIC;
    \indvar_flatten6_fu_244_reg[8]_5\ : in STD_LOGIC;
    \indvar_flatten6_fu_244_reg[8]_6\ : in STD_LOGIC;
    \indvar_flatten6_fu_244_reg[15]\ : in STD_LOGIC;
    \indvar_flatten6_fu_244_reg[15]_0\ : in STD_LOGIC;
    \indvar_flatten6_fu_244_reg[15]_1\ : in STD_LOGIC;
    \indvar_flatten6_fu_244_reg[15]_2\ : in STD_LOGIC;
    \indvar_flatten6_fu_244_reg[15]_3\ : in STD_LOGIC;
    \indvar_flatten6_fu_244_reg[15]_4\ : in STD_LOGIC;
    \indvar_flatten6_fu_244_reg[15]_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_63 : entity is "sobel_hls_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_63;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_63 is
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_0 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_0 : STD_LOGIC;
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal ap_sig_allocacmp_indvar_flatten6_load : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \indvar_flatten6_fu_244_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal tmp_146_cast_reg_8160_reg_i_10_n_0 : STD_LOGIC;
  signal \x_fu_236[6]_i_3_n_0\ : STD_LOGIC;
  signal \y_fu_240[0]_i_2_n_0\ : STD_LOGIC;
  signal \NLW_indvar_flatten6_fu_244_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_indvar_flatten6_fu_244_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter12_reg_reg_srl12_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_i_1 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \indvar_flatten6_fu_244[15]_i_1\ : label is "soft_lutpair48";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \indvar_flatten6_fu_244_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten6_fu_244_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \select_ln40_2_reg_8125[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of tmp_146_cast_reg_8160_reg_i_6 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \trunc_ln41_reg_8133_pp0_iter9_reg_reg[0]_srl10_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \trunc_ln41_reg_8133_pp0_iter9_reg_reg[1]_srl10_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \trunc_ln41_reg_8133_pp0_iter9_reg_reg[3]_srl10_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[0]_srl10_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[2]_srl10_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[3]_srl10_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \x_fu_236[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \x_fu_236[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \x_fu_236[2]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \x_fu_236[6]_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \x_fu_236[7]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \y_fu_240[0]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \y_fu_240[7]_i_1\ : label is "soft_lutpair47";
begin
  ap_rst_n_0 <= \^ap_rst_n_0\;
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_0\
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0B00"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I1 => ap_done_cache,
      I2 => ap_loop_exit_ready_pp0_iter13_reg,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88A8"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_exit_ready_pp0_iter13_reg,
      I2 => ap_done_cache,
      I3 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      O => D(1)
    );
ap_done_cache_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter13_reg,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I2 => ap_done_cache,
      O => ap_done_cache_i_1_n_0
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_0,
      Q => ap_done_cache,
      R => \^ap_rst_n_0\
    );
ap_loop_exit_ready_pp0_iter12_reg_reg_srl12_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I2 => ap_loop_init_int,
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_ready
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter13_reg,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I3 => ap_loop_init_int,
      O => ap_loop_init_int_i_1_n_0
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_0,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(0),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_1
    );
grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF400F400F400"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I1 => ap_done_cache,
      I2 => ap_loop_exit_ready_pp0_iter13_reg,
      I3 => Q(1),
      I4 => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg_reg,
      I5 => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg,
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg
    );
\indvar_flatten6_fu_244[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \indvar_flatten6_fu_244_reg[0]\,
      I1 => ap_loop_init_int,
      O => add_ln40_fu_4176_p2(0)
    );
\indvar_flatten6_fu_244[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I2 => ap_loop_init_int,
      O => indvar_flatten6_fu_2440
    );
\indvar_flatten6_fu_244[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_244_reg[15]\,
      O => ap_sig_allocacmp_indvar_flatten6_load(9)
    );
\indvar_flatten6_fu_244[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_244_reg[15]_5\,
      O => ap_sig_allocacmp_indvar_flatten6_load(15)
    );
\indvar_flatten6_fu_244[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_244_reg[15]_4\,
      O => ap_sig_allocacmp_indvar_flatten6_load(14)
    );
\indvar_flatten6_fu_244[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_244_reg[15]_3\,
      O => ap_sig_allocacmp_indvar_flatten6_load(13)
    );
\indvar_flatten6_fu_244[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_244_reg[15]_2\,
      O => ap_sig_allocacmp_indvar_flatten6_load(12)
    );
\indvar_flatten6_fu_244[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_244_reg[15]_1\,
      O => ap_sig_allocacmp_indvar_flatten6_load(11)
    );
\indvar_flatten6_fu_244[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_244_reg[15]_0\,
      O => ap_sig_allocacmp_indvar_flatten6_load(10)
    );
\indvar_flatten6_fu_244[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_244_reg[8]\,
      O => ap_sig_allocacmp_indvar_flatten6_load(1)
    );
\indvar_flatten6_fu_244[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_244_reg[0]\,
      O => ap_sig_allocacmp_indvar_flatten6_load(0)
    );
\indvar_flatten6_fu_244[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_244_reg[8]_6\,
      O => ap_sig_allocacmp_indvar_flatten6_load(8)
    );
\indvar_flatten6_fu_244[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_244_reg[8]_5\,
      O => ap_sig_allocacmp_indvar_flatten6_load(7)
    );
\indvar_flatten6_fu_244[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_244_reg[8]_4\,
      O => ap_sig_allocacmp_indvar_flatten6_load(6)
    );
\indvar_flatten6_fu_244[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_244_reg[8]_3\,
      O => ap_sig_allocacmp_indvar_flatten6_load(5)
    );
\indvar_flatten6_fu_244[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_244_reg[8]_2\,
      O => ap_sig_allocacmp_indvar_flatten6_load(4)
    );
\indvar_flatten6_fu_244[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_244_reg[8]_1\,
      O => ap_sig_allocacmp_indvar_flatten6_load(3)
    );
\indvar_flatten6_fu_244[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_244_reg[8]_0\,
      O => ap_sig_allocacmp_indvar_flatten6_load(2)
    );
\indvar_flatten6_fu_244_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \indvar_flatten6_fu_244_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_indvar_flatten6_fu_244_reg[15]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \indvar_flatten6_fu_244_reg[15]_i_2_n_2\,
      CO(4) => \indvar_flatten6_fu_244_reg[15]_i_2_n_3\,
      CO(3) => \indvar_flatten6_fu_244_reg[15]_i_2_n_4\,
      CO(2) => \indvar_flatten6_fu_244_reg[15]_i_2_n_5\,
      CO(1) => \indvar_flatten6_fu_244_reg[15]_i_2_n_6\,
      CO(0) => \indvar_flatten6_fu_244_reg[15]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_indvar_flatten6_fu_244_reg[15]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => add_ln40_fu_4176_p2(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => ap_sig_allocacmp_indvar_flatten6_load(15 downto 9)
    );
\indvar_flatten6_fu_244_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => ap_sig_allocacmp_indvar_flatten6_load(0),
      CI_TOP => '0',
      CO(7) => \indvar_flatten6_fu_244_reg[8]_i_1_n_0\,
      CO(6) => \indvar_flatten6_fu_244_reg[8]_i_1_n_1\,
      CO(5) => \indvar_flatten6_fu_244_reg[8]_i_1_n_2\,
      CO(4) => \indvar_flatten6_fu_244_reg[8]_i_1_n_3\,
      CO(3) => \indvar_flatten6_fu_244_reg[8]_i_1_n_4\,
      CO(2) => \indvar_flatten6_fu_244_reg[8]_i_1_n_5\,
      CO(1) => \indvar_flatten6_fu_244_reg[8]_i_1_n_6\,
      CO(0) => \indvar_flatten6_fu_244_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln40_fu_4176_p2(8 downto 1),
      S(7 downto 0) => ap_sig_allocacmp_indvar_flatten6_load(8 downto 1)
    );
\select_ln40_2_reg_8125[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9AAA9AAA9AAA"
    )
        port map (
      I0 => \select_ln40_2_reg_8125_reg[0]\(0),
      I1 => \select_ln40_2_reg_8125_reg[0]_0\,
      I2 => x_fu_236(7),
      I3 => x_fu_236(6),
      I4 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I5 => ap_loop_init_int,
      O => grp_fu_4230_p0(0)
    );
\select_ln40_2_reg_8125[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I1 => ap_loop_init_int,
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_2
    );
tmp_146_cast_reg_8160_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB000B000B000"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_6,
      I1 => DSP_A_B_DATA_INST_5,
      I2 => \x_fu_236[6]_i_3_n_0\,
      I3 => DSP_A_B_DATA_INST_7,
      I4 => tmp_146_cast_reg_8160_reg_i_10_n_0,
      I5 => DSP_A_B_DATA_INST_8,
      O => A(7)
    );
tmp_146_cast_reg_8160_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808000000"
    )
        port map (
      I0 => tmp_146_cast_reg_8160_reg_i_1_0,
      I1 => \x_fu_236[6]_i_3_n_0\,
      I2 => \select_ln40_2_reg_8125_reg[0]_0\,
      I3 => x_fu_236(7),
      I4 => x_fu_236(6),
      I5 => \select_ln40_2_reg_8125_reg[0]\(0),
      O => tmp_146_cast_reg_8160_reg_i_10_n_0
    );
tmp_146_cast_reg_8160_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CC004C80CC00"
    )
        port map (
      I0 => tmp_146_cast_reg_8160_reg_i_1_0,
      I1 => \x_fu_236[6]_i_3_n_0\,
      I2 => DSP_A_B_DATA_INST_0,
      I3 => DSP_A_B_DATA_INST_5,
      I4 => DSP_A_B_DATA_INST_4,
      I5 => DSP_A_B_DATA_INST_3,
      O => A(6)
    );
tmp_146_cast_reg_8160_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F153F00002A00"
    )
        port map (
      I0 => tmp_146_cast_reg_8160_reg_i_1_0,
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I3 => DSP_A_B_DATA_INST_0,
      I4 => DSP_A_B_DATA_INST_3,
      I5 => DSP_A_B_DATA_INST_4,
      O => A(5)
    );
tmp_146_cast_reg_8160_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CCCCCCC80000000"
    )
        port map (
      I0 => tmp_146_cast_reg_8160_reg_i_1_0,
      I1 => \x_fu_236[6]_i_3_n_0\,
      I2 => DSP_A_B_DATA_INST_0,
      I3 => DSP_A_B_DATA_INST_1,
      I4 => DSP_A_B_DATA_INST,
      I5 => DSP_A_B_DATA_INST_2,
      O => A(4)
    );
tmp_146_cast_reg_8160_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"153F3F3F2A000000"
    )
        port map (
      I0 => tmp_146_cast_reg_8160_reg_i_1_0,
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I3 => DSP_A_B_DATA_INST_0,
      I4 => DSP_A_B_DATA_INST,
      I5 => DSP_A_B_DATA_INST_1,
      O => A(3)
    );
tmp_146_cast_reg_8160_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06660AAA"
    )
        port map (
      I0 => DSP_A_B_DATA_INST,
      I1 => tmp_146_cast_reg_8160_reg_i_1_0,
      I2 => ap_loop_init_int,
      I3 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I4 => DSP_A_B_DATA_INST_0,
      O => A(2)
    );
tmp_146_cast_reg_8160_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66665666FFFFFFFF"
    )
        port map (
      I0 => tmp_146_cast_reg_8160_reg_i_1_0,
      I1 => \select_ln40_2_reg_8125_reg[0]\(0),
      I2 => x_fu_236(6),
      I3 => x_fu_236(7),
      I4 => \select_ln40_2_reg_8125_reg[0]_0\,
      I5 => \x_fu_236[6]_i_3_n_0\,
      O => A(1)
    );
tmp_146_cast_reg_8160_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000008F708F708F7"
    )
        port map (
      I0 => x_fu_236(6),
      I1 => x_fu_236(7),
      I2 => \select_ln40_2_reg_8125_reg[0]_0\,
      I3 => \select_ln40_2_reg_8125_reg[0]\(0),
      I4 => ap_loop_init_int,
      I5 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      O => A(0)
    );
\trunc_ln41_reg_8133_pp0_iter9_reg_reg[0]_srl10_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => x_fu_236(0),
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_236_reg[0]_1\
    );
\trunc_ln41_reg_8133_pp0_iter9_reg_reg[1]_srl10_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DDD0000"
    )
        port map (
      I0 => x_fu_236(0),
      I1 => \x_fu_236_reg[1]_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => x_fu_236(1),
      O => \x_fu_236_reg[0]\
    );
\trunc_ln41_reg_8133_pp0_iter9_reg_reg[2]_srl10_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2A2A002A2A2A"
    )
        port map (
      I0 => x_fu_236(2),
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I3 => x_fu_236(0),
      I4 => x_fu_236(1),
      I5 => \trunc_ln41_reg_8133_pp0_iter10_reg_reg[2]__0\,
      O => \x_fu_236_reg[2]\
    );
\trunc_ln41_reg_8133_pp0_iter9_reg_reg[3]_srl10_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A2A002A"
    )
        port map (
      I0 => x_fu_236(3),
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I3 => x_fu_236(4),
      I4 => \trunc_ln41_reg_8133_pp0_iter10_reg_reg[3]__0\,
      O => \x_fu_236_reg[3]\
    );
\trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[0]_srl10_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A2A002A"
    )
        port map (
      I0 => x_fu_236(4),
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I3 => x_fu_236(3),
      I4 => \trunc_ln41_reg_8133_pp0_iter10_reg_reg[3]__0\,
      O => p_0_in(0)
    );
\trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[1]_srl10_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2A2A002A2A2A"
    )
        port map (
      I0 => x_fu_236(5),
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I3 => x_fu_236(3),
      I4 => x_fu_236(4),
      I5 => \trunc_ln45_1_reg_8140_pp0_iter10_reg_reg[1]__0\,
      O => p_0_in(1)
    );
\trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[2]_srl10_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A2A002A"
    )
        port map (
      I0 => x_fu_236(6),
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I3 => x_fu_236(7),
      I4 => \select_ln40_2_reg_8125_reg[0]_0\,
      O => p_0_in(2)
    );
\trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[3]_srl10_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A2A002A"
    )
        port map (
      I0 => x_fu_236(7),
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I3 => x_fu_236(6),
      I4 => \select_ln40_2_reg_8125_reg[0]_0\,
      O => p_0_in(3)
    );
\x_fu_236[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I2 => x_fu_236(0),
      O => ap_loop_init_int_reg_0
    );
\x_fu_236[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFFF8F8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I2 => x_fu_236(0),
      I3 => \x_fu_236_reg[1]_0\,
      I4 => x_fu_236(1),
      O => ap_loop_init_int_reg_1
    );
\x_fu_236[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07770888"
    )
        port map (
      I0 => x_fu_236(0),
      I1 => x_fu_236(1),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => x_fu_236(2),
      O => \x_fu_236_reg[0]_0\
    );
\x_fu_236[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F00808080"
    )
        port map (
      I0 => x_fu_236(1),
      I1 => x_fu_236(0),
      I2 => x_fu_236(2),
      I3 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => x_fu_236(3),
      O => \x_fu_236_reg[1]\
    );
\x_fu_236[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => x_fu_236(2),
      I1 => x_fu_236(0),
      I2 => x_fu_236(1),
      I3 => x_fu_236(3),
      I4 => \x_fu_236[6]_i_3_n_0\,
      I5 => x_fu_236(4),
      O => \x_fu_236_reg[2]_0\
    );
\x_fu_236[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F700080808"
    )
        port map (
      I0 => x_fu_236(4),
      I1 => x_fu_236(3),
      I2 => \x_fu_236_reg[5]_0\,
      I3 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => x_fu_236(5),
      O => \x_fu_236_reg[4]\
    );
\x_fu_236[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F000000800000"
    )
        port map (
      I0 => x_fu_236(5),
      I1 => x_fu_236(3),
      I2 => x_fu_236(4),
      I3 => \x_fu_236_reg[5]_0\,
      I4 => \x_fu_236[6]_i_3_n_0\,
      I5 => x_fu_236(6),
      O => \x_fu_236_reg[5]\
    );
\x_fu_236[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      O => \x_fu_236[6]_i_3_n_0\
    );
\x_fu_236[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BBB0444"
    )
        port map (
      I0 => \select_ln40_2_reg_8125_reg[0]_0\,
      I1 => x_fu_236(6),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => x_fu_236(7),
      O => \x_fu_236_reg[6]\
    );
\y_fu_240[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAFFFF"
    )
        port map (
      I0 => \select_ln40_2_reg_8125_reg[0]\(0),
      I1 => \select_ln40_2_reg_8125_reg[0]_0\,
      I2 => x_fu_236(7),
      I3 => x_fu_236(6),
      I4 => \y_fu_240[0]_i_2_n_0\,
      O => \y_fu_240_reg[0]\(0)
    );
\y_fu_240[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \y_fu_240[0]_i_2_n_0\
    );
\y_fu_240[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00C8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \y_fu_240[0]_i_2_n_0\,
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_10_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_10_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_1(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_0 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_0 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_0 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_11_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_11_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => frame_2_address0(10 downto 4),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => frame_2_address0(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_1 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_1 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_1 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_12_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_12_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_1(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_10 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_10 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_10 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_20_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_20_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => frame_2_address0(10 downto 4),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => frame_2_address0(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_11 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_11 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_11 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_21_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_21_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => frame_2_address0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_12 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_12 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_12 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_22_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_22_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => frame_2_address0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_13 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_13 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_13 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_23_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_23_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => frame_2_address0(10 downto 4),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => frame_2_address0(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_14 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_14 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_14 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_24_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_24_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_1(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_15 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_15 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_15 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_25_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_25_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_1(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_16 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_16 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_16 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_26_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_26_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => frame_2_address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => frame_2_address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => address0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_17 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_17 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_17 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_27_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_27_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_1(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_18 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_18 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_18 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_28_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_28_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_1(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_19 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_19 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_19 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_29_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_29_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => frame_2_address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => frame_2_address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_1(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_2 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_2 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_2 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_13_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_13_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_1(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_20 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_20 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_20 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_2_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_2_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => frame_2_address0(10 downto 4),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => frame_2_address0(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_21 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_21 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_21 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_30_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_30_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_1(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_22 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_22 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_22 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_31_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_31_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_1(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_23 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_23 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_23 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_32_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_32_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => frame_2_address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => frame_2_address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_1(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_24 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_24 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_24 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_33_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_33_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_1(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_25 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_25 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_25 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_34_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_34_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_1(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_26 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_26 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_26 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_35_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_35_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => frame_2_address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => frame_2_address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_1(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_27 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_27 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_27 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_36_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_36_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_1(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_28 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_28 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_28 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_37_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_37_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_1(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_29 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_29 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_29 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_38_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_38_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => frame_2_address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => frame_2_address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_1(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_3 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_3 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_3 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_14_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_14_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => frame_2_address0(10 downto 4),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => frame_2_address0(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_30 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_30 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_30 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_39_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_39_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_1(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_31 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_31 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_31 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_3_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_3_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => frame_2_address0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_32 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_32 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_32 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_40_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_40_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_1(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_33 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_33 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_33 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_41_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_41_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => frame_2_address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => frame_2_address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_1(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_34 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_34 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_34 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_42_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_42_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_1(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_35 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_35 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_35 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_43_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_43_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_1(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_36 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_36 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_36 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_44_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_44_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => frame_2_address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => frame_2_address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_1(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_37 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_37 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_37 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_45_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_45_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_1(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_38 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_38 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_38 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_46_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_46_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_1(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_39 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_39 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_39 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_47_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_47_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => frame_2_address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => frame_2_address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_1(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_4 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_4 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_4 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_15_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_15_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => frame_2_address0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_40 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_40 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_40 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_4_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_4_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => frame_2_address0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_41 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_41 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_41 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_5_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_5_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => frame_2_address0(10 downto 4),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => frame_2_address0(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_42 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_42 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_42 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_6_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_6_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => frame_2_address0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_43 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_43 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_43 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_7_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_7_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => frame_2_address0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_44 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_44 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_44 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_8_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_8_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => frame_2_address0(10 downto 4),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => frame_2_address0(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_45 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_45 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_45 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_9_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_9_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => frame_2_address0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_46 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_46 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_46 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => frame_2_address0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_5 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_5 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_5 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_16_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_16_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => frame_2_address0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_6 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_6 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_6 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_17_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_17_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => frame_2_address0(10 downto 4),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => frame_2_address0(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_7 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_7 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_7 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_18_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_18_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => frame_2_address0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_8 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_8 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_8 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_19_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_19_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => frame_2_address0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_9 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : in STD_LOGIC;
    ce2 : in STD_LOGIC;
    frame_2_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram1_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_9 : entity is "sobel_hls_frame_RAM_1WNR_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_9 is
  signal NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram0_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram0_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram0_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram0_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram0_reg_bram_0 : label is "inst/frame_1_U/ram0_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram0_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram0_reg_bram_0 : label is 1375;
  attribute ram_offset : integer;
  attribute ram_offset of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram0_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram0_reg_bram_0 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram1_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram1_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram1_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram1_reg_bram_0 : label is 11008;
  attribute RTL_RAM_NAME of ram1_reg_bram_0 : label is "inst/frame_1_U/ram1_reg_bram_0";
  attribute RTL_RAM_TYPE of ram1_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_addr_end of ram1_reg_bram_0 : label is 1375;
  attribute ram_offset of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_begin of ram1_reg_bram_0 : label is 0;
  attribute ram_slice_end of ram1_reg_bram_0 : label is 7;
begin
ram0_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => address1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => ce1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram1_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 7) => address0(6 downto 0),
      ADDRARDADDR(6 downto 3) => frame_2_address0(3 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 7) => address2(6 downto 0),
      ADDRBWRADDR(6 downto 3) => ram1_reg_bram_0_0(3 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => d0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q2(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ce0,
      WEA(0) => ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_8ns_10ns_17_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 6 downto 0 );
    address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    frame_2_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    trunc_ln40_reg_8167 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_143_fu_4725_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram0_reg_bram_0 : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_8ns_10ns_17_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_8ns_10ns_17_1_1 is
  signal \^p\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram0_reg_bram_0_i_21 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_21__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of ram0_reg_bram_0_i_22 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_22__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of ram0_reg_bram_0_i_23 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_23__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of ram0_reg_bram_0_i_24 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_24__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of ram0_reg_bram_0_i_25 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_25__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of ram0_reg_bram_0_i_26 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_26__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of ram0_reg_bram_0_i_27 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_27__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_2__29\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_2__30\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_3__43\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_3__44\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_3__45\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_4__43\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_4__44\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_5__43\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_5__44\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_5__45\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_6__43\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_6__44\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_6__45\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_7__44\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_7__45\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_7__46\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_8__44\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_8__45\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_8__46\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__46\ : label is "soft_lutpair60";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  P(6 downto 0) <= \^p\(6 downto 0);
ram0_reg_bram_0_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => tmp_143_fu_4725_p3(6),
      I2 => \^p\(6),
      I3 => trunc_ln40_reg_8167(1),
      I4 => ram0_reg_bram_0(6),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0(10)
    );
\ram0_reg_bram_0_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACF0AC0"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(6),
      I1 => \^p\(6),
      I2 => trunc_ln40_reg_8167(1),
      I3 => trunc_ln40_reg_8167(0),
      I4 => ram0_reg_bram_0(6),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0(10)
    );
ram0_reg_bram_0_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => tmp_143_fu_4725_p3(5),
      I2 => \^p\(5),
      I3 => trunc_ln40_reg_8167(1),
      I4 => ram0_reg_bram_0(5),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0(9)
    );
\ram0_reg_bram_0_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACF0AC0"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(5),
      I1 => \^p\(5),
      I2 => trunc_ln40_reg_8167(1),
      I3 => trunc_ln40_reg_8167(0),
      I4 => ram0_reg_bram_0(5),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0(9)
    );
ram0_reg_bram_0_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => tmp_143_fu_4725_p3(4),
      I2 => \^p\(4),
      I3 => trunc_ln40_reg_8167(1),
      I4 => ram0_reg_bram_0(4),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0(8)
    );
\ram0_reg_bram_0_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACF0AC0"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(4),
      I1 => \^p\(4),
      I2 => trunc_ln40_reg_8167(1),
      I3 => trunc_ln40_reg_8167(0),
      I4 => ram0_reg_bram_0(4),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0(8)
    );
ram0_reg_bram_0_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => tmp_143_fu_4725_p3(3),
      I2 => \^p\(3),
      I3 => trunc_ln40_reg_8167(1),
      I4 => ram0_reg_bram_0(3),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0(7)
    );
\ram0_reg_bram_0_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACF0AC0"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \^p\(3),
      I2 => trunc_ln40_reg_8167(1),
      I3 => trunc_ln40_reg_8167(0),
      I4 => ram0_reg_bram_0(3),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0(7)
    );
ram0_reg_bram_0_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => tmp_143_fu_4725_p3(2),
      I2 => \^p\(2),
      I3 => trunc_ln40_reg_8167(1),
      I4 => ram0_reg_bram_0(2),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0(6)
    );
\ram0_reg_bram_0_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACF0AC0"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \^p\(2),
      I2 => trunc_ln40_reg_8167(1),
      I3 => trunc_ln40_reg_8167(0),
      I4 => ram0_reg_bram_0(2),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0(6)
    );
ram0_reg_bram_0_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => tmp_143_fu_4725_p3(1),
      I2 => \^p\(1),
      I3 => trunc_ln40_reg_8167(1),
      I4 => ram0_reg_bram_0(1),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0(5)
    );
\ram0_reg_bram_0_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACF0AC0"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \^p\(1),
      I2 => trunc_ln40_reg_8167(1),
      I3 => trunc_ln40_reg_8167(0),
      I4 => ram0_reg_bram_0(1),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0(5)
    );
ram0_reg_bram_0_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => tmp_143_fu_4725_p3(0),
      I2 => \^p\(0),
      I3 => trunc_ln40_reg_8167(1),
      I4 => ram0_reg_bram_0(0),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0(4)
    );
\ram0_reg_bram_0_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACF0AC0"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \^p\(0),
      I2 => trunc_ln40_reg_8167(1),
      I3 => trunc_ln40_reg_8167(0),
      I4 => ram0_reg_bram_0(0),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0(4)
    );
\ram0_reg_bram_0_i_2__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0(10),
      I1 => Q(0),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(6),
      O => address0(6)
    );
\ram0_reg_bram_0_i_2__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0(10),
      I1 => Q(0),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(6),
      O => frame_2_address0(6)
    );
ram0_reg_bram_0_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFC0A0C"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(6),
      I1 => \^p\(6),
      I2 => trunc_ln40_reg_8167(0),
      I3 => trunc_ln40_reg_8167(1),
      I4 => ram0_reg_bram_0(6),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(10)
    );
\ram0_reg_bram_0_i_32__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFC0A0C"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(5),
      I1 => \^p\(5),
      I2 => trunc_ln40_reg_8167(0),
      I3 => trunc_ln40_reg_8167(1),
      I4 => ram0_reg_bram_0(5),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(9)
    );
ram0_reg_bram_0_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFC0A0C"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(4),
      I1 => \^p\(4),
      I2 => trunc_ln40_reg_8167(0),
      I3 => trunc_ln40_reg_8167(1),
      I4 => ram0_reg_bram_0(4),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(8)
    );
ram0_reg_bram_0_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFC0A0C"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \^p\(3),
      I2 => trunc_ln40_reg_8167(0),
      I3 => trunc_ln40_reg_8167(1),
      I4 => ram0_reg_bram_0(3),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(7)
    );
ram0_reg_bram_0_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFC0A0C"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \^p\(2),
      I2 => trunc_ln40_reg_8167(0),
      I3 => trunc_ln40_reg_8167(1),
      I4 => ram0_reg_bram_0(2),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(6)
    );
ram0_reg_bram_0_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFC0A0C"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \^p\(1),
      I2 => trunc_ln40_reg_8167(0),
      I3 => trunc_ln40_reg_8167(1),
      I4 => ram0_reg_bram_0(1),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(5)
    );
ram0_reg_bram_0_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFC0A0C"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \^p\(0),
      I2 => trunc_ln40_reg_8167(0),
      I3 => trunc_ln40_reg_8167(1),
      I4 => ram0_reg_bram_0(0),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(4)
    );
\ram0_reg_bram_0_i_3__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0(9),
      I1 => Q(0),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(5),
      O => address0(5)
    );
\ram0_reg_bram_0_i_3__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0(9),
      I1 => Q(0),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(5),
      O => frame_2_address0(5)
    );
\ram0_reg_bram_0_i_3__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(10),
      I1 => Q(0),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(6),
      O => \ap_CS_fsm_reg[4]\(6)
    );
\ram0_reg_bram_0_i_4__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0(8),
      I1 => Q(0),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(4),
      O => address0(4)
    );
\ram0_reg_bram_0_i_4__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0(8),
      I1 => Q(0),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(4),
      O => frame_2_address0(4)
    );
\ram0_reg_bram_0_i_4__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(9),
      I1 => Q(0),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(5),
      O => \ap_CS_fsm_reg[4]\(5)
    );
\ram0_reg_bram_0_i_5__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0(7),
      I1 => Q(0),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(3),
      O => address0(3)
    );
\ram0_reg_bram_0_i_5__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0(7),
      I1 => Q(0),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(3),
      O => frame_2_address0(3)
    );
\ram0_reg_bram_0_i_5__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(8),
      I1 => Q(0),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(4),
      O => \ap_CS_fsm_reg[4]\(4)
    );
\ram0_reg_bram_0_i_6__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0(6),
      I1 => Q(0),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(2),
      O => address0(2)
    );
\ram0_reg_bram_0_i_6__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0(6),
      I1 => Q(0),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(2),
      O => frame_2_address0(2)
    );
\ram0_reg_bram_0_i_6__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(7),
      I1 => Q(0),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(3),
      O => \ap_CS_fsm_reg[4]\(3)
    );
\ram0_reg_bram_0_i_7__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0(5),
      I1 => Q(0),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(1),
      O => address0(1)
    );
\ram0_reg_bram_0_i_7__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0(5),
      I1 => Q(0),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(1),
      O => frame_2_address0(1)
    );
\ram0_reg_bram_0_i_7__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(6),
      I1 => Q(0),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(2),
      O => \ap_CS_fsm_reg[4]\(2)
    );
\ram0_reg_bram_0_i_8__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0(4),
      I1 => Q(0),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(0),
      O => address0(0)
    );
\ram0_reg_bram_0_i_8__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0(4),
      I1 => Q(0),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(0),
      O => frame_2_address0(0)
    );
\ram0_reg_bram_0_i_8__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(5),
      I1 => Q(0),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(1),
      O => \ap_CS_fsm_reg[4]\(1)
    );
\ram0_reg_bram_0_i_9__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(4),
      I1 => Q(0),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(0),
      O => \ap_CS_fsm_reg[4]\(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => D(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000101010110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_tmp_product_P_UNCONNECTED(47 downto 19),
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16 downto 10) => \^p\(6 downto 0),
      P(9) => tmp_product_n_96,
      P(8) => tmp_product_n_97,
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_8ns_10ns_17_1_1_64 is
  port (
    P : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    address1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    address2 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    tmp_143_fu_4725_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    trunc_ln40_reg_8167 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram0_reg_bram_0 : in STD_LOGIC;
    ram0_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram0_reg_bram_0_1 : in STD_LOGIC;
    frame_47_address112_out : in STD_LOGIC;
    ram0_reg_bram_0_2 : in STD_LOGIC;
    ram0_reg_bram_0_3 : in STD_LOGIC;
    frame_46_address114_out : in STD_LOGIC;
    ram0_reg_bram_0_4 : in STD_LOGIC;
    ram0_reg_bram_0_5 : in STD_LOGIC;
    frame_44_address1120_out : in STD_LOGIC;
    ram0_reg_bram_0_6 : in STD_LOGIC;
    ram0_reg_bram_0_7 : in STD_LOGIC;
    frame_43_address1122_out : in STD_LOGIC;
    ram0_reg_bram_0_8 : in STD_LOGIC;
    ram0_reg_bram_0_9 : in STD_LOGIC;
    frame_41_address1138_out : in STD_LOGIC;
    ram0_reg_bram_0_10 : in STD_LOGIC;
    ram0_reg_bram_0_11 : in STD_LOGIC;
    frame_40_address1140_out : in STD_LOGIC;
    ram0_reg_bram_0_12 : in STD_LOGIC;
    ram0_reg_bram_0_13 : in STD_LOGIC;
    frame_38_address1156_out : in STD_LOGIC;
    ram0_reg_bram_0_14 : in STD_LOGIC;
    ram0_reg_bram_0_15 : in STD_LOGIC;
    frame_37_address1158_out : in STD_LOGIC;
    ram0_reg_bram_0_16 : in STD_LOGIC;
    ram0_reg_bram_0_17 : in STD_LOGIC;
    frame_35_address1174_out : in STD_LOGIC;
    ram0_reg_bram_0_18 : in STD_LOGIC;
    ram0_reg_bram_0_19 : in STD_LOGIC;
    frame_34_address1176_out : in STD_LOGIC;
    ram0_reg_bram_0_20 : in STD_LOGIC;
    ram0_reg_bram_0_21 : in STD_LOGIC;
    frame_32_address1192_out : in STD_LOGIC;
    ram0_reg_bram_0_22 : in STD_LOGIC;
    ram0_reg_bram_0_23 : in STD_LOGIC;
    frame_31_address1194_out : in STD_LOGIC;
    ram0_reg_bram_0_24 : in STD_LOGIC;
    ram0_reg_bram_0_25 : in STD_LOGIC;
    frame_29_address11110_out : in STD_LOGIC;
    ram0_reg_bram_0_26 : in STD_LOGIC;
    ram0_reg_bram_0_27 : in STD_LOGIC;
    frame_28_address11112_out : in STD_LOGIC;
    ram0_reg_bram_0_28 : in STD_LOGIC;
    ram0_reg_bram_0_29 : in STD_LOGIC;
    frame_26_address11128_out : in STD_LOGIC;
    ram0_reg_bram_0_30 : in STD_LOGIC;
    ram0_reg_bram_0_31 : in STD_LOGIC;
    frame_25_address11130_out : in STD_LOGIC;
    ram0_reg_bram_0_32 : in STD_LOGIC;
    ram0_reg_bram_0_33 : in STD_LOGIC;
    frame_23_address11146_out : in STD_LOGIC;
    ram0_reg_bram_0_34 : in STD_LOGIC;
    ram0_reg_bram_0_35 : in STD_LOGIC;
    frame_22_address11148_out : in STD_LOGIC;
    ram0_reg_bram_0_36 : in STD_LOGIC;
    ram0_reg_bram_0_37 : in STD_LOGIC;
    frame_20_address11164_out : in STD_LOGIC;
    ram0_reg_bram_0_38 : in STD_LOGIC;
    ram0_reg_bram_0_39 : in STD_LOGIC;
    frame_19_address11166_out : in STD_LOGIC;
    ram0_reg_bram_0_40 : in STD_LOGIC;
    ram0_reg_bram_0_41 : in STD_LOGIC;
    frame_17_address11182_out : in STD_LOGIC;
    ram0_reg_bram_0_42 : in STD_LOGIC;
    ram0_reg_bram_0_43 : in STD_LOGIC;
    frame_16_address11184_out : in STD_LOGIC;
    ram0_reg_bram_0_44 : in STD_LOGIC;
    ram0_reg_bram_0_45 : in STD_LOGIC;
    frame_14_address11200_out : in STD_LOGIC;
    ram0_reg_bram_0_46 : in STD_LOGIC;
    ram0_reg_bram_0_47 : in STD_LOGIC;
    frame_13_address11202_out : in STD_LOGIC;
    ram0_reg_bram_0_48 : in STD_LOGIC;
    ram0_reg_bram_0_49 : in STD_LOGIC;
    frame_11_address11216_out : in STD_LOGIC;
    ram0_reg_bram_0_50 : in STD_LOGIC;
    ram0_reg_bram_0_51 : in STD_LOGIC;
    frame_10_address11218_out : in STD_LOGIC;
    ram0_reg_bram_0_52 : in STD_LOGIC;
    ram0_reg_bram_0_53 : in STD_LOGIC;
    frame_8_address11233_out : in STD_LOGIC;
    ram0_reg_bram_0_54 : in STD_LOGIC;
    ram0_reg_bram_0_55 : in STD_LOGIC;
    frame_7_address11235_out : in STD_LOGIC;
    ram0_reg_bram_0_56 : in STD_LOGIC;
    ram0_reg_bram_0_57 : in STD_LOGIC;
    frame_5_address11251_out : in STD_LOGIC;
    ram0_reg_bram_0_58 : in STD_LOGIC;
    ram0_reg_bram_0_59 : in STD_LOGIC;
    frame_4_address11253_out : in STD_LOGIC;
    ram0_reg_bram_0_60 : in STD_LOGIC;
    ram0_reg_bram_0_61 : in STD_LOGIC;
    frame_2_address11269_out : in STD_LOGIC;
    ram0_reg_bram_0_62 : in STD_LOGIC;
    ram0_reg_bram_0_63 : in STD_LOGIC;
    frame_1_address11271_out : in STD_LOGIC;
    ram0_reg_bram_0_64 : in STD_LOGIC;
    ram0_reg_bram_0_65 : in STD_LOGIC;
    frame_9_address11226_out : in STD_LOGIC;
    ram0_reg_bram_0_66 : in STD_LOGIC;
    ram0_reg_bram_0_67 : in STD_LOGIC;
    frame_6_address11243_out : in STD_LOGIC;
    ram0_reg_bram_0_68 : in STD_LOGIC;
    ram0_reg_bram_0_69 : in STD_LOGIC;
    frame_3_address11261_out : in STD_LOGIC;
    ram0_reg_bram_0_70 : in STD_LOGIC;
    ram0_reg_bram_0_71 : in STD_LOGIC;
    frame_address11279_out : in STD_LOGIC;
    ram0_reg_bram_0_72 : in STD_LOGIC;
    ram0_reg_bram_0_73 : in STD_LOGIC;
    frame_12_address11210_out : in STD_LOGIC;
    ram0_reg_bram_0_74 : in STD_LOGIC;
    ram0_reg_bram_0_75 : in STD_LOGIC;
    frame_24_address11138_out : in STD_LOGIC;
    ram0_reg_bram_0_76 : in STD_LOGIC;
    ram0_reg_bram_0_77 : in STD_LOGIC;
    frame_45_address1112_out : in STD_LOGIC;
    ram0_reg_bram_0_78 : in STD_LOGIC;
    ram0_reg_bram_0_79 : in STD_LOGIC;
    frame_42_address1130_out : in STD_LOGIC;
    ram0_reg_bram_0_80 : in STD_LOGIC;
    ram0_reg_bram_0_81 : in STD_LOGIC;
    frame_39_address1148_out : in STD_LOGIC;
    ram0_reg_bram_0_82 : in STD_LOGIC;
    ram0_reg_bram_0_83 : in STD_LOGIC;
    frame_36_address1166_out : in STD_LOGIC;
    ram0_reg_bram_0_84 : in STD_LOGIC;
    ram0_reg_bram_0_85 : in STD_LOGIC;
    frame_33_address1184_out : in STD_LOGIC;
    ram0_reg_bram_0_86 : in STD_LOGIC;
    ram0_reg_bram_0_87 : in STD_LOGIC;
    frame_30_address11102_out : in STD_LOGIC;
    ram0_reg_bram_0_88 : in STD_LOGIC;
    ram0_reg_bram_0_89 : in STD_LOGIC;
    frame_27_address11120_out : in STD_LOGIC;
    ram0_reg_bram_0_90 : in STD_LOGIC;
    ram0_reg_bram_0_91 : in STD_LOGIC;
    frame_21_address11156_out : in STD_LOGIC;
    ram0_reg_bram_0_92 : in STD_LOGIC;
    ram0_reg_bram_0_93 : in STD_LOGIC;
    frame_18_address11174_out : in STD_LOGIC;
    ram0_reg_bram_0_94 : in STD_LOGIC;
    ram0_reg_bram_0_95 : in STD_LOGIC;
    frame_15_address11192_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_8ns_10ns_17_1_1_64 : entity is "sobel_hls_mul_8ns_10ns_17_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_8ns_10ns_17_1_1_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_8ns_10ns_17_1_1_64 is
  signal \^p\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_product_i_1_n_0 : STD_LOGIC;
  signal tmp_product_i_2_n_0 : STD_LOGIC;
  signal tmp_product_i_3_n_0 : STD_LOGIC;
  signal tmp_product_i_4_n_0 : STD_LOGIC;
  signal tmp_product_i_5_n_0 : STD_LOGIC;
  signal tmp_product_i_6_n_0 : STD_LOGIC;
  signal tmp_product_i_7_n_0 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram1_reg_bram_0_i_2 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_2__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of ram1_reg_bram_0_i_3 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_3__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of ram1_reg_bram_0_i_4 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_4__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of ram1_reg_bram_0_i_5 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_5__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of ram1_reg_bram_0_i_6 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_6__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of ram1_reg_bram_0_i_7 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_7__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of ram1_reg_bram_0_i_8 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_8__0\ : label is "soft_lutpair70";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM of tmp_product_i_1 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of tmp_product_i_2 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of tmp_product_i_4 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of tmp_product_i_5 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of tmp_product_i_6 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of tmp_product_i_7 : label is "soft_lutpair77";
begin
  P(6 downto 0) <= \^p\(6 downto 0);
\ram0_reg_bram_0_i_10__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_60,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_61,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_2_address11269_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29\(5)
    );
\ram0_reg_bram_0_i_10__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_62,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_63,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_1_address11271_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30\(5)
    );
\ram0_reg_bram_0_i_10__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_74,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_75,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_24_address11138_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36\(3)
    );
\ram0_reg_bram_0_i_11__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_60,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_61,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_2_address11269_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29\(4)
    );
\ram0_reg_bram_0_i_11__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_62,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_63,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_1_address11271_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30\(4)
    );
\ram0_reg_bram_0_i_11__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_74,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_75,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_24_address11138_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36\(2)
    );
\ram0_reg_bram_0_i_12__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_60,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_61,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_2_address11269_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29\(3)
    );
\ram0_reg_bram_0_i_12__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_62,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_63,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_1_address11271_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30\(3)
    );
\ram0_reg_bram_0_i_12__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_74,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_75,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_24_address11138_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36\(1)
    );
ram0_reg_bram_0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_60,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_61,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_2_address11269_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29\(2)
    );
\ram0_reg_bram_0_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_62,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_63,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_1_address11271_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30\(2)
    );
\ram0_reg_bram_0_i_13__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_74,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_75,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_24_address11138_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36\(0)
    );
\ram0_reg_bram_0_i_14__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_60,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_61,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_2_address11269_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29\(1)
    );
\ram0_reg_bram_0_i_14__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_62,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_63,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_1_address11271_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30\(1)
    );
\ram0_reg_bram_0_i_14__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_70,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_71,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_address11279_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34\(6)
    );
\ram0_reg_bram_0_i_15__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_60,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_61,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_2_address11269_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29\(0)
    );
\ram0_reg_bram_0_i_15__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_62,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_63,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_1_address11271_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30\(0)
    );
\ram0_reg_bram_0_i_15__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_70,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_71,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_address11279_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34\(5)
    );
\ram0_reg_bram_0_i_16__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_70,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_71,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_address11279_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34\(4)
    );
\ram0_reg_bram_0_i_17__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_70,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_71,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_address11279_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34\(3)
    );
\ram0_reg_bram_0_i_18__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_70,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_71,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_address11279_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34\(2)
    );
\ram0_reg_bram_0_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_70,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_71,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_address11279_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34\(1)
    );
ram0_reg_bram_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_1,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_47_address112_out,
      O => address1(6)
    );
ram0_reg_bram_0_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_70,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_71,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_address11279_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34\(0)
    );
\ram0_reg_bram_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_2,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_3,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_46_address114_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0\(6)
    );
\ram0_reg_bram_0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_4,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_5,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_44_address1120_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1\(6)
    );
\ram0_reg_bram_0_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_22,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_23,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_31_address1194_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10\(6)
    );
\ram0_reg_bram_0_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_24,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_25,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_29_address11110_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11\(6)
    );
\ram0_reg_bram_0_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_26,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_27,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_28_address11112_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12\(6)
    );
\ram0_reg_bram_0_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_28,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_29,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_26_address11128_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13\(6)
    );
\ram0_reg_bram_0_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_30,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_31,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_25_address11130_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14\(6)
    );
\ram0_reg_bram_0_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_32,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_33,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_23_address11146_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15\(6)
    );
\ram0_reg_bram_0_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_34,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_35,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_22_address11148_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16\(6)
    );
\ram0_reg_bram_0_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_36,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_37,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_20_address11164_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17\(6)
    );
\ram0_reg_bram_0_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_38,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_39,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_19_address11166_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18\(6)
    );
\ram0_reg_bram_0_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_40,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_41,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_17_address11182_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19\(6)
    );
\ram0_reg_bram_0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_6,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_7,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_43_address1122_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2\(6)
    );
\ram0_reg_bram_0_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_42,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_43,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_16_address11184_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20\(6)
    );
\ram0_reg_bram_0_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_44,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_45,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_14_address11200_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21\(6)
    );
\ram0_reg_bram_0_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_46,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_47,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_13_address11202_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22\(6)
    );
\ram0_reg_bram_0_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_48,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_49,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_11_address11216_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23\(6)
    );
\ram0_reg_bram_0_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_50,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_51,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_10_address11218_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24\(6)
    );
\ram0_reg_bram_0_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_52,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_53,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_8_address11233_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25\(6)
    );
\ram0_reg_bram_0_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_54,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_55,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_7_address11235_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26\(6)
    );
\ram0_reg_bram_0_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_56,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_57,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_5_address11251_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27\(6)
    );
\ram0_reg_bram_0_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_58,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_59,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_4_address11253_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28\(6)
    );
\ram0_reg_bram_0_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_8,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_9,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_41_address1138_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3\(6)
    );
\ram0_reg_bram_0_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_10,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_11,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_40_address1140_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4\(6)
    );
\ram0_reg_bram_0_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_12,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_13,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_38_address1156_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5\(6)
    );
\ram0_reg_bram_0_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_14,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_15,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_37_address1158_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6\(6)
    );
\ram0_reg_bram_0_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_16,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_17,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_35_address1174_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7\(6)
    );
\ram0_reg_bram_0_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_18,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_19,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_34_address1176_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8\(6)
    );
\ram0_reg_bram_0_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_20,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_21,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_32_address1192_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9\(6)
    );
ram0_reg_bram_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_1,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_47_address112_out,
      O => address1(5)
    );
\ram0_reg_bram_0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_2,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_3,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_46_address114_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0\(5)
    );
\ram0_reg_bram_0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_4,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_5,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_44_address1120_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1\(5)
    );
\ram0_reg_bram_0_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_22,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_23,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_31_address1194_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10\(5)
    );
\ram0_reg_bram_0_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_24,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_25,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_29_address11110_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11\(5)
    );
\ram0_reg_bram_0_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_26,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_27,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_28_address11112_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12\(5)
    );
\ram0_reg_bram_0_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_28,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_29,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_26_address11128_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13\(5)
    );
\ram0_reg_bram_0_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_30,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_31,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_25_address11130_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14\(5)
    );
\ram0_reg_bram_0_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_32,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_33,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_23_address11146_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15\(5)
    );
\ram0_reg_bram_0_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_34,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_35,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_22_address11148_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16\(5)
    );
\ram0_reg_bram_0_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_36,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_37,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_20_address11164_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17\(5)
    );
\ram0_reg_bram_0_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_38,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_39,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_19_address11166_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18\(5)
    );
\ram0_reg_bram_0_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_40,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_41,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_17_address11182_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19\(5)
    );
\ram0_reg_bram_0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_6,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_7,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_43_address1122_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2\(5)
    );
\ram0_reg_bram_0_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_42,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_43,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_16_address11184_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20\(5)
    );
\ram0_reg_bram_0_i_3__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_44,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_45,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_14_address11200_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21\(5)
    );
\ram0_reg_bram_0_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_46,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_47,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_13_address11202_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22\(5)
    );
\ram0_reg_bram_0_i_3__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_48,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_49,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_11_address11216_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23\(5)
    );
\ram0_reg_bram_0_i_3__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_50,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_51,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_10_address11218_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24\(5)
    );
\ram0_reg_bram_0_i_3__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_52,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_53,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_8_address11233_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25\(5)
    );
\ram0_reg_bram_0_i_3__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_54,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_55,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_7_address11235_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26\(5)
    );
\ram0_reg_bram_0_i_3__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_56,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_57,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_5_address11251_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27\(5)
    );
\ram0_reg_bram_0_i_3__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_58,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_59,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_4_address11253_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28\(5)
    );
\ram0_reg_bram_0_i_3__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_64,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_65,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_9_address11226_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31\(6)
    );
\ram0_reg_bram_0_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_8,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_9,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_41_address1138_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3\(5)
    );
\ram0_reg_bram_0_i_3__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_66,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_67,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_6_address11243_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32\(6)
    );
\ram0_reg_bram_0_i_3__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_68,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_69,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_3_address11261_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33\(6)
    );
\ram0_reg_bram_0_i_3__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_72,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_73,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_12_address11210_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35\(6)
    );
\ram0_reg_bram_0_i_3__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_76,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_77,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_45_address1112_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38\(6)
    );
\ram0_reg_bram_0_i_3__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_78,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_79,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_42_address1130_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39\(6)
    );
\ram0_reg_bram_0_i_3__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_80,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_81,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_39_address1148_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40\(6)
    );
\ram0_reg_bram_0_i_3__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_82,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_83,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_36_address1166_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41\(6)
    );
\ram0_reg_bram_0_i_3__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_84,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_85,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_33_address1184_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42\(6)
    );
\ram0_reg_bram_0_i_3__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_86,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_87,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_30_address11102_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43\(6)
    );
\ram0_reg_bram_0_i_3__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_88,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_89,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_27_address11120_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44\(6)
    );
\ram0_reg_bram_0_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_10,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_11,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_40_address1140_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4\(5)
    );
\ram0_reg_bram_0_i_3__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_90,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_91,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_21_address11156_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45\(6)
    );
\ram0_reg_bram_0_i_3__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_92,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_93,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_18_address11174_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46\(6)
    );
\ram0_reg_bram_0_i_3__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_94,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_95,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_15_address11192_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47\(6)
    );
\ram0_reg_bram_0_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_12,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_13,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_38_address1156_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5\(5)
    );
\ram0_reg_bram_0_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_14,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_15,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_37_address1158_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6\(5)
    );
\ram0_reg_bram_0_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_16,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_17,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_35_address1174_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7\(5)
    );
\ram0_reg_bram_0_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_18,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_19,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_34_address1176_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8\(5)
    );
\ram0_reg_bram_0_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_20,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_21,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_32_address1192_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9\(5)
    );
ram0_reg_bram_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_1,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_47_address112_out,
      O => address1(4)
    );
\ram0_reg_bram_0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_2,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_3,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_46_address114_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0\(4)
    );
\ram0_reg_bram_0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_4,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_5,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_44_address1120_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1\(4)
    );
\ram0_reg_bram_0_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_22,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_23,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_31_address1194_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10\(4)
    );
\ram0_reg_bram_0_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_24,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_25,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_29_address11110_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11\(4)
    );
\ram0_reg_bram_0_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_26,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_27,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_28_address11112_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12\(4)
    );
\ram0_reg_bram_0_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_28,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_29,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_26_address11128_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13\(4)
    );
\ram0_reg_bram_0_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_30,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_31,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_25_address11130_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14\(4)
    );
\ram0_reg_bram_0_i_4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_32,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_33,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_23_address11146_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15\(4)
    );
\ram0_reg_bram_0_i_4__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_34,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_35,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_22_address11148_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16\(4)
    );
\ram0_reg_bram_0_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_36,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_37,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_20_address11164_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17\(4)
    );
\ram0_reg_bram_0_i_4__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_38,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_39,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_19_address11166_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18\(4)
    );
\ram0_reg_bram_0_i_4__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_40,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_41,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_17_address11182_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19\(4)
    );
\ram0_reg_bram_0_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_6,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_7,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_43_address1122_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2\(4)
    );
\ram0_reg_bram_0_i_4__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_42,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_43,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_16_address11184_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20\(4)
    );
\ram0_reg_bram_0_i_4__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_44,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_45,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_14_address11200_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21\(4)
    );
\ram0_reg_bram_0_i_4__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_46,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_47,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_13_address11202_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22\(4)
    );
\ram0_reg_bram_0_i_4__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_48,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_49,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_11_address11216_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23\(4)
    );
\ram0_reg_bram_0_i_4__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_50,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_51,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_10_address11218_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24\(4)
    );
\ram0_reg_bram_0_i_4__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_52,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_53,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_8_address11233_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25\(4)
    );
\ram0_reg_bram_0_i_4__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_54,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_55,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_7_address11235_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26\(4)
    );
\ram0_reg_bram_0_i_4__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_56,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_57,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_5_address11251_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27\(4)
    );
\ram0_reg_bram_0_i_4__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_58,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_59,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_4_address11253_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28\(4)
    );
\ram0_reg_bram_0_i_4__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_64,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_65,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_9_address11226_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31\(5)
    );
\ram0_reg_bram_0_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_8,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_9,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_41_address1138_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3\(4)
    );
\ram0_reg_bram_0_i_4__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_66,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_67,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_6_address11243_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32\(5)
    );
\ram0_reg_bram_0_i_4__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_68,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_69,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_3_address11261_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33\(5)
    );
\ram0_reg_bram_0_i_4__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_72,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_73,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_12_address11210_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35\(5)
    );
\ram0_reg_bram_0_i_4__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_76,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_77,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_45_address1112_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38\(5)
    );
\ram0_reg_bram_0_i_4__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_78,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_79,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_42_address1130_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39\(5)
    );
\ram0_reg_bram_0_i_4__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_80,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_81,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_39_address1148_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40\(5)
    );
\ram0_reg_bram_0_i_4__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_82,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_83,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_36_address1166_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41\(5)
    );
\ram0_reg_bram_0_i_4__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_84,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_85,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_33_address1184_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42\(5)
    );
\ram0_reg_bram_0_i_4__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_86,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_87,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_30_address11102_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43\(5)
    );
\ram0_reg_bram_0_i_4__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_88,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_89,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_27_address11120_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44\(5)
    );
\ram0_reg_bram_0_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_10,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_11,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_40_address1140_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4\(4)
    );
\ram0_reg_bram_0_i_4__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_90,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_91,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_21_address11156_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45\(5)
    );
\ram0_reg_bram_0_i_4__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_92,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_93,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_18_address11174_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46\(5)
    );
\ram0_reg_bram_0_i_4__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_94,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_95,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_15_address11192_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47\(5)
    );
\ram0_reg_bram_0_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_12,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_13,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_38_address1156_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5\(4)
    );
\ram0_reg_bram_0_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_14,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_15,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_37_address1158_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6\(4)
    );
\ram0_reg_bram_0_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_16,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_17,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_35_address1174_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7\(4)
    );
\ram0_reg_bram_0_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_18,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_19,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_34_address1176_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8\(4)
    );
\ram0_reg_bram_0_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_20,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_21,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_32_address1192_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9\(4)
    );
ram0_reg_bram_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_1,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_47_address112_out,
      O => address1(3)
    );
\ram0_reg_bram_0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_2,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_3,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_46_address114_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0\(3)
    );
\ram0_reg_bram_0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_4,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_5,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_44_address1120_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1\(3)
    );
\ram0_reg_bram_0_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_22,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_23,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_31_address1194_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10\(3)
    );
\ram0_reg_bram_0_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_24,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_25,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_29_address11110_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11\(3)
    );
\ram0_reg_bram_0_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_26,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_27,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_28_address11112_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12\(3)
    );
\ram0_reg_bram_0_i_5__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_28,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_29,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_26_address11128_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13\(3)
    );
\ram0_reg_bram_0_i_5__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_30,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_31,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_25_address11130_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14\(3)
    );
\ram0_reg_bram_0_i_5__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_32,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_33,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_23_address11146_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15\(3)
    );
\ram0_reg_bram_0_i_5__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_34,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_35,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_22_address11148_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16\(3)
    );
\ram0_reg_bram_0_i_5__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_36,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_37,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_20_address11164_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17\(3)
    );
\ram0_reg_bram_0_i_5__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_38,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_39,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_19_address11166_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18\(3)
    );
\ram0_reg_bram_0_i_5__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_40,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_41,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_17_address11182_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19\(3)
    );
\ram0_reg_bram_0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_6,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_7,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_43_address1122_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2\(3)
    );
\ram0_reg_bram_0_i_5__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_42,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_43,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_16_address11184_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20\(3)
    );
\ram0_reg_bram_0_i_5__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_44,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_45,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_14_address11200_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21\(3)
    );
\ram0_reg_bram_0_i_5__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_46,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_47,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_13_address11202_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22\(3)
    );
\ram0_reg_bram_0_i_5__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_48,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_49,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_11_address11216_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23\(3)
    );
\ram0_reg_bram_0_i_5__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_50,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_51,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_10_address11218_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24\(3)
    );
\ram0_reg_bram_0_i_5__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_52,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_53,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_8_address11233_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25\(3)
    );
\ram0_reg_bram_0_i_5__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_54,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_55,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_7_address11235_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26\(3)
    );
\ram0_reg_bram_0_i_5__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_56,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_57,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_5_address11251_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27\(3)
    );
\ram0_reg_bram_0_i_5__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_58,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_59,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_4_address11253_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28\(3)
    );
\ram0_reg_bram_0_i_5__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_64,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_65,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_9_address11226_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31\(4)
    );
\ram0_reg_bram_0_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_8,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_9,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_41_address1138_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3\(3)
    );
\ram0_reg_bram_0_i_5__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_66,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_67,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_6_address11243_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32\(4)
    );
\ram0_reg_bram_0_i_5__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_68,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_69,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_3_address11261_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33\(4)
    );
\ram0_reg_bram_0_i_5__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_72,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_73,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_12_address11210_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35\(4)
    );
\ram0_reg_bram_0_i_5__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_76,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_77,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_45_address1112_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38\(4)
    );
\ram0_reg_bram_0_i_5__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_78,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_79,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_42_address1130_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39\(4)
    );
\ram0_reg_bram_0_i_5__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_80,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_81,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_39_address1148_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40\(4)
    );
\ram0_reg_bram_0_i_5__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_82,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_83,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_36_address1166_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41\(4)
    );
\ram0_reg_bram_0_i_5__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_84,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_85,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_33_address1184_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42\(4)
    );
\ram0_reg_bram_0_i_5__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_86,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_87,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_30_address11102_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43\(4)
    );
\ram0_reg_bram_0_i_5__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_88,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_89,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_27_address11120_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44\(4)
    );
\ram0_reg_bram_0_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_10,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_11,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_40_address1140_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4\(3)
    );
\ram0_reg_bram_0_i_5__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_90,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_91,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_21_address11156_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45\(4)
    );
\ram0_reg_bram_0_i_5__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_92,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_93,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_18_address11174_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46\(4)
    );
\ram0_reg_bram_0_i_5__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_94,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_95,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_15_address11192_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47\(4)
    );
\ram0_reg_bram_0_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_12,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_13,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_38_address1156_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5\(3)
    );
\ram0_reg_bram_0_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_14,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_15,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_37_address1158_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6\(3)
    );
\ram0_reg_bram_0_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_16,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_17,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_35_address1174_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7\(3)
    );
\ram0_reg_bram_0_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_18,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_19,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_34_address1176_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8\(3)
    );
\ram0_reg_bram_0_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_20,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_21,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_32_address1192_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9\(3)
    );
ram0_reg_bram_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_1,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_47_address112_out,
      O => address1(2)
    );
\ram0_reg_bram_0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_2,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_3,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_46_address114_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0\(2)
    );
\ram0_reg_bram_0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_4,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_5,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_44_address1120_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1\(2)
    );
\ram0_reg_bram_0_i_6__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_22,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_23,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_31_address1194_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10\(2)
    );
\ram0_reg_bram_0_i_6__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_24,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_25,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_29_address11110_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11\(2)
    );
\ram0_reg_bram_0_i_6__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_26,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_27,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_28_address11112_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12\(2)
    );
\ram0_reg_bram_0_i_6__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_28,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_29,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_26_address11128_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13\(2)
    );
\ram0_reg_bram_0_i_6__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_30,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_31,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_25_address11130_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14\(2)
    );
\ram0_reg_bram_0_i_6__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_32,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_33,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_23_address11146_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15\(2)
    );
\ram0_reg_bram_0_i_6__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_34,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_35,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_22_address11148_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16\(2)
    );
\ram0_reg_bram_0_i_6__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_36,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_37,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_20_address11164_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17\(2)
    );
\ram0_reg_bram_0_i_6__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_38,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_39,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_19_address11166_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18\(2)
    );
\ram0_reg_bram_0_i_6__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_40,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_41,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_17_address11182_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19\(2)
    );
\ram0_reg_bram_0_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_6,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_7,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_43_address1122_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2\(2)
    );
\ram0_reg_bram_0_i_6__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_42,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_43,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_16_address11184_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20\(2)
    );
\ram0_reg_bram_0_i_6__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_44,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_45,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_14_address11200_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21\(2)
    );
\ram0_reg_bram_0_i_6__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_46,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_47,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_13_address11202_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22\(2)
    );
\ram0_reg_bram_0_i_6__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_48,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_49,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_11_address11216_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23\(2)
    );
\ram0_reg_bram_0_i_6__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_50,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_51,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_10_address11218_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24\(2)
    );
\ram0_reg_bram_0_i_6__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_52,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_53,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_8_address11233_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25\(2)
    );
\ram0_reg_bram_0_i_6__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_54,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_55,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_7_address11235_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26\(2)
    );
\ram0_reg_bram_0_i_6__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_56,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_57,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_5_address11251_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27\(2)
    );
\ram0_reg_bram_0_i_6__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_58,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_59,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_4_address11253_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28\(2)
    );
\ram0_reg_bram_0_i_6__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_64,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_65,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_9_address11226_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31\(3)
    );
\ram0_reg_bram_0_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_8,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_9,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_41_address1138_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3\(2)
    );
\ram0_reg_bram_0_i_6__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_66,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_67,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_6_address11243_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32\(3)
    );
\ram0_reg_bram_0_i_6__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_68,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_69,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_3_address11261_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33\(3)
    );
\ram0_reg_bram_0_i_6__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_72,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_73,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_12_address11210_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35\(3)
    );
\ram0_reg_bram_0_i_6__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_76,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_77,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_45_address1112_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38\(3)
    );
\ram0_reg_bram_0_i_6__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_78,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_79,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_42_address1130_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39\(3)
    );
\ram0_reg_bram_0_i_6__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_80,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_81,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_39_address1148_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40\(3)
    );
\ram0_reg_bram_0_i_6__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_82,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_83,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_36_address1166_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41\(3)
    );
\ram0_reg_bram_0_i_6__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_84,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_85,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_33_address1184_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42\(3)
    );
\ram0_reg_bram_0_i_6__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_86,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_87,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_30_address11102_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43\(3)
    );
\ram0_reg_bram_0_i_6__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_88,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_89,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_27_address11120_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44\(3)
    );
\ram0_reg_bram_0_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_10,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_11,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_40_address1140_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4\(2)
    );
\ram0_reg_bram_0_i_6__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_90,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_91,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_21_address11156_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45\(3)
    );
\ram0_reg_bram_0_i_6__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_92,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_93,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_18_address11174_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46\(3)
    );
\ram0_reg_bram_0_i_6__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_94,
      I1 => \^p\(3),
      I2 => ram0_reg_bram_0_0(3),
      I3 => ram0_reg_bram_0_95,
      I4 => tmp_143_fu_4725_p3(3),
      I5 => frame_15_address11192_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47\(3)
    );
\ram0_reg_bram_0_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_12,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_13,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_38_address1156_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5\(2)
    );
\ram0_reg_bram_0_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_14,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_15,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_37_address1158_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6\(2)
    );
\ram0_reg_bram_0_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_16,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_17,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_35_address1174_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7\(2)
    );
\ram0_reg_bram_0_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_18,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_19,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_34_address1176_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8\(2)
    );
\ram0_reg_bram_0_i_6__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_20,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_21,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_32_address1192_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9\(2)
    );
ram0_reg_bram_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_1,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_47_address112_out,
      O => address1(1)
    );
\ram0_reg_bram_0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_2,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_3,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_46_address114_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0\(1)
    );
\ram0_reg_bram_0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_4,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_5,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_44_address1120_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1\(1)
    );
\ram0_reg_bram_0_i_7__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_22,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_23,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_31_address1194_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10\(1)
    );
\ram0_reg_bram_0_i_7__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_24,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_25,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_29_address11110_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11\(1)
    );
\ram0_reg_bram_0_i_7__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_26,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_27,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_28_address11112_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12\(1)
    );
\ram0_reg_bram_0_i_7__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_28,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_29,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_26_address11128_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13\(1)
    );
\ram0_reg_bram_0_i_7__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_30,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_31,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_25_address11130_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14\(1)
    );
\ram0_reg_bram_0_i_7__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_32,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_33,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_23_address11146_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15\(1)
    );
\ram0_reg_bram_0_i_7__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_34,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_35,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_22_address11148_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16\(1)
    );
\ram0_reg_bram_0_i_7__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_36,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_37,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_20_address11164_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17\(1)
    );
\ram0_reg_bram_0_i_7__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_38,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_39,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_19_address11166_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18\(1)
    );
\ram0_reg_bram_0_i_7__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_40,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_41,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_17_address11182_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19\(1)
    );
\ram0_reg_bram_0_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_6,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_7,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_43_address1122_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2\(1)
    );
\ram0_reg_bram_0_i_7__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_42,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_43,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_16_address11184_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20\(1)
    );
\ram0_reg_bram_0_i_7__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_44,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_45,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_14_address11200_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21\(1)
    );
\ram0_reg_bram_0_i_7__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_46,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_47,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_13_address11202_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22\(1)
    );
\ram0_reg_bram_0_i_7__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_48,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_49,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_11_address11216_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23\(1)
    );
\ram0_reg_bram_0_i_7__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_50,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_51,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_10_address11218_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24\(1)
    );
\ram0_reg_bram_0_i_7__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_52,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_53,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_8_address11233_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25\(1)
    );
\ram0_reg_bram_0_i_7__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_54,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_55,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_7_address11235_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26\(1)
    );
\ram0_reg_bram_0_i_7__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_56,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_57,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_5_address11251_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27\(1)
    );
\ram0_reg_bram_0_i_7__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_58,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_59,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_4_address11253_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28\(1)
    );
\ram0_reg_bram_0_i_7__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_64,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_65,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_9_address11226_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31\(2)
    );
\ram0_reg_bram_0_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_8,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_9,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_41_address1138_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3\(1)
    );
\ram0_reg_bram_0_i_7__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_66,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_67,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_6_address11243_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32\(2)
    );
\ram0_reg_bram_0_i_7__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_68,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_69,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_3_address11261_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33\(2)
    );
\ram0_reg_bram_0_i_7__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_72,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_73,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_12_address11210_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35\(2)
    );
\ram0_reg_bram_0_i_7__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_74,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_75,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_24_address11138_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36\(6)
    );
\ram0_reg_bram_0_i_7__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_76,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_77,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_45_address1112_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38\(2)
    );
\ram0_reg_bram_0_i_7__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_78,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_79,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_42_address1130_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39\(2)
    );
\ram0_reg_bram_0_i_7__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_80,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_81,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_39_address1148_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40\(2)
    );
\ram0_reg_bram_0_i_7__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_82,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_83,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_36_address1166_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41\(2)
    );
\ram0_reg_bram_0_i_7__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_84,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_85,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_33_address1184_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42\(2)
    );
\ram0_reg_bram_0_i_7__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_86,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_87,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_30_address11102_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43\(2)
    );
\ram0_reg_bram_0_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_10,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_11,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_40_address1140_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4\(1)
    );
\ram0_reg_bram_0_i_7__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_88,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_89,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_27_address11120_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44\(2)
    );
\ram0_reg_bram_0_i_7__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_90,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_91,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_21_address11156_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45\(2)
    );
\ram0_reg_bram_0_i_7__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_92,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_93,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_18_address11174_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46\(2)
    );
\ram0_reg_bram_0_i_7__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_94,
      I1 => \^p\(2),
      I2 => ram0_reg_bram_0_0(2),
      I3 => ram0_reg_bram_0_95,
      I4 => tmp_143_fu_4725_p3(2),
      I5 => frame_15_address11192_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47\(2)
    );
\ram0_reg_bram_0_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_12,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_13,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_38_address1156_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5\(1)
    );
\ram0_reg_bram_0_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_14,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_15,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_37_address1158_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6\(1)
    );
\ram0_reg_bram_0_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_16,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_17,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_35_address1174_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7\(1)
    );
\ram0_reg_bram_0_i_7__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_18,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_19,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_34_address1176_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8\(1)
    );
\ram0_reg_bram_0_i_7__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_20,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_21,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_32_address1192_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9\(1)
    );
ram0_reg_bram_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_1,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_47_address112_out,
      O => address1(0)
    );
\ram0_reg_bram_0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_2,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_3,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_46_address114_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0\(0)
    );
\ram0_reg_bram_0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_4,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_5,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_44_address1120_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1\(0)
    );
\ram0_reg_bram_0_i_8__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_22,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_23,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_31_address1194_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10\(0)
    );
\ram0_reg_bram_0_i_8__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_24,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_25,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_29_address11110_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11\(0)
    );
\ram0_reg_bram_0_i_8__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_26,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_27,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_28_address11112_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12\(0)
    );
\ram0_reg_bram_0_i_8__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_28,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_29,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_26_address11128_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13\(0)
    );
\ram0_reg_bram_0_i_8__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_30,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_31,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_25_address11130_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14\(0)
    );
\ram0_reg_bram_0_i_8__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_32,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_33,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_23_address11146_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15\(0)
    );
\ram0_reg_bram_0_i_8__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_34,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_35,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_22_address11148_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16\(0)
    );
\ram0_reg_bram_0_i_8__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_36,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_37,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_20_address11164_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17\(0)
    );
\ram0_reg_bram_0_i_8__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_38,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_39,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_19_address11166_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18\(0)
    );
\ram0_reg_bram_0_i_8__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_40,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_41,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_17_address11182_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19\(0)
    );
\ram0_reg_bram_0_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_6,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_7,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_43_address1122_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2\(0)
    );
\ram0_reg_bram_0_i_8__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_42,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_43,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_16_address11184_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20\(0)
    );
\ram0_reg_bram_0_i_8__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_44,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_45,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_14_address11200_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21\(0)
    );
\ram0_reg_bram_0_i_8__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_46,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_47,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_13_address11202_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22\(0)
    );
\ram0_reg_bram_0_i_8__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_48,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_49,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_11_address11216_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23\(0)
    );
\ram0_reg_bram_0_i_8__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_50,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_51,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_10_address11218_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24\(0)
    );
\ram0_reg_bram_0_i_8__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_52,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_53,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_8_address11233_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25\(0)
    );
\ram0_reg_bram_0_i_8__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_54,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_55,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_7_address11235_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26\(0)
    );
\ram0_reg_bram_0_i_8__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_56,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_57,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_5_address11251_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27\(0)
    );
\ram0_reg_bram_0_i_8__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_58,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_59,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_4_address11253_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28\(0)
    );
\ram0_reg_bram_0_i_8__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_64,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_65,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_9_address11226_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31\(1)
    );
\ram0_reg_bram_0_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_8,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_9,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_41_address1138_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3\(0)
    );
\ram0_reg_bram_0_i_8__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_66,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_67,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_6_address11243_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32\(1)
    );
\ram0_reg_bram_0_i_8__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_68,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_69,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_3_address11261_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33\(1)
    );
\ram0_reg_bram_0_i_8__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_72,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_73,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_12_address11210_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35\(1)
    );
\ram0_reg_bram_0_i_8__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_74,
      I1 => \^p\(5),
      I2 => ram0_reg_bram_0_0(5),
      I3 => ram0_reg_bram_0_75,
      I4 => tmp_143_fu_4725_p3(5),
      I5 => frame_24_address11138_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36\(5)
    );
\ram0_reg_bram_0_i_8__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_76,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_77,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_45_address1112_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38\(1)
    );
\ram0_reg_bram_0_i_8__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_78,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_79,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_42_address1130_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39\(1)
    );
\ram0_reg_bram_0_i_8__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_80,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_81,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_39_address1148_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40\(1)
    );
\ram0_reg_bram_0_i_8__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_82,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_83,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_36_address1166_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41\(1)
    );
\ram0_reg_bram_0_i_8__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_84,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_85,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_33_address1184_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42\(1)
    );
\ram0_reg_bram_0_i_8__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_86,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_87,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_30_address11102_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43\(1)
    );
\ram0_reg_bram_0_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_10,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_11,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_40_address1140_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4\(0)
    );
\ram0_reg_bram_0_i_8__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_88,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_89,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_27_address11120_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44\(1)
    );
\ram0_reg_bram_0_i_8__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_90,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_91,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_21_address11156_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45\(1)
    );
\ram0_reg_bram_0_i_8__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_92,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_93,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_18_address11174_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46\(1)
    );
\ram0_reg_bram_0_i_8__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_94,
      I1 => \^p\(1),
      I2 => ram0_reg_bram_0_0(1),
      I3 => ram0_reg_bram_0_95,
      I4 => tmp_143_fu_4725_p3(1),
      I5 => frame_15_address11192_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47\(1)
    );
\ram0_reg_bram_0_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_12,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_13,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_38_address1156_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5\(0)
    );
\ram0_reg_bram_0_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_14,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_15,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_37_address1158_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6\(0)
    );
\ram0_reg_bram_0_i_8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_16,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_17,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_35_address1174_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7\(0)
    );
\ram0_reg_bram_0_i_8__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_18,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_19,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_34_address1176_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8\(0)
    );
\ram0_reg_bram_0_i_8__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_20,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_21,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_32_address1192_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9\(0)
    );
\ram0_reg_bram_0_i_9__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_60,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_61,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_2_address11269_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29\(6)
    );
\ram0_reg_bram_0_i_9__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_62,
      I1 => \^p\(6),
      I2 => ram0_reg_bram_0_0(6),
      I3 => ram0_reg_bram_0_63,
      I4 => tmp_143_fu_4725_p3(6),
      I5 => frame_1_address11271_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30\(6)
    );
\ram0_reg_bram_0_i_9__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_64,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_65,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_9_address11226_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31\(0)
    );
\ram0_reg_bram_0_i_9__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_66,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_67,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_6_address11243_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32\(0)
    );
\ram0_reg_bram_0_i_9__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_68,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_69,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_3_address11261_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33\(0)
    );
\ram0_reg_bram_0_i_9__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_72,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_73,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_12_address11210_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35\(0)
    );
\ram0_reg_bram_0_i_9__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_74,
      I1 => \^p\(4),
      I2 => ram0_reg_bram_0_0(4),
      I3 => ram0_reg_bram_0_75,
      I4 => tmp_143_fu_4725_p3(4),
      I5 => frame_24_address11138_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36\(4)
    );
\ram0_reg_bram_0_i_9__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_76,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_77,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_45_address1112_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38\(0)
    );
\ram0_reg_bram_0_i_9__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_78,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_79,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_42_address1130_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39\(0)
    );
\ram0_reg_bram_0_i_9__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_80,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_81,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_39_address1148_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40\(0)
    );
\ram0_reg_bram_0_i_9__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_82,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_83,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_36_address1166_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41\(0)
    );
\ram0_reg_bram_0_i_9__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_84,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_85,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_33_address1184_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42\(0)
    );
\ram0_reg_bram_0_i_9__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_86,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_87,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_30_address11102_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43\(0)
    );
\ram0_reg_bram_0_i_9__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_88,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_89,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_27_address11120_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44\(0)
    );
\ram0_reg_bram_0_i_9__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_90,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_91,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_21_address11156_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45\(0)
    );
\ram0_reg_bram_0_i_9__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_92,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_93,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_18_address11174_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46\(0)
    );
\ram0_reg_bram_0_i_9__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram0_reg_bram_0_94,
      I1 => \^p\(0),
      I2 => ram0_reg_bram_0_0(0),
      I3 => ram0_reg_bram_0_95,
      I4 => tmp_143_fu_4725_p3(0),
      I5 => frame_15_address11192_out,
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47\(0)
    );
ram1_reg_bram_0_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln40_reg_8167(0),
      I3 => \^p\(2),
      O => address2(2)
    );
ram1_reg_bram_0_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln40_reg_8167(0),
      I3 => \^p\(1),
      O => address2(1)
    );
ram1_reg_bram_0_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln40_reg_8167(0),
      I3 => \^p\(0),
      O => address2(0)
    );
ram1_reg_bram_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(6),
      I1 => trunc_ln40_reg_8167(0),
      I2 => trunc_ln40_reg_8167(1),
      I3 => \^p\(6),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0\(6)
    );
\ram1_reg_bram_0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(6),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln40_reg_8167(0),
      I3 => \^p\(6),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37\(6)
    );
ram1_reg_bram_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(5),
      I1 => trunc_ln40_reg_8167(0),
      I2 => trunc_ln40_reg_8167(1),
      I3 => \^p\(5),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0\(5)
    );
\ram1_reg_bram_0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(5),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln40_reg_8167(0),
      I3 => \^p\(5),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37\(5)
    );
ram1_reg_bram_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(4),
      I1 => trunc_ln40_reg_8167(0),
      I2 => trunc_ln40_reg_8167(1),
      I3 => \^p\(4),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0\(4)
    );
\ram1_reg_bram_0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(4),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln40_reg_8167(0),
      I3 => \^p\(4),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37\(4)
    );
ram1_reg_bram_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => trunc_ln40_reg_8167(0),
      I2 => trunc_ln40_reg_8167(1),
      I3 => \^p\(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0\(3)
    );
\ram1_reg_bram_0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln40_reg_8167(0),
      I3 => \^p\(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37\(3)
    );
ram1_reg_bram_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => trunc_ln40_reg_8167(0),
      I2 => trunc_ln40_reg_8167(1),
      I3 => \^p\(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0\(2)
    );
\ram1_reg_bram_0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln40_reg_8167(0),
      I3 => \^p\(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37\(2)
    );
\ram1_reg_bram_0_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(6),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln40_reg_8167(0),
      I3 => \^p\(6),
      O => address2(6)
    );
ram1_reg_bram_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => trunc_ln40_reg_8167(0),
      I2 => trunc_ln40_reg_8167(1),
      I3 => \^p\(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0\(1)
    );
\ram1_reg_bram_0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln40_reg_8167(0),
      I3 => \^p\(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37\(1)
    );
\ram1_reg_bram_0_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(5),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln40_reg_8167(0),
      I3 => \^p\(5),
      O => address2(5)
    );
ram1_reg_bram_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => trunc_ln40_reg_8167(0),
      I2 => trunc_ln40_reg_8167(1),
      I3 => \^p\(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0\(0)
    );
\ram1_reg_bram_0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln40_reg_8167(0),
      I3 => \^p\(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37\(0)
    );
\ram1_reg_bram_0_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(4),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln40_reg_8167(0),
      I3 => \^p\(4),
      O => address2(4)
    );
ram1_reg_bram_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln40_reg_8167(0),
      I3 => \^p\(3),
      O => address2(3)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => tmp_product_i_1_n_0,
      A(6) => tmp_product_i_2_n_0,
      A(5) => tmp_product_i_3_n_0,
      A(4) => tmp_product_i_4_n_0,
      A(3) => tmp_product_i_5_n_0,
      A(2) => tmp_product_i_6_n_0,
      A(1) => tmp_product_i_7_n_0,
      A(0) => A(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000101010110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_tmp_product_P_UNCONNECTED(47 downto 19),
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16 downto 10) => \^p\(6 downto 0),
      P(9) => tmp_product_n_96,
      P(8) => tmp_product_n_97,
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
tmp_product_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => Q(6),
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(7),
      O => tmp_product_i_1_n_0
    );
tmp_product_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST,
      I1 => Q(6),
      O => tmp_product_i_2_n_0
    );
tmp_product_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(5),
      O => tmp_product_i_3_n_0
    );
tmp_product_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(4),
      O => tmp_product_i_4_n_0
    );
tmp_product_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      O => tmp_product_i_5_n_0
    );
tmp_product_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => tmp_product_i_6_n_0
    );
tmp_product_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => tmp_product_i_7_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    output_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W is
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/output_10_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 8),
      DOUTADOUT(7 downto 0) => ram_reg_bram_0_0(7 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => output_ce0,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_0_1(0),
      WEA(2) => ram_reg_bram_0_1(0),
      WEA(1) => ram_reg_bram_0_1(0),
      WEA(0) => ram_reg_bram_0_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_47 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    output_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_47 : entity is "sobel_hls_output_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_47 is
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/output_11_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 8),
      DOUTADOUT(7 downto 0) => ram_reg_bram_0_0(7 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => output_ce0,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_0_1(0),
      WEA(2) => ram_reg_bram_0_1(0),
      WEA(1) => ram_reg_bram_0_1(0),
      WEA(0) => ram_reg_bram_0_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_48 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    output_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_48 : entity is "sobel_hls_output_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_48 is
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/output_12_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 8),
      DOUTADOUT(7 downto 0) => ram_reg_bram_0_0(7 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => output_ce0,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_0_1(0),
      WEA(2) => ram_reg_bram_0_1(0),
      WEA(1) => ram_reg_bram_0_1(0),
      WEA(0) => ram_reg_bram_0_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_49 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    output_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_49 : entity is "sobel_hls_output_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_49 is
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/output_13_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 8),
      DOUTADOUT(7 downto 0) => ram_reg_bram_0_0(7 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => output_ce0,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_0_1(0),
      WEA(2) => ram_reg_bram_0_1(0),
      WEA(1) => ram_reg_bram_0_1(0),
      WEA(0) => ram_reg_bram_0_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_50 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    output_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_50 : entity is "sobel_hls_output_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_50 is
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/output_14_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 8),
      DOUTADOUT(7 downto 0) => ram_reg_bram_0_0(7 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => output_ce0,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_0_1(0),
      WEA(2) => ram_reg_bram_0_1(0),
      WEA(1) => ram_reg_bram_0_1(0),
      WEA(0) => ram_reg_bram_0_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_51 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    output_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_51 : entity is "sobel_hls_output_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_51 is
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/output_15_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 8),
      DOUTADOUT(7 downto 0) => ram_reg_bram_0_0(7 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => output_ce0,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_52 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    output_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_52 : entity is "sobel_hls_output_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_52 is
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/output_1_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 8),
      DOUTADOUT(7 downto 0) => ram_reg_bram_0_0(7 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => output_ce0,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_0_1(0),
      WEA(2) => ram_reg_bram_0_1(0),
      WEA(1) => ram_reg_bram_0_1(0),
      WEA(0) => ram_reg_bram_0_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_53 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    output_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_53 : entity is "sobel_hls_output_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_53 is
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/output_2_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 8),
      DOUTADOUT(7 downto 0) => ram_reg_bram_0_0(7 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => output_ce0,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_0_1(0),
      WEA(2) => ram_reg_bram_0_1(0),
      WEA(1) => ram_reg_bram_0_1(0),
      WEA(0) => ram_reg_bram_0_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_54 is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    output_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_54 : entity is "sobel_hls_output_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_54 is
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/output_3_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 8),
      DOUTADOUT(7 downto 0) => DOUTADOUT(7 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => output_ce0,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_0_0(0),
      WEA(2) => ram_reg_bram_0_0(0),
      WEA(1) => ram_reg_bram_0_0(0),
      WEA(0) => ram_reg_bram_0_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_55 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    output_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_55 : entity is "sobel_hls_output_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_55 is
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/output_4_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 8),
      DOUTADOUT(7 downto 0) => ram_reg_bram_0_0(7 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => output_ce0,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_0_1(0),
      WEA(2) => ram_reg_bram_0_1(0),
      WEA(1) => ram_reg_bram_0_1(0),
      WEA(0) => ram_reg_bram_0_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_56 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    output_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_56 : entity is "sobel_hls_output_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_56 is
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/output_5_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 8),
      DOUTADOUT(7 downto 0) => ram_reg_bram_0_0(7 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => output_ce0,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_0_1(0),
      WEA(2) => ram_reg_bram_0_1(0),
      WEA(1) => ram_reg_bram_0_1(0),
      WEA(0) => ram_reg_bram_0_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_57 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    output_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_57 : entity is "sobel_hls_output_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_57;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_57 is
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/output_6_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 8),
      DOUTADOUT(7 downto 0) => ram_reg_bram_0_0(7 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => output_ce0,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_0_1(0),
      WEA(2) => ram_reg_bram_0_1(0),
      WEA(1) => ram_reg_bram_0_1(0),
      WEA(0) => ram_reg_bram_0_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_58 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    output_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_58 : entity is "sobel_hls_output_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_58 is
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/output_7_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 8),
      DOUTADOUT(7 downto 0) => ram_reg_bram_0_0(7 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => output_ce0,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_0_1(0),
      WEA(2) => ram_reg_bram_0_1(0),
      WEA(1) => ram_reg_bram_0_1(0),
      WEA(0) => ram_reg_bram_0_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_59 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    output_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_59 : entity is "sobel_hls_output_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_59;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_59 is
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/output_8_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 8),
      DOUTADOUT(7 downto 0) => ram_reg_bram_0_0(7 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => output_ce0,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_0_1(0),
      WEA(2) => ram_reg_bram_0_1(0),
      WEA(1) => ram_reg_bram_0_1(0),
      WEA(0) => ram_reg_bram_0_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_60 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    output_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_60 : entity is "sobel_hls_output_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_60;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_60 is
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/output_9_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 8),
      DOUTADOUT(7 downto 0) => ram_reg_bram_0_0(7 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => output_ce0,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_0_1(0),
      WEA(2) => ram_reg_bram_0_1(0),
      WEA(1) => ram_reg_bram_0_1(0),
      WEA(0) => ram_reg_bram_0_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_61 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    output_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_61 : entity is "sobel_hls_output_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_61 is
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/output_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 8),
      DOUTADOUT(7 downto 0) => ram_reg_bram_0_0(7 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => output_ce0,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_0_1(0),
      WEA(2) => ram_reg_bram_0_1(0),
      WEA(1) => ram_reg_bram_0_1(0),
      WEA(0) => ram_reg_bram_0_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both is
  port (
    M_AXIS_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXIS_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC;
    M_AXIS_TREADY : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_0\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^m_axis_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_1 : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[0]_INST_0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[1]_INST_0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[2]_INST_0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[3]_INST_0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[4]_INST_0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[5]_INST_0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[6]_INST_0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[7]_INST_0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \trunc_ln7_reg_701[3]_i_1\ : label is "soft_lutpair280";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  M_AXIS_TREADY_int_regslice <= \^m_axis_tready_int_regslice\;
\B_V_data_1_payload_A[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^m_axis_tready_int_regslice\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_B[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^m_axis_tready_int_regslice\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => M_AXIS_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_i_1_n_0
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_0,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Q(0),
      I1 => \^m_axis_tready_int_regslice\,
      I2 => \B_V_data_1_state_reg[1]_0\,
      I3 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_0\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_0\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA882A002A002A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^m_axis_tready_int_regslice\,
      I2 => M_AXIS_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => \B_V_data_1_state_reg[1]_0\,
      I5 => Q(0),
      O => \B_V_data_1_state[0]_i_1__0_n_0\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2AFF"
    )
        port map (
      I0 => \^m_axis_tready_int_regslice\,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => M_AXIS_TREADY,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_0\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^m_axis_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\M_AXIS_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      O => M_AXIS_TDATA(0)
    );
\M_AXIS_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => M_AXIS_TDATA(1)
    );
\M_AXIS_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => M_AXIS_TDATA(2)
    );
\M_AXIS_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => M_AXIS_TDATA(3)
    );
\M_AXIS_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => M_AXIS_TDATA(4)
    );
\M_AXIS_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => M_AXIS_TDATA(5)
    );
\M_AXIS_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => M_AXIS_TDATA(6)
    );
\M_AXIS_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => M_AXIS_TDATA(7)
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => M_AXIS_TREADY,
      I2 => \^m_axis_tready_int_regslice\,
      I3 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF888888888888"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm_reg[7]\,
      I2 => \^m_axis_tready_int_regslice\,
      I3 => M_AXIS_TREADY,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      I5 => Q(1),
      O => D(1)
    );
\trunc_ln7_reg_701[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^m_axis_tready_int_regslice\,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg[1]_0\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both_62 is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    S_AXIS_TVALID_int_regslice : out STD_LOGIC;
    S_AXIS_TDATA_int_regslice : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    S_AXIS_TVALID : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both_62 : entity is "sobel_hls_regslice_both";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both_62;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both_62 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_0\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_0\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^s_axis_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11_i_1\ : label is "soft_lutpair290";
begin
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  S_AXIS_TVALID_int_regslice <= \^s_axis_tvalid_int_regslice\;
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^s_axis_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => S_AXIS_TDATA(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => S_AXIS_TDATA(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => S_AXIS_TDATA(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => S_AXIS_TDATA(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => S_AXIS_TDATA(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => S_AXIS_TDATA(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => S_AXIS_TDATA(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => S_AXIS_TDATA(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^s_axis_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => S_AXIS_TDATA(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => S_AXIS_TDATA(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => S_AXIS_TDATA(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => S_AXIS_TDATA(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => S_AXIS_TDATA(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => S_AXIS_TDATA(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => S_AXIS_TDATA(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => S_AXIS_TDATA(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_1\,
      I1 => Q(0),
      I2 => \^s_axis_tvalid_int_regslice\,
      I3 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__1_n_0\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_0\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => S_AXIS_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_0\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_0\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B000F000F000"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_1\,
      I1 => Q(0),
      I2 => \^s_axis_tvalid_int_regslice\,
      I3 => ap_rst_n,
      I4 => S_AXIS_TVALID,
      I5 => \^b_v_data_1_state_reg[1]_0\,
      O => \B_V_data_1_state[0]_i_1__1_n_0\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F4FFF4F"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_1\,
      I1 => Q(0),
      I2 => \^s_axis_tvalid_int_regslice\,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => S_AXIS_TVALID,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_0\,
      Q => \^s_axis_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      O => S_AXIS_TDATA_int_regslice(0)
    );
\trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => S_AXIS_TDATA_int_regslice(1)
    );
\trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => S_AXIS_TDATA_int_regslice(2)
    );
\trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => S_AXIS_TDATA_int_regslice(3)
    );
\trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => S_AXIS_TDATA_int_regslice(4)
    );
\trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => S_AXIS_TDATA_int_regslice(5)
    );
\trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => S_AXIS_TDATA_int_regslice(6)
    );
\trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => S_AXIS_TDATA_int_regslice(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both__parameterized1\ is
  port (
    M_AXIS_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXIS_TREADY_int_regslice : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    M_AXIS_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TLAST : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both__parameterized1\ : entity is "sobel_hls_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_0\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \M_AXIS_TLAST[0]_INST_0\ : label is "soft_lutpair286";
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TLAST,
      I1 => \B_V_data_1_state_reg_n_0_[0]\,
      I2 => \B_V_data_1_state_reg_n_0_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1_n_0\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_0\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TLAST,
      I1 => \B_V_data_1_state_reg_n_0_[0]\,
      I2 => \B_V_data_1_state_reg_n_0_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_0\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_0\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => M_AXIS_TREADY,
      I1 => \B_V_data_1_state_reg_n_0_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_0\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_0\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => Q(0),
      I1 => M_AXIS_TREADY_int_regslice,
      I2 => \B_V_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg_n_0_[1]\,
      I4 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_0
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_0,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA02A002A002A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => M_AXIS_TREADY,
      I2 => \B_V_data_1_state_reg_n_0_[1]\,
      I3 => \B_V_data_1_state_reg_n_0_[0]\,
      I4 => \B_V_data_1_state_reg[1]_0\,
      I5 => E(0),
      O => \B_V_data_1_state[0]_i_1_n_0\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2AAAFFFF"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_0_[1]\,
      I1 => Q(0),
      I2 => M_AXIS_TREADY_int_regslice,
      I3 => \B_V_data_1_state_reg[1]_0\,
      I4 => \B_V_data_1_state_reg_n_0_[0]\,
      I5 => M_AXIS_TREADY,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_0\,
      Q => \B_V_data_1_state_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\M_AXIS_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => M_AXIS_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1 is
  port (
    \trunc_ln7_reg_701_reg[3]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOUTADOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_3_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_3_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_3_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_3_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_3_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_3_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_3_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_4_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_4_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_4_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_4_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_4_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_4_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_4_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_4_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1 is
  signal \B_V_data_1_payload_A[0]_i_4_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_5_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_6_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_7_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_4_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_5_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_6_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_7_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_4_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_5_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_6_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_7_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_4_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_5_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_6_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_7_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[4]_i_4_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[4]_i_5_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[4]_i_6_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[4]_i_7_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_4_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_5_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_6_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_7_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_4_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_5_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_6_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_7_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_5_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_6_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_7_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_8_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[7]_i_4_n_0\ : STD_LOGIC;
begin
\B_V_data_1_payload_A[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTADOUT(0),
      I1 => \B_V_data_1_payload_A_reg[7]_i_3_0\(0),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_3_1\(0),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_3_2\(0),
      O => \B_V_data_1_payload_A[0]_i_4_n_0\
    );
\B_V_data_1_payload_A[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[7]_i_3_3\(0),
      I1 => \B_V_data_1_payload_A_reg[7]_i_3_4\(0),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_3_5\(0),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_3_6\(0),
      O => \B_V_data_1_payload_A[0]_i_5_n_0\
    );
\B_V_data_1_payload_A[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[7]_i_4_0\(0),
      I1 => \B_V_data_1_payload_A_reg[7]_i_4_1\(0),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_4_2\(0),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_4_3\(0),
      O => \B_V_data_1_payload_A[0]_i_6_n_0\
    );
\B_V_data_1_payload_A[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[7]_i_4_4\(0),
      I1 => \B_V_data_1_payload_A_reg[7]_i_4_5\(0),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_4_6\(0),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_4_7\(0),
      O => \B_V_data_1_payload_A[0]_i_7_n_0\
    );
\B_V_data_1_payload_A[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTADOUT(1),
      I1 => \B_V_data_1_payload_A_reg[7]_i_3_0\(1),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_3_1\(1),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_3_2\(1),
      O => \B_V_data_1_payload_A[1]_i_4_n_0\
    );
\B_V_data_1_payload_A[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[7]_i_3_3\(1),
      I1 => \B_V_data_1_payload_A_reg[7]_i_3_4\(1),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_3_5\(1),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_3_6\(1),
      O => \B_V_data_1_payload_A[1]_i_5_n_0\
    );
\B_V_data_1_payload_A[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[7]_i_4_0\(1),
      I1 => \B_V_data_1_payload_A_reg[7]_i_4_1\(1),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_4_2\(1),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_4_3\(1),
      O => \B_V_data_1_payload_A[1]_i_6_n_0\
    );
\B_V_data_1_payload_A[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[7]_i_4_4\(1),
      I1 => \B_V_data_1_payload_A_reg[7]_i_4_5\(1),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_4_6\(1),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_4_7\(1),
      O => \B_V_data_1_payload_A[1]_i_7_n_0\
    );
\B_V_data_1_payload_A[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTADOUT(2),
      I1 => \B_V_data_1_payload_A_reg[7]_i_3_0\(2),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_3_1\(2),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_3_2\(2),
      O => \B_V_data_1_payload_A[2]_i_4_n_0\
    );
\B_V_data_1_payload_A[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[7]_i_3_3\(2),
      I1 => \B_V_data_1_payload_A_reg[7]_i_3_4\(2),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_3_5\(2),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_3_6\(2),
      O => \B_V_data_1_payload_A[2]_i_5_n_0\
    );
\B_V_data_1_payload_A[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[7]_i_4_0\(2),
      I1 => \B_V_data_1_payload_A_reg[7]_i_4_1\(2),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_4_2\(2),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_4_3\(2),
      O => \B_V_data_1_payload_A[2]_i_6_n_0\
    );
\B_V_data_1_payload_A[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[7]_i_4_4\(2),
      I1 => \B_V_data_1_payload_A_reg[7]_i_4_5\(2),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_4_6\(2),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_4_7\(2),
      O => \B_V_data_1_payload_A[2]_i_7_n_0\
    );
\B_V_data_1_payload_A[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTADOUT(3),
      I1 => \B_V_data_1_payload_A_reg[7]_i_3_0\(3),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_3_1\(3),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_3_2\(3),
      O => \B_V_data_1_payload_A[3]_i_4_n_0\
    );
\B_V_data_1_payload_A[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[7]_i_3_3\(3),
      I1 => \B_V_data_1_payload_A_reg[7]_i_3_4\(3),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_3_5\(3),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_3_6\(3),
      O => \B_V_data_1_payload_A[3]_i_5_n_0\
    );
\B_V_data_1_payload_A[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[7]_i_4_0\(3),
      I1 => \B_V_data_1_payload_A_reg[7]_i_4_1\(3),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_4_2\(3),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_4_3\(3),
      O => \B_V_data_1_payload_A[3]_i_6_n_0\
    );
\B_V_data_1_payload_A[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[7]_i_4_4\(3),
      I1 => \B_V_data_1_payload_A_reg[7]_i_4_5\(3),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_4_6\(3),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_4_7\(3),
      O => \B_V_data_1_payload_A[3]_i_7_n_0\
    );
\B_V_data_1_payload_A[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTADOUT(4),
      I1 => \B_V_data_1_payload_A_reg[7]_i_3_0\(4),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_3_1\(4),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_3_2\(4),
      O => \B_V_data_1_payload_A[4]_i_4_n_0\
    );
\B_V_data_1_payload_A[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[7]_i_3_3\(4),
      I1 => \B_V_data_1_payload_A_reg[7]_i_3_4\(4),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_3_5\(4),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_3_6\(4),
      O => \B_V_data_1_payload_A[4]_i_5_n_0\
    );
\B_V_data_1_payload_A[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[7]_i_4_0\(4),
      I1 => \B_V_data_1_payload_A_reg[7]_i_4_1\(4),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_4_2\(4),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_4_3\(4),
      O => \B_V_data_1_payload_A[4]_i_6_n_0\
    );
\B_V_data_1_payload_A[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[7]_i_4_4\(4),
      I1 => \B_V_data_1_payload_A_reg[7]_i_4_5\(4),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_4_6\(4),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_4_7\(4),
      O => \B_V_data_1_payload_A[4]_i_7_n_0\
    );
\B_V_data_1_payload_A[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTADOUT(5),
      I1 => \B_V_data_1_payload_A_reg[7]_i_3_0\(5),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_3_1\(5),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_3_2\(5),
      O => \B_V_data_1_payload_A[5]_i_4_n_0\
    );
\B_V_data_1_payload_A[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[7]_i_3_3\(5),
      I1 => \B_V_data_1_payload_A_reg[7]_i_3_4\(5),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_3_5\(5),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_3_6\(5),
      O => \B_V_data_1_payload_A[5]_i_5_n_0\
    );
\B_V_data_1_payload_A[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[7]_i_4_0\(5),
      I1 => \B_V_data_1_payload_A_reg[7]_i_4_1\(5),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_4_2\(5),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_4_3\(5),
      O => \B_V_data_1_payload_A[5]_i_6_n_0\
    );
\B_V_data_1_payload_A[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[7]_i_4_4\(5),
      I1 => \B_V_data_1_payload_A_reg[7]_i_4_5\(5),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_4_6\(5),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_4_7\(5),
      O => \B_V_data_1_payload_A[5]_i_7_n_0\
    );
\B_V_data_1_payload_A[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTADOUT(6),
      I1 => \B_V_data_1_payload_A_reg[7]_i_3_0\(6),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_3_1\(6),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_3_2\(6),
      O => \B_V_data_1_payload_A[6]_i_4_n_0\
    );
\B_V_data_1_payload_A[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[7]_i_3_3\(6),
      I1 => \B_V_data_1_payload_A_reg[7]_i_3_4\(6),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_3_5\(6),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_3_6\(6),
      O => \B_V_data_1_payload_A[6]_i_5_n_0\
    );
\B_V_data_1_payload_A[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[7]_i_4_0\(6),
      I1 => \B_V_data_1_payload_A_reg[7]_i_4_1\(6),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_4_2\(6),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_4_3\(6),
      O => \B_V_data_1_payload_A[6]_i_6_n_0\
    );
\B_V_data_1_payload_A[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[7]_i_4_4\(6),
      I1 => \B_V_data_1_payload_A_reg[7]_i_4_5\(6),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_4_6\(6),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_4_7\(6),
      O => \B_V_data_1_payload_A[6]_i_7_n_0\
    );
\B_V_data_1_payload_A[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTADOUT(7),
      I1 => \B_V_data_1_payload_A_reg[7]_i_3_0\(7),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_3_1\(7),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_3_2\(7),
      O => \B_V_data_1_payload_A[7]_i_5_n_0\
    );
\B_V_data_1_payload_A[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[7]_i_3_3\(7),
      I1 => \B_V_data_1_payload_A_reg[7]_i_3_4\(7),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_3_5\(7),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_3_6\(7),
      O => \B_V_data_1_payload_A[7]_i_6_n_0\
    );
\B_V_data_1_payload_A[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[7]_i_4_0\(7),
      I1 => \B_V_data_1_payload_A_reg[7]_i_4_1\(7),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_4_2\(7),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_4_3\(7),
      O => \B_V_data_1_payload_A[7]_i_7_n_0\
    );
\B_V_data_1_payload_A[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[7]_i_4_4\(7),
      I1 => \B_V_data_1_payload_A_reg[7]_i_4_5\(7),
      I2 => Q(1),
      I3 => \B_V_data_1_payload_A_reg[7]_i_4_6\(7),
      I4 => Q(0),
      I5 => \B_V_data_1_payload_A_reg[7]_i_4_7\(7),
      O => \B_V_data_1_payload_A[7]_i_8_n_0\
    );
\B_V_data_1_payload_A_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \B_V_data_1_payload_A_reg[0]_i_2_n_0\,
      I1 => \B_V_data_1_payload_A_reg[0]_i_3_n_0\,
      O => \trunc_ln7_reg_701_reg[3]\(0),
      S => Q(3)
    );
\B_V_data_1_payload_A_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_V_data_1_payload_A[0]_i_4_n_0\,
      I1 => \B_V_data_1_payload_A[0]_i_5_n_0\,
      O => \B_V_data_1_payload_A_reg[0]_i_2_n_0\,
      S => Q(2)
    );
\B_V_data_1_payload_A_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_V_data_1_payload_A[0]_i_6_n_0\,
      I1 => \B_V_data_1_payload_A[0]_i_7_n_0\,
      O => \B_V_data_1_payload_A_reg[0]_i_3_n_0\,
      S => Q(2)
    );
\B_V_data_1_payload_A_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \B_V_data_1_payload_A_reg[1]_i_2_n_0\,
      I1 => \B_V_data_1_payload_A_reg[1]_i_3_n_0\,
      O => \trunc_ln7_reg_701_reg[3]\(1),
      S => Q(3)
    );
\B_V_data_1_payload_A_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_V_data_1_payload_A[1]_i_4_n_0\,
      I1 => \B_V_data_1_payload_A[1]_i_5_n_0\,
      O => \B_V_data_1_payload_A_reg[1]_i_2_n_0\,
      S => Q(2)
    );
\B_V_data_1_payload_A_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_V_data_1_payload_A[1]_i_6_n_0\,
      I1 => \B_V_data_1_payload_A[1]_i_7_n_0\,
      O => \B_V_data_1_payload_A_reg[1]_i_3_n_0\,
      S => Q(2)
    );
\B_V_data_1_payload_A_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \B_V_data_1_payload_A_reg[2]_i_2_n_0\,
      I1 => \B_V_data_1_payload_A_reg[2]_i_3_n_0\,
      O => \trunc_ln7_reg_701_reg[3]\(2),
      S => Q(3)
    );
\B_V_data_1_payload_A_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_V_data_1_payload_A[2]_i_4_n_0\,
      I1 => \B_V_data_1_payload_A[2]_i_5_n_0\,
      O => \B_V_data_1_payload_A_reg[2]_i_2_n_0\,
      S => Q(2)
    );
\B_V_data_1_payload_A_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_V_data_1_payload_A[2]_i_6_n_0\,
      I1 => \B_V_data_1_payload_A[2]_i_7_n_0\,
      O => \B_V_data_1_payload_A_reg[2]_i_3_n_0\,
      S => Q(2)
    );
\B_V_data_1_payload_A_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \B_V_data_1_payload_A_reg[3]_i_2_n_0\,
      I1 => \B_V_data_1_payload_A_reg[3]_i_3_n_0\,
      O => \trunc_ln7_reg_701_reg[3]\(3),
      S => Q(3)
    );
\B_V_data_1_payload_A_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_V_data_1_payload_A[3]_i_4_n_0\,
      I1 => \B_V_data_1_payload_A[3]_i_5_n_0\,
      O => \B_V_data_1_payload_A_reg[3]_i_2_n_0\,
      S => Q(2)
    );
\B_V_data_1_payload_A_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_V_data_1_payload_A[3]_i_6_n_0\,
      I1 => \B_V_data_1_payload_A[3]_i_7_n_0\,
      O => \B_V_data_1_payload_A_reg[3]_i_3_n_0\,
      S => Q(2)
    );
\B_V_data_1_payload_A_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \B_V_data_1_payload_A_reg[4]_i_2_n_0\,
      I1 => \B_V_data_1_payload_A_reg[4]_i_3_n_0\,
      O => \trunc_ln7_reg_701_reg[3]\(4),
      S => Q(3)
    );
\B_V_data_1_payload_A_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_V_data_1_payload_A[4]_i_4_n_0\,
      I1 => \B_V_data_1_payload_A[4]_i_5_n_0\,
      O => \B_V_data_1_payload_A_reg[4]_i_2_n_0\,
      S => Q(2)
    );
\B_V_data_1_payload_A_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_V_data_1_payload_A[4]_i_6_n_0\,
      I1 => \B_V_data_1_payload_A[4]_i_7_n_0\,
      O => \B_V_data_1_payload_A_reg[4]_i_3_n_0\,
      S => Q(2)
    );
\B_V_data_1_payload_A_reg[5]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \B_V_data_1_payload_A_reg[5]_i_2_n_0\,
      I1 => \B_V_data_1_payload_A_reg[5]_i_3_n_0\,
      O => \trunc_ln7_reg_701_reg[3]\(5),
      S => Q(3)
    );
\B_V_data_1_payload_A_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_V_data_1_payload_A[5]_i_4_n_0\,
      I1 => \B_V_data_1_payload_A[5]_i_5_n_0\,
      O => \B_V_data_1_payload_A_reg[5]_i_2_n_0\,
      S => Q(2)
    );
\B_V_data_1_payload_A_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_V_data_1_payload_A[5]_i_6_n_0\,
      I1 => \B_V_data_1_payload_A[5]_i_7_n_0\,
      O => \B_V_data_1_payload_A_reg[5]_i_3_n_0\,
      S => Q(2)
    );
\B_V_data_1_payload_A_reg[6]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \B_V_data_1_payload_A_reg[6]_i_2_n_0\,
      I1 => \B_V_data_1_payload_A_reg[6]_i_3_n_0\,
      O => \trunc_ln7_reg_701_reg[3]\(6),
      S => Q(3)
    );
\B_V_data_1_payload_A_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_V_data_1_payload_A[6]_i_4_n_0\,
      I1 => \B_V_data_1_payload_A[6]_i_5_n_0\,
      O => \B_V_data_1_payload_A_reg[6]_i_2_n_0\,
      S => Q(2)
    );
\B_V_data_1_payload_A_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_V_data_1_payload_A[6]_i_6_n_0\,
      I1 => \B_V_data_1_payload_A[6]_i_7_n_0\,
      O => \B_V_data_1_payload_A_reg[6]_i_3_n_0\,
      S => Q(2)
    );
\B_V_data_1_payload_A_reg[7]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \B_V_data_1_payload_A_reg[7]_i_3_n_0\,
      I1 => \B_V_data_1_payload_A_reg[7]_i_4_n_0\,
      O => \trunc_ln7_reg_701_reg[3]\(7),
      S => Q(3)
    );
\B_V_data_1_payload_A_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_V_data_1_payload_A[7]_i_5_n_0\,
      I1 => \B_V_data_1_payload_A[7]_i_6_n_0\,
      O => \B_V_data_1_payload_A_reg[7]_i_3_n_0\,
      S => Q(2)
    );
\B_V_data_1_payload_A_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_V_data_1_payload_A[7]_i_7_n_0\,
      I1 => \B_V_data_1_payload_A[7]_i_8_n_0\,
      O => \B_V_data_1_payload_A_reg[7]_i_4_n_0\,
      S => Q(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_65 is
  port (
    tmp_50_fu_5903_p35 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_34_fu_5599_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_35_fu_5618_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_36_fu_5637_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_37_fu_5656_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_38_fu_5675_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_39_fu_5694_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_40_fu_5713_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_41_fu_5732_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_42_fu_5751_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_43_fu_5770_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_44_fu_5789_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_45_fu_5808_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_46_fu_5827_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_47_fu_5846_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_48_fu_5865_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_49_fu_5884_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_65 : entity is "sobel_hls_sparsemux_33_4_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_65;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_65 is
  signal \tmp_147_reg_10233_reg[3]_i_233_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_234_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_235_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_236_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_313_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_314_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_315_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_316_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_321_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_322_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_323_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_324_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_361_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_362_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_363_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_364_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_510_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_511_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_512_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_513_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_514_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_515_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_516_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_517_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_670_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_671_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_672_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_673_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_674_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_675_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_676_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_677_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_686_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_687_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_688_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_689_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_690_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_691_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_692_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_693_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_766_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_767_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_768_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_769_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_770_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_771_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_772_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_773_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_106_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_107_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_108_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_109_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_110_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_111_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_112_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_113_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_211_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_212_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_213_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_214_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_235_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_236_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_237_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_238_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_243_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_244_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_245_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_246_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_282_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_283_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_284_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_285_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_286_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_287_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_288_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_289_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_330_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_331_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_332_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_333_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_334_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_335_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_336_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_337_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_346_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_347_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_348_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_349_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_350_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_351_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_352_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_353_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_63_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_64_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_65_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_66_n_0\ : STD_LOGIC;
begin
\tmp_147_reg_10233[3]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_233_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_234_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_235_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_236_n_0\,
      O => tmp_50_fu_5903_p35(6)
    );
\tmp_147_reg_10233[3]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_313_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_314_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_315_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_316_n_0\,
      O => tmp_50_fu_5903_p35(2)
    );
\tmp_147_reg_10233[3]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_321_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_322_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_323_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_324_n_0\,
      O => tmp_50_fu_5903_p35(1)
    );
\tmp_147_reg_10233[3]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_361_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_362_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_363_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_364_n_0\,
      O => tmp_50_fu_5903_p35(7)
    );
\tmp_147_reg_10233_reg[3]_i_233\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_510_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_511_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_233_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_234\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_512_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_513_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_234_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_235\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_514_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_515_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_235_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_236\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_516_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_517_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_236_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_313\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_670_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_671_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_313_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_314\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_672_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_673_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_314_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_315\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_674_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_675_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_315_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_316\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_676_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_677_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_316_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_321\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_686_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_687_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_321_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_322\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_688_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_689_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_322_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_323\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_690_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_691_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_323_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_324\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_692_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_693_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_324_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_361\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_766_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_767_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_361_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_362\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_768_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_769_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_362_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_363\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_770_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_771_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_363_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_364\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_772_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_773_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_364_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_510\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_46_fu_5827_p9(6),
      I1 => tmp_47_fu_5846_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_510_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_511\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_48_fu_5865_p9(6),
      I1 => tmp_49_fu_5884_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_511_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_512\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_42_fu_5751_p9(6),
      I1 => tmp_43_fu_5770_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_512_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_513\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_44_fu_5789_p9(6),
      I1 => tmp_45_fu_5808_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_513_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_514\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_38_fu_5675_p9(6),
      I1 => tmp_39_fu_5694_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_514_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_515\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_40_fu_5713_p9(6),
      I1 => tmp_41_fu_5732_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_515_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_516\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_34_fu_5599_p9(6),
      I1 => tmp_35_fu_5618_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_516_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_517\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_36_fu_5637_p9(6),
      I1 => tmp_37_fu_5656_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_517_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_670\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_46_fu_5827_p9(2),
      I1 => tmp_47_fu_5846_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_670_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_671\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_48_fu_5865_p9(2),
      I1 => tmp_49_fu_5884_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_671_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_672\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_42_fu_5751_p9(2),
      I1 => tmp_43_fu_5770_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_672_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_673\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_44_fu_5789_p9(2),
      I1 => tmp_45_fu_5808_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_673_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_674\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_38_fu_5675_p9(2),
      I1 => tmp_39_fu_5694_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_674_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_675\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_40_fu_5713_p9(2),
      I1 => tmp_41_fu_5732_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_675_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_676\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_34_fu_5599_p9(2),
      I1 => tmp_35_fu_5618_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_676_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_677\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_36_fu_5637_p9(2),
      I1 => tmp_37_fu_5656_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_677_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_686\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_46_fu_5827_p9(1),
      I1 => tmp_47_fu_5846_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_686_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_687\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_48_fu_5865_p9(1),
      I1 => tmp_49_fu_5884_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_687_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_688\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_42_fu_5751_p9(1),
      I1 => tmp_43_fu_5770_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_688_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_689\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_44_fu_5789_p9(1),
      I1 => tmp_45_fu_5808_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_689_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_690\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_38_fu_5675_p9(1),
      I1 => tmp_39_fu_5694_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_690_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_691\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_40_fu_5713_p9(1),
      I1 => tmp_41_fu_5732_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_691_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_692\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_34_fu_5599_p9(1),
      I1 => tmp_35_fu_5618_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_692_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_693\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_36_fu_5637_p9(1),
      I1 => tmp_37_fu_5656_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_693_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_766\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_46_fu_5827_p9(7),
      I1 => tmp_47_fu_5846_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_766_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_767\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_48_fu_5865_p9(7),
      I1 => tmp_49_fu_5884_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_767_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_768\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_42_fu_5751_p9(7),
      I1 => tmp_43_fu_5770_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_768_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_769\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_44_fu_5789_p9(7),
      I1 => tmp_45_fu_5808_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_769_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_770\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_38_fu_5675_p9(7),
      I1 => tmp_39_fu_5694_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_770_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_771\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_40_fu_5713_p9(7),
      I1 => tmp_41_fu_5732_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_771_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_772\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_34_fu_5599_p9(7),
      I1 => tmp_35_fu_5618_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_772_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_773\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_36_fu_5637_p9(7),
      I1 => tmp_37_fu_5656_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_773_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238[7]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_211_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_212_n_0\,
      I2 => Q(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_213_n_0\,
      I4 => Q(2),
      I5 => \trunc_ln50_reg_10238_reg[7]_i_214_n_0\,
      O => tmp_50_fu_5903_p35(5)
    );
\trunc_ln50_reg_10238[7]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_235_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_236_n_0\,
      I2 => Q(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_237_n_0\,
      I4 => Q(2),
      I5 => \trunc_ln50_reg_10238_reg[7]_i_238_n_0\,
      O => tmp_50_fu_5903_p35(4)
    );
\trunc_ln50_reg_10238[7]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_243_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_244_n_0\,
      I2 => Q(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_245_n_0\,
      I4 => Q(2),
      I5 => \trunc_ln50_reg_10238_reg[7]_i_246_n_0\,
      O => tmp_50_fu_5903_p35(3)
    );
\trunc_ln50_reg_10238[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_63_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_64_n_0\,
      I2 => Q(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_65_n_0\,
      I4 => Q(2),
      I5 => \trunc_ln50_reg_10238_reg[7]_i_66_n_0\,
      O => tmp_50_fu_5903_p35(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_46_fu_5827_p9(0),
      I1 => tmp_47_fu_5846_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_106_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_48_fu_5865_p9(0),
      I1 => tmp_49_fu_5884_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_107_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_42_fu_5751_p9(0),
      I1 => tmp_43_fu_5770_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_108_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_109\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_44_fu_5789_p9(0),
      I1 => tmp_45_fu_5808_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_109_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_110\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_38_fu_5675_p9(0),
      I1 => tmp_39_fu_5694_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_110_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_111\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_40_fu_5713_p9(0),
      I1 => tmp_41_fu_5732_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_111_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_112\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_34_fu_5599_p9(0),
      I1 => tmp_35_fu_5618_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_112_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_113\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_36_fu_5637_p9(0),
      I1 => tmp_37_fu_5656_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_113_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_211\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_282_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_283_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_211_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_212\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_284_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_285_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_212_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_213\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_286_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_287_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_213_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_214\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_288_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_289_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_214_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_235\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_330_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_331_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_235_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_236\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_332_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_333_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_236_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_237\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_334_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_335_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_237_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_238\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_336_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_337_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_238_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_243\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_346_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_347_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_243_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_244\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_348_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_349_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_244_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_245\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_350_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_351_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_245_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_246\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_352_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_353_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_246_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_282\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_46_fu_5827_p9(5),
      I1 => tmp_47_fu_5846_p9(5),
      O => \trunc_ln50_reg_10238_reg[7]_i_282_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_283\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_48_fu_5865_p9(5),
      I1 => tmp_49_fu_5884_p9(5),
      O => \trunc_ln50_reg_10238_reg[7]_i_283_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_284\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_42_fu_5751_p9(5),
      I1 => tmp_43_fu_5770_p9(5),
      O => \trunc_ln50_reg_10238_reg[7]_i_284_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_285\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_44_fu_5789_p9(5),
      I1 => tmp_45_fu_5808_p9(5),
      O => \trunc_ln50_reg_10238_reg[7]_i_285_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_286\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_38_fu_5675_p9(5),
      I1 => tmp_39_fu_5694_p9(5),
      O => \trunc_ln50_reg_10238_reg[7]_i_286_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_287\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_40_fu_5713_p9(5),
      I1 => tmp_41_fu_5732_p9(5),
      O => \trunc_ln50_reg_10238_reg[7]_i_287_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_288\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_34_fu_5599_p9(5),
      I1 => tmp_35_fu_5618_p9(5),
      O => \trunc_ln50_reg_10238_reg[7]_i_288_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_289\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_36_fu_5637_p9(5),
      I1 => tmp_37_fu_5656_p9(5),
      O => \trunc_ln50_reg_10238_reg[7]_i_289_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_330\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_46_fu_5827_p9(4),
      I1 => tmp_47_fu_5846_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_330_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_331\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_48_fu_5865_p9(4),
      I1 => tmp_49_fu_5884_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_331_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_332\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_42_fu_5751_p9(4),
      I1 => tmp_43_fu_5770_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_332_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_333\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_44_fu_5789_p9(4),
      I1 => tmp_45_fu_5808_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_333_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_334\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_38_fu_5675_p9(4),
      I1 => tmp_39_fu_5694_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_334_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_335\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_40_fu_5713_p9(4),
      I1 => tmp_41_fu_5732_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_335_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_336\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_34_fu_5599_p9(4),
      I1 => tmp_35_fu_5618_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_336_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_337\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_36_fu_5637_p9(4),
      I1 => tmp_37_fu_5656_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_337_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_346\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_46_fu_5827_p9(3),
      I1 => tmp_47_fu_5846_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_346_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_347\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_48_fu_5865_p9(3),
      I1 => tmp_49_fu_5884_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_347_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_348\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_42_fu_5751_p9(3),
      I1 => tmp_43_fu_5770_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_348_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_349\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_44_fu_5789_p9(3),
      I1 => tmp_45_fu_5808_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_349_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_350\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_38_fu_5675_p9(3),
      I1 => tmp_39_fu_5694_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_350_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_351\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_40_fu_5713_p9(3),
      I1 => tmp_41_fu_5732_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_351_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_352\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_34_fu_5599_p9(3),
      I1 => tmp_35_fu_5618_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_352_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_353\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_36_fu_5637_p9(3),
      I1 => tmp_37_fu_5656_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_353_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_63\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_106_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_107_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_63_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_64\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_108_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_109_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_64_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_65\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_110_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_111_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_65_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_66\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_112_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_113_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_66_n_0\,
      S => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_66 is
  port (
    tmp_67_fu_6286_p35 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_51_fu_5982_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_52_fu_6001_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_53_fu_6020_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_54_fu_6039_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_55_fu_6058_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_56_fu_6077_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_57_fu_6096_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_58_fu_6115_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_59_fu_6134_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_60_fu_6153_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_61_fu_6172_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_62_fu_6191_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_63_fu_6210_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_64_fu_6229_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_65_fu_6248_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_66_fu_6267_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_66 : entity is "sobel_hls_sparsemux_33_4_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_66;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_66 is
  signal \tmp_147_reg_10233_reg[3]_i_369_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_370_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_371_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_372_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_377_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_378_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_379_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_380_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_382_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_383_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_384_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_385_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_782_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_783_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_784_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_785_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_786_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_787_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_788_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_789_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_798_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_799_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_800_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_801_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_802_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_803_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_804_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_805_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_806_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_807_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_808_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_809_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_810_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_811_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_812_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_813_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_215_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_216_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_217_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_218_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_227_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_228_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_229_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_230_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_251_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_252_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_253_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_254_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_255_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_256_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_257_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_258_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_267_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_268_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_269_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_270_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_290_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_291_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_292_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_293_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_294_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_295_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_296_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_297_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_314_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_315_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_316_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_317_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_318_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_319_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_320_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_321_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_362_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_363_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_364_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_365_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_366_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_367_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_368_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_369_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_370_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_371_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_372_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_373_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_374_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_375_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_376_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_377_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_394_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_395_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_396_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_397_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_398_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_399_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_400_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_401_n_0\ : STD_LOGIC;
begin
\tmp_147_reg_10233[3]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_369_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_370_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_371_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_372_n_0\,
      O => tmp_67_fu_6286_p35(6)
    );
\tmp_147_reg_10233[3]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_377_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_378_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_379_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_380_n_0\,
      O => tmp_67_fu_6286_p35(5)
    );
\tmp_147_reg_10233[3]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_382_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_383_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_384_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_385_n_0\,
      O => tmp_67_fu_6286_p35(7)
    );
\tmp_147_reg_10233_reg[3]_i_369\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_782_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_783_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_369_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_370\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_784_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_785_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_370_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_371\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_786_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_787_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_371_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_372\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_788_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_789_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_372_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_377\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_798_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_799_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_377_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_378\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_800_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_801_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_378_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_379\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_802_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_803_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_379_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_380\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_804_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_805_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_380_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_382\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_806_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_807_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_382_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_383\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_808_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_809_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_383_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_384\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_810_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_811_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_384_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_385\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_812_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_813_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_385_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_782\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_63_fu_6210_p9(6),
      I1 => tmp_64_fu_6229_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_782_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_783\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_65_fu_6248_p9(6),
      I1 => tmp_66_fu_6267_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_783_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_784\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_59_fu_6134_p9(6),
      I1 => tmp_60_fu_6153_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_784_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_785\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_61_fu_6172_p9(6),
      I1 => tmp_62_fu_6191_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_785_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_786\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_55_fu_6058_p9(6),
      I1 => tmp_56_fu_6077_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_786_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_787\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_57_fu_6096_p9(6),
      I1 => tmp_58_fu_6115_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_787_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_788\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_51_fu_5982_p9(6),
      I1 => tmp_52_fu_6001_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_788_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_789\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_53_fu_6020_p9(6),
      I1 => tmp_54_fu_6039_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_789_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_798\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_63_fu_6210_p9(5),
      I1 => tmp_64_fu_6229_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_798_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_799\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_65_fu_6248_p9(5),
      I1 => tmp_66_fu_6267_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_799_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_800\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_59_fu_6134_p9(5),
      I1 => tmp_60_fu_6153_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_800_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_801\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_61_fu_6172_p9(5),
      I1 => tmp_62_fu_6191_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_801_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_802\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_55_fu_6058_p9(5),
      I1 => tmp_56_fu_6077_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_802_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_803\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_57_fu_6096_p9(5),
      I1 => tmp_58_fu_6115_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_803_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_804\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_51_fu_5982_p9(5),
      I1 => tmp_52_fu_6001_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_804_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_805\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_53_fu_6020_p9(5),
      I1 => tmp_54_fu_6039_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_805_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_806\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_63_fu_6210_p9(7),
      I1 => tmp_64_fu_6229_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_806_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_807\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_65_fu_6248_p9(7),
      I1 => tmp_66_fu_6267_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_807_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_808\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_59_fu_6134_p9(7),
      I1 => tmp_60_fu_6153_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_808_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_809\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_61_fu_6172_p9(7),
      I1 => tmp_62_fu_6191_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_809_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_810\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_55_fu_6058_p9(7),
      I1 => tmp_56_fu_6077_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_810_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_811\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_57_fu_6096_p9(7),
      I1 => tmp_58_fu_6115_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_811_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_812\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_51_fu_5982_p9(7),
      I1 => tmp_52_fu_6001_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_812_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_813\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_53_fu_6020_p9(7),
      I1 => tmp_54_fu_6039_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_813_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238[7]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_215_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_216_n_0\,
      I2 => Q(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_217_n_0\,
      I4 => Q(2),
      I5 => \trunc_ln50_reg_10238_reg[7]_i_218_n_0\,
      O => tmp_67_fu_6286_p35(3)
    );
\trunc_ln50_reg_10238[7]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_227_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_228_n_0\,
      I2 => Q(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_229_n_0\,
      I4 => Q(2),
      I5 => \trunc_ln50_reg_10238_reg[7]_i_230_n_0\,
      O => tmp_67_fu_6286_p35(4)
    );
\trunc_ln50_reg_10238[7]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_251_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_252_n_0\,
      I2 => Q(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_253_n_0\,
      I4 => Q(2),
      I5 => \trunc_ln50_reg_10238_reg[7]_i_254_n_0\,
      O => tmp_67_fu_6286_p35(1)
    );
\trunc_ln50_reg_10238[7]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_255_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_256_n_0\,
      I2 => Q(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_257_n_0\,
      I4 => Q(2),
      I5 => \trunc_ln50_reg_10238_reg[7]_i_258_n_0\,
      O => tmp_67_fu_6286_p35(0)
    );
\trunc_ln50_reg_10238[7]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_267_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_268_n_0\,
      I2 => Q(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_269_n_0\,
      I4 => Q(2),
      I5 => \trunc_ln50_reg_10238_reg[7]_i_270_n_0\,
      O => tmp_67_fu_6286_p35(2)
    );
\trunc_ln50_reg_10238_reg[7]_i_215\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_290_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_291_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_215_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_216\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_292_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_293_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_216_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_217\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_294_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_295_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_217_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_218\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_296_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_297_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_218_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_227\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_314_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_315_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_227_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_228\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_316_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_317_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_228_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_229\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_318_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_319_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_229_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_230\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_320_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_321_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_230_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_251\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_362_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_363_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_251_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_252\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_364_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_365_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_252_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_253\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_366_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_367_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_253_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_254\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_368_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_369_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_254_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_255\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_370_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_371_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_255_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_256\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_372_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_373_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_256_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_257\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_374_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_375_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_257_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_258\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_376_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_377_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_258_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_267\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_394_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_395_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_267_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_268\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_396_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_397_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_268_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_269\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_398_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_399_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_269_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_270\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_400_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_401_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_270_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_290\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_63_fu_6210_p9(3),
      I1 => tmp_64_fu_6229_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_290_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_291\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_65_fu_6248_p9(3),
      I1 => tmp_66_fu_6267_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_291_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_292\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_59_fu_6134_p9(3),
      I1 => tmp_60_fu_6153_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_292_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_293\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_61_fu_6172_p9(3),
      I1 => tmp_62_fu_6191_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_293_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_294\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_55_fu_6058_p9(3),
      I1 => tmp_56_fu_6077_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_294_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_295\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_57_fu_6096_p9(3),
      I1 => tmp_58_fu_6115_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_295_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_296\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_51_fu_5982_p9(3),
      I1 => tmp_52_fu_6001_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_296_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_297\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_53_fu_6020_p9(3),
      I1 => tmp_54_fu_6039_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_297_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_314\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_63_fu_6210_p9(4),
      I1 => tmp_64_fu_6229_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_314_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_315\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_65_fu_6248_p9(4),
      I1 => tmp_66_fu_6267_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_315_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_316\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_59_fu_6134_p9(4),
      I1 => tmp_60_fu_6153_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_316_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_317\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_61_fu_6172_p9(4),
      I1 => tmp_62_fu_6191_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_317_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_318\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_55_fu_6058_p9(4),
      I1 => tmp_56_fu_6077_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_318_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_319\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_57_fu_6096_p9(4),
      I1 => tmp_58_fu_6115_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_319_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_320\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_51_fu_5982_p9(4),
      I1 => tmp_52_fu_6001_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_320_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_321\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_53_fu_6020_p9(4),
      I1 => tmp_54_fu_6039_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_321_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_362\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_63_fu_6210_p9(1),
      I1 => tmp_64_fu_6229_p9(1),
      O => \trunc_ln50_reg_10238_reg[7]_i_362_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_363\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_65_fu_6248_p9(1),
      I1 => tmp_66_fu_6267_p9(1),
      O => \trunc_ln50_reg_10238_reg[7]_i_363_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_364\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_59_fu_6134_p9(1),
      I1 => tmp_60_fu_6153_p9(1),
      O => \trunc_ln50_reg_10238_reg[7]_i_364_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_365\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_61_fu_6172_p9(1),
      I1 => tmp_62_fu_6191_p9(1),
      O => \trunc_ln50_reg_10238_reg[7]_i_365_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_366\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_55_fu_6058_p9(1),
      I1 => tmp_56_fu_6077_p9(1),
      O => \trunc_ln50_reg_10238_reg[7]_i_366_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_367\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_57_fu_6096_p9(1),
      I1 => tmp_58_fu_6115_p9(1),
      O => \trunc_ln50_reg_10238_reg[7]_i_367_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_368\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_51_fu_5982_p9(1),
      I1 => tmp_52_fu_6001_p9(1),
      O => \trunc_ln50_reg_10238_reg[7]_i_368_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_369\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_53_fu_6020_p9(1),
      I1 => tmp_54_fu_6039_p9(1),
      O => \trunc_ln50_reg_10238_reg[7]_i_369_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_370\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_63_fu_6210_p9(0),
      I1 => tmp_64_fu_6229_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_370_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_371\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_65_fu_6248_p9(0),
      I1 => tmp_66_fu_6267_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_371_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_372\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_59_fu_6134_p9(0),
      I1 => tmp_60_fu_6153_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_372_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_373\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_61_fu_6172_p9(0),
      I1 => tmp_62_fu_6191_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_373_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_374\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_55_fu_6058_p9(0),
      I1 => tmp_56_fu_6077_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_374_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_375\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_57_fu_6096_p9(0),
      I1 => tmp_58_fu_6115_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_375_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_376\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_51_fu_5982_p9(0),
      I1 => tmp_52_fu_6001_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_376_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_377\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_53_fu_6020_p9(0),
      I1 => tmp_54_fu_6039_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_377_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_394\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_63_fu_6210_p9(2),
      I1 => tmp_64_fu_6229_p9(2),
      O => \trunc_ln50_reg_10238_reg[7]_i_394_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_395\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_65_fu_6248_p9(2),
      I1 => tmp_66_fu_6267_p9(2),
      O => \trunc_ln50_reg_10238_reg[7]_i_395_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_396\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_59_fu_6134_p9(2),
      I1 => tmp_60_fu_6153_p9(2),
      O => \trunc_ln50_reg_10238_reg[7]_i_396_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_397\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_61_fu_6172_p9(2),
      I1 => tmp_62_fu_6191_p9(2),
      O => \trunc_ln50_reg_10238_reg[7]_i_397_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_398\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_55_fu_6058_p9(2),
      I1 => tmp_56_fu_6077_p9(2),
      O => \trunc_ln50_reg_10238_reg[7]_i_398_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_399\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_57_fu_6096_p9(2),
      I1 => tmp_58_fu_6115_p9(2),
      O => \trunc_ln50_reg_10238_reg[7]_i_399_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_400\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_51_fu_5982_p9(2),
      I1 => tmp_52_fu_6001_p9(2),
      O => \trunc_ln50_reg_10238_reg[7]_i_400_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_401\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_53_fu_6020_p9(2),
      I1 => tmp_54_fu_6039_p9(2),
      O => \trunc_ln50_reg_10238_reg[7]_i_401_n_0\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_67 is
  port (
    tmp_84_fu_6665_p35 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_68_fu_6361_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_69_fu_6380_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_70_fu_6399_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_71_fu_6418_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_72_fu_6437_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_73_fu_6456_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_74_fu_6475_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_75_fu_6494_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_76_fu_6513_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_77_fu_6532_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_78_fu_6551_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_79_fu_6570_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_80_fu_6589_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_81_fu_6608_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_82_fu_6627_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_83_fu_6646_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_67 : entity is "sobel_hls_sparsemux_33_4_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_67;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_67 is
  signal \tmp_147_reg_10233_reg[3]_i_365_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_366_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_367_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_368_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_373_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_374_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_375_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_376_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_386_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_387_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_388_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_389_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_774_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_775_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_776_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_777_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_778_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_779_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_780_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_781_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_790_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_791_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_792_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_793_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_794_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_795_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_796_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_797_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_814_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_815_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_816_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_817_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_818_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_819_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_820_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_821_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_219_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_220_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_221_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_222_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_223_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_224_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_225_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_226_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_247_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_248_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_249_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_250_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_259_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_260_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_261_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_262_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_263_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_264_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_265_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_266_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_298_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_299_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_300_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_301_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_302_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_303_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_304_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_305_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_306_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_307_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_308_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_309_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_310_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_311_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_312_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_313_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_354_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_355_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_356_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_357_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_358_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_359_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_360_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_361_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_378_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_379_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_380_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_381_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_382_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_383_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_384_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_385_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_386_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_387_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_388_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_389_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_390_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_391_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_392_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_393_n_0\ : STD_LOGIC;
begin
\tmp_147_reg_10233[3]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_365_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_366_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_367_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_368_n_0\,
      O => tmp_84_fu_6665_p35(6)
    );
\tmp_147_reg_10233[3]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_373_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_374_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_375_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_376_n_0\,
      O => tmp_84_fu_6665_p35(5)
    );
\tmp_147_reg_10233[3]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_386_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_387_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_388_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_389_n_0\,
      O => tmp_84_fu_6665_p35(7)
    );
\tmp_147_reg_10233_reg[3]_i_365\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_774_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_775_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_365_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_366\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_776_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_777_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_366_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_367\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_778_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_779_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_367_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_368\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_780_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_781_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_368_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_373\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_790_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_791_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_373_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_374\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_792_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_793_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_374_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_375\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_794_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_795_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_375_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_376\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_796_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_797_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_376_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_386\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_814_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_815_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_386_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_387\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_816_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_817_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_387_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_388\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_818_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_819_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_388_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_389\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_820_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_821_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_389_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_774\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_80_fu_6589_p9(6),
      I1 => tmp_81_fu_6608_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_774_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_775\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_82_fu_6627_p9(6),
      I1 => tmp_83_fu_6646_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_775_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_776\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_76_fu_6513_p9(6),
      I1 => tmp_77_fu_6532_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_776_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_777\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_78_fu_6551_p9(6),
      I1 => tmp_79_fu_6570_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_777_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_778\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_72_fu_6437_p9(6),
      I1 => tmp_73_fu_6456_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_778_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_779\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_74_fu_6475_p9(6),
      I1 => tmp_75_fu_6494_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_779_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_780\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_68_fu_6361_p9(6),
      I1 => tmp_69_fu_6380_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_780_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_781\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_70_fu_6399_p9(6),
      I1 => tmp_71_fu_6418_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_781_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_790\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_80_fu_6589_p9(5),
      I1 => tmp_81_fu_6608_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_790_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_791\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_82_fu_6627_p9(5),
      I1 => tmp_83_fu_6646_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_791_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_792\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_76_fu_6513_p9(5),
      I1 => tmp_77_fu_6532_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_792_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_793\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_78_fu_6551_p9(5),
      I1 => tmp_79_fu_6570_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_793_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_794\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_72_fu_6437_p9(5),
      I1 => tmp_73_fu_6456_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_794_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_795\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_74_fu_6475_p9(5),
      I1 => tmp_75_fu_6494_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_795_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_796\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_68_fu_6361_p9(5),
      I1 => tmp_69_fu_6380_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_796_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_797\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_70_fu_6399_p9(5),
      I1 => tmp_71_fu_6418_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_797_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_814\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_80_fu_6589_p9(7),
      I1 => tmp_81_fu_6608_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_814_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_815\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_82_fu_6627_p9(7),
      I1 => tmp_83_fu_6646_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_815_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_816\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_76_fu_6513_p9(7),
      I1 => tmp_77_fu_6532_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_816_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_817\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_78_fu_6551_p9(7),
      I1 => tmp_79_fu_6570_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_817_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_818\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_72_fu_6437_p9(7),
      I1 => tmp_73_fu_6456_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_818_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_819\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_74_fu_6475_p9(7),
      I1 => tmp_75_fu_6494_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_819_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_820\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_68_fu_6361_p9(7),
      I1 => tmp_69_fu_6380_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_820_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_821\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_70_fu_6399_p9(7),
      I1 => tmp_71_fu_6418_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_821_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238[7]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_219_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_220_n_0\,
      I2 => Q(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_221_n_0\,
      I4 => Q(2),
      I5 => \trunc_ln50_reg_10238_reg[7]_i_222_n_0\,
      O => tmp_84_fu_6665_p35(3)
    );
\trunc_ln50_reg_10238[7]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_223_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_224_n_0\,
      I2 => Q(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_225_n_0\,
      I4 => Q(2),
      I5 => \trunc_ln50_reg_10238_reg[7]_i_226_n_0\,
      O => tmp_84_fu_6665_p35(4)
    );
\trunc_ln50_reg_10238[7]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_247_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_248_n_0\,
      I2 => Q(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_249_n_0\,
      I4 => Q(2),
      I5 => \trunc_ln50_reg_10238_reg[7]_i_250_n_0\,
      O => tmp_84_fu_6665_p35(1)
    );
\trunc_ln50_reg_10238[7]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_259_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_260_n_0\,
      I2 => Q(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_261_n_0\,
      I4 => Q(2),
      I5 => \trunc_ln50_reg_10238_reg[7]_i_262_n_0\,
      O => tmp_84_fu_6665_p35(0)
    );
\trunc_ln50_reg_10238[7]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_263_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_264_n_0\,
      I2 => Q(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_265_n_0\,
      I4 => Q(2),
      I5 => \trunc_ln50_reg_10238_reg[7]_i_266_n_0\,
      O => tmp_84_fu_6665_p35(2)
    );
\trunc_ln50_reg_10238_reg[7]_i_219\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_298_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_299_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_219_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_220\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_300_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_301_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_220_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_221\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_302_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_303_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_221_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_222\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_304_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_305_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_222_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_223\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_306_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_307_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_223_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_224\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_308_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_309_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_224_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_225\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_310_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_311_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_225_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_226\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_312_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_313_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_226_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_247\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_354_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_355_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_247_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_248\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_356_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_357_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_248_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_249\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_358_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_359_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_249_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_250\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_360_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_361_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_250_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_259\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_378_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_379_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_259_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_260\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_380_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_381_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_260_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_261\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_382_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_383_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_261_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_262\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_384_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_385_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_262_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_263\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_386_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_387_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_263_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_264\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_388_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_389_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_264_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_265\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_390_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_391_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_265_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_266\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_392_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_393_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_266_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_298\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_80_fu_6589_p9(3),
      I1 => tmp_81_fu_6608_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_298_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_299\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_82_fu_6627_p9(3),
      I1 => tmp_83_fu_6646_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_299_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_300\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_76_fu_6513_p9(3),
      I1 => tmp_77_fu_6532_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_300_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_301\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_78_fu_6551_p9(3),
      I1 => tmp_79_fu_6570_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_301_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_302\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_72_fu_6437_p9(3),
      I1 => tmp_73_fu_6456_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_302_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_303\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_74_fu_6475_p9(3),
      I1 => tmp_75_fu_6494_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_303_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_304\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_68_fu_6361_p9(3),
      I1 => tmp_69_fu_6380_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_304_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_305\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_70_fu_6399_p9(3),
      I1 => tmp_71_fu_6418_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_305_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_306\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_80_fu_6589_p9(4),
      I1 => tmp_81_fu_6608_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_306_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_307\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_82_fu_6627_p9(4),
      I1 => tmp_83_fu_6646_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_307_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_308\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_76_fu_6513_p9(4),
      I1 => tmp_77_fu_6532_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_308_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_309\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_78_fu_6551_p9(4),
      I1 => tmp_79_fu_6570_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_309_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_310\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_72_fu_6437_p9(4),
      I1 => tmp_73_fu_6456_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_310_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_311\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_74_fu_6475_p9(4),
      I1 => tmp_75_fu_6494_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_311_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_312\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_68_fu_6361_p9(4),
      I1 => tmp_69_fu_6380_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_312_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_313\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_70_fu_6399_p9(4),
      I1 => tmp_71_fu_6418_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_313_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_354\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_80_fu_6589_p9(1),
      I1 => tmp_81_fu_6608_p9(1),
      O => \trunc_ln50_reg_10238_reg[7]_i_354_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_355\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_82_fu_6627_p9(1),
      I1 => tmp_83_fu_6646_p9(1),
      O => \trunc_ln50_reg_10238_reg[7]_i_355_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_356\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_76_fu_6513_p9(1),
      I1 => tmp_77_fu_6532_p9(1),
      O => \trunc_ln50_reg_10238_reg[7]_i_356_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_357\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_78_fu_6551_p9(1),
      I1 => tmp_79_fu_6570_p9(1),
      O => \trunc_ln50_reg_10238_reg[7]_i_357_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_358\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_72_fu_6437_p9(1),
      I1 => tmp_73_fu_6456_p9(1),
      O => \trunc_ln50_reg_10238_reg[7]_i_358_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_359\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_74_fu_6475_p9(1),
      I1 => tmp_75_fu_6494_p9(1),
      O => \trunc_ln50_reg_10238_reg[7]_i_359_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_360\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_68_fu_6361_p9(1),
      I1 => tmp_69_fu_6380_p9(1),
      O => \trunc_ln50_reg_10238_reg[7]_i_360_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_361\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_70_fu_6399_p9(1),
      I1 => tmp_71_fu_6418_p9(1),
      O => \trunc_ln50_reg_10238_reg[7]_i_361_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_378\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_80_fu_6589_p9(0),
      I1 => tmp_81_fu_6608_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_378_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_379\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_82_fu_6627_p9(0),
      I1 => tmp_83_fu_6646_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_379_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_380\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_76_fu_6513_p9(0),
      I1 => tmp_77_fu_6532_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_380_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_381\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_78_fu_6551_p9(0),
      I1 => tmp_79_fu_6570_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_381_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_382\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_72_fu_6437_p9(0),
      I1 => tmp_73_fu_6456_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_382_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_383\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_74_fu_6475_p9(0),
      I1 => tmp_75_fu_6494_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_383_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_384\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_68_fu_6361_p9(0),
      I1 => tmp_69_fu_6380_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_384_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_385\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_70_fu_6399_p9(0),
      I1 => tmp_71_fu_6418_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_385_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_386\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_80_fu_6589_p9(2),
      I1 => tmp_81_fu_6608_p9(2),
      O => \trunc_ln50_reg_10238_reg[7]_i_386_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_387\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_82_fu_6627_p9(2),
      I1 => tmp_83_fu_6646_p9(2),
      O => \trunc_ln50_reg_10238_reg[7]_i_387_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_388\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_76_fu_6513_p9(2),
      I1 => tmp_77_fu_6532_p9(2),
      O => \trunc_ln50_reg_10238_reg[7]_i_388_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_389\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_78_fu_6551_p9(2),
      I1 => tmp_79_fu_6570_p9(2),
      O => \trunc_ln50_reg_10238_reg[7]_i_389_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_390\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_72_fu_6437_p9(2),
      I1 => tmp_73_fu_6456_p9(2),
      O => \trunc_ln50_reg_10238_reg[7]_i_390_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_391\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_74_fu_6475_p9(2),
      I1 => tmp_75_fu_6494_p9(2),
      O => \trunc_ln50_reg_10238_reg[7]_i_391_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_392\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_68_fu_6361_p9(2),
      I1 => tmp_69_fu_6380_p9(2),
      O => \trunc_ln50_reg_10238_reg[7]_i_392_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_393\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_70_fu_6399_p9(2),
      I1 => tmp_71_fu_6418_p9(2),
      O => \trunc_ln50_reg_10238_reg[7]_i_393_n_0\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_68 is
  port (
    tmp_101_fu_7044_p35 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_85_fu_6740_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_86_fu_6759_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_87_fu_6778_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_88_fu_6797_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_89_fu_6816_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_90_fu_6835_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_91_fu_6854_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_92_fu_6873_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_93_fu_6892_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_94_fu_6911_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_95_fu_6930_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_96_fu_6949_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_97_fu_6968_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_98_fu_6987_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_99_fu_7006_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_100_fu_7025_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_68 : entity is "sobel_hls_sparsemux_33_4_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_68;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_68 is
  signal \tmp_147_reg_10233_reg[3]_i_229_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_230_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_231_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_232_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_309_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_310_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_311_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_312_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_317_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_318_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_319_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_320_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_357_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_358_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_359_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_360_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_502_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_503_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_504_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_505_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_506_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_507_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_508_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_509_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_662_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_663_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_664_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_665_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_666_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_667_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_668_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_669_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_678_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_679_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_680_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_681_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_682_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_683_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_684_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_685_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_758_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_759_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_760_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_761_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_762_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_763_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_764_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_765_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_114_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_115_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_116_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_117_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_118_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_119_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_120_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_121_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_207_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_208_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_209_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_210_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_231_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_232_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_233_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_234_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_239_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_240_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_241_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_242_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_274_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_275_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_276_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_277_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_278_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_279_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_280_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_281_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_322_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_323_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_324_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_325_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_326_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_327_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_328_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_329_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_338_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_339_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_340_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_341_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_342_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_343_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_344_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_345_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_67_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_68_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_69_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_70_n_0\ : STD_LOGIC;
begin
\tmp_147_reg_10233[3]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_229_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_230_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_231_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_232_n_0\,
      O => tmp_101_fu_7044_p35(6)
    );
\tmp_147_reg_10233[3]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_309_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_310_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_311_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_312_n_0\,
      O => tmp_101_fu_7044_p35(2)
    );
\tmp_147_reg_10233[3]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_317_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_318_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_319_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_320_n_0\,
      O => tmp_101_fu_7044_p35(1)
    );
\tmp_147_reg_10233[3]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_357_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_358_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_359_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_360_n_0\,
      O => tmp_101_fu_7044_p35(7)
    );
\tmp_147_reg_10233_reg[3]_i_229\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_502_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_503_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_229_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_230\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_504_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_505_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_230_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_231\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_506_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_507_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_231_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_232\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_508_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_509_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_232_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_309\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_662_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_663_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_309_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_310\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_664_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_665_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_310_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_311\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_666_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_667_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_311_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_312\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_668_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_669_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_312_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_317\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_678_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_679_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_317_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_318\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_680_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_681_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_318_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_319\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_682_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_683_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_319_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_320\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_684_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_685_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_320_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_357\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_758_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_759_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_357_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_358\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_760_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_761_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_358_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_359\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_762_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_763_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_359_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_360\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_764_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_765_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_360_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_502\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_97_fu_6968_p9(6),
      I1 => tmp_98_fu_6987_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_502_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_503\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_99_fu_7006_p9(6),
      I1 => tmp_100_fu_7025_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_503_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_504\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_93_fu_6892_p9(6),
      I1 => tmp_94_fu_6911_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_504_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_505\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_95_fu_6930_p9(6),
      I1 => tmp_96_fu_6949_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_505_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_506\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_89_fu_6816_p9(6),
      I1 => tmp_90_fu_6835_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_506_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_507\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_91_fu_6854_p9(6),
      I1 => tmp_92_fu_6873_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_507_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_508\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_85_fu_6740_p9(6),
      I1 => tmp_86_fu_6759_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_508_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_509\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_87_fu_6778_p9(6),
      I1 => tmp_88_fu_6797_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_509_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_662\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_97_fu_6968_p9(2),
      I1 => tmp_98_fu_6987_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_662_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_663\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_99_fu_7006_p9(2),
      I1 => tmp_100_fu_7025_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_663_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_664\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_93_fu_6892_p9(2),
      I1 => tmp_94_fu_6911_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_664_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_665\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_95_fu_6930_p9(2),
      I1 => tmp_96_fu_6949_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_665_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_666\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_89_fu_6816_p9(2),
      I1 => tmp_90_fu_6835_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_666_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_667\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_91_fu_6854_p9(2),
      I1 => tmp_92_fu_6873_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_667_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_668\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_85_fu_6740_p9(2),
      I1 => tmp_86_fu_6759_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_668_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_669\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_87_fu_6778_p9(2),
      I1 => tmp_88_fu_6797_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_669_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_678\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_97_fu_6968_p9(1),
      I1 => tmp_98_fu_6987_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_678_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_679\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_99_fu_7006_p9(1),
      I1 => tmp_100_fu_7025_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_679_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_680\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_93_fu_6892_p9(1),
      I1 => tmp_94_fu_6911_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_680_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_681\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_95_fu_6930_p9(1),
      I1 => tmp_96_fu_6949_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_681_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_682\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_89_fu_6816_p9(1),
      I1 => tmp_90_fu_6835_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_682_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_683\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_91_fu_6854_p9(1),
      I1 => tmp_92_fu_6873_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_683_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_684\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_85_fu_6740_p9(1),
      I1 => tmp_86_fu_6759_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_684_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_685\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_87_fu_6778_p9(1),
      I1 => tmp_88_fu_6797_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_685_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_758\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_97_fu_6968_p9(7),
      I1 => tmp_98_fu_6987_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_758_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_759\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_99_fu_7006_p9(7),
      I1 => tmp_100_fu_7025_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_759_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_760\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_93_fu_6892_p9(7),
      I1 => tmp_94_fu_6911_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_760_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_761\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_95_fu_6930_p9(7),
      I1 => tmp_96_fu_6949_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_761_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_762\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_89_fu_6816_p9(7),
      I1 => tmp_90_fu_6835_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_762_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_763\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_91_fu_6854_p9(7),
      I1 => tmp_92_fu_6873_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_763_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_764\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_85_fu_6740_p9(7),
      I1 => tmp_86_fu_6759_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_764_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_765\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_87_fu_6778_p9(7),
      I1 => tmp_88_fu_6797_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_765_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238[7]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_207_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_208_n_0\,
      I2 => Q(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_209_n_0\,
      I4 => Q(2),
      I5 => \trunc_ln50_reg_10238_reg[7]_i_210_n_0\,
      O => tmp_101_fu_7044_p35(5)
    );
\trunc_ln50_reg_10238[7]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_231_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_232_n_0\,
      I2 => Q(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_233_n_0\,
      I4 => Q(2),
      I5 => \trunc_ln50_reg_10238_reg[7]_i_234_n_0\,
      O => tmp_101_fu_7044_p35(4)
    );
\trunc_ln50_reg_10238[7]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_239_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_240_n_0\,
      I2 => Q(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_241_n_0\,
      I4 => Q(2),
      I5 => \trunc_ln50_reg_10238_reg[7]_i_242_n_0\,
      O => tmp_101_fu_7044_p35(3)
    );
\trunc_ln50_reg_10238[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_67_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_68_n_0\,
      I2 => Q(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_69_n_0\,
      I4 => Q(2),
      I5 => \trunc_ln50_reg_10238_reg[7]_i_70_n_0\,
      O => tmp_101_fu_7044_p35(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_114\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_97_fu_6968_p9(0),
      I1 => tmp_98_fu_6987_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_114_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_115\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_99_fu_7006_p9(0),
      I1 => tmp_100_fu_7025_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_115_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_93_fu_6892_p9(0),
      I1 => tmp_94_fu_6911_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_116_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_95_fu_6930_p9(0),
      I1 => tmp_96_fu_6949_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_117_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_118\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_89_fu_6816_p9(0),
      I1 => tmp_90_fu_6835_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_118_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_119\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_91_fu_6854_p9(0),
      I1 => tmp_92_fu_6873_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_119_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_120\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_85_fu_6740_p9(0),
      I1 => tmp_86_fu_6759_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_120_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_121\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_87_fu_6778_p9(0),
      I1 => tmp_88_fu_6797_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_121_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_207\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_274_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_275_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_207_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_208\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_276_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_277_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_208_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_209\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_278_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_279_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_209_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_210\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_280_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_281_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_210_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_231\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_322_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_323_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_231_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_232\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_324_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_325_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_232_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_233\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_326_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_327_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_233_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_234\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_328_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_329_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_234_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_239\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_338_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_339_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_239_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_240\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_340_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_341_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_240_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_241\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_342_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_343_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_241_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_242\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_344_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_345_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_242_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_274\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_97_fu_6968_p9(5),
      I1 => tmp_98_fu_6987_p9(5),
      O => \trunc_ln50_reg_10238_reg[7]_i_274_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_275\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_99_fu_7006_p9(5),
      I1 => tmp_100_fu_7025_p9(5),
      O => \trunc_ln50_reg_10238_reg[7]_i_275_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_276\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_93_fu_6892_p9(5),
      I1 => tmp_94_fu_6911_p9(5),
      O => \trunc_ln50_reg_10238_reg[7]_i_276_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_277\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_95_fu_6930_p9(5),
      I1 => tmp_96_fu_6949_p9(5),
      O => \trunc_ln50_reg_10238_reg[7]_i_277_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_278\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_89_fu_6816_p9(5),
      I1 => tmp_90_fu_6835_p9(5),
      O => \trunc_ln50_reg_10238_reg[7]_i_278_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_279\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_91_fu_6854_p9(5),
      I1 => tmp_92_fu_6873_p9(5),
      O => \trunc_ln50_reg_10238_reg[7]_i_279_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_280\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_85_fu_6740_p9(5),
      I1 => tmp_86_fu_6759_p9(5),
      O => \trunc_ln50_reg_10238_reg[7]_i_280_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_281\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_87_fu_6778_p9(5),
      I1 => tmp_88_fu_6797_p9(5),
      O => \trunc_ln50_reg_10238_reg[7]_i_281_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_322\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_97_fu_6968_p9(4),
      I1 => tmp_98_fu_6987_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_322_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_323\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_99_fu_7006_p9(4),
      I1 => tmp_100_fu_7025_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_323_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_324\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_93_fu_6892_p9(4),
      I1 => tmp_94_fu_6911_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_324_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_325\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_95_fu_6930_p9(4),
      I1 => tmp_96_fu_6949_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_325_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_326\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_89_fu_6816_p9(4),
      I1 => tmp_90_fu_6835_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_326_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_327\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_91_fu_6854_p9(4),
      I1 => tmp_92_fu_6873_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_327_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_328\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_85_fu_6740_p9(4),
      I1 => tmp_86_fu_6759_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_328_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_329\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_87_fu_6778_p9(4),
      I1 => tmp_88_fu_6797_p9(4),
      O => \trunc_ln50_reg_10238_reg[7]_i_329_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_338\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_97_fu_6968_p9(3),
      I1 => tmp_98_fu_6987_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_338_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_339\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_99_fu_7006_p9(3),
      I1 => tmp_100_fu_7025_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_339_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_340\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_93_fu_6892_p9(3),
      I1 => tmp_94_fu_6911_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_340_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_341\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_95_fu_6930_p9(3),
      I1 => tmp_96_fu_6949_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_341_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_342\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_89_fu_6816_p9(3),
      I1 => tmp_90_fu_6835_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_342_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_343\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_91_fu_6854_p9(3),
      I1 => tmp_92_fu_6873_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_343_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_344\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_85_fu_6740_p9(3),
      I1 => tmp_86_fu_6759_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_344_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_345\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_87_fu_6778_p9(3),
      I1 => tmp_88_fu_6797_p9(3),
      O => \trunc_ln50_reg_10238_reg[7]_i_345_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_67\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_114_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_115_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_67_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_68\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_116_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_117_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_68_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_69\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_118_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_119_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_69_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_70\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_120_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_121_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_70_n_0\,
      S => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_69 is
  port (
    tmp_118_fu_7427_p35 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_102_fu_7123_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_103_fu_7142_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_104_fu_7161_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_105_fu_7180_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_106_fu_7199_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_107_fu_7218_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_108_fu_7237_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_109_fu_7256_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_110_fu_7275_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_111_fu_7294_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_112_fu_7313_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_113_fu_7332_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_114_fu_7351_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_115_fu_7370_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_116_fu_7389_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_117_fu_7408_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_69 : entity is "sobel_hls_sparsemux_33_4_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_69;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_69 is
  signal \tmp_147_reg_10233_reg[3]_i_110_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_111_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_112_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_113_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_124_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_125_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_126_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_127_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_136_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_137_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_138_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_139_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_152_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_153_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_154_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_155_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_172_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_173_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_174_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_175_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_176_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_177_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_178_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_179_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_192_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_193_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_194_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_195_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_200_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_201_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_202_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_203_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_237_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_238_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_239_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_240_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_241_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_242_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_243_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_244_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_269_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_270_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_271_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_272_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_273_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_274_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_275_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_276_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_285_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_286_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_287_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_288_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_293_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_294_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_295_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_296_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_297_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_298_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_299_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_300_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_341_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_342_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_343_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_344_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_345_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_346_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_347_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_348_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_430_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_431_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_432_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_433_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_434_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_435_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_436_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_437_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_446_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_447_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_448_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_449_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_450_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_451_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_452_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_453_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_614_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_615_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_616_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_617_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_618_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_619_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_620_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_621_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_83_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_84_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_85_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_86_n_0\ : STD_LOGIC;
begin
\tmp_147_reg_10233[3]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_285_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_286_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_287_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_288_n_0\,
      O => tmp_118_fu_7427_p35(1)
    );
\tmp_147_reg_10233[3]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_83_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_84_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_85_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_86_n_0\,
      O => tmp_118_fu_7427_p35(7)
    );
\tmp_147_reg_10233[3]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_110_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_111_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_112_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_113_n_0\,
      O => tmp_118_fu_7427_p35(4)
    );
\tmp_147_reg_10233[3]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_124_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_125_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_126_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_127_n_0\,
      O => tmp_118_fu_7427_p35(3)
    );
\tmp_147_reg_10233[3]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_136_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_137_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_138_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_139_n_0\,
      O => tmp_118_fu_7427_p35(2)
    );
\tmp_147_reg_10233[3]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_152_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_153_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_154_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_155_n_0\,
      O => tmp_118_fu_7427_p35(0)
    );
\tmp_147_reg_10233[3]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_192_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_193_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_194_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_195_n_0\,
      O => tmp_118_fu_7427_p35(5)
    );
\tmp_147_reg_10233[3]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_200_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_201_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_202_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_203_n_0\,
      O => tmp_118_fu_7427_p35(6)
    );
\tmp_147_reg_10233_reg[3]_i_110\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_237_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_238_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_110_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_111\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_239_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_240_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_111_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_112\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_241_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_242_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_112_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_113\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_243_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_244_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_113_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_124\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_269_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_270_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_124_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_125\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_271_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_272_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_125_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_126\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_273_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_274_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_126_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_127\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_275_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_276_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_127_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_136\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_293_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_294_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_136_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_137\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_295_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_296_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_137_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_138\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_297_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_298_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_138_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_139\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_299_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_300_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_139_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_152\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_341_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_342_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_152_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_153\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_343_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_344_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_153_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_154\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_345_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_346_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_154_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_155\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_347_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_348_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_155_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_172\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_114_fu_7351_p9(7),
      I1 => tmp_115_fu_7370_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_172_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_173\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_116_fu_7389_p9(7),
      I1 => tmp_117_fu_7408_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_173_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_174\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_110_fu_7275_p9(7),
      I1 => tmp_111_fu_7294_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_174_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_175\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_112_fu_7313_p9(7),
      I1 => tmp_113_fu_7332_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_175_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_176\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_106_fu_7199_p9(7),
      I1 => tmp_107_fu_7218_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_176_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_177\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_108_fu_7237_p9(7),
      I1 => tmp_109_fu_7256_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_177_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_178\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_102_fu_7123_p9(7),
      I1 => tmp_103_fu_7142_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_178_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_179\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_104_fu_7161_p9(7),
      I1 => tmp_105_fu_7180_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_179_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_192\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_430_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_431_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_192_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_193\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_432_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_433_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_193_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_194\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_434_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_435_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_194_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_195\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_436_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_437_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_195_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_200\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_446_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_447_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_200_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_201\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_448_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_449_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_201_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_202\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_450_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_451_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_202_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_203\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_452_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_453_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_203_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_237\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_114_fu_7351_p9(4),
      I1 => tmp_115_fu_7370_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_237_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_238\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_116_fu_7389_p9(4),
      I1 => tmp_117_fu_7408_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_238_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_239\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_110_fu_7275_p9(4),
      I1 => tmp_111_fu_7294_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_239_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_240\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_112_fu_7313_p9(4),
      I1 => tmp_113_fu_7332_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_240_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_241\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_106_fu_7199_p9(4),
      I1 => tmp_107_fu_7218_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_241_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_242\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_108_fu_7237_p9(4),
      I1 => tmp_109_fu_7256_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_242_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_243\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_102_fu_7123_p9(4),
      I1 => tmp_103_fu_7142_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_243_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_244\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_104_fu_7161_p9(4),
      I1 => tmp_105_fu_7180_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_244_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_269\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_114_fu_7351_p9(3),
      I1 => tmp_115_fu_7370_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_269_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_270\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_116_fu_7389_p9(3),
      I1 => tmp_117_fu_7408_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_270_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_271\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_110_fu_7275_p9(3),
      I1 => tmp_111_fu_7294_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_271_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_272\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_112_fu_7313_p9(3),
      I1 => tmp_113_fu_7332_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_272_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_273\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_106_fu_7199_p9(3),
      I1 => tmp_107_fu_7218_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_273_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_274\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_108_fu_7237_p9(3),
      I1 => tmp_109_fu_7256_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_274_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_275\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_102_fu_7123_p9(3),
      I1 => tmp_103_fu_7142_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_275_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_276\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_104_fu_7161_p9(3),
      I1 => tmp_105_fu_7180_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_276_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_285\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_614_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_615_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_285_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_286\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_616_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_617_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_286_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_287\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_618_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_619_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_287_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_288\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_620_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_621_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_288_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_293\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_114_fu_7351_p9(2),
      I1 => tmp_115_fu_7370_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_293_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_294\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_116_fu_7389_p9(2),
      I1 => tmp_117_fu_7408_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_294_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_295\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_110_fu_7275_p9(2),
      I1 => tmp_111_fu_7294_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_295_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_296\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_112_fu_7313_p9(2),
      I1 => tmp_113_fu_7332_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_296_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_297\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_106_fu_7199_p9(2),
      I1 => tmp_107_fu_7218_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_297_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_298\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_108_fu_7237_p9(2),
      I1 => tmp_109_fu_7256_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_298_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_299\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_102_fu_7123_p9(2),
      I1 => tmp_103_fu_7142_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_299_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_300\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_104_fu_7161_p9(2),
      I1 => tmp_105_fu_7180_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_300_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_341\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_114_fu_7351_p9(0),
      I1 => tmp_115_fu_7370_p9(0),
      O => \tmp_147_reg_10233_reg[3]_i_341_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_342\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_116_fu_7389_p9(0),
      I1 => tmp_117_fu_7408_p9(0),
      O => \tmp_147_reg_10233_reg[3]_i_342_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_343\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_110_fu_7275_p9(0),
      I1 => tmp_111_fu_7294_p9(0),
      O => \tmp_147_reg_10233_reg[3]_i_343_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_344\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_112_fu_7313_p9(0),
      I1 => tmp_113_fu_7332_p9(0),
      O => \tmp_147_reg_10233_reg[3]_i_344_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_345\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_106_fu_7199_p9(0),
      I1 => tmp_107_fu_7218_p9(0),
      O => \tmp_147_reg_10233_reg[3]_i_345_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_346\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_108_fu_7237_p9(0),
      I1 => tmp_109_fu_7256_p9(0),
      O => \tmp_147_reg_10233_reg[3]_i_346_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_347\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_102_fu_7123_p9(0),
      I1 => tmp_103_fu_7142_p9(0),
      O => \tmp_147_reg_10233_reg[3]_i_347_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_348\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_104_fu_7161_p9(0),
      I1 => tmp_105_fu_7180_p9(0),
      O => \tmp_147_reg_10233_reg[3]_i_348_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_430\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_114_fu_7351_p9(5),
      I1 => tmp_115_fu_7370_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_430_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_431\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_116_fu_7389_p9(5),
      I1 => tmp_117_fu_7408_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_431_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_432\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_110_fu_7275_p9(5),
      I1 => tmp_111_fu_7294_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_432_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_433\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_112_fu_7313_p9(5),
      I1 => tmp_113_fu_7332_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_433_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_434\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_106_fu_7199_p9(5),
      I1 => tmp_107_fu_7218_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_434_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_435\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_108_fu_7237_p9(5),
      I1 => tmp_109_fu_7256_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_435_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_436\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_102_fu_7123_p9(5),
      I1 => tmp_103_fu_7142_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_436_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_437\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_104_fu_7161_p9(5),
      I1 => tmp_105_fu_7180_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_437_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_446\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_114_fu_7351_p9(6),
      I1 => tmp_115_fu_7370_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_446_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_447\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_116_fu_7389_p9(6),
      I1 => tmp_117_fu_7408_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_447_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_448\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_110_fu_7275_p9(6),
      I1 => tmp_111_fu_7294_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_448_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_449\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_112_fu_7313_p9(6),
      I1 => tmp_113_fu_7332_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_449_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_450\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_106_fu_7199_p9(6),
      I1 => tmp_107_fu_7218_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_450_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_451\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_108_fu_7237_p9(6),
      I1 => tmp_109_fu_7256_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_451_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_452\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_102_fu_7123_p9(6),
      I1 => tmp_103_fu_7142_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_452_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_453\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_104_fu_7161_p9(6),
      I1 => tmp_105_fu_7180_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_453_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_614\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_114_fu_7351_p9(1),
      I1 => tmp_115_fu_7370_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_614_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_615\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_116_fu_7389_p9(1),
      I1 => tmp_117_fu_7408_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_615_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_616\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_110_fu_7275_p9(1),
      I1 => tmp_111_fu_7294_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_616_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_617\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_112_fu_7313_p9(1),
      I1 => tmp_113_fu_7332_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_617_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_618\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_106_fu_7199_p9(1),
      I1 => tmp_107_fu_7218_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_618_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_619\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_108_fu_7237_p9(1),
      I1 => tmp_109_fu_7256_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_619_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_620\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_102_fu_7123_p9(1),
      I1 => tmp_103_fu_7142_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_620_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_621\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_104_fu_7161_p9(1),
      I1 => tmp_105_fu_7180_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_621_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_83\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_172_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_173_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_83_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_84\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_174_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_175_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_84_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_85\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_176_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_177_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_85_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_86\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_178_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_179_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_86_n_0\,
      S => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_70 is
  port (
    tmp_135_fu_7806_p35 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_119_fu_7502_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_120_fu_7521_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_121_fu_7540_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_122_fu_7559_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_123_fu_7578_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_124_fu_7597_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_125_fu_7616_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_126_fu_7635_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_127_fu_7654_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_128_fu_7673_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_129_fu_7692_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_130_fu_7711_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_131_fu_7730_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_132_fu_7749_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_133_fu_7768_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_134_fu_7787_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_70 : entity is "sobel_hls_sparsemux_33_4_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_70;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_70 is
  signal \tmp_147_reg_10233_reg[3]_i_204_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_205_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_206_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_207_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_217_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_218_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_219_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_220_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_225_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_226_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_227_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_228_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_253_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_254_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_255_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_256_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_261_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_262_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_263_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_264_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_325_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_326_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_327_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_328_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_333_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_334_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_335_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_336_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_454_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_455_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_456_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_457_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_458_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_459_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_460_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_461_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_478_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_479_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_480_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_481_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_482_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_483_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_484_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_485_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_494_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_495_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_496_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_497_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_498_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_499_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_500_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_501_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_550_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_551_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_552_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_553_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_554_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_555_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_556_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_557_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_566_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_567_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_568_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_569_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_570_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_571_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_572_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_573_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_694_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_695_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_696_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_697_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_698_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_699_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_700_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_701_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_710_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_711_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_712_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_713_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_714_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_715_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_716_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_717_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_36_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_37_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_38_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_39_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_71_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_72_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_73_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_74_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_75_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_76_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_77_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_78_n_0\ : STD_LOGIC;
begin
\tmp_147_reg_10233[3]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_217_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_218_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_219_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_220_n_0\,
      O => tmp_135_fu_7806_p35(7)
    );
\tmp_147_reg_10233[3]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_225_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_226_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_227_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_228_n_0\,
      O => tmp_135_fu_7806_p35(5)
    );
\tmp_147_reg_10233[3]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_253_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_254_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_255_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_256_n_0\,
      O => tmp_135_fu_7806_p35(4)
    );
\tmp_147_reg_10233[3]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_261_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_262_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_263_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_264_n_0\,
      O => tmp_135_fu_7806_p35(3)
    );
\tmp_147_reg_10233[3]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_325_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_326_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_327_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_328_n_0\,
      O => tmp_135_fu_7806_p35(1)
    );
\tmp_147_reg_10233[3]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_333_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_334_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_335_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_336_n_0\,
      O => tmp_135_fu_7806_p35(2)
    );
\tmp_147_reg_10233[3]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_204_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_205_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_206_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_207_n_0\,
      O => tmp_135_fu_7806_p35(6)
    );
\tmp_147_reg_10233_reg[3]_i_204\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_454_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_455_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_204_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_205\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_456_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_457_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_205_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_206\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_458_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_459_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_206_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_207\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_460_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_461_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_207_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_217\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_478_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_479_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_217_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_218\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_480_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_481_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_218_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_219\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_482_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_483_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_219_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_220\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_484_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_485_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_220_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_225\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_494_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_495_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_225_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_226\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_496_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_497_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_226_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_227\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_498_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_499_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_227_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_228\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_500_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_501_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_228_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_253\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_550_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_551_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_253_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_254\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_552_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_553_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_254_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_255\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_554_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_555_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_255_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_256\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_556_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_557_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_256_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_261\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_566_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_567_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_261_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_262\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_568_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_569_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_262_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_263\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_570_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_571_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_263_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_264\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_572_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_573_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_264_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_325\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_694_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_695_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_325_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_326\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_696_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_697_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_326_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_327\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_698_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_699_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_327_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_328\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_700_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_701_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_328_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_333\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_710_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_711_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_333_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_334\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_712_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_713_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_334_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_335\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_714_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_715_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_335_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_336\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_716_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_717_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_336_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_454\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_131_fu_7730_p9(6),
      I1 => tmp_132_fu_7749_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_454_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_455\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_133_fu_7768_p9(6),
      I1 => tmp_134_fu_7787_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_455_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_456\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_127_fu_7654_p9(6),
      I1 => tmp_128_fu_7673_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_456_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_457\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_129_fu_7692_p9(6),
      I1 => tmp_130_fu_7711_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_457_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_458\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_123_fu_7578_p9(6),
      I1 => tmp_124_fu_7597_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_458_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_459\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_125_fu_7616_p9(6),
      I1 => tmp_126_fu_7635_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_459_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_460\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_119_fu_7502_p9(6),
      I1 => tmp_120_fu_7521_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_460_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_461\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_121_fu_7540_p9(6),
      I1 => tmp_122_fu_7559_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_461_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_478\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_131_fu_7730_p9(7),
      I1 => tmp_132_fu_7749_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_478_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_479\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_133_fu_7768_p9(7),
      I1 => tmp_134_fu_7787_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_479_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_480\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_127_fu_7654_p9(7),
      I1 => tmp_128_fu_7673_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_480_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_481\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_129_fu_7692_p9(7),
      I1 => tmp_130_fu_7711_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_481_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_482\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_123_fu_7578_p9(7),
      I1 => tmp_124_fu_7597_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_482_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_483\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_125_fu_7616_p9(7),
      I1 => tmp_126_fu_7635_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_483_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_484\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_119_fu_7502_p9(7),
      I1 => tmp_120_fu_7521_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_484_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_485\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_121_fu_7540_p9(7),
      I1 => tmp_122_fu_7559_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_485_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_494\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_131_fu_7730_p9(5),
      I1 => tmp_132_fu_7749_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_494_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_495\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_133_fu_7768_p9(5),
      I1 => tmp_134_fu_7787_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_495_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_496\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_127_fu_7654_p9(5),
      I1 => tmp_128_fu_7673_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_496_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_497\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_129_fu_7692_p9(5),
      I1 => tmp_130_fu_7711_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_497_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_498\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_123_fu_7578_p9(5),
      I1 => tmp_124_fu_7597_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_498_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_499\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_125_fu_7616_p9(5),
      I1 => tmp_126_fu_7635_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_499_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_500\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_119_fu_7502_p9(5),
      I1 => tmp_120_fu_7521_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_500_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_501\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_121_fu_7540_p9(5),
      I1 => tmp_122_fu_7559_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_501_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_550\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_131_fu_7730_p9(4),
      I1 => tmp_132_fu_7749_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_550_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_551\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_133_fu_7768_p9(4),
      I1 => tmp_134_fu_7787_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_551_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_552\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_127_fu_7654_p9(4),
      I1 => tmp_128_fu_7673_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_552_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_553\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_129_fu_7692_p9(4),
      I1 => tmp_130_fu_7711_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_553_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_554\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_123_fu_7578_p9(4),
      I1 => tmp_124_fu_7597_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_554_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_555\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_125_fu_7616_p9(4),
      I1 => tmp_126_fu_7635_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_555_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_556\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_119_fu_7502_p9(4),
      I1 => tmp_120_fu_7521_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_556_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_557\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_121_fu_7540_p9(4),
      I1 => tmp_122_fu_7559_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_557_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_566\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_131_fu_7730_p9(3),
      I1 => tmp_132_fu_7749_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_566_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_567\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_133_fu_7768_p9(3),
      I1 => tmp_134_fu_7787_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_567_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_568\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_127_fu_7654_p9(3),
      I1 => tmp_128_fu_7673_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_568_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_569\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_129_fu_7692_p9(3),
      I1 => tmp_130_fu_7711_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_569_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_570\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_123_fu_7578_p9(3),
      I1 => tmp_124_fu_7597_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_570_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_571\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_125_fu_7616_p9(3),
      I1 => tmp_126_fu_7635_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_571_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_572\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_119_fu_7502_p9(3),
      I1 => tmp_120_fu_7521_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_572_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_573\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_121_fu_7540_p9(3),
      I1 => tmp_122_fu_7559_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_573_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_694\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_131_fu_7730_p9(1),
      I1 => tmp_132_fu_7749_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_694_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_695\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_133_fu_7768_p9(1),
      I1 => tmp_134_fu_7787_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_695_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_696\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_127_fu_7654_p9(1),
      I1 => tmp_128_fu_7673_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_696_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_697\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_129_fu_7692_p9(1),
      I1 => tmp_130_fu_7711_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_697_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_698\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_123_fu_7578_p9(1),
      I1 => tmp_124_fu_7597_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_698_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_699\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_125_fu_7616_p9(1),
      I1 => tmp_126_fu_7635_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_699_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_700\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_119_fu_7502_p9(1),
      I1 => tmp_120_fu_7521_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_700_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_701\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_121_fu_7540_p9(1),
      I1 => tmp_122_fu_7559_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_701_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_710\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_131_fu_7730_p9(2),
      I1 => tmp_132_fu_7749_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_710_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_711\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_133_fu_7768_p9(2),
      I1 => tmp_134_fu_7787_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_711_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_712\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_127_fu_7654_p9(2),
      I1 => tmp_128_fu_7673_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_712_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_713\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_129_fu_7692_p9(2),
      I1 => tmp_130_fu_7711_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_713_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_714\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_123_fu_7578_p9(2),
      I1 => tmp_124_fu_7597_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_714_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_715\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_125_fu_7616_p9(2),
      I1 => tmp_126_fu_7635_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_715_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_716\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_119_fu_7502_p9(2),
      I1 => tmp_120_fu_7521_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_716_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_717\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_121_fu_7540_p9(2),
      I1 => tmp_122_fu_7559_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_717_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_36_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_37_n_0\,
      I2 => Q(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_38_n_0\,
      I4 => Q(2),
      I5 => \trunc_ln50_reg_10238_reg[7]_i_39_n_0\,
      O => tmp_135_fu_7806_p35(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_71_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_72_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_36_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_73_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_74_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_37_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_38\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_75_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_76_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_38_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_77_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_78_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_39_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_131_fu_7730_p9(0),
      I1 => tmp_132_fu_7749_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_71_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_133_fu_7768_p9(0),
      I1 => tmp_134_fu_7787_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_72_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_73\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_127_fu_7654_p9(0),
      I1 => tmp_128_fu_7673_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_73_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_74\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_129_fu_7692_p9(0),
      I1 => tmp_130_fu_7711_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_74_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_75\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_123_fu_7578_p9(0),
      I1 => tmp_124_fu_7597_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_75_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_125_fu_7616_p9(0),
      I1 => tmp_126_fu_7635_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_76_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_119_fu_7502_p9(0),
      I1 => tmp_120_fu_7521_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_77_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_121_fu_7540_p9(0),
      I1 => tmp_122_fu_7559_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_78_n_0\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_71 is
  port (
    tmp_16_fu_5145_p35 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_1_fu_4841_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_2_fu_4860_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_3_fu_4879_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_4_fu_4898_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_5_fu_4917_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_6_fu_4936_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_7_fu_4955_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_8_fu_4974_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_9_fu_4993_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_s_fu_5012_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_10_fu_5031_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_11_fu_5050_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_12_fu_5069_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_13_fu_5088_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_14_fu_5107_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_15_fu_5126_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_71 : entity is "sobel_hls_sparsemux_33_4_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_71;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_71 is
  signal \tmp_147_reg_10233_reg[3]_i_208_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_209_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_210_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_211_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_213_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_214_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_215_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_216_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_221_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_222_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_223_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_224_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_257_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_258_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_259_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_260_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_265_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_266_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_267_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_268_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_329_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_330_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_331_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_332_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_337_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_338_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_339_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_340_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_462_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_463_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_464_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_465_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_466_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_467_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_468_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_469_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_470_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_471_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_472_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_473_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_474_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_475_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_476_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_477_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_486_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_487_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_488_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_489_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_490_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_491_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_492_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_493_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_558_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_559_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_560_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_561_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_562_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_563_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_564_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_565_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_574_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_575_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_576_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_577_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_578_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_579_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_580_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_581_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_702_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_703_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_704_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_705_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_706_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_707_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_708_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_709_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_718_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_719_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_720_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_721_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_722_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_723_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_724_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_725_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_40_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_41_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_42_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_43_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_79_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_80_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_81_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_82_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_83_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_84_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_85_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_86_n_0\ : STD_LOGIC;
begin
\tmp_147_reg_10233[3]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_213_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_214_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_215_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_216_n_0\,
      O => tmp_16_fu_5145_p35(7)
    );
\tmp_147_reg_10233[3]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_221_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_222_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_223_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_224_n_0\,
      O => tmp_16_fu_5145_p35(5)
    );
\tmp_147_reg_10233[3]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_257_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_258_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_259_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_260_n_0\,
      O => tmp_16_fu_5145_p35(4)
    );
\tmp_147_reg_10233[3]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_265_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_266_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_267_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_268_n_0\,
      O => tmp_16_fu_5145_p35(3)
    );
\tmp_147_reg_10233[3]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_329_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_330_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_331_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_332_n_0\,
      O => tmp_16_fu_5145_p35(1)
    );
\tmp_147_reg_10233[3]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_337_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_338_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_339_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_340_n_0\,
      O => tmp_16_fu_5145_p35(2)
    );
\tmp_147_reg_10233[3]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_208_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_209_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_210_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_211_n_0\,
      O => tmp_16_fu_5145_p35(6)
    );
\tmp_147_reg_10233_reg[3]_i_208\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_462_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_463_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_208_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_209\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_464_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_465_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_209_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_210\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_466_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_467_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_210_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_211\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_468_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_469_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_211_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_213\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_470_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_471_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_213_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_214\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_472_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_473_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_214_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_215\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_474_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_475_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_215_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_216\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_476_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_477_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_216_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_221\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_486_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_487_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_221_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_222\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_488_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_489_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_222_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_223\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_490_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_491_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_223_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_224\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_492_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_493_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_224_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_257\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_558_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_559_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_257_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_258\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_560_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_561_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_258_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_259\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_562_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_563_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_259_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_260\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_564_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_565_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_260_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_265\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_574_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_575_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_265_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_266\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_576_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_577_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_266_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_267\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_578_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_579_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_267_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_268\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_580_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_581_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_268_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_329\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_702_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_703_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_329_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_330\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_704_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_705_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_330_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_331\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_706_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_707_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_331_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_332\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_708_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_709_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_332_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_337\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_718_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_719_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_337_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_338\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_720_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_721_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_338_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_339\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_722_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_723_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_339_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_340\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_724_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_725_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_340_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_462\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_12_fu_5069_p9(6),
      I1 => tmp_13_fu_5088_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_462_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_463\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_14_fu_5107_p9(6),
      I1 => tmp_15_fu_5126_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_463_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_464\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_9_fu_4993_p9(6),
      I1 => tmp_s_fu_5012_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_464_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_465\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_10_fu_5031_p9(6),
      I1 => tmp_11_fu_5050_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_465_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_466\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_5_fu_4917_p9(6),
      I1 => tmp_6_fu_4936_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_466_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_467\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_7_fu_4955_p9(6),
      I1 => tmp_8_fu_4974_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_467_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_468\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_1_fu_4841_p9(6),
      I1 => tmp_2_fu_4860_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_468_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_469\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_3_fu_4879_p9(6),
      I1 => tmp_4_fu_4898_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_469_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_470\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_12_fu_5069_p9(7),
      I1 => tmp_13_fu_5088_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_470_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_471\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_14_fu_5107_p9(7),
      I1 => tmp_15_fu_5126_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_471_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_472\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_9_fu_4993_p9(7),
      I1 => tmp_s_fu_5012_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_472_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_473\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_10_fu_5031_p9(7),
      I1 => tmp_11_fu_5050_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_473_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_474\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_5_fu_4917_p9(7),
      I1 => tmp_6_fu_4936_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_474_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_475\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_7_fu_4955_p9(7),
      I1 => tmp_8_fu_4974_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_475_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_476\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_1_fu_4841_p9(7),
      I1 => tmp_2_fu_4860_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_476_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_477\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_3_fu_4879_p9(7),
      I1 => tmp_4_fu_4898_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_477_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_486\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_12_fu_5069_p9(5),
      I1 => tmp_13_fu_5088_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_486_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_487\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_14_fu_5107_p9(5),
      I1 => tmp_15_fu_5126_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_487_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_488\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_9_fu_4993_p9(5),
      I1 => tmp_s_fu_5012_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_488_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_489\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_10_fu_5031_p9(5),
      I1 => tmp_11_fu_5050_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_489_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_490\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_5_fu_4917_p9(5),
      I1 => tmp_6_fu_4936_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_490_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_491\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_7_fu_4955_p9(5),
      I1 => tmp_8_fu_4974_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_491_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_492\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_1_fu_4841_p9(5),
      I1 => tmp_2_fu_4860_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_492_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_493\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_3_fu_4879_p9(5),
      I1 => tmp_4_fu_4898_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_493_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_558\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_12_fu_5069_p9(4),
      I1 => tmp_13_fu_5088_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_558_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_559\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_14_fu_5107_p9(4),
      I1 => tmp_15_fu_5126_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_559_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_560\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_9_fu_4993_p9(4),
      I1 => tmp_s_fu_5012_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_560_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_561\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_10_fu_5031_p9(4),
      I1 => tmp_11_fu_5050_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_561_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_562\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_5_fu_4917_p9(4),
      I1 => tmp_6_fu_4936_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_562_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_563\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_7_fu_4955_p9(4),
      I1 => tmp_8_fu_4974_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_563_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_564\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_1_fu_4841_p9(4),
      I1 => tmp_2_fu_4860_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_564_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_565\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_3_fu_4879_p9(4),
      I1 => tmp_4_fu_4898_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_565_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_574\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_12_fu_5069_p9(3),
      I1 => tmp_13_fu_5088_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_574_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_575\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_14_fu_5107_p9(3),
      I1 => tmp_15_fu_5126_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_575_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_576\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_9_fu_4993_p9(3),
      I1 => tmp_s_fu_5012_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_576_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_577\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_10_fu_5031_p9(3),
      I1 => tmp_11_fu_5050_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_577_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_578\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_5_fu_4917_p9(3),
      I1 => tmp_6_fu_4936_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_578_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_579\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_7_fu_4955_p9(3),
      I1 => tmp_8_fu_4974_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_579_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_580\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_1_fu_4841_p9(3),
      I1 => tmp_2_fu_4860_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_580_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_581\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_3_fu_4879_p9(3),
      I1 => tmp_4_fu_4898_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_581_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_702\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_12_fu_5069_p9(1),
      I1 => tmp_13_fu_5088_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_702_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_703\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_14_fu_5107_p9(1),
      I1 => tmp_15_fu_5126_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_703_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_704\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_9_fu_4993_p9(1),
      I1 => tmp_s_fu_5012_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_704_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_705\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_10_fu_5031_p9(1),
      I1 => tmp_11_fu_5050_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_705_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_706\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_5_fu_4917_p9(1),
      I1 => tmp_6_fu_4936_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_706_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_707\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_7_fu_4955_p9(1),
      I1 => tmp_8_fu_4974_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_707_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_708\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_1_fu_4841_p9(1),
      I1 => tmp_2_fu_4860_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_708_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_709\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_3_fu_4879_p9(1),
      I1 => tmp_4_fu_4898_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_709_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_718\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_12_fu_5069_p9(2),
      I1 => tmp_13_fu_5088_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_718_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_719\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_14_fu_5107_p9(2),
      I1 => tmp_15_fu_5126_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_719_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_720\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_9_fu_4993_p9(2),
      I1 => tmp_s_fu_5012_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_720_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_721\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_10_fu_5031_p9(2),
      I1 => tmp_11_fu_5050_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_721_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_722\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_5_fu_4917_p9(2),
      I1 => tmp_6_fu_4936_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_722_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_723\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_7_fu_4955_p9(2),
      I1 => tmp_8_fu_4974_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_723_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_724\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_1_fu_4841_p9(2),
      I1 => tmp_2_fu_4860_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_724_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_725\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_3_fu_4879_p9(2),
      I1 => tmp_4_fu_4898_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_725_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_40_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_41_n_0\,
      I2 => Q(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_42_n_0\,
      I4 => Q(2),
      I5 => \trunc_ln50_reg_10238_reg[7]_i_43_n_0\,
      O => tmp_16_fu_5145_p35(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_40\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_79_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_80_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_40_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_41\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_81_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_82_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_41_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_42\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_83_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_84_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_42_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_43\: unisim.vcomponents.MUXF8
     port map (
      I0 => \trunc_ln50_reg_10238_reg[7]_i_85_n_0\,
      I1 => \trunc_ln50_reg_10238_reg[7]_i_86_n_0\,
      O => \trunc_ln50_reg_10238_reg[7]_i_43_n_0\,
      S => Q(1)
    );
\trunc_ln50_reg_10238_reg[7]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_12_fu_5069_p9(0),
      I1 => tmp_13_fu_5088_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_79_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_14_fu_5107_p9(0),
      I1 => tmp_15_fu_5126_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_80_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_9_fu_4993_p9(0),
      I1 => tmp_s_fu_5012_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_81_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_10_fu_5031_p9(0),
      I1 => tmp_11_fu_5050_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_82_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_5_fu_4917_p9(0),
      I1 => tmp_6_fu_4936_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_83_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_7_fu_4955_p9(0),
      I1 => tmp_8_fu_4974_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_84_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_1_fu_4841_p9(0),
      I1 => tmp_2_fu_4860_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_85_n_0\,
      S => Q(0)
    );
\trunc_ln50_reg_10238_reg[7]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_3_fu_4879_p9(0),
      I1 => tmp_4_fu_4898_p9(0),
      O => \trunc_ln50_reg_10238_reg[7]_i_86_n_0\,
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_72 is
  port (
    tmp_33_fu_5524_p35 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_17_fu_5220_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_18_fu_5239_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_19_fu_5258_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_20_fu_5277_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_21_fu_5296_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_22_fu_5315_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_23_fu_5334_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_24_fu_5353_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_25_fu_5372_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_26_fu_5391_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_27_fu_5410_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_28_fu_5429_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_29_fu_5448_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_30_fu_5467_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_31_fu_5486_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_32_fu_5505_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_72 : entity is "sobel_hls_sparsemux_33_4_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_72;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_72 is
  signal \tmp_147_reg_10233_reg[3]_i_114_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_115_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_116_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_117_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_128_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_129_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_130_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_131_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_140_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_141_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_142_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_143_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_156_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_157_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_158_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_159_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_180_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_181_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_182_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_183_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_184_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_185_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_186_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_187_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_188_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_189_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_190_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_191_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_196_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_197_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_198_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_199_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_245_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_246_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_247_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_248_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_249_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_250_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_251_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_252_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_277_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_278_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_279_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_280_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_281_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_282_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_283_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_284_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_289_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_290_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_291_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_292_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_301_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_302_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_303_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_304_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_305_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_306_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_307_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_308_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_349_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_350_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_351_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_352_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_353_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_354_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_355_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_356_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_422_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_423_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_424_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_425_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_426_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_427_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_428_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_429_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_438_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_439_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_440_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_441_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_442_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_443_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_444_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_445_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_622_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_623_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_624_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_625_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_626_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_627_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_628_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_629_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_87_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_88_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_89_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_90_n_0\ : STD_LOGIC;
begin
\tmp_147_reg_10233[3]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_289_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_290_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_291_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_292_n_0\,
      O => tmp_33_fu_5524_p35(1)
    );
\tmp_147_reg_10233[3]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_87_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_88_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_89_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_90_n_0\,
      O => tmp_33_fu_5524_p35(7)
    );
\tmp_147_reg_10233[3]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_114_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_115_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_116_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_117_n_0\,
      O => tmp_33_fu_5524_p35(4)
    );
\tmp_147_reg_10233[3]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_128_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_129_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_130_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_131_n_0\,
      O => tmp_33_fu_5524_p35(3)
    );
\tmp_147_reg_10233[3]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_140_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_141_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_142_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_143_n_0\,
      O => tmp_33_fu_5524_p35(2)
    );
\tmp_147_reg_10233[3]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_156_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_157_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_158_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_159_n_0\,
      O => tmp_33_fu_5524_p35(0)
    );
\tmp_147_reg_10233[3]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_188_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_189_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_190_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_191_n_0\,
      O => tmp_33_fu_5524_p35(5)
    );
\tmp_147_reg_10233[3]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_196_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_197_n_0\,
      I2 => Q(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_198_n_0\,
      I4 => Q(2),
      I5 => \tmp_147_reg_10233_reg[3]_i_199_n_0\,
      O => tmp_33_fu_5524_p35(6)
    );
\tmp_147_reg_10233_reg[3]_i_114\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_245_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_246_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_114_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_115\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_247_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_248_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_115_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_116\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_249_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_250_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_116_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_117\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_251_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_252_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_117_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_128\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_277_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_278_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_128_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_129\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_279_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_280_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_129_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_130\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_281_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_282_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_130_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_131\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_283_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_284_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_131_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_140\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_301_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_302_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_140_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_141\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_303_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_304_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_141_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_142\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_305_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_306_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_142_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_143\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_307_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_308_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_143_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_156\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_349_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_350_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_156_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_157\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_351_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_352_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_157_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_158\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_353_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_354_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_158_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_159\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_355_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_356_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_159_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_180\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_29_fu_5448_p9(7),
      I1 => tmp_30_fu_5467_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_180_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_181\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_31_fu_5486_p9(7),
      I1 => tmp_32_fu_5505_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_181_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_182\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_25_fu_5372_p9(7),
      I1 => tmp_26_fu_5391_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_182_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_183\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_27_fu_5410_p9(7),
      I1 => tmp_28_fu_5429_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_183_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_184\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_21_fu_5296_p9(7),
      I1 => tmp_22_fu_5315_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_184_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_185\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_23_fu_5334_p9(7),
      I1 => tmp_24_fu_5353_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_185_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_186\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_17_fu_5220_p9(7),
      I1 => tmp_18_fu_5239_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_186_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_187\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_19_fu_5258_p9(7),
      I1 => tmp_20_fu_5277_p9(7),
      O => \tmp_147_reg_10233_reg[3]_i_187_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_188\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_422_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_423_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_188_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_189\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_424_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_425_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_189_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_190\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_426_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_427_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_190_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_191\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_428_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_429_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_191_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_196\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_438_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_439_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_196_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_197\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_440_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_441_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_197_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_198\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_442_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_443_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_198_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_199\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_444_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_445_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_199_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_245\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_29_fu_5448_p9(4),
      I1 => tmp_30_fu_5467_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_245_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_246\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_31_fu_5486_p9(4),
      I1 => tmp_32_fu_5505_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_246_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_247\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_25_fu_5372_p9(4),
      I1 => tmp_26_fu_5391_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_247_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_248\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_27_fu_5410_p9(4),
      I1 => tmp_28_fu_5429_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_248_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_249\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_21_fu_5296_p9(4),
      I1 => tmp_22_fu_5315_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_249_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_250\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_23_fu_5334_p9(4),
      I1 => tmp_24_fu_5353_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_250_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_251\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_17_fu_5220_p9(4),
      I1 => tmp_18_fu_5239_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_251_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_252\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_19_fu_5258_p9(4),
      I1 => tmp_20_fu_5277_p9(4),
      O => \tmp_147_reg_10233_reg[3]_i_252_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_277\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_29_fu_5448_p9(3),
      I1 => tmp_30_fu_5467_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_277_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_278\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_31_fu_5486_p9(3),
      I1 => tmp_32_fu_5505_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_278_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_279\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_25_fu_5372_p9(3),
      I1 => tmp_26_fu_5391_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_279_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_280\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_27_fu_5410_p9(3),
      I1 => tmp_28_fu_5429_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_280_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_281\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_21_fu_5296_p9(3),
      I1 => tmp_22_fu_5315_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_281_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_282\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_23_fu_5334_p9(3),
      I1 => tmp_24_fu_5353_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_282_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_283\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_17_fu_5220_p9(3),
      I1 => tmp_18_fu_5239_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_283_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_284\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_19_fu_5258_p9(3),
      I1 => tmp_20_fu_5277_p9(3),
      O => \tmp_147_reg_10233_reg[3]_i_284_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_289\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_622_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_623_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_289_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_290\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_624_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_625_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_290_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_291\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_626_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_627_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_291_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_292\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_628_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_629_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_292_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_301\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_29_fu_5448_p9(2),
      I1 => tmp_30_fu_5467_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_301_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_302\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_31_fu_5486_p9(2),
      I1 => tmp_32_fu_5505_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_302_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_303\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_25_fu_5372_p9(2),
      I1 => tmp_26_fu_5391_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_303_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_304\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_27_fu_5410_p9(2),
      I1 => tmp_28_fu_5429_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_304_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_305\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_21_fu_5296_p9(2),
      I1 => tmp_22_fu_5315_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_305_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_306\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_23_fu_5334_p9(2),
      I1 => tmp_24_fu_5353_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_306_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_307\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_17_fu_5220_p9(2),
      I1 => tmp_18_fu_5239_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_307_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_308\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_19_fu_5258_p9(2),
      I1 => tmp_20_fu_5277_p9(2),
      O => \tmp_147_reg_10233_reg[3]_i_308_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_349\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_29_fu_5448_p9(0),
      I1 => tmp_30_fu_5467_p9(0),
      O => \tmp_147_reg_10233_reg[3]_i_349_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_350\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_31_fu_5486_p9(0),
      I1 => tmp_32_fu_5505_p9(0),
      O => \tmp_147_reg_10233_reg[3]_i_350_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_351\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_25_fu_5372_p9(0),
      I1 => tmp_26_fu_5391_p9(0),
      O => \tmp_147_reg_10233_reg[3]_i_351_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_352\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_27_fu_5410_p9(0),
      I1 => tmp_28_fu_5429_p9(0),
      O => \tmp_147_reg_10233_reg[3]_i_352_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_353\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_21_fu_5296_p9(0),
      I1 => tmp_22_fu_5315_p9(0),
      O => \tmp_147_reg_10233_reg[3]_i_353_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_354\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_23_fu_5334_p9(0),
      I1 => tmp_24_fu_5353_p9(0),
      O => \tmp_147_reg_10233_reg[3]_i_354_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_355\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_17_fu_5220_p9(0),
      I1 => tmp_18_fu_5239_p9(0),
      O => \tmp_147_reg_10233_reg[3]_i_355_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_356\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_19_fu_5258_p9(0),
      I1 => tmp_20_fu_5277_p9(0),
      O => \tmp_147_reg_10233_reg[3]_i_356_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_422\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_29_fu_5448_p9(5),
      I1 => tmp_30_fu_5467_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_422_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_423\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_31_fu_5486_p9(5),
      I1 => tmp_32_fu_5505_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_423_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_424\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_25_fu_5372_p9(5),
      I1 => tmp_26_fu_5391_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_424_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_425\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_27_fu_5410_p9(5),
      I1 => tmp_28_fu_5429_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_425_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_426\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_21_fu_5296_p9(5),
      I1 => tmp_22_fu_5315_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_426_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_427\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_23_fu_5334_p9(5),
      I1 => tmp_24_fu_5353_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_427_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_428\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_17_fu_5220_p9(5),
      I1 => tmp_18_fu_5239_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_428_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_429\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_19_fu_5258_p9(5),
      I1 => tmp_20_fu_5277_p9(5),
      O => \tmp_147_reg_10233_reg[3]_i_429_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_438\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_29_fu_5448_p9(6),
      I1 => tmp_30_fu_5467_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_438_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_439\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_31_fu_5486_p9(6),
      I1 => tmp_32_fu_5505_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_439_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_440\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_25_fu_5372_p9(6),
      I1 => tmp_26_fu_5391_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_440_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_441\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_27_fu_5410_p9(6),
      I1 => tmp_28_fu_5429_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_441_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_442\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_21_fu_5296_p9(6),
      I1 => tmp_22_fu_5315_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_442_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_443\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_23_fu_5334_p9(6),
      I1 => tmp_24_fu_5353_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_443_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_444\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_17_fu_5220_p9(6),
      I1 => tmp_18_fu_5239_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_444_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_445\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_19_fu_5258_p9(6),
      I1 => tmp_20_fu_5277_p9(6),
      O => \tmp_147_reg_10233_reg[3]_i_445_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_622\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_29_fu_5448_p9(1),
      I1 => tmp_30_fu_5467_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_622_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_623\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_31_fu_5486_p9(1),
      I1 => tmp_32_fu_5505_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_623_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_624\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_25_fu_5372_p9(1),
      I1 => tmp_26_fu_5391_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_624_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_625\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_27_fu_5410_p9(1),
      I1 => tmp_28_fu_5429_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_625_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_626\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_21_fu_5296_p9(1),
      I1 => tmp_22_fu_5315_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_626_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_627\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_23_fu_5334_p9(1),
      I1 => tmp_24_fu_5353_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_627_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_628\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_17_fu_5220_p9(1),
      I1 => tmp_18_fu_5239_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_628_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_629\: unisim.vcomponents.MUXF7
     port map (
      I0 => tmp_19_fu_5258_p9(1),
      I1 => tmp_20_fu_5277_p9(1),
      O => \tmp_147_reg_10233_reg[3]_i_629_n_0\,
      S => Q(0)
    );
\tmp_147_reg_10233_reg[3]_i_87\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_180_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_181_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_87_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_88\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_182_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_183_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_88_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_89\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_184_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_185_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_89_n_0\,
      S => Q(1)
    );
\tmp_147_reg_10233_reg[3]_i_90\: unisim.vcomponents.MUXF8
     port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_186_n_0\,
      I1 => \tmp_147_reg_10233_reg[3]_i_187_n_0\,
      O => \tmp_147_reg_10233_reg[3]_i_90_n_0\,
      S => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1 is
  port (
    tmp_39_fu_5694_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_770\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_674\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_770_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_674_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_674_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_770_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_514\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_514_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_514_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_770_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_770_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_770_4\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1 is
begin
\tmp_147_reg_10233[3]_i_1010\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_770\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_514\,
      I2 => \tmp_147_reg_10233_reg[3]_i_770_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_514_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_514_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_770_1\(6),
      O => tmp_39_fu_5694_p9(6)
    );
\tmp_147_reg_10233[3]_i_1144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_770\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_674\,
      I2 => \tmp_147_reg_10233_reg[3]_i_770_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_674_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_674_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_770_1\(2),
      O => tmp_39_fu_5694_p9(2)
    );
\tmp_147_reg_10233[3]_i_1176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_770\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_674\,
      I2 => \tmp_147_reg_10233_reg[3]_i_770_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_674_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_674_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_770_1\(1),
      O => tmp_39_fu_5694_p9(1)
    );
\tmp_147_reg_10233[3]_i_1272\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_770\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_770_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_770_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_770_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_770_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_770_1\(7),
      O => tmp_39_fu_5694_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_770\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_674\,
      I2 => \tmp_147_reg_10233_reg[3]_i_770_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_674_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_674_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_770_1\(0),
      O => tmp_39_fu_5694_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_427\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_770\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_514\,
      I2 => \tmp_147_reg_10233_reg[3]_i_770_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_514_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_514_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_770_1\(5),
      O => tmp_39_fu_5694_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_523\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_770\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_514\,
      I2 => \tmp_147_reg_10233_reg[3]_i_770_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_514_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_514_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_770_1\(4),
      O => tmp_39_fu_5694_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_555\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_770\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_514\,
      I2 => \tmp_147_reg_10233_reg[3]_i_770_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_514_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_514_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_770_1\(3),
      O => tmp_39_fu_5694_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_161 is
  port (
    tmp_1_fu_4841_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_724\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_476\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_724_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_724_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_476_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_564\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_564_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_564_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_476_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_476_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_476_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_161 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_161;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_161 is
begin
\tmp_147_reg_10233[3]_i_1048\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q2(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_564\,
      I2 => \tmp_147_reg_10233_reg[3]_i_476\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_564_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_564_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_476_0\(4),
      O => tmp_1_fu_4841_p9(4)
    );
\tmp_147_reg_10233[3]_i_1080\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q2(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_564\,
      I2 => \tmp_147_reg_10233_reg[3]_i_476\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_564_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_564_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_476_0\(3),
      O => tmp_1_fu_4841_p9(3)
    );
\tmp_147_reg_10233[3]_i_1211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q2(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_724\,
      I2 => \tmp_147_reg_10233_reg[3]_i_476\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_724_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_724_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_476_0\(1),
      O => tmp_1_fu_4841_p9(1)
    );
\tmp_147_reg_10233[3]_i_1243\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q2(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_724\,
      I2 => \tmp_147_reg_10233_reg[3]_i_476\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_724_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_724_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_476_0\(2),
      O => tmp_1_fu_4841_p9(2)
    );
\tmp_147_reg_10233[3]_i_917\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q2(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_476_1\,
      I2 => \tmp_147_reg_10233_reg[3]_i_476\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_476_2\,
      I4 => \tmp_147_reg_10233_reg[3]_i_476_3\,
      I5 => \tmp_147_reg_10233_reg[3]_i_476_0\(6),
      O => tmp_1_fu_4841_p9(6)
    );
\tmp_147_reg_10233[3]_i_933\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q2(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_476_1\,
      I2 => \tmp_147_reg_10233_reg[3]_i_476\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_476_2\,
      I4 => \tmp_147_reg_10233_reg[3]_i_476_3\,
      I5 => \tmp_147_reg_10233_reg[3]_i_476_0\(7),
      O => tmp_1_fu_4841_p9(7)
    );
\tmp_147_reg_10233[3]_i_965\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q2(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_476_1\,
      I2 => \tmp_147_reg_10233_reg[3]_i_476\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_476_2\,
      I4 => \tmp_147_reg_10233_reg[3]_i_476_3\,
      I5 => \tmp_147_reg_10233_reg[3]_i_476_0\(5),
      O => tmp_1_fu_4841_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q2(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_724\,
      I2 => \tmp_147_reg_10233_reg[3]_i_476\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_724_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_724_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_476_0\(0),
      O => tmp_1_fu_4841_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_162 is
  port (
    tmp_2_fu_4860_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_476\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_724\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_476_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_724_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_724_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_476_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_564\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_564_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_564_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_476_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_476_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_476_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_162 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_162;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_162 is
begin
\tmp_147_reg_10233[3]_i_1049\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_476\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_564\,
      I2 => \tmp_147_reg_10233_reg[3]_i_476_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_564_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_564_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_476_1\(4),
      O => tmp_2_fu_4860_p9(4)
    );
\tmp_147_reg_10233[3]_i_1081\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_476\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_564\,
      I2 => \tmp_147_reg_10233_reg[3]_i_476_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_564_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_564_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_476_1\(3),
      O => tmp_2_fu_4860_p9(3)
    );
\tmp_147_reg_10233[3]_i_1212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_476\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_724\,
      I2 => \tmp_147_reg_10233_reg[3]_i_476_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_724_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_724_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_476_1\(1),
      O => tmp_2_fu_4860_p9(1)
    );
\tmp_147_reg_10233[3]_i_1244\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_476\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_724\,
      I2 => \tmp_147_reg_10233_reg[3]_i_476_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_724_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_724_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_476_1\(2),
      O => tmp_2_fu_4860_p9(2)
    );
\tmp_147_reg_10233[3]_i_918\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_476\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_476_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_476_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_476_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_476_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_476_1\(6),
      O => tmp_2_fu_4860_p9(6)
    );
\tmp_147_reg_10233[3]_i_934\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_476\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_476_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_476_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_476_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_476_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_476_1\(7),
      O => tmp_2_fu_4860_p9(7)
    );
\tmp_147_reg_10233[3]_i_966\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_476\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_476_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_476_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_476_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_476_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_476_1\(5),
      O => tmp_2_fu_4860_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_476\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_724\,
      I2 => \tmp_147_reg_10233_reg[3]_i_476_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_724_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_724_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_476_1\(0),
      O => tmp_2_fu_4860_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_163 is
  port (
    tmp_3_fu_4879_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_477\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_725\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_477_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_725_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_725_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_477_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_565\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_565_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_565_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_477_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_477_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_477_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_163 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_163;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_163 is
begin
\tmp_147_reg_10233[3]_i_1050\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_477\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_565\,
      I2 => \tmp_147_reg_10233_reg[3]_i_477_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_565_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_565_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_477_1\(4),
      O => tmp_3_fu_4879_p9(4)
    );
\tmp_147_reg_10233[3]_i_1082\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_477\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_565\,
      I2 => \tmp_147_reg_10233_reg[3]_i_477_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_565_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_565_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_477_1\(3),
      O => tmp_3_fu_4879_p9(3)
    );
\tmp_147_reg_10233[3]_i_1213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_477\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_725\,
      I2 => \tmp_147_reg_10233_reg[3]_i_477_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_725_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_725_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_477_1\(1),
      O => tmp_3_fu_4879_p9(1)
    );
\tmp_147_reg_10233[3]_i_1245\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_477\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_725\,
      I2 => \tmp_147_reg_10233_reg[3]_i_477_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_725_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_725_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_477_1\(2),
      O => tmp_3_fu_4879_p9(2)
    );
\tmp_147_reg_10233[3]_i_919\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_477\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_477_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_477_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_477_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_477_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_477_1\(6),
      O => tmp_3_fu_4879_p9(6)
    );
\tmp_147_reg_10233[3]_i_935\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_477\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_477_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_477_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_477_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_477_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_477_1\(7),
      O => tmp_3_fu_4879_p9(7)
    );
\tmp_147_reg_10233[3]_i_967\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_477\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_477_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_477_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_477_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_477_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_477_1\(5),
      O => tmp_3_fu_4879_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_477\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_725\,
      I2 => \tmp_147_reg_10233_reg[3]_i_477_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_725_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_725_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_477_1\(0),
      O => tmp_3_fu_4879_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_164 is
  port (
    tmp_4_fu_4898_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_477\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_725\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_477_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_725_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_725_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_477_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_565\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_565_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_565_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_477_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_477_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_477_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_164 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_164;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_164 is
begin
\tmp_147_reg_10233[3]_i_1051\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_477\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_565\,
      I2 => \tmp_147_reg_10233_reg[3]_i_477_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_565_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_565_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_477_1\(4),
      O => tmp_4_fu_4898_p9(4)
    );
\tmp_147_reg_10233[3]_i_1083\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_477\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_565\,
      I2 => \tmp_147_reg_10233_reg[3]_i_477_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_565_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_565_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_477_1\(3),
      O => tmp_4_fu_4898_p9(3)
    );
\tmp_147_reg_10233[3]_i_1214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_477\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_725\,
      I2 => \tmp_147_reg_10233_reg[3]_i_477_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_725_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_725_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_477_1\(1),
      O => tmp_4_fu_4898_p9(1)
    );
\tmp_147_reg_10233[3]_i_1246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_477\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_725\,
      I2 => \tmp_147_reg_10233_reg[3]_i_477_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_725_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_725_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_477_1\(2),
      O => tmp_4_fu_4898_p9(2)
    );
\tmp_147_reg_10233[3]_i_920\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_477\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_477_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_477_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_477_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_477_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_477_1\(6),
      O => tmp_4_fu_4898_p9(6)
    );
\tmp_147_reg_10233[3]_i_936\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_477\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_477_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_477_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_477_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_477_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_477_1\(7),
      O => tmp_4_fu_4898_p9(7)
    );
\tmp_147_reg_10233[3]_i_968\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_477\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_477_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_477_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_477_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_477_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_477_1\(5),
      O => tmp_4_fu_4898_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_477\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_725\,
      I2 => \tmp_147_reg_10233_reg[3]_i_477_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_725_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_725_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_477_1\(0),
      O => tmp_4_fu_4898_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_165 is
  port (
    tmp_5_fu_4917_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_474\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_722\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_474_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_722_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_722_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_474_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_562\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_562_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_562_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_474_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_474_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_474_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_165 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_165;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_165 is
begin
\tmp_147_reg_10233[3]_i_1044\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_474\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_562\,
      I2 => \tmp_147_reg_10233_reg[3]_i_474_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_562_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_562_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_474_1\(4),
      O => tmp_5_fu_4917_p9(4)
    );
\tmp_147_reg_10233[3]_i_1076\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_474\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_562\,
      I2 => \tmp_147_reg_10233_reg[3]_i_474_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_562_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_562_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_474_1\(3),
      O => tmp_5_fu_4917_p9(3)
    );
\tmp_147_reg_10233[3]_i_1207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_474\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_722\,
      I2 => \tmp_147_reg_10233_reg[3]_i_474_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_722_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_722_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_474_1\(1),
      O => tmp_5_fu_4917_p9(1)
    );
\tmp_147_reg_10233[3]_i_1239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_474\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_722\,
      I2 => \tmp_147_reg_10233_reg[3]_i_474_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_722_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_722_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_474_1\(2),
      O => tmp_5_fu_4917_p9(2)
    );
\tmp_147_reg_10233[3]_i_913\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_474\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_474_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_474_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_474_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_474_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_474_1\(6),
      O => tmp_5_fu_4917_p9(6)
    );
\tmp_147_reg_10233[3]_i_929\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_474\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_474_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_474_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_474_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_474_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_474_1\(7),
      O => tmp_5_fu_4917_p9(7)
    );
\tmp_147_reg_10233[3]_i_961\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_474\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_474_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_474_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_474_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_474_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_474_1\(5),
      O => tmp_5_fu_4917_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_474\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_722\,
      I2 => \tmp_147_reg_10233_reg[3]_i_474_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_722_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_722_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_474_1\(0),
      O => tmp_5_fu_4917_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_166 is
  port (
    tmp_6_fu_4936_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_474\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_722\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_474_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_722_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_722_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_474_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_562\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_562_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_562_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_474_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_474_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_474_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_166 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_166;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_166 is
begin
\tmp_147_reg_10233[3]_i_1045\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_474\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_562\,
      I2 => \tmp_147_reg_10233_reg[3]_i_474_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_562_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_562_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_474_1\(4),
      O => tmp_6_fu_4936_p9(4)
    );
\tmp_147_reg_10233[3]_i_1077\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_474\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_562\,
      I2 => \tmp_147_reg_10233_reg[3]_i_474_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_562_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_562_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_474_1\(3),
      O => tmp_6_fu_4936_p9(3)
    );
\tmp_147_reg_10233[3]_i_1208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_474\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_722\,
      I2 => \tmp_147_reg_10233_reg[3]_i_474_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_722_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_722_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_474_1\(1),
      O => tmp_6_fu_4936_p9(1)
    );
\tmp_147_reg_10233[3]_i_1240\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_474\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_722\,
      I2 => \tmp_147_reg_10233_reg[3]_i_474_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_722_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_722_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_474_1\(2),
      O => tmp_6_fu_4936_p9(2)
    );
\tmp_147_reg_10233[3]_i_914\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_474\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_474_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_474_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_474_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_474_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_474_1\(6),
      O => tmp_6_fu_4936_p9(6)
    );
\tmp_147_reg_10233[3]_i_930\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_474\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_474_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_474_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_474_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_474_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_474_1\(7),
      O => tmp_6_fu_4936_p9(7)
    );
\tmp_147_reg_10233[3]_i_962\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_474\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_474_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_474_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_474_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_474_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_474_1\(5),
      O => tmp_6_fu_4936_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_474\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_722\,
      I2 => \tmp_147_reg_10233_reg[3]_i_474_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_722_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_722_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_474_1\(0),
      O => tmp_6_fu_4936_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_167 is
  port (
    tmp_7_fu_4955_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_475\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_723\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_475_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_723_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_723_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_475_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_563\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_563_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_563_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_475_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_475_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_475_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_167 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_167;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_167 is
begin
\tmp_147_reg_10233[3]_i_1046\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_475\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_563\,
      I2 => \tmp_147_reg_10233_reg[3]_i_475_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_563_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_563_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_475_1\(4),
      O => tmp_7_fu_4955_p9(4)
    );
\tmp_147_reg_10233[3]_i_1078\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_475\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_563\,
      I2 => \tmp_147_reg_10233_reg[3]_i_475_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_563_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_563_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_475_1\(3),
      O => tmp_7_fu_4955_p9(3)
    );
\tmp_147_reg_10233[3]_i_1209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_475\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_723\,
      I2 => \tmp_147_reg_10233_reg[3]_i_475_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_723_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_723_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_475_1\(1),
      O => tmp_7_fu_4955_p9(1)
    );
\tmp_147_reg_10233[3]_i_1241\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_475\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_723\,
      I2 => \tmp_147_reg_10233_reg[3]_i_475_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_723_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_723_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_475_1\(2),
      O => tmp_7_fu_4955_p9(2)
    );
\tmp_147_reg_10233[3]_i_915\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_475\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_475_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_475_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_475_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_475_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_475_1\(6),
      O => tmp_7_fu_4955_p9(6)
    );
\tmp_147_reg_10233[3]_i_931\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_475\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_475_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_475_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_475_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_475_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_475_1\(7),
      O => tmp_7_fu_4955_p9(7)
    );
\tmp_147_reg_10233[3]_i_963\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_475\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_475_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_475_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_475_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_475_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_475_1\(5),
      O => tmp_7_fu_4955_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_475\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_723\,
      I2 => \tmp_147_reg_10233_reg[3]_i_475_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_723_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_723_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_475_1\(0),
      O => tmp_7_fu_4955_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_168 is
  port (
    tmp_8_fu_4974_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_475\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_723\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_475_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_723_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_723_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_475_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_563\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_563_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_563_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_475_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_475_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_475_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_168 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_168;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_168 is
begin
\tmp_147_reg_10233[3]_i_1047\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_475\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_563\,
      I2 => \tmp_147_reg_10233_reg[3]_i_475_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_563_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_563_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_475_1\(4),
      O => tmp_8_fu_4974_p9(4)
    );
\tmp_147_reg_10233[3]_i_1079\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_475\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_563\,
      I2 => \tmp_147_reg_10233_reg[3]_i_475_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_563_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_563_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_475_1\(3),
      O => tmp_8_fu_4974_p9(3)
    );
\tmp_147_reg_10233[3]_i_1210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_475\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_723\,
      I2 => \tmp_147_reg_10233_reg[3]_i_475_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_723_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_723_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_475_1\(1),
      O => tmp_8_fu_4974_p9(1)
    );
\tmp_147_reg_10233[3]_i_1242\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_475\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_723\,
      I2 => \tmp_147_reg_10233_reg[3]_i_475_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_723_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_723_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_475_1\(2),
      O => tmp_8_fu_4974_p9(2)
    );
\tmp_147_reg_10233[3]_i_916\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_475\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_475_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_475_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_475_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_475_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_475_1\(6),
      O => tmp_8_fu_4974_p9(6)
    );
\tmp_147_reg_10233[3]_i_932\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_475\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_475_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_475_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_475_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_475_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_475_1\(7),
      O => tmp_8_fu_4974_p9(7)
    );
\tmp_147_reg_10233[3]_i_964\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_475\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_475_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_475_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_475_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_475_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_475_1\(5),
      O => tmp_8_fu_4974_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_475\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_723\,
      I2 => \tmp_147_reg_10233_reg[3]_i_475_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_723_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_723_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_475_1\(0),
      O => tmp_8_fu_4974_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_169 is
  port (
    tmp_9_fu_4993_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_472\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_720\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_472_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_720_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_720_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_472_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_560\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_560_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_560_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_472_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_472_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_472_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_169 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_169;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_169 is
begin
\tmp_147_reg_10233[3]_i_1040\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_472\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_560\,
      I2 => \tmp_147_reg_10233_reg[3]_i_472_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_560_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_560_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_472_1\(4),
      O => tmp_9_fu_4993_p9(4)
    );
\tmp_147_reg_10233[3]_i_1072\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_472\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_560\,
      I2 => \tmp_147_reg_10233_reg[3]_i_472_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_560_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_560_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_472_1\(3),
      O => tmp_9_fu_4993_p9(3)
    );
\tmp_147_reg_10233[3]_i_1203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_472\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_720\,
      I2 => \tmp_147_reg_10233_reg[3]_i_472_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_720_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_720_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_472_1\(1),
      O => tmp_9_fu_4993_p9(1)
    );
\tmp_147_reg_10233[3]_i_1235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_472\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_720\,
      I2 => \tmp_147_reg_10233_reg[3]_i_472_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_720_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_720_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_472_1\(2),
      O => tmp_9_fu_4993_p9(2)
    );
\tmp_147_reg_10233[3]_i_909\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_472\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_472_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_472_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_472_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_472_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_472_1\(6),
      O => tmp_9_fu_4993_p9(6)
    );
\tmp_147_reg_10233[3]_i_925\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_472\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_472_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_472_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_472_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_472_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_472_1\(7),
      O => tmp_9_fu_4993_p9(7)
    );
\tmp_147_reg_10233[3]_i_957\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_472\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_472_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_472_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_472_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_472_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_472_1\(5),
      O => tmp_9_fu_4993_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_472\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_720\,
      I2 => \tmp_147_reg_10233_reg[3]_i_472_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_720_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_720_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_472_1\(0),
      O => tmp_9_fu_4993_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_170 is
  port (
    tmp_s_fu_5012_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_472\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_720\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_472_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_720_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_720_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_472_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_560\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_560_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_560_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_472_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_472_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_472_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_170 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_170;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_170 is
begin
\tmp_147_reg_10233[3]_i_1041\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_472\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_560\,
      I2 => \tmp_147_reg_10233_reg[3]_i_472_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_560_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_560_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_472_1\(4),
      O => tmp_s_fu_5012_p9(4)
    );
\tmp_147_reg_10233[3]_i_1073\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_472\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_560\,
      I2 => \tmp_147_reg_10233_reg[3]_i_472_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_560_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_560_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_472_1\(3),
      O => tmp_s_fu_5012_p9(3)
    );
\tmp_147_reg_10233[3]_i_1204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_472\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_720\,
      I2 => \tmp_147_reg_10233_reg[3]_i_472_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_720_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_720_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_472_1\(1),
      O => tmp_s_fu_5012_p9(1)
    );
\tmp_147_reg_10233[3]_i_1236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_472\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_720\,
      I2 => \tmp_147_reg_10233_reg[3]_i_472_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_720_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_720_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_472_1\(2),
      O => tmp_s_fu_5012_p9(2)
    );
\tmp_147_reg_10233[3]_i_910\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_472\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_472_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_472_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_472_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_472_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_472_1\(6),
      O => tmp_s_fu_5012_p9(6)
    );
\tmp_147_reg_10233[3]_i_926\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_472\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_472_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_472_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_472_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_472_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_472_1\(7),
      O => tmp_s_fu_5012_p9(7)
    );
\tmp_147_reg_10233[3]_i_958\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_472\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_472_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_472_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_472_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_472_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_472_1\(5),
      O => tmp_s_fu_5012_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_472\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_720\,
      I2 => \tmp_147_reg_10233_reg[3]_i_472_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_720_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_720_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_472_1\(0),
      O => tmp_s_fu_5012_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_171 is
  port (
    tmp_10_fu_5031_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_473\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_721\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_473_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_721_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_721_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_473_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_561\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_561_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_561_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_473_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_473_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_473_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_171 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_171;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_171 is
begin
\tmp_147_reg_10233[3]_i_1042\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_473\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_561\,
      I2 => \tmp_147_reg_10233_reg[3]_i_473_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_561_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_561_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_473_1\(4),
      O => tmp_10_fu_5031_p9(4)
    );
\tmp_147_reg_10233[3]_i_1074\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_473\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_561\,
      I2 => \tmp_147_reg_10233_reg[3]_i_473_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_561_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_561_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_473_1\(3),
      O => tmp_10_fu_5031_p9(3)
    );
\tmp_147_reg_10233[3]_i_1205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_473\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_721\,
      I2 => \tmp_147_reg_10233_reg[3]_i_473_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_721_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_721_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_473_1\(1),
      O => tmp_10_fu_5031_p9(1)
    );
\tmp_147_reg_10233[3]_i_1237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_473\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_721\,
      I2 => \tmp_147_reg_10233_reg[3]_i_473_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_721_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_721_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_473_1\(2),
      O => tmp_10_fu_5031_p9(2)
    );
\tmp_147_reg_10233[3]_i_911\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_473\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_473_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_473_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_473_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_473_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_473_1\(6),
      O => tmp_10_fu_5031_p9(6)
    );
\tmp_147_reg_10233[3]_i_927\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_473\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_473_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_473_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_473_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_473_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_473_1\(7),
      O => tmp_10_fu_5031_p9(7)
    );
\tmp_147_reg_10233[3]_i_959\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_473\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_473_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_473_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_473_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_473_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_473_1\(5),
      O => tmp_10_fu_5031_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_473\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_721\,
      I2 => \tmp_147_reg_10233_reg[3]_i_473_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_721_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_721_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_473_1\(0),
      O => tmp_10_fu_5031_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_172 is
  port (
    tmp_11_fu_5050_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_473\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_721\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_473_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_721_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_721_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_473_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_561\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_561_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_561_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_473_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_473_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_473_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_172 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_172;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_172 is
begin
\tmp_147_reg_10233[3]_i_1043\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_473\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_561\,
      I2 => \tmp_147_reg_10233_reg[3]_i_473_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_561_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_561_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_473_1\(4),
      O => tmp_11_fu_5050_p9(4)
    );
\tmp_147_reg_10233[3]_i_1075\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_473\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_561\,
      I2 => \tmp_147_reg_10233_reg[3]_i_473_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_561_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_561_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_473_1\(3),
      O => tmp_11_fu_5050_p9(3)
    );
\tmp_147_reg_10233[3]_i_1206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_473\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_721\,
      I2 => \tmp_147_reg_10233_reg[3]_i_473_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_721_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_721_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_473_1\(1),
      O => tmp_11_fu_5050_p9(1)
    );
\tmp_147_reg_10233[3]_i_1238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_473\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_721\,
      I2 => \tmp_147_reg_10233_reg[3]_i_473_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_721_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_721_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_473_1\(2),
      O => tmp_11_fu_5050_p9(2)
    );
\tmp_147_reg_10233[3]_i_912\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_473\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_473_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_473_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_473_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_473_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_473_1\(6),
      O => tmp_11_fu_5050_p9(6)
    );
\tmp_147_reg_10233[3]_i_928\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_473\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_473_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_473_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_473_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_473_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_473_1\(7),
      O => tmp_11_fu_5050_p9(7)
    );
\tmp_147_reg_10233[3]_i_960\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_473\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_473_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_473_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_473_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_473_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_473_1\(5),
      O => tmp_11_fu_5050_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_473\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_721\,
      I2 => \tmp_147_reg_10233_reg[3]_i_473_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_721_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_721_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_473_1\(0),
      O => tmp_11_fu_5050_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_173 is
  port (
    tmp_12_fu_5069_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_470\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_718\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_470_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_718_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_718_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_470_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_558\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_558_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_558_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_470_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_470_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_470_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_173 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_173;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_173 is
begin
\tmp_147_reg_10233[3]_i_1036\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_470\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_558\,
      I2 => \tmp_147_reg_10233_reg[3]_i_470_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_558_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_558_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_470_1\(4),
      O => tmp_12_fu_5069_p9(4)
    );
\tmp_147_reg_10233[3]_i_1068\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_470\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_558\,
      I2 => \tmp_147_reg_10233_reg[3]_i_470_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_558_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_558_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_470_1\(3),
      O => tmp_12_fu_5069_p9(3)
    );
\tmp_147_reg_10233[3]_i_1199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_470\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_718\,
      I2 => \tmp_147_reg_10233_reg[3]_i_470_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_718_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_718_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_470_1\(1),
      O => tmp_12_fu_5069_p9(1)
    );
\tmp_147_reg_10233[3]_i_1231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_470\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_718\,
      I2 => \tmp_147_reg_10233_reg[3]_i_470_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_718_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_718_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_470_1\(2),
      O => tmp_12_fu_5069_p9(2)
    );
\tmp_147_reg_10233[3]_i_905\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_470\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_470_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_470_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_470_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_470_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_470_1\(6),
      O => tmp_12_fu_5069_p9(6)
    );
\tmp_147_reg_10233[3]_i_921\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_470\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_470_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_470_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_470_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_470_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_470_1\(7),
      O => tmp_12_fu_5069_p9(7)
    );
\tmp_147_reg_10233[3]_i_953\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_470\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_470_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_470_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_470_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_470_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_470_1\(5),
      O => tmp_12_fu_5069_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_470\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_718\,
      I2 => \tmp_147_reg_10233_reg[3]_i_470_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_718_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_718_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_470_1\(0),
      O => tmp_12_fu_5069_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_174 is
  port (
    tmp_13_fu_5088_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_470\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_718\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_470_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_718_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_718_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_470_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_558\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_558_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_558_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_470_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_470_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_470_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_174 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_174;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_174 is
begin
\tmp_147_reg_10233[3]_i_1037\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_470\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_558\,
      I2 => \tmp_147_reg_10233_reg[3]_i_470_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_558_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_558_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_470_1\(4),
      O => tmp_13_fu_5088_p9(4)
    );
\tmp_147_reg_10233[3]_i_1069\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_470\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_558\,
      I2 => \tmp_147_reg_10233_reg[3]_i_470_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_558_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_558_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_470_1\(3),
      O => tmp_13_fu_5088_p9(3)
    );
\tmp_147_reg_10233[3]_i_1200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_470\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_718\,
      I2 => \tmp_147_reg_10233_reg[3]_i_470_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_718_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_718_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_470_1\(1),
      O => tmp_13_fu_5088_p9(1)
    );
\tmp_147_reg_10233[3]_i_1232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_470\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_718\,
      I2 => \tmp_147_reg_10233_reg[3]_i_470_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_718_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_718_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_470_1\(2),
      O => tmp_13_fu_5088_p9(2)
    );
\tmp_147_reg_10233[3]_i_906\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_470\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_470_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_470_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_470_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_470_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_470_1\(6),
      O => tmp_13_fu_5088_p9(6)
    );
\tmp_147_reg_10233[3]_i_922\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_470\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_470_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_470_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_470_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_470_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_470_1\(7),
      O => tmp_13_fu_5088_p9(7)
    );
\tmp_147_reg_10233[3]_i_954\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_470\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_470_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_470_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_470_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_470_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_470_1\(5),
      O => tmp_13_fu_5088_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_470\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_718\,
      I2 => \tmp_147_reg_10233_reg[3]_i_470_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_718_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_718_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_470_1\(0),
      O => tmp_13_fu_5088_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_175 is
  port (
    tmp_14_fu_5107_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_471\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_719\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_471_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_719_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_719_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_471_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_559\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_559_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_559_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_471_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_471_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_471_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_175 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_175;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_175 is
begin
\tmp_147_reg_10233[3]_i_1038\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_471\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_559\,
      I2 => \tmp_147_reg_10233_reg[3]_i_471_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_559_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_559_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_471_1\(4),
      O => tmp_14_fu_5107_p9(4)
    );
\tmp_147_reg_10233[3]_i_1070\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_471\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_559\,
      I2 => \tmp_147_reg_10233_reg[3]_i_471_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_559_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_559_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_471_1\(3),
      O => tmp_14_fu_5107_p9(3)
    );
\tmp_147_reg_10233[3]_i_1201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_471\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_719\,
      I2 => \tmp_147_reg_10233_reg[3]_i_471_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_719_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_719_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_471_1\(1),
      O => tmp_14_fu_5107_p9(1)
    );
\tmp_147_reg_10233[3]_i_1233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_471\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_719\,
      I2 => \tmp_147_reg_10233_reg[3]_i_471_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_719_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_719_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_471_1\(2),
      O => tmp_14_fu_5107_p9(2)
    );
\tmp_147_reg_10233[3]_i_907\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_471\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_471_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_471_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_471_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_471_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_471_1\(6),
      O => tmp_14_fu_5107_p9(6)
    );
\tmp_147_reg_10233[3]_i_923\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_471\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_471_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_471_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_471_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_471_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_471_1\(7),
      O => tmp_14_fu_5107_p9(7)
    );
\tmp_147_reg_10233[3]_i_955\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_471\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_471_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_471_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_471_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_471_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_471_1\(5),
      O => tmp_14_fu_5107_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_471\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_719\,
      I2 => \tmp_147_reg_10233_reg[3]_i_471_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_719_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_719_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_471_1\(0),
      O => tmp_14_fu_5107_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_176 is
  port (
    tmp_15_fu_5126_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_471\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_719\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_471_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_719_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_719_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_471_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_559\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_559_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_559_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_471_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_471_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_471_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_176 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_176;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_176 is
begin
\tmp_147_reg_10233[3]_i_1039\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_471\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_559\,
      I2 => \tmp_147_reg_10233_reg[3]_i_471_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_559_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_559_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_471_1\(4),
      O => tmp_15_fu_5126_p9(4)
    );
\tmp_147_reg_10233[3]_i_1071\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_471\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_559\,
      I2 => \tmp_147_reg_10233_reg[3]_i_471_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_559_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_559_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_471_1\(3),
      O => tmp_15_fu_5126_p9(3)
    );
\tmp_147_reg_10233[3]_i_1202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_471\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_719\,
      I2 => \tmp_147_reg_10233_reg[3]_i_471_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_719_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_719_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_471_1\(1),
      O => tmp_15_fu_5126_p9(1)
    );
\tmp_147_reg_10233[3]_i_1234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_471\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_719\,
      I2 => \tmp_147_reg_10233_reg[3]_i_471_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_719_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_719_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_471_1\(2),
      O => tmp_15_fu_5126_p9(2)
    );
\tmp_147_reg_10233[3]_i_908\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_471\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_471_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_471_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_471_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_471_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_471_1\(6),
      O => tmp_15_fu_5126_p9(6)
    );
\tmp_147_reg_10233[3]_i_924\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_471\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_471_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_471_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_471_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_471_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_471_1\(7),
      O => tmp_15_fu_5126_p9(7)
    );
\tmp_147_reg_10233[3]_i_956\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_471\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_471_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_471_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_471_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_471_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_471_1\(5),
      O => tmp_15_fu_5126_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_471\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_719\,
      I2 => \tmp_147_reg_10233_reg[3]_i_471_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_719_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_719_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_471_1\(0),
      O => tmp_15_fu_5126_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_177 is
  port (
    tmp_17_fu_5220_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_307\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_186\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_307_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_307_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_186_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_251\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_251_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_251_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_444\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_444_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_444_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_186_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_186_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_186_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_177 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_177;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_177 is
begin
\tmp_147_reg_10233[3]_i_1112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q1(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_307\,
      I2 => \tmp_147_reg_10233_reg[3]_i_186\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_307_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_307_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_186_0\(1),
      O => tmp_17_fu_5220_p9(1)
    );
\tmp_147_reg_10233[3]_i_418\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q1(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_186_1\,
      I2 => \tmp_147_reg_10233_reg[3]_i_186\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_186_2\,
      I4 => \tmp_147_reg_10233_reg[3]_i_186_3\,
      I5 => \tmp_147_reg_10233_reg[3]_i_186_0\(7),
      O => tmp_17_fu_5220_p9(7)
    );
\tmp_147_reg_10233[3]_i_546\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q1(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_251\,
      I2 => \tmp_147_reg_10233_reg[3]_i_186\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_251_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_251_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_186_0\(4),
      O => tmp_17_fu_5220_p9(4)
    );
\tmp_147_reg_10233[3]_i_610\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q1(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_251\,
      I2 => \tmp_147_reg_10233_reg[3]_i_186\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_251_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_251_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_186_0\(3),
      O => tmp_17_fu_5220_p9(3)
    );
\tmp_147_reg_10233[3]_i_658\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q1(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_307\,
      I2 => \tmp_147_reg_10233_reg[3]_i_186\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_307_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_307_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_186_0\(2),
      O => tmp_17_fu_5220_p9(2)
    );
\tmp_147_reg_10233[3]_i_754\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q1(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_307\,
      I2 => \tmp_147_reg_10233_reg[3]_i_186\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_307_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_307_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_186_0\(0),
      O => tmp_17_fu_5220_p9(0)
    );
\tmp_147_reg_10233[3]_i_837\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q1(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_444\,
      I2 => \tmp_147_reg_10233_reg[3]_i_186\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_444_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_444_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_186_0\(5),
      O => tmp_17_fu_5220_p9(5)
    );
\tmp_147_reg_10233[3]_i_869\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q1(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_444\,
      I2 => \tmp_147_reg_10233_reg[3]_i_186\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_444_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_444_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_186_0\(6),
      O => tmp_17_fu_5220_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_178 is
  port (
    tmp_18_fu_5239_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_186\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_307\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_186_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_307_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_307_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_186_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_251\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_251_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_251_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_444\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_444_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_444_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_186_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_186_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_186_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_178 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_178;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_178 is
begin
\tmp_147_reg_10233[3]_i_1113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_186\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_307\,
      I2 => \tmp_147_reg_10233_reg[3]_i_186_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_307_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_307_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_186_1\(1),
      O => tmp_18_fu_5239_p9(1)
    );
\tmp_147_reg_10233[3]_i_419\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_186\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_186_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_186_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_186_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_186_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_186_1\(7),
      O => tmp_18_fu_5239_p9(7)
    );
\tmp_147_reg_10233[3]_i_547\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_186\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_251\,
      I2 => \tmp_147_reg_10233_reg[3]_i_186_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_251_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_251_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_186_1\(4),
      O => tmp_18_fu_5239_p9(4)
    );
\tmp_147_reg_10233[3]_i_611\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_186\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_251\,
      I2 => \tmp_147_reg_10233_reg[3]_i_186_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_251_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_251_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_186_1\(3),
      O => tmp_18_fu_5239_p9(3)
    );
\tmp_147_reg_10233[3]_i_659\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_186\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_307\,
      I2 => \tmp_147_reg_10233_reg[3]_i_186_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_307_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_307_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_186_1\(2),
      O => tmp_18_fu_5239_p9(2)
    );
\tmp_147_reg_10233[3]_i_755\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_186\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_307\,
      I2 => \tmp_147_reg_10233_reg[3]_i_186_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_307_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_307_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_186_1\(0),
      O => tmp_18_fu_5239_p9(0)
    );
\tmp_147_reg_10233[3]_i_838\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_186\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_444\,
      I2 => \tmp_147_reg_10233_reg[3]_i_186_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_444_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_444_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_186_1\(5),
      O => tmp_18_fu_5239_p9(5)
    );
\tmp_147_reg_10233[3]_i_870\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_186\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_444\,
      I2 => \tmp_147_reg_10233_reg[3]_i_186_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_444_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_444_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_186_1\(6),
      O => tmp_18_fu_5239_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_179 is
  port (
    tmp_19_fu_5258_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_187\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_308\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_187_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_308_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_308_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_187_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_252\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_252_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_252_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_445\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_445_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_445_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_187_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_187_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_187_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_179 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_179;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_179 is
begin
\tmp_147_reg_10233[3]_i_1114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_187\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_308\,
      I2 => \tmp_147_reg_10233_reg[3]_i_187_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_308_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_308_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_187_1\(1),
      O => tmp_19_fu_5258_p9(1)
    );
\tmp_147_reg_10233[3]_i_420\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_187\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_187_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_187_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_187_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_187_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_187_1\(7),
      O => tmp_19_fu_5258_p9(7)
    );
\tmp_147_reg_10233[3]_i_548\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_187\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_252\,
      I2 => \tmp_147_reg_10233_reg[3]_i_187_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_252_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_252_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_187_1\(4),
      O => tmp_19_fu_5258_p9(4)
    );
\tmp_147_reg_10233[3]_i_612\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_187\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_252\,
      I2 => \tmp_147_reg_10233_reg[3]_i_187_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_252_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_252_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_187_1\(3),
      O => tmp_19_fu_5258_p9(3)
    );
\tmp_147_reg_10233[3]_i_660\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_187\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_308\,
      I2 => \tmp_147_reg_10233_reg[3]_i_187_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_308_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_308_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_187_1\(2),
      O => tmp_19_fu_5258_p9(2)
    );
\tmp_147_reg_10233[3]_i_756\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_187\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_308\,
      I2 => \tmp_147_reg_10233_reg[3]_i_187_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_308_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_308_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_187_1\(0),
      O => tmp_19_fu_5258_p9(0)
    );
\tmp_147_reg_10233[3]_i_839\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_187\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_445\,
      I2 => \tmp_147_reg_10233_reg[3]_i_187_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_445_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_445_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_187_1\(5),
      O => tmp_19_fu_5258_p9(5)
    );
\tmp_147_reg_10233[3]_i_871\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_187\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_445\,
      I2 => \tmp_147_reg_10233_reg[3]_i_187_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_445_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_445_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_187_1\(6),
      O => tmp_19_fu_5258_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_180 is
  port (
    tmp_20_fu_5277_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_187\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_308\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_187_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_308_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_308_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_187_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_252\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_252_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_252_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_445\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_445_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_445_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_187_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_187_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_187_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_180 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_180;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_180 is
begin
\tmp_147_reg_10233[3]_i_1115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_187\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_308\,
      I2 => \tmp_147_reg_10233_reg[3]_i_187_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_308_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_308_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_187_1\(1),
      O => tmp_20_fu_5277_p9(1)
    );
\tmp_147_reg_10233[3]_i_421\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_187\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_187_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_187_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_187_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_187_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_187_1\(7),
      O => tmp_20_fu_5277_p9(7)
    );
\tmp_147_reg_10233[3]_i_549\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_187\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_252\,
      I2 => \tmp_147_reg_10233_reg[3]_i_187_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_252_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_252_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_187_1\(4),
      O => tmp_20_fu_5277_p9(4)
    );
\tmp_147_reg_10233[3]_i_613\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_187\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_252\,
      I2 => \tmp_147_reg_10233_reg[3]_i_187_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_252_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_252_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_187_1\(3),
      O => tmp_20_fu_5277_p9(3)
    );
\tmp_147_reg_10233[3]_i_661\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_187\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_308\,
      I2 => \tmp_147_reg_10233_reg[3]_i_187_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_308_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_308_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_187_1\(2),
      O => tmp_20_fu_5277_p9(2)
    );
\tmp_147_reg_10233[3]_i_757\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_187\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_308\,
      I2 => \tmp_147_reg_10233_reg[3]_i_187_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_308_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_308_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_187_1\(0),
      O => tmp_20_fu_5277_p9(0)
    );
\tmp_147_reg_10233[3]_i_840\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_187\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_445\,
      I2 => \tmp_147_reg_10233_reg[3]_i_187_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_445_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_445_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_187_1\(5),
      O => tmp_20_fu_5277_p9(5)
    );
\tmp_147_reg_10233[3]_i_872\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_187\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_445\,
      I2 => \tmp_147_reg_10233_reg[3]_i_187_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_445_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_445_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_187_1\(6),
      O => tmp_20_fu_5277_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_181 is
  port (
    tmp_21_fu_5296_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_184\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_305\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_184_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_305_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_305_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_184_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_249\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_249_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_249_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_442\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_442_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_442_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_184_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_184_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_184_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_181 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_181;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_181 is
begin
\tmp_147_reg_10233[3]_i_1108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_184\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_305\,
      I2 => \tmp_147_reg_10233_reg[3]_i_184_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_305_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_305_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_184_1\(1),
      O => tmp_21_fu_5296_p9(1)
    );
\tmp_147_reg_10233[3]_i_414\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_184\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_184_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_184_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_184_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_184_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_184_1\(7),
      O => tmp_21_fu_5296_p9(7)
    );
\tmp_147_reg_10233[3]_i_542\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_184\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_249\,
      I2 => \tmp_147_reg_10233_reg[3]_i_184_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_249_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_249_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_184_1\(4),
      O => tmp_21_fu_5296_p9(4)
    );
\tmp_147_reg_10233[3]_i_606\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_184\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_249\,
      I2 => \tmp_147_reg_10233_reg[3]_i_184_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_249_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_249_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_184_1\(3),
      O => tmp_21_fu_5296_p9(3)
    );
\tmp_147_reg_10233[3]_i_654\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_184\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_305\,
      I2 => \tmp_147_reg_10233_reg[3]_i_184_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_305_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_305_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_184_1\(2),
      O => tmp_21_fu_5296_p9(2)
    );
\tmp_147_reg_10233[3]_i_750\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_184\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_305\,
      I2 => \tmp_147_reg_10233_reg[3]_i_184_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_305_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_305_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_184_1\(0),
      O => tmp_21_fu_5296_p9(0)
    );
\tmp_147_reg_10233[3]_i_833\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_184\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_442\,
      I2 => \tmp_147_reg_10233_reg[3]_i_184_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_442_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_442_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_184_1\(5),
      O => tmp_21_fu_5296_p9(5)
    );
\tmp_147_reg_10233[3]_i_865\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_184\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_442\,
      I2 => \tmp_147_reg_10233_reg[3]_i_184_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_442_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_442_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_184_1\(6),
      O => tmp_21_fu_5296_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_182 is
  port (
    tmp_22_fu_5315_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_184\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_305\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_184_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_305_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_305_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_184_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_249\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_249_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_249_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_442\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_442_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_442_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_184_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_184_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_184_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_182 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_182;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_182 is
begin
\tmp_147_reg_10233[3]_i_1109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_184\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_305\,
      I2 => \tmp_147_reg_10233_reg[3]_i_184_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_305_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_305_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_184_1\(1),
      O => tmp_22_fu_5315_p9(1)
    );
\tmp_147_reg_10233[3]_i_415\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_184\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_184_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_184_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_184_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_184_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_184_1\(7),
      O => tmp_22_fu_5315_p9(7)
    );
\tmp_147_reg_10233[3]_i_543\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_184\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_249\,
      I2 => \tmp_147_reg_10233_reg[3]_i_184_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_249_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_249_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_184_1\(4),
      O => tmp_22_fu_5315_p9(4)
    );
\tmp_147_reg_10233[3]_i_607\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_184\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_249\,
      I2 => \tmp_147_reg_10233_reg[3]_i_184_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_249_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_249_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_184_1\(3),
      O => tmp_22_fu_5315_p9(3)
    );
\tmp_147_reg_10233[3]_i_655\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_184\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_305\,
      I2 => \tmp_147_reg_10233_reg[3]_i_184_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_305_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_305_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_184_1\(2),
      O => tmp_22_fu_5315_p9(2)
    );
\tmp_147_reg_10233[3]_i_751\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_184\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_305\,
      I2 => \tmp_147_reg_10233_reg[3]_i_184_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_305_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_305_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_184_1\(0),
      O => tmp_22_fu_5315_p9(0)
    );
\tmp_147_reg_10233[3]_i_834\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_184\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_442\,
      I2 => \tmp_147_reg_10233_reg[3]_i_184_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_442_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_442_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_184_1\(5),
      O => tmp_22_fu_5315_p9(5)
    );
\tmp_147_reg_10233[3]_i_866\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_184\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_442\,
      I2 => \tmp_147_reg_10233_reg[3]_i_184_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_442_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_442_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_184_1\(6),
      O => tmp_22_fu_5315_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_183 is
  port (
    tmp_23_fu_5334_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_185\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_306\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_185_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_306_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_306_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_185_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_250\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_250_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_250_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_443\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_443_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_443_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_185_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_185_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_185_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_183 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_183;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_183 is
begin
\tmp_147_reg_10233[3]_i_1110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_185\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_306\,
      I2 => \tmp_147_reg_10233_reg[3]_i_185_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_306_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_306_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_185_1\(1),
      O => tmp_23_fu_5334_p9(1)
    );
\tmp_147_reg_10233[3]_i_416\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_185\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_185_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_185_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_185_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_185_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_185_1\(7),
      O => tmp_23_fu_5334_p9(7)
    );
\tmp_147_reg_10233[3]_i_544\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_185\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_250\,
      I2 => \tmp_147_reg_10233_reg[3]_i_185_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_250_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_250_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_185_1\(4),
      O => tmp_23_fu_5334_p9(4)
    );
\tmp_147_reg_10233[3]_i_608\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_185\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_250\,
      I2 => \tmp_147_reg_10233_reg[3]_i_185_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_250_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_250_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_185_1\(3),
      O => tmp_23_fu_5334_p9(3)
    );
\tmp_147_reg_10233[3]_i_656\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_185\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_306\,
      I2 => \tmp_147_reg_10233_reg[3]_i_185_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_306_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_306_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_185_1\(2),
      O => tmp_23_fu_5334_p9(2)
    );
\tmp_147_reg_10233[3]_i_752\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_185\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_306\,
      I2 => \tmp_147_reg_10233_reg[3]_i_185_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_306_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_306_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_185_1\(0),
      O => tmp_23_fu_5334_p9(0)
    );
\tmp_147_reg_10233[3]_i_835\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_185\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_443\,
      I2 => \tmp_147_reg_10233_reg[3]_i_185_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_443_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_443_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_185_1\(5),
      O => tmp_23_fu_5334_p9(5)
    );
\tmp_147_reg_10233[3]_i_867\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_185\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_443\,
      I2 => \tmp_147_reg_10233_reg[3]_i_185_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_443_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_443_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_185_1\(6),
      O => tmp_23_fu_5334_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_184 is
  port (
    tmp_24_fu_5353_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_185\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_306\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_185_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_306_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_306_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_185_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_250\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_250_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_250_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_443\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_443_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_443_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_185_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_185_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_185_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_184 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_184;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_184 is
begin
\tmp_147_reg_10233[3]_i_1111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_185\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_306\,
      I2 => \tmp_147_reg_10233_reg[3]_i_185_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_306_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_306_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_185_1\(1),
      O => tmp_24_fu_5353_p9(1)
    );
\tmp_147_reg_10233[3]_i_417\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_185\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_185_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_185_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_185_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_185_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_185_1\(7),
      O => tmp_24_fu_5353_p9(7)
    );
\tmp_147_reg_10233[3]_i_545\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_185\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_250\,
      I2 => \tmp_147_reg_10233_reg[3]_i_185_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_250_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_250_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_185_1\(4),
      O => tmp_24_fu_5353_p9(4)
    );
\tmp_147_reg_10233[3]_i_609\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_185\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_250\,
      I2 => \tmp_147_reg_10233_reg[3]_i_185_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_250_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_250_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_185_1\(3),
      O => tmp_24_fu_5353_p9(3)
    );
\tmp_147_reg_10233[3]_i_657\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_185\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_306\,
      I2 => \tmp_147_reg_10233_reg[3]_i_185_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_306_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_306_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_185_1\(2),
      O => tmp_24_fu_5353_p9(2)
    );
\tmp_147_reg_10233[3]_i_753\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_185\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_306\,
      I2 => \tmp_147_reg_10233_reg[3]_i_185_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_306_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_306_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_185_1\(0),
      O => tmp_24_fu_5353_p9(0)
    );
\tmp_147_reg_10233[3]_i_836\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_185\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_443\,
      I2 => \tmp_147_reg_10233_reg[3]_i_185_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_443_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_443_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_185_1\(5),
      O => tmp_24_fu_5353_p9(5)
    );
\tmp_147_reg_10233[3]_i_868\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_185\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_443\,
      I2 => \tmp_147_reg_10233_reg[3]_i_185_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_443_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_443_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_185_1\(6),
      O => tmp_24_fu_5353_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_185 is
  port (
    tmp_25_fu_5372_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_182\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_303\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_182_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_303_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_303_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_182_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_247\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_247_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_247_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_440\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_440_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_440_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_182_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_182_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_182_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_185 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_185;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_185 is
begin
\tmp_147_reg_10233[3]_i_1104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_182\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_303\,
      I2 => \tmp_147_reg_10233_reg[3]_i_182_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_303_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_303_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_182_1\(1),
      O => tmp_25_fu_5372_p9(1)
    );
\tmp_147_reg_10233[3]_i_410\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_182\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_182_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_182_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_182_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_182_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_182_1\(7),
      O => tmp_25_fu_5372_p9(7)
    );
\tmp_147_reg_10233[3]_i_538\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_182\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_247\,
      I2 => \tmp_147_reg_10233_reg[3]_i_182_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_247_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_247_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_182_1\(4),
      O => tmp_25_fu_5372_p9(4)
    );
\tmp_147_reg_10233[3]_i_602\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_182\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_247\,
      I2 => \tmp_147_reg_10233_reg[3]_i_182_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_247_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_247_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_182_1\(3),
      O => tmp_25_fu_5372_p9(3)
    );
\tmp_147_reg_10233[3]_i_650\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_182\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_303\,
      I2 => \tmp_147_reg_10233_reg[3]_i_182_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_303_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_303_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_182_1\(2),
      O => tmp_25_fu_5372_p9(2)
    );
\tmp_147_reg_10233[3]_i_746\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_182\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_303\,
      I2 => \tmp_147_reg_10233_reg[3]_i_182_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_303_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_303_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_182_1\(0),
      O => tmp_25_fu_5372_p9(0)
    );
\tmp_147_reg_10233[3]_i_829\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_182\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_440\,
      I2 => \tmp_147_reg_10233_reg[3]_i_182_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_440_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_440_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_182_1\(5),
      O => tmp_25_fu_5372_p9(5)
    );
\tmp_147_reg_10233[3]_i_861\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_182\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_440\,
      I2 => \tmp_147_reg_10233_reg[3]_i_182_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_440_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_440_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_182_1\(6),
      O => tmp_25_fu_5372_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_186 is
  port (
    tmp_26_fu_5391_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_182\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_303\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_182_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_303_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_303_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_182_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_247\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_247_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_247_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_440\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_440_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_440_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_182_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_182_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_182_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_186 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_186;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_186 is
begin
\tmp_147_reg_10233[3]_i_1105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_182\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_303\,
      I2 => \tmp_147_reg_10233_reg[3]_i_182_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_303_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_303_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_182_1\(1),
      O => tmp_26_fu_5391_p9(1)
    );
\tmp_147_reg_10233[3]_i_411\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_182\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_182_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_182_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_182_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_182_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_182_1\(7),
      O => tmp_26_fu_5391_p9(7)
    );
\tmp_147_reg_10233[3]_i_539\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_182\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_247\,
      I2 => \tmp_147_reg_10233_reg[3]_i_182_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_247_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_247_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_182_1\(4),
      O => tmp_26_fu_5391_p9(4)
    );
\tmp_147_reg_10233[3]_i_603\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_182\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_247\,
      I2 => \tmp_147_reg_10233_reg[3]_i_182_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_247_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_247_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_182_1\(3),
      O => tmp_26_fu_5391_p9(3)
    );
\tmp_147_reg_10233[3]_i_651\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_182\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_303\,
      I2 => \tmp_147_reg_10233_reg[3]_i_182_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_303_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_303_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_182_1\(2),
      O => tmp_26_fu_5391_p9(2)
    );
\tmp_147_reg_10233[3]_i_747\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_182\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_303\,
      I2 => \tmp_147_reg_10233_reg[3]_i_182_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_303_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_303_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_182_1\(0),
      O => tmp_26_fu_5391_p9(0)
    );
\tmp_147_reg_10233[3]_i_830\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_182\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_440\,
      I2 => \tmp_147_reg_10233_reg[3]_i_182_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_440_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_440_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_182_1\(5),
      O => tmp_26_fu_5391_p9(5)
    );
\tmp_147_reg_10233[3]_i_862\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_182\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_440\,
      I2 => \tmp_147_reg_10233_reg[3]_i_182_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_440_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_440_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_182_1\(6),
      O => tmp_26_fu_5391_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_187 is
  port (
    tmp_27_fu_5410_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_183\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_304\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_183_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_304_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_304_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_183_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_248\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_248_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_248_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_441\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_441_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_441_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_183_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_183_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_183_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_187 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_187;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_187 is
begin
\tmp_147_reg_10233[3]_i_1106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_183\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_304\,
      I2 => \tmp_147_reg_10233_reg[3]_i_183_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_304_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_304_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_183_1\(1),
      O => tmp_27_fu_5410_p9(1)
    );
\tmp_147_reg_10233[3]_i_412\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_183\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_183_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_183_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_183_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_183_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_183_1\(7),
      O => tmp_27_fu_5410_p9(7)
    );
\tmp_147_reg_10233[3]_i_540\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_183\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_248\,
      I2 => \tmp_147_reg_10233_reg[3]_i_183_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_248_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_248_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_183_1\(4),
      O => tmp_27_fu_5410_p9(4)
    );
\tmp_147_reg_10233[3]_i_604\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_183\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_248\,
      I2 => \tmp_147_reg_10233_reg[3]_i_183_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_248_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_248_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_183_1\(3),
      O => tmp_27_fu_5410_p9(3)
    );
\tmp_147_reg_10233[3]_i_652\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_183\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_304\,
      I2 => \tmp_147_reg_10233_reg[3]_i_183_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_304_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_304_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_183_1\(2),
      O => tmp_27_fu_5410_p9(2)
    );
\tmp_147_reg_10233[3]_i_748\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_183\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_304\,
      I2 => \tmp_147_reg_10233_reg[3]_i_183_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_304_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_304_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_183_1\(0),
      O => tmp_27_fu_5410_p9(0)
    );
\tmp_147_reg_10233[3]_i_831\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_183\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_441\,
      I2 => \tmp_147_reg_10233_reg[3]_i_183_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_441_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_441_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_183_1\(5),
      O => tmp_27_fu_5410_p9(5)
    );
\tmp_147_reg_10233[3]_i_863\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_183\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_441\,
      I2 => \tmp_147_reg_10233_reg[3]_i_183_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_441_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_441_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_183_1\(6),
      O => tmp_27_fu_5410_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_188 is
  port (
    tmp_28_fu_5429_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_183\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_304\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_183_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_304_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_304_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_183_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_248\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_248_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_248_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_441\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_441_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_441_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_183_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_183_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_183_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_188 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_188;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_188 is
begin
\tmp_147_reg_10233[3]_i_1107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_183\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_304\,
      I2 => \tmp_147_reg_10233_reg[3]_i_183_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_304_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_304_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_183_1\(1),
      O => tmp_28_fu_5429_p9(1)
    );
\tmp_147_reg_10233[3]_i_413\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_183\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_183_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_183_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_183_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_183_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_183_1\(7),
      O => tmp_28_fu_5429_p9(7)
    );
\tmp_147_reg_10233[3]_i_541\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_183\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_248\,
      I2 => \tmp_147_reg_10233_reg[3]_i_183_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_248_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_248_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_183_1\(4),
      O => tmp_28_fu_5429_p9(4)
    );
\tmp_147_reg_10233[3]_i_605\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_183\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_248\,
      I2 => \tmp_147_reg_10233_reg[3]_i_183_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_248_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_248_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_183_1\(3),
      O => tmp_28_fu_5429_p9(3)
    );
\tmp_147_reg_10233[3]_i_653\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_183\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_304\,
      I2 => \tmp_147_reg_10233_reg[3]_i_183_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_304_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_304_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_183_1\(2),
      O => tmp_28_fu_5429_p9(2)
    );
\tmp_147_reg_10233[3]_i_749\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_183\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_304\,
      I2 => \tmp_147_reg_10233_reg[3]_i_183_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_304_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_304_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_183_1\(0),
      O => tmp_28_fu_5429_p9(0)
    );
\tmp_147_reg_10233[3]_i_832\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_183\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_441\,
      I2 => \tmp_147_reg_10233_reg[3]_i_183_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_441_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_441_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_183_1\(5),
      O => tmp_28_fu_5429_p9(5)
    );
\tmp_147_reg_10233[3]_i_864\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_183\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_441\,
      I2 => \tmp_147_reg_10233_reg[3]_i_183_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_441_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_441_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_183_1\(6),
      O => tmp_28_fu_5429_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_189 is
  port (
    tmp_29_fu_5448_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_180\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_301\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_180_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_301_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_301_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_180_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_245\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_245_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_245_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_438\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_438_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_438_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_180_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_180_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_180_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_189 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_189;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_189 is
begin
\tmp_147_reg_10233[3]_i_1100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_180\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_301\,
      I2 => \tmp_147_reg_10233_reg[3]_i_180_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_301_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_301_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_180_1\(1),
      O => tmp_29_fu_5448_p9(1)
    );
\tmp_147_reg_10233[3]_i_406\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_180\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_180_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_180_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_180_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_180_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_180_1\(7),
      O => tmp_29_fu_5448_p9(7)
    );
\tmp_147_reg_10233[3]_i_534\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_180\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_245\,
      I2 => \tmp_147_reg_10233_reg[3]_i_180_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_245_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_245_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_180_1\(4),
      O => tmp_29_fu_5448_p9(4)
    );
\tmp_147_reg_10233[3]_i_598\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_180\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_245\,
      I2 => \tmp_147_reg_10233_reg[3]_i_180_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_245_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_245_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_180_1\(3),
      O => tmp_29_fu_5448_p9(3)
    );
\tmp_147_reg_10233[3]_i_646\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_180\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_301\,
      I2 => \tmp_147_reg_10233_reg[3]_i_180_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_301_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_301_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_180_1\(2),
      O => tmp_29_fu_5448_p9(2)
    );
\tmp_147_reg_10233[3]_i_742\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_180\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_301\,
      I2 => \tmp_147_reg_10233_reg[3]_i_180_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_301_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_301_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_180_1\(0),
      O => tmp_29_fu_5448_p9(0)
    );
\tmp_147_reg_10233[3]_i_825\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_180\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_438\,
      I2 => \tmp_147_reg_10233_reg[3]_i_180_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_438_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_438_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_180_1\(5),
      O => tmp_29_fu_5448_p9(5)
    );
\tmp_147_reg_10233[3]_i_857\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_180\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_438\,
      I2 => \tmp_147_reg_10233_reg[3]_i_180_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_438_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_438_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_180_1\(6),
      O => tmp_29_fu_5448_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_190 is
  port (
    tmp_30_fu_5467_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_180\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_301\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_180_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_301_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_301_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_180_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_245\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_245_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_245_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_438\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_438_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_438_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_180_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_180_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_180_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_190 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_190;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_190 is
begin
\tmp_147_reg_10233[3]_i_1101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_180\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_301\,
      I2 => \tmp_147_reg_10233_reg[3]_i_180_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_301_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_301_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_180_1\(1),
      O => tmp_30_fu_5467_p9(1)
    );
\tmp_147_reg_10233[3]_i_407\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_180\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_180_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_180_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_180_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_180_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_180_1\(7),
      O => tmp_30_fu_5467_p9(7)
    );
\tmp_147_reg_10233[3]_i_535\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_180\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_245\,
      I2 => \tmp_147_reg_10233_reg[3]_i_180_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_245_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_245_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_180_1\(4),
      O => tmp_30_fu_5467_p9(4)
    );
\tmp_147_reg_10233[3]_i_599\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_180\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_245\,
      I2 => \tmp_147_reg_10233_reg[3]_i_180_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_245_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_245_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_180_1\(3),
      O => tmp_30_fu_5467_p9(3)
    );
\tmp_147_reg_10233[3]_i_647\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_180\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_301\,
      I2 => \tmp_147_reg_10233_reg[3]_i_180_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_301_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_301_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_180_1\(2),
      O => tmp_30_fu_5467_p9(2)
    );
\tmp_147_reg_10233[3]_i_743\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_180\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_301\,
      I2 => \tmp_147_reg_10233_reg[3]_i_180_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_301_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_301_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_180_1\(0),
      O => tmp_30_fu_5467_p9(0)
    );
\tmp_147_reg_10233[3]_i_826\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_180\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_438\,
      I2 => \tmp_147_reg_10233_reg[3]_i_180_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_438_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_438_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_180_1\(5),
      O => tmp_30_fu_5467_p9(5)
    );
\tmp_147_reg_10233[3]_i_858\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_180\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_438\,
      I2 => \tmp_147_reg_10233_reg[3]_i_180_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_438_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_438_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_180_1\(6),
      O => tmp_30_fu_5467_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_191 is
  port (
    tmp_31_fu_5486_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_181\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_302\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_181_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_302_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_302_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_181_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_246\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_246_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_246_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_439\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_439_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_439_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_181_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_181_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_181_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_191 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_191;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_191 is
begin
\tmp_147_reg_10233[3]_i_1102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_181\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_302\,
      I2 => \tmp_147_reg_10233_reg[3]_i_181_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_302_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_302_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_181_1\(1),
      O => tmp_31_fu_5486_p9(1)
    );
\tmp_147_reg_10233[3]_i_408\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_181\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_181_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_181_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_181_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_181_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_181_1\(7),
      O => tmp_31_fu_5486_p9(7)
    );
\tmp_147_reg_10233[3]_i_536\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_181\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_246\,
      I2 => \tmp_147_reg_10233_reg[3]_i_181_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_246_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_246_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_181_1\(4),
      O => tmp_31_fu_5486_p9(4)
    );
\tmp_147_reg_10233[3]_i_600\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_181\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_246\,
      I2 => \tmp_147_reg_10233_reg[3]_i_181_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_246_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_246_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_181_1\(3),
      O => tmp_31_fu_5486_p9(3)
    );
\tmp_147_reg_10233[3]_i_648\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_181\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_302\,
      I2 => \tmp_147_reg_10233_reg[3]_i_181_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_302_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_302_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_181_1\(2),
      O => tmp_31_fu_5486_p9(2)
    );
\tmp_147_reg_10233[3]_i_744\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_181\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_302\,
      I2 => \tmp_147_reg_10233_reg[3]_i_181_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_302_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_302_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_181_1\(0),
      O => tmp_31_fu_5486_p9(0)
    );
\tmp_147_reg_10233[3]_i_827\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_181\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_439\,
      I2 => \tmp_147_reg_10233_reg[3]_i_181_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_439_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_439_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_181_1\(5),
      O => tmp_31_fu_5486_p9(5)
    );
\tmp_147_reg_10233[3]_i_859\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_181\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_439\,
      I2 => \tmp_147_reg_10233_reg[3]_i_181_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_439_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_439_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_181_1\(6),
      O => tmp_31_fu_5486_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_192 is
  port (
    tmp_32_fu_5505_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_181\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_302\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_181_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_302_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_302_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_181_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_246\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_246_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_246_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_439\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_439_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_439_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_181_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_181_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_181_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_192 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_192;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_192 is
begin
\tmp_147_reg_10233[3]_i_1103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_181\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_302\,
      I2 => \tmp_147_reg_10233_reg[3]_i_181_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_302_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_302_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_181_1\(1),
      O => tmp_32_fu_5505_p9(1)
    );
\tmp_147_reg_10233[3]_i_409\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_181\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_181_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_181_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_181_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_181_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_181_1\(7),
      O => tmp_32_fu_5505_p9(7)
    );
\tmp_147_reg_10233[3]_i_537\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_181\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_246\,
      I2 => \tmp_147_reg_10233_reg[3]_i_181_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_246_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_246_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_181_1\(4),
      O => tmp_32_fu_5505_p9(4)
    );
\tmp_147_reg_10233[3]_i_601\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_181\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_246\,
      I2 => \tmp_147_reg_10233_reg[3]_i_181_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_246_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_246_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_181_1\(3),
      O => tmp_32_fu_5505_p9(3)
    );
\tmp_147_reg_10233[3]_i_649\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_181\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_302\,
      I2 => \tmp_147_reg_10233_reg[3]_i_181_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_302_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_302_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_181_1\(2),
      O => tmp_32_fu_5505_p9(2)
    );
\tmp_147_reg_10233[3]_i_745\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_181\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_302\,
      I2 => \tmp_147_reg_10233_reg[3]_i_181_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_302_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_302_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_181_1\(0),
      O => tmp_32_fu_5505_p9(0)
    );
\tmp_147_reg_10233[3]_i_828\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_181\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_439\,
      I2 => \tmp_147_reg_10233_reg[3]_i_181_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_439_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_439_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_181_1\(5),
      O => tmp_32_fu_5505_p9(5)
    );
\tmp_147_reg_10233[3]_i_860\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_181\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_439\,
      I2 => \tmp_147_reg_10233_reg[3]_i_181_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_439_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_439_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_181_1\(6),
      O => tmp_32_fu_5505_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_193 is
  port (
    tmp_34_fu_5599_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_676\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_772\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_676_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_676_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_772_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_516\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_516_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_516_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_772_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_772_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_772_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_193 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_193;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_193 is
begin
\tmp_147_reg_10233[3]_i_1013\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q0(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_516\,
      I2 => \tmp_147_reg_10233_reg[3]_i_772\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_516_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_516_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_772_0\(6),
      O => tmp_34_fu_5599_p9(6)
    );
\tmp_147_reg_10233[3]_i_1147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q0(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_676\,
      I2 => \tmp_147_reg_10233_reg[3]_i_772\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_676_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_676_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_772_0\(2),
      O => tmp_34_fu_5599_p9(2)
    );
\tmp_147_reg_10233[3]_i_1179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q0(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_676\,
      I2 => \tmp_147_reg_10233_reg[3]_i_772\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_676_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_676_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_772_0\(1),
      O => tmp_34_fu_5599_p9(1)
    );
\tmp_147_reg_10233[3]_i_1275\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q0(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_772_1\,
      I2 => \tmp_147_reg_10233_reg[3]_i_772\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_772_2\,
      I4 => \tmp_147_reg_10233_reg[3]_i_772_3\,
      I5 => \tmp_147_reg_10233_reg[3]_i_772_0\(7),
      O => tmp_34_fu_5599_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q0(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_676\,
      I2 => \tmp_147_reg_10233_reg[3]_i_772\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_676_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_676_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_772_0\(0),
      O => tmp_34_fu_5599_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_430\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q0(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_516\,
      I2 => \tmp_147_reg_10233_reg[3]_i_772\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_516_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_516_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_772_0\(5),
      O => tmp_34_fu_5599_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_526\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q0(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_516\,
      I2 => \tmp_147_reg_10233_reg[3]_i_772\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_516_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_516_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_772_0\(4),
      O => tmp_34_fu_5599_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_558\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q0(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_516\,
      I2 => \tmp_147_reg_10233_reg[3]_i_772\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_516_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_516_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_772_0\(3),
      O => tmp_34_fu_5599_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_194 is
  port (
    tmp_35_fu_5618_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_772\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_676\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_772_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_676_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_676_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_772_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_516\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_516_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_516_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_772_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_772_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_772_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_194 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_194;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_194 is
begin
\tmp_147_reg_10233[3]_i_1014\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_772\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_516\,
      I2 => \tmp_147_reg_10233_reg[3]_i_772_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_516_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_516_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_772_1\(6),
      O => tmp_35_fu_5618_p9(6)
    );
\tmp_147_reg_10233[3]_i_1148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_772\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_676\,
      I2 => \tmp_147_reg_10233_reg[3]_i_772_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_676_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_676_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_772_1\(2),
      O => tmp_35_fu_5618_p9(2)
    );
\tmp_147_reg_10233[3]_i_1180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_772\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_676\,
      I2 => \tmp_147_reg_10233_reg[3]_i_772_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_676_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_676_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_772_1\(1),
      O => tmp_35_fu_5618_p9(1)
    );
\tmp_147_reg_10233[3]_i_1276\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_772\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_772_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_772_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_772_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_772_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_772_1\(7),
      O => tmp_35_fu_5618_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_772\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_676\,
      I2 => \tmp_147_reg_10233_reg[3]_i_772_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_676_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_676_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_772_1\(0),
      O => tmp_35_fu_5618_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_431\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_772\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_516\,
      I2 => \tmp_147_reg_10233_reg[3]_i_772_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_516_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_516_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_772_1\(5),
      O => tmp_35_fu_5618_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_527\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_772\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_516\,
      I2 => \tmp_147_reg_10233_reg[3]_i_772_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_516_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_516_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_772_1\(4),
      O => tmp_35_fu_5618_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_559\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_772\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_516\,
      I2 => \tmp_147_reg_10233_reg[3]_i_772_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_516_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_516_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_772_1\(3),
      O => tmp_35_fu_5618_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_195 is
  port (
    tmp_36_fu_5637_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_773\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_677\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_773_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_677_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_677_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_773_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_517\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_517_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_517_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_773_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_773_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_773_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_195 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_195;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_195 is
begin
\tmp_147_reg_10233[3]_i_1015\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_773\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_517\,
      I2 => \tmp_147_reg_10233_reg[3]_i_773_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_517_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_517_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_773_1\(6),
      O => tmp_36_fu_5637_p9(6)
    );
\tmp_147_reg_10233[3]_i_1149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_773\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_677\,
      I2 => \tmp_147_reg_10233_reg[3]_i_773_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_677_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_677_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_773_1\(2),
      O => tmp_36_fu_5637_p9(2)
    );
\tmp_147_reg_10233[3]_i_1181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_773\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_677\,
      I2 => \tmp_147_reg_10233_reg[3]_i_773_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_677_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_677_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_773_1\(1),
      O => tmp_36_fu_5637_p9(1)
    );
\tmp_147_reg_10233[3]_i_1277\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_773\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_773_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_773_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_773_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_773_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_773_1\(7),
      O => tmp_36_fu_5637_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_773\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_677\,
      I2 => \tmp_147_reg_10233_reg[3]_i_773_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_677_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_677_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_773_1\(0),
      O => tmp_36_fu_5637_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_432\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_773\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_517\,
      I2 => \tmp_147_reg_10233_reg[3]_i_773_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_517_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_517_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_773_1\(5),
      O => tmp_36_fu_5637_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_528\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_773\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_517\,
      I2 => \tmp_147_reg_10233_reg[3]_i_773_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_517_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_517_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_773_1\(4),
      O => tmp_36_fu_5637_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_560\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_773\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_517\,
      I2 => \tmp_147_reg_10233_reg[3]_i_773_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_517_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_517_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_773_1\(3),
      O => tmp_36_fu_5637_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_196 is
  port (
    tmp_37_fu_5656_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_773\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_677\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_773_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_677_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_677_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_773_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_517\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_517_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_517_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_773_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_773_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_773_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_196 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_196;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_196 is
begin
\tmp_147_reg_10233[3]_i_1016\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_773\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_517\,
      I2 => \tmp_147_reg_10233_reg[3]_i_773_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_517_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_517_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_773_1\(6),
      O => tmp_37_fu_5656_p9(6)
    );
\tmp_147_reg_10233[3]_i_1150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_773\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_677\,
      I2 => \tmp_147_reg_10233_reg[3]_i_773_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_677_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_677_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_773_1\(2),
      O => tmp_37_fu_5656_p9(2)
    );
\tmp_147_reg_10233[3]_i_1182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_773\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_677\,
      I2 => \tmp_147_reg_10233_reg[3]_i_773_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_677_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_677_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_773_1\(1),
      O => tmp_37_fu_5656_p9(1)
    );
\tmp_147_reg_10233[3]_i_1278\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_773\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_773_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_773_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_773_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_773_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_773_1\(7),
      O => tmp_37_fu_5656_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_773\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_677\,
      I2 => \tmp_147_reg_10233_reg[3]_i_773_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_677_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_677_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_773_1\(0),
      O => tmp_37_fu_5656_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_433\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_773\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_517\,
      I2 => \tmp_147_reg_10233_reg[3]_i_773_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_517_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_517_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_773_1\(5),
      O => tmp_37_fu_5656_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_529\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_773\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_517\,
      I2 => \tmp_147_reg_10233_reg[3]_i_773_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_517_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_517_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_773_1\(4),
      O => tmp_37_fu_5656_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_561\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_773\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_517\,
      I2 => \tmp_147_reg_10233_reg[3]_i_773_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_517_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_517_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_773_1\(3),
      O => tmp_37_fu_5656_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_197 is
  port (
    tmp_38_fu_5675_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_770\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_674\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_770_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_674_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_674_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_770_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_514\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_514_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_514_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_770_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_770_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_770_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_197 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_197;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_197 is
begin
\tmp_147_reg_10233[3]_i_1009\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_770\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_514\,
      I2 => \tmp_147_reg_10233_reg[3]_i_770_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_514_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_514_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_770_1\(6),
      O => tmp_38_fu_5675_p9(6)
    );
\tmp_147_reg_10233[3]_i_1143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_770\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_674\,
      I2 => \tmp_147_reg_10233_reg[3]_i_770_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_674_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_674_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_770_1\(2),
      O => tmp_38_fu_5675_p9(2)
    );
\tmp_147_reg_10233[3]_i_1175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_770\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_674\,
      I2 => \tmp_147_reg_10233_reg[3]_i_770_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_674_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_674_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_770_1\(1),
      O => tmp_38_fu_5675_p9(1)
    );
\tmp_147_reg_10233[3]_i_1271\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_770\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_770_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_770_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_770_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_770_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_770_1\(7),
      O => tmp_38_fu_5675_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_770\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_674\,
      I2 => \tmp_147_reg_10233_reg[3]_i_770_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_674_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_674_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_770_1\(0),
      O => tmp_38_fu_5675_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_426\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_770\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_514\,
      I2 => \tmp_147_reg_10233_reg[3]_i_770_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_514_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_514_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_770_1\(5),
      O => tmp_38_fu_5675_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_522\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_770\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_514\,
      I2 => \tmp_147_reg_10233_reg[3]_i_770_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_514_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_514_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_770_1\(4),
      O => tmp_38_fu_5675_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_554\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_770\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_514\,
      I2 => \tmp_147_reg_10233_reg[3]_i_770_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_514_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_514_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_770_1\(3),
      O => tmp_38_fu_5675_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_73 is
  port (
    tmp_40_fu_5713_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_771\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_675\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_771_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_675_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_675_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_771_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_515\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_515_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_515_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_771_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_771_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_771_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_73 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_73;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_73 is
begin
\tmp_147_reg_10233[3]_i_1011\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_771\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_515\,
      I2 => \tmp_147_reg_10233_reg[3]_i_771_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_515_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_515_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_771_1\(6),
      O => tmp_40_fu_5713_p9(6)
    );
\tmp_147_reg_10233[3]_i_1145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_771\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_675\,
      I2 => \tmp_147_reg_10233_reg[3]_i_771_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_675_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_675_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_771_1\(2),
      O => tmp_40_fu_5713_p9(2)
    );
\tmp_147_reg_10233[3]_i_1177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_771\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_675\,
      I2 => \tmp_147_reg_10233_reg[3]_i_771_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_675_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_675_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_771_1\(1),
      O => tmp_40_fu_5713_p9(1)
    );
\tmp_147_reg_10233[3]_i_1273\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_771\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_771_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_771_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_771_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_771_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_771_1\(7),
      O => tmp_40_fu_5713_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_771\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_675\,
      I2 => \tmp_147_reg_10233_reg[3]_i_771_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_675_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_675_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_771_1\(0),
      O => tmp_40_fu_5713_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_428\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_771\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_515\,
      I2 => \tmp_147_reg_10233_reg[3]_i_771_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_515_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_515_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_771_1\(5),
      O => tmp_40_fu_5713_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_524\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_771\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_515\,
      I2 => \tmp_147_reg_10233_reg[3]_i_771_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_515_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_515_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_771_1\(4),
      O => tmp_40_fu_5713_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_556\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_771\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_515\,
      I2 => \tmp_147_reg_10233_reg[3]_i_771_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_515_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_515_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_771_1\(3),
      O => tmp_40_fu_5713_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_74 is
  port (
    tmp_41_fu_5732_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_771\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_675\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_771_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_675_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_675_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_771_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_515\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_515_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_515_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_771_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_771_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_771_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_74 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_74;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_74 is
begin
\tmp_147_reg_10233[3]_i_1012\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_771\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_515\,
      I2 => \tmp_147_reg_10233_reg[3]_i_771_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_515_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_515_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_771_1\(6),
      O => tmp_41_fu_5732_p9(6)
    );
\tmp_147_reg_10233[3]_i_1146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_771\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_675\,
      I2 => \tmp_147_reg_10233_reg[3]_i_771_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_675_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_675_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_771_1\(2),
      O => tmp_41_fu_5732_p9(2)
    );
\tmp_147_reg_10233[3]_i_1178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_771\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_675\,
      I2 => \tmp_147_reg_10233_reg[3]_i_771_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_675_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_675_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_771_1\(1),
      O => tmp_41_fu_5732_p9(1)
    );
\tmp_147_reg_10233[3]_i_1274\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_771\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_771_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_771_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_771_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_771_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_771_1\(7),
      O => tmp_41_fu_5732_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_771\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_675\,
      I2 => \tmp_147_reg_10233_reg[3]_i_771_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_675_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_675_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_771_1\(0),
      O => tmp_41_fu_5732_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_429\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_771\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_515\,
      I2 => \tmp_147_reg_10233_reg[3]_i_771_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_515_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_515_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_771_1\(5),
      O => tmp_41_fu_5732_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_525\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_771\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_515\,
      I2 => \tmp_147_reg_10233_reg[3]_i_771_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_515_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_515_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_771_1\(4),
      O => tmp_41_fu_5732_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_557\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_771\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_515\,
      I2 => \tmp_147_reg_10233_reg[3]_i_771_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_515_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_515_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_771_1\(3),
      O => tmp_41_fu_5732_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_75 is
  port (
    tmp_42_fu_5751_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_768\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_672\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_768_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_672_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_672_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_768_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_512\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_512_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_512_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_768_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_768_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_768_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_75 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_75;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_75 is
begin
\tmp_147_reg_10233[3]_i_1005\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_768\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_512\,
      I2 => \tmp_147_reg_10233_reg[3]_i_768_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_512_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_512_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_768_1\(6),
      O => tmp_42_fu_5751_p9(6)
    );
\tmp_147_reg_10233[3]_i_1139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_768\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_672\,
      I2 => \tmp_147_reg_10233_reg[3]_i_768_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_672_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_672_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_768_1\(2),
      O => tmp_42_fu_5751_p9(2)
    );
\tmp_147_reg_10233[3]_i_1171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_768\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_672\,
      I2 => \tmp_147_reg_10233_reg[3]_i_768_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_672_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_672_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_768_1\(1),
      O => tmp_42_fu_5751_p9(1)
    );
\tmp_147_reg_10233[3]_i_1267\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_768\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_768_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_768_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_768_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_768_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_768_1\(7),
      O => tmp_42_fu_5751_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_768\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_672\,
      I2 => \tmp_147_reg_10233_reg[3]_i_768_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_672_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_672_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_768_1\(0),
      O => tmp_42_fu_5751_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_422\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_768\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_512\,
      I2 => \tmp_147_reg_10233_reg[3]_i_768_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_512_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_512_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_768_1\(5),
      O => tmp_42_fu_5751_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_518\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_768\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_512\,
      I2 => \tmp_147_reg_10233_reg[3]_i_768_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_512_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_512_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_768_1\(4),
      O => tmp_42_fu_5751_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_550\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_768\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_512\,
      I2 => \tmp_147_reg_10233_reg[3]_i_768_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_512_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_512_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_768_1\(3),
      O => tmp_42_fu_5751_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_76 is
  port (
    tmp_43_fu_5770_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_768\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_672\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_768_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_672_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_672_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_768_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_512\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_512_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_512_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_768_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_768_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_768_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_76 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_76;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_76 is
begin
\tmp_147_reg_10233[3]_i_1006\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_768\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_512\,
      I2 => \tmp_147_reg_10233_reg[3]_i_768_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_512_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_512_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_768_1\(6),
      O => tmp_43_fu_5770_p9(6)
    );
\tmp_147_reg_10233[3]_i_1140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_768\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_672\,
      I2 => \tmp_147_reg_10233_reg[3]_i_768_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_672_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_672_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_768_1\(2),
      O => tmp_43_fu_5770_p9(2)
    );
\tmp_147_reg_10233[3]_i_1172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_768\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_672\,
      I2 => \tmp_147_reg_10233_reg[3]_i_768_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_672_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_672_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_768_1\(1),
      O => tmp_43_fu_5770_p9(1)
    );
\tmp_147_reg_10233[3]_i_1268\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_768\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_768_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_768_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_768_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_768_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_768_1\(7),
      O => tmp_43_fu_5770_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_768\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_672\,
      I2 => \tmp_147_reg_10233_reg[3]_i_768_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_672_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_672_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_768_1\(0),
      O => tmp_43_fu_5770_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_423\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_768\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_512\,
      I2 => \tmp_147_reg_10233_reg[3]_i_768_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_512_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_512_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_768_1\(5),
      O => tmp_43_fu_5770_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_519\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_768\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_512\,
      I2 => \tmp_147_reg_10233_reg[3]_i_768_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_512_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_512_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_768_1\(4),
      O => tmp_43_fu_5770_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_551\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_768\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_512\,
      I2 => \tmp_147_reg_10233_reg[3]_i_768_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_512_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_512_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_768_1\(3),
      O => tmp_43_fu_5770_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_77 is
  port (
    tmp_44_fu_5789_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_769\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_673\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_769_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_673_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_673_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_769_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_285\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_285_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_285_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_769_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_769_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_769_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_77 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_77;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_77 is
begin
\tmp_147_reg_10233[3]_i_1007\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_769\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_769_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_769_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_769_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_769_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_769_1\(6),
      O => tmp_44_fu_5789_p9(6)
    );
\tmp_147_reg_10233[3]_i_1141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_769\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_673\,
      I2 => \tmp_147_reg_10233_reg[3]_i_769_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_673_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_673_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_769_1\(2),
      O => tmp_44_fu_5789_p9(2)
    );
\tmp_147_reg_10233[3]_i_1173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_769\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_673\,
      I2 => \tmp_147_reg_10233_reg[3]_i_769_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_673_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_673_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_769_1\(1),
      O => tmp_44_fu_5789_p9(1)
    );
\tmp_147_reg_10233[3]_i_1269\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_769\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_769_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_769_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_769_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_769_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_769_1\(7),
      O => tmp_44_fu_5789_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_769\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_673\,
      I2 => \tmp_147_reg_10233_reg[3]_i_769_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_673_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_673_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_769_1\(0),
      O => tmp_44_fu_5789_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_424\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_769\(5),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_285\,
      I2 => \tmp_147_reg_10233_reg[3]_i_769_0\(5),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_285_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_285_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_769_1\(5),
      O => tmp_44_fu_5789_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_520\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_769\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_285\,
      I2 => \tmp_147_reg_10233_reg[3]_i_769_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_285_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_285_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_769_1\(4),
      O => tmp_44_fu_5789_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_552\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_769\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_285\,
      I2 => \tmp_147_reg_10233_reg[3]_i_769_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_285_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_285_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_769_1\(3),
      O => tmp_44_fu_5789_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_78 is
  port (
    tmp_45_fu_5808_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_769\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_673\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_769_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_673_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_673_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_769_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_285\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_285_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_285_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_769_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_769_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_769_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_78 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_78;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_78 is
begin
\tmp_147_reg_10233[3]_i_1008\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_769\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_769_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_769_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_769_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_769_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_769_1\(6),
      O => tmp_45_fu_5808_p9(6)
    );
\tmp_147_reg_10233[3]_i_1142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_769\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_673\,
      I2 => \tmp_147_reg_10233_reg[3]_i_769_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_673_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_673_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_769_1\(2),
      O => tmp_45_fu_5808_p9(2)
    );
\tmp_147_reg_10233[3]_i_1174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_769\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_673\,
      I2 => \tmp_147_reg_10233_reg[3]_i_769_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_673_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_673_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_769_1\(1),
      O => tmp_45_fu_5808_p9(1)
    );
\tmp_147_reg_10233[3]_i_1270\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_769\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_769_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_769_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_769_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_769_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_769_1\(7),
      O => tmp_45_fu_5808_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_769\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_673\,
      I2 => \tmp_147_reg_10233_reg[3]_i_769_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_673_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_673_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_769_1\(0),
      O => tmp_45_fu_5808_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_425\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_769\(5),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_285\,
      I2 => \tmp_147_reg_10233_reg[3]_i_769_0\(5),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_285_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_285_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_769_1\(5),
      O => tmp_45_fu_5808_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_521\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_769\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_285\,
      I2 => \tmp_147_reg_10233_reg[3]_i_769_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_285_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_285_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_769_1\(4),
      O => tmp_45_fu_5808_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_553\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_769\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_285\,
      I2 => \tmp_147_reg_10233_reg[3]_i_769_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_285_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_285_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_769_1\(3),
      O => tmp_45_fu_5808_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_79 is
  port (
    tmp_46_fu_5827_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_766\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_670\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_766_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_670_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_670_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_766_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_282\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_282_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_282_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_766_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_766_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_766_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_79 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_79;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_79 is
begin
\tmp_147_reg_10233[3]_i_1001\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_766\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_766_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_766_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_766_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_766_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_766_1\(6),
      O => tmp_46_fu_5827_p9(6)
    );
\tmp_147_reg_10233[3]_i_1135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_766\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_670\,
      I2 => \tmp_147_reg_10233_reg[3]_i_766_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_670_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_670_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_766_1\(2),
      O => tmp_46_fu_5827_p9(2)
    );
\tmp_147_reg_10233[3]_i_1167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_766\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_670\,
      I2 => \tmp_147_reg_10233_reg[3]_i_766_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_670_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_670_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_766_1\(1),
      O => tmp_46_fu_5827_p9(1)
    );
\tmp_147_reg_10233[3]_i_1263\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_766\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_766_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_766_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_766_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_766_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_766_1\(7),
      O => tmp_46_fu_5827_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_766\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_670\,
      I2 => \tmp_147_reg_10233_reg[3]_i_766_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_670_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_670_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_766_1\(0),
      O => tmp_46_fu_5827_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_418\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_766\(5),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_282\,
      I2 => \tmp_147_reg_10233_reg[3]_i_766_0\(5),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_282_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_282_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_766_1\(5),
      O => tmp_46_fu_5827_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_514\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_766\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_282\,
      I2 => \tmp_147_reg_10233_reg[3]_i_766_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_282_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_282_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_766_1\(4),
      O => tmp_46_fu_5827_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_546\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_766\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_282\,
      I2 => \tmp_147_reg_10233_reg[3]_i_766_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_282_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_282_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_766_1\(3),
      O => tmp_46_fu_5827_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_80 is
  port (
    tmp_47_fu_5846_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_766\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_670\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_766_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_670_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_670_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_766_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_282\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_282_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_282_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_766_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_766_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_766_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_80 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_80;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_80 is
begin
\tmp_147_reg_10233[3]_i_1002\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_766\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_766_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_766_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_766_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_766_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_766_1\(6),
      O => tmp_47_fu_5846_p9(6)
    );
\tmp_147_reg_10233[3]_i_1136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_766\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_670\,
      I2 => \tmp_147_reg_10233_reg[3]_i_766_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_670_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_670_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_766_1\(2),
      O => tmp_47_fu_5846_p9(2)
    );
\tmp_147_reg_10233[3]_i_1168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_766\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_670\,
      I2 => \tmp_147_reg_10233_reg[3]_i_766_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_670_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_670_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_766_1\(1),
      O => tmp_47_fu_5846_p9(1)
    );
\tmp_147_reg_10233[3]_i_1264\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_766\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_766_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_766_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_766_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_766_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_766_1\(7),
      O => tmp_47_fu_5846_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_766\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_670\,
      I2 => \tmp_147_reg_10233_reg[3]_i_766_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_670_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_670_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_766_1\(0),
      O => tmp_47_fu_5846_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_419\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_766\(5),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_282\,
      I2 => \tmp_147_reg_10233_reg[3]_i_766_0\(5),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_282_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_282_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_766_1\(5),
      O => tmp_47_fu_5846_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_515\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_766\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_282\,
      I2 => \tmp_147_reg_10233_reg[3]_i_766_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_282_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_282_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_766_1\(4),
      O => tmp_47_fu_5846_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_547\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_766\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_282\,
      I2 => \tmp_147_reg_10233_reg[3]_i_766_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_282_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_282_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_766_1\(3),
      O => tmp_47_fu_5846_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_81 is
  port (
    tmp_48_fu_5865_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_767\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_671\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_767_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_671_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_671_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_767_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_283\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_283_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_283_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_767_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_767_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_767_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_81 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_81;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_81 is
begin
\tmp_147_reg_10233[3]_i_1003\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_767\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_767_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_767_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_767_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_767_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_767_1\(6),
      O => tmp_48_fu_5865_p9(6)
    );
\tmp_147_reg_10233[3]_i_1137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_767\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_671\,
      I2 => \tmp_147_reg_10233_reg[3]_i_767_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_671_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_671_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_767_1\(2),
      O => tmp_48_fu_5865_p9(2)
    );
\tmp_147_reg_10233[3]_i_1169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_767\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_671\,
      I2 => \tmp_147_reg_10233_reg[3]_i_767_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_671_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_671_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_767_1\(1),
      O => tmp_48_fu_5865_p9(1)
    );
\tmp_147_reg_10233[3]_i_1265\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_767\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_767_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_767_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_767_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_767_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_767_1\(7),
      O => tmp_48_fu_5865_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_767\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_671\,
      I2 => \tmp_147_reg_10233_reg[3]_i_767_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_671_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_671_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_767_1\(0),
      O => tmp_48_fu_5865_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_420\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_767\(5),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_283\,
      I2 => \tmp_147_reg_10233_reg[3]_i_767_0\(5),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_283_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_283_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_767_1\(5),
      O => tmp_48_fu_5865_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_516\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_767\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_283\,
      I2 => \tmp_147_reg_10233_reg[3]_i_767_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_283_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_283_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_767_1\(4),
      O => tmp_48_fu_5865_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_548\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_767\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_283\,
      I2 => \tmp_147_reg_10233_reg[3]_i_767_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_283_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_283_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_767_1\(3),
      O => tmp_48_fu_5865_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_82 is
  port (
    tmp_49_fu_5884_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_767\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_671\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_767_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_671_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_671_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_767_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_283\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_283_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_283_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_767_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_767_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_767_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_82 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_82;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_82 is
begin
\tmp_147_reg_10233[3]_i_1004\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_767\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_767_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_767_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_767_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_767_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_767_1\(6),
      O => tmp_49_fu_5884_p9(6)
    );
\tmp_147_reg_10233[3]_i_1138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_767\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_671\,
      I2 => \tmp_147_reg_10233_reg[3]_i_767_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_671_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_671_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_767_1\(2),
      O => tmp_49_fu_5884_p9(2)
    );
\tmp_147_reg_10233[3]_i_1170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_767\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_671\,
      I2 => \tmp_147_reg_10233_reg[3]_i_767_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_671_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_671_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_767_1\(1),
      O => tmp_49_fu_5884_p9(1)
    );
\tmp_147_reg_10233[3]_i_1266\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_767\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_767_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_767_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_767_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_767_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_767_1\(7),
      O => tmp_49_fu_5884_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_767\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_671\,
      I2 => \tmp_147_reg_10233_reg[3]_i_767_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_671_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_671_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_767_1\(0),
      O => tmp_49_fu_5884_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_421\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_767\(5),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_283\,
      I2 => \tmp_147_reg_10233_reg[3]_i_767_0\(5),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_283_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_283_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_767_1\(5),
      O => tmp_49_fu_5884_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_517\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_767\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_283\,
      I2 => \tmp_147_reg_10233_reg[3]_i_767_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_283_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_283_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_767_1\(4),
      O => tmp_49_fu_5884_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_549\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_767\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_283\,
      I2 => \tmp_147_reg_10233_reg[3]_i_767_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_283_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_283_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_767_1\(3),
      O => tmp_49_fu_5884_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0\ is
  port (
    tmp_51_fu_5982_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_400\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_812\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_400_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_400_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_812_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_320\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_320_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_320_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_812_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_812_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_812_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0\ is
begin
\tmp_147_reg_10233[3]_i_1307\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q1(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_812_1\,
      I2 => \tmp_147_reg_10233_reg[3]_i_812\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_812_2\,
      I4 => \tmp_147_reg_10233_reg[3]_i_812_3\,
      I5 => \tmp_147_reg_10233_reg[3]_i_812_0\(6),
      O => tmp_51_fu_5982_p9(6)
    );
\tmp_147_reg_10233[3]_i_1339\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q1(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_812_1\,
      I2 => \tmp_147_reg_10233_reg[3]_i_812\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_812_2\,
      I4 => \tmp_147_reg_10233_reg[3]_i_812_3\,
      I5 => \tmp_147_reg_10233_reg[3]_i_812_0\(5),
      O => tmp_51_fu_5982_p9(5)
    );
\tmp_147_reg_10233[3]_i_1355\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q1(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_812_1\,
      I2 => \tmp_147_reg_10233_reg[3]_i_812\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_812_2\,
      I4 => \tmp_147_reg_10233_reg[3]_i_812_3\,
      I5 => \tmp_147_reg_10233_reg[3]_i_812_0\(7),
      O => tmp_51_fu_5982_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_446\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q1(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_320\,
      I2 => \tmp_147_reg_10233_reg[3]_i_812\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_320_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_320_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_812_0\(3),
      O => tmp_51_fu_5982_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_494\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q1(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_320\,
      I2 => \tmp_147_reg_10233_reg[3]_i_812\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_320_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_320_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_812_0\(4),
      O => tmp_51_fu_5982_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_590\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q1(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_400\,
      I2 => \tmp_147_reg_10233_reg[3]_i_812\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_400_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_400_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_812_0\(1),
      O => tmp_51_fu_5982_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_606\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q1(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_400\,
      I2 => \tmp_147_reg_10233_reg[3]_i_812\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_400_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_400_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_812_0\(0),
      O => tmp_51_fu_5982_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_654\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q1(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_400\,
      I2 => \tmp_147_reg_10233_reg[3]_i_812\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_400_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_400_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_812_0\(2),
      O => tmp_51_fu_5982_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_100\ is
  port (
    tmp_70_fu_6399_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_821\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_393\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_821_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_393_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_393_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_821_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_313\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_313_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_313_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_821_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_821_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_821_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_100\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_100\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_100\ is
begin
\tmp_147_reg_10233[3]_i_1293\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_821\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_821_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_821_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_821_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_821_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_821_1\(6),
      O => tmp_70_fu_6399_p9(6)
    );
\tmp_147_reg_10233[3]_i_1325\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_821\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_821_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_821_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_821_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_821_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_821_1\(5),
      O => tmp_70_fu_6399_p9(5)
    );
\tmp_147_reg_10233[3]_i_1373\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_821\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_821_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_821_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_821_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_821_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_821_1\(7),
      O => tmp_70_fu_6399_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_464\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_821\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_313\,
      I2 => \tmp_147_reg_10233_reg[3]_i_821_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_313_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_313_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_821_1\(3),
      O => tmp_70_fu_6399_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_480\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_821\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_313\,
      I2 => \tmp_147_reg_10233_reg[3]_i_821_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_313_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_313_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_821_1\(4),
      O => tmp_70_fu_6399_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_576\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_821\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_393\,
      I2 => \tmp_147_reg_10233_reg[3]_i_821_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_393_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_393_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_821_1\(1),
      O => tmp_70_fu_6399_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_624\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_821\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_393\,
      I2 => \tmp_147_reg_10233_reg[3]_i_821_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_393_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_393_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_821_1\(0),
      O => tmp_70_fu_6399_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_640\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_821\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_393\,
      I2 => \tmp_147_reg_10233_reg[3]_i_821_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_393_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_393_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_821_1\(2),
      O => tmp_70_fu_6399_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_101\ is
  port (
    tmp_71_fu_6418_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_821\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_393\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_821_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_393_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_393_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_821_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_313\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_313_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_313_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_821_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_821_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_821_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_101\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_101\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_101\ is
begin
\tmp_147_reg_10233[3]_i_1294\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_821\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_821_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_821_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_821_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_821_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_821_1\(6),
      O => tmp_71_fu_6418_p9(6)
    );
\tmp_147_reg_10233[3]_i_1326\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_821\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_821_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_821_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_821_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_821_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_821_1\(5),
      O => tmp_71_fu_6418_p9(5)
    );
\tmp_147_reg_10233[3]_i_1374\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_821\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_821_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_821_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_821_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_821_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_821_1\(7),
      O => tmp_71_fu_6418_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_465\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_821\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_313\,
      I2 => \tmp_147_reg_10233_reg[3]_i_821_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_313_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_313_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_821_1\(3),
      O => tmp_71_fu_6418_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_481\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_821\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_313\,
      I2 => \tmp_147_reg_10233_reg[3]_i_821_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_313_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_313_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_821_1\(4),
      O => tmp_71_fu_6418_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_577\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_821\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_393\,
      I2 => \tmp_147_reg_10233_reg[3]_i_821_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_393_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_393_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_821_1\(1),
      O => tmp_71_fu_6418_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_625\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_821\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_393\,
      I2 => \tmp_147_reg_10233_reg[3]_i_821_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_393_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_393_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_821_1\(0),
      O => tmp_71_fu_6418_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_641\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_821\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_393\,
      I2 => \tmp_147_reg_10233_reg[3]_i_821_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_393_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_393_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_821_1\(2),
      O => tmp_71_fu_6418_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_102\ is
  port (
    tmp_72_fu_6437_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_818\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_390\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_818_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_390_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_390_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_818_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_310\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_310_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_310_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_818_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_818_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_818_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_102\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_102\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_102\ is
begin
\tmp_147_reg_10233[3]_i_1287\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_818\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_818_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_818_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_818_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_818_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_818_1\(6),
      O => tmp_72_fu_6437_p9(6)
    );
\tmp_147_reg_10233[3]_i_1319\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_818\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_818_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_818_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_818_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_818_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_818_1\(5),
      O => tmp_72_fu_6437_p9(5)
    );
\tmp_147_reg_10233[3]_i_1367\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_818\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_818_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_818_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_818_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_818_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_818_1\(7),
      O => tmp_72_fu_6437_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_458\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_818\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_310\,
      I2 => \tmp_147_reg_10233_reg[3]_i_818_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_310_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_310_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_818_1\(3),
      O => tmp_72_fu_6437_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_474\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_818\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_310\,
      I2 => \tmp_147_reg_10233_reg[3]_i_818_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_310_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_310_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_818_1\(4),
      O => tmp_72_fu_6437_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_570\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_818\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_390\,
      I2 => \tmp_147_reg_10233_reg[3]_i_818_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_390_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_390_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_818_1\(1),
      O => tmp_72_fu_6437_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_618\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_818\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_390\,
      I2 => \tmp_147_reg_10233_reg[3]_i_818_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_390_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_390_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_818_1\(0),
      O => tmp_72_fu_6437_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_634\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_818\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_390\,
      I2 => \tmp_147_reg_10233_reg[3]_i_818_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_390_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_390_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_818_1\(2),
      O => tmp_72_fu_6437_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_103\ is
  port (
    tmp_73_fu_6456_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_818\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_390\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_818_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_390_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_390_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_818_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_310\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_310_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_310_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_818_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_818_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_818_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_103\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_103\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_103\ is
begin
\tmp_147_reg_10233[3]_i_1288\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_818\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_818_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_818_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_818_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_818_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_818_1\(6),
      O => tmp_73_fu_6456_p9(6)
    );
\tmp_147_reg_10233[3]_i_1320\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_818\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_818_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_818_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_818_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_818_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_818_1\(5),
      O => tmp_73_fu_6456_p9(5)
    );
\tmp_147_reg_10233[3]_i_1368\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_818\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_818_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_818_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_818_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_818_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_818_1\(7),
      O => tmp_73_fu_6456_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_459\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_818\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_310\,
      I2 => \tmp_147_reg_10233_reg[3]_i_818_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_310_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_310_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_818_1\(3),
      O => tmp_73_fu_6456_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_475\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_818\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_310\,
      I2 => \tmp_147_reg_10233_reg[3]_i_818_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_310_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_310_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_818_1\(4),
      O => tmp_73_fu_6456_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_571\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_818\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_390\,
      I2 => \tmp_147_reg_10233_reg[3]_i_818_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_390_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_390_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_818_1\(1),
      O => tmp_73_fu_6456_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_619\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_818\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_390\,
      I2 => \tmp_147_reg_10233_reg[3]_i_818_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_390_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_390_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_818_1\(0),
      O => tmp_73_fu_6456_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_635\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_818\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_390\,
      I2 => \tmp_147_reg_10233_reg[3]_i_818_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_390_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_390_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_818_1\(2),
      O => tmp_73_fu_6456_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_104\ is
  port (
    tmp_74_fu_6475_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_819\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_391\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_819_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_391_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_391_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_819_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_311\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_311_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_311_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_819_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_819_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_819_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_104\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_104\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_104\ is
begin
\tmp_147_reg_10233[3]_i_1289\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_819\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_819_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_819_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_819_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_819_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_819_1\(6),
      O => tmp_74_fu_6475_p9(6)
    );
\tmp_147_reg_10233[3]_i_1321\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_819\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_819_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_819_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_819_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_819_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_819_1\(5),
      O => tmp_74_fu_6475_p9(5)
    );
\tmp_147_reg_10233[3]_i_1369\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_819\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_819_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_819_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_819_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_819_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_819_1\(7),
      O => tmp_74_fu_6475_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_460\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_819\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_311\,
      I2 => \tmp_147_reg_10233_reg[3]_i_819_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_311_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_311_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_819_1\(3),
      O => tmp_74_fu_6475_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_476\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_819\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_311\,
      I2 => \tmp_147_reg_10233_reg[3]_i_819_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_311_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_311_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_819_1\(4),
      O => tmp_74_fu_6475_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_572\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_819\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_391\,
      I2 => \tmp_147_reg_10233_reg[3]_i_819_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_391_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_391_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_819_1\(1),
      O => tmp_74_fu_6475_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_620\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_819\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_391\,
      I2 => \tmp_147_reg_10233_reg[3]_i_819_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_391_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_391_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_819_1\(0),
      O => tmp_74_fu_6475_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_636\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_819\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_391\,
      I2 => \tmp_147_reg_10233_reg[3]_i_819_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_391_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_391_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_819_1\(2),
      O => tmp_74_fu_6475_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_105\ is
  port (
    tmp_75_fu_6494_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_819\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_391\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_819_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_391_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_391_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_819_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_311\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_311_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_311_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_819_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_819_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_819_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_105\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_105\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_105\ is
begin
\tmp_147_reg_10233[3]_i_1290\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_819\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_819_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_819_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_819_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_819_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_819_1\(6),
      O => tmp_75_fu_6494_p9(6)
    );
\tmp_147_reg_10233[3]_i_1322\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_819\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_819_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_819_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_819_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_819_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_819_1\(5),
      O => tmp_75_fu_6494_p9(5)
    );
\tmp_147_reg_10233[3]_i_1370\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_819\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_819_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_819_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_819_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_819_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_819_1\(7),
      O => tmp_75_fu_6494_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_461\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_819\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_311\,
      I2 => \tmp_147_reg_10233_reg[3]_i_819_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_311_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_311_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_819_1\(3),
      O => tmp_75_fu_6494_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_477\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_819\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_311\,
      I2 => \tmp_147_reg_10233_reg[3]_i_819_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_311_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_311_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_819_1\(4),
      O => tmp_75_fu_6494_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_573\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_819\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_391\,
      I2 => \tmp_147_reg_10233_reg[3]_i_819_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_391_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_391_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_819_1\(1),
      O => tmp_75_fu_6494_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_621\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_819\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_391\,
      I2 => \tmp_147_reg_10233_reg[3]_i_819_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_391_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_391_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_819_1\(0),
      O => tmp_75_fu_6494_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_637\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_819\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_391\,
      I2 => \tmp_147_reg_10233_reg[3]_i_819_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_391_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_391_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_819_1\(2),
      O => tmp_75_fu_6494_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_106\ is
  port (
    tmp_76_fu_6513_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_816\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_388\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_816_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_388_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_388_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_816_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_308\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_308_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_308_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_816_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_816_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_816_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_106\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_106\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_106\ is
begin
\tmp_147_reg_10233[3]_i_1283\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_816\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_816_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_816_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_816_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_816_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_816_1\(6),
      O => tmp_76_fu_6513_p9(6)
    );
\tmp_147_reg_10233[3]_i_1315\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_816\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_816_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_816_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_816_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_816_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_816_1\(5),
      O => tmp_76_fu_6513_p9(5)
    );
\tmp_147_reg_10233[3]_i_1363\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_816\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_816_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_816_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_816_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_816_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_816_1\(7),
      O => tmp_76_fu_6513_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_454\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_816\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_308\,
      I2 => \tmp_147_reg_10233_reg[3]_i_816_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_308_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_308_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_816_1\(3),
      O => tmp_76_fu_6513_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_470\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_816\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_308\,
      I2 => \tmp_147_reg_10233_reg[3]_i_816_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_308_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_308_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_816_1\(4),
      O => tmp_76_fu_6513_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_566\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_816\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_388\,
      I2 => \tmp_147_reg_10233_reg[3]_i_816_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_388_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_388_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_816_1\(1),
      O => tmp_76_fu_6513_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_614\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_816\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_388\,
      I2 => \tmp_147_reg_10233_reg[3]_i_816_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_388_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_388_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_816_1\(0),
      O => tmp_76_fu_6513_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_630\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_816\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_388\,
      I2 => \tmp_147_reg_10233_reg[3]_i_816_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_388_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_388_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_816_1\(2),
      O => tmp_76_fu_6513_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_107\ is
  port (
    tmp_77_fu_6532_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_816\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_388\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_816_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_388_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_388_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_816_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_308\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_308_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_308_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_816_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_816_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_816_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_107\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_107\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_107\ is
begin
\tmp_147_reg_10233[3]_i_1284\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_816\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_816_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_816_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_816_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_816_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_816_1\(6),
      O => tmp_77_fu_6532_p9(6)
    );
\tmp_147_reg_10233[3]_i_1316\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_816\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_816_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_816_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_816_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_816_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_816_1\(5),
      O => tmp_77_fu_6532_p9(5)
    );
\tmp_147_reg_10233[3]_i_1364\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_816\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_816_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_816_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_816_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_816_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_816_1\(7),
      O => tmp_77_fu_6532_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_455\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_816\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_308\,
      I2 => \tmp_147_reg_10233_reg[3]_i_816_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_308_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_308_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_816_1\(3),
      O => tmp_77_fu_6532_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_471\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_816\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_308\,
      I2 => \tmp_147_reg_10233_reg[3]_i_816_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_308_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_308_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_816_1\(4),
      O => tmp_77_fu_6532_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_567\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_816\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_388\,
      I2 => \tmp_147_reg_10233_reg[3]_i_816_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_388_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_388_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_816_1\(1),
      O => tmp_77_fu_6532_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_615\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_816\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_388\,
      I2 => \tmp_147_reg_10233_reg[3]_i_816_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_388_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_388_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_816_1\(0),
      O => tmp_77_fu_6532_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_631\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_816\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_388\,
      I2 => \tmp_147_reg_10233_reg[3]_i_816_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_388_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_388_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_816_1\(2),
      O => tmp_77_fu_6532_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_108\ is
  port (
    tmp_78_fu_6551_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_817\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_389\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_817_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_389_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_389_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_817_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_309\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_309_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_309_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_817_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_817_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_817_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_108\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_108\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_108\ is
begin
\tmp_147_reg_10233[3]_i_1285\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_817\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_817_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_817_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_817_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_817_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_817_1\(6),
      O => tmp_78_fu_6551_p9(6)
    );
\tmp_147_reg_10233[3]_i_1317\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_817\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_817_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_817_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_817_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_817_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_817_1\(5),
      O => tmp_78_fu_6551_p9(5)
    );
\tmp_147_reg_10233[3]_i_1365\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_817\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_817_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_817_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_817_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_817_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_817_1\(7),
      O => tmp_78_fu_6551_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_456\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_817\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_309\,
      I2 => \tmp_147_reg_10233_reg[3]_i_817_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_309_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_309_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_817_1\(3),
      O => tmp_78_fu_6551_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_472\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_817\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_309\,
      I2 => \tmp_147_reg_10233_reg[3]_i_817_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_309_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_309_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_817_1\(4),
      O => tmp_78_fu_6551_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_568\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_817\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_389\,
      I2 => \tmp_147_reg_10233_reg[3]_i_817_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_389_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_389_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_817_1\(1),
      O => tmp_78_fu_6551_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_616\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_817\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_389\,
      I2 => \tmp_147_reg_10233_reg[3]_i_817_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_389_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_389_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_817_1\(0),
      O => tmp_78_fu_6551_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_632\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_817\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_389\,
      I2 => \tmp_147_reg_10233_reg[3]_i_817_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_389_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_389_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_817_1\(2),
      O => tmp_78_fu_6551_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_109\ is
  port (
    tmp_79_fu_6570_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_817\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_389\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_817_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_389_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_389_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_817_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_309\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_309_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_309_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_817_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_817_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_817_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_109\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_109\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_109\ is
begin
\tmp_147_reg_10233[3]_i_1286\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_817\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_817_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_817_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_817_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_817_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_817_1\(6),
      O => tmp_79_fu_6570_p9(6)
    );
\tmp_147_reg_10233[3]_i_1318\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_817\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_817_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_817_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_817_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_817_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_817_1\(5),
      O => tmp_79_fu_6570_p9(5)
    );
\tmp_147_reg_10233[3]_i_1366\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_817\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_817_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_817_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_817_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_817_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_817_1\(7),
      O => tmp_79_fu_6570_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_457\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_817\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_309\,
      I2 => \tmp_147_reg_10233_reg[3]_i_817_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_309_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_309_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_817_1\(3),
      O => tmp_79_fu_6570_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_473\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_817\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_309\,
      I2 => \tmp_147_reg_10233_reg[3]_i_817_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_309_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_309_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_817_1\(4),
      O => tmp_79_fu_6570_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_569\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_817\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_389\,
      I2 => \tmp_147_reg_10233_reg[3]_i_817_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_389_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_389_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_817_1\(1),
      O => tmp_79_fu_6570_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_617\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_817\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_389\,
      I2 => \tmp_147_reg_10233_reg[3]_i_817_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_389_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_389_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_817_1\(0),
      O => tmp_79_fu_6570_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_633\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_817\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_389\,
      I2 => \tmp_147_reg_10233_reg[3]_i_817_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_389_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_389_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_817_1\(2),
      O => tmp_79_fu_6570_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_110\ is
  port (
    tmp_80_fu_6589_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_814\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_386\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_814_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_386_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_386_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_814_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_306\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_306_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_306_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_814_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_814_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_814_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_110\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_110\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_110\ is
begin
\tmp_147_reg_10233[3]_i_1279\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_814\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_814_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_814_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_814_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_814_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_814_1\(6),
      O => tmp_80_fu_6589_p9(6)
    );
\tmp_147_reg_10233[3]_i_1311\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_814\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_814_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_814_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_814_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_814_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_814_1\(5),
      O => tmp_80_fu_6589_p9(5)
    );
\tmp_147_reg_10233[3]_i_1359\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_814\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_814_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_814_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_814_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_814_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_814_1\(7),
      O => tmp_80_fu_6589_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_450\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_814\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_306\,
      I2 => \tmp_147_reg_10233_reg[3]_i_814_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_306_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_306_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_814_1\(3),
      O => tmp_80_fu_6589_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_466\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_814\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_306\,
      I2 => \tmp_147_reg_10233_reg[3]_i_814_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_306_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_306_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_814_1\(4),
      O => tmp_80_fu_6589_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_562\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_814\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_386\,
      I2 => \tmp_147_reg_10233_reg[3]_i_814_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_386_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_386_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_814_1\(1),
      O => tmp_80_fu_6589_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_610\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_814\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_386\,
      I2 => \tmp_147_reg_10233_reg[3]_i_814_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_386_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_386_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_814_1\(0),
      O => tmp_80_fu_6589_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_626\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_814\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_386\,
      I2 => \tmp_147_reg_10233_reg[3]_i_814_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_386_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_386_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_814_1\(2),
      O => tmp_80_fu_6589_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_111\ is
  port (
    tmp_81_fu_6608_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_814\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_386\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_814_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_386_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_386_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_814_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_306\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_306_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_306_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_814_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_814_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_814_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_111\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_111\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_111\ is
begin
\tmp_147_reg_10233[3]_i_1280\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_814\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_814_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_814_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_814_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_814_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_814_1\(6),
      O => tmp_81_fu_6608_p9(6)
    );
\tmp_147_reg_10233[3]_i_1312\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_814\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_814_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_814_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_814_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_814_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_814_1\(5),
      O => tmp_81_fu_6608_p9(5)
    );
\tmp_147_reg_10233[3]_i_1360\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_814\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_814_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_814_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_814_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_814_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_814_1\(7),
      O => tmp_81_fu_6608_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_451\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_814\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_306\,
      I2 => \tmp_147_reg_10233_reg[3]_i_814_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_306_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_306_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_814_1\(3),
      O => tmp_81_fu_6608_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_467\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_814\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_306\,
      I2 => \tmp_147_reg_10233_reg[3]_i_814_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_306_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_306_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_814_1\(4),
      O => tmp_81_fu_6608_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_563\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_814\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_386\,
      I2 => \tmp_147_reg_10233_reg[3]_i_814_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_386_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_386_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_814_1\(1),
      O => tmp_81_fu_6608_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_611\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_814\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_386\,
      I2 => \tmp_147_reg_10233_reg[3]_i_814_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_386_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_386_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_814_1\(0),
      O => tmp_81_fu_6608_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_627\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_814\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_386\,
      I2 => \tmp_147_reg_10233_reg[3]_i_814_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_386_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_386_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_814_1\(2),
      O => tmp_81_fu_6608_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_112\ is
  port (
    tmp_82_fu_6627_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_815\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_387\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_815_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_387_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_387_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_815_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_307\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_307_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_307_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_815_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_815_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_815_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_112\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_112\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_112\ is
begin
\tmp_147_reg_10233[3]_i_1281\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_815\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_815_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_815_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_815_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_815_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_815_1\(6),
      O => tmp_82_fu_6627_p9(6)
    );
\tmp_147_reg_10233[3]_i_1313\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_815\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_815_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_815_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_815_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_815_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_815_1\(5),
      O => tmp_82_fu_6627_p9(5)
    );
\tmp_147_reg_10233[3]_i_1361\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_815\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_815_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_815_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_815_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_815_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_815_1\(7),
      O => tmp_82_fu_6627_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_452\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_815\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_307\,
      I2 => \tmp_147_reg_10233_reg[3]_i_815_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_307_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_307_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_815_1\(3),
      O => tmp_82_fu_6627_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_468\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_815\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_307\,
      I2 => \tmp_147_reg_10233_reg[3]_i_815_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_307_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_307_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_815_1\(4),
      O => tmp_82_fu_6627_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_564\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_815\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_387\,
      I2 => \tmp_147_reg_10233_reg[3]_i_815_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_387_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_387_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_815_1\(1),
      O => tmp_82_fu_6627_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_612\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_815\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_387\,
      I2 => \tmp_147_reg_10233_reg[3]_i_815_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_387_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_387_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_815_1\(0),
      O => tmp_82_fu_6627_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_628\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_815\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_387\,
      I2 => \tmp_147_reg_10233_reg[3]_i_815_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_387_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_387_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_815_1\(2),
      O => tmp_82_fu_6627_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_113\ is
  port (
    tmp_83_fu_6646_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_815\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_387\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_815_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_387_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_387_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_815_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_307\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_307_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_307_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_815_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_815_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_815_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_113\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_113\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_113\ is
begin
\tmp_147_reg_10233[3]_i_1282\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_815\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_815_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_815_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_815_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_815_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_815_1\(6),
      O => tmp_83_fu_6646_p9(6)
    );
\tmp_147_reg_10233[3]_i_1314\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_815\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_815_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_815_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_815_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_815_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_815_1\(5),
      O => tmp_83_fu_6646_p9(5)
    );
\tmp_147_reg_10233[3]_i_1362\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_815\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_815_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_815_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_815_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_815_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_815_1\(7),
      O => tmp_83_fu_6646_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_453\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_815\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_307\,
      I2 => \tmp_147_reg_10233_reg[3]_i_815_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_307_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_307_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_815_1\(3),
      O => tmp_83_fu_6646_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_469\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_815\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_307\,
      I2 => \tmp_147_reg_10233_reg[3]_i_815_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_307_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_307_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_815_1\(4),
      O => tmp_83_fu_6646_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_565\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_815\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_387\,
      I2 => \tmp_147_reg_10233_reg[3]_i_815_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_387_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_387_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_815_1\(1),
      O => tmp_83_fu_6646_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_613\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_815\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_387\,
      I2 => \tmp_147_reg_10233_reg[3]_i_815_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_387_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_387_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_815_1\(0),
      O => tmp_83_fu_6646_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_629\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_815\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_387\,
      I2 => \tmp_147_reg_10233_reg[3]_i_815_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_387_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_387_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_815_1\(2),
      O => tmp_83_fu_6646_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_83\ is
  port (
    tmp_52_fu_6001_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_812\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_400\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_812_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_400_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_400_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_812_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_320\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_320_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_320_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_812_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_812_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_812_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_83\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_83\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_83\ is
begin
\tmp_147_reg_10233[3]_i_1308\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_812\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_812_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_812_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_812_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_812_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_812_1\(6),
      O => tmp_52_fu_6001_p9(6)
    );
\tmp_147_reg_10233[3]_i_1340\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_812\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_812_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_812_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_812_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_812_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_812_1\(5),
      O => tmp_52_fu_6001_p9(5)
    );
\tmp_147_reg_10233[3]_i_1356\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_812\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_812_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_812_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_812_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_812_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_812_1\(7),
      O => tmp_52_fu_6001_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_447\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_812\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_320\,
      I2 => \tmp_147_reg_10233_reg[3]_i_812_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_320_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_320_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_812_1\(3),
      O => tmp_52_fu_6001_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_495\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_812\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_320\,
      I2 => \tmp_147_reg_10233_reg[3]_i_812_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_320_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_320_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_812_1\(4),
      O => tmp_52_fu_6001_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_591\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_812\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_400\,
      I2 => \tmp_147_reg_10233_reg[3]_i_812_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_400_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_400_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_812_1\(1),
      O => tmp_52_fu_6001_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_607\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_812\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_400\,
      I2 => \tmp_147_reg_10233_reg[3]_i_812_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_400_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_400_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_812_1\(0),
      O => tmp_52_fu_6001_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_655\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_812\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_400\,
      I2 => \tmp_147_reg_10233_reg[3]_i_812_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_400_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_400_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_812_1\(2),
      O => tmp_52_fu_6001_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_84\ is
  port (
    tmp_53_fu_6020_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_813\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_401\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_813_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_401_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_401_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_813_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_321\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_321_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_321_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_813_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_813_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_813_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_84\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_84\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_84\ is
begin
\tmp_147_reg_10233[3]_i_1309\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_813\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_813_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_813_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_813_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_813_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_813_1\(6),
      O => tmp_53_fu_6020_p9(6)
    );
\tmp_147_reg_10233[3]_i_1341\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_813\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_813_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_813_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_813_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_813_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_813_1\(5),
      O => tmp_53_fu_6020_p9(5)
    );
\tmp_147_reg_10233[3]_i_1357\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_813\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_813_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_813_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_813_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_813_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_813_1\(7),
      O => tmp_53_fu_6020_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_448\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_813\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_321\,
      I2 => \tmp_147_reg_10233_reg[3]_i_813_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_321_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_321_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_813_1\(3),
      O => tmp_53_fu_6020_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_496\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_813\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_321\,
      I2 => \tmp_147_reg_10233_reg[3]_i_813_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_321_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_321_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_813_1\(4),
      O => tmp_53_fu_6020_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_592\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_813\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_401\,
      I2 => \tmp_147_reg_10233_reg[3]_i_813_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_401_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_401_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_813_1\(1),
      O => tmp_53_fu_6020_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_608\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_813\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_401\,
      I2 => \tmp_147_reg_10233_reg[3]_i_813_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_401_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_401_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_813_1\(0),
      O => tmp_53_fu_6020_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_656\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_813\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_401\,
      I2 => \tmp_147_reg_10233_reg[3]_i_813_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_401_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_401_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_813_1\(2),
      O => tmp_53_fu_6020_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_85\ is
  port (
    tmp_54_fu_6039_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_813\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_401\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_813_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_401_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_401_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_813_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_321\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_321_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_321_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_813_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_813_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_813_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_85\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_85\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_85\ is
begin
\tmp_147_reg_10233[3]_i_1310\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_813\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_813_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_813_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_813_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_813_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_813_1\(6),
      O => tmp_54_fu_6039_p9(6)
    );
\tmp_147_reg_10233[3]_i_1342\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_813\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_813_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_813_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_813_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_813_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_813_1\(5),
      O => tmp_54_fu_6039_p9(5)
    );
\tmp_147_reg_10233[3]_i_1358\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_813\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_813_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_813_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_813_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_813_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_813_1\(7),
      O => tmp_54_fu_6039_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_449\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_813\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_321\,
      I2 => \tmp_147_reg_10233_reg[3]_i_813_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_321_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_321_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_813_1\(3),
      O => tmp_54_fu_6039_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_497\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_813\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_321\,
      I2 => \tmp_147_reg_10233_reg[3]_i_813_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_321_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_321_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_813_1\(4),
      O => tmp_54_fu_6039_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_593\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_813\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_401\,
      I2 => \tmp_147_reg_10233_reg[3]_i_813_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_401_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_401_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_813_1\(1),
      O => tmp_54_fu_6039_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_609\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_813\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_401\,
      I2 => \tmp_147_reg_10233_reg[3]_i_813_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_401_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_401_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_813_1\(0),
      O => tmp_54_fu_6039_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_657\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_813\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_401\,
      I2 => \tmp_147_reg_10233_reg[3]_i_813_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_401_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_401_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_813_1\(2),
      O => tmp_54_fu_6039_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_86\ is
  port (
    tmp_55_fu_6058_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_810\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_398\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_810_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_398_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_398_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_810_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_318\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_318_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_318_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_810_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_810_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_810_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_86\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_86\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_86\ is
begin
\tmp_147_reg_10233[3]_i_1303\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_810\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_810_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_810_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_810_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_810_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_810_1\(6),
      O => tmp_55_fu_6058_p9(6)
    );
\tmp_147_reg_10233[3]_i_1335\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_810\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_810_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_810_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_810_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_810_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_810_1\(5),
      O => tmp_55_fu_6058_p9(5)
    );
\tmp_147_reg_10233[3]_i_1351\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_810\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_810_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_810_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_810_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_810_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_810_1\(7),
      O => tmp_55_fu_6058_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_442\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_810\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_318\,
      I2 => \tmp_147_reg_10233_reg[3]_i_810_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_318_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_318_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_810_1\(3),
      O => tmp_55_fu_6058_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_490\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_810\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_318\,
      I2 => \tmp_147_reg_10233_reg[3]_i_810_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_318_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_318_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_810_1\(4),
      O => tmp_55_fu_6058_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_586\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_810\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_398\,
      I2 => \tmp_147_reg_10233_reg[3]_i_810_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_398_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_398_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_810_1\(1),
      O => tmp_55_fu_6058_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_602\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_810\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_398\,
      I2 => \tmp_147_reg_10233_reg[3]_i_810_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_398_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_398_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_810_1\(0),
      O => tmp_55_fu_6058_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_650\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_810\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_398\,
      I2 => \tmp_147_reg_10233_reg[3]_i_810_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_398_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_398_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_810_1\(2),
      O => tmp_55_fu_6058_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_87\ is
  port (
    tmp_56_fu_6077_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_810\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_398\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_810_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_398_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_398_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_810_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_318\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_318_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_318_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_810_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_810_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_810_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_87\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_87\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_87\ is
begin
\tmp_147_reg_10233[3]_i_1304\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_810\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_810_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_810_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_810_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_810_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_810_1\(6),
      O => tmp_56_fu_6077_p9(6)
    );
\tmp_147_reg_10233[3]_i_1336\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_810\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_810_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_810_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_810_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_810_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_810_1\(5),
      O => tmp_56_fu_6077_p9(5)
    );
\tmp_147_reg_10233[3]_i_1352\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_810\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_810_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_810_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_810_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_810_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_810_1\(7),
      O => tmp_56_fu_6077_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_443\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_810\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_318\,
      I2 => \tmp_147_reg_10233_reg[3]_i_810_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_318_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_318_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_810_1\(3),
      O => tmp_56_fu_6077_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_491\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_810\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_318\,
      I2 => \tmp_147_reg_10233_reg[3]_i_810_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_318_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_318_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_810_1\(4),
      O => tmp_56_fu_6077_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_587\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_810\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_398\,
      I2 => \tmp_147_reg_10233_reg[3]_i_810_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_398_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_398_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_810_1\(1),
      O => tmp_56_fu_6077_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_603\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_810\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_398\,
      I2 => \tmp_147_reg_10233_reg[3]_i_810_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_398_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_398_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_810_1\(0),
      O => tmp_56_fu_6077_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_651\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_810\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_398\,
      I2 => \tmp_147_reg_10233_reg[3]_i_810_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_398_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_398_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_810_1\(2),
      O => tmp_56_fu_6077_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_88\ is
  port (
    tmp_57_fu_6096_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_811\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_399\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_811_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_399_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_399_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_811_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_319\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_319_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_319_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_811_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_811_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_811_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_88\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_88\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_88\ is
begin
\tmp_147_reg_10233[3]_i_1305\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_811\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_811_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_811_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_811_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_811_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_811_1\(6),
      O => tmp_57_fu_6096_p9(6)
    );
\tmp_147_reg_10233[3]_i_1337\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_811\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_811_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_811_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_811_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_811_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_811_1\(5),
      O => tmp_57_fu_6096_p9(5)
    );
\tmp_147_reg_10233[3]_i_1353\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_811\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_811_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_811_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_811_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_811_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_811_1\(7),
      O => tmp_57_fu_6096_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_444\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_811\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_319\,
      I2 => \tmp_147_reg_10233_reg[3]_i_811_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_319_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_319_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_811_1\(3),
      O => tmp_57_fu_6096_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_492\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_811\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_319\,
      I2 => \tmp_147_reg_10233_reg[3]_i_811_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_319_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_319_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_811_1\(4),
      O => tmp_57_fu_6096_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_588\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_811\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_399\,
      I2 => \tmp_147_reg_10233_reg[3]_i_811_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_399_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_399_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_811_1\(1),
      O => tmp_57_fu_6096_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_604\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_811\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_399\,
      I2 => \tmp_147_reg_10233_reg[3]_i_811_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_399_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_399_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_811_1\(0),
      O => tmp_57_fu_6096_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_652\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_811\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_399\,
      I2 => \tmp_147_reg_10233_reg[3]_i_811_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_399_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_399_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_811_1\(2),
      O => tmp_57_fu_6096_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_89\ is
  port (
    tmp_58_fu_6115_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_811\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_399\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_811_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_399_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_399_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_811_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_319\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_319_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_319_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_811_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_811_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_811_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_89\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_89\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_89\ is
begin
\tmp_147_reg_10233[3]_i_1306\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_811\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_811_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_811_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_811_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_811_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_811_1\(6),
      O => tmp_58_fu_6115_p9(6)
    );
\tmp_147_reg_10233[3]_i_1338\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_811\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_811_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_811_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_811_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_811_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_811_1\(5),
      O => tmp_58_fu_6115_p9(5)
    );
\tmp_147_reg_10233[3]_i_1354\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_811\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_811_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_811_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_811_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_811_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_811_1\(7),
      O => tmp_58_fu_6115_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_445\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_811\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_319\,
      I2 => \tmp_147_reg_10233_reg[3]_i_811_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_319_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_319_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_811_1\(3),
      O => tmp_58_fu_6115_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_493\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_811\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_319\,
      I2 => \tmp_147_reg_10233_reg[3]_i_811_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_319_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_319_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_811_1\(4),
      O => tmp_58_fu_6115_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_589\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_811\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_399\,
      I2 => \tmp_147_reg_10233_reg[3]_i_811_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_399_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_399_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_811_1\(1),
      O => tmp_58_fu_6115_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_605\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_811\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_399\,
      I2 => \tmp_147_reg_10233_reg[3]_i_811_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_399_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_399_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_811_1\(0),
      O => tmp_58_fu_6115_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_653\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_811\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_399\,
      I2 => \tmp_147_reg_10233_reg[3]_i_811_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_399_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_399_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_811_1\(2),
      O => tmp_58_fu_6115_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_90\ is
  port (
    tmp_59_fu_6134_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_808\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_396\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_808_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_396_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_396_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_808_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_316\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_316_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_316_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_808_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_808_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_808_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_90\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_90\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_90\ is
begin
\tmp_147_reg_10233[3]_i_1299\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_808\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_808_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_808_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_808_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_808_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_808_1\(6),
      O => tmp_59_fu_6134_p9(6)
    );
\tmp_147_reg_10233[3]_i_1331\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_808\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_808_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_808_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_808_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_808_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_808_1\(5),
      O => tmp_59_fu_6134_p9(5)
    );
\tmp_147_reg_10233[3]_i_1347\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_808\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_808_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_808_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_808_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_808_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_808_1\(7),
      O => tmp_59_fu_6134_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_438\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_808\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_316\,
      I2 => \tmp_147_reg_10233_reg[3]_i_808_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_316_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_316_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_808_1\(3),
      O => tmp_59_fu_6134_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_486\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_808\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_316\,
      I2 => \tmp_147_reg_10233_reg[3]_i_808_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_316_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_316_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_808_1\(4),
      O => tmp_59_fu_6134_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_582\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_808\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_396\,
      I2 => \tmp_147_reg_10233_reg[3]_i_808_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_396_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_396_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_808_1\(1),
      O => tmp_59_fu_6134_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_598\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_808\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_396\,
      I2 => \tmp_147_reg_10233_reg[3]_i_808_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_396_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_396_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_808_1\(0),
      O => tmp_59_fu_6134_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_646\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_808\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_396\,
      I2 => \tmp_147_reg_10233_reg[3]_i_808_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_396_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_396_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_808_1\(2),
      O => tmp_59_fu_6134_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_91\ is
  port (
    tmp_60_fu_6153_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_808\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_396\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_808_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_396_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_396_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_808_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_316\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_316_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_316_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_808_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_808_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_808_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_91\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_91\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_91\ is
begin
\tmp_147_reg_10233[3]_i_1300\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_808\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_808_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_808_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_808_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_808_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_808_1\(6),
      O => tmp_60_fu_6153_p9(6)
    );
\tmp_147_reg_10233[3]_i_1332\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_808\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_808_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_808_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_808_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_808_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_808_1\(5),
      O => tmp_60_fu_6153_p9(5)
    );
\tmp_147_reg_10233[3]_i_1348\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_808\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_808_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_808_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_808_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_808_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_808_1\(7),
      O => tmp_60_fu_6153_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_439\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_808\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_316\,
      I2 => \tmp_147_reg_10233_reg[3]_i_808_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_316_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_316_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_808_1\(3),
      O => tmp_60_fu_6153_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_487\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_808\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_316\,
      I2 => \tmp_147_reg_10233_reg[3]_i_808_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_316_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_316_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_808_1\(4),
      O => tmp_60_fu_6153_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_583\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_808\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_396\,
      I2 => \tmp_147_reg_10233_reg[3]_i_808_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_396_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_396_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_808_1\(1),
      O => tmp_60_fu_6153_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_599\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_808\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_396\,
      I2 => \tmp_147_reg_10233_reg[3]_i_808_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_396_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_396_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_808_1\(0),
      O => tmp_60_fu_6153_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_647\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_808\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_396\,
      I2 => \tmp_147_reg_10233_reg[3]_i_808_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_396_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_396_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_808_1\(2),
      O => tmp_60_fu_6153_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_92\ is
  port (
    tmp_61_fu_6172_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_809\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_397\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_809_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_397_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_397_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_809_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_317\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_317_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_317_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_809_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_809_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_809_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_92\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_92\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_92\ is
begin
\tmp_147_reg_10233[3]_i_1301\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_809\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_809_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_809_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_809_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_809_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_809_1\(6),
      O => tmp_61_fu_6172_p9(6)
    );
\tmp_147_reg_10233[3]_i_1333\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_809\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_809_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_809_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_809_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_809_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_809_1\(5),
      O => tmp_61_fu_6172_p9(5)
    );
\tmp_147_reg_10233[3]_i_1349\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_809\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_809_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_809_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_809_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_809_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_809_1\(7),
      O => tmp_61_fu_6172_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_440\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_809\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_317\,
      I2 => \tmp_147_reg_10233_reg[3]_i_809_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_317_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_317_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_809_1\(3),
      O => tmp_61_fu_6172_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_488\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_809\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_317\,
      I2 => \tmp_147_reg_10233_reg[3]_i_809_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_317_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_317_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_809_1\(4),
      O => tmp_61_fu_6172_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_584\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_809\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_397\,
      I2 => \tmp_147_reg_10233_reg[3]_i_809_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_397_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_397_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_809_1\(1),
      O => tmp_61_fu_6172_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_600\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_809\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_397\,
      I2 => \tmp_147_reg_10233_reg[3]_i_809_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_397_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_397_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_809_1\(0),
      O => tmp_61_fu_6172_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_648\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_809\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_397\,
      I2 => \tmp_147_reg_10233_reg[3]_i_809_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_397_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_397_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_809_1\(2),
      O => tmp_61_fu_6172_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_93\ is
  port (
    tmp_62_fu_6191_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_809\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_397\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_809_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_397_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_397_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_809_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_317\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_317_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_317_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_809_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_809_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_809_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_93\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_93\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_93\ is
begin
\tmp_147_reg_10233[3]_i_1302\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_809\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_809_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_809_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_809_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_809_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_809_1\(6),
      O => tmp_62_fu_6191_p9(6)
    );
\tmp_147_reg_10233[3]_i_1334\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_809\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_809_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_809_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_809_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_809_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_809_1\(5),
      O => tmp_62_fu_6191_p9(5)
    );
\tmp_147_reg_10233[3]_i_1350\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_809\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_809_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_809_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_809_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_809_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_809_1\(7),
      O => tmp_62_fu_6191_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_441\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_809\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_317\,
      I2 => \tmp_147_reg_10233_reg[3]_i_809_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_317_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_317_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_809_1\(3),
      O => tmp_62_fu_6191_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_489\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_809\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_317\,
      I2 => \tmp_147_reg_10233_reg[3]_i_809_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_317_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_317_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_809_1\(4),
      O => tmp_62_fu_6191_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_585\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_809\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_397\,
      I2 => \tmp_147_reg_10233_reg[3]_i_809_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_397_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_397_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_809_1\(1),
      O => tmp_62_fu_6191_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_601\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_809\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_397\,
      I2 => \tmp_147_reg_10233_reg[3]_i_809_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_397_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_397_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_809_1\(0),
      O => tmp_62_fu_6191_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_649\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_809\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_397\,
      I2 => \tmp_147_reg_10233_reg[3]_i_809_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_397_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_397_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_809_1\(2),
      O => tmp_62_fu_6191_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_94\ is
  port (
    tmp_63_fu_6210_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_806\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_394\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_806_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_394_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_394_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_806_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_314\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_314_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_314_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_806_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_806_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_806_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_94\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_94\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_94\ is
begin
\tmp_147_reg_10233[3]_i_1295\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_806\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_806_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_806_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_806_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_806_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_806_1\(6),
      O => tmp_63_fu_6210_p9(6)
    );
\tmp_147_reg_10233[3]_i_1327\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_806\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_806_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_806_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_806_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_806_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_806_1\(5),
      O => tmp_63_fu_6210_p9(5)
    );
\tmp_147_reg_10233[3]_i_1343\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_806\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_806_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_806_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_806_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_806_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_806_1\(7),
      O => tmp_63_fu_6210_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_434\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_806\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_314\,
      I2 => \tmp_147_reg_10233_reg[3]_i_806_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_314_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_314_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_806_1\(3),
      O => tmp_63_fu_6210_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_482\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_806\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_314\,
      I2 => \tmp_147_reg_10233_reg[3]_i_806_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_314_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_314_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_806_1\(4),
      O => tmp_63_fu_6210_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_578\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_806\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_394\,
      I2 => \tmp_147_reg_10233_reg[3]_i_806_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_394_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_394_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_806_1\(1),
      O => tmp_63_fu_6210_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_594\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_806\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_394\,
      I2 => \tmp_147_reg_10233_reg[3]_i_806_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_394_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_394_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_806_1\(0),
      O => tmp_63_fu_6210_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_642\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_806\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_394\,
      I2 => \tmp_147_reg_10233_reg[3]_i_806_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_394_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_394_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_806_1\(2),
      O => tmp_63_fu_6210_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_95\ is
  port (
    tmp_64_fu_6229_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_806\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_394\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_806_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_394_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_394_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_806_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_314\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_314_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_314_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_806_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_806_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_806_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_95\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_95\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_95\ is
begin
\tmp_147_reg_10233[3]_i_1296\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_806\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_806_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_806_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_806_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_806_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_806_1\(6),
      O => tmp_64_fu_6229_p9(6)
    );
\tmp_147_reg_10233[3]_i_1328\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_806\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_806_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_806_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_806_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_806_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_806_1\(5),
      O => tmp_64_fu_6229_p9(5)
    );
\tmp_147_reg_10233[3]_i_1344\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_806\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_806_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_806_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_806_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_806_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_806_1\(7),
      O => tmp_64_fu_6229_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_435\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_806\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_314\,
      I2 => \tmp_147_reg_10233_reg[3]_i_806_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_314_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_314_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_806_1\(3),
      O => tmp_64_fu_6229_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_483\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_806\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_314\,
      I2 => \tmp_147_reg_10233_reg[3]_i_806_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_314_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_314_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_806_1\(4),
      O => tmp_64_fu_6229_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_579\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_806\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_394\,
      I2 => \tmp_147_reg_10233_reg[3]_i_806_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_394_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_394_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_806_1\(1),
      O => tmp_64_fu_6229_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_595\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_806\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_394\,
      I2 => \tmp_147_reg_10233_reg[3]_i_806_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_394_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_394_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_806_1\(0),
      O => tmp_64_fu_6229_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_643\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_806\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_394\,
      I2 => \tmp_147_reg_10233_reg[3]_i_806_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_394_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_394_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_806_1\(2),
      O => tmp_64_fu_6229_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_96\ is
  port (
    tmp_65_fu_6248_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_807\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_395\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_807_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_395_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_395_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_807_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_315\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_315_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_315_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_807_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_807_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_807_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_96\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_96\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_96\ is
begin
\tmp_147_reg_10233[3]_i_1297\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_807\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_807_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_807_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_807_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_807_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_807_1\(6),
      O => tmp_65_fu_6248_p9(6)
    );
\tmp_147_reg_10233[3]_i_1329\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_807\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_807_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_807_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_807_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_807_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_807_1\(5),
      O => tmp_65_fu_6248_p9(5)
    );
\tmp_147_reg_10233[3]_i_1345\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_807\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_807_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_807_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_807_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_807_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_807_1\(7),
      O => tmp_65_fu_6248_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_436\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_807\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_315\,
      I2 => \tmp_147_reg_10233_reg[3]_i_807_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_315_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_315_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_807_1\(3),
      O => tmp_65_fu_6248_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_484\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_807\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_315\,
      I2 => \tmp_147_reg_10233_reg[3]_i_807_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_315_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_315_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_807_1\(4),
      O => tmp_65_fu_6248_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_580\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_807\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_395\,
      I2 => \tmp_147_reg_10233_reg[3]_i_807_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_395_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_395_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_807_1\(1),
      O => tmp_65_fu_6248_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_596\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_807\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_395\,
      I2 => \tmp_147_reg_10233_reg[3]_i_807_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_395_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_395_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_807_1\(0),
      O => tmp_65_fu_6248_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_644\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_807\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_395\,
      I2 => \tmp_147_reg_10233_reg[3]_i_807_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_395_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_395_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_807_1\(2),
      O => tmp_65_fu_6248_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_97\ is
  port (
    tmp_66_fu_6267_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_807\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_395\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_807_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_395_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_395_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_807_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_315\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_315_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_315_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_807_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_807_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_807_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_97\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_97\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_97\ is
begin
\tmp_147_reg_10233[3]_i_1298\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_807\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_807_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_807_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_807_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_807_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_807_1\(6),
      O => tmp_66_fu_6267_p9(6)
    );
\tmp_147_reg_10233[3]_i_1330\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_807\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_807_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_807_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_807_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_807_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_807_1\(5),
      O => tmp_66_fu_6267_p9(5)
    );
\tmp_147_reg_10233[3]_i_1346\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_807\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_807_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_807_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_807_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_807_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_807_1\(7),
      O => tmp_66_fu_6267_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_437\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_807\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_315\,
      I2 => \tmp_147_reg_10233_reg[3]_i_807_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_315_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_315_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_807_1\(3),
      O => tmp_66_fu_6267_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_485\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_807\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_315\,
      I2 => \tmp_147_reg_10233_reg[3]_i_807_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_315_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_315_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_807_1\(4),
      O => tmp_66_fu_6267_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_581\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_807\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_395\,
      I2 => \tmp_147_reg_10233_reg[3]_i_807_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_395_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_395_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_807_1\(1),
      O => tmp_66_fu_6267_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_597\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_807\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_395\,
      I2 => \tmp_147_reg_10233_reg[3]_i_807_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_395_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_395_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_807_1\(0),
      O => tmp_66_fu_6267_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_645\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_807\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_395\,
      I2 => \tmp_147_reg_10233_reg[3]_i_807_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_395_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_395_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_807_1\(2),
      O => tmp_66_fu_6267_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_98\ is
  port (
    tmp_68_fu_6361_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_392\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_820\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_392_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_392_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_820_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_312\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_312_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_312_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_820_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_820_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_820_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_98\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_98\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_98\ is
begin
\tmp_147_reg_10233[3]_i_1291\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q0(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_820_1\,
      I2 => \tmp_147_reg_10233_reg[3]_i_820\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_820_2\,
      I4 => \tmp_147_reg_10233_reg[3]_i_820_3\,
      I5 => \tmp_147_reg_10233_reg[3]_i_820_0\(6),
      O => tmp_68_fu_6361_p9(6)
    );
\tmp_147_reg_10233[3]_i_1323\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q0(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_820_1\,
      I2 => \tmp_147_reg_10233_reg[3]_i_820\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_820_2\,
      I4 => \tmp_147_reg_10233_reg[3]_i_820_3\,
      I5 => \tmp_147_reg_10233_reg[3]_i_820_0\(5),
      O => tmp_68_fu_6361_p9(5)
    );
\tmp_147_reg_10233[3]_i_1371\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q0(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_820_1\,
      I2 => \tmp_147_reg_10233_reg[3]_i_820\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_820_2\,
      I4 => \tmp_147_reg_10233_reg[3]_i_820_3\,
      I5 => \tmp_147_reg_10233_reg[3]_i_820_0\(7),
      O => tmp_68_fu_6361_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_462\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q0(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_312\,
      I2 => \tmp_147_reg_10233_reg[3]_i_820\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_312_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_312_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_820_0\(3),
      O => tmp_68_fu_6361_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_478\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q0(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_312\,
      I2 => \tmp_147_reg_10233_reg[3]_i_820\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_312_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_312_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_820_0\(4),
      O => tmp_68_fu_6361_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_574\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q0(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_392\,
      I2 => \tmp_147_reg_10233_reg[3]_i_820\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_392_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_392_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_820_0\(1),
      O => tmp_68_fu_6361_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_622\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q0(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_392\,
      I2 => \tmp_147_reg_10233_reg[3]_i_820\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_392_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_392_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_820_0\(0),
      O => tmp_68_fu_6361_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_638\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q0(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_392\,
      I2 => \tmp_147_reg_10233_reg[3]_i_820\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_392_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_392_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_820_0\(2),
      O => tmp_68_fu_6361_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_99\ is
  port (
    tmp_69_fu_6380_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_820\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_392\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_820_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_392_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_392_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_820_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_312\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_312_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_312_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_820_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_820_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_820_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_99\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_99\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_99\ is
begin
\tmp_147_reg_10233[3]_i_1292\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_820\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_820_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_820_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_820_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_820_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_820_1\(6),
      O => tmp_69_fu_6380_p9(6)
    );
\tmp_147_reg_10233[3]_i_1324\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_820\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_820_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_820_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_820_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_820_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_820_1\(5),
      O => tmp_69_fu_6380_p9(5)
    );
\tmp_147_reg_10233[3]_i_1372\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_820\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_820_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_820_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_820_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_820_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_820_1\(7),
      O => tmp_69_fu_6380_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_463\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_820\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_312\,
      I2 => \tmp_147_reg_10233_reg[3]_i_820_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_312_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_312_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_820_1\(3),
      O => tmp_69_fu_6380_p9(3)
    );
\trunc_ln50_reg_10238[7]_i_479\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_820\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_312\,
      I2 => \tmp_147_reg_10233_reg[3]_i_820_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_312_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_312_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_820_1\(4),
      O => tmp_69_fu_6380_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_575\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_820\(1),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_392\,
      I2 => \tmp_147_reg_10233_reg[3]_i_820_0\(1),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_392_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_392_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_820_1\(1),
      O => tmp_69_fu_6380_p9(1)
    );
\trunc_ln50_reg_10238[7]_i_623\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_820\(0),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_392\,
      I2 => \tmp_147_reg_10233_reg[3]_i_820_0\(0),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_392_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_392_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_820_1\(0),
      O => tmp_69_fu_6380_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_639\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_820\(2),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_392\,
      I2 => \tmp_147_reg_10233_reg[3]_i_820_0\(2),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_392_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_392_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_820_1\(2),
      O => tmp_69_fu_6380_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1\ is
  port (
    tmp_85_fu_6740_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_668\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_764\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_668_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_668_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_764_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_280\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_280_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_280_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_764_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_764_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_764_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1\ is
begin
\tmp_147_reg_10233[3]_i_1131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q2(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_668\,
      I2 => \tmp_147_reg_10233_reg[3]_i_764\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_668_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_668_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_764_0\(2),
      O => tmp_85_fu_6740_p9(2)
    );
\tmp_147_reg_10233[3]_i_1163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q2(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_668\,
      I2 => \tmp_147_reg_10233_reg[3]_i_764\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_668_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_668_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_764_0\(1),
      O => tmp_85_fu_6740_p9(1)
    );
\tmp_147_reg_10233[3]_i_1259\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q2(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_764_1\,
      I2 => \tmp_147_reg_10233_reg[3]_i_764\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_764_2\,
      I4 => \tmp_147_reg_10233_reg[3]_i_764_3\,
      I5 => \tmp_147_reg_10233_reg[3]_i_764_0\(7),
      O => tmp_85_fu_6740_p9(7)
    );
\tmp_147_reg_10233[3]_i_997\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q2(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_764_1\,
      I2 => \tmp_147_reg_10233_reg[3]_i_764\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_764_2\,
      I4 => \tmp_147_reg_10233_reg[3]_i_764_3\,
      I5 => \tmp_147_reg_10233_reg[3]_i_764_0\(6),
      O => tmp_85_fu_6740_p9(6)
    );
\trunc_ln50_reg_10238[7]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q2(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_668\,
      I2 => \tmp_147_reg_10233_reg[3]_i_764\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_668_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_668_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_764_0\(0),
      O => tmp_85_fu_6740_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_414\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q2(5),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_280\,
      I2 => \tmp_147_reg_10233_reg[3]_i_764\(5),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_280_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_280_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_764_0\(5),
      O => tmp_85_fu_6740_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_510\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q2(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_280\,
      I2 => \tmp_147_reg_10233_reg[3]_i_764\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_280_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_280_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_764_0\(4),
      O => tmp_85_fu_6740_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_542\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q2(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_280\,
      I2 => \tmp_147_reg_10233_reg[3]_i_764\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_280_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_280_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_764_0\(3),
      O => tmp_85_fu_6740_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_114\ is
  port (
    tmp_86_fu_6759_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_764\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_668\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_764_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_668_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_668_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_764_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_280\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_280_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_280_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_764_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_764_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_764_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_114\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_114\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_114\ is
begin
\tmp_147_reg_10233[3]_i_1132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_764\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_668\,
      I2 => \tmp_147_reg_10233_reg[3]_i_764_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_668_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_668_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_764_1\(2),
      O => tmp_86_fu_6759_p9(2)
    );
\tmp_147_reg_10233[3]_i_1164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_764\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_668\,
      I2 => \tmp_147_reg_10233_reg[3]_i_764_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_668_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_668_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_764_1\(1),
      O => tmp_86_fu_6759_p9(1)
    );
\tmp_147_reg_10233[3]_i_1260\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_764\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_764_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_764_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_764_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_764_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_764_1\(7),
      O => tmp_86_fu_6759_p9(7)
    );
\tmp_147_reg_10233[3]_i_998\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_764\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_764_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_764_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_764_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_764_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_764_1\(6),
      O => tmp_86_fu_6759_p9(6)
    );
\trunc_ln50_reg_10238[7]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_764\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_668\,
      I2 => \tmp_147_reg_10233_reg[3]_i_764_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_668_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_668_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_764_1\(0),
      O => tmp_86_fu_6759_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_415\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_764\(5),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_280\,
      I2 => \tmp_147_reg_10233_reg[3]_i_764_0\(5),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_280_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_280_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_764_1\(5),
      O => tmp_86_fu_6759_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_511\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_764\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_280\,
      I2 => \tmp_147_reg_10233_reg[3]_i_764_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_280_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_280_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_764_1\(4),
      O => tmp_86_fu_6759_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_543\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_764\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_280\,
      I2 => \tmp_147_reg_10233_reg[3]_i_764_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_280_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_280_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_764_1\(3),
      O => tmp_86_fu_6759_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_115\ is
  port (
    tmp_87_fu_6778_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_765\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_669\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_765_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_669_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_669_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_765_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_281\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_281_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_281_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_765_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_765_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_765_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_115\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_115\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_115\ is
begin
\tmp_147_reg_10233[3]_i_1133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_765\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_669\,
      I2 => \tmp_147_reg_10233_reg[3]_i_765_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_669_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_669_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_765_1\(2),
      O => tmp_87_fu_6778_p9(2)
    );
\tmp_147_reg_10233[3]_i_1165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_765\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_669\,
      I2 => \tmp_147_reg_10233_reg[3]_i_765_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_669_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_669_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_765_1\(1),
      O => tmp_87_fu_6778_p9(1)
    );
\tmp_147_reg_10233[3]_i_1261\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_765\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_765_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_765_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_765_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_765_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_765_1\(7),
      O => tmp_87_fu_6778_p9(7)
    );
\tmp_147_reg_10233[3]_i_999\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_765\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_765_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_765_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_765_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_765_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_765_1\(6),
      O => tmp_87_fu_6778_p9(6)
    );
\trunc_ln50_reg_10238[7]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_765\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_669\,
      I2 => \tmp_147_reg_10233_reg[3]_i_765_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_669_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_669_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_765_1\(0),
      O => tmp_87_fu_6778_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_416\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_765\(5),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_281\,
      I2 => \tmp_147_reg_10233_reg[3]_i_765_0\(5),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_281_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_281_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_765_1\(5),
      O => tmp_87_fu_6778_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_512\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_765\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_281\,
      I2 => \tmp_147_reg_10233_reg[3]_i_765_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_281_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_281_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_765_1\(4),
      O => tmp_87_fu_6778_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_544\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_765\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_281\,
      I2 => \tmp_147_reg_10233_reg[3]_i_765_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_281_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_281_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_765_1\(3),
      O => tmp_87_fu_6778_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_116\ is
  port (
    tmp_88_fu_6797_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_765\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_669\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_765_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_669_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_669_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_765_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_281\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_281_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_281_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_765_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_765_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_765_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_116\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_116\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_116\ is
begin
\tmp_147_reg_10233[3]_i_1000\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_765\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_765_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_765_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_765_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_765_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_765_1\(6),
      O => tmp_88_fu_6797_p9(6)
    );
\tmp_147_reg_10233[3]_i_1134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_765\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_669\,
      I2 => \tmp_147_reg_10233_reg[3]_i_765_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_669_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_669_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_765_1\(2),
      O => tmp_88_fu_6797_p9(2)
    );
\tmp_147_reg_10233[3]_i_1166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_765\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_669\,
      I2 => \tmp_147_reg_10233_reg[3]_i_765_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_669_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_669_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_765_1\(1),
      O => tmp_88_fu_6797_p9(1)
    );
\tmp_147_reg_10233[3]_i_1262\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_765\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_765_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_765_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_765_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_765_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_765_1\(7),
      O => tmp_88_fu_6797_p9(7)
    );
\trunc_ln50_reg_10238[7]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_765\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_669\,
      I2 => \tmp_147_reg_10233_reg[3]_i_765_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_669_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_669_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_765_1\(0),
      O => tmp_88_fu_6797_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_417\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_765\(5),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_281\,
      I2 => \tmp_147_reg_10233_reg[3]_i_765_0\(5),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_281_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_281_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_765_1\(5),
      O => tmp_88_fu_6797_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_513\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_765\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_281\,
      I2 => \tmp_147_reg_10233_reg[3]_i_765_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_281_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_281_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_765_1\(4),
      O => tmp_88_fu_6797_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_545\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_765\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_281\,
      I2 => \tmp_147_reg_10233_reg[3]_i_765_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_281_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_281_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_765_1\(3),
      O => tmp_88_fu_6797_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_117\ is
  port (
    tmp_89_fu_6816_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_762\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_666\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_762_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_666_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_666_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_762_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_278\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_278_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_278_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_762_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_762_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_762_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_117\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_117\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_117\ is
begin
\tmp_147_reg_10233[3]_i_1127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_762\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_666\,
      I2 => \tmp_147_reg_10233_reg[3]_i_762_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_666_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_666_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_762_1\(2),
      O => tmp_89_fu_6816_p9(2)
    );
\tmp_147_reg_10233[3]_i_1159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_762\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_666\,
      I2 => \tmp_147_reg_10233_reg[3]_i_762_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_666_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_666_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_762_1\(1),
      O => tmp_89_fu_6816_p9(1)
    );
\tmp_147_reg_10233[3]_i_1255\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_762\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_762_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_762_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_762_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_762_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_762_1\(7),
      O => tmp_89_fu_6816_p9(7)
    );
\tmp_147_reg_10233[3]_i_993\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_762\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_762_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_762_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_762_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_762_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_762_1\(6),
      O => tmp_89_fu_6816_p9(6)
    );
\trunc_ln50_reg_10238[7]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_762\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_666\,
      I2 => \tmp_147_reg_10233_reg[3]_i_762_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_666_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_666_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_762_1\(0),
      O => tmp_89_fu_6816_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_410\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_762\(5),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_278\,
      I2 => \tmp_147_reg_10233_reg[3]_i_762_0\(5),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_278_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_278_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_762_1\(5),
      O => tmp_89_fu_6816_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_506\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_762\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_278\,
      I2 => \tmp_147_reg_10233_reg[3]_i_762_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_278_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_278_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_762_1\(4),
      O => tmp_89_fu_6816_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_538\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_762\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_278\,
      I2 => \tmp_147_reg_10233_reg[3]_i_762_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_278_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_278_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_762_1\(3),
      O => tmp_89_fu_6816_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_118\ is
  port (
    tmp_90_fu_6835_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_762\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_666\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_762_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_666_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_666_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_762_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_278\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_278_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_278_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_762_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_762_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_762_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_118\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_118\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_118\ is
begin
\tmp_147_reg_10233[3]_i_1128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_762\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_666\,
      I2 => \tmp_147_reg_10233_reg[3]_i_762_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_666_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_666_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_762_1\(2),
      O => tmp_90_fu_6835_p9(2)
    );
\tmp_147_reg_10233[3]_i_1160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_762\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_666\,
      I2 => \tmp_147_reg_10233_reg[3]_i_762_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_666_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_666_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_762_1\(1),
      O => tmp_90_fu_6835_p9(1)
    );
\tmp_147_reg_10233[3]_i_1256\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_762\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_762_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_762_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_762_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_762_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_762_1\(7),
      O => tmp_90_fu_6835_p9(7)
    );
\tmp_147_reg_10233[3]_i_994\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_762\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_762_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_762_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_762_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_762_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_762_1\(6),
      O => tmp_90_fu_6835_p9(6)
    );
\trunc_ln50_reg_10238[7]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_762\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_666\,
      I2 => \tmp_147_reg_10233_reg[3]_i_762_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_666_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_666_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_762_1\(0),
      O => tmp_90_fu_6835_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_411\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_762\(5),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_278\,
      I2 => \tmp_147_reg_10233_reg[3]_i_762_0\(5),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_278_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_278_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_762_1\(5),
      O => tmp_90_fu_6835_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_507\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_762\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_278\,
      I2 => \tmp_147_reg_10233_reg[3]_i_762_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_278_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_278_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_762_1\(4),
      O => tmp_90_fu_6835_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_539\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_762\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_278\,
      I2 => \tmp_147_reg_10233_reg[3]_i_762_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_278_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_278_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_762_1\(3),
      O => tmp_90_fu_6835_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_119\ is
  port (
    tmp_91_fu_6854_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_763\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_667\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_763_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_667_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_667_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_763_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_279\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_279_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_279_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_763_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_763_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_763_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_119\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_119\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_119\ is
begin
\tmp_147_reg_10233[3]_i_1129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_763\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_667\,
      I2 => \tmp_147_reg_10233_reg[3]_i_763_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_667_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_667_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_763_1\(2),
      O => tmp_91_fu_6854_p9(2)
    );
\tmp_147_reg_10233[3]_i_1161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_763\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_667\,
      I2 => \tmp_147_reg_10233_reg[3]_i_763_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_667_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_667_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_763_1\(1),
      O => tmp_91_fu_6854_p9(1)
    );
\tmp_147_reg_10233[3]_i_1257\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_763\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_763_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_763_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_763_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_763_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_763_1\(7),
      O => tmp_91_fu_6854_p9(7)
    );
\tmp_147_reg_10233[3]_i_995\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_763\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_763_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_763_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_763_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_763_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_763_1\(6),
      O => tmp_91_fu_6854_p9(6)
    );
\trunc_ln50_reg_10238[7]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_763\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_667\,
      I2 => \tmp_147_reg_10233_reg[3]_i_763_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_667_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_667_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_763_1\(0),
      O => tmp_91_fu_6854_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_412\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_763\(5),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_279\,
      I2 => \tmp_147_reg_10233_reg[3]_i_763_0\(5),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_279_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_279_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_763_1\(5),
      O => tmp_91_fu_6854_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_508\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_763\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_279\,
      I2 => \tmp_147_reg_10233_reg[3]_i_763_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_279_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_279_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_763_1\(4),
      O => tmp_91_fu_6854_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_540\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_763\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_279\,
      I2 => \tmp_147_reg_10233_reg[3]_i_763_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_279_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_279_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_763_1\(3),
      O => tmp_91_fu_6854_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_120\ is
  port (
    tmp_92_fu_6873_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_763\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_667\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_763_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_667_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_667_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_763_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_279\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_279_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_279_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_763_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_763_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_763_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_120\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_120\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_120\ is
begin
\tmp_147_reg_10233[3]_i_1130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_763\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_667\,
      I2 => \tmp_147_reg_10233_reg[3]_i_763_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_667_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_667_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_763_1\(2),
      O => tmp_92_fu_6873_p9(2)
    );
\tmp_147_reg_10233[3]_i_1162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_763\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_667\,
      I2 => \tmp_147_reg_10233_reg[3]_i_763_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_667_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_667_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_763_1\(1),
      O => tmp_92_fu_6873_p9(1)
    );
\tmp_147_reg_10233[3]_i_1258\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_763\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_763_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_763_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_763_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_763_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_763_1\(7),
      O => tmp_92_fu_6873_p9(7)
    );
\tmp_147_reg_10233[3]_i_996\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_763\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_763_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_763_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_763_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_763_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_763_1\(6),
      O => tmp_92_fu_6873_p9(6)
    );
\trunc_ln50_reg_10238[7]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_763\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_667\,
      I2 => \tmp_147_reg_10233_reg[3]_i_763_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_667_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_667_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_763_1\(0),
      O => tmp_92_fu_6873_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_413\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_763\(5),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_279\,
      I2 => \tmp_147_reg_10233_reg[3]_i_763_0\(5),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_279_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_279_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_763_1\(5),
      O => tmp_92_fu_6873_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_509\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_763\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_279\,
      I2 => \tmp_147_reg_10233_reg[3]_i_763_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_279_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_279_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_763_1\(4),
      O => tmp_92_fu_6873_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_541\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_763\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_279\,
      I2 => \tmp_147_reg_10233_reg[3]_i_763_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_279_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_279_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_763_1\(3),
      O => tmp_92_fu_6873_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_121\ is
  port (
    tmp_93_fu_6892_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_760\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_664\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_760_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_664_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_664_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_760_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_276\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_276_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_276_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_760_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_760_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_760_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_121\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_121\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_121\ is
begin
\tmp_147_reg_10233[3]_i_1123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_760\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_664\,
      I2 => \tmp_147_reg_10233_reg[3]_i_760_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_664_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_664_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_760_1\(2),
      O => tmp_93_fu_6892_p9(2)
    );
\tmp_147_reg_10233[3]_i_1155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_760\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_664\,
      I2 => \tmp_147_reg_10233_reg[3]_i_760_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_664_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_664_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_760_1\(1),
      O => tmp_93_fu_6892_p9(1)
    );
\tmp_147_reg_10233[3]_i_1251\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_760\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_760_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_760_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_760_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_760_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_760_1\(7),
      O => tmp_93_fu_6892_p9(7)
    );
\tmp_147_reg_10233[3]_i_989\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_760\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_760_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_760_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_760_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_760_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_760_1\(6),
      O => tmp_93_fu_6892_p9(6)
    );
\trunc_ln50_reg_10238[7]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_760\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_664\,
      I2 => \tmp_147_reg_10233_reg[3]_i_760_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_664_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_664_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_760_1\(0),
      O => tmp_93_fu_6892_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_406\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_760\(5),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_276\,
      I2 => \tmp_147_reg_10233_reg[3]_i_760_0\(5),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_276_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_276_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_760_1\(5),
      O => tmp_93_fu_6892_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_502\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_760\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_276\,
      I2 => \tmp_147_reg_10233_reg[3]_i_760_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_276_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_276_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_760_1\(4),
      O => tmp_93_fu_6892_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_534\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_760\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_276\,
      I2 => \tmp_147_reg_10233_reg[3]_i_760_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_276_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_276_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_760_1\(3),
      O => tmp_93_fu_6892_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_122\ is
  port (
    tmp_94_fu_6911_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_760\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_664\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_760_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_664_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_664_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_760_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_276\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_276_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_276_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_760_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_760_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_760_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_122\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_122\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_122\ is
begin
\tmp_147_reg_10233[3]_i_1124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_760\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_664\,
      I2 => \tmp_147_reg_10233_reg[3]_i_760_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_664_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_664_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_760_1\(2),
      O => tmp_94_fu_6911_p9(2)
    );
\tmp_147_reg_10233[3]_i_1156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_760\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_664\,
      I2 => \tmp_147_reg_10233_reg[3]_i_760_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_664_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_664_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_760_1\(1),
      O => tmp_94_fu_6911_p9(1)
    );
\tmp_147_reg_10233[3]_i_1252\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_760\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_760_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_760_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_760_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_760_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_760_1\(7),
      O => tmp_94_fu_6911_p9(7)
    );
\tmp_147_reg_10233[3]_i_990\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_760\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_760_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_760_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_760_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_760_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_760_1\(6),
      O => tmp_94_fu_6911_p9(6)
    );
\trunc_ln50_reg_10238[7]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_760\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_664\,
      I2 => \tmp_147_reg_10233_reg[3]_i_760_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_664_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_664_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_760_1\(0),
      O => tmp_94_fu_6911_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_407\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_760\(5),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_276\,
      I2 => \tmp_147_reg_10233_reg[3]_i_760_0\(5),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_276_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_276_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_760_1\(5),
      O => tmp_94_fu_6911_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_503\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_760\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_276\,
      I2 => \tmp_147_reg_10233_reg[3]_i_760_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_276_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_276_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_760_1\(4),
      O => tmp_94_fu_6911_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_535\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_760\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_276\,
      I2 => \tmp_147_reg_10233_reg[3]_i_760_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_276_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_276_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_760_1\(3),
      O => tmp_94_fu_6911_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_123\ is
  port (
    tmp_95_fu_6930_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_761\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_665\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_761_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_665_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_665_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_761_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_277\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_277_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_277_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_761_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_761_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_761_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_123\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_123\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_123\ is
begin
\tmp_147_reg_10233[3]_i_1125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_761\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_665\,
      I2 => \tmp_147_reg_10233_reg[3]_i_761_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_665_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_665_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_761_1\(2),
      O => tmp_95_fu_6930_p9(2)
    );
\tmp_147_reg_10233[3]_i_1157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_761\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_665\,
      I2 => \tmp_147_reg_10233_reg[3]_i_761_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_665_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_665_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_761_1\(1),
      O => tmp_95_fu_6930_p9(1)
    );
\tmp_147_reg_10233[3]_i_1253\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_761\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_761_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_761_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_761_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_761_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_761_1\(7),
      O => tmp_95_fu_6930_p9(7)
    );
\tmp_147_reg_10233[3]_i_991\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_761\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_761_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_761_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_761_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_761_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_761_1\(6),
      O => tmp_95_fu_6930_p9(6)
    );
\trunc_ln50_reg_10238[7]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_761\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_665\,
      I2 => \tmp_147_reg_10233_reg[3]_i_761_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_665_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_665_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_761_1\(0),
      O => tmp_95_fu_6930_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_408\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_761\(5),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_277\,
      I2 => \tmp_147_reg_10233_reg[3]_i_761_0\(5),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_277_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_277_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_761_1\(5),
      O => tmp_95_fu_6930_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_504\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_761\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_277\,
      I2 => \tmp_147_reg_10233_reg[3]_i_761_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_277_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_277_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_761_1\(4),
      O => tmp_95_fu_6930_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_536\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_761\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_277\,
      I2 => \tmp_147_reg_10233_reg[3]_i_761_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_277_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_277_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_761_1\(3),
      O => tmp_95_fu_6930_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_124\ is
  port (
    tmp_96_fu_6949_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_761\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_665\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_761_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_665_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_665_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_761_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_277\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_277_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_277_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_761_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_761_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_761_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_124\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_124\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_124\ is
begin
\tmp_147_reg_10233[3]_i_1126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_761\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_665\,
      I2 => \tmp_147_reg_10233_reg[3]_i_761_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_665_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_665_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_761_1\(2),
      O => tmp_96_fu_6949_p9(2)
    );
\tmp_147_reg_10233[3]_i_1158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_761\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_665\,
      I2 => \tmp_147_reg_10233_reg[3]_i_761_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_665_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_665_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_761_1\(1),
      O => tmp_96_fu_6949_p9(1)
    );
\tmp_147_reg_10233[3]_i_1254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_761\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_761_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_761_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_761_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_761_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_761_1\(7),
      O => tmp_96_fu_6949_p9(7)
    );
\tmp_147_reg_10233[3]_i_992\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_761\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_761_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_761_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_761_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_761_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_761_1\(6),
      O => tmp_96_fu_6949_p9(6)
    );
\trunc_ln50_reg_10238[7]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_761\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_665\,
      I2 => \tmp_147_reg_10233_reg[3]_i_761_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_665_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_665_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_761_1\(0),
      O => tmp_96_fu_6949_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_409\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_761\(5),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_277\,
      I2 => \tmp_147_reg_10233_reg[3]_i_761_0\(5),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_277_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_277_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_761_1\(5),
      O => tmp_96_fu_6949_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_505\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_761\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_277\,
      I2 => \tmp_147_reg_10233_reg[3]_i_761_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_277_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_277_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_761_1\(4),
      O => tmp_96_fu_6949_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_537\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_761\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_277\,
      I2 => \tmp_147_reg_10233_reg[3]_i_761_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_277_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_277_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_761_1\(3),
      O => tmp_96_fu_6949_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_125\ is
  port (
    tmp_97_fu_6968_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_758\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_662\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_758_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_662_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_662_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_758_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_274\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_274_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_274_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_758_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_758_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_758_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_125\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_125\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_125\ is
begin
\tmp_147_reg_10233[3]_i_1119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_758\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_662\,
      I2 => \tmp_147_reg_10233_reg[3]_i_758_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_662_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_662_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_758_1\(2),
      O => tmp_97_fu_6968_p9(2)
    );
\tmp_147_reg_10233[3]_i_1151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_758\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_662\,
      I2 => \tmp_147_reg_10233_reg[3]_i_758_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_662_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_662_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_758_1\(1),
      O => tmp_97_fu_6968_p9(1)
    );
\tmp_147_reg_10233[3]_i_1247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_758\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_758_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_758_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_758_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_758_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_758_1\(7),
      O => tmp_97_fu_6968_p9(7)
    );
\tmp_147_reg_10233[3]_i_985\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_758\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_758_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_758_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_758_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_758_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_758_1\(6),
      O => tmp_97_fu_6968_p9(6)
    );
\trunc_ln50_reg_10238[7]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_758\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_662\,
      I2 => \tmp_147_reg_10233_reg[3]_i_758_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_662_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_662_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_758_1\(0),
      O => tmp_97_fu_6968_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_402\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_758\(5),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_274\,
      I2 => \tmp_147_reg_10233_reg[3]_i_758_0\(5),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_274_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_274_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_758_1\(5),
      O => tmp_97_fu_6968_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_498\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_758\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_274\,
      I2 => \tmp_147_reg_10233_reg[3]_i_758_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_274_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_274_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_758_1\(4),
      O => tmp_97_fu_6968_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_530\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_758\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_274\,
      I2 => \tmp_147_reg_10233_reg[3]_i_758_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_274_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_274_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_758_1\(3),
      O => tmp_97_fu_6968_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_126\ is
  port (
    tmp_98_fu_6987_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_758\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_662\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_758_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_662_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_662_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_758_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_274\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_274_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_274_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_758_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_758_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_758_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_126\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_126\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_126\ is
begin
\tmp_147_reg_10233[3]_i_1120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_758\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_662\,
      I2 => \tmp_147_reg_10233_reg[3]_i_758_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_662_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_662_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_758_1\(2),
      O => tmp_98_fu_6987_p9(2)
    );
\tmp_147_reg_10233[3]_i_1152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_758\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_662\,
      I2 => \tmp_147_reg_10233_reg[3]_i_758_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_662_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_662_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_758_1\(1),
      O => tmp_98_fu_6987_p9(1)
    );
\tmp_147_reg_10233[3]_i_1248\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_758\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_758_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_758_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_758_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_758_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_758_1\(7),
      O => tmp_98_fu_6987_p9(7)
    );
\tmp_147_reg_10233[3]_i_986\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_758\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_758_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_758_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_758_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_758_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_758_1\(6),
      O => tmp_98_fu_6987_p9(6)
    );
\trunc_ln50_reg_10238[7]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_758\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_662\,
      I2 => \tmp_147_reg_10233_reg[3]_i_758_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_662_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_662_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_758_1\(0),
      O => tmp_98_fu_6987_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_403\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_758\(5),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_274\,
      I2 => \tmp_147_reg_10233_reg[3]_i_758_0\(5),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_274_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_274_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_758_1\(5),
      O => tmp_98_fu_6987_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_499\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_758\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_274\,
      I2 => \tmp_147_reg_10233_reg[3]_i_758_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_274_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_274_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_758_1\(4),
      O => tmp_98_fu_6987_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_531\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_758\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_274\,
      I2 => \tmp_147_reg_10233_reg[3]_i_758_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_274_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_274_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_758_1\(3),
      O => tmp_98_fu_6987_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_127\ is
  port (
    tmp_99_fu_7006_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_759\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_663\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_759_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_663_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_663_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_759_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_275\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_275_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_275_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_759_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_759_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_759_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_127\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_127\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_127\ is
begin
\tmp_147_reg_10233[3]_i_1121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_759\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_663\,
      I2 => \tmp_147_reg_10233_reg[3]_i_759_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_663_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_663_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_759_1\(2),
      O => tmp_99_fu_7006_p9(2)
    );
\tmp_147_reg_10233[3]_i_1153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_759\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_663\,
      I2 => \tmp_147_reg_10233_reg[3]_i_759_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_663_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_663_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_759_1\(1),
      O => tmp_99_fu_7006_p9(1)
    );
\tmp_147_reg_10233[3]_i_1249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_759\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_759_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_759_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_759_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_759_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_759_1\(7),
      O => tmp_99_fu_7006_p9(7)
    );
\tmp_147_reg_10233[3]_i_987\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_759\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_759_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_759_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_759_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_759_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_759_1\(6),
      O => tmp_99_fu_7006_p9(6)
    );
\trunc_ln50_reg_10238[7]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_759\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_663\,
      I2 => \tmp_147_reg_10233_reg[3]_i_759_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_663_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_663_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_759_1\(0),
      O => tmp_99_fu_7006_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_404\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_759\(5),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_275\,
      I2 => \tmp_147_reg_10233_reg[3]_i_759_0\(5),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_275_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_275_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_759_1\(5),
      O => tmp_99_fu_7006_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_500\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_759\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_275\,
      I2 => \tmp_147_reg_10233_reg[3]_i_759_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_275_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_275_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_759_1\(4),
      O => tmp_99_fu_7006_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_532\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_759\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_275\,
      I2 => \tmp_147_reg_10233_reg[3]_i_759_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_275_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_275_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_759_1\(3),
      O => tmp_99_fu_7006_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_128\ is
  port (
    tmp_100_fu_7025_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_759\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_663\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_759_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_663_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_663_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_759_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln50_reg_10238_reg[7]_i_275\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_275_0\ : in STD_LOGIC;
    \trunc_ln50_reg_10238_reg[7]_i_275_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_759_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_759_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_759_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_128\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_128\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_128\ is
begin
\tmp_147_reg_10233[3]_i_1122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_759\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_663\,
      I2 => \tmp_147_reg_10233_reg[3]_i_759_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_663_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_663_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_759_1\(2),
      O => tmp_100_fu_7025_p9(2)
    );
\tmp_147_reg_10233[3]_i_1154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_759\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_663\,
      I2 => \tmp_147_reg_10233_reg[3]_i_759_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_663_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_663_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_759_1\(1),
      O => tmp_100_fu_7025_p9(1)
    );
\tmp_147_reg_10233[3]_i_1250\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_759\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_759_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_759_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_759_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_759_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_759_1\(7),
      O => tmp_100_fu_7025_p9(7)
    );
\tmp_147_reg_10233[3]_i_988\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_759\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_759_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_759_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_759_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_759_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_759_1\(6),
      O => tmp_100_fu_7025_p9(6)
    );
\trunc_ln50_reg_10238[7]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_759\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_663\,
      I2 => \tmp_147_reg_10233_reg[3]_i_759_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_663_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_663_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_759_1\(0),
      O => tmp_100_fu_7025_p9(0)
    );
\trunc_ln50_reg_10238[7]_i_405\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_759\(5),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_275\,
      I2 => \tmp_147_reg_10233_reg[3]_i_759_0\(5),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_275_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_275_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_759_1\(5),
      O => tmp_100_fu_7025_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_501\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_759\(4),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_275\,
      I2 => \tmp_147_reg_10233_reg[3]_i_759_0\(4),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_275_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_275_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_759_1\(4),
      O => tmp_100_fu_7025_p9(4)
    );
\trunc_ln50_reg_10238[7]_i_533\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_759\(3),
      I1 => \trunc_ln50_reg_10238_reg[7]_i_275\,
      I2 => \tmp_147_reg_10233_reg[3]_i_759_0\(3),
      I3 => \trunc_ln50_reg_10238_reg[7]_i_275_0\,
      I4 => \trunc_ln50_reg_10238_reg[7]_i_275_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_759_1\(3),
      O => tmp_100_fu_7025_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_129\ is
  port (
    tmp_102_fu_7123_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_299\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_178\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_299_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_299_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_178_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_243\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_243_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_243_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_452\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_452_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_452_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_178_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_178_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_178_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_129\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_129\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_129\ is
begin
\tmp_147_reg_10233[3]_i_1096\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q1(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_299\,
      I2 => \tmp_147_reg_10233_reg[3]_i_178\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_299_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_299_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_178_0\(1),
      O => tmp_102_fu_7123_p9(1)
    );
\tmp_147_reg_10233[3]_i_402\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q1(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_178_1\,
      I2 => \tmp_147_reg_10233_reg[3]_i_178\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_178_2\,
      I4 => \tmp_147_reg_10233_reg[3]_i_178_3\,
      I5 => \tmp_147_reg_10233_reg[3]_i_178_0\(7),
      O => tmp_102_fu_7123_p9(7)
    );
\tmp_147_reg_10233[3]_i_530\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q1(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_243\,
      I2 => \tmp_147_reg_10233_reg[3]_i_178\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_243_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_243_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_178_0\(4),
      O => tmp_102_fu_7123_p9(4)
    );
\tmp_147_reg_10233[3]_i_594\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q1(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_243\,
      I2 => \tmp_147_reg_10233_reg[3]_i_178\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_243_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_243_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_178_0\(3),
      O => tmp_102_fu_7123_p9(3)
    );
\tmp_147_reg_10233[3]_i_642\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q1(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_299\,
      I2 => \tmp_147_reg_10233_reg[3]_i_178\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_299_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_299_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_178_0\(2),
      O => tmp_102_fu_7123_p9(2)
    );
\tmp_147_reg_10233[3]_i_738\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q1(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_299\,
      I2 => \tmp_147_reg_10233_reg[3]_i_178\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_299_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_299_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_178_0\(0),
      O => tmp_102_fu_7123_p9(0)
    );
\tmp_147_reg_10233[3]_i_853\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q1(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_452\,
      I2 => \tmp_147_reg_10233_reg[3]_i_178\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_452_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_452_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_178_0\(5),
      O => tmp_102_fu_7123_p9(5)
    );
\tmp_147_reg_10233[3]_i_885\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q1(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_452\,
      I2 => \tmp_147_reg_10233_reg[3]_i_178\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_452_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_452_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_178_0\(6),
      O => tmp_102_fu_7123_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_130\ is
  port (
    tmp_103_fu_7142_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_178\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_299\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_178_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_299_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_299_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_178_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_243\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_243_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_243_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_452\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_452_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_452_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_178_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_178_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_178_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_130\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_130\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_130\ is
begin
\tmp_147_reg_10233[3]_i_1097\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_178\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_299\,
      I2 => \tmp_147_reg_10233_reg[3]_i_178_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_299_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_299_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_178_1\(1),
      O => tmp_103_fu_7142_p9(1)
    );
\tmp_147_reg_10233[3]_i_403\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_178\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_178_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_178_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_178_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_178_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_178_1\(7),
      O => tmp_103_fu_7142_p9(7)
    );
\tmp_147_reg_10233[3]_i_531\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_178\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_243\,
      I2 => \tmp_147_reg_10233_reg[3]_i_178_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_243_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_243_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_178_1\(4),
      O => tmp_103_fu_7142_p9(4)
    );
\tmp_147_reg_10233[3]_i_595\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_178\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_243\,
      I2 => \tmp_147_reg_10233_reg[3]_i_178_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_243_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_243_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_178_1\(3),
      O => tmp_103_fu_7142_p9(3)
    );
\tmp_147_reg_10233[3]_i_643\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_178\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_299\,
      I2 => \tmp_147_reg_10233_reg[3]_i_178_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_299_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_299_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_178_1\(2),
      O => tmp_103_fu_7142_p9(2)
    );
\tmp_147_reg_10233[3]_i_739\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_178\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_299\,
      I2 => \tmp_147_reg_10233_reg[3]_i_178_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_299_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_299_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_178_1\(0),
      O => tmp_103_fu_7142_p9(0)
    );
\tmp_147_reg_10233[3]_i_854\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_178\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_452\,
      I2 => \tmp_147_reg_10233_reg[3]_i_178_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_452_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_452_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_178_1\(5),
      O => tmp_103_fu_7142_p9(5)
    );
\tmp_147_reg_10233[3]_i_886\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_178\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_452\,
      I2 => \tmp_147_reg_10233_reg[3]_i_178_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_452_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_452_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_178_1\(6),
      O => tmp_103_fu_7142_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_131\ is
  port (
    tmp_104_fu_7161_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_179\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_300\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_179_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_300_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_300_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_179_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_244\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_244_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_244_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_453\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_453_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_453_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_179_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_179_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_179_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_131\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_131\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_131\ is
begin
\tmp_147_reg_10233[3]_i_1098\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_179\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_300\,
      I2 => \tmp_147_reg_10233_reg[3]_i_179_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_300_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_300_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_179_1\(1),
      O => tmp_104_fu_7161_p9(1)
    );
\tmp_147_reg_10233[3]_i_404\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_179\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_179_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_179_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_179_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_179_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_179_1\(7),
      O => tmp_104_fu_7161_p9(7)
    );
\tmp_147_reg_10233[3]_i_532\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_179\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_244\,
      I2 => \tmp_147_reg_10233_reg[3]_i_179_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_244_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_244_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_179_1\(4),
      O => tmp_104_fu_7161_p9(4)
    );
\tmp_147_reg_10233[3]_i_596\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_179\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_244\,
      I2 => \tmp_147_reg_10233_reg[3]_i_179_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_244_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_244_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_179_1\(3),
      O => tmp_104_fu_7161_p9(3)
    );
\tmp_147_reg_10233[3]_i_644\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_179\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_300\,
      I2 => \tmp_147_reg_10233_reg[3]_i_179_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_300_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_300_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_179_1\(2),
      O => tmp_104_fu_7161_p9(2)
    );
\tmp_147_reg_10233[3]_i_740\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_179\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_300\,
      I2 => \tmp_147_reg_10233_reg[3]_i_179_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_300_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_300_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_179_1\(0),
      O => tmp_104_fu_7161_p9(0)
    );
\tmp_147_reg_10233[3]_i_855\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_179\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_453\,
      I2 => \tmp_147_reg_10233_reg[3]_i_179_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_453_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_453_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_179_1\(5),
      O => tmp_104_fu_7161_p9(5)
    );
\tmp_147_reg_10233[3]_i_887\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_179\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_453\,
      I2 => \tmp_147_reg_10233_reg[3]_i_179_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_453_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_453_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_179_1\(6),
      O => tmp_104_fu_7161_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_132\ is
  port (
    tmp_105_fu_7180_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_179\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_300\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_179_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_300_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_300_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_179_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_244\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_244_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_244_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_453\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_453_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_453_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_179_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_179_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_179_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_132\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_132\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_132\ is
begin
\tmp_147_reg_10233[3]_i_1099\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_179\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_300\,
      I2 => \tmp_147_reg_10233_reg[3]_i_179_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_300_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_300_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_179_1\(1),
      O => tmp_105_fu_7180_p9(1)
    );
\tmp_147_reg_10233[3]_i_405\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_179\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_179_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_179_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_179_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_179_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_179_1\(7),
      O => tmp_105_fu_7180_p9(7)
    );
\tmp_147_reg_10233[3]_i_533\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_179\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_244\,
      I2 => \tmp_147_reg_10233_reg[3]_i_179_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_244_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_244_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_179_1\(4),
      O => tmp_105_fu_7180_p9(4)
    );
\tmp_147_reg_10233[3]_i_597\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_179\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_244\,
      I2 => \tmp_147_reg_10233_reg[3]_i_179_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_244_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_244_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_179_1\(3),
      O => tmp_105_fu_7180_p9(3)
    );
\tmp_147_reg_10233[3]_i_645\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_179\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_300\,
      I2 => \tmp_147_reg_10233_reg[3]_i_179_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_300_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_300_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_179_1\(2),
      O => tmp_105_fu_7180_p9(2)
    );
\tmp_147_reg_10233[3]_i_741\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_179\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_300\,
      I2 => \tmp_147_reg_10233_reg[3]_i_179_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_300_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_300_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_179_1\(0),
      O => tmp_105_fu_7180_p9(0)
    );
\tmp_147_reg_10233[3]_i_856\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_179\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_453\,
      I2 => \tmp_147_reg_10233_reg[3]_i_179_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_453_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_453_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_179_1\(5),
      O => tmp_105_fu_7180_p9(5)
    );
\tmp_147_reg_10233[3]_i_888\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_179\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_453\,
      I2 => \tmp_147_reg_10233_reg[3]_i_179_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_453_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_453_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_179_1\(6),
      O => tmp_105_fu_7180_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_133\ is
  port (
    tmp_106_fu_7199_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_176\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_297\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_176_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_297_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_297_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_176_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_241\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_241_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_241_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_450\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_450_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_450_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_176_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_176_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_176_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_133\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_133\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_133\ is
begin
\tmp_147_reg_10233[3]_i_1092\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_176\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_297\,
      I2 => \tmp_147_reg_10233_reg[3]_i_176_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_297_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_297_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_176_1\(1),
      O => tmp_106_fu_7199_p9(1)
    );
\tmp_147_reg_10233[3]_i_398\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_176\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_176_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_176_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_176_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_176_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_176_1\(7),
      O => tmp_106_fu_7199_p9(7)
    );
\tmp_147_reg_10233[3]_i_526\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_176\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_241\,
      I2 => \tmp_147_reg_10233_reg[3]_i_176_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_241_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_241_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_176_1\(4),
      O => tmp_106_fu_7199_p9(4)
    );
\tmp_147_reg_10233[3]_i_590\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_176\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_241\,
      I2 => \tmp_147_reg_10233_reg[3]_i_176_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_241_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_241_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_176_1\(3),
      O => tmp_106_fu_7199_p9(3)
    );
\tmp_147_reg_10233[3]_i_638\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_176\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_297\,
      I2 => \tmp_147_reg_10233_reg[3]_i_176_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_297_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_297_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_176_1\(2),
      O => tmp_106_fu_7199_p9(2)
    );
\tmp_147_reg_10233[3]_i_734\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_176\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_297\,
      I2 => \tmp_147_reg_10233_reg[3]_i_176_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_297_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_297_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_176_1\(0),
      O => tmp_106_fu_7199_p9(0)
    );
\tmp_147_reg_10233[3]_i_849\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_176\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_450\,
      I2 => \tmp_147_reg_10233_reg[3]_i_176_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_450_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_450_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_176_1\(5),
      O => tmp_106_fu_7199_p9(5)
    );
\tmp_147_reg_10233[3]_i_881\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_176\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_450\,
      I2 => \tmp_147_reg_10233_reg[3]_i_176_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_450_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_450_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_176_1\(6),
      O => tmp_106_fu_7199_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_134\ is
  port (
    tmp_107_fu_7218_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_176\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_297\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_176_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_297_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_297_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_176_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_241\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_241_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_241_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_450\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_450_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_450_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_176_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_176_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_176_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_134\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_134\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_134\ is
begin
\tmp_147_reg_10233[3]_i_1093\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_176\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_297\,
      I2 => \tmp_147_reg_10233_reg[3]_i_176_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_297_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_297_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_176_1\(1),
      O => tmp_107_fu_7218_p9(1)
    );
\tmp_147_reg_10233[3]_i_399\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_176\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_176_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_176_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_176_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_176_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_176_1\(7),
      O => tmp_107_fu_7218_p9(7)
    );
\tmp_147_reg_10233[3]_i_527\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_176\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_241\,
      I2 => \tmp_147_reg_10233_reg[3]_i_176_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_241_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_241_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_176_1\(4),
      O => tmp_107_fu_7218_p9(4)
    );
\tmp_147_reg_10233[3]_i_591\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_176\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_241\,
      I2 => \tmp_147_reg_10233_reg[3]_i_176_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_241_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_241_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_176_1\(3),
      O => tmp_107_fu_7218_p9(3)
    );
\tmp_147_reg_10233[3]_i_639\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_176\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_297\,
      I2 => \tmp_147_reg_10233_reg[3]_i_176_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_297_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_297_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_176_1\(2),
      O => tmp_107_fu_7218_p9(2)
    );
\tmp_147_reg_10233[3]_i_735\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_176\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_297\,
      I2 => \tmp_147_reg_10233_reg[3]_i_176_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_297_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_297_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_176_1\(0),
      O => tmp_107_fu_7218_p9(0)
    );
\tmp_147_reg_10233[3]_i_850\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_176\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_450\,
      I2 => \tmp_147_reg_10233_reg[3]_i_176_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_450_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_450_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_176_1\(5),
      O => tmp_107_fu_7218_p9(5)
    );
\tmp_147_reg_10233[3]_i_882\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_176\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_450\,
      I2 => \tmp_147_reg_10233_reg[3]_i_176_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_450_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_450_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_176_1\(6),
      O => tmp_107_fu_7218_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_135\ is
  port (
    tmp_108_fu_7237_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_177\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_298\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_177_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_298_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_298_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_177_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_242\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_242_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_242_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_451\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_451_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_451_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_177_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_177_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_177_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_135\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_135\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_135\ is
begin
\tmp_147_reg_10233[3]_i_1094\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_177\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_298\,
      I2 => \tmp_147_reg_10233_reg[3]_i_177_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_298_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_298_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_177_1\(1),
      O => tmp_108_fu_7237_p9(1)
    );
\tmp_147_reg_10233[3]_i_400\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_177\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_177_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_177_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_177_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_177_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_177_1\(7),
      O => tmp_108_fu_7237_p9(7)
    );
\tmp_147_reg_10233[3]_i_528\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_177\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_242\,
      I2 => \tmp_147_reg_10233_reg[3]_i_177_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_242_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_242_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_177_1\(4),
      O => tmp_108_fu_7237_p9(4)
    );
\tmp_147_reg_10233[3]_i_592\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_177\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_242\,
      I2 => \tmp_147_reg_10233_reg[3]_i_177_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_242_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_242_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_177_1\(3),
      O => tmp_108_fu_7237_p9(3)
    );
\tmp_147_reg_10233[3]_i_640\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_177\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_298\,
      I2 => \tmp_147_reg_10233_reg[3]_i_177_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_298_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_298_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_177_1\(2),
      O => tmp_108_fu_7237_p9(2)
    );
\tmp_147_reg_10233[3]_i_736\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_177\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_298\,
      I2 => \tmp_147_reg_10233_reg[3]_i_177_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_298_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_298_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_177_1\(0),
      O => tmp_108_fu_7237_p9(0)
    );
\tmp_147_reg_10233[3]_i_851\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_177\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_451\,
      I2 => \tmp_147_reg_10233_reg[3]_i_177_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_451_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_451_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_177_1\(5),
      O => tmp_108_fu_7237_p9(5)
    );
\tmp_147_reg_10233[3]_i_883\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_177\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_451\,
      I2 => \tmp_147_reg_10233_reg[3]_i_177_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_451_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_451_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_177_1\(6),
      O => tmp_108_fu_7237_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_136\ is
  port (
    tmp_109_fu_7256_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_177\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_298\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_177_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_298_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_298_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_177_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_242\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_242_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_242_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_451\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_451_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_451_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_177_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_177_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_177_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_136\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_136\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_136\ is
begin
\tmp_147_reg_10233[3]_i_1095\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_177\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_298\,
      I2 => \tmp_147_reg_10233_reg[3]_i_177_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_298_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_298_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_177_1\(1),
      O => tmp_109_fu_7256_p9(1)
    );
\tmp_147_reg_10233[3]_i_401\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_177\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_177_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_177_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_177_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_177_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_177_1\(7),
      O => tmp_109_fu_7256_p9(7)
    );
\tmp_147_reg_10233[3]_i_529\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_177\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_242\,
      I2 => \tmp_147_reg_10233_reg[3]_i_177_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_242_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_242_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_177_1\(4),
      O => tmp_109_fu_7256_p9(4)
    );
\tmp_147_reg_10233[3]_i_593\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_177\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_242\,
      I2 => \tmp_147_reg_10233_reg[3]_i_177_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_242_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_242_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_177_1\(3),
      O => tmp_109_fu_7256_p9(3)
    );
\tmp_147_reg_10233[3]_i_641\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_177\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_298\,
      I2 => \tmp_147_reg_10233_reg[3]_i_177_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_298_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_298_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_177_1\(2),
      O => tmp_109_fu_7256_p9(2)
    );
\tmp_147_reg_10233[3]_i_737\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_177\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_298\,
      I2 => \tmp_147_reg_10233_reg[3]_i_177_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_298_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_298_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_177_1\(0),
      O => tmp_109_fu_7256_p9(0)
    );
\tmp_147_reg_10233[3]_i_852\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_177\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_451\,
      I2 => \tmp_147_reg_10233_reg[3]_i_177_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_451_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_451_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_177_1\(5),
      O => tmp_109_fu_7256_p9(5)
    );
\tmp_147_reg_10233[3]_i_884\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_177\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_451\,
      I2 => \tmp_147_reg_10233_reg[3]_i_177_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_451_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_451_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_177_1\(6),
      O => tmp_109_fu_7256_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_137\ is
  port (
    tmp_110_fu_7275_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_174\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_295\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_174_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_295_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_295_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_174_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_239\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_239_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_239_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_448\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_448_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_448_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_174_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_174_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_174_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_137\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_137\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_137\ is
begin
\tmp_147_reg_10233[3]_i_1088\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_174\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_295\,
      I2 => \tmp_147_reg_10233_reg[3]_i_174_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_295_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_295_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_174_1\(1),
      O => tmp_110_fu_7275_p9(1)
    );
\tmp_147_reg_10233[3]_i_394\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_174\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_174_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_174_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_174_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_174_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_174_1\(7),
      O => tmp_110_fu_7275_p9(7)
    );
\tmp_147_reg_10233[3]_i_522\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_174\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_239\,
      I2 => \tmp_147_reg_10233_reg[3]_i_174_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_239_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_239_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_174_1\(4),
      O => tmp_110_fu_7275_p9(4)
    );
\tmp_147_reg_10233[3]_i_586\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_174\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_239\,
      I2 => \tmp_147_reg_10233_reg[3]_i_174_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_239_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_239_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_174_1\(3),
      O => tmp_110_fu_7275_p9(3)
    );
\tmp_147_reg_10233[3]_i_634\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_174\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_295\,
      I2 => \tmp_147_reg_10233_reg[3]_i_174_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_295_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_295_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_174_1\(2),
      O => tmp_110_fu_7275_p9(2)
    );
\tmp_147_reg_10233[3]_i_730\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_174\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_295\,
      I2 => \tmp_147_reg_10233_reg[3]_i_174_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_295_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_295_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_174_1\(0),
      O => tmp_110_fu_7275_p9(0)
    );
\tmp_147_reg_10233[3]_i_845\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_174\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_448\,
      I2 => \tmp_147_reg_10233_reg[3]_i_174_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_448_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_448_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_174_1\(5),
      O => tmp_110_fu_7275_p9(5)
    );
\tmp_147_reg_10233[3]_i_877\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_174\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_448\,
      I2 => \tmp_147_reg_10233_reg[3]_i_174_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_448_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_448_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_174_1\(6),
      O => tmp_110_fu_7275_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_138\ is
  port (
    tmp_111_fu_7294_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_174\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_295\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_174_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_295_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_295_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_174_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_239\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_239_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_239_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_448\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_448_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_448_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_174_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_174_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_174_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_138\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_138\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_138\ is
begin
\tmp_147_reg_10233[3]_i_1089\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_174\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_295\,
      I2 => \tmp_147_reg_10233_reg[3]_i_174_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_295_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_295_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_174_1\(1),
      O => tmp_111_fu_7294_p9(1)
    );
\tmp_147_reg_10233[3]_i_395\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_174\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_174_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_174_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_174_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_174_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_174_1\(7),
      O => tmp_111_fu_7294_p9(7)
    );
\tmp_147_reg_10233[3]_i_523\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_174\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_239\,
      I2 => \tmp_147_reg_10233_reg[3]_i_174_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_239_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_239_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_174_1\(4),
      O => tmp_111_fu_7294_p9(4)
    );
\tmp_147_reg_10233[3]_i_587\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_174\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_239\,
      I2 => \tmp_147_reg_10233_reg[3]_i_174_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_239_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_239_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_174_1\(3),
      O => tmp_111_fu_7294_p9(3)
    );
\tmp_147_reg_10233[3]_i_635\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_174\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_295\,
      I2 => \tmp_147_reg_10233_reg[3]_i_174_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_295_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_295_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_174_1\(2),
      O => tmp_111_fu_7294_p9(2)
    );
\tmp_147_reg_10233[3]_i_731\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_174\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_295\,
      I2 => \tmp_147_reg_10233_reg[3]_i_174_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_295_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_295_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_174_1\(0),
      O => tmp_111_fu_7294_p9(0)
    );
\tmp_147_reg_10233[3]_i_846\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_174\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_448\,
      I2 => \tmp_147_reg_10233_reg[3]_i_174_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_448_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_448_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_174_1\(5),
      O => tmp_111_fu_7294_p9(5)
    );
\tmp_147_reg_10233[3]_i_878\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_174\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_448\,
      I2 => \tmp_147_reg_10233_reg[3]_i_174_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_448_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_448_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_174_1\(6),
      O => tmp_111_fu_7294_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_139\ is
  port (
    tmp_112_fu_7313_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_175\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_296\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_175_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_296_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_296_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_175_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_240\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_240_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_240_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_449\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_449_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_449_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_175_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_175_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_175_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_139\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_139\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_139\ is
begin
\tmp_147_reg_10233[3]_i_1090\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_175\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_296\,
      I2 => \tmp_147_reg_10233_reg[3]_i_175_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_296_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_296_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_175_1\(1),
      O => tmp_112_fu_7313_p9(1)
    );
\tmp_147_reg_10233[3]_i_396\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_175\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_175_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_175_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_175_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_175_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_175_1\(7),
      O => tmp_112_fu_7313_p9(7)
    );
\tmp_147_reg_10233[3]_i_524\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_175\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_240\,
      I2 => \tmp_147_reg_10233_reg[3]_i_175_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_240_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_240_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_175_1\(4),
      O => tmp_112_fu_7313_p9(4)
    );
\tmp_147_reg_10233[3]_i_588\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_175\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_240\,
      I2 => \tmp_147_reg_10233_reg[3]_i_175_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_240_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_240_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_175_1\(3),
      O => tmp_112_fu_7313_p9(3)
    );
\tmp_147_reg_10233[3]_i_636\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_175\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_296\,
      I2 => \tmp_147_reg_10233_reg[3]_i_175_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_296_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_296_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_175_1\(2),
      O => tmp_112_fu_7313_p9(2)
    );
\tmp_147_reg_10233[3]_i_732\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_175\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_296\,
      I2 => \tmp_147_reg_10233_reg[3]_i_175_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_296_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_296_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_175_1\(0),
      O => tmp_112_fu_7313_p9(0)
    );
\tmp_147_reg_10233[3]_i_847\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_175\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_449\,
      I2 => \tmp_147_reg_10233_reg[3]_i_175_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_449_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_449_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_175_1\(5),
      O => tmp_112_fu_7313_p9(5)
    );
\tmp_147_reg_10233[3]_i_879\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_175\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_449\,
      I2 => \tmp_147_reg_10233_reg[3]_i_175_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_449_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_449_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_175_1\(6),
      O => tmp_112_fu_7313_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_140\ is
  port (
    tmp_113_fu_7332_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_175\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_296\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_175_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_296_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_296_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_175_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_240\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_240_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_240_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_449\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_449_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_449_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_175_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_175_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_175_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_140\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_140\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_140\ is
begin
\tmp_147_reg_10233[3]_i_1091\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_175\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_296\,
      I2 => \tmp_147_reg_10233_reg[3]_i_175_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_296_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_296_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_175_1\(1),
      O => tmp_113_fu_7332_p9(1)
    );
\tmp_147_reg_10233[3]_i_397\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_175\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_175_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_175_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_175_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_175_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_175_1\(7),
      O => tmp_113_fu_7332_p9(7)
    );
\tmp_147_reg_10233[3]_i_525\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_175\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_240\,
      I2 => \tmp_147_reg_10233_reg[3]_i_175_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_240_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_240_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_175_1\(4),
      O => tmp_113_fu_7332_p9(4)
    );
\tmp_147_reg_10233[3]_i_589\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_175\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_240\,
      I2 => \tmp_147_reg_10233_reg[3]_i_175_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_240_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_240_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_175_1\(3),
      O => tmp_113_fu_7332_p9(3)
    );
\tmp_147_reg_10233[3]_i_637\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_175\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_296\,
      I2 => \tmp_147_reg_10233_reg[3]_i_175_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_296_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_296_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_175_1\(2),
      O => tmp_113_fu_7332_p9(2)
    );
\tmp_147_reg_10233[3]_i_733\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_175\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_296\,
      I2 => \tmp_147_reg_10233_reg[3]_i_175_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_296_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_296_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_175_1\(0),
      O => tmp_113_fu_7332_p9(0)
    );
\tmp_147_reg_10233[3]_i_848\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_175\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_449\,
      I2 => \tmp_147_reg_10233_reg[3]_i_175_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_449_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_449_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_175_1\(5),
      O => tmp_113_fu_7332_p9(5)
    );
\tmp_147_reg_10233[3]_i_880\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_175\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_449\,
      I2 => \tmp_147_reg_10233_reg[3]_i_175_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_449_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_449_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_175_1\(6),
      O => tmp_113_fu_7332_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_141\ is
  port (
    tmp_114_fu_7351_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_172\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_293\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_172_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_293_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_293_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_172_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_237\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_237_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_237_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_446\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_446_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_446_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_172_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_172_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_172_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_141\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_141\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_141\ is
begin
\tmp_147_reg_10233[3]_i_1084\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_172\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_293\,
      I2 => \tmp_147_reg_10233_reg[3]_i_172_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_293_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_293_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_172_1\(1),
      O => tmp_114_fu_7351_p9(1)
    );
\tmp_147_reg_10233[3]_i_390\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_172\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_172_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_172_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_172_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_172_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_172_1\(7),
      O => tmp_114_fu_7351_p9(7)
    );
\tmp_147_reg_10233[3]_i_518\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_172\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_237\,
      I2 => \tmp_147_reg_10233_reg[3]_i_172_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_237_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_237_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_172_1\(4),
      O => tmp_114_fu_7351_p9(4)
    );
\tmp_147_reg_10233[3]_i_582\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_172\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_237\,
      I2 => \tmp_147_reg_10233_reg[3]_i_172_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_237_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_237_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_172_1\(3),
      O => tmp_114_fu_7351_p9(3)
    );
\tmp_147_reg_10233[3]_i_630\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_172\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_293\,
      I2 => \tmp_147_reg_10233_reg[3]_i_172_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_293_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_293_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_172_1\(2),
      O => tmp_114_fu_7351_p9(2)
    );
\tmp_147_reg_10233[3]_i_726\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_172\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_293\,
      I2 => \tmp_147_reg_10233_reg[3]_i_172_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_293_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_293_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_172_1\(0),
      O => tmp_114_fu_7351_p9(0)
    );
\tmp_147_reg_10233[3]_i_841\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_172\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_446\,
      I2 => \tmp_147_reg_10233_reg[3]_i_172_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_446_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_446_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_172_1\(5),
      O => tmp_114_fu_7351_p9(5)
    );
\tmp_147_reg_10233[3]_i_873\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_172\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_446\,
      I2 => \tmp_147_reg_10233_reg[3]_i_172_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_446_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_446_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_172_1\(6),
      O => tmp_114_fu_7351_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_142\ is
  port (
    tmp_115_fu_7370_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_172\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_293\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_172_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_293_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_293_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_172_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_237\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_237_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_237_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_446\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_446_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_446_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_172_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_172_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_172_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_142\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_142\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_142\ is
begin
\tmp_147_reg_10233[3]_i_1085\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_172\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_293\,
      I2 => \tmp_147_reg_10233_reg[3]_i_172_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_293_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_293_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_172_1\(1),
      O => tmp_115_fu_7370_p9(1)
    );
\tmp_147_reg_10233[3]_i_391\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_172\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_172_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_172_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_172_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_172_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_172_1\(7),
      O => tmp_115_fu_7370_p9(7)
    );
\tmp_147_reg_10233[3]_i_519\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_172\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_237\,
      I2 => \tmp_147_reg_10233_reg[3]_i_172_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_237_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_237_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_172_1\(4),
      O => tmp_115_fu_7370_p9(4)
    );
\tmp_147_reg_10233[3]_i_583\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_172\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_237\,
      I2 => \tmp_147_reg_10233_reg[3]_i_172_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_237_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_237_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_172_1\(3),
      O => tmp_115_fu_7370_p9(3)
    );
\tmp_147_reg_10233[3]_i_631\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_172\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_293\,
      I2 => \tmp_147_reg_10233_reg[3]_i_172_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_293_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_293_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_172_1\(2),
      O => tmp_115_fu_7370_p9(2)
    );
\tmp_147_reg_10233[3]_i_727\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_172\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_293\,
      I2 => \tmp_147_reg_10233_reg[3]_i_172_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_293_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_293_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_172_1\(0),
      O => tmp_115_fu_7370_p9(0)
    );
\tmp_147_reg_10233[3]_i_842\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_172\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_446\,
      I2 => \tmp_147_reg_10233_reg[3]_i_172_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_446_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_446_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_172_1\(5),
      O => tmp_115_fu_7370_p9(5)
    );
\tmp_147_reg_10233[3]_i_874\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_172\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_446\,
      I2 => \tmp_147_reg_10233_reg[3]_i_172_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_446_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_446_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_172_1\(6),
      O => tmp_115_fu_7370_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_143\ is
  port (
    tmp_116_fu_7389_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_173\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_294\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_173_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_294_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_294_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_173_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_238\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_238_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_238_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_447\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_447_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_447_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_173_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_173_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_173_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_143\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_143\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_143\ is
begin
\tmp_147_reg_10233[3]_i_1086\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_173\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_294\,
      I2 => \tmp_147_reg_10233_reg[3]_i_173_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_294_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_294_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_173_1\(1),
      O => tmp_116_fu_7389_p9(1)
    );
\tmp_147_reg_10233[3]_i_392\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_173\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_173_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_173_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_173_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_173_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_173_1\(7),
      O => tmp_116_fu_7389_p9(7)
    );
\tmp_147_reg_10233[3]_i_520\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_173\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_238\,
      I2 => \tmp_147_reg_10233_reg[3]_i_173_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_238_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_238_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_173_1\(4),
      O => tmp_116_fu_7389_p9(4)
    );
\tmp_147_reg_10233[3]_i_584\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_173\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_238\,
      I2 => \tmp_147_reg_10233_reg[3]_i_173_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_238_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_238_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_173_1\(3),
      O => tmp_116_fu_7389_p9(3)
    );
\tmp_147_reg_10233[3]_i_632\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_173\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_294\,
      I2 => \tmp_147_reg_10233_reg[3]_i_173_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_294_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_294_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_173_1\(2),
      O => tmp_116_fu_7389_p9(2)
    );
\tmp_147_reg_10233[3]_i_728\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_173\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_294\,
      I2 => \tmp_147_reg_10233_reg[3]_i_173_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_294_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_294_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_173_1\(0),
      O => tmp_116_fu_7389_p9(0)
    );
\tmp_147_reg_10233[3]_i_843\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_173\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_447\,
      I2 => \tmp_147_reg_10233_reg[3]_i_173_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_447_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_447_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_173_1\(5),
      O => tmp_116_fu_7389_p9(5)
    );
\tmp_147_reg_10233[3]_i_875\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_173\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_447\,
      I2 => \tmp_147_reg_10233_reg[3]_i_173_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_447_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_447_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_173_1\(6),
      O => tmp_116_fu_7389_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_144\ is
  port (
    tmp_117_fu_7408_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_173\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_294\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_173_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_294_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_294_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_173_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_238\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_238_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_238_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_447\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_447_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_447_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_173_2\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_173_3\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_173_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_144\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_144\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_144\ is
begin
\tmp_147_reg_10233[3]_i_1087\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_173\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_294\,
      I2 => \tmp_147_reg_10233_reg[3]_i_173_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_294_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_294_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_173_1\(1),
      O => tmp_117_fu_7408_p9(1)
    );
\tmp_147_reg_10233[3]_i_393\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_173\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_173_2\,
      I2 => \tmp_147_reg_10233_reg[3]_i_173_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_173_3\,
      I4 => \tmp_147_reg_10233_reg[3]_i_173_4\,
      I5 => \tmp_147_reg_10233_reg[3]_i_173_1\(7),
      O => tmp_117_fu_7408_p9(7)
    );
\tmp_147_reg_10233[3]_i_521\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_173\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_238\,
      I2 => \tmp_147_reg_10233_reg[3]_i_173_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_238_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_238_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_173_1\(4),
      O => tmp_117_fu_7408_p9(4)
    );
\tmp_147_reg_10233[3]_i_585\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_173\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_238\,
      I2 => \tmp_147_reg_10233_reg[3]_i_173_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_238_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_238_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_173_1\(3),
      O => tmp_117_fu_7408_p9(3)
    );
\tmp_147_reg_10233[3]_i_633\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_173\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_294\,
      I2 => \tmp_147_reg_10233_reg[3]_i_173_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_294_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_294_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_173_1\(2),
      O => tmp_117_fu_7408_p9(2)
    );
\tmp_147_reg_10233[3]_i_729\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_173\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_294\,
      I2 => \tmp_147_reg_10233_reg[3]_i_173_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_294_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_294_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_173_1\(0),
      O => tmp_117_fu_7408_p9(0)
    );
\tmp_147_reg_10233[3]_i_844\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_173\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_447\,
      I2 => \tmp_147_reg_10233_reg[3]_i_173_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_447_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_447_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_173_1\(5),
      O => tmp_117_fu_7408_p9(5)
    );
\tmp_147_reg_10233[3]_i_876\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_173\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_447\,
      I2 => \tmp_147_reg_10233_reg[3]_i_173_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_447_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_447_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_173_1\(6),
      O => tmp_117_fu_7408_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_145\ is
  port (
    tmp_119_fu_7502_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_716\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_484\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_716_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_716_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_484_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_556\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_556_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_556_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_500\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_500_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_500_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_145\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_145\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_145\ is
begin
\tmp_147_reg_10233[3]_i_1032\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q0(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_556\,
      I2 => \tmp_147_reg_10233_reg[3]_i_484\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_556_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_556_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_484_0\(4),
      O => tmp_119_fu_7502_p9(4)
    );
\tmp_147_reg_10233[3]_i_1064\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q0(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_556\,
      I2 => \tmp_147_reg_10233_reg[3]_i_484\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_556_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_556_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_484_0\(3),
      O => tmp_119_fu_7502_p9(3)
    );
\tmp_147_reg_10233[3]_i_1195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q0(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_716\,
      I2 => \tmp_147_reg_10233_reg[3]_i_484\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_716_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_716_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_484_0\(1),
      O => tmp_119_fu_7502_p9(1)
    );
\tmp_147_reg_10233[3]_i_1227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q0(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_716\,
      I2 => \tmp_147_reg_10233_reg[3]_i_484\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_716_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_716_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_484_0\(2),
      O => tmp_119_fu_7502_p9(2)
    );
\tmp_147_reg_10233[3]_i_901\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q0(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_556\,
      I2 => \tmp_147_reg_10233_reg[3]_i_484\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_556_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_556_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_484_0\(6),
      O => tmp_119_fu_7502_p9(6)
    );
\tmp_147_reg_10233[3]_i_949\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q0(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_556\,
      I2 => \tmp_147_reg_10233_reg[3]_i_484\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_556_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_556_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_484_0\(7),
      O => tmp_119_fu_7502_p9(7)
    );
\tmp_147_reg_10233[3]_i_981\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q0(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_500\,
      I2 => \tmp_147_reg_10233_reg[3]_i_484\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_500_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_500_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_484_0\(5),
      O => tmp_119_fu_7502_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => q0(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_716\,
      I2 => \tmp_147_reg_10233_reg[3]_i_484\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_716_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_716_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_484_0\(0),
      O => tmp_119_fu_7502_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_146\ is
  port (
    tmp_120_fu_7521_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_484\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_716\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_484_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_716_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_716_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_484_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_556\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_556_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_556_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_500\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_500_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_500_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_146\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_146\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_146\ is
begin
\tmp_147_reg_10233[3]_i_1033\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_484\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_556\,
      I2 => \tmp_147_reg_10233_reg[3]_i_484_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_556_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_556_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_484_1\(4),
      O => tmp_120_fu_7521_p9(4)
    );
\tmp_147_reg_10233[3]_i_1065\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_484\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_556\,
      I2 => \tmp_147_reg_10233_reg[3]_i_484_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_556_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_556_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_484_1\(3),
      O => tmp_120_fu_7521_p9(3)
    );
\tmp_147_reg_10233[3]_i_1196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_484\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_716\,
      I2 => \tmp_147_reg_10233_reg[3]_i_484_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_716_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_716_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_484_1\(1),
      O => tmp_120_fu_7521_p9(1)
    );
\tmp_147_reg_10233[3]_i_1228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_484\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_716\,
      I2 => \tmp_147_reg_10233_reg[3]_i_484_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_716_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_716_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_484_1\(2),
      O => tmp_120_fu_7521_p9(2)
    );
\tmp_147_reg_10233[3]_i_902\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_484\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_556\,
      I2 => \tmp_147_reg_10233_reg[3]_i_484_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_556_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_556_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_484_1\(6),
      O => tmp_120_fu_7521_p9(6)
    );
\tmp_147_reg_10233[3]_i_950\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_484\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_556\,
      I2 => \tmp_147_reg_10233_reg[3]_i_484_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_556_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_556_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_484_1\(7),
      O => tmp_120_fu_7521_p9(7)
    );
\tmp_147_reg_10233[3]_i_982\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_484\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_500\,
      I2 => \tmp_147_reg_10233_reg[3]_i_484_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_500_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_500_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_484_1\(5),
      O => tmp_120_fu_7521_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_484\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_716\,
      I2 => \tmp_147_reg_10233_reg[3]_i_484_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_716_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_716_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_484_1\(0),
      O => tmp_120_fu_7521_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_147\ is
  port (
    tmp_121_fu_7540_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_485\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_717\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_485_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_717_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_717_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_485_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_557\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_557_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_557_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_501\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_501_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_501_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_147\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_147\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_147\ is
begin
\tmp_147_reg_10233[3]_i_1034\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_485\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_557\,
      I2 => \tmp_147_reg_10233_reg[3]_i_485_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_557_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_557_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_485_1\(4),
      O => tmp_121_fu_7540_p9(4)
    );
\tmp_147_reg_10233[3]_i_1066\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_485\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_557\,
      I2 => \tmp_147_reg_10233_reg[3]_i_485_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_557_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_557_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_485_1\(3),
      O => tmp_121_fu_7540_p9(3)
    );
\tmp_147_reg_10233[3]_i_1197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_485\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_717\,
      I2 => \tmp_147_reg_10233_reg[3]_i_485_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_717_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_717_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_485_1\(1),
      O => tmp_121_fu_7540_p9(1)
    );
\tmp_147_reg_10233[3]_i_1229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_485\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_717\,
      I2 => \tmp_147_reg_10233_reg[3]_i_485_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_717_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_717_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_485_1\(2),
      O => tmp_121_fu_7540_p9(2)
    );
\tmp_147_reg_10233[3]_i_903\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_485\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_557\,
      I2 => \tmp_147_reg_10233_reg[3]_i_485_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_557_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_557_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_485_1\(6),
      O => tmp_121_fu_7540_p9(6)
    );
\tmp_147_reg_10233[3]_i_951\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_485\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_557\,
      I2 => \tmp_147_reg_10233_reg[3]_i_485_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_557_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_557_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_485_1\(7),
      O => tmp_121_fu_7540_p9(7)
    );
\tmp_147_reg_10233[3]_i_983\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_485\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_501\,
      I2 => \tmp_147_reg_10233_reg[3]_i_485_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_501_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_501_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_485_1\(5),
      O => tmp_121_fu_7540_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_485\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_717\,
      I2 => \tmp_147_reg_10233_reg[3]_i_485_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_717_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_717_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_485_1\(0),
      O => tmp_121_fu_7540_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_148\ is
  port (
    tmp_122_fu_7559_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_485\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_717\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_485_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_717_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_717_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_485_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_557\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_557_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_557_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_501\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_501_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_501_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_148\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_148\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_148\ is
begin
\tmp_147_reg_10233[3]_i_1035\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_485\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_557\,
      I2 => \tmp_147_reg_10233_reg[3]_i_485_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_557_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_557_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_485_1\(4),
      O => tmp_122_fu_7559_p9(4)
    );
\tmp_147_reg_10233[3]_i_1067\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_485\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_557\,
      I2 => \tmp_147_reg_10233_reg[3]_i_485_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_557_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_557_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_485_1\(3),
      O => tmp_122_fu_7559_p9(3)
    );
\tmp_147_reg_10233[3]_i_1198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_485\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_717\,
      I2 => \tmp_147_reg_10233_reg[3]_i_485_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_717_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_717_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_485_1\(1),
      O => tmp_122_fu_7559_p9(1)
    );
\tmp_147_reg_10233[3]_i_1230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_485\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_717\,
      I2 => \tmp_147_reg_10233_reg[3]_i_485_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_717_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_717_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_485_1\(2),
      O => tmp_122_fu_7559_p9(2)
    );
\tmp_147_reg_10233[3]_i_904\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_485\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_557\,
      I2 => \tmp_147_reg_10233_reg[3]_i_485_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_557_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_557_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_485_1\(6),
      O => tmp_122_fu_7559_p9(6)
    );
\tmp_147_reg_10233[3]_i_952\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_485\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_557\,
      I2 => \tmp_147_reg_10233_reg[3]_i_485_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_557_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_557_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_485_1\(7),
      O => tmp_122_fu_7559_p9(7)
    );
\tmp_147_reg_10233[3]_i_984\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_485\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_501\,
      I2 => \tmp_147_reg_10233_reg[3]_i_485_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_501_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_501_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_485_1\(5),
      O => tmp_122_fu_7559_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_485\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_717\,
      I2 => \tmp_147_reg_10233_reg[3]_i_485_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_717_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_717_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_485_1\(0),
      O => tmp_122_fu_7559_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_149\ is
  port (
    tmp_123_fu_7578_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_482\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_714\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_482_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_714_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_714_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_482_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_554\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_554_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_554_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_149\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_149\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_149\ is
begin
\tmp_147_reg_10233[3]_i_1028\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_482\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_554\,
      I2 => \tmp_147_reg_10233_reg[3]_i_482_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_554_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_554_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_482_1\(4),
      O => tmp_123_fu_7578_p9(4)
    );
\tmp_147_reg_10233[3]_i_1060\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_482\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_554\,
      I2 => \tmp_147_reg_10233_reg[3]_i_482_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_554_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_554_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_482_1\(3),
      O => tmp_123_fu_7578_p9(3)
    );
\tmp_147_reg_10233[3]_i_1191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_482\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_714\,
      I2 => \tmp_147_reg_10233_reg[3]_i_482_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_714_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_714_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_482_1\(1),
      O => tmp_123_fu_7578_p9(1)
    );
\tmp_147_reg_10233[3]_i_1223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_482\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_714\,
      I2 => \tmp_147_reg_10233_reg[3]_i_482_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_714_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_714_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_482_1\(2),
      O => tmp_123_fu_7578_p9(2)
    );
\tmp_147_reg_10233[3]_i_897\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_482\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_554\,
      I2 => \tmp_147_reg_10233_reg[3]_i_482_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_554_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_554_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_482_1\(6),
      O => tmp_123_fu_7578_p9(6)
    );
\tmp_147_reg_10233[3]_i_945\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_482\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_554\,
      I2 => \tmp_147_reg_10233_reg[3]_i_482_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_554_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_554_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_482_1\(7),
      O => tmp_123_fu_7578_p9(7)
    );
\tmp_147_reg_10233[3]_i_977\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_482\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_554\,
      I2 => \tmp_147_reg_10233_reg[3]_i_482_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_554_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_554_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_482_1\(5),
      O => tmp_123_fu_7578_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_482\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_714\,
      I2 => \tmp_147_reg_10233_reg[3]_i_482_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_714_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_714_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_482_1\(0),
      O => tmp_123_fu_7578_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_150\ is
  port (
    tmp_124_fu_7597_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_482\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_714\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_482_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_714_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_714_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_482_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_554\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_554_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_554_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_150\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_150\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_150\ is
begin
\tmp_147_reg_10233[3]_i_1029\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_482\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_554\,
      I2 => \tmp_147_reg_10233_reg[3]_i_482_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_554_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_554_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_482_1\(4),
      O => tmp_124_fu_7597_p9(4)
    );
\tmp_147_reg_10233[3]_i_1061\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_482\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_554\,
      I2 => \tmp_147_reg_10233_reg[3]_i_482_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_554_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_554_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_482_1\(3),
      O => tmp_124_fu_7597_p9(3)
    );
\tmp_147_reg_10233[3]_i_1192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_482\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_714\,
      I2 => \tmp_147_reg_10233_reg[3]_i_482_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_714_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_714_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_482_1\(1),
      O => tmp_124_fu_7597_p9(1)
    );
\tmp_147_reg_10233[3]_i_1224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_482\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_714\,
      I2 => \tmp_147_reg_10233_reg[3]_i_482_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_714_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_714_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_482_1\(2),
      O => tmp_124_fu_7597_p9(2)
    );
\tmp_147_reg_10233[3]_i_898\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_482\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_554\,
      I2 => \tmp_147_reg_10233_reg[3]_i_482_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_554_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_554_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_482_1\(6),
      O => tmp_124_fu_7597_p9(6)
    );
\tmp_147_reg_10233[3]_i_946\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_482\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_554\,
      I2 => \tmp_147_reg_10233_reg[3]_i_482_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_554_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_554_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_482_1\(7),
      O => tmp_124_fu_7597_p9(7)
    );
\tmp_147_reg_10233[3]_i_978\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_482\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_554\,
      I2 => \tmp_147_reg_10233_reg[3]_i_482_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_554_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_554_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_482_1\(5),
      O => tmp_124_fu_7597_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_482\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_714\,
      I2 => \tmp_147_reg_10233_reg[3]_i_482_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_714_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_714_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_482_1\(0),
      O => tmp_124_fu_7597_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_151\ is
  port (
    tmp_125_fu_7616_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_483\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_715\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_483_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_715_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_715_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_483_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_555\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_555_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_555_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_151\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_151\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_151\ is
begin
\tmp_147_reg_10233[3]_i_1030\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_483\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_555\,
      I2 => \tmp_147_reg_10233_reg[3]_i_483_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_555_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_555_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_483_1\(4),
      O => tmp_125_fu_7616_p9(4)
    );
\tmp_147_reg_10233[3]_i_1062\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_483\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_555\,
      I2 => \tmp_147_reg_10233_reg[3]_i_483_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_555_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_555_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_483_1\(3),
      O => tmp_125_fu_7616_p9(3)
    );
\tmp_147_reg_10233[3]_i_1193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_483\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_715\,
      I2 => \tmp_147_reg_10233_reg[3]_i_483_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_715_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_715_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_483_1\(1),
      O => tmp_125_fu_7616_p9(1)
    );
\tmp_147_reg_10233[3]_i_1225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_483\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_715\,
      I2 => \tmp_147_reg_10233_reg[3]_i_483_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_715_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_715_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_483_1\(2),
      O => tmp_125_fu_7616_p9(2)
    );
\tmp_147_reg_10233[3]_i_899\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_483\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_555\,
      I2 => \tmp_147_reg_10233_reg[3]_i_483_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_555_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_555_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_483_1\(6),
      O => tmp_125_fu_7616_p9(6)
    );
\tmp_147_reg_10233[3]_i_947\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_483\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_555\,
      I2 => \tmp_147_reg_10233_reg[3]_i_483_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_555_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_555_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_483_1\(7),
      O => tmp_125_fu_7616_p9(7)
    );
\tmp_147_reg_10233[3]_i_979\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_483\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_555\,
      I2 => \tmp_147_reg_10233_reg[3]_i_483_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_555_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_555_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_483_1\(5),
      O => tmp_125_fu_7616_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_483\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_715\,
      I2 => \tmp_147_reg_10233_reg[3]_i_483_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_715_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_715_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_483_1\(0),
      O => tmp_125_fu_7616_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_152\ is
  port (
    tmp_126_fu_7635_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_483\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_715\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_483_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_715_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_715_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_483_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_555\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_555_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_555_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_152\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_152\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_152\ is
begin
\tmp_147_reg_10233[3]_i_1031\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_483\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_555\,
      I2 => \tmp_147_reg_10233_reg[3]_i_483_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_555_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_555_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_483_1\(4),
      O => tmp_126_fu_7635_p9(4)
    );
\tmp_147_reg_10233[3]_i_1063\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_483\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_555\,
      I2 => \tmp_147_reg_10233_reg[3]_i_483_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_555_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_555_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_483_1\(3),
      O => tmp_126_fu_7635_p9(3)
    );
\tmp_147_reg_10233[3]_i_1194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_483\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_715\,
      I2 => \tmp_147_reg_10233_reg[3]_i_483_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_715_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_715_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_483_1\(1),
      O => tmp_126_fu_7635_p9(1)
    );
\tmp_147_reg_10233[3]_i_1226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_483\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_715\,
      I2 => \tmp_147_reg_10233_reg[3]_i_483_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_715_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_715_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_483_1\(2),
      O => tmp_126_fu_7635_p9(2)
    );
\tmp_147_reg_10233[3]_i_900\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_483\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_555\,
      I2 => \tmp_147_reg_10233_reg[3]_i_483_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_555_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_555_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_483_1\(6),
      O => tmp_126_fu_7635_p9(6)
    );
\tmp_147_reg_10233[3]_i_948\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_483\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_555\,
      I2 => \tmp_147_reg_10233_reg[3]_i_483_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_555_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_555_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_483_1\(7),
      O => tmp_126_fu_7635_p9(7)
    );
\tmp_147_reg_10233[3]_i_980\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_483\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_555\,
      I2 => \tmp_147_reg_10233_reg[3]_i_483_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_555_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_555_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_483_1\(5),
      O => tmp_126_fu_7635_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_483\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_715\,
      I2 => \tmp_147_reg_10233_reg[3]_i_483_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_715_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_715_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_483_1\(0),
      O => tmp_126_fu_7635_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_153\ is
  port (
    tmp_127_fu_7654_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_480\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_712\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_480_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_712_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_712_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_480_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_552\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_552_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_552_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_153\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_153\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_153\ is
begin
\tmp_147_reg_10233[3]_i_1024\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_480\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_552\,
      I2 => \tmp_147_reg_10233_reg[3]_i_480_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_552_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_552_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_480_1\(4),
      O => tmp_127_fu_7654_p9(4)
    );
\tmp_147_reg_10233[3]_i_1056\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_480\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_552\,
      I2 => \tmp_147_reg_10233_reg[3]_i_480_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_552_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_552_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_480_1\(3),
      O => tmp_127_fu_7654_p9(3)
    );
\tmp_147_reg_10233[3]_i_1187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_480\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_712\,
      I2 => \tmp_147_reg_10233_reg[3]_i_480_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_712_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_712_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_480_1\(1),
      O => tmp_127_fu_7654_p9(1)
    );
\tmp_147_reg_10233[3]_i_1219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_480\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_712\,
      I2 => \tmp_147_reg_10233_reg[3]_i_480_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_712_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_712_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_480_1\(2),
      O => tmp_127_fu_7654_p9(2)
    );
\tmp_147_reg_10233[3]_i_893\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_480\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_552\,
      I2 => \tmp_147_reg_10233_reg[3]_i_480_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_552_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_552_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_480_1\(6),
      O => tmp_127_fu_7654_p9(6)
    );
\tmp_147_reg_10233[3]_i_941\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_480\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_552\,
      I2 => \tmp_147_reg_10233_reg[3]_i_480_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_552_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_552_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_480_1\(7),
      O => tmp_127_fu_7654_p9(7)
    );
\tmp_147_reg_10233[3]_i_973\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_480\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_552\,
      I2 => \tmp_147_reg_10233_reg[3]_i_480_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_552_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_552_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_480_1\(5),
      O => tmp_127_fu_7654_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_480\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_712\,
      I2 => \tmp_147_reg_10233_reg[3]_i_480_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_712_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_712_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_480_1\(0),
      O => tmp_127_fu_7654_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_154\ is
  port (
    tmp_128_fu_7673_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_480\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_712\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_480_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_712_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_712_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_480_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_552\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_552_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_552_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_154\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_154\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_154\ is
begin
\tmp_147_reg_10233[3]_i_1025\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_480\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_552\,
      I2 => \tmp_147_reg_10233_reg[3]_i_480_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_552_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_552_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_480_1\(4),
      O => tmp_128_fu_7673_p9(4)
    );
\tmp_147_reg_10233[3]_i_1057\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_480\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_552\,
      I2 => \tmp_147_reg_10233_reg[3]_i_480_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_552_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_552_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_480_1\(3),
      O => tmp_128_fu_7673_p9(3)
    );
\tmp_147_reg_10233[3]_i_1188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_480\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_712\,
      I2 => \tmp_147_reg_10233_reg[3]_i_480_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_712_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_712_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_480_1\(1),
      O => tmp_128_fu_7673_p9(1)
    );
\tmp_147_reg_10233[3]_i_1220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_480\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_712\,
      I2 => \tmp_147_reg_10233_reg[3]_i_480_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_712_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_712_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_480_1\(2),
      O => tmp_128_fu_7673_p9(2)
    );
\tmp_147_reg_10233[3]_i_894\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_480\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_552\,
      I2 => \tmp_147_reg_10233_reg[3]_i_480_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_552_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_552_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_480_1\(6),
      O => tmp_128_fu_7673_p9(6)
    );
\tmp_147_reg_10233[3]_i_942\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_480\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_552\,
      I2 => \tmp_147_reg_10233_reg[3]_i_480_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_552_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_552_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_480_1\(7),
      O => tmp_128_fu_7673_p9(7)
    );
\tmp_147_reg_10233[3]_i_974\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_480\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_552\,
      I2 => \tmp_147_reg_10233_reg[3]_i_480_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_552_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_552_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_480_1\(5),
      O => tmp_128_fu_7673_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_480\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_712\,
      I2 => \tmp_147_reg_10233_reg[3]_i_480_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_712_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_712_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_480_1\(0),
      O => tmp_128_fu_7673_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_155\ is
  port (
    tmp_129_fu_7692_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_481\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_713\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_481_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_713_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_713_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_481_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_553\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_553_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_553_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_155\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_155\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_155\ is
begin
\tmp_147_reg_10233[3]_i_1026\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_481\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_553\,
      I2 => \tmp_147_reg_10233_reg[3]_i_481_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_553_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_553_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_481_1\(4),
      O => tmp_129_fu_7692_p9(4)
    );
\tmp_147_reg_10233[3]_i_1058\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_481\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_553\,
      I2 => \tmp_147_reg_10233_reg[3]_i_481_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_553_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_553_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_481_1\(3),
      O => tmp_129_fu_7692_p9(3)
    );
\tmp_147_reg_10233[3]_i_1189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_481\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_713\,
      I2 => \tmp_147_reg_10233_reg[3]_i_481_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_713_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_713_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_481_1\(1),
      O => tmp_129_fu_7692_p9(1)
    );
\tmp_147_reg_10233[3]_i_1221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_481\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_713\,
      I2 => \tmp_147_reg_10233_reg[3]_i_481_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_713_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_713_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_481_1\(2),
      O => tmp_129_fu_7692_p9(2)
    );
\tmp_147_reg_10233[3]_i_895\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_481\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_553\,
      I2 => \tmp_147_reg_10233_reg[3]_i_481_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_553_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_553_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_481_1\(6),
      O => tmp_129_fu_7692_p9(6)
    );
\tmp_147_reg_10233[3]_i_943\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_481\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_553\,
      I2 => \tmp_147_reg_10233_reg[3]_i_481_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_553_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_553_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_481_1\(7),
      O => tmp_129_fu_7692_p9(7)
    );
\tmp_147_reg_10233[3]_i_975\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_481\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_553\,
      I2 => \tmp_147_reg_10233_reg[3]_i_481_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_553_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_553_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_481_1\(5),
      O => tmp_129_fu_7692_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_481\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_713\,
      I2 => \tmp_147_reg_10233_reg[3]_i_481_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_713_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_713_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_481_1\(0),
      O => tmp_129_fu_7692_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_156\ is
  port (
    tmp_130_fu_7711_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_481\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_713\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_481_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_713_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_713_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_481_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_553\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_553_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_553_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_156\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_156\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_156\ is
begin
\tmp_147_reg_10233[3]_i_1027\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_481\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_553\,
      I2 => \tmp_147_reg_10233_reg[3]_i_481_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_553_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_553_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_481_1\(4),
      O => tmp_130_fu_7711_p9(4)
    );
\tmp_147_reg_10233[3]_i_1059\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_481\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_553\,
      I2 => \tmp_147_reg_10233_reg[3]_i_481_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_553_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_553_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_481_1\(3),
      O => tmp_130_fu_7711_p9(3)
    );
\tmp_147_reg_10233[3]_i_1190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_481\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_713\,
      I2 => \tmp_147_reg_10233_reg[3]_i_481_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_713_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_713_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_481_1\(1),
      O => tmp_130_fu_7711_p9(1)
    );
\tmp_147_reg_10233[3]_i_1222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_481\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_713\,
      I2 => \tmp_147_reg_10233_reg[3]_i_481_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_713_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_713_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_481_1\(2),
      O => tmp_130_fu_7711_p9(2)
    );
\tmp_147_reg_10233[3]_i_896\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_481\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_553\,
      I2 => \tmp_147_reg_10233_reg[3]_i_481_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_553_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_553_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_481_1\(6),
      O => tmp_130_fu_7711_p9(6)
    );
\tmp_147_reg_10233[3]_i_944\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_481\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_553\,
      I2 => \tmp_147_reg_10233_reg[3]_i_481_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_553_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_553_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_481_1\(7),
      O => tmp_130_fu_7711_p9(7)
    );
\tmp_147_reg_10233[3]_i_976\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_481\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_553\,
      I2 => \tmp_147_reg_10233_reg[3]_i_481_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_553_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_553_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_481_1\(5),
      O => tmp_130_fu_7711_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_481\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_713\,
      I2 => \tmp_147_reg_10233_reg[3]_i_481_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_713_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_713_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_481_1\(0),
      O => tmp_130_fu_7711_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_157\ is
  port (
    tmp_131_fu_7730_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_478\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_710\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_478_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_710_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_710_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_478_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_550\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_550_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_550_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_157\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_157\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_157\ is
begin
\tmp_147_reg_10233[3]_i_1020\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_478\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_550\,
      I2 => \tmp_147_reg_10233_reg[3]_i_478_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_550_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_550_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_478_1\(4),
      O => tmp_131_fu_7730_p9(4)
    );
\tmp_147_reg_10233[3]_i_1052\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_478\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_550\,
      I2 => \tmp_147_reg_10233_reg[3]_i_478_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_550_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_550_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_478_1\(3),
      O => tmp_131_fu_7730_p9(3)
    );
\tmp_147_reg_10233[3]_i_1183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_478\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_710\,
      I2 => \tmp_147_reg_10233_reg[3]_i_478_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_710_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_710_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_478_1\(1),
      O => tmp_131_fu_7730_p9(1)
    );
\tmp_147_reg_10233[3]_i_1215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_478\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_710\,
      I2 => \tmp_147_reg_10233_reg[3]_i_478_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_710_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_710_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_478_1\(2),
      O => tmp_131_fu_7730_p9(2)
    );
\tmp_147_reg_10233[3]_i_889\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_478\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_550\,
      I2 => \tmp_147_reg_10233_reg[3]_i_478_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_550_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_550_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_478_1\(6),
      O => tmp_131_fu_7730_p9(6)
    );
\tmp_147_reg_10233[3]_i_937\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_478\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_550\,
      I2 => \tmp_147_reg_10233_reg[3]_i_478_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_550_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_550_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_478_1\(7),
      O => tmp_131_fu_7730_p9(7)
    );
\tmp_147_reg_10233[3]_i_969\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_478\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_550\,
      I2 => \tmp_147_reg_10233_reg[3]_i_478_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_550_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_550_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_478_1\(5),
      O => tmp_131_fu_7730_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_478\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_710\,
      I2 => \tmp_147_reg_10233_reg[3]_i_478_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_710_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_710_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_478_1\(0),
      O => tmp_131_fu_7730_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_158\ is
  port (
    tmp_132_fu_7749_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_478\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_710\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_478_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_710_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_710_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_478_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_550\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_550_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_550_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_158\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_158\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_158\ is
begin
\tmp_147_reg_10233[3]_i_1021\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_478\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_550\,
      I2 => \tmp_147_reg_10233_reg[3]_i_478_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_550_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_550_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_478_1\(4),
      O => tmp_132_fu_7749_p9(4)
    );
\tmp_147_reg_10233[3]_i_1053\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_478\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_550\,
      I2 => \tmp_147_reg_10233_reg[3]_i_478_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_550_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_550_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_478_1\(3),
      O => tmp_132_fu_7749_p9(3)
    );
\tmp_147_reg_10233[3]_i_1184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_478\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_710\,
      I2 => \tmp_147_reg_10233_reg[3]_i_478_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_710_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_710_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_478_1\(1),
      O => tmp_132_fu_7749_p9(1)
    );
\tmp_147_reg_10233[3]_i_1216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_478\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_710\,
      I2 => \tmp_147_reg_10233_reg[3]_i_478_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_710_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_710_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_478_1\(2),
      O => tmp_132_fu_7749_p9(2)
    );
\tmp_147_reg_10233[3]_i_890\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_478\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_550\,
      I2 => \tmp_147_reg_10233_reg[3]_i_478_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_550_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_550_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_478_1\(6),
      O => tmp_132_fu_7749_p9(6)
    );
\tmp_147_reg_10233[3]_i_938\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_478\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_550\,
      I2 => \tmp_147_reg_10233_reg[3]_i_478_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_550_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_550_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_478_1\(7),
      O => tmp_132_fu_7749_p9(7)
    );
\tmp_147_reg_10233[3]_i_970\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_478\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_550\,
      I2 => \tmp_147_reg_10233_reg[3]_i_478_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_550_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_550_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_478_1\(5),
      O => tmp_132_fu_7749_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_478\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_710\,
      I2 => \tmp_147_reg_10233_reg[3]_i_478_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_710_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_710_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_478_1\(0),
      O => tmp_132_fu_7749_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_159\ is
  port (
    tmp_133_fu_7768_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_479\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_711\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_479_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_711_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_711_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_479_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_567\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_567_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_567_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_551\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_551_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_551_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_159\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_159\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_159\ is
begin
\tmp_147_reg_10233[3]_i_1022\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_479\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_551\,
      I2 => \tmp_147_reg_10233_reg[3]_i_479_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_551_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_551_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_479_1\(4),
      O => tmp_133_fu_7768_p9(4)
    );
\tmp_147_reg_10233[3]_i_1054\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_479\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_567\,
      I2 => \tmp_147_reg_10233_reg[3]_i_479_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_567_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_567_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_479_1\(3),
      O => tmp_133_fu_7768_p9(3)
    );
\tmp_147_reg_10233[3]_i_1185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_479\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_711\,
      I2 => \tmp_147_reg_10233_reg[3]_i_479_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_711_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_711_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_479_1\(1),
      O => tmp_133_fu_7768_p9(1)
    );
\tmp_147_reg_10233[3]_i_1217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_479\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_711\,
      I2 => \tmp_147_reg_10233_reg[3]_i_479_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_711_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_711_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_479_1\(2),
      O => tmp_133_fu_7768_p9(2)
    );
\tmp_147_reg_10233[3]_i_891\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_479\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_567\,
      I2 => \tmp_147_reg_10233_reg[3]_i_479_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_567_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_567_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_479_1\(6),
      O => tmp_133_fu_7768_p9(6)
    );
\tmp_147_reg_10233[3]_i_939\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_479\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_567\,
      I2 => \tmp_147_reg_10233_reg[3]_i_479_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_567_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_567_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_479_1\(7),
      O => tmp_133_fu_7768_p9(7)
    );
\tmp_147_reg_10233[3]_i_971\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_479\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_567\,
      I2 => \tmp_147_reg_10233_reg[3]_i_479_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_567_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_567_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_479_1\(5),
      O => tmp_133_fu_7768_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_479\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_711\,
      I2 => \tmp_147_reg_10233_reg[3]_i_479_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_711_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_711_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_479_1\(0),
      O => tmp_133_fu_7768_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_160\ is
  port (
    tmp_134_fu_7787_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_479\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_711\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_479_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_711_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_711_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_479_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_567\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_567_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_567_1\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_551\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_551_0\ : in STD_LOGIC;
    \tmp_147_reg_10233_reg[3]_i_551_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_160\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_160\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_160\ is
begin
\tmp_147_reg_10233[3]_i_1023\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_479\(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_551\,
      I2 => \tmp_147_reg_10233_reg[3]_i_479_0\(4),
      I3 => \tmp_147_reg_10233_reg[3]_i_551_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_551_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_479_1\(4),
      O => tmp_134_fu_7787_p9(4)
    );
\tmp_147_reg_10233[3]_i_1055\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_479\(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_567\,
      I2 => \tmp_147_reg_10233_reg[3]_i_479_0\(3),
      I3 => \tmp_147_reg_10233_reg[3]_i_567_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_567_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_479_1\(3),
      O => tmp_134_fu_7787_p9(3)
    );
\tmp_147_reg_10233[3]_i_1186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_479\(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_711\,
      I2 => \tmp_147_reg_10233_reg[3]_i_479_0\(1),
      I3 => \tmp_147_reg_10233_reg[3]_i_711_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_711_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_479_1\(1),
      O => tmp_134_fu_7787_p9(1)
    );
\tmp_147_reg_10233[3]_i_1218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_479\(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_711\,
      I2 => \tmp_147_reg_10233_reg[3]_i_479_0\(2),
      I3 => \tmp_147_reg_10233_reg[3]_i_711_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_711_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_479_1\(2),
      O => tmp_134_fu_7787_p9(2)
    );
\tmp_147_reg_10233[3]_i_892\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_479\(6),
      I1 => \tmp_147_reg_10233_reg[3]_i_567\,
      I2 => \tmp_147_reg_10233_reg[3]_i_479_0\(6),
      I3 => \tmp_147_reg_10233_reg[3]_i_567_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_567_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_479_1\(6),
      O => tmp_134_fu_7787_p9(6)
    );
\tmp_147_reg_10233[3]_i_940\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_479\(7),
      I1 => \tmp_147_reg_10233_reg[3]_i_567\,
      I2 => \tmp_147_reg_10233_reg[3]_i_479_0\(7),
      I3 => \tmp_147_reg_10233_reg[3]_i_567_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_567_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_479_1\(7),
      O => tmp_134_fu_7787_p9(7)
    );
\tmp_147_reg_10233[3]_i_972\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_479\(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_567\,
      I2 => \tmp_147_reg_10233_reg[3]_i_479_0\(5),
      I3 => \tmp_147_reg_10233_reg[3]_i_567_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_567_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_479_1\(5),
      O => tmp_134_fu_7787_p9(5)
    );
\trunc_ln50_reg_10238[7]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_479\(0),
      I1 => \tmp_147_reg_10233_reg[3]_i_711\,
      I2 => \tmp_147_reg_10233_reg[3]_i_479_0\(0),
      I3 => \tmp_147_reg_10233_reg[3]_i_711_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_711_1\,
      I5 => \tmp_147_reg_10233_reg[3]_i_479_1\(0),
      O => tmp_134_fu_7787_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_8ns_3ns_2_12_1_divider is
  port (
    \loop[6].remd_tmp_reg[7][6]_0\ : out STD_LOGIC;
    \loop[6].dividend_tmp_reg[7][7]__0_0\ : out STD_LOGIC;
    select_ln40_2_reg_8125_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_8ns_3ns_2_12_1_divider;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_8ns_3ns_2_12_1_divider is
  signal \cal_tmp[6]__21\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \loop[0].dividend_tmp_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \loop[0].dividend_tmp_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \loop[0].remd_tmp_reg[1]_6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \loop[1].dividend_tmp_reg[2][6]_srl2_n_0\ : STD_LOGIC;
  signal \loop[1].dividend_tmp_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \loop[1].remd_tmp[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \loop[2].dividend_tmp_reg[3][6]_srl3_n_0\ : STD_LOGIC;
  signal \loop[2].dividend_tmp_reg[3][7]__0_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp_reg[3]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \loop[3].dividend_tmp_reg[4][6]_srl4_n_0\ : STD_LOGIC;
  signal \loop[3].dividend_tmp_reg[4][7]__0_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][0]_i_1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][3]_i_1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg[4]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \loop[4].dividend_tmp_reg[5][6]_srl5_n_0\ : STD_LOGIC;
  signal \loop[4].dividend_tmp_reg[5][7]__0_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][0]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][2]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][3]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg[5]_3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \loop[5].dividend_tmp_reg[6][6]_srl6_n_0\ : STD_LOGIC;
  signal \loop[5].dividend_tmp_reg[6][7]__0_n_0\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][0]_i_1_n_0\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][2]_i_1_n_0\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][3]_i_1_n_0\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][4]_i_1_n_0\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][5]_i_1_n_0\ : STD_LOGIC;
  signal \loop[5].remd_tmp_reg[6]_4\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \loop[6].dividend_tmp_reg[7][7]__0_n_0\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][0]_i_1_n_0\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][2]_i_1_n_0\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][3]_i_1_n_0\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][4]_i_1_n_0\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][4]_i_3_n_0\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][5]_i_1_n_0\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][6]_i_1_n_0\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][6]_i_2_n_0\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg[7]_5\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \remd_reg[1]_srl2_i_2_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \loop[1].dividend_tmp_reg[2][6]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/sobel_hls_urem_8ns_3ns_2_12_1_divider_u/loop[1].dividend_tmp_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \loop[1].dividend_tmp_reg[2][6]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/sobel_hls_urem_8ns_3ns_2_12_1_divider_u/loop[1].dividend_tmp_reg[2][6]_srl2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \loop[1].remd_tmp[2][0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \loop[1].remd_tmp[2][1]_i_1\ : label is "soft_lutpair87";
  attribute srl_bus_name of \loop[2].dividend_tmp_reg[3][6]_srl3\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/sobel_hls_urem_8ns_3ns_2_12_1_divider_u/loop[2].dividend_tmp_reg[3] ";
  attribute srl_name of \loop[2].dividend_tmp_reg[3][6]_srl3\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/sobel_hls_urem_8ns_3ns_2_12_1_divider_u/loop[2].dividend_tmp_reg[3][6]_srl3 ";
  attribute SOFT_HLUTNM of \loop[2].remd_tmp[3][0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \loop[2].remd_tmp[3][1]_i_1\ : label is "soft_lutpair86";
  attribute srl_bus_name of \loop[3].dividend_tmp_reg[4][6]_srl4\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/sobel_hls_urem_8ns_3ns_2_12_1_divider_u/loop[3].dividend_tmp_reg[4] ";
  attribute srl_name of \loop[3].dividend_tmp_reg[4][6]_srl4\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/sobel_hls_urem_8ns_3ns_2_12_1_divider_u/loop[3].dividend_tmp_reg[4][6]_srl4 ";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][0]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][1]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][3]_i_1\ : label is "soft_lutpair85";
  attribute srl_bus_name of \loop[4].dividend_tmp_reg[5][6]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/sobel_hls_urem_8ns_3ns_2_12_1_divider_u/loop[4].dividend_tmp_reg[5] ";
  attribute srl_name of \loop[4].dividend_tmp_reg[5][6]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/sobel_hls_urem_8ns_3ns_2_12_1_divider_u/loop[4].dividend_tmp_reg[5][6]_srl5 ";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][1]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][4]_i_1\ : label is "soft_lutpair81";
  attribute srl_bus_name of \loop[5].dividend_tmp_reg[6][6]_srl6\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/sobel_hls_urem_8ns_3ns_2_12_1_divider_u/loop[5].dividend_tmp_reg[6] ";
  attribute srl_name of \loop[5].dividend_tmp_reg[6][6]_srl6\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/sobel_hls_urem_8ns_3ns_2_12_1_divider_u/loop[5].dividend_tmp_reg[6][6]_srl6 ";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][1]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][3]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][4]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][4]_i_3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][6]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \remd_reg[0]_srl2_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \remd_reg[1]_srl2_i_1\ : label is "soft_lutpair78";
begin
\loop[0].dividend_tmp_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter1_reg(5),
      Q => \loop[0].dividend_tmp_reg_n_0_[1][6]\,
      R => '0'
    );
\loop[0].dividend_tmp_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter1_reg(6),
      Q => \loop[0].dividend_tmp_reg_n_0_[1][7]\,
      R => '0'
    );
\loop[0].remd_tmp_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter1_reg(7),
      Q => \loop[0].remd_tmp_reg[1]_6\(0),
      R => '0'
    );
\loop[1].dividend_tmp_reg[2][6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_2_reg_8125_pp0_iter1_reg(4),
      Q => \loop[1].dividend_tmp_reg[2][6]_srl2_n_0\
    );
\loop[1].dividend_tmp_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[0].dividend_tmp_reg_n_0_[1][6]\,
      Q => \loop[1].dividend_tmp_reg_n_0_[2][7]\,
      R => '0'
    );
\loop[1].remd_tmp[2][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \loop[0].remd_tmp_reg[1]_6\(0),
      I1 => \loop[0].dividend_tmp_reg_n_0_[1][7]\,
      O => \loop[1].remd_tmp[2][0]_i_1_n_0\
    );
\loop[1].remd_tmp[2][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[0].remd_tmp_reg[1]_6\(0),
      I1 => \loop[0].dividend_tmp_reg_n_0_[1][7]\,
      O => \loop[1].remd_tmp[2][1]_i_1_n_0\
    );
\loop[1].remd_tmp_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[1].remd_tmp[2][0]_i_1_n_0\,
      Q => \loop[1].remd_tmp_reg[2]_0\(0),
      R => '0'
    );
\loop[1].remd_tmp_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[1].remd_tmp[2][1]_i_1_n_0\,
      Q => \loop[1].remd_tmp_reg[2]_0\(1),
      R => '0'
    );
\loop[2].dividend_tmp_reg[3][6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_2_reg_8125_pp0_iter1_reg(3),
      Q => \loop[2].dividend_tmp_reg[3][6]_srl3_n_0\
    );
\loop[2].dividend_tmp_reg[3][7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[1].dividend_tmp_reg[2][6]_srl2_n_0\,
      Q => \loop[2].dividend_tmp_reg[3][7]__0_n_0\,
      R => '0'
    );
\loop[2].remd_tmp[3][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1C"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg[2]_0\(0),
      I1 => \loop[1].remd_tmp_reg[2]_0\(1),
      I2 => \loop[1].dividend_tmp_reg_n_0_[2][7]\,
      O => \loop[2].remd_tmp[3][0]_i_1_n_0\
    );
\loop[2].remd_tmp[3][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg[2]_0\(1),
      I1 => \loop[1].remd_tmp_reg[2]_0\(0),
      I2 => \loop[1].dividend_tmp_reg_n_0_[2][7]\,
      O => \loop[2].remd_tmp[3][1]_i_1_n_0\
    );
\loop[2].remd_tmp[3][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg[2]_0\(1),
      I1 => \loop[1].remd_tmp_reg[2]_0\(0),
      I2 => \loop[1].dividend_tmp_reg_n_0_[2][7]\,
      O => \loop[2].remd_tmp[3][2]_i_1_n_0\
    );
\loop[2].remd_tmp_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[2].remd_tmp[3][0]_i_1_n_0\,
      Q => \loop[2].remd_tmp_reg[3]_1\(0),
      R => '0'
    );
\loop[2].remd_tmp_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[2].remd_tmp[3][1]_i_1_n_0\,
      Q => \loop[2].remd_tmp_reg[3]_1\(1),
      R => '0'
    );
\loop[2].remd_tmp_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[2].remd_tmp[3][2]_i_1_n_0\,
      Q => \loop[2].remd_tmp_reg[3]_1\(2),
      R => '0'
    );
\loop[3].dividend_tmp_reg[4][6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_2_reg_8125_pp0_iter1_reg(2),
      Q => \loop[3].dividend_tmp_reg[4][6]_srl4_n_0\
    );
\loop[3].dividend_tmp_reg[4][7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[2].dividend_tmp_reg[3][6]_srl3_n_0\,
      Q => \loop[3].dividend_tmp_reg[4][7]__0_n_0\,
      R => '0'
    );
\loop[3].remd_tmp[4][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01EE"
    )
        port map (
      I0 => \loop[2].remd_tmp_reg[3]_1\(2),
      I1 => \loop[2].remd_tmp_reg[3]_1\(1),
      I2 => \loop[2].remd_tmp_reg[3]_1\(0),
      I3 => \loop[2].dividend_tmp_reg[3][7]__0_n_0\,
      O => \loop[3].remd_tmp[4][0]_i_1_n_0\
    );
\loop[3].remd_tmp[4][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6664"
    )
        port map (
      I0 => \loop[2].dividend_tmp_reg[3][7]__0_n_0\,
      I1 => \loop[2].remd_tmp_reg[3]_1\(0),
      I2 => \loop[2].remd_tmp_reg[3]_1\(1),
      I3 => \loop[2].remd_tmp_reg[3]_1\(2),
      O => \loop[3].remd_tmp[4][1]_i_1_n_0\
    );
\loop[3].remd_tmp[4][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8780"
    )
        port map (
      I0 => \loop[2].dividend_tmp_reg[3][7]__0_n_0\,
      I1 => \loop[2].remd_tmp_reg[3]_1\(0),
      I2 => \loop[2].remd_tmp_reg[3]_1\(1),
      I3 => \loop[2].remd_tmp_reg[3]_1\(2),
      O => \loop[3].remd_tmp[4][2]_i_1_n_0\
    );
\loop[3].remd_tmp[4][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \loop[2].dividend_tmp_reg[3][7]__0_n_0\,
      I1 => \loop[2].remd_tmp_reg[3]_1\(0),
      I2 => \loop[2].remd_tmp_reg[3]_1\(1),
      I3 => \loop[2].remd_tmp_reg[3]_1\(2),
      O => \loop[3].remd_tmp[4][3]_i_1_n_0\
    );
\loop[3].remd_tmp_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[3].remd_tmp[4][0]_i_1_n_0\,
      Q => \loop[3].remd_tmp_reg[4]_2\(0),
      R => '0'
    );
\loop[3].remd_tmp_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[3].remd_tmp[4][1]_i_1_n_0\,
      Q => \loop[3].remd_tmp_reg[4]_2\(1),
      R => '0'
    );
\loop[3].remd_tmp_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[3].remd_tmp[4][2]_i_1_n_0\,
      Q => \loop[3].remd_tmp_reg[4]_2\(2),
      R => '0'
    );
\loop[3].remd_tmp_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[3].remd_tmp[4][3]_i_1_n_0\,
      Q => \loop[3].remd_tmp_reg[4]_2\(3),
      R => '0'
    );
\loop[4].dividend_tmp_reg[5][6]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_2_reg_8125_pp0_iter1_reg(1),
      Q => \loop[4].dividend_tmp_reg[5][6]_srl5_n_0\
    );
\loop[4].dividend_tmp_reg[5][7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[3].dividend_tmp_reg[4][6]_srl4_n_0\,
      Q => \loop[4].dividend_tmp_reg[5][7]__0_n_0\,
      R => '0'
    );
\loop[4].remd_tmp[5][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFA"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_2\(3),
      I1 => \loop[3].remd_tmp_reg[4]_2\(0),
      I2 => \loop[3].remd_tmp_reg[4]_2\(1),
      I3 => \loop[3].remd_tmp_reg[4]_2\(2),
      I4 => \loop[3].dividend_tmp_reg[4][7]__0_n_0\,
      O => \loop[4].remd_tmp[5][0]_i_1_n_0\
    );
\loop[4].remd_tmp[5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF00EF0"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_2\(2),
      I1 => \loop[3].remd_tmp_reg[4]_2\(1),
      I2 => \loop[3].remd_tmp_reg[4]_2\(0),
      I3 => \loop[3].dividend_tmp_reg[4][7]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg[4]_2\(3),
      O => \loop[4].remd_tmp[5][1]_i_1_n_0\
    );
\loop[4].remd_tmp[5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C333C222"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_2\(2),
      I1 => \loop[3].remd_tmp_reg[4]_2\(1),
      I2 => \loop[3].remd_tmp_reg[4]_2\(0),
      I3 => \loop[3].dividend_tmp_reg[4][7]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg[4]_2\(3),
      O => \loop[4].remd_tmp[5][2]_i_1_n_0\
    );
\loop[4].remd_tmp[5][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A999A888"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_2\(2),
      I1 => \loop[3].remd_tmp_reg[4]_2\(1),
      I2 => \loop[3].remd_tmp_reg[4]_2\(0),
      I3 => \loop[3].dividend_tmp_reg[4][7]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg[4]_2\(3),
      O => \loop[4].remd_tmp[5][3]_i_1_n_0\
    );
\loop[4].remd_tmp[5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0000"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_2\(2),
      I1 => \loop[3].remd_tmp_reg[4]_2\(1),
      I2 => \loop[3].remd_tmp_reg[4]_2\(0),
      I3 => \loop[3].dividend_tmp_reg[4][7]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg[4]_2\(3),
      O => \loop[4].remd_tmp[5][4]_i_1_n_0\
    );
\loop[4].remd_tmp_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[4].remd_tmp[5][0]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg[5]_3\(0),
      R => '0'
    );
\loop[4].remd_tmp_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[4].remd_tmp[5][1]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg[5]_3\(1),
      R => '0'
    );
\loop[4].remd_tmp_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[4].remd_tmp[5][2]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg[5]_3\(2),
      R => '0'
    );
\loop[4].remd_tmp_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[4].remd_tmp[5][3]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg[5]_3\(3),
      R => '0'
    );
\loop[4].remd_tmp_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[4].remd_tmp[5][4]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg[5]_3\(4),
      R => '0'
    );
\loop[5].dividend_tmp_reg[6][6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_2_reg_8125_pp0_iter1_reg(0),
      Q => \loop[5].dividend_tmp_reg[6][6]_srl6_n_0\
    );
\loop[5].dividend_tmp_reg[6][7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[4].dividend_tmp_reg[5][6]_srl5_n_0\,
      Q => \loop[5].dividend_tmp_reg[6][7]__0_n_0\,
      R => '0'
    );
\loop[5].remd_tmp[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFEFE"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]_3\(4),
      I1 => \loop[4].remd_tmp_reg[5]_3\(2),
      I2 => \loop[4].remd_tmp_reg[5]_3\(1),
      I3 => \loop[4].remd_tmp_reg[5]_3\(0),
      I4 => \loop[4].remd_tmp_reg[5]_3\(3),
      I5 => \loop[4].dividend_tmp_reg[5][7]__0_n_0\,
      O => \loop[5].remd_tmp[6][0]_i_1_n_0\
    );
\loop[5].remd_tmp[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C3C3C3C3C3C38"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]_3\(3),
      I1 => \loop[4].dividend_tmp_reg[5][7]__0_n_0\,
      I2 => \loop[4].remd_tmp_reg[5]_3\(0),
      I3 => \loop[4].remd_tmp_reg[5]_3\(1),
      I4 => \loop[4].remd_tmp_reg[5]_3\(2),
      I5 => \loop[4].remd_tmp_reg[5]_3\(4),
      O => \loop[5].remd_tmp[6][1]_i_1_n_0\
    );
\loop[5].remd_tmp[6][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C03FC03FC03FC02A"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]_3\(3),
      I1 => \loop[4].dividend_tmp_reg[5][7]__0_n_0\,
      I2 => \loop[4].remd_tmp_reg[5]_3\(0),
      I3 => \loop[4].remd_tmp_reg[5]_3\(1),
      I4 => \loop[4].remd_tmp_reg[5]_3\(2),
      I5 => \loop[4].remd_tmp_reg[5]_3\(4),
      O => \loop[5].remd_tmp[6][2]_i_1_n_0\
    );
\loop[5].remd_tmp[6][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0003FFFC0002A"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]_3\(3),
      I1 => \loop[4].dividend_tmp_reg[5][7]__0_n_0\,
      I2 => \loop[4].remd_tmp_reg[5]_3\(0),
      I3 => \loop[4].remd_tmp_reg[5]_3\(1),
      I4 => \loop[4].remd_tmp_reg[5]_3\(2),
      I5 => \loop[4].remd_tmp_reg[5]_3\(4),
      O => \loop[5].remd_tmp[6][3]_i_1_n_0\
    );
\loop[5].remd_tmp[6][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA95AAAAAA80"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]_3\(3),
      I1 => \loop[4].dividend_tmp_reg[5][7]__0_n_0\,
      I2 => \loop[4].remd_tmp_reg[5]_3\(0),
      I3 => \loop[4].remd_tmp_reg[5]_3\(1),
      I4 => \loop[4].remd_tmp_reg[5]_3\(2),
      I5 => \loop[4].remd_tmp_reg[5]_3\(4),
      O => \loop[5].remd_tmp[6][4]_i_1_n_0\
    );
\loop[5].remd_tmp[6][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEA00000000"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]_3\(3),
      I1 => \loop[4].dividend_tmp_reg[5][7]__0_n_0\,
      I2 => \loop[4].remd_tmp_reg[5]_3\(0),
      I3 => \loop[4].remd_tmp_reg[5]_3\(1),
      I4 => \loop[4].remd_tmp_reg[5]_3\(2),
      I5 => \loop[4].remd_tmp_reg[5]_3\(4),
      O => \loop[5].remd_tmp[6][5]_i_1_n_0\
    );
\loop[5].remd_tmp_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[5].remd_tmp[6][0]_i_1_n_0\,
      Q => \loop[5].remd_tmp_reg[6]_4\(0),
      R => '0'
    );
\loop[5].remd_tmp_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[5].remd_tmp[6][1]_i_1_n_0\,
      Q => \loop[5].remd_tmp_reg[6]_4\(1),
      R => '0'
    );
\loop[5].remd_tmp_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[5].remd_tmp[6][2]_i_1_n_0\,
      Q => \loop[5].remd_tmp_reg[6]_4\(2),
      R => '0'
    );
\loop[5].remd_tmp_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[5].remd_tmp[6][3]_i_1_n_0\,
      Q => \loop[5].remd_tmp_reg[6]_4\(3),
      R => '0'
    );
\loop[5].remd_tmp_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[5].remd_tmp[6][4]_i_1_n_0\,
      Q => \loop[5].remd_tmp_reg[6]_4\(4),
      R => '0'
    );
\loop[5].remd_tmp_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[5].remd_tmp[6][5]_i_1_n_0\,
      Q => \loop[5].remd_tmp_reg[6]_4\(5),
      R => '0'
    );
\loop[6].dividend_tmp_reg[7][7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[5].dividend_tmp_reg[6][6]_srl6_n_0\,
      Q => \loop[6].dividend_tmp_reg[7][7]__0_n_0\,
      R => '0'
    );
\loop[6].remd_tmp[7][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cal_tmp[6]__21\(8),
      I1 => \loop[5].dividend_tmp_reg[6][7]__0_n_0\,
      O => \loop[6].remd_tmp[7][0]_i_1_n_0\
    );
\loop[6].remd_tmp[7][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \loop[5].dividend_tmp_reg[6][7]__0_n_0\,
      I1 => \cal_tmp[6]__21\(8),
      I2 => \loop[5].remd_tmp_reg[6]_4\(0),
      O => \loop[6].remd_tmp[7][1]_i_1_n_0\
    );
\loop[6].remd_tmp[7][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A999"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_4\(1),
      I1 => \cal_tmp[6]__21\(8),
      I2 => \loop[5].dividend_tmp_reg[6][7]__0_n_0\,
      I3 => \loop[5].remd_tmp_reg[6]_4\(0),
      O => \loop[6].remd_tmp[7][2]_i_1_n_0\
    );
\loop[6].remd_tmp[7][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0111"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_4\(1),
      I1 => \cal_tmp[6]__21\(8),
      I2 => \loop[5].dividend_tmp_reg[6][7]__0_n_0\,
      I3 => \loop[5].remd_tmp_reg[6]_4\(0),
      I4 => \loop[5].remd_tmp_reg[6]_4\(2),
      O => \loop[6].remd_tmp[7][3]_i_1_n_0\
    );
\loop[6].remd_tmp[7][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA999"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_4\(3),
      I1 => \cal_tmp[6]__21\(8),
      I2 => \loop[5].remd_tmp_reg[6]_4\(0),
      I3 => \loop[5].dividend_tmp_reg[6][7]__0_n_0\,
      I4 => \loop[5].remd_tmp_reg[6]_4\(2),
      I5 => \loop[5].remd_tmp_reg[6]_4\(1),
      O => \loop[6].remd_tmp[7][4]_i_1_n_0\
    );
\loop[6].remd_tmp[7][4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_4\(3),
      I1 => \loop[5].remd_tmp_reg[6]_4\(4),
      I2 => \loop[5].remd_tmp_reg[6]_4\(5),
      I3 => \loop[6].remd_tmp[7][4]_i_3_n_0\,
      O => \cal_tmp[6]__21\(8)
    );
\loop[6].remd_tmp[7][4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_4\(1),
      I1 => \loop[5].remd_tmp_reg[6]_4\(2),
      I2 => \loop[5].dividend_tmp_reg[6][7]__0_n_0\,
      I3 => \loop[5].remd_tmp_reg[6]_4\(0),
      O => \loop[6].remd_tmp[7][4]_i_3_n_0\
    );
\loop[6].remd_tmp[7][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_4\(4),
      I1 => \loop[6].remd_tmp[7][6]_i_2_n_0\,
      O => \loop[6].remd_tmp[7][5]_i_1_n_0\
    );
\loop[6].remd_tmp[7][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_4\(4),
      I1 => \loop[6].remd_tmp[7][6]_i_2_n_0\,
      I2 => \loop[5].remd_tmp_reg[6]_4\(5),
      O => \loop[6].remd_tmp[7][6]_i_1_n_0\
    );
\loop[6].remd_tmp[7][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_4\(1),
      I1 => \loop[5].remd_tmp_reg[6]_4\(2),
      I2 => \loop[5].dividend_tmp_reg[6][7]__0_n_0\,
      I3 => \loop[5].remd_tmp_reg[6]_4\(0),
      I4 => \cal_tmp[6]__21\(8),
      I5 => \loop[5].remd_tmp_reg[6]_4\(3),
      O => \loop[6].remd_tmp[7][6]_i_2_n_0\
    );
\loop[6].remd_tmp_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[6].remd_tmp[7][0]_i_1_n_0\,
      Q => \loop[6].remd_tmp_reg[7]_5\(0),
      R => '0'
    );
\loop[6].remd_tmp_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[6].remd_tmp[7][1]_i_1_n_0\,
      Q => \loop[6].remd_tmp_reg[7]_5\(1),
      R => '0'
    );
\loop[6].remd_tmp_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[6].remd_tmp[7][2]_i_1_n_0\,
      Q => \loop[6].remd_tmp_reg[7]_5\(2),
      R => '0'
    );
\loop[6].remd_tmp_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[6].remd_tmp[7][3]_i_1_n_0\,
      Q => \loop[6].remd_tmp_reg[7]_5\(3),
      R => '0'
    );
\loop[6].remd_tmp_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[6].remd_tmp[7][4]_i_1_n_0\,
      Q => \loop[6].remd_tmp_reg[7]_5\(4),
      R => '0'
    );
\loop[6].remd_tmp_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[6].remd_tmp[7][5]_i_1_n_0\,
      Q => \loop[6].remd_tmp_reg[7]_5\(5),
      R => '0'
    );
\loop[6].remd_tmp_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[6].remd_tmp[7][6]_i_1_n_0\,
      Q => \loop[6].remd_tmp_reg[7]_5\(6),
      R => '0'
    );
\remd_reg[0]_srl2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg[7]_5\(6),
      I1 => \remd_reg[1]_srl2_i_2_n_0\,
      I2 => \loop[6].remd_tmp_reg[7]_5\(5),
      I3 => \loop[6].dividend_tmp_reg[7][7]__0_n_0\,
      O => \loop[6].remd_tmp_reg[7][6]_0\
    );
\remd_reg[1]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5557AAA8"
    )
        port map (
      I0 => \loop[6].dividend_tmp_reg[7][7]__0_n_0\,
      I1 => \loop[6].remd_tmp_reg[7]_5\(5),
      I2 => \remd_reg[1]_srl2_i_2_n_0\,
      I3 => \loop[6].remd_tmp_reg[7]_5\(6),
      I4 => \loop[6].remd_tmp_reg[7]_5\(0),
      O => \loop[6].dividend_tmp_reg[7][7]__0_0\
    );
\remd_reg[1]_srl2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg[7]_5\(3),
      I1 => \loop[6].dividend_tmp_reg[7][7]__0_n_0\,
      I2 => \loop[6].remd_tmp_reg[7]_5\(0),
      I3 => \loop[6].remd_tmp_reg[7]_5\(1),
      I4 => \loop[6].remd_tmp_reg[7]_5\(2),
      I5 => \loop[6].remd_tmp_reg[7]_5\(4),
      O => \remd_reg[1]_srl2_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_9ns_3ns_2_13_1_divider is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \icmp_ln32_fu_868_p2__15\ : out STD_LOGIC;
    \j_fu_202_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    S_AXIS_TVALID_int_regslice : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    indvar_flatten_fu_210_reg : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \i_fu_206_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \j_fu_202[8]_i_4_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_9ns_3ns_2_13_1_divider;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_9ns_3ns_2_13_1_divider is
  signal \^d\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \cal_tmp[6]__21\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \dividend_tmp_reg[0][7]_srl2_n_0\ : STD_LOGIC;
  signal \dividend_tmp_reg[0][8]_srl2_n_0\ : STD_LOGIC;
  signal \^icmp_ln32_fu_868_p2__15\ : STD_LOGIC;
  signal \j_fu_202[8]_i_6_n_0\ : STD_LOGIC;
  signal \^j_fu_202_reg[0]\ : STD_LOGIC;
  signal \loop[0].dividend_tmp_reg[1][7]_srl3_n_0\ : STD_LOGIC;
  signal \loop[0].dividend_tmp_reg[1][8]__0_n_0\ : STD_LOGIC;
  signal \loop[0].remd_tmp_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \loop[1].dividend_tmp_reg[2][7]_srl4_n_0\ : STD_LOGIC;
  signal \loop[1].dividend_tmp_reg[2][8]__0_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp[2][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp[2][1]_i_2_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp[2][1]_i_4_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp[2][1]_i_5_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp[2][1]_i_6_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp_reg[2]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \loop[2].dividend_tmp_reg[3][7]_srl5_n_0\ : STD_LOGIC;
  signal \loop[2].dividend_tmp_reg[3][8]__0_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp_reg[3]_2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \loop[3].dividend_tmp_reg[4][7]_srl6_n_0\ : STD_LOGIC;
  signal \loop[3].dividend_tmp_reg[4][8]__0_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][3]_i_1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg[4]_3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \loop[4].dividend_tmp_reg[5][7]_srl7_n_0\ : STD_LOGIC;
  signal \loop[4].dividend_tmp_reg[5][8]__0_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][2]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][3]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg[5]_4\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \loop[5].dividend_tmp_reg[6][7]_srl8_n_0\ : STD_LOGIC;
  signal \loop[5].dividend_tmp_reg[6][8]__0_n_0\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][2]_i_1_n_0\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][3]_i_1_n_0\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][4]_i_1_n_0\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][5]_i_1_n_0\ : STD_LOGIC;
  signal \loop[5].remd_tmp_reg[6]_5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \loop[6].dividend_tmp_reg[7][7]_srl9_n_0\ : STD_LOGIC;
  signal \loop[6].dividend_tmp_reg[7][8]__0_n_0\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][4]_i_3__0_n_0\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][6]_i_2__0_n_0\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg[7]_6\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \loop[7].dividend_tmp_reg[8][8]__0_n_0\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][0]_i_1_n_0\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][1]_i_2_n_0\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][2]_i_1_n_0\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][2]_i_2_n_0\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][3]_i_1_n_0\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][4]_i_1_n_0\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][5]_i_1_n_0\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][6]_i_1_n_0\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][7]_i_1_n_0\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][7]_i_2_n_0\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg[8]_7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \loop[8].remd_tmp[9][0]_i_1_n_0\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][1]_i_2_n_0\ : STD_LOGIC;
  signal tmp_136_cast_reg_1075_reg_i_10_n_0 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \dividend_tmp_reg[0][7]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/dividend_tmp_reg[0] ";
  attribute srl_name : string;
  attribute srl_name of \dividend_tmp_reg[0][7]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/dividend_tmp_reg[0][7]_srl2 ";
  attribute srl_bus_name of \dividend_tmp_reg[0][8]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/dividend_tmp_reg[0] ";
  attribute srl_name of \dividend_tmp_reg[0][8]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/dividend_tmp_reg[0][8]_srl2 ";
  attribute srl_bus_name of \loop[0].dividend_tmp_reg[1][7]_srl3\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[0].dividend_tmp_reg[1] ";
  attribute srl_name of \loop[0].dividend_tmp_reg[1][7]_srl3\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[0].dividend_tmp_reg[1][7]_srl3 ";
  attribute srl_bus_name of \loop[1].dividend_tmp_reg[2][7]_srl4\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[1].dividend_tmp_reg[2] ";
  attribute srl_name of \loop[1].dividend_tmp_reg[2][7]_srl4\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[1].dividend_tmp_reg[2][7]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \loop[1].remd_tmp[2][0]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \loop[1].remd_tmp[2][1]_i_2\ : label is "soft_lutpair15";
  attribute srl_bus_name of \loop[2].dividend_tmp_reg[3][7]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[2].dividend_tmp_reg[3] ";
  attribute srl_name of \loop[2].dividend_tmp_reg[3][7]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[2].dividend_tmp_reg[3][7]_srl5 ";
  attribute SOFT_HLUTNM of \loop[2].remd_tmp[3][0]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \loop[2].remd_tmp[3][1]_i_1\ : label is "soft_lutpair14";
  attribute srl_bus_name of \loop[3].dividend_tmp_reg[4][7]_srl6\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[3].dividend_tmp_reg[4] ";
  attribute srl_name of \loop[3].dividend_tmp_reg[4][7]_srl6\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[3].dividend_tmp_reg[4][7]_srl6 ";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][0]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][3]_i_1\ : label is "soft_lutpair10";
  attribute srl_bus_name of \loop[4].dividend_tmp_reg[5][7]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[4].dividend_tmp_reg[5] ";
  attribute srl_name of \loop[4].dividend_tmp_reg[5][7]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[4].dividend_tmp_reg[5][7]_srl7 ";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][0]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][4]_i_1\ : label is "soft_lutpair6";
  attribute srl_bus_name of \loop[5].dividend_tmp_reg[6][7]_srl8\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[5].dividend_tmp_reg[6] ";
  attribute srl_name of \loop[5].dividend_tmp_reg[6][7]_srl8\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[5].dividend_tmp_reg[6][7]_srl8 ";
  attribute srl_bus_name of \loop[6].dividend_tmp_reg[7][7]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[6].dividend_tmp_reg[7] ";
  attribute srl_name of \loop[6].dividend_tmp_reg[7][7]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[6].dividend_tmp_reg[7][7]_srl9 ";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][1]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][2]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][3]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][4]_i_2__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][4]_i_3__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][6]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of tmp_136_cast_reg_1075_reg_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of tmp_136_cast_reg_1075_reg_i_2 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of tmp_136_cast_reg_1075_reg_i_3 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of tmp_136_cast_reg_1075_reg_i_4 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of tmp_136_cast_reg_1075_reg_i_6 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of tmp_136_cast_reg_1075_reg_i_7 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of tmp_136_cast_reg_1075_reg_i_8 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of tmp_136_cast_reg_1075_reg_i_9 : label is "soft_lutpair12";
begin
  D(8 downto 0) <= \^d\(8 downto 0);
  E(0) <= \^e\(0);
  \icmp_ln32_fu_868_p2__15\ <= \^icmp_ln32_fu_868_p2__15\;
  \j_fu_202_reg[0]\ <= \^j_fu_202_reg[0]\;
\dividend_tmp_reg[0][7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => \^d\(7),
      Q => \dividend_tmp_reg[0][7]_srl2_n_0\
    );
\dividend_tmp_reg[0][8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => \^d\(8),
      Q => \dividend_tmp_reg[0][8]_srl2_n_0\
    );
\j_fu_202[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \j_fu_202[8]_i_6_n_0\,
      I1 => \j_fu_202[8]_i_4_0\(0),
      I2 => \j_fu_202[8]_i_4_0\(1),
      I3 => \j_fu_202[8]_i_4_0\(2),
      O => \^j_fu_202_reg[0]\
    );
\j_fu_202[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \j_fu_202[8]_i_4_0\(3),
      I1 => \j_fu_202[8]_i_4_0\(4),
      I2 => \j_fu_202[8]_i_4_0\(5),
      I3 => \j_fu_202[8]_i_4_0\(6),
      I4 => \j_fu_202[8]_i_4_0\(7),
      I5 => \j_fu_202[8]_i_4_0\(8),
      O => \j_fu_202[8]_i_6_n_0\
    );
\loop[0].dividend_tmp_reg[1][7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => \^d\(6),
      Q => \loop[0].dividend_tmp_reg[1][7]_srl3_n_0\
    );
\loop[0].dividend_tmp_reg[1][8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \dividend_tmp_reg[0][7]_srl2_n_0\,
      Q => \loop[0].dividend_tmp_reg[1][8]__0_n_0\,
      R => '0'
    );
\loop[0].remd_tmp_reg[1][0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \dividend_tmp_reg[0][8]_srl2_n_0\,
      Q => \loop[0].remd_tmp_reg[1]_0\(0),
      R => '0'
    );
\loop[1].dividend_tmp_reg[2][7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => \^d\(5),
      Q => \loop[1].dividend_tmp_reg[2][7]_srl4_n_0\
    );
\loop[1].dividend_tmp_reg[2][8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[0].dividend_tmp_reg[1][7]_srl3_n_0\,
      Q => \loop[1].dividend_tmp_reg[2][8]__0_n_0\,
      R => '0'
    );
\loop[1].remd_tmp[2][0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \loop[0].remd_tmp_reg[1]_0\(0),
      I1 => \loop[0].dividend_tmp_reg[1][8]__0_n_0\,
      O => \loop[1].remd_tmp[2][0]_i_1__0_n_0\
    );
\loop[1].remd_tmp[2][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^icmp_ln32_fu_868_p2__15\,
      I1 => S_AXIS_TVALID_int_regslice,
      I2 => ap_enable_reg_pp0_iter1,
      O => \^e\(0)
    );
\loop[1].remd_tmp[2][1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[0].remd_tmp_reg[1]_0\(0),
      I1 => \loop[0].dividend_tmp_reg[1][8]__0_n_0\,
      O => \loop[1].remd_tmp[2][1]_i_2_n_0\
    );
\loop[1].remd_tmp[2][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => indvar_flatten_fu_210_reg(2),
      I1 => indvar_flatten_fu_210_reg(1),
      I2 => indvar_flatten_fu_210_reg(0),
      I3 => \loop[1].remd_tmp[2][1]_i_4_n_0\,
      I4 => \loop[1].remd_tmp[2][1]_i_5_n_0\,
      I5 => \loop[1].remd_tmp[2][1]_i_6_n_0\,
      O => \^icmp_ln32_fu_868_p2__15\
    );
\loop[1].remd_tmp[2][1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => indvar_flatten_fu_210_reg(6),
      I1 => indvar_flatten_fu_210_reg(5),
      I2 => indvar_flatten_fu_210_reg(4),
      I3 => indvar_flatten_fu_210_reg(3),
      O => \loop[1].remd_tmp[2][1]_i_4_n_0\
    );
\loop[1].remd_tmp[2][1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => indvar_flatten_fu_210_reg(10),
      I1 => indvar_flatten_fu_210_reg(9),
      I2 => indvar_flatten_fu_210_reg(8),
      I3 => indvar_flatten_fu_210_reg(7),
      O => \loop[1].remd_tmp[2][1]_i_5_n_0\
    );
\loop[1].remd_tmp[2][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => indvar_flatten_fu_210_reg(11),
      I1 => indvar_flatten_fu_210_reg(12),
      I2 => indvar_flatten_fu_210_reg(13),
      I3 => indvar_flatten_fu_210_reg(14),
      I4 => indvar_flatten_fu_210_reg(15),
      I5 => indvar_flatten_fu_210_reg(16),
      O => \loop[1].remd_tmp[2][1]_i_6_n_0\
    );
\loop[1].remd_tmp_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[1].remd_tmp[2][0]_i_1__0_n_0\,
      Q => \loop[1].remd_tmp_reg[2]_1\(0),
      R => '0'
    );
\loop[1].remd_tmp_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[1].remd_tmp[2][1]_i_2_n_0\,
      Q => \loop[1].remd_tmp_reg[2]_1\(1),
      R => '0'
    );
\loop[2].dividend_tmp_reg[3][7]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => \^d\(4),
      Q => \loop[2].dividend_tmp_reg[3][7]_srl5_n_0\
    );
\loop[2].dividend_tmp_reg[3][8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[1].dividend_tmp_reg[2][7]_srl4_n_0\,
      Q => \loop[2].dividend_tmp_reg[3][8]__0_n_0\,
      R => '0'
    );
\loop[2].remd_tmp[3][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1C"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg[2]_1\(0),
      I1 => \loop[1].remd_tmp_reg[2]_1\(1),
      I2 => \loop[1].dividend_tmp_reg[2][8]__0_n_0\,
      O => \loop[2].remd_tmp[3][0]_i_1__0_n_0\
    );
\loop[2].remd_tmp[3][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg[2]_1\(1),
      I1 => \loop[1].remd_tmp_reg[2]_1\(0),
      I2 => \loop[1].dividend_tmp_reg[2][8]__0_n_0\,
      O => \loop[2].remd_tmp[3][1]_i_1_n_0\
    );
\loop[2].remd_tmp[3][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg[2]_1\(1),
      I1 => \loop[1].remd_tmp_reg[2]_1\(0),
      I2 => \loop[1].dividend_tmp_reg[2][8]__0_n_0\,
      O => \loop[2].remd_tmp[3][2]_i_1_n_0\
    );
\loop[2].remd_tmp_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[2].remd_tmp[3][0]_i_1__0_n_0\,
      Q => \loop[2].remd_tmp_reg[3]_2\(0),
      R => '0'
    );
\loop[2].remd_tmp_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[2].remd_tmp[3][1]_i_1_n_0\,
      Q => \loop[2].remd_tmp_reg[3]_2\(1),
      R => '0'
    );
\loop[2].remd_tmp_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[2].remd_tmp[3][2]_i_1_n_0\,
      Q => \loop[2].remd_tmp_reg[3]_2\(2),
      R => '0'
    );
\loop[3].dividend_tmp_reg[4][7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => \^d\(3),
      Q => \loop[3].dividend_tmp_reg[4][7]_srl6_n_0\
    );
\loop[3].dividend_tmp_reg[4][8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[2].dividend_tmp_reg[3][7]_srl5_n_0\,
      Q => \loop[3].dividend_tmp_reg[4][8]__0_n_0\,
      R => '0'
    );
\loop[3].remd_tmp[4][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01EE"
    )
        port map (
      I0 => \loop[2].remd_tmp_reg[3]_2\(2),
      I1 => \loop[2].remd_tmp_reg[3]_2\(1),
      I2 => \loop[2].remd_tmp_reg[3]_2\(0),
      I3 => \loop[2].dividend_tmp_reg[3][8]__0_n_0\,
      O => \loop[3].remd_tmp[4][0]_i_1__0_n_0\
    );
\loop[3].remd_tmp[4][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6664"
    )
        port map (
      I0 => \loop[2].dividend_tmp_reg[3][8]__0_n_0\,
      I1 => \loop[2].remd_tmp_reg[3]_2\(0),
      I2 => \loop[2].remd_tmp_reg[3]_2\(1),
      I3 => \loop[2].remd_tmp_reg[3]_2\(2),
      O => \loop[3].remd_tmp[4][1]_i_1_n_0\
    );
\loop[3].remd_tmp[4][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8780"
    )
        port map (
      I0 => \loop[2].dividend_tmp_reg[3][8]__0_n_0\,
      I1 => \loop[2].remd_tmp_reg[3]_2\(0),
      I2 => \loop[2].remd_tmp_reg[3]_2\(1),
      I3 => \loop[2].remd_tmp_reg[3]_2\(2),
      O => \loop[3].remd_tmp[4][2]_i_1_n_0\
    );
\loop[3].remd_tmp[4][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \loop[2].dividend_tmp_reg[3][8]__0_n_0\,
      I1 => \loop[2].remd_tmp_reg[3]_2\(0),
      I2 => \loop[2].remd_tmp_reg[3]_2\(1),
      I3 => \loop[2].remd_tmp_reg[3]_2\(2),
      O => \loop[3].remd_tmp[4][3]_i_1_n_0\
    );
\loop[3].remd_tmp_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[3].remd_tmp[4][0]_i_1__0_n_0\,
      Q => \loop[3].remd_tmp_reg[4]_3\(0),
      R => '0'
    );
\loop[3].remd_tmp_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[3].remd_tmp[4][1]_i_1_n_0\,
      Q => \loop[3].remd_tmp_reg[4]_3\(1),
      R => '0'
    );
\loop[3].remd_tmp_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[3].remd_tmp[4][2]_i_1_n_0\,
      Q => \loop[3].remd_tmp_reg[4]_3\(2),
      R => '0'
    );
\loop[3].remd_tmp_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[3].remd_tmp[4][3]_i_1_n_0\,
      Q => \loop[3].remd_tmp_reg[4]_3\(3),
      R => '0'
    );
\loop[4].dividend_tmp_reg[5][7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => \^d\(2),
      Q => \loop[4].dividend_tmp_reg[5][7]_srl7_n_0\
    );
\loop[4].dividend_tmp_reg[5][8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[3].dividend_tmp_reg[4][7]_srl6_n_0\,
      Q => \loop[4].dividend_tmp_reg[5][8]__0_n_0\,
      R => '0'
    );
\loop[4].remd_tmp[5][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFA"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_3\(3),
      I1 => \loop[3].remd_tmp_reg[4]_3\(0),
      I2 => \loop[3].remd_tmp_reg[4]_3\(1),
      I3 => \loop[3].remd_tmp_reg[4]_3\(2),
      I4 => \loop[3].dividend_tmp_reg[4][8]__0_n_0\,
      O => \loop[4].remd_tmp[5][0]_i_1__0_n_0\
    );
\loop[4].remd_tmp[5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF00EF0"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_3\(2),
      I1 => \loop[3].remd_tmp_reg[4]_3\(1),
      I2 => \loop[3].remd_tmp_reg[4]_3\(0),
      I3 => \loop[3].dividend_tmp_reg[4][8]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg[4]_3\(3),
      O => \loop[4].remd_tmp[5][1]_i_1_n_0\
    );
\loop[4].remd_tmp[5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C333C222"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_3\(2),
      I1 => \loop[3].remd_tmp_reg[4]_3\(1),
      I2 => \loop[3].remd_tmp_reg[4]_3\(0),
      I3 => \loop[3].dividend_tmp_reg[4][8]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg[4]_3\(3),
      O => \loop[4].remd_tmp[5][2]_i_1_n_0\
    );
\loop[4].remd_tmp[5][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A999A888"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_3\(2),
      I1 => \loop[3].remd_tmp_reg[4]_3\(1),
      I2 => \loop[3].remd_tmp_reg[4]_3\(0),
      I3 => \loop[3].dividend_tmp_reg[4][8]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg[4]_3\(3),
      O => \loop[4].remd_tmp[5][3]_i_1_n_0\
    );
\loop[4].remd_tmp[5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0000"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_3\(2),
      I1 => \loop[3].remd_tmp_reg[4]_3\(1),
      I2 => \loop[3].remd_tmp_reg[4]_3\(0),
      I3 => \loop[3].dividend_tmp_reg[4][8]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg[4]_3\(3),
      O => \loop[4].remd_tmp[5][4]_i_1_n_0\
    );
\loop[4].remd_tmp_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[4].remd_tmp[5][0]_i_1__0_n_0\,
      Q => \loop[4].remd_tmp_reg[5]_4\(0),
      R => '0'
    );
\loop[4].remd_tmp_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[4].remd_tmp[5][1]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg[5]_4\(1),
      R => '0'
    );
\loop[4].remd_tmp_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[4].remd_tmp[5][2]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg[5]_4\(2),
      R => '0'
    );
\loop[4].remd_tmp_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[4].remd_tmp[5][3]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg[5]_4\(3),
      R => '0'
    );
\loop[4].remd_tmp_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[4].remd_tmp[5][4]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg[5]_4\(4),
      R => '0'
    );
\loop[5].dividend_tmp_reg[6][7]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => \^d\(1),
      Q => \loop[5].dividend_tmp_reg[6][7]_srl8_n_0\
    );
\loop[5].dividend_tmp_reg[6][8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[4].dividend_tmp_reg[5][7]_srl7_n_0\,
      Q => \loop[5].dividend_tmp_reg[6][8]__0_n_0\,
      R => '0'
    );
\loop[5].remd_tmp[6][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFEFE"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]_4\(4),
      I1 => \loop[4].remd_tmp_reg[5]_4\(2),
      I2 => \loop[4].remd_tmp_reg[5]_4\(1),
      I3 => \loop[4].remd_tmp_reg[5]_4\(0),
      I4 => \loop[4].remd_tmp_reg[5]_4\(3),
      I5 => \loop[4].dividend_tmp_reg[5][8]__0_n_0\,
      O => \loop[5].remd_tmp[6][0]_i_1__0_n_0\
    );
\loop[5].remd_tmp[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C3C3C3C3C3C38"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]_4\(3),
      I1 => \loop[4].dividend_tmp_reg[5][8]__0_n_0\,
      I2 => \loop[4].remd_tmp_reg[5]_4\(0),
      I3 => \loop[4].remd_tmp_reg[5]_4\(1),
      I4 => \loop[4].remd_tmp_reg[5]_4\(2),
      I5 => \loop[4].remd_tmp_reg[5]_4\(4),
      O => \loop[5].remd_tmp[6][1]_i_1_n_0\
    );
\loop[5].remd_tmp[6][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C03FC03FC03FC02A"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]_4\(3),
      I1 => \loop[4].dividend_tmp_reg[5][8]__0_n_0\,
      I2 => \loop[4].remd_tmp_reg[5]_4\(0),
      I3 => \loop[4].remd_tmp_reg[5]_4\(1),
      I4 => \loop[4].remd_tmp_reg[5]_4\(2),
      I5 => \loop[4].remd_tmp_reg[5]_4\(4),
      O => \loop[5].remd_tmp[6][2]_i_1_n_0\
    );
\loop[5].remd_tmp[6][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0003FFFC0002A"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]_4\(3),
      I1 => \loop[4].dividend_tmp_reg[5][8]__0_n_0\,
      I2 => \loop[4].remd_tmp_reg[5]_4\(0),
      I3 => \loop[4].remd_tmp_reg[5]_4\(1),
      I4 => \loop[4].remd_tmp_reg[5]_4\(2),
      I5 => \loop[4].remd_tmp_reg[5]_4\(4),
      O => \loop[5].remd_tmp[6][3]_i_1_n_0\
    );
\loop[5].remd_tmp[6][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA95AAAAAA80"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]_4\(3),
      I1 => \loop[4].dividend_tmp_reg[5][8]__0_n_0\,
      I2 => \loop[4].remd_tmp_reg[5]_4\(0),
      I3 => \loop[4].remd_tmp_reg[5]_4\(1),
      I4 => \loop[4].remd_tmp_reg[5]_4\(2),
      I5 => \loop[4].remd_tmp_reg[5]_4\(4),
      O => \loop[5].remd_tmp[6][4]_i_1_n_0\
    );
\loop[5].remd_tmp[6][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEA00000000"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]_4\(3),
      I1 => \loop[4].dividend_tmp_reg[5][8]__0_n_0\,
      I2 => \loop[4].remd_tmp_reg[5]_4\(0),
      I3 => \loop[4].remd_tmp_reg[5]_4\(1),
      I4 => \loop[4].remd_tmp_reg[5]_4\(2),
      I5 => \loop[4].remd_tmp_reg[5]_4\(4),
      O => \loop[5].remd_tmp[6][5]_i_1_n_0\
    );
\loop[5].remd_tmp_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[5].remd_tmp[6][0]_i_1__0_n_0\,
      Q => \loop[5].remd_tmp_reg[6]_5\(0),
      R => '0'
    );
\loop[5].remd_tmp_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[5].remd_tmp[6][1]_i_1_n_0\,
      Q => \loop[5].remd_tmp_reg[6]_5\(1),
      R => '0'
    );
\loop[5].remd_tmp_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[5].remd_tmp[6][2]_i_1_n_0\,
      Q => \loop[5].remd_tmp_reg[6]_5\(2),
      R => '0'
    );
\loop[5].remd_tmp_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[5].remd_tmp[6][3]_i_1_n_0\,
      Q => \loop[5].remd_tmp_reg[6]_5\(3),
      R => '0'
    );
\loop[5].remd_tmp_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[5].remd_tmp[6][4]_i_1_n_0\,
      Q => \loop[5].remd_tmp_reg[6]_5\(4),
      R => '0'
    );
\loop[5].remd_tmp_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[5].remd_tmp[6][5]_i_1_n_0\,
      Q => \loop[5].remd_tmp_reg[6]_5\(5),
      R => '0'
    );
\loop[6].dividend_tmp_reg[7][7]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^e\(0),
      CLK => ap_clk,
      D => \^d\(0),
      Q => \loop[6].dividend_tmp_reg[7][7]_srl9_n_0\
    );
\loop[6].dividend_tmp_reg[7][8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[5].dividend_tmp_reg[6][7]_srl8_n_0\,
      Q => \loop[6].dividend_tmp_reg[7][8]__0_n_0\,
      R => '0'
    );
\loop[6].remd_tmp[7][0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cal_tmp[6]__21\(9),
      I1 => \loop[5].dividend_tmp_reg[6][8]__0_n_0\,
      O => \loop[6].remd_tmp[7][0]_i_1__0_n_0\
    );
\loop[6].remd_tmp[7][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \loop[5].dividend_tmp_reg[6][8]__0_n_0\,
      I1 => \cal_tmp[6]__21\(9),
      I2 => \loop[5].remd_tmp_reg[6]_5\(0),
      O => \loop[6].remd_tmp[7][1]_i_1__0_n_0\
    );
\loop[6].remd_tmp[7][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A999"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_5\(1),
      I1 => \cal_tmp[6]__21\(9),
      I2 => \loop[5].dividend_tmp_reg[6][8]__0_n_0\,
      I3 => \loop[5].remd_tmp_reg[6]_5\(0),
      O => \loop[6].remd_tmp[7][2]_i_1__0_n_0\
    );
\loop[6].remd_tmp[7][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0111"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_5\(1),
      I1 => \cal_tmp[6]__21\(9),
      I2 => \loop[5].dividend_tmp_reg[6][8]__0_n_0\,
      I3 => \loop[5].remd_tmp_reg[6]_5\(0),
      I4 => \loop[5].remd_tmp_reg[6]_5\(2),
      O => \loop[6].remd_tmp[7][3]_i_1__0_n_0\
    );
\loop[6].remd_tmp[7][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA999"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_5\(3),
      I1 => \cal_tmp[6]__21\(9),
      I2 => \loop[5].remd_tmp_reg[6]_5\(0),
      I3 => \loop[5].dividend_tmp_reg[6][8]__0_n_0\,
      I4 => \loop[5].remd_tmp_reg[6]_5\(2),
      I5 => \loop[5].remd_tmp_reg[6]_5\(1),
      O => \loop[6].remd_tmp[7][4]_i_1__0_n_0\
    );
\loop[6].remd_tmp[7][4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_5\(3),
      I1 => \loop[5].remd_tmp_reg[6]_5\(4),
      I2 => \loop[5].remd_tmp_reg[6]_5\(5),
      I3 => \loop[6].remd_tmp[7][4]_i_3__0_n_0\,
      O => \cal_tmp[6]__21\(9)
    );
\loop[6].remd_tmp[7][4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_5\(1),
      I1 => \loop[5].remd_tmp_reg[6]_5\(2),
      I2 => \loop[5].dividend_tmp_reg[6][8]__0_n_0\,
      I3 => \loop[5].remd_tmp_reg[6]_5\(0),
      O => \loop[6].remd_tmp[7][4]_i_3__0_n_0\
    );
\loop[6].remd_tmp[7][5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_5\(4),
      I1 => \loop[6].remd_tmp[7][6]_i_2__0_n_0\,
      O => \loop[6].remd_tmp[7][5]_i_1__0_n_0\
    );
\loop[6].remd_tmp[7][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_5\(4),
      I1 => \loop[6].remd_tmp[7][6]_i_2__0_n_0\,
      I2 => \loop[5].remd_tmp_reg[6]_5\(5),
      O => \loop[6].remd_tmp[7][6]_i_1__0_n_0\
    );
\loop[6].remd_tmp[7][6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_5\(1),
      I1 => \loop[5].remd_tmp_reg[6]_5\(2),
      I2 => \loop[5].dividend_tmp_reg[6][8]__0_n_0\,
      I3 => \loop[5].remd_tmp_reg[6]_5\(0),
      I4 => \cal_tmp[6]__21\(9),
      I5 => \loop[5].remd_tmp_reg[6]_5\(3),
      O => \loop[6].remd_tmp[7][6]_i_2__0_n_0\
    );
\loop[6].remd_tmp_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[6].remd_tmp[7][0]_i_1__0_n_0\,
      Q => \loop[6].remd_tmp_reg[7]_6\(0),
      R => '0'
    );
\loop[6].remd_tmp_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[6].remd_tmp[7][1]_i_1__0_n_0\,
      Q => \loop[6].remd_tmp_reg[7]_6\(1),
      R => '0'
    );
\loop[6].remd_tmp_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[6].remd_tmp[7][2]_i_1__0_n_0\,
      Q => \loop[6].remd_tmp_reg[7]_6\(2),
      R => '0'
    );
\loop[6].remd_tmp_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[6].remd_tmp[7][3]_i_1__0_n_0\,
      Q => \loop[6].remd_tmp_reg[7]_6\(3),
      R => '0'
    );
\loop[6].remd_tmp_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[6].remd_tmp[7][4]_i_1__0_n_0\,
      Q => \loop[6].remd_tmp_reg[7]_6\(4),
      R => '0'
    );
\loop[6].remd_tmp_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[6].remd_tmp[7][5]_i_1__0_n_0\,
      Q => \loop[6].remd_tmp_reg[7]_6\(5),
      R => '0'
    );
\loop[6].remd_tmp_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[6].remd_tmp[7][6]_i_1__0_n_0\,
      Q => \loop[6].remd_tmp_reg[7]_6\(6),
      R => '0'
    );
\loop[7].dividend_tmp_reg[8][8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[6].dividend_tmp_reg[7][7]_srl9_n_0\,
      Q => \loop[7].dividend_tmp_reg[8][8]__0_n_0\,
      R => '0'
    );
\loop[7].remd_tmp[8][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"26"
    )
        port map (
      I0 => \loop[7].remd_tmp[8][1]_i_2_n_0\,
      I1 => \loop[6].dividend_tmp_reg[7][8]__0_n_0\,
      I2 => \loop[6].remd_tmp_reg[7]_6\(0),
      O => \loop[7].remd_tmp[8][0]_i_1_n_0\
    );
\loop[7].remd_tmp[8][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \loop[7].remd_tmp[8][1]_i_2_n_0\,
      I1 => \loop[6].dividend_tmp_reg[7][8]__0_n_0\,
      I2 => \loop[6].remd_tmp_reg[7]_6\(0),
      O => \loop[7].remd_tmp[8][1]_i_1_n_0\
    );
\loop[7].remd_tmp[8][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg[7]_6\(2),
      I1 => \loop[6].remd_tmp_reg[7]_6\(3),
      I2 => \loop[6].remd_tmp_reg[7]_6\(6),
      I3 => \loop[6].remd_tmp_reg[7]_6\(5),
      I4 => \loop[6].remd_tmp_reg[7]_6\(4),
      I5 => \loop[6].remd_tmp_reg[7]_6\(1),
      O => \loop[7].remd_tmp[8][1]_i_2_n_0\
    );
\loop[7].remd_tmp[8][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9595959595959580"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg[7]_6\(1),
      I1 => \loop[6].remd_tmp_reg[7]_6\(0),
      I2 => \loop[6].dividend_tmp_reg[7][8]__0_n_0\,
      I3 => \loop[7].remd_tmp[8][2]_i_2_n_0\,
      I4 => \loop[6].remd_tmp_reg[7]_6\(3),
      I5 => \loop[6].remd_tmp_reg[7]_6\(2),
      O => \loop[7].remd_tmp[8][2]_i_1_n_0\
    );
\loop[7].remd_tmp[8][2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg[7]_6\(6),
      I1 => \loop[6].remd_tmp_reg[7]_6\(5),
      I2 => \loop[6].remd_tmp_reg[7]_6\(4),
      O => \loop[7].remd_tmp[8][2]_i_2_n_0\
    );
\loop[7].remd_tmp[8][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00000000FFFE"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg[7]_6\(4),
      I1 => \loop[6].remd_tmp_reg[7]_6\(5),
      I2 => \loop[6].remd_tmp_reg[7]_6\(6),
      I3 => \loop[6].remd_tmp_reg[7]_6\(3),
      I4 => \loop[6].remd_tmp_reg[7]_6\(2),
      I5 => \loop[7].remd_tmp[8][7]_i_2_n_0\,
      O => \loop[7].remd_tmp[8][3]_i_1_n_0\
    );
\loop[7].remd_tmp[8][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A9A9A9A9A9A8"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg[7]_6\(3),
      I1 => \loop[6].remd_tmp_reg[7]_6\(2),
      I2 => \loop[7].remd_tmp[8][7]_i_2_n_0\,
      I3 => \loop[6].remd_tmp_reg[7]_6\(6),
      I4 => \loop[6].remd_tmp_reg[7]_6\(5),
      I5 => \loop[6].remd_tmp_reg[7]_6\(4),
      O => \loop[7].remd_tmp[8][4]_i_1_n_0\
    );
\loop[7].remd_tmp[8][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE01FE01FE01FE00"
    )
        port map (
      I0 => \loop[7].remd_tmp[8][7]_i_2_n_0\,
      I1 => \loop[6].remd_tmp_reg[7]_6\(2),
      I2 => \loop[6].remd_tmp_reg[7]_6\(3),
      I3 => \loop[6].remd_tmp_reg[7]_6\(4),
      I4 => \loop[6].remd_tmp_reg[7]_6\(5),
      I5 => \loop[6].remd_tmp_reg[7]_6\(6),
      O => \loop[7].remd_tmp[8][5]_i_1_n_0\
    );
\loop[7].remd_tmp[8][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0001FFFE0000"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg[7]_6\(4),
      I1 => \loop[6].remd_tmp_reg[7]_6\(3),
      I2 => \loop[6].remd_tmp_reg[7]_6\(2),
      I3 => \loop[7].remd_tmp[8][7]_i_2_n_0\,
      I4 => \loop[6].remd_tmp_reg[7]_6\(5),
      I5 => \loop[6].remd_tmp_reg[7]_6\(6),
      O => \loop[7].remd_tmp[8][6]_i_1_n_0\
    );
\loop[7].remd_tmp[8][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg[7]_6\(5),
      I1 => \loop[7].remd_tmp[8][7]_i_2_n_0\,
      I2 => \loop[6].remd_tmp_reg[7]_6\(2),
      I3 => \loop[6].remd_tmp_reg[7]_6\(3),
      I4 => \loop[6].remd_tmp_reg[7]_6\(4),
      I5 => \loop[6].remd_tmp_reg[7]_6\(6),
      O => \loop[7].remd_tmp[8][7]_i_1_n_0\
    );
\loop[7].remd_tmp[8][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg[7]_6\(1),
      I1 => \loop[6].remd_tmp_reg[7]_6\(0),
      I2 => \loop[6].dividend_tmp_reg[7][8]__0_n_0\,
      O => \loop[7].remd_tmp[8][7]_i_2_n_0\
    );
\loop[7].remd_tmp_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[7].remd_tmp[8][0]_i_1_n_0\,
      Q => \loop[7].remd_tmp_reg[8]_7\(0),
      R => '0'
    );
\loop[7].remd_tmp_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[7].remd_tmp[8][1]_i_1_n_0\,
      Q => \loop[7].remd_tmp_reg[8]_7\(1),
      R => '0'
    );
\loop[7].remd_tmp_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[7].remd_tmp[8][2]_i_1_n_0\,
      Q => \loop[7].remd_tmp_reg[8]_7\(2),
      R => '0'
    );
\loop[7].remd_tmp_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[7].remd_tmp[8][3]_i_1_n_0\,
      Q => \loop[7].remd_tmp_reg[8]_7\(3),
      R => '0'
    );
\loop[7].remd_tmp_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[7].remd_tmp[8][4]_i_1_n_0\,
      Q => \loop[7].remd_tmp_reg[8]_7\(4),
      R => '0'
    );
\loop[7].remd_tmp_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[7].remd_tmp[8][5]_i_1_n_0\,
      Q => \loop[7].remd_tmp_reg[8]_7\(5),
      R => '0'
    );
\loop[7].remd_tmp_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[7].remd_tmp[8][6]_i_1_n_0\,
      Q => \loop[7].remd_tmp_reg[8]_7\(6),
      R => '0'
    );
\loop[7].remd_tmp_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[7].remd_tmp[8][7]_i_1_n_0\,
      Q => \loop[7].remd_tmp_reg[8]_7\(7),
      R => '0'
    );
\loop[8].remd_tmp[9][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg[8]_7\(7),
      I1 => \loop[7].remd_tmp_reg[8]_7\(5),
      I2 => \loop[8].remd_tmp[9][1]_i_2_n_0\,
      I3 => \loop[7].remd_tmp_reg[8]_7\(6),
      I4 => \loop[7].dividend_tmp_reg[8][8]__0_n_0\,
      O => \loop[8].remd_tmp[9][0]_i_1_n_0\
    );
\loop[8].remd_tmp[9][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555557AAAAAAA8"
    )
        port map (
      I0 => \loop[7].dividend_tmp_reg[8][8]__0_n_0\,
      I1 => \loop[7].remd_tmp_reg[8]_7\(6),
      I2 => \loop[8].remd_tmp[9][1]_i_2_n_0\,
      I3 => \loop[7].remd_tmp_reg[8]_7\(5),
      I4 => \loop[7].remd_tmp_reg[8]_7\(7),
      I5 => \loop[7].remd_tmp_reg[8]_7\(0),
      O => \loop[8].remd_tmp[9][1]_i_1_n_0\
    );
\loop[8].remd_tmp[9][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg[8]_7\(3),
      I1 => \loop[7].dividend_tmp_reg[8][8]__0_n_0\,
      I2 => \loop[7].remd_tmp_reg[8]_7\(0),
      I3 => \loop[7].remd_tmp_reg[8]_7\(1),
      I4 => \loop[7].remd_tmp_reg[8]_7\(2),
      I5 => \loop[7].remd_tmp_reg[8]_7\(4),
      O => \loop[8].remd_tmp[9][1]_i_2_n_0\
    );
\loop[8].remd_tmp_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[8].remd_tmp[9][0]_i_1_n_0\,
      Q => Q(0),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \loop[8].remd_tmp[9][1]_i_1_n_0\,
      Q => Q(1),
      R => '0'
    );
tmp_136_cast_reg_1075_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \i_fu_206_reg[8]\(7),
      I1 => \i_fu_206_reg[8]\(5),
      I2 => tmp_136_cast_reg_1075_reg_i_10_n_0,
      I3 => \i_fu_206_reg[8]\(6),
      I4 => \i_fu_206_reg[8]\(8),
      O => \^d\(8)
    );
tmp_136_cast_reg_1075_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \i_fu_206_reg[8]\(4),
      I1 => \i_fu_206_reg[8]\(1),
      I2 => \^j_fu_202_reg[0]\,
      I3 => \i_fu_206_reg[8]\(0),
      I4 => \i_fu_206_reg[8]\(2),
      I5 => \i_fu_206_reg[8]\(3),
      O => tmp_136_cast_reg_1075_reg_i_10_n_0
    );
tmp_136_cast_reg_1075_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \i_fu_206_reg[8]\(6),
      I1 => tmp_136_cast_reg_1075_reg_i_10_n_0,
      I2 => \i_fu_206_reg[8]\(5),
      I3 => \i_fu_206_reg[8]\(7),
      O => \^d\(7)
    );
tmp_136_cast_reg_1075_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \i_fu_206_reg[8]\(5),
      I1 => tmp_136_cast_reg_1075_reg_i_10_n_0,
      I2 => \i_fu_206_reg[8]\(6),
      O => \^d\(6)
    );
tmp_136_cast_reg_1075_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_136_cast_reg_1075_reg_i_10_n_0,
      I1 => \i_fu_206_reg[8]\(5),
      O => \^d\(5)
    );
tmp_136_cast_reg_1075_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_fu_206_reg[8]\(1),
      I1 => \^j_fu_202_reg[0]\,
      I2 => \i_fu_206_reg[8]\(0),
      I3 => \i_fu_206_reg[8]\(2),
      I4 => \i_fu_206_reg[8]\(3),
      I5 => \i_fu_206_reg[8]\(4),
      O => \^d\(4)
    );
tmp_136_cast_reg_1075_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_fu_206_reg[8]\(2),
      I1 => \i_fu_206_reg[8]\(0),
      I2 => \^j_fu_202_reg[0]\,
      I3 => \i_fu_206_reg[8]\(1),
      I4 => \i_fu_206_reg[8]\(3),
      O => \^d\(3)
    );
tmp_136_cast_reg_1075_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_fu_206_reg[8]\(1),
      I1 => \^j_fu_202_reg[0]\,
      I2 => \i_fu_206_reg[8]\(0),
      I3 => \i_fu_206_reg[8]\(2),
      O => \^d\(2)
    );
tmp_136_cast_reg_1075_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_fu_206_reg[8]\(0),
      I1 => \^j_fu_202_reg[0]\,
      I2 => \i_fu_206_reg[8]\(1),
      O => \^d\(1)
    );
tmp_136_cast_reg_1075_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_fu_206_reg[8]\(0),
      I1 => \^j_fu_202_reg[0]\,
      O => \^d\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8 is
  port (
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TLAST : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    ap_done_cache_reg : out STD_LOGIC;
    output_ce0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \trunc_ln7_reg_701_reg[3]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    M_AXIS_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    output_r_ce0 : in STD_LOGIC;
    output_r_address0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DOUTADOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_3_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_3_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_3_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_3_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_3_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_3_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_4_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_4_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_4_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_4_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_4_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_4_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_A_reg[7]_i_4_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8 is
  signal \^b_v_data_1_state_reg[1]\ : STD_LOGIC;
  signal add_ln56_fu_500_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg_0\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0 : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal i_fu_138 : STD_LOGIC;
  signal i_fu_138_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \icmp_ln55_fu_390_p2__15\ : STD_LOGIC;
  signal \icmp_ln56_fu_414_p2__7\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142[0]_i_2_n_0\ : STD_LOGIC;
  signal indvar_flatten13_fu_142_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \indvar_flatten13_fu_142_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten13_fu_142_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal j_fu_134 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \j_fu_134[7]_i_2_n_0\ : STD_LOGIC;
  signal \j_fu_134[8]_i_5_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_23_n_0 : STD_LOGIC;
  signal ram_reg_bram_0_i_25_n_0 : STD_LOGIC;
  signal select_ln55_1_fu_428_p3 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal select_ln55_fu_420_p3 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal trunc_ln7_reg_701 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal write_output_last_fu_494_p2 : STD_LOGIC;
  signal \write_output_last_reg_706[0]_i_2_n_0\ : STD_LOGIC;
  signal \write_output_last_reg_706[0]_i_3_n_0\ : STD_LOGIC;
  signal \write_output_last_reg_706[0]_i_4_n_0\ : STD_LOGIC;
  signal \write_output_last_reg_706[0]_i_5_n_0\ : STD_LOGIC;
  signal \NLW_indvar_flatten13_fu_142_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_indvar_flatten13_fu_142_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_fu_138[0]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \i_fu_138[1]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \i_fu_138[3]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \i_fu_138[5]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \i_fu_138[6]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \i_fu_138[7]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \i_fu_138[8]_i_1\ : label is "soft_lutpair271";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \indvar_flatten13_fu_142_reg[0]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \indvar_flatten13_fu_142_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \indvar_flatten13_fu_142_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of \j_fu_134[0]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \j_fu_134[1]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \j_fu_134[3]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \j_fu_134[5]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \j_fu_134[6]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \j_fu_134[7]_i_2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_10 : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_11 : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_12 : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_13 : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_3 : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_4 : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_5 : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_6 : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_8 : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_9 : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \trunc_ln7_reg_701[1]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \trunc_ln7_reg_701[2]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \trunc_ln7_reg_701[3]_i_2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \write_output_last_reg_706[0]_i_4\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \write_output_last_reg_706[0]_i_5\ : label is "soft_lutpair268";
begin
  \B_V_data_1_state_reg[1]\ <= \^b_v_data_1_state_reg[1]\;
  ap_enable_reg_pp0_iter2_reg_0 <= \^ap_enable_reg_pp0_iter2_reg_0\;
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]\,
      I1 => ap_rst_n,
      O => ap_enable_reg_pp0_iter2
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_enable_reg_pp0_iter2
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => ap_enable_reg_pp0_iter1,
      Q => \^ap_enable_reg_pp0_iter2_reg_0\,
      R => ap_enable_reg_pp0_iter2
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init
     port map (
      \B_V_data_1_state_reg[1]\ => \^b_v_data_1_state_reg[1]\,
      D(0) => D(0),
      E(0) => E(0),
      M_AXIS_TREADY_int_regslice => M_AXIS_TREADY_int_regslice,
      Q(1 downto 0) => Q(2 downto 1),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_4,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg,
      \icmp_ln55_fu_390_p2__15\ => \icmp_ln55_fu_390_p2__15\,
      indvar_flatten13_fu_142_reg(16 downto 0) => indvar_flatten13_fu_142_reg(16 downto 0),
      \j_fu_134_reg[0]\ => \^ap_enable_reg_pp0_iter2_reg_0\
    );
\i_fu_138[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_138_reg(0),
      I1 => \icmp_ln56_fu_414_p2__7\,
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0(4)
    );
\i_fu_138[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_fu_138_reg(0),
      I1 => \icmp_ln56_fu_414_p2__7\,
      I2 => i_fu_138_reg(1),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0(5)
    );
\i_fu_138[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_fu_138_reg(1),
      I1 => \icmp_ln56_fu_414_p2__7\,
      I2 => i_fu_138_reg(0),
      I3 => i_fu_138_reg(2),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0(6)
    );
\i_fu_138[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_fu_138_reg(2),
      I1 => i_fu_138_reg(0),
      I2 => \icmp_ln56_fu_414_p2__7\,
      I3 => i_fu_138_reg(1),
      I4 => i_fu_138_reg(3),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0(7)
    );
\i_fu_138[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_fu_138_reg(1),
      I1 => \icmp_ln56_fu_414_p2__7\,
      I2 => i_fu_138_reg(0),
      I3 => i_fu_138_reg(2),
      I4 => i_fu_138_reg(3),
      I5 => i_fu_138_reg(4),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0(8)
    );
\i_fu_138[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ram_reg_bram_0_i_23_n_0,
      I1 => i_fu_138_reg(5),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0(9)
    );
\i_fu_138[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => i_fu_138_reg(5),
      I1 => ram_reg_bram_0_i_23_n_0,
      I2 => i_fu_138_reg(6),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0(10)
    );
\i_fu_138[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => i_fu_138_reg(6),
      I1 => ram_reg_bram_0_i_23_n_0,
      I2 => i_fu_138_reg(5),
      I3 => i_fu_138_reg(7),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0(11)
    );
\i_fu_138[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => i_fu_138_reg(7),
      I1 => i_fu_138_reg(5),
      I2 => ram_reg_bram_0_i_23_n_0,
      I3 => i_fu_138_reg(6),
      I4 => i_fu_138_reg(8),
      O => select_ln55_1_fu_428_p3(8)
    );
\i_fu_138_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0(4),
      Q => i_fu_138_reg(0),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\i_fu_138_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0(5),
      Q => i_fu_138_reg(1),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\i_fu_138_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0(6),
      Q => i_fu_138_reg(2),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\i_fu_138_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0(7),
      Q => i_fu_138_reg(3),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\i_fu_138_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0(8),
      Q => i_fu_138_reg(4),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\i_fu_138_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0(9),
      Q => i_fu_138_reg(5),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\i_fu_138_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0(10),
      Q => i_fu_138_reg(6),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\i_fu_138_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0(11),
      Q => i_fu_138_reg(7),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\i_fu_138_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => select_ln55_1_fu_428_p3(8),
      Q => i_fu_138_reg(8),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\indvar_flatten13_fu_142[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten13_fu_142_reg(0),
      O => \indvar_flatten13_fu_142[0]_i_2_n_0\
    );
\indvar_flatten13_fu_142_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => \indvar_flatten13_fu_142_reg[0]_i_1_n_15\,
      Q => indvar_flatten13_fu_142_reg(0),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\indvar_flatten13_fu_142_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \indvar_flatten13_fu_142_reg[0]_i_1_n_0\,
      CO(6) => \indvar_flatten13_fu_142_reg[0]_i_1_n_1\,
      CO(5) => \indvar_flatten13_fu_142_reg[0]_i_1_n_2\,
      CO(4) => \indvar_flatten13_fu_142_reg[0]_i_1_n_3\,
      CO(3) => \indvar_flatten13_fu_142_reg[0]_i_1_n_4\,
      CO(2) => \indvar_flatten13_fu_142_reg[0]_i_1_n_5\,
      CO(1) => \indvar_flatten13_fu_142_reg[0]_i_1_n_6\,
      CO(0) => \indvar_flatten13_fu_142_reg[0]_i_1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \indvar_flatten13_fu_142_reg[0]_i_1_n_8\,
      O(6) => \indvar_flatten13_fu_142_reg[0]_i_1_n_9\,
      O(5) => \indvar_flatten13_fu_142_reg[0]_i_1_n_10\,
      O(4) => \indvar_flatten13_fu_142_reg[0]_i_1_n_11\,
      O(3) => \indvar_flatten13_fu_142_reg[0]_i_1_n_12\,
      O(2) => \indvar_flatten13_fu_142_reg[0]_i_1_n_13\,
      O(1) => \indvar_flatten13_fu_142_reg[0]_i_1_n_14\,
      O(0) => \indvar_flatten13_fu_142_reg[0]_i_1_n_15\,
      S(7 downto 1) => indvar_flatten13_fu_142_reg(7 downto 1),
      S(0) => \indvar_flatten13_fu_142[0]_i_2_n_0\
    );
\indvar_flatten13_fu_142_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => \indvar_flatten13_fu_142_reg[8]_i_1_n_13\,
      Q => indvar_flatten13_fu_142_reg(10),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\indvar_flatten13_fu_142_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => \indvar_flatten13_fu_142_reg[8]_i_1_n_12\,
      Q => indvar_flatten13_fu_142_reg(11),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\indvar_flatten13_fu_142_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => \indvar_flatten13_fu_142_reg[8]_i_1_n_11\,
      Q => indvar_flatten13_fu_142_reg(12),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\indvar_flatten13_fu_142_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => \indvar_flatten13_fu_142_reg[8]_i_1_n_10\,
      Q => indvar_flatten13_fu_142_reg(13),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\indvar_flatten13_fu_142_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => \indvar_flatten13_fu_142_reg[8]_i_1_n_9\,
      Q => indvar_flatten13_fu_142_reg(14),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\indvar_flatten13_fu_142_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => \indvar_flatten13_fu_142_reg[8]_i_1_n_8\,
      Q => indvar_flatten13_fu_142_reg(15),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\indvar_flatten13_fu_142_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => \indvar_flatten13_fu_142_reg[16]_i_1_n_15\,
      Q => indvar_flatten13_fu_142_reg(16),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\indvar_flatten13_fu_142_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \indvar_flatten13_fu_142_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_indvar_flatten13_fu_142_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_indvar_flatten13_fu_142_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => \indvar_flatten13_fu_142_reg[16]_i_1_n_15\,
      S(7 downto 1) => B"0000000",
      S(0) => indvar_flatten13_fu_142_reg(16)
    );
\indvar_flatten13_fu_142_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => \indvar_flatten13_fu_142_reg[0]_i_1_n_14\,
      Q => indvar_flatten13_fu_142_reg(1),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\indvar_flatten13_fu_142_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => \indvar_flatten13_fu_142_reg[0]_i_1_n_13\,
      Q => indvar_flatten13_fu_142_reg(2),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\indvar_flatten13_fu_142_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => \indvar_flatten13_fu_142_reg[0]_i_1_n_12\,
      Q => indvar_flatten13_fu_142_reg(3),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\indvar_flatten13_fu_142_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => \indvar_flatten13_fu_142_reg[0]_i_1_n_11\,
      Q => indvar_flatten13_fu_142_reg(4),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\indvar_flatten13_fu_142_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => \indvar_flatten13_fu_142_reg[0]_i_1_n_10\,
      Q => indvar_flatten13_fu_142_reg(5),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\indvar_flatten13_fu_142_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => \indvar_flatten13_fu_142_reg[0]_i_1_n_9\,
      Q => indvar_flatten13_fu_142_reg(6),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\indvar_flatten13_fu_142_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => \indvar_flatten13_fu_142_reg[0]_i_1_n_8\,
      Q => indvar_flatten13_fu_142_reg(7),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\indvar_flatten13_fu_142_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => \indvar_flatten13_fu_142_reg[8]_i_1_n_15\,
      Q => indvar_flatten13_fu_142_reg(8),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\indvar_flatten13_fu_142_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \indvar_flatten13_fu_142_reg[0]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \indvar_flatten13_fu_142_reg[8]_i_1_n_0\,
      CO(6) => \indvar_flatten13_fu_142_reg[8]_i_1_n_1\,
      CO(5) => \indvar_flatten13_fu_142_reg[8]_i_1_n_2\,
      CO(4) => \indvar_flatten13_fu_142_reg[8]_i_1_n_3\,
      CO(3) => \indvar_flatten13_fu_142_reg[8]_i_1_n_4\,
      CO(2) => \indvar_flatten13_fu_142_reg[8]_i_1_n_5\,
      CO(1) => \indvar_flatten13_fu_142_reg[8]_i_1_n_6\,
      CO(0) => \indvar_flatten13_fu_142_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \indvar_flatten13_fu_142_reg[8]_i_1_n_8\,
      O(6) => \indvar_flatten13_fu_142_reg[8]_i_1_n_9\,
      O(5) => \indvar_flatten13_fu_142_reg[8]_i_1_n_10\,
      O(4) => \indvar_flatten13_fu_142_reg[8]_i_1_n_11\,
      O(3) => \indvar_flatten13_fu_142_reg[8]_i_1_n_12\,
      O(2) => \indvar_flatten13_fu_142_reg[8]_i_1_n_13\,
      O(1) => \indvar_flatten13_fu_142_reg[8]_i_1_n_14\,
      O(0) => \indvar_flatten13_fu_142_reg[8]_i_1_n_15\,
      S(7 downto 0) => indvar_flatten13_fu_142_reg(15 downto 8)
    );
\indvar_flatten13_fu_142_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => \indvar_flatten13_fu_142_reg[8]_i_1_n_14\,
      Q => indvar_flatten13_fu_142_reg(9),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\j_fu_134[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln56_fu_414_p2__7\,
      I1 => j_fu_134(0),
      O => add_ln56_fu_500_p2(0)
    );
\j_fu_134[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => j_fu_134(0),
      I1 => \icmp_ln56_fu_414_p2__7\,
      I2 => j_fu_134(1),
      O => add_ln56_fu_500_p2(1)
    );
\j_fu_134[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => j_fu_134(0),
      I1 => j_fu_134(1),
      I2 => \icmp_ln56_fu_414_p2__7\,
      I3 => j_fu_134(2),
      O => add_ln56_fu_500_p2(2)
    );
\j_fu_134[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => j_fu_134(2),
      I1 => j_fu_134(1),
      I2 => j_fu_134(0),
      I3 => \icmp_ln56_fu_414_p2__7\,
      I4 => j_fu_134(3),
      O => add_ln56_fu_500_p2(3)
    );
\j_fu_134[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => j_fu_134(3),
      I1 => j_fu_134(0),
      I2 => j_fu_134(1),
      I3 => j_fu_134(2),
      I4 => \icmp_ln56_fu_414_p2__7\,
      I5 => j_fu_134(4),
      O => add_ln56_fu_500_p2(4)
    );
\j_fu_134[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B04"
    )
        port map (
      I0 => \j_fu_134[7]_i_2_n_0\,
      I1 => j_fu_134(4),
      I2 => \icmp_ln56_fu_414_p2__7\,
      I3 => j_fu_134(5),
      O => add_ln56_fu_500_p2(5)
    );
\j_fu_134[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F708"
    )
        port map (
      I0 => j_fu_134(5),
      I1 => j_fu_134(4),
      I2 => \j_fu_134[7]_i_2_n_0\,
      I3 => j_fu_134(6),
      I4 => \icmp_ln56_fu_414_p2__7\,
      O => add_ln56_fu_500_p2(6)
    );
\j_fu_134[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DFFF00002000"
    )
        port map (
      I0 => j_fu_134(6),
      I1 => \j_fu_134[7]_i_2_n_0\,
      I2 => j_fu_134(4),
      I3 => j_fu_134(5),
      I4 => \icmp_ln56_fu_414_p2__7\,
      I5 => j_fu_134(7),
      O => add_ln56_fu_500_p2(7)
    );
\j_fu_134[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => j_fu_134(2),
      I1 => j_fu_134(1),
      I2 => j_fu_134(0),
      I3 => \icmp_ln56_fu_414_p2__7\,
      I4 => j_fu_134(3),
      O => \j_fu_134[7]_i_2_n_0\
    );
\j_fu_134[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008F00"
    )
        port map (
      I0 => M_AXIS_TREADY_int_regslice,
      I1 => Q(2),
      I2 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln55_fu_390_p2__15\,
      O => i_fu_138
    );
\j_fu_134[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => j_fu_134(7),
      I1 => j_fu_134(5),
      I2 => \j_fu_134[8]_i_5_n_0\,
      I3 => j_fu_134(6),
      I4 => \icmp_ln56_fu_414_p2__7\,
      I5 => j_fu_134(8),
      O => add_ln56_fu_500_p2(8)
    );
\j_fu_134[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => j_fu_134(4),
      I1 => j_fu_134(3),
      I2 => \icmp_ln56_fu_414_p2__7\,
      I3 => j_fu_134(0),
      I4 => j_fu_134(1),
      I5 => j_fu_134(2),
      O => \j_fu_134[8]_i_5_n_0\
    );
\j_fu_134_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => add_ln56_fu_500_p2(0),
      Q => j_fu_134(0),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\j_fu_134_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => add_ln56_fu_500_p2(1),
      Q => j_fu_134(1),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\j_fu_134_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => add_ln56_fu_500_p2(2),
      Q => j_fu_134(2),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\j_fu_134_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => add_ln56_fu_500_p2(3),
      Q => j_fu_134(3),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\j_fu_134_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => add_ln56_fu_500_p2(4),
      Q => j_fu_134(4),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\j_fu_134_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => add_ln56_fu_500_p2(5),
      Q => j_fu_134(5),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\j_fu_134_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => add_ln56_fu_500_p2(6),
      Q => j_fu_134(6),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\j_fu_134_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => add_ln56_fu_500_p2(7),
      Q => j_fu_134(7),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\j_fu_134_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_138,
      D => add_ln56_fu_500_p2(8),
      Q => j_fu_134(8),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
ram_reg_bram_0_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => j_fu_134(3),
      I1 => \icmp_ln56_fu_414_p2__7\,
      I2 => Q(2),
      I3 => output_r_address0(3),
      O => ADDRARDADDR(3)
    );
ram_reg_bram_0_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => j_fu_134(2),
      I1 => \icmp_ln56_fu_414_p2__7\,
      I2 => Q(2),
      I3 => output_r_address0(2),
      O => ADDRARDADDR(2)
    );
ram_reg_bram_0_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => j_fu_134(1),
      I1 => \icmp_ln56_fu_414_p2__7\,
      I2 => Q(2),
      I3 => output_r_address0(1),
      O => ADDRARDADDR(1)
    );
ram_reg_bram_0_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => j_fu_134(0),
      I1 => \icmp_ln56_fu_414_p2__7\,
      I2 => Q(2),
      I3 => output_r_address0(0),
      O => ADDRARDADDR(0)
    );
\ram_reg_bram_0_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2FFA200A200A200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I2 => M_AXIS_TREADY_int_regslice,
      I3 => Q(2),
      I4 => output_r_ce0,
      I5 => Q(0),
      O => output_ce0
    );
ram_reg_bram_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF20FFFFDF200000"
    )
        port map (
      I0 => i_fu_138_reg(6),
      I1 => ram_reg_bram_0_i_23_n_0,
      I2 => i_fu_138_reg(5),
      I3 => i_fu_138_reg(7),
      I4 => Q(2),
      I5 => output_r_address0(11),
      O => ADDRARDADDR(11)
    );
ram_reg_bram_0_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => i_fu_138_reg(4),
      I1 => i_fu_138_reg(1),
      I2 => \icmp_ln56_fu_414_p2__7\,
      I3 => i_fu_138_reg(0),
      I4 => i_fu_138_reg(2),
      I5 => i_fu_138_reg(3),
      O => ram_reg_bram_0_i_23_n_0
    );
ram_reg_bram_0_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => ram_reg_bram_0_i_25_n_0,
      I1 => j_fu_134(0),
      I2 => j_fu_134(1),
      I3 => j_fu_134(2),
      O => \icmp_ln56_fu_414_p2__7\
    );
ram_reg_bram_0_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => j_fu_134(3),
      I1 => j_fu_134(4),
      I2 => j_fu_134(5),
      I3 => j_fu_134(6),
      I4 => j_fu_134(7),
      I5 => j_fu_134(8),
      O => ram_reg_bram_0_i_25_n_0
    );
ram_reg_bram_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D2FFD200"
    )
        port map (
      I0 => i_fu_138_reg(5),
      I1 => ram_reg_bram_0_i_23_n_0,
      I2 => i_fu_138_reg(6),
      I3 => Q(2),
      I4 => output_r_address0(10),
      O => ADDRARDADDR(10)
    );
ram_reg_bram_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => ram_reg_bram_0_i_23_n_0,
      I1 => i_fu_138_reg(5),
      I2 => Q(2),
      I3 => output_r_address0(9),
      O => ADDRARDADDR(9)
    );
ram_reg_bram_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0(8),
      I1 => Q(2),
      I2 => output_r_address0(8),
      O => ADDRARDADDR(8)
    );
ram_reg_bram_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0(7),
      I1 => Q(2),
      I2 => output_r_address0(7),
      O => ADDRARDADDR(7)
    );
ram_reg_bram_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => i_fu_138_reg(1),
      I1 => \icmp_ln56_fu_414_p2__7\,
      I2 => i_fu_138_reg(0),
      I3 => i_fu_138_reg(2),
      I4 => Q(2),
      I5 => output_r_address0(6),
      O => ADDRARDADDR(6)
    );
ram_reg_bram_0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => i_fu_138_reg(0),
      I1 => \icmp_ln56_fu_414_p2__7\,
      I2 => i_fu_138_reg(1),
      I3 => Q(2),
      I4 => output_r_address0(5),
      O => ADDRARDADDR(5)
    );
ram_reg_bram_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => i_fu_138_reg(0),
      I1 => \icmp_ln56_fu_414_p2__7\,
      I2 => Q(2),
      I3 => output_r_address0(4),
      O => ADDRARDADDR(4)
    );
sparsemux_33_4_8_1_1_U267: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1
     port map (
      \B_V_data_1_payload_A_reg[7]_i_3_0\(7 downto 0) => \B_V_data_1_payload_A_reg[7]_i_3\(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_3_1\(7 downto 0) => \B_V_data_1_payload_A_reg[7]_i_3_0\(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_3_2\(7 downto 0) => \B_V_data_1_payload_A_reg[7]_i_3_1\(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_3_3\(7 downto 0) => \B_V_data_1_payload_A_reg[7]_i_3_2\(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_3_4\(7 downto 0) => \B_V_data_1_payload_A_reg[7]_i_3_3\(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_3_5\(7 downto 0) => \B_V_data_1_payload_A_reg[7]_i_3_4\(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_3_6\(7 downto 0) => \B_V_data_1_payload_A_reg[7]_i_3_5\(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_4_0\(7 downto 0) => \B_V_data_1_payload_A_reg[7]_i_4\(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_4_1\(7 downto 0) => \B_V_data_1_payload_A_reg[7]_i_4_0\(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_4_2\(7 downto 0) => \B_V_data_1_payload_A_reg[7]_i_4_1\(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_4_3\(7 downto 0) => \B_V_data_1_payload_A_reg[7]_i_4_2\(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_4_4\(7 downto 0) => \B_V_data_1_payload_A_reg[7]_i_4_3\(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_4_5\(7 downto 0) => \B_V_data_1_payload_A_reg[7]_i_4_4\(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_4_6\(7 downto 0) => \B_V_data_1_payload_A_reg[7]_i_4_5\(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_4_7\(7 downto 0) => \B_V_data_1_payload_A_reg[7]_i_4_6\(7 downto 0),
      DOUTADOUT(7 downto 0) => DOUTADOUT(7 downto 0),
      Q(3 downto 0) => trunc_ln7_reg_701(3 downto 0),
      \trunc_ln7_reg_701_reg[3]\(7 downto 0) => \trunc_ln7_reg_701_reg[3]_0\(7 downto 0)
    );
\trunc_ln7_reg_701[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_fu_134(4),
      I1 => \icmp_ln56_fu_414_p2__7\,
      O => select_ln55_fu_420_p3(4)
    );
\trunc_ln7_reg_701[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_fu_134(5),
      I1 => \icmp_ln56_fu_414_p2__7\,
      O => select_ln55_fu_420_p3(5)
    );
\trunc_ln7_reg_701[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_fu_134(6),
      I1 => \icmp_ln56_fu_414_p2__7\,
      O => select_ln55_fu_420_p3(6)
    );
\trunc_ln7_reg_701[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_fu_134(7),
      I1 => \icmp_ln56_fu_414_p2__7\,
      O => select_ln55_fu_420_p3(7)
    );
\trunc_ln7_reg_701_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => select_ln55_fu_420_p3(4),
      Q => trunc_ln7_reg_701(0),
      R => '0'
    );
\trunc_ln7_reg_701_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => select_ln55_fu_420_p3(5),
      Q => trunc_ln7_reg_701(1),
      R => '0'
    );
\trunc_ln7_reg_701_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => select_ln55_fu_420_p3(6),
      Q => trunc_ln7_reg_701(2),
      R => '0'
    );
\trunc_ln7_reg_701_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => select_ln55_fu_420_p3(7),
      Q => trunc_ln7_reg_701(3),
      R => '0'
    );
\write_output_last_reg_706[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002202000000000"
    )
        port map (
      I0 => \write_output_last_reg_706[0]_i_2_n_0\,
      I1 => i_fu_138_reg(8),
      I2 => i_fu_138_reg(6),
      I3 => ram_reg_bram_0_i_23_n_0,
      I4 => i_fu_138_reg(5),
      I5 => i_fu_138_reg(7),
      O => write_output_last_fu_494_p2
    );
\write_output_last_reg_706[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000004000"
    )
        port map (
      I0 => \j_fu_134[7]_i_2_n_0\,
      I1 => \write_output_last_reg_706[0]_i_3_n_0\,
      I2 => i_fu_138_reg(5),
      I3 => i_fu_138_reg(4),
      I4 => \write_output_last_reg_706[0]_i_4_n_0\,
      I5 => i_fu_138_reg(3),
      O => \write_output_last_reg_706[0]_i_2_n_0\
    );
\write_output_last_reg_706[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \write_output_last_reg_706[0]_i_5_n_0\,
      I1 => j_fu_134(7),
      I2 => i_fu_138_reg(2),
      I3 => i_fu_138_reg(0),
      I4 => \icmp_ln56_fu_414_p2__7\,
      I5 => i_fu_138_reg(1),
      O => \write_output_last_reg_706[0]_i_3_n_0\
    );
\write_output_last_reg_706[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => i_fu_138_reg(1),
      I1 => \icmp_ln56_fu_414_p2__7\,
      I2 => i_fu_138_reg(0),
      I3 => i_fu_138_reg(2),
      O => \write_output_last_reg_706[0]_i_4_n_0\
    );
\write_output_last_reg_706[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => j_fu_134(8),
      I1 => j_fu_134(6),
      I2 => j_fu_134(4),
      I3 => \icmp_ln56_fu_414_p2__7\,
      I4 => j_fu_134(5),
      O => \write_output_last_reg_706[0]_i_5_n_0\
    );
\write_output_last_reg_706_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => write_output_last_fu_494_p2,
      Q => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TLAST,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_8ns_3ns_2_12_1 is
  port (
    ap_clk_0 : out STD_LOGIC;
    ap_clk_1 : out STD_LOGIC;
    select_ln40_2_reg_8125_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_8ns_3ns_2_12_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_8ns_3ns_2_12_1 is
  signal sobel_hls_urem_8ns_3ns_2_12_1_divider_u_n_0 : STD_LOGIC;
  signal sobel_hls_urem_8ns_3ns_2_12_1_divider_u_n_1 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \remd_reg[0]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/remd_reg ";
  attribute srl_name : string;
  attribute srl_name of \remd_reg[0]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/remd_reg[0]_srl2 ";
  attribute srl_bus_name of \remd_reg[1]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/remd_reg ";
  attribute srl_name of \remd_reg[1]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/remd_reg[1]_srl2 ";
begin
\remd_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sobel_hls_urem_8ns_3ns_2_12_1_divider_u_n_0,
      Q => ap_clk_1
    );
\remd_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sobel_hls_urem_8ns_3ns_2_12_1_divider_u_n_1,
      Q => ap_clk_0
    );
sobel_hls_urem_8ns_3ns_2_12_1_divider_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_8ns_3ns_2_12_1_divider
     port map (
      ap_clk => ap_clk,
      \loop[6].dividend_tmp_reg[7][7]__0_0\ => sobel_hls_urem_8ns_3ns_2_12_1_divider_u_n_1,
      \loop[6].remd_tmp_reg[7][6]_0\ => sobel_hls_urem_8ns_3ns_2_12_1_divider_u_n_0,
      select_ln40_2_reg_8125_pp0_iter1_reg(7 downto 0) => select_ln40_2_reg_8125_pp0_iter1_reg(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_9ns_3ns_2_13_1 is
  port (
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    we0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_2 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_3 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_4 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_5 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_6 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_7 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_8 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_9 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_10 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_11 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_12 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_13 : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_0\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_1\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_2\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_3\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_4\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_5\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_6\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_7\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_8\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_9\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_10\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_11\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_12\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_13\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_14\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_15\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_16\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_17\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_18\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_19\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_20\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_21\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_22\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_23\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_24\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_25\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_26\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_27\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_28\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_29\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_30\ : out STD_LOGIC;
    \icmp_ln32_fu_868_p2__15\ : out STD_LOGIC;
    \icmp_ln33_fu_892_p2__7\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter13 : in STD_LOGIC;
    trunc_ln1_reg_1085_pp0_iter12_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram0_reg_bram_0 : in STD_LOGIC;
    ram0_reg_bram_0_0 : in STD_LOGIC;
    ram0_reg_bram_0_1 : in STD_LOGIC;
    ram0_reg_bram_0_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXIS_TVALID_int_regslice : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    indvar_flatten_fu_210_reg : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \i_fu_206_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \j_fu_202[8]_i_4\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_9ns_3ns_2_13_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_9ns_3ns_2_13_1 is
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal grp_fu_934_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ram0_reg_bram_0_i_17__17_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_17__18_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_17__19_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_20__6_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_20__7_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_25__1_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_31__0_n_0\ : STD_LOGIC;
  signal ram0_reg_bram_0_i_41_n_0 : STD_LOGIC;
  signal sobel_hls_urem_9ns_3ns_2_13_1_divider_u_n_12 : STD_LOGIC;
  signal sobel_hls_urem_9ns_3ns_2_13_1_divider_u_n_13 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__31\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__32\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__33\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__34\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__35\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__36\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__37\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__38\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__39\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__40\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__41\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__42\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__43\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__44\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__45\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_14__33\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_14__34\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_14__35\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_14__36\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_14__37\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_14__38\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_14__39\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_14__40\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_14__41\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_14__42\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_14__43\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_14__44\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_14__45\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_14__46\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_18__16\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_20__5\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_25__2\ : label is "soft_lutpair31";
begin
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
\ram0_reg_bram_0_i_13__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => ap_enable_reg_pp0_iter13,
      I2 => grp_fu_934_p2(1),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(1),
      I4 => trunc_ln1_reg_1085_pp0_iter12_reg(3),
      I5 => ram0_reg_bram_0,
      O => we0
    );
\ram0_reg_bram_0_i_13__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => ap_enable_reg_pp0_iter13,
      I2 => grp_fu_934_p2(1),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(1),
      I4 => trunc_ln1_reg_1085_pp0_iter12_reg(3),
      I5 => ram0_reg_bram_0_0,
      O => ap_enable_reg_pp0_iter13_reg
    );
\ram0_reg_bram_0_i_13__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => ap_enable_reg_pp0_iter13,
      I2 => grp_fu_934_p2(1),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(1),
      I4 => trunc_ln1_reg_1085_pp0_iter12_reg(3),
      I5 => ram0_reg_bram_0_1,
      O => ap_enable_reg_pp0_iter13_reg_0
    );
\ram0_reg_bram_0_i_13__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => ap_enable_reg_pp0_iter13,
      I2 => grp_fu_934_p2(1),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(1),
      I4 => trunc_ln1_reg_1085_pp0_iter12_reg(3),
      I5 => ram0_reg_bram_0_2,
      O => ap_enable_reg_pp0_iter13_reg_1
    );
\ram0_reg_bram_0_i_13__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => ap_enable_reg_pp0_iter13,
      I2 => grp_fu_934_p2(1),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(3),
      I4 => trunc_ln1_reg_1085_pp0_iter12_reg(1),
      I5 => ram0_reg_bram_0,
      O => ap_enable_reg_pp0_iter13_reg_2
    );
\ram0_reg_bram_0_i_13__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => ap_enable_reg_pp0_iter13,
      I2 => grp_fu_934_p2(1),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(3),
      I4 => trunc_ln1_reg_1085_pp0_iter12_reg(1),
      I5 => ram0_reg_bram_0_0,
      O => ap_enable_reg_pp0_iter13_reg_3
    );
\ram0_reg_bram_0_i_13__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => ap_enable_reg_pp0_iter13,
      I2 => grp_fu_934_p2(1),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(3),
      I4 => trunc_ln1_reg_1085_pp0_iter12_reg(1),
      I5 => ram0_reg_bram_0_1,
      O => ap_enable_reg_pp0_iter13_reg_4
    );
\ram0_reg_bram_0_i_13__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => ap_enable_reg_pp0_iter13,
      I2 => grp_fu_934_p2(1),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(3),
      I4 => trunc_ln1_reg_1085_pp0_iter12_reg(1),
      I5 => ram0_reg_bram_0_2,
      O => ap_enable_reg_pp0_iter13_reg_5
    );
\ram0_reg_bram_0_i_13__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => ap_enable_reg_pp0_iter13,
      I2 => grp_fu_934_p2(1),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(1),
      I4 => trunc_ln1_reg_1085_pp0_iter12_reg(3),
      I5 => ram0_reg_bram_0,
      O => ap_enable_reg_pp0_iter13_reg_6
    );
\ram0_reg_bram_0_i_13__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => ap_enable_reg_pp0_iter13,
      I2 => grp_fu_934_p2(1),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(1),
      I4 => trunc_ln1_reg_1085_pp0_iter12_reg(3),
      I5 => ram0_reg_bram_0_0,
      O => ap_enable_reg_pp0_iter13_reg_7
    );
\ram0_reg_bram_0_i_13__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => ap_enable_reg_pp0_iter13,
      I2 => grp_fu_934_p2(1),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(1),
      I4 => trunc_ln1_reg_1085_pp0_iter12_reg(3),
      I5 => ram0_reg_bram_0_1,
      O => ap_enable_reg_pp0_iter13_reg_8
    );
\ram0_reg_bram_0_i_13__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => ap_enable_reg_pp0_iter13,
      I2 => grp_fu_934_p2(1),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(1),
      I4 => trunc_ln1_reg_1085_pp0_iter12_reg(3),
      I5 => ram0_reg_bram_0_2,
      O => ap_enable_reg_pp0_iter13_reg_9
    );
\ram0_reg_bram_0_i_13__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => ap_enable_reg_pp0_iter13,
      I2 => grp_fu_934_p2(1),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(1),
      I4 => trunc_ln1_reg_1085_pp0_iter12_reg(3),
      I5 => ram0_reg_bram_0,
      O => ap_enable_reg_pp0_iter13_reg_10
    );
\ram0_reg_bram_0_i_13__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => ap_enable_reg_pp0_iter13,
      I2 => grp_fu_934_p2(1),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(1),
      I4 => trunc_ln1_reg_1085_pp0_iter12_reg(3),
      I5 => ram0_reg_bram_0_0,
      O => ap_enable_reg_pp0_iter13_reg_11
    );
\ram0_reg_bram_0_i_13__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => ap_enable_reg_pp0_iter13,
      I2 => grp_fu_934_p2(1),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(1),
      I4 => trunc_ln1_reg_1085_pp0_iter12_reg(3),
      I5 => ram0_reg_bram_0_1,
      O => ap_enable_reg_pp0_iter13_reg_12
    );
\ram0_reg_bram_0_i_13__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_17__17_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      I3 => Q(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0\
    );
\ram0_reg_bram_0_i_13__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_17__17_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => Q(0),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_0\
    );
\ram0_reg_bram_0_i_13__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_17__17_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      I3 => Q(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_1\
    );
\ram0_reg_bram_0_i_13__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_17__17_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => Q(0),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_2\
    );
\ram0_reg_bram_0_i_13__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_17__18_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      I3 => Q(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_3\
    );
\ram0_reg_bram_0_i_13__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_17__18_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => Q(0),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_4\
    );
\ram0_reg_bram_0_i_13__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_17__18_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      I3 => Q(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_5\
    );
\ram0_reg_bram_0_i_13__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_17__18_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => Q(0),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_6\
    );
\ram0_reg_bram_0_i_13__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_17__19_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      I3 => Q(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_7\
    );
\ram0_reg_bram_0_i_13__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_17__19_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => Q(0),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_8\
    );
\ram0_reg_bram_0_i_13__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_17__19_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      I3 => Q(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_9\
    );
\ram0_reg_bram_0_i_13__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_17__19_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => Q(0),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_10\
    );
\ram0_reg_bram_0_i_13__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_31__0_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      I3 => Q(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_11\
    );
\ram0_reg_bram_0_i_13__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_31__0_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => Q(0),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_12\
    );
\ram0_reg_bram_0_i_13__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_31__0_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      I3 => Q(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_13\
    );
\ram0_reg_bram_0_i_14__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_20__6_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      I3 => Q(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_15\
    );
\ram0_reg_bram_0_i_14__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_20__6_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => Q(0),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_16\
    );
\ram0_reg_bram_0_i_14__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_20__6_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      I3 => Q(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_17\
    );
\ram0_reg_bram_0_i_14__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_20__6_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => Q(0),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_18\
    );
\ram0_reg_bram_0_i_14__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_25__1_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      I3 => Q(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_19\
    );
\ram0_reg_bram_0_i_14__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_25__1_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => Q(0),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_20\
    );
\ram0_reg_bram_0_i_14__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_25__1_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      I3 => Q(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_21\
    );
\ram0_reg_bram_0_i_14__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_20__7_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      I3 => Q(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_23\
    );
\ram0_reg_bram_0_i_14__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_20__7_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => Q(0),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_24\
    );
\ram0_reg_bram_0_i_14__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_20__7_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      I3 => Q(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_25\
    );
\ram0_reg_bram_0_i_14__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_20__7_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => Q(0),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_26\
    );
\ram0_reg_bram_0_i_14__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ram0_reg_bram_0_i_41_n_0,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      I3 => Q(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_27\
    );
\ram0_reg_bram_0_i_14__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ram0_reg_bram_0_i_41_n_0,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => Q(0),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_28\
    );
\ram0_reg_bram_0_i_14__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ram0_reg_bram_0_i_41_n_0,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      I3 => Q(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_29\
    );
\ram0_reg_bram_0_i_17__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => trunc_ln1_reg_1085_pp0_iter12_reg(3),
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(1),
      I2 => ap_enable_reg_pp0_iter13,
      I3 => \^ap_block_pp0_stage0_subdone\,
      I4 => grp_fu_934_p2(0),
      I5 => grp_fu_934_p2(1),
      O => \ram0_reg_bram_0_i_17__17_n_0\
    );
\ram0_reg_bram_0_i_17__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => trunc_ln1_reg_1085_pp0_iter12_reg(1),
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(3),
      I2 => ap_enable_reg_pp0_iter13,
      I3 => \^ap_block_pp0_stage0_subdone\,
      I4 => grp_fu_934_p2(0),
      I5 => grp_fu_934_p2(1),
      O => \ram0_reg_bram_0_i_17__18_n_0\
    );
\ram0_reg_bram_0_i_17__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => trunc_ln1_reg_1085_pp0_iter12_reg(3),
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(1),
      I2 => ap_enable_reg_pp0_iter13,
      I3 => \^ap_block_pp0_stage0_subdone\,
      I4 => grp_fu_934_p2(0),
      I5 => grp_fu_934_p2(1),
      O => \ram0_reg_bram_0_i_17__19_n_0\
    );
\ram0_reg_bram_0_i_18__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_25__1_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => Q(0),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_22\
    );
\ram0_reg_bram_0_i_20__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => ap_enable_reg_pp0_iter13,
      I2 => grp_fu_934_p2(1),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(1),
      I4 => trunc_ln1_reg_1085_pp0_iter12_reg(3),
      I5 => ram0_reg_bram_0_2,
      O => ap_enable_reg_pp0_iter13_reg_13
    );
\ram0_reg_bram_0_i_20__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \ram0_reg_bram_0_i_31__0_n_0\,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => Q(0),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_14\
    );
\ram0_reg_bram_0_i_20__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => trunc_ln1_reg_1085_pp0_iter12_reg(3),
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(1),
      I2 => ap_enable_reg_pp0_iter13,
      I3 => \^ap_block_pp0_stage0_subdone\,
      I4 => grp_fu_934_p2(0),
      I5 => grp_fu_934_p2(1),
      O => \ram0_reg_bram_0_i_20__6_n_0\
    );
\ram0_reg_bram_0_i_20__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => trunc_ln1_reg_1085_pp0_iter12_reg(3),
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(1),
      I2 => ap_enable_reg_pp0_iter13,
      I3 => \^ap_block_pp0_stage0_subdone\,
      I4 => grp_fu_934_p2(0),
      I5 => grp_fu_934_p2(1),
      O => \ram0_reg_bram_0_i_20__7_n_0\
    );
\ram0_reg_bram_0_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => trunc_ln1_reg_1085_pp0_iter12_reg(1),
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(3),
      I2 => ap_enable_reg_pp0_iter13,
      I3 => \^ap_block_pp0_stage0_subdone\,
      I4 => grp_fu_934_p2(0),
      I5 => grp_fu_934_p2(1),
      O => \ram0_reg_bram_0_i_25__1_n_0\
    );
\ram0_reg_bram_0_i_25__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ram0_reg_bram_0_i_41_n_0,
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      I2 => Q(0),
      I3 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      O => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_30\
    );
\ram0_reg_bram_0_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => trunc_ln1_reg_1085_pp0_iter12_reg(3),
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(1),
      I2 => ap_enable_reg_pp0_iter13,
      I3 => \^ap_block_pp0_stage0_subdone\,
      I4 => grp_fu_934_p2(0),
      I5 => grp_fu_934_p2(1),
      O => \ram0_reg_bram_0_i_31__0_n_0\
    );
ram0_reg_bram_0_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => trunc_ln1_reg_1085_pp0_iter12_reg(3),
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(1),
      I2 => ap_enable_reg_pp0_iter13,
      I3 => \^ap_block_pp0_stage0_subdone\,
      I4 => grp_fu_934_p2(0),
      I5 => grp_fu_934_p2(1),
      O => ram0_reg_bram_0_i_41_n_0
    );
\remd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sobel_hls_urem_9ns_3ns_2_13_1_divider_u_n_13,
      Q => grp_fu_934_p2(0),
      R => '0'
    );
\remd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sobel_hls_urem_9ns_3ns_2_13_1_divider_u_n_12,
      Q => grp_fu_934_p2(1),
      R => '0'
    );
sobel_hls_urem_9ns_3ns_2_13_1_divider_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_9ns_3ns_2_13_1_divider
     port map (
      D(8 downto 0) => D(8 downto 0),
      E(0) => \^ap_block_pp0_stage0_subdone\,
      Q(1) => sobel_hls_urem_9ns_3ns_2_13_1_divider_u_n_12,
      Q(0) => sobel_hls_urem_9ns_3ns_2_13_1_divider_u_n_13,
      S_AXIS_TVALID_int_regslice => S_AXIS_TVALID_int_regslice,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \i_fu_206_reg[8]\(8 downto 0) => \i_fu_206_reg[8]\(8 downto 0),
      \icmp_ln32_fu_868_p2__15\ => \icmp_ln32_fu_868_p2__15\,
      indvar_flatten_fu_210_reg(16 downto 0) => indvar_flatten_fu_210_reg(16 downto 0),
      \j_fu_202[8]_i_4_0\(8 downto 0) => \j_fu_202[8]_i_4\(8 downto 0),
      \j_fu_202_reg[0]\ => \icmp_ln33_fu_892_p2__7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is
  port (
    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    we0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_2 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_3 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_4 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_5 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_6 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_7 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_8 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_9 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_10 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_11 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_12 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_13 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_14 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_0\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_1\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_2\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_3\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_4\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_5\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_6\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_7\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_8\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_9\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_10\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_11\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_12\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_13\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_14\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_15\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_16\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_17\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_18\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_19\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_20\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_21\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_22\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_23\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_24\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_25\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_26\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_27\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_28\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_29\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_30\ : out STD_LOGIC;
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_31\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : out STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    S_AXIS_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC;
    S_AXIS_TVALID_int_regslice : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is
  signal add_ln33_fu_962_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter12 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter13 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter11_reg_reg_srl10_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_ready : STD_LOGIC;
  signal i_fu_206 : STD_LOGIC;
  signal i_fu_206_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \icmp_ln32_fu_868_p2__15\ : STD_LOGIC;
  signal \icmp_ln33_fu_892_p2__7\ : STD_LOGIC;
  signal \indvar_flatten_fu_210[0]_i_2_n_0\ : STD_LOGIC;
  signal indvar_flatten_fu_210_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \indvar_flatten_fu_210_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_fu_210_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal j_fu_202 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \j_fu_202[8]_i_5_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_17__20_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_17__21_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_17__22_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_31__1_n_0\ : STD_LOGIC;
  signal select_ln32_fu_898_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[0]_srl9_n_0\ : STD_LOGIC;
  signal \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[1]_srl9_n_0\ : STD_LOGIC;
  signal \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[2]_srl9_n_0\ : STD_LOGIC;
  signal \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[3]_srl9_n_0\ : STD_LOGIC;
  signal \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[4]_srl9_n_0\ : STD_LOGIC;
  signal \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[5]_srl9_n_0\ : STD_LOGIC;
  signal \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[6]_srl9_n_0\ : STD_LOGIC;
  signal tmp_136_cast_reg_1075_pp0_iter2_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_136_cast_reg_1075_reg_n_100 : STD_LOGIC;
  signal tmp_136_cast_reg_1075_reg_n_101 : STD_LOGIC;
  signal tmp_136_cast_reg_1075_reg_n_102 : STD_LOGIC;
  signal tmp_136_cast_reg_1075_reg_n_103 : STD_LOGIC;
  signal tmp_136_cast_reg_1075_reg_n_104 : STD_LOGIC;
  signal tmp_136_cast_reg_1075_reg_n_105 : STD_LOGIC;
  signal tmp_136_cast_reg_1075_reg_n_95 : STD_LOGIC;
  signal tmp_136_cast_reg_1075_reg_n_96 : STD_LOGIC;
  signal tmp_136_cast_reg_1075_reg_n_97 : STD_LOGIC;
  signal tmp_136_cast_reg_1075_reg_n_98 : STD_LOGIC;
  signal tmp_136_cast_reg_1075_reg_n_99 : STD_LOGIC;
  signal trunc_ln1_reg_1085 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \trunc_ln1_reg_1085_pp0_iter11_reg_reg[0]_srl10_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1085_pp0_iter11_reg_reg[1]_srl11_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1085_pp0_iter11_reg_reg[2]_srl10_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1085_pp0_iter11_reg_reg[3]_srl11_n_0\ : STD_LOGIC;
  signal trunc_ln1_reg_1085_pp0_iter12_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln33_reg_1080 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \trunc_ln33_reg_1080[2]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln33_reg_1080_pp0_iter11_reg_reg[0]_srl11_n_0\ : STD_LOGIC;
  signal \trunc_ln33_reg_1080_pp0_iter11_reg_reg[1]_srl10_n_0\ : STD_LOGIC;
  signal \trunc_ln33_reg_1080_pp0_iter11_reg_reg[2]_srl10_n_0\ : STD_LOGIC;
  signal \trunc_ln33_reg_1080_pp0_iter11_reg_reg[3]_srl11_n_0\ : STD_LOGIC;
  signal \trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11_last_n_0\ : STD_LOGIC;
  signal \trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11_n_0\ : STD_LOGIC;
  signal \trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11_last_n_0\ : STD_LOGIC;
  signal \trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11_n_0\ : STD_LOGIC;
  signal \trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11_last_n_0\ : STD_LOGIC;
  signal \trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11_n_0\ : STD_LOGIC;
  signal \trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11_last_n_0\ : STD_LOGIC;
  signal \trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11_n_0\ : STD_LOGIC;
  signal \trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11_last_n_0\ : STD_LOGIC;
  signal \trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11_n_0\ : STD_LOGIC;
  signal \trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11_last_n_0\ : STD_LOGIC;
  signal \trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11_n_0\ : STD_LOGIC;
  signal \trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11_last_n_0\ : STD_LOGIC;
  signal \trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11_n_0\ : STD_LOGIC;
  signal \trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11_last_n_0\ : STD_LOGIC;
  signal \trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11_n_0\ : STD_LOGIC;
  signal urem_9ns_3ns_2_13_1_U2_n_1 : STD_LOGIC;
  signal urem_9ns_3ns_2_13_1_U2_n_2 : STD_LOGIC;
  signal urem_9ns_3ns_2_13_1_U2_n_3 : STD_LOGIC;
  signal urem_9ns_3ns_2_13_1_U2_n_4 : STD_LOGIC;
  signal urem_9ns_3ns_2_13_1_U2_n_5 : STD_LOGIC;
  signal urem_9ns_3ns_2_13_1_U2_n_6 : STD_LOGIC;
  signal urem_9ns_3ns_2_13_1_U2_n_7 : STD_LOGIC;
  signal urem_9ns_3ns_2_13_1_U2_n_8 : STD_LOGIC;
  signal urem_9ns_3ns_2_13_1_U2_n_9 : STD_LOGIC;
  signal \NLW_indvar_flatten_fu_210_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_indvar_flatten_fu_210_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_tmp_136_cast_reg_1075_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_136_cast_reg_1075_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_136_cast_reg_1075_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_136_cast_reg_1075_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_136_cast_reg_1075_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_136_cast_reg_1075_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_136_cast_reg_1075_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_136_cast_reg_1075_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_136_cast_reg_1075_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_136_cast_reg_1075_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_tmp_136_cast_reg_1075_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_136_cast_reg_1075_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_3\ : label is "soft_lutpair33";
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter11_reg_reg_srl10 : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/ap_loop_exit_ready_pp0_iter11_reg_reg_srl10 ";
  attribute SOFT_HLUTNM of grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg_i_1 : label is "soft_lutpair33";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_210_reg[0]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_210_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_210_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of \j_fu_202[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \j_fu_202[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \j_fu_202[3]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \j_fu_202[5]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \j_fu_202[6]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \j_fu_202[7]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_17__20\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_17__21\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_17__22\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_31__1\ : label is "soft_lutpair36";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[0]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[0]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg[0]_srl9 ";
  attribute srl_bus_name of \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[1]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[1]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg[1]_srl9 ";
  attribute srl_bus_name of \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[2]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[2]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg[2]_srl9 ";
  attribute srl_bus_name of \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[3]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[3]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg[3]_srl9 ";
  attribute srl_bus_name of \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[4]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[4]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg[4]_srl9 ";
  attribute srl_bus_name of \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[5]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[5]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg[5]_srl9 ";
  attribute srl_bus_name of \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[6]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[6]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg[6]_srl9 ";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_136_cast_reg_1075_reg : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_136_cast_reg_1075_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute srl_bus_name of \trunc_ln1_reg_1085_pp0_iter11_reg_reg[0]_srl10\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln1_reg_1085_pp0_iter11_reg_reg ";
  attribute srl_name of \trunc_ln1_reg_1085_pp0_iter11_reg_reg[0]_srl10\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln1_reg_1085_pp0_iter11_reg_reg[0]_srl10 ";
  attribute srl_bus_name of \trunc_ln1_reg_1085_pp0_iter11_reg_reg[1]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln1_reg_1085_pp0_iter11_reg_reg ";
  attribute srl_name of \trunc_ln1_reg_1085_pp0_iter11_reg_reg[1]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln1_reg_1085_pp0_iter11_reg_reg[1]_srl11 ";
  attribute SOFT_HLUTNM of \trunc_ln1_reg_1085_pp0_iter11_reg_reg[1]_srl11_i_1\ : label is "soft_lutpair37";
  attribute srl_bus_name of \trunc_ln1_reg_1085_pp0_iter11_reg_reg[2]_srl10\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln1_reg_1085_pp0_iter11_reg_reg ";
  attribute srl_name of \trunc_ln1_reg_1085_pp0_iter11_reg_reg[2]_srl10\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln1_reg_1085_pp0_iter11_reg_reg[2]_srl10 ";
  attribute srl_bus_name of \trunc_ln1_reg_1085_pp0_iter11_reg_reg[3]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln1_reg_1085_pp0_iter11_reg_reg ";
  attribute srl_name of \trunc_ln1_reg_1085_pp0_iter11_reg_reg[3]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln1_reg_1085_pp0_iter11_reg_reg[3]_srl11 ";
  attribute SOFT_HLUTNM of \trunc_ln1_reg_1085_pp0_iter11_reg_reg[3]_srl11_i_1\ : label is "soft_lutpair39";
  attribute srl_bus_name of \trunc_ln33_reg_1080_pp0_iter11_reg_reg[0]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln33_reg_1080_pp0_iter11_reg_reg ";
  attribute srl_name of \trunc_ln33_reg_1080_pp0_iter11_reg_reg[0]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln33_reg_1080_pp0_iter11_reg_reg[0]_srl11 ";
  attribute SOFT_HLUTNM of \trunc_ln33_reg_1080_pp0_iter11_reg_reg[0]_srl11_i_1\ : label is "soft_lutpair38";
  attribute srl_bus_name of \trunc_ln33_reg_1080_pp0_iter11_reg_reg[1]_srl10\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln33_reg_1080_pp0_iter11_reg_reg ";
  attribute srl_name of \trunc_ln33_reg_1080_pp0_iter11_reg_reg[1]_srl10\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln33_reg_1080_pp0_iter11_reg_reg[1]_srl10 ";
  attribute srl_bus_name of \trunc_ln33_reg_1080_pp0_iter11_reg_reg[2]_srl10\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln33_reg_1080_pp0_iter11_reg_reg ";
  attribute srl_name of \trunc_ln33_reg_1080_pp0_iter11_reg_reg[2]_srl10\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln33_reg_1080_pp0_iter11_reg_reg[2]_srl10 ";
  attribute srl_bus_name of \trunc_ln33_reg_1080_pp0_iter11_reg_reg[3]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln33_reg_1080_pp0_iter11_reg_reg ";
  attribute srl_name of \trunc_ln33_reg_1080_pp0_iter11_reg_reg[3]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln33_reg_1080_pp0_iter11_reg_reg[3]_srl11 ";
  attribute SOFT_HLUTNM of \trunc_ln33_reg_1080_pp0_iter11_reg_reg[3]_srl11_i_1\ : label is "soft_lutpair39";
  attribute srl_bus_name of \trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg ";
  attribute srl_name of \trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11 ";
  attribute srl_bus_name of \trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg ";
  attribute srl_name of \trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11 ";
  attribute srl_bus_name of \trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg ";
  attribute srl_name of \trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11 ";
  attribute srl_bus_name of \trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg ";
  attribute srl_name of \trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11 ";
  attribute srl_bus_name of \trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg ";
  attribute srl_name of \trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11 ";
  attribute srl_bus_name of \trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg ";
  attribute srl_name of \trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11 ";
  attribute srl_bus_name of \trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg ";
  attribute srl_name of \trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11 ";
  attribute srl_bus_name of \trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg ";
  attribute srl_name of \trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11 ";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[0]__0\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[0]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[0]__0_rep\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[0]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[0]__0_rep__0\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[0]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[0]__0_rep__1\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[0]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[1]__0\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[1]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[1]__0_rep\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[1]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[1]__0_rep__0\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[1]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[1]__0_rep__1\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[1]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[2]__0\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[2]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[2]__0_rep\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[2]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[2]__0_rep__0\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[2]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[2]__0_rep__1\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[2]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[3]__0\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[3]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[3]__0_rep\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[3]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[3]__0_rep__0\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[3]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[3]__0_rep__1\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[3]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[4]__0\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[4]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[4]__0_rep\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[4]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[4]__0_rep__0\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[4]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[4]__0_rep__1\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[4]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[5]__0\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[5]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[5]__0_rep\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[5]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[5]__0_rep__0\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[5]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[5]__0_rep__1\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[5]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[6]__0\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[6]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[6]__0_rep\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[6]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[6]__0_rep__0\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[6]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[6]__0_rep__1\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[6]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__0\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0";
  attribute ORIG_CELL_NAME of \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1\ : label is "trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0";
begin
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \icmp_ln32_fu_868_p2__15\,
      O => \^ap_enable_reg_pp0_iter1_reg_0\
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter9,
      Q => ap_enable_reg_pp0_iter10,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter10,
      Q => ap_enable_reg_pp0_iter11,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter12_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter11,
      Q => ap_enable_reg_pp0_iter12,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter13_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter12,
      Q => ap_enable_reg_pp0_iter13,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \icmp_ln32_fu_868_p2__15\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_rst_n,
      O => ap_enable_reg_pp0_iter2
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_enable_reg_pp0_iter2
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2_reg_n_0,
      R => ap_enable_reg_pp0_iter2
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2_reg_n_0,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter8,
      Q => ap_enable_reg_pp0_iter9,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter11_reg_reg_srl10: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter11_reg_reg_srl10_n_0
    );
ap_loop_exit_ready_pp0_iter11_reg_reg_srl10_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \icmp_ln32_fu_868_p2__15\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_block_pp0_stage0_subdone,
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_ready
    );
\ap_loop_exit_ready_pp0_iter12_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter11_reg_reg_srl10_n_0,
      Q => ap_loop_exit_ready_pp0_iter12_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_198
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(2 downto 1),
      SR(0) => i_fu_206,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter12_reg => ap_loop_exit_ready_pp0_iter12_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg
    );
grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF00"
    )
        port map (
      I0 => \icmp_ln32_fu_868_p2__15\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => Q(0),
      I4 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg,
      O => ap_enable_reg_pp0_iter1_reg_1
    );
\i_fu_206_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => urem_9ns_3ns_2_13_1_U2_n_9,
      Q => i_fu_206_reg(0),
      R => i_fu_206
    );
\i_fu_206_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => urem_9ns_3ns_2_13_1_U2_n_8,
      Q => i_fu_206_reg(1),
      R => i_fu_206
    );
\i_fu_206_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => urem_9ns_3ns_2_13_1_U2_n_7,
      Q => i_fu_206_reg(2),
      R => i_fu_206
    );
\i_fu_206_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => urem_9ns_3ns_2_13_1_U2_n_6,
      Q => i_fu_206_reg(3),
      R => i_fu_206
    );
\i_fu_206_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => urem_9ns_3ns_2_13_1_U2_n_5,
      Q => i_fu_206_reg(4),
      R => i_fu_206
    );
\i_fu_206_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => urem_9ns_3ns_2_13_1_U2_n_4,
      Q => i_fu_206_reg(5),
      R => i_fu_206
    );
\i_fu_206_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => urem_9ns_3ns_2_13_1_U2_n_3,
      Q => i_fu_206_reg(6),
      R => i_fu_206
    );
\i_fu_206_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => urem_9ns_3ns_2_13_1_U2_n_2,
      Q => i_fu_206_reg(7),
      R => i_fu_206
    );
\i_fu_206_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => urem_9ns_3ns_2_13_1_U2_n_1,
      Q => i_fu_206_reg(8),
      R => i_fu_206
    );
\indvar_flatten_fu_210[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_fu_210_reg(0),
      O => \indvar_flatten_fu_210[0]_i_2_n_0\
    );
\indvar_flatten_fu_210_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => \indvar_flatten_fu_210_reg[0]_i_1_n_15\,
      Q => indvar_flatten_fu_210_reg(0),
      R => i_fu_206
    );
\indvar_flatten_fu_210_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \indvar_flatten_fu_210_reg[0]_i_1_n_0\,
      CO(6) => \indvar_flatten_fu_210_reg[0]_i_1_n_1\,
      CO(5) => \indvar_flatten_fu_210_reg[0]_i_1_n_2\,
      CO(4) => \indvar_flatten_fu_210_reg[0]_i_1_n_3\,
      CO(3) => \indvar_flatten_fu_210_reg[0]_i_1_n_4\,
      CO(2) => \indvar_flatten_fu_210_reg[0]_i_1_n_5\,
      CO(1) => \indvar_flatten_fu_210_reg[0]_i_1_n_6\,
      CO(0) => \indvar_flatten_fu_210_reg[0]_i_1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \indvar_flatten_fu_210_reg[0]_i_1_n_8\,
      O(6) => \indvar_flatten_fu_210_reg[0]_i_1_n_9\,
      O(5) => \indvar_flatten_fu_210_reg[0]_i_1_n_10\,
      O(4) => \indvar_flatten_fu_210_reg[0]_i_1_n_11\,
      O(3) => \indvar_flatten_fu_210_reg[0]_i_1_n_12\,
      O(2) => \indvar_flatten_fu_210_reg[0]_i_1_n_13\,
      O(1) => \indvar_flatten_fu_210_reg[0]_i_1_n_14\,
      O(0) => \indvar_flatten_fu_210_reg[0]_i_1_n_15\,
      S(7 downto 1) => indvar_flatten_fu_210_reg(7 downto 1),
      S(0) => \indvar_flatten_fu_210[0]_i_2_n_0\
    );
\indvar_flatten_fu_210_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => \indvar_flatten_fu_210_reg[8]_i_1_n_13\,
      Q => indvar_flatten_fu_210_reg(10),
      R => i_fu_206
    );
\indvar_flatten_fu_210_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => \indvar_flatten_fu_210_reg[8]_i_1_n_12\,
      Q => indvar_flatten_fu_210_reg(11),
      R => i_fu_206
    );
\indvar_flatten_fu_210_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => \indvar_flatten_fu_210_reg[8]_i_1_n_11\,
      Q => indvar_flatten_fu_210_reg(12),
      R => i_fu_206
    );
\indvar_flatten_fu_210_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => \indvar_flatten_fu_210_reg[8]_i_1_n_10\,
      Q => indvar_flatten_fu_210_reg(13),
      R => i_fu_206
    );
\indvar_flatten_fu_210_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => \indvar_flatten_fu_210_reg[8]_i_1_n_9\,
      Q => indvar_flatten_fu_210_reg(14),
      R => i_fu_206
    );
\indvar_flatten_fu_210_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => \indvar_flatten_fu_210_reg[8]_i_1_n_8\,
      Q => indvar_flatten_fu_210_reg(15),
      R => i_fu_206
    );
\indvar_flatten_fu_210_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => \indvar_flatten_fu_210_reg[16]_i_1_n_15\,
      Q => indvar_flatten_fu_210_reg(16),
      R => i_fu_206
    );
\indvar_flatten_fu_210_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \indvar_flatten_fu_210_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_indvar_flatten_fu_210_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_indvar_flatten_fu_210_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => \indvar_flatten_fu_210_reg[16]_i_1_n_15\,
      S(7 downto 1) => B"0000000",
      S(0) => indvar_flatten_fu_210_reg(16)
    );
\indvar_flatten_fu_210_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => \indvar_flatten_fu_210_reg[0]_i_1_n_14\,
      Q => indvar_flatten_fu_210_reg(1),
      R => i_fu_206
    );
\indvar_flatten_fu_210_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => \indvar_flatten_fu_210_reg[0]_i_1_n_13\,
      Q => indvar_flatten_fu_210_reg(2),
      R => i_fu_206
    );
\indvar_flatten_fu_210_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => \indvar_flatten_fu_210_reg[0]_i_1_n_12\,
      Q => indvar_flatten_fu_210_reg(3),
      R => i_fu_206
    );
\indvar_flatten_fu_210_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => \indvar_flatten_fu_210_reg[0]_i_1_n_11\,
      Q => indvar_flatten_fu_210_reg(4),
      R => i_fu_206
    );
\indvar_flatten_fu_210_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => \indvar_flatten_fu_210_reg[0]_i_1_n_10\,
      Q => indvar_flatten_fu_210_reg(5),
      R => i_fu_206
    );
\indvar_flatten_fu_210_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => \indvar_flatten_fu_210_reg[0]_i_1_n_9\,
      Q => indvar_flatten_fu_210_reg(6),
      R => i_fu_206
    );
\indvar_flatten_fu_210_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => \indvar_flatten_fu_210_reg[0]_i_1_n_8\,
      Q => indvar_flatten_fu_210_reg(7),
      R => i_fu_206
    );
\indvar_flatten_fu_210_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => \indvar_flatten_fu_210_reg[8]_i_1_n_15\,
      Q => indvar_flatten_fu_210_reg(8),
      R => i_fu_206
    );
\indvar_flatten_fu_210_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \indvar_flatten_fu_210_reg[0]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \indvar_flatten_fu_210_reg[8]_i_1_n_0\,
      CO(6) => \indvar_flatten_fu_210_reg[8]_i_1_n_1\,
      CO(5) => \indvar_flatten_fu_210_reg[8]_i_1_n_2\,
      CO(4) => \indvar_flatten_fu_210_reg[8]_i_1_n_3\,
      CO(3) => \indvar_flatten_fu_210_reg[8]_i_1_n_4\,
      CO(2) => \indvar_flatten_fu_210_reg[8]_i_1_n_5\,
      CO(1) => \indvar_flatten_fu_210_reg[8]_i_1_n_6\,
      CO(0) => \indvar_flatten_fu_210_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \indvar_flatten_fu_210_reg[8]_i_1_n_8\,
      O(6) => \indvar_flatten_fu_210_reg[8]_i_1_n_9\,
      O(5) => \indvar_flatten_fu_210_reg[8]_i_1_n_10\,
      O(4) => \indvar_flatten_fu_210_reg[8]_i_1_n_11\,
      O(3) => \indvar_flatten_fu_210_reg[8]_i_1_n_12\,
      O(2) => \indvar_flatten_fu_210_reg[8]_i_1_n_13\,
      O(1) => \indvar_flatten_fu_210_reg[8]_i_1_n_14\,
      O(0) => \indvar_flatten_fu_210_reg[8]_i_1_n_15\,
      S(7 downto 0) => indvar_flatten_fu_210_reg(15 downto 8)
    );
\indvar_flatten_fu_210_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => \indvar_flatten_fu_210_reg[8]_i_1_n_14\,
      Q => indvar_flatten_fu_210_reg(9),
      R => i_fu_206
    );
\j_fu_202[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln33_fu_892_p2__7\,
      I1 => j_fu_202(0),
      O => add_ln33_fu_962_p2(0)
    );
\j_fu_202[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \icmp_ln33_fu_892_p2__7\,
      I1 => j_fu_202(1),
      I2 => j_fu_202(0),
      O => add_ln33_fu_962_p2(1)
    );
\j_fu_202[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => \icmp_ln33_fu_892_p2__7\,
      I1 => j_fu_202(0),
      I2 => j_fu_202(1),
      I3 => j_fu_202(2),
      O => add_ln33_fu_962_p2(2)
    );
\j_fu_202[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => j_fu_202(3),
      I1 => \icmp_ln33_fu_892_p2__7\,
      I2 => j_fu_202(2),
      I3 => j_fu_202(0),
      I4 => j_fu_202(1),
      O => add_ln33_fu_962_p2(3)
    );
\j_fu_202[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F00FF00800000"
    )
        port map (
      I0 => j_fu_202(1),
      I1 => j_fu_202(0),
      I2 => j_fu_202(2),
      I3 => \icmp_ln33_fu_892_p2__7\,
      I4 => j_fu_202(3),
      I5 => j_fu_202(4),
      O => add_ln33_fu_962_p2(4)
    );
\j_fu_202[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => j_fu_202(5),
      I1 => \icmp_ln33_fu_892_p2__7\,
      I2 => \j_fu_202[8]_i_5_n_0\,
      O => add_ln33_fu_962_p2(5)
    );
\j_fu_202[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \j_fu_202[8]_i_5_n_0\,
      I1 => j_fu_202(5),
      I2 => \icmp_ln33_fu_892_p2__7\,
      I3 => j_fu_202(6),
      O => add_ln33_fu_962_p2(6)
    );
\j_fu_202[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => j_fu_202(7),
      I1 => \j_fu_202[8]_i_5_n_0\,
      I2 => j_fu_202(6),
      I3 => j_fu_202(5),
      I4 => \icmp_ln33_fu_892_p2__7\,
      O => add_ln33_fu_962_p2(7)
    );
\j_fu_202[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY
    );
\j_fu_202[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => \icmp_ln33_fu_892_p2__7\,
      I1 => j_fu_202(5),
      I2 => j_fu_202(6),
      I3 => \j_fu_202[8]_i_5_n_0\,
      I4 => j_fu_202(7),
      I5 => j_fu_202(8),
      O => add_ln33_fu_962_p2(8)
    );
\j_fu_202[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => j_fu_202(3),
      I1 => j_fu_202(4),
      I2 => \icmp_ln33_fu_892_p2__7\,
      I3 => j_fu_202(2),
      I4 => j_fu_202(0),
      I5 => j_fu_202(1),
      O => \j_fu_202[8]_i_5_n_0\
    );
\j_fu_202_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => add_ln33_fu_962_p2(0),
      Q => j_fu_202(0),
      R => i_fu_206
    );
\j_fu_202_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => add_ln33_fu_962_p2(1),
      Q => j_fu_202(1),
      R => i_fu_206
    );
\j_fu_202_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => add_ln33_fu_962_p2(2),
      Q => j_fu_202(2),
      R => i_fu_206
    );
\j_fu_202_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => add_ln33_fu_962_p2(3),
      Q => j_fu_202(3),
      R => i_fu_206
    );
\j_fu_202_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => add_ln33_fu_962_p2(4),
      Q => j_fu_202(4),
      R => i_fu_206
    );
\j_fu_202_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => add_ln33_fu_962_p2(5),
      Q => j_fu_202(5),
      R => i_fu_206
    );
\j_fu_202_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => add_ln33_fu_962_p2(6),
      Q => j_fu_202(6),
      R => i_fu_206
    );
\j_fu_202_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => add_ln33_fu_962_p2(7),
      Q => j_fu_202(7),
      R => i_fu_206
    );
\j_fu_202_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY,
      D => add_ln33_fu_962_p2(8),
      Q => j_fu_202(8),
      R => i_fu_206
    );
\ram0_reg_bram_0_i_17__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      I1 => Q(2),
      I2 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      O => \ram0_reg_bram_0_i_17__20_n_0\
    );
\ram0_reg_bram_0_i_17__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      I2 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      O => \ram0_reg_bram_0_i_17__21_n_0\
    );
\ram0_reg_bram_0_i_17__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(2),
      I1 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      I2 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      O => \ram0_reg_bram_0_i_17__22_n_0\
    );
\ram0_reg_bram_0_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp0_iter13,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => Q(3),
      O => \ap_CS_fsm_reg[2]\
    );
\ram0_reg_bram_0_i_31__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      I1 => Q(2),
      I2 => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      O => \ram0_reg_bram_0_i_31__1_n_0\
    );
\tmp_136_cast_reg_1075_pp0_iter11_reg_reg[0]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_136_cast_reg_1075_pp0_iter2_reg(0),
      Q => \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[0]_srl9_n_0\
    );
\tmp_136_cast_reg_1075_pp0_iter11_reg_reg[1]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_136_cast_reg_1075_pp0_iter2_reg(1),
      Q => \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[1]_srl9_n_0\
    );
\tmp_136_cast_reg_1075_pp0_iter11_reg_reg[2]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_136_cast_reg_1075_pp0_iter2_reg(2),
      Q => \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[2]_srl9_n_0\
    );
\tmp_136_cast_reg_1075_pp0_iter11_reg_reg[3]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_136_cast_reg_1075_pp0_iter2_reg(3),
      Q => \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[3]_srl9_n_0\
    );
\tmp_136_cast_reg_1075_pp0_iter11_reg_reg[4]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_136_cast_reg_1075_pp0_iter2_reg(4),
      Q => \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[4]_srl9_n_0\
    );
\tmp_136_cast_reg_1075_pp0_iter11_reg_reg[5]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_136_cast_reg_1075_pp0_iter2_reg(5),
      Q => \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[5]_srl9_n_0\
    );
\tmp_136_cast_reg_1075_pp0_iter11_reg_reg[6]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_136_cast_reg_1075_pp0_iter2_reg(6),
      Q => \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[6]_srl9_n_0\
    );
\tmp_136_cast_reg_1075_pp0_iter12_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[0]_srl9_n_0\,
      Q => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(4),
      R => '0'
    );
\tmp_136_cast_reg_1075_pp0_iter12_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[1]_srl9_n_0\,
      Q => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(5),
      R => '0'
    );
\tmp_136_cast_reg_1075_pp0_iter12_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[2]_srl9_n_0\,
      Q => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(6),
      R => '0'
    );
\tmp_136_cast_reg_1075_pp0_iter12_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[3]_srl9_n_0\,
      Q => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(7),
      R => '0'
    );
\tmp_136_cast_reg_1075_pp0_iter12_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[4]_srl9_n_0\,
      Q => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(8),
      R => '0'
    );
\tmp_136_cast_reg_1075_pp0_iter12_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[5]_srl9_n_0\,
      Q => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(9),
      R => '0'
    );
\tmp_136_cast_reg_1075_pp0_iter12_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[6]_srl9_n_0\,
      Q => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(10),
      R => '0'
    );
tmp_136_cast_reg_1075_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8) => urem_9ns_3ns_2_13_1_U2_n_1,
      A(7) => urem_9ns_3ns_2_13_1_U2_n_2,
      A(6) => urem_9ns_3ns_2_13_1_U2_n_3,
      A(5) => urem_9ns_3ns_2_13_1_U2_n_4,
      A(4) => urem_9ns_3ns_2_13_1_U2_n_5,
      A(3) => urem_9ns_3ns_2_13_1_U2_n_6,
      A(2) => urem_9ns_3ns_2_13_1_U2_n_7,
      A(1) => urem_9ns_3ns_2_13_1_U2_n_8,
      A(0) => urem_9ns_3ns_2_13_1_U2_n_9,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_136_cast_reg_1075_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001010101011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_136_cast_reg_1075_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_136_cast_reg_1075_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_136_cast_reg_1075_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_136_cast_reg_1075_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_136_cast_reg_1075_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_tmp_136_cast_reg_1075_reg_P_UNCONNECTED(47 downto 18),
      P(17 downto 11) => tmp_136_cast_reg_1075_pp0_iter2_reg(6 downto 0),
      P(10) => tmp_136_cast_reg_1075_reg_n_95,
      P(9) => tmp_136_cast_reg_1075_reg_n_96,
      P(8) => tmp_136_cast_reg_1075_reg_n_97,
      P(7) => tmp_136_cast_reg_1075_reg_n_98,
      P(6) => tmp_136_cast_reg_1075_reg_n_99,
      P(5) => tmp_136_cast_reg_1075_reg_n_100,
      P(4) => tmp_136_cast_reg_1075_reg_n_101,
      P(3) => tmp_136_cast_reg_1075_reg_n_102,
      P(2) => tmp_136_cast_reg_1075_reg_n_103,
      P(1) => tmp_136_cast_reg_1075_reg_n_104,
      P(0) => tmp_136_cast_reg_1075_reg_n_105,
      PATTERNBDETECT => NLW_tmp_136_cast_reg_1075_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_136_cast_reg_1075_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_136_cast_reg_1075_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_136_cast_reg_1075_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_136_cast_reg_1075_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\trunc_ln1_reg_1085_pp0_iter11_reg_reg[0]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1_reg_1085(0),
      Q => \trunc_ln1_reg_1085_pp0_iter11_reg_reg[0]_srl10_n_0\
    );
\trunc_ln1_reg_1085_pp0_iter11_reg_reg[1]_srl11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => select_ln32_fu_898_p3(5),
      Q => \trunc_ln1_reg_1085_pp0_iter11_reg_reg[1]_srl11_n_0\
    );
\trunc_ln1_reg_1085_pp0_iter11_reg_reg[1]_srl11_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_fu_202(5),
      I1 => \icmp_ln33_fu_892_p2__7\,
      O => select_ln32_fu_898_p3(5)
    );
\trunc_ln1_reg_1085_pp0_iter11_reg_reg[2]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1_reg_1085(2),
      Q => \trunc_ln1_reg_1085_pp0_iter11_reg_reg[2]_srl10_n_0\
    );
\trunc_ln1_reg_1085_pp0_iter11_reg_reg[3]_srl11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => select_ln32_fu_898_p3(7),
      Q => \trunc_ln1_reg_1085_pp0_iter11_reg_reg[3]_srl11_n_0\
    );
\trunc_ln1_reg_1085_pp0_iter11_reg_reg[3]_srl11_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_fu_202(7),
      I1 => \icmp_ln33_fu_892_p2__7\,
      O => select_ln32_fu_898_p3(7)
    );
\trunc_ln1_reg_1085_pp0_iter12_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln1_reg_1085_pp0_iter11_reg_reg[0]_srl10_n_0\,
      Q => trunc_ln1_reg_1085_pp0_iter12_reg(0),
      R => '0'
    );
\trunc_ln1_reg_1085_pp0_iter12_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln1_reg_1085_pp0_iter11_reg_reg[1]_srl11_n_0\,
      Q => trunc_ln1_reg_1085_pp0_iter12_reg(1),
      R => '0'
    );
\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln1_reg_1085_pp0_iter11_reg_reg[2]_srl10_n_0\,
      Q => trunc_ln1_reg_1085_pp0_iter12_reg(2),
      R => '0'
    );
\trunc_ln1_reg_1085_pp0_iter12_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln1_reg_1085_pp0_iter11_reg_reg[3]_srl11_n_0\,
      Q => trunc_ln1_reg_1085_pp0_iter12_reg(3),
      R => '0'
    );
\trunc_ln1_reg_1085_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => j_fu_202(4),
      Q => trunc_ln1_reg_1085(0),
      R => \trunc_ln33_reg_1080[2]_i_1_n_0\
    );
\trunc_ln1_reg_1085_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => j_fu_202(6),
      Q => trunc_ln1_reg_1085(2),
      R => \trunc_ln33_reg_1080[2]_i_1_n_0\
    );
\trunc_ln33_reg_1080[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln33_fu_892_p2__7\,
      I1 => ap_block_pp0_stage0_subdone,
      O => \trunc_ln33_reg_1080[2]_i_1_n_0\
    );
\trunc_ln33_reg_1080_pp0_iter11_reg_reg[0]_srl11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => select_ln32_fu_898_p3(0),
      Q => \trunc_ln33_reg_1080_pp0_iter11_reg_reg[0]_srl11_n_0\
    );
\trunc_ln33_reg_1080_pp0_iter11_reg_reg[0]_srl11_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_fu_202(0),
      I1 => \icmp_ln33_fu_892_p2__7\,
      O => select_ln32_fu_898_p3(0)
    );
\trunc_ln33_reg_1080_pp0_iter11_reg_reg[1]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln33_reg_1080(1),
      Q => \trunc_ln33_reg_1080_pp0_iter11_reg_reg[1]_srl10_n_0\
    );
\trunc_ln33_reg_1080_pp0_iter11_reg_reg[2]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln33_reg_1080(2),
      Q => \trunc_ln33_reg_1080_pp0_iter11_reg_reg[2]_srl10_n_0\
    );
\trunc_ln33_reg_1080_pp0_iter11_reg_reg[3]_srl11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => select_ln32_fu_898_p3(3),
      Q => \trunc_ln33_reg_1080_pp0_iter11_reg_reg[3]_srl11_n_0\
    );
\trunc_ln33_reg_1080_pp0_iter11_reg_reg[3]_srl11_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_fu_202(3),
      I1 => \icmp_ln33_fu_892_p2__7\,
      O => select_ln32_fu_898_p3(3)
    );
\trunc_ln33_reg_1080_pp0_iter12_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln33_reg_1080_pp0_iter11_reg_reg[0]_srl11_n_0\,
      Q => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(0),
      R => '0'
    );
\trunc_ln33_reg_1080_pp0_iter12_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln33_reg_1080_pp0_iter11_reg_reg[1]_srl10_n_0\,
      Q => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(1),
      R => '0'
    );
\trunc_ln33_reg_1080_pp0_iter12_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln33_reg_1080_pp0_iter11_reg_reg[2]_srl10_n_0\,
      Q => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(2),
      R => '0'
    );
\trunc_ln33_reg_1080_pp0_iter12_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln33_reg_1080_pp0_iter11_reg_reg[3]_srl11_n_0\,
      Q => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(3),
      R => '0'
    );
\trunc_ln33_reg_1080_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => j_fu_202(1),
      Q => trunc_ln33_reg_1080(1),
      R => \trunc_ln33_reg_1080[2]_i_1_n_0\
    );
\trunc_ln33_reg_1080_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => j_fu_202(2),
      Q => trunc_ln33_reg_1080(2),
      R => \trunc_ln33_reg_1080[2]_i_1_n_0\
    );
\trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => S_AXIS_TDATA_int_regslice(0),
      Q => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11_n_0\
    );
\trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11_last\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11_n_0\,
      Q => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11_last_n_0\,
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => S_AXIS_TDATA_int_regslice(1),
      Q => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11_n_0\
    );
\trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11_last\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11_n_0\,
      Q => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11_last_n_0\,
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => S_AXIS_TDATA_int_regslice(2),
      Q => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11_n_0\
    );
\trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11_last\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11_n_0\,
      Q => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11_last_n_0\,
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => S_AXIS_TDATA_int_regslice(3),
      Q => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11_n_0\
    );
\trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11_last\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11_n_0\,
      Q => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11_last_n_0\,
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => S_AXIS_TDATA_int_regslice(4),
      Q => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11_n_0\
    );
\trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11_last\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11_n_0\,
      Q => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11_last_n_0\,
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => S_AXIS_TDATA_int_regslice(5),
      Q => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11_n_0\
    );
\trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11_last\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11_n_0\,
      Q => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11_last_n_0\,
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => S_AXIS_TDATA_int_regslice(6),
      Q => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11_n_0\
    );
\trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11_last\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11_n_0\,
      Q => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11_last_n_0\,
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => S_AXIS_TDATA_int_regslice(7),
      Q => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11_n_0\
    );
\trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11_last\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11_n_0\,
      Q => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11_last_n_0\,
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11_last_n_0\,
      Q => d0(0),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[0]__0_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11_last_n_0\,
      Q => \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0\(0),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[0]__0_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11_last_n_0\,
      Q => DINADIN(0),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[0]__0_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11_last_n_0\,
      Q => \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0\(0),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11_last_n_0\,
      Q => d0(1),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[1]__0_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11_last_n_0\,
      Q => \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0\(1),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[1]__0_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11_last_n_0\,
      Q => DINADIN(1),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[1]__0_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11_last_n_0\,
      Q => \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0\(1),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11_last_n_0\,
      Q => d0(2),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[2]__0_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11_last_n_0\,
      Q => \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0\(2),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[2]__0_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11_last_n_0\,
      Q => DINADIN(2),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[2]__0_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11_last_n_0\,
      Q => \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0\(2),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11_last_n_0\,
      Q => d0(3),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[3]__0_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11_last_n_0\,
      Q => \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0\(3),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[3]__0_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11_last_n_0\,
      Q => DINADIN(3),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[3]__0_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11_last_n_0\,
      Q => \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0\(3),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11_last_n_0\,
      Q => d0(4),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[4]__0_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11_last_n_0\,
      Q => \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0\(4),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[4]__0_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11_last_n_0\,
      Q => DINADIN(4),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[4]__0_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11_last_n_0\,
      Q => \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0\(4),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11_last_n_0\,
      Q => d0(5),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[5]__0_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11_last_n_0\,
      Q => \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0\(5),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[5]__0_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11_last_n_0\,
      Q => DINADIN(5),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[5]__0_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11_last_n_0\,
      Q => \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0\(5),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11_last_n_0\,
      Q => d0(6),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[6]__0_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11_last_n_0\,
      Q => \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0\(6),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[6]__0_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11_last_n_0\,
      Q => DINADIN(6),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[6]__0_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11_last_n_0\,
      Q => \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0\(6),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11_last_n_0\,
      Q => d0(7),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11_last_n_0\,
      Q => \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0\(7),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11_last_n_0\,
      Q => DINADIN(7),
      R => '0'
    );
\trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11_last_n_0\,
      Q => \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0\(7),
      R => '0'
    );
urem_9ns_3ns_2_13_1_U2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_9ns_3ns_2_13_1
     port map (
      D(8) => urem_9ns_3ns_2_13_1_U2_n_1,
      D(7) => urem_9ns_3ns_2_13_1_U2_n_2,
      D(6) => urem_9ns_3ns_2_13_1_U2_n_3,
      D(5) => urem_9ns_3ns_2_13_1_U2_n_4,
      D(4) => urem_9ns_3ns_2_13_1_U2_n_5,
      D(3) => urem_9ns_3ns_2_13_1_U2_n_6,
      D(2) => urem_9ns_3ns_2_13_1_U2_n_7,
      D(1) => urem_9ns_3ns_2_13_1_U2_n_8,
      D(0) => urem_9ns_3ns_2_13_1_U2_n_9,
      Q(0) => Q(2),
      S_AXIS_TVALID_int_regslice => S_AXIS_TVALID_int_regslice,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter13 => ap_enable_reg_pp0_iter13,
      ap_enable_reg_pp0_iter13_reg => ap_enable_reg_pp0_iter13_reg_0,
      ap_enable_reg_pp0_iter13_reg_0 => ap_enable_reg_pp0_iter13_reg_1,
      ap_enable_reg_pp0_iter13_reg_1 => ap_enable_reg_pp0_iter13_reg_2,
      ap_enable_reg_pp0_iter13_reg_10 => ap_enable_reg_pp0_iter13_reg_11,
      ap_enable_reg_pp0_iter13_reg_11 => ap_enable_reg_pp0_iter13_reg_12,
      ap_enable_reg_pp0_iter13_reg_12 => ap_enable_reg_pp0_iter13_reg_13,
      ap_enable_reg_pp0_iter13_reg_13 => ap_enable_reg_pp0_iter13_reg_14,
      ap_enable_reg_pp0_iter13_reg_2 => ap_enable_reg_pp0_iter13_reg_3,
      ap_enable_reg_pp0_iter13_reg_3 => ap_enable_reg_pp0_iter13_reg_4,
      ap_enable_reg_pp0_iter13_reg_4 => ap_enable_reg_pp0_iter13_reg_5,
      ap_enable_reg_pp0_iter13_reg_5 => ap_enable_reg_pp0_iter13_reg_6,
      ap_enable_reg_pp0_iter13_reg_6 => ap_enable_reg_pp0_iter13_reg_7,
      ap_enable_reg_pp0_iter13_reg_7 => ap_enable_reg_pp0_iter13_reg_8,
      ap_enable_reg_pp0_iter13_reg_8 => ap_enable_reg_pp0_iter13_reg_9,
      ap_enable_reg_pp0_iter13_reg_9 => ap_enable_reg_pp0_iter13_reg_10,
      \i_fu_206_reg[8]\(8 downto 0) => i_fu_206_reg(8 downto 0),
      \icmp_ln32_fu_868_p2__15\ => \icmp_ln32_fu_868_p2__15\,
      \icmp_ln33_fu_892_p2__7\ => \icmp_ln33_fu_892_p2__7\,
      indvar_flatten_fu_210_reg(16 downto 0) => indvar_flatten_fu_210_reg(16 downto 0),
      \j_fu_202[8]_i_4\(8 downto 0) => j_fu_202(8 downto 0),
      ram0_reg_bram_0 => \ram0_reg_bram_0_i_17__21_n_0\,
      ram0_reg_bram_0_0 => \ram0_reg_bram_0_i_17__20_n_0\,
      ram0_reg_bram_0_1 => \ram0_reg_bram_0_i_17__22_n_0\,
      ram0_reg_bram_0_2 => \ram0_reg_bram_0_i_31__1_n_0\,
      trunc_ln1_reg_1085_pp0_iter12_reg(3 downto 0) => trunc_ln1_reg_1085_pp0_iter12_reg(3 downto 0),
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_0\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_0\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_1\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_1\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_2\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_10\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_11\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_11\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_12\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_12\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_13\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_13\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_14\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_14\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_15\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_15\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_16\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_16\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_17\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_17\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_18\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_18\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_19\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_19\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_20\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_2\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_3\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_20\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_21\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_21\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_22\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_22\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_23\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_23\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_24\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_24\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_25\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_25\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_26\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_26\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_27\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_27\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_28\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_28\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_29\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_29\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_30\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_3\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_4\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_30\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_31\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_4\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_5\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_5\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_6\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_6\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_7\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_7\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_8\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_8\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_9\,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_9\ => \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_10\,
      we0 => we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_r_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    frame_2_address0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ce1 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_15\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_16\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_17\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_18\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_19\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_20\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_21\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_22\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_23\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_24\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_25\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_26\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_27\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_28\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_29\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_30\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_31\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_32\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_33\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_34\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_35\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_36\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_37\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_38\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_39\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_40\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_41\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_42\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_43\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_44\ : out STD_LOGIC;
    ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_45\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_46\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_47\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_48\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_49\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_50\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_51\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_52\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_53\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_54\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_55\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_56\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_57\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_58\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_59\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_60\ : out STD_LOGIC;
    ce2 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_61\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_62\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_63\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_64\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_65\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_66\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_67\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_68\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_69\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_70\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_71\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_72\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_73\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_74\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_75\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_76\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_77\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_78\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_79\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_80\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_81\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_82\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_83\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_84\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_85\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_86\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_87\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_88\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_89\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_90\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_91\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_rst_n_inv : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_92\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_93\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_94\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_95\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_96\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_97\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_98\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_99\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_100\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_101\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_102\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_103\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_104\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_105\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_106\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_107\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_108\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_109\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_110\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_111\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_112\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_113\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_114\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_115\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_116\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_117\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_118\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_119\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_120\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_121\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_122\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_123\ : out STD_LOGIC;
    \trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg : out STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_0 : out STD_LOGIC;
    output_r_address0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    address2 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln45_reg_8299_reg[3]_rep_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln45_reg_8299_reg[3]_rep__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    address1 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_48\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg : in STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram0_reg_bram_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg_reg : in STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg : in STD_LOGIC;
    q2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_764\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_764_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_764_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_764_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_764_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_765\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_765_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_765_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_765_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_765_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_765_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_762\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_762_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_762_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_762_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_762_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_762_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_763\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_763_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_763_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_763_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_763_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_763_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_760\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_760_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_760_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_760_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_760_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_760_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_761\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_761_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_761_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_761_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_761_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_761_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_758\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_758_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_758_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_758_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_758_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_758_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_759\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_759_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_759_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_759_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_759_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_759_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_812\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_812_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_812_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_812_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_812_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_813\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_813_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_813_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_813_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_813_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_813_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_810\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_810_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_810_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_810_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_810_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_810_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_811\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_811_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_811_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_811_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_811_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_811_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_808\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_808_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_808_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_808_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_808_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_808_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_809\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_809_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_809_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_809_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_809_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_809_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_806\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_806_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_806_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_806_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_806_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_806_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_807\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_807_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_807_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_807_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_807_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_807_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_820\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_820_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_820_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_820_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_820_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_821\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_821_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_821_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_821_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_821_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_821_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_818\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_818_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_818_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_770\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_770_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_770_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_771\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_771_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_771_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_771_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_771_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_771_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_768\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_768_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_768_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_768_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_768_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_768_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_769\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_769_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_769_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_769_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_769_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_769_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_766\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_766_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_766_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_766_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_766_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_766_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_767\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_767_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_767_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_767_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_767_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_147_reg_10233_reg[3]_i_767_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 is
  signal add_ln40_fu_4176_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter12 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter13 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter12_reg_reg_srl12_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal frame_10_address11218_out : STD_LOGIC;
  signal frame_11_address11216_out : STD_LOGIC;
  signal frame_12_address11210_out : STD_LOGIC;
  signal frame_13_address11202_out : STD_LOGIC;
  signal frame_14_address11200_out : STD_LOGIC;
  signal frame_15_address11192_out : STD_LOGIC;
  signal frame_16_address11184_out : STD_LOGIC;
  signal frame_17_address11182_out : STD_LOGIC;
  signal frame_18_address11174_out : STD_LOGIC;
  signal frame_19_address11166_out : STD_LOGIC;
  signal frame_1_address11271_out : STD_LOGIC;
  signal frame_20_address11164_out : STD_LOGIC;
  signal frame_21_address11156_out : STD_LOGIC;
  signal frame_22_address11148_out : STD_LOGIC;
  signal frame_23_address11146_out : STD_LOGIC;
  signal frame_24_address11138_out : STD_LOGIC;
  signal frame_25_address11130_out : STD_LOGIC;
  signal frame_26_address11128_out : STD_LOGIC;
  signal frame_27_address11120_out : STD_LOGIC;
  signal frame_28_address11112_out : STD_LOGIC;
  signal frame_29_address11110_out : STD_LOGIC;
  signal frame_2_address11269_out : STD_LOGIC;
  signal frame_30_address11102_out : STD_LOGIC;
  signal frame_31_address1194_out : STD_LOGIC;
  signal frame_32_address1192_out : STD_LOGIC;
  signal frame_33_address1184_out : STD_LOGIC;
  signal frame_34_address1176_out : STD_LOGIC;
  signal frame_35_address1174_out : STD_LOGIC;
  signal frame_36_address1166_out : STD_LOGIC;
  signal frame_37_address1158_out : STD_LOGIC;
  signal frame_38_address1156_out : STD_LOGIC;
  signal frame_39_address1148_out : STD_LOGIC;
  signal frame_3_address11261_out : STD_LOGIC;
  signal frame_40_address1140_out : STD_LOGIC;
  signal frame_41_address1138_out : STD_LOGIC;
  signal frame_42_address1130_out : STD_LOGIC;
  signal frame_43_address1122_out : STD_LOGIC;
  signal frame_44_address1120_out : STD_LOGIC;
  signal frame_45_address1112_out : STD_LOGIC;
  signal frame_46_address114_out : STD_LOGIC;
  signal frame_47_address112_out : STD_LOGIC;
  signal frame_4_address11253_out : STD_LOGIC;
  signal frame_5_address11251_out : STD_LOGIC;
  signal frame_6_address11243_out : STD_LOGIC;
  signal frame_7_address11235_out : STD_LOGIC;
  signal frame_8_address11233_out : STD_LOGIC;
  signal frame_9_address11226_out : STD_LOGIC;
  signal frame_address11279_out : STD_LOGIC;
  signal grp_fu_4230_p0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_ready : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal indvar_flatten6_fu_2440 : STD_LOGIC;
  signal \indvar_flatten6_fu_244[15]_i_11_n_0\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244[15]_i_12_n_0\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244[15]_i_13_n_0\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244[15]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg_n_0_[0]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg_n_0_[10]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg_n_0_[11]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg_n_0_[12]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg_n_0_[13]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg_n_0_[14]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg_n_0_[15]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg_n_0_[1]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg_n_0_[2]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg_n_0_[3]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg_n_0_[4]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg_n_0_[5]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg_n_0_[6]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg_n_0_[7]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg_n_0_[8]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_244_reg_n_0_[9]\ : STD_LOGIC;
  signal magnitude_fu_8021_p2 : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal mul_ln42_fu_4274_p0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^output_r_ce0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in109_in : STD_LOGIC;
  signal p_0_in127_in : STD_LOGIC;
  signal p_0_in145_in : STD_LOGIC;
  signal p_0_in163_in : STD_LOGIC;
  signal p_0_in181_in : STD_LOGIC;
  signal p_0_in199_in : STD_LOGIC;
  signal p_0_in19_in : STD_LOGIC;
  signal p_0_in232_in : STD_LOGIC;
  signal p_0_in250_in : STD_LOGIC;
  signal p_0_in268_in : STD_LOGIC;
  signal p_0_in37_in : STD_LOGIC;
  signal p_0_in55_in : STD_LOGIC;
  signal p_0_in73_in : STD_LOGIC;
  signal p_0_in91_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in108_in : STD_LOGIC;
  signal p_1_in126_in : STD_LOGIC;
  signal p_1_in144_in : STD_LOGIC;
  signal p_1_in162_in : STD_LOGIC;
  signal p_1_in180_in : STD_LOGIC;
  signal p_1_in18_in : STD_LOGIC;
  signal p_1_in198_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in231_in : STD_LOGIC;
  signal p_1_in249_in : STD_LOGIC;
  signal p_1_in267_in : STD_LOGIC;
  signal p_1_in36_in : STD_LOGIC;
  signal p_1_in54_in : STD_LOGIC;
  signal p_1_in72_in : STD_LOGIC;
  signal p_1_in90_in : STD_LOGIC;
  signal px_fu_7921_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal py_fu_7961_p2 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \ram0_reg_bram_0_i_14__0_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__10_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__11_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__12_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__13_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__14_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__15_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__16_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__17_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__18_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__19_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__1_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__20_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__21_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__22_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__23_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__24_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__25_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__26_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__27_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__28_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__2_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__3_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__4_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__5_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__6_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__7_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__8_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_14__9_n_0\ : STD_LOGIC;
  signal ram0_reg_bram_0_i_14_n_0 : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__0_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__10_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__11_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__12_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__13_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__14_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__15_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__16_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__17_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__18_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__19_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__1_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__20_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__21_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__22_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__23_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__24_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__25_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__26_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__27_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__28_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__2_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__31_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__3_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__44_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__45_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__46_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__4_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__5_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__6_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__7_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__8_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_15__9_n_0\ : STD_LOGIC;
  signal ram0_reg_bram_0_i_15_n_0 : STD_LOGIC;
  signal \ram0_reg_bram_0_i_16__36_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_17__10_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_17__11_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_17__12_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_17__13_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_17__1_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_17__2_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_17__3_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_17__6_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_17__7_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_17__8_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_17__9_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_18__10_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_18__11_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_18__12_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_18__13_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_18__14_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_18__15_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_18__1_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_18__2_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_18__3_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_18__5_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_18__6_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_18__7_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_18__8_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_18__9_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_19__14_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_19__2_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_19__3_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_19__4_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_22__2_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_23__2_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_26__1_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_27__1_n_0\ : STD_LOGIC;
  signal \ram0_reg_bram_0_i_28__0_n_0\ : STD_LOGIC;
  signal ram0_reg_bram_0_i_28_n_0 : STD_LOGIC;
  signal \ram0_reg_bram_0_i_29__0_n_0\ : STD_LOGIC;
  signal ram0_reg_bram_0_i_29_n_0 : STD_LOGIC;
  signal \ram0_reg_bram_0_i_32__1_n_0\ : STD_LOGIC;
  signal ram0_reg_bram_0_i_38_n_0 : STD_LOGIC;
  signal ram0_reg_bram_0_i_39_n_0 : STD_LOGIC;
  signal ram0_reg_bram_0_i_42_n_0 : STD_LOGIC;
  signal select_ln40_2_reg_8125 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln40_2_reg_8125_pp0_iter10_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln40_2_reg_8125_pp0_iter11_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln40_2_reg_8125_pp0_iter12_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln40_2_reg_8125_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \select_ln40_2_reg_8125_pp0_iter8_reg_reg[0]_srl7_n_0\ : STD_LOGIC;
  signal \select_ln40_2_reg_8125_pp0_iter8_reg_reg[1]_srl7_n_0\ : STD_LOGIC;
  signal \select_ln40_2_reg_8125_pp0_iter8_reg_reg[2]_srl7_n_0\ : STD_LOGIC;
  signal \select_ln40_2_reg_8125_pp0_iter8_reg_reg[3]_srl7_n_0\ : STD_LOGIC;
  signal \select_ln40_2_reg_8125_pp0_iter8_reg_reg[4]_srl7_n_0\ : STD_LOGIC;
  signal \select_ln40_2_reg_8125_pp0_iter8_reg_reg[5]_srl7_n_0\ : STD_LOGIC;
  signal \select_ln40_2_reg_8125_pp0_iter8_reg_reg[6]_srl7_n_0\ : STD_LOGIC;
  signal \select_ln40_2_reg_8125_pp0_iter8_reg_reg[7]_srl7_n_0\ : STD_LOGIC;
  signal select_ln40_2_reg_8125_pp0_iter9_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sub_ln45_cast1_fu_7887_p1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp6_fu_7927_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmp_100_fu_7025_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_101_fu_7044_p35 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_102_fu_7123_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_103_fu_7142_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_104_fu_7161_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_105_fu_7180_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_106_fu_7199_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_107_fu_7218_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_108_fu_7237_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_109_fu_7256_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_10_fu_5031_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_110_fu_7275_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_111_fu_7294_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_112_fu_7313_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_113_fu_7332_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_114_fu_7351_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_115_fu_7370_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_116_fu_7389_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_117_fu_7408_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_118_fu_7427_p35 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_119_fu_7502_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_11_fu_5050_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_120_fu_7521_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_121_fu_7540_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_122_fu_7559_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_123_fu_7578_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_124_fu_7597_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_125_fu_7616_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_126_fu_7635_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_127_fu_7654_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_128_fu_7673_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_129_fu_7692_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_12_fu_5069_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_130_fu_7711_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_131_fu_7730_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_132_fu_7749_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_133_fu_7768_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_134_fu_7787_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_135_fu_7806_p35 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_137_fu_4431_p3 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal tmp_13_fu_5088_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_140_fu_4549_p3 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal tmp_143_fu_4725_p3 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[0]_srl9_n_0\ : STD_LOGIC;
  signal \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[1]_srl9_n_0\ : STD_LOGIC;
  signal \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[2]_srl9_n_0\ : STD_LOGIC;
  signal \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[3]_srl9_n_0\ : STD_LOGIC;
  signal \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[4]_srl9_n_0\ : STD_LOGIC;
  signal \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[5]_srl9_n_0\ : STD_LOGIC;
  signal \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[6]_srl9_n_0\ : STD_LOGIC;
  signal tmp_146_cast_reg_8160_pp0_iter1_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_146_cast_reg_8160_reg_i_11_n_0 : STD_LOGIC;
  signal tmp_146_cast_reg_8160_reg_i_12_n_0 : STD_LOGIC;
  signal tmp_146_cast_reg_8160_reg_i_13_n_0 : STD_LOGIC;
  signal tmp_146_cast_reg_8160_reg_i_14_n_0 : STD_LOGIC;
  signal tmp_146_cast_reg_8160_reg_i_9_n_0 : STD_LOGIC;
  signal tmp_146_cast_reg_8160_reg_n_100 : STD_LOGIC;
  signal tmp_146_cast_reg_8160_reg_n_101 : STD_LOGIC;
  signal tmp_146_cast_reg_8160_reg_n_102 : STD_LOGIC;
  signal tmp_146_cast_reg_8160_reg_n_103 : STD_LOGIC;
  signal tmp_146_cast_reg_8160_reg_n_104 : STD_LOGIC;
  signal tmp_146_cast_reg_8160_reg_n_105 : STD_LOGIC;
  signal tmp_146_cast_reg_8160_reg_n_96 : STD_LOGIC;
  signal tmp_146_cast_reg_8160_reg_n_97 : STD_LOGIC;
  signal tmp_146_cast_reg_8160_reg_n_98 : STD_LOGIC;
  signal tmp_146_cast_reg_8160_reg_n_99 : STD_LOGIC;
  signal tmp_147_reg_10233 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tmp_147_reg_10233[3]_i_1017_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_1018_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_1019_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_102_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_103_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_104_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_107_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_1116_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_1117_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_1118_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_122_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_123_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_134_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_135_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_1375_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_1376_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_1377_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_1378_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_1379_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_1380_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_1381_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_1382_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_1383_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_1384_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_1385_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_1386_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_1387_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_1388_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_1389_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_162_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_167_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_168_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_169_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_212_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_37_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_381_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_38_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_39_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_40_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_43_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_44_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_45_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_46_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_47_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_48_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_49_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_50_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_51_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_52_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_53_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_56_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_57_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_58_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_61_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_62_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_63_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_66_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_67_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_68_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_69_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_70_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_72_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_73_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_77_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_78_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_79_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_80_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_81_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_822_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_823_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_824_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_82_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_91_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_98_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233[3]_i_99_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_13_n_5\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_13_n_7\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_8_n_5\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_8_n_7\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_9_n_1\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_9_n_3\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_9_n_4\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_9_n_5\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_9_n_6\ : STD_LOGIC;
  signal \tmp_147_reg_10233_reg[3]_i_9_n_7\ : STD_LOGIC;
  signal tmp_14_fu_5107_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_15_fu_5126_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_16_fu_5145_p35 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_17_fu_5220_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_18_fu_5239_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_19_fu_5258_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_1_fu_4841_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_20_fu_5277_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_21_fu_5296_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_22_fu_5315_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_23_fu_5334_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_24_fu_5353_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_25_fu_5372_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_26_fu_5391_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_27_fu_5410_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_28_fu_5429_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_29_fu_5448_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_2_fu_4860_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_30_fu_5467_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_31_fu_5486_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_32_fu_5505_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_33_fu_5524_p35 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_34_fu_5599_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_35_fu_5618_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_36_fu_5637_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_37_fu_5656_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_38_fu_5675_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_39_fu_5694_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_3_fu_4879_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_40_fu_5713_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_41_fu_5732_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_42_fu_5751_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_43_fu_5770_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_44_fu_5789_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_45_fu_5808_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_46_fu_5827_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_47_fu_5846_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_48_fu_5865_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_49_fu_5884_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_4_fu_4898_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_50_fu_5903_p35 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_51_fu_5982_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_52_fu_6001_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_53_fu_6020_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_54_fu_6039_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_55_fu_6058_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_56_fu_6077_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_57_fu_6096_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_58_fu_6115_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_59_fu_6134_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_5_fu_4917_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_60_fu_6153_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_61_fu_6172_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_62_fu_6191_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_63_fu_6210_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_64_fu_6229_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_65_fu_6248_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_66_fu_6267_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_67_fu_6286_p35 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_68_fu_6361_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_69_fu_6380_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_6_fu_4936_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_70_fu_6399_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_71_fu_6418_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_72_fu_6437_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_73_fu_6456_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_74_fu_6475_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_75_fu_6494_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_76_fu_6513_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_77_fu_6532_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_78_fu_6551_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_79_fu_6570_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_7_fu_4955_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_80_fu_6589_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_81_fu_6608_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_82_fu_6627_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_83_fu_6646_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_84_fu_6665_p35 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_85_fu_6740_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_86_fu_6759_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_87_fu_6778_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_88_fu_6797_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_89_fu_6816_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_8_fu_4974_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_90_fu_6835_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_91_fu_6854_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_92_fu_6873_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_93_fu_6892_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_94_fu_6911_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_95_fu_6930_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_96_fu_6949_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_97_fu_6968_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_98_fu_6987_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_99_fu_7006_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_9_fu_4993_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_fu_7891_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_product_i_8_n_0 : STD_LOGIC;
  signal tmp_product_i_9_n_0 : STD_LOGIC;
  signal tmp_s_fu_5012_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln40_reg_8167 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln40_reg_8167_pp0_iter12_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln41_reg_8133_pp0_iter10_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln41_reg_8133_pp0_iter12_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \trunc_ln41_reg_8133_pp0_iter9_reg_reg[0]_srl10_n_0\ : STD_LOGIC;
  signal \trunc_ln41_reg_8133_pp0_iter9_reg_reg[1]_srl10_n_0\ : STD_LOGIC;
  signal \trunc_ln41_reg_8133_pp0_iter9_reg_reg[2]_srl10_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln41_reg_8133_pp0_iter9_reg_reg[2]_srl10_n_0\ : STD_LOGIC;
  signal \trunc_ln41_reg_8133_pp0_iter9_reg_reg[3]_srl10_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln41_reg_8133_pp0_iter9_reg_reg[3]_srl10_n_0\ : STD_LOGIC;
  signal trunc_ln45_1_reg_8140_pp0_iter10_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln45_1_reg_8140_pp0_iter11_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln45_1_reg_8140_pp0_iter12_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln45_1_reg_8140_pp0_iter13_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[0]_srl10_n_0\ : STD_LOGIC;
  signal \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[1]_srl10_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[1]_srl10_n_0\ : STD_LOGIC;
  signal \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[2]_srl10_n_0\ : STD_LOGIC;
  signal \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[3]_srl10_n_0\ : STD_LOGIC;
  signal \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[0]_srl11_n_0\ : STD_LOGIC;
  signal \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[1]_srl11_n_0\ : STD_LOGIC;
  signal \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[2]_srl11_n_0\ : STD_LOGIC;
  signal \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[3]_srl11_n_0\ : STD_LOGIC;
  signal trunc_ln45_2_reg_8153_pp0_iter11_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln45_2_reg_8153_pp0_iter12_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[0]_srl11_n_0\ : STD_LOGIC;
  signal \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[1]_srl11_n_0\ : STD_LOGIC;
  signal \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[2]_srl11_n_0\ : STD_LOGIC;
  signal \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[3]_srl11_n_0\ : STD_LOGIC;
  signal \trunc_ln45_reg_8299[0]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln45_reg_8299[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \trunc_ln45_reg_8299[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln45_reg_8299[1]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln45_reg_8299[1]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \trunc_ln45_reg_8299[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln45_reg_8299[2]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln45_reg_8299[2]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \trunc_ln45_reg_8299[2]_rep_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln45_reg_8299[3]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln45_reg_8299[3]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \trunc_ln45_reg_8299[3]_rep_i_1_n_0\ : STD_LOGIC;
  signal trunc_ln50_fu_8037_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln50_reg_10238 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \trunc_ln50_reg_10238[0]_i_10_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[0]_i_11_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[0]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[0]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[0]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[0]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[0]_i_6_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[0]_i_7_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[0]_i_8_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[0]_i_9_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_100_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_101_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_102_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_103_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_105_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_10_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_11_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_12_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_13_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_14_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_156_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_15_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_16_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_171_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_17_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_18_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_19_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_204_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_205_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_206_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_20_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_23_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_24_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_25_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_26_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_271_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_272_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_273_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_27_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_28_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_29_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_30_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_31_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_33_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_44_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_45_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_46_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_47_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_48_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_49_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_50_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_51_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_52_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_53_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_54_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_55_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_56_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_57_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_58_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_59_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_60_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_61_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_658_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_659_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_660_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_661_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_662_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_663_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_6_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_7_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_87_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_88_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_89_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_8_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_90_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_91_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_92_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_93_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_94_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_95_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_96_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_97_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_98_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_99_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238[7]_i_9_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_32_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_32_n_1\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_32_n_2\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_32_n_3\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_32_n_4\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_32_n_5\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_32_n_6\ : STD_LOGIC;
  signal \trunc_ln50_reg_10238_reg[7]_i_32_n_7\ : STD_LOGIC;
  signal trunc_ln5_reg_8306 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \trunc_ln5_reg_8306[0]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln5_reg_8306[1]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln5_reg_8306[2]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln5_reg_8306[3]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln5_reg_8306[3]_i_2_n_0\ : STD_LOGIC;
  signal trunc_ln5_reg_8306_pp0_iter12_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal urem_8ns_3ns_2_12_1_U57_n_0 : STD_LOGIC;
  signal urem_8ns_3ns_2_12_1_U57_n_1 : STD_LOGIC;
  signal x_fu_236 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \x_fu_236[1]_i_2_n_0\ : STD_LOGIC;
  signal \x_fu_236[6]_i_2_n_0\ : STD_LOGIC;
  signal \x_fu_236[7]_i_2_n_0\ : STD_LOGIC;
  signal \y_fu_240[1]_i_1_n_0\ : STD_LOGIC;
  signal \y_fu_240[2]_i_1_n_0\ : STD_LOGIC;
  signal \y_fu_240[3]_i_1_n_0\ : STD_LOGIC;
  signal \y_fu_240[4]_i_1_n_0\ : STD_LOGIC;
  signal \y_fu_240[4]_i_2_n_0\ : STD_LOGIC;
  signal \y_fu_240[5]_i_1_n_0\ : STD_LOGIC;
  signal \y_fu_240[5]_i_2_n_0\ : STD_LOGIC;
  signal \y_fu_240[6]_i_1_n_0\ : STD_LOGIC;
  signal \y_fu_240[7]_i_2_n_0\ : STD_LOGIC;
  signal \y_fu_240[7]_i_3_n_0\ : STD_LOGIC;
  signal \y_fu_240_reg_n_0_[0]\ : STD_LOGIC;
  signal \y_fu_240_reg_n_0_[1]\ : STD_LOGIC;
  signal \y_fu_240_reg_n_0_[2]\ : STD_LOGIC;
  signal \y_fu_240_reg_n_0_[3]\ : STD_LOGIC;
  signal \y_fu_240_reg_n_0_[4]\ : STD_LOGIC;
  signal \y_fu_240_reg_n_0_[5]\ : STD_LOGIC;
  signal \y_fu_240_reg_n_0_[6]\ : STD_LOGIC;
  signal \y_fu_240_reg_n_0_[7]\ : STD_LOGIC;
  signal NLW_tmp_146_cast_reg_8160_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_146_cast_reg_8160_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_146_cast_reg_8160_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_146_cast_reg_8160_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_146_cast_reg_8160_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_146_cast_reg_8160_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_146_cast_reg_8160_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_146_cast_reg_8160_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_146_cast_reg_8160_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_146_cast_reg_8160_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_tmp_146_cast_reg_8160_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_146_cast_reg_8160_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_147_reg_10233_reg[3]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_tmp_147_reg_10233_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_tmp_147_reg_10233_reg[3]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp_147_reg_10233_reg[3]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_tmp_147_reg_10233_reg[3]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp_147_reg_10233_reg[3]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_tmp_147_reg_10233_reg[3]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_trunc_ln50_reg_10238_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_trunc_ln50_reg_10238_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_trunc_ln50_reg_10238_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter12_reg_reg_srl12 : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/ap_loop_exit_ready_pp0_iter12_reg_reg_srl12 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram0_reg_bram_0_i_10 : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__10\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__11\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__12\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__13\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__14\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__15\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__16\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__17\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__18\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__19\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__20\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__21\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__22\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__23\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__24\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__25\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__26\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__27\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__28\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__3\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__31\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__32\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__33\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__34\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__36\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__37\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__38\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__39\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__4\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__40\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__41\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__42\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__43\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__44\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__45\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__5\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__6\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__7\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__8\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_10__9\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of ram0_reg_bram_0_i_11 : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__10\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__11\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__12\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__13\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__14\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__15\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__16\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__17\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__18\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__19\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__20\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__21\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__22\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__23\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__24\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__25\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__26\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__27\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__28\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__31\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__32\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__33\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__34\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__36\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__37\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__38\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__39\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__4\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__40\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__41\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__42\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__43\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__44\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__45\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__5\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__6\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__7\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__8\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_11__9\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of ram0_reg_bram_0_i_12 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__10\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__11\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__12\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__13\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__14\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__15\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__16\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__17\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__18\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__19\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__20\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__21\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__22\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__23\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__24\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__25\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__26\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__27\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__28\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__3\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__31\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__32\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__33\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__34\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__36\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__37\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__38\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__39\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__4\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__40\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__41\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__42\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__43\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__44\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__45\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__5\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__6\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__7\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__8\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_12__9\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__10\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__11\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__12\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__13\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__14\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__15\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__4\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__6\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__7\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__8\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_13__9\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_14__32\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_15__31\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_15__32\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_15__33\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_15__35\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_15__36\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_15__37\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_15__38\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_15__39\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_15__40\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_15__41\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_15__42\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_15__43\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_15__44\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_15__45\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_15__46\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_16__14\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_16__15\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_16__17\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_16__18\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_16__34\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_16__35\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_16__36\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_16__37\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_16__38\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_16__39\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_16__40\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_16__41\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_16__42\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_16__43\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_16__44\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_16__45\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_16__46\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of ram0_reg_bram_0_i_17 : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_17__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_17__14\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_17__15\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_17__16\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_17__5\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of ram0_reg_bram_0_i_18 : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_18__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of ram0_reg_bram_0_i_19 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_19__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_1__15\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_1__16\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_1__17\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_1__18\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_20__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_21__1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_21__2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_22__1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_23__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_24__1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_27__1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_29__1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_30__1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of ram0_reg_bram_0_i_9 : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__10\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__11\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__12\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__13\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__14\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__15\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__16\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__17\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__18\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__19\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__20\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__21\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__22\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__23\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__24\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__25\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__26\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__27\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__28\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__3\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__4\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__5\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__6\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__7\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__8\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \ram0_reg_bram_0_i_9__9\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of ram1_reg_bram_0_i_1 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__10\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__11\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__12\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__13\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__14\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__15\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__16\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__17\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__18\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__19\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__20\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__21\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__22\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__23\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__24\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__25\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__26\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__27\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__28\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__29\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__30\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__31\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__32\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__33\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__34\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__35\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__36\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__37\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__38\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__39\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__4\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__40\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__41\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__42\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__43\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__44\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__45\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__46\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__5\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__6\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__7\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__8\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_1__9\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_2__1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_3__1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_4__1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \ram1_reg_bram_0_i_5__1\ : label is "soft_lutpair253";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \select_ln40_2_reg_8125_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg ";
  attribute srl_name of \select_ln40_2_reg_8125_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \select_ln40_2_reg_8125_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg ";
  attribute srl_name of \select_ln40_2_reg_8125_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \select_ln40_2_reg_8125_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg ";
  attribute srl_name of \select_ln40_2_reg_8125_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \select_ln40_2_reg_8125_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg ";
  attribute srl_name of \select_ln40_2_reg_8125_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \select_ln40_2_reg_8125_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg ";
  attribute srl_name of \select_ln40_2_reg_8125_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \select_ln40_2_reg_8125_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg ";
  attribute srl_name of \select_ln40_2_reg_8125_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg[5]_srl7 ";
  attribute srl_bus_name of \select_ln40_2_reg_8125_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg ";
  attribute srl_name of \select_ln40_2_reg_8125_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg[6]_srl7 ";
  attribute srl_bus_name of \select_ln40_2_reg_8125_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg ";
  attribute srl_name of \select_ln40_2_reg_8125_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg[7]_srl7 ";
  attribute srl_bus_name of \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[0]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg ";
  attribute srl_name of \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[0]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg[0]_srl9 ";
  attribute srl_bus_name of \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[1]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg ";
  attribute srl_name of \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[1]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg[1]_srl9 ";
  attribute srl_bus_name of \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[2]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg ";
  attribute srl_name of \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[2]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg[2]_srl9 ";
  attribute srl_bus_name of \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[3]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg ";
  attribute srl_name of \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[3]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg[3]_srl9 ";
  attribute srl_bus_name of \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[4]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg ";
  attribute srl_name of \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[4]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg[4]_srl9 ";
  attribute srl_bus_name of \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[5]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg ";
  attribute srl_name of \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[5]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg[5]_srl9 ";
  attribute srl_bus_name of \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[6]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg ";
  attribute srl_name of \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[6]_srl9\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg[6]_srl9 ";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_146_cast_reg_8160_reg : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_146_cast_reg_8160_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of tmp_146_cast_reg_8160_reg_i_12 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of tmp_146_cast_reg_8160_reg_i_13 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of tmp_146_cast_reg_8160_reg_i_14 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of tmp_146_cast_reg_8160_reg_i_9 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_104\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_107\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_123\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_14\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_15\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_167\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_168\ : label is "soft_lutpair260";
  attribute HLUTNM : string;
  attribute HLUTNM of \tmp_147_reg_10233[3]_i_17\ : label is "lutpair0";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_212\ : label is "soft_lutpair261";
  attribute HLUTNM of \tmp_147_reg_10233[3]_i_28\ : label is "lutpair0";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_381\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_43\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_46\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_49\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_50\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_52\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_56\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_58\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_62\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_63\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_66\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_67\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_68\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_69\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_70\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_71\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_73\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_74\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_77\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_78\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_80\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_91\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \tmp_147_reg_10233[3]_i_98\ : label is "soft_lutpair261";
  attribute srl_bus_name of \trunc_ln41_reg_8133_pp0_iter9_reg_reg[0]_srl10\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln41_reg_8133_pp0_iter9_reg_reg ";
  attribute srl_name of \trunc_ln41_reg_8133_pp0_iter9_reg_reg[0]_srl10\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln41_reg_8133_pp0_iter9_reg_reg[0]_srl10 ";
  attribute srl_bus_name of \trunc_ln41_reg_8133_pp0_iter9_reg_reg[1]_srl10\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln41_reg_8133_pp0_iter9_reg_reg ";
  attribute srl_name of \trunc_ln41_reg_8133_pp0_iter9_reg_reg[1]_srl10\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln41_reg_8133_pp0_iter9_reg_reg[1]_srl10 ";
  attribute srl_bus_name of \trunc_ln41_reg_8133_pp0_iter9_reg_reg[2]_srl10\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln41_reg_8133_pp0_iter9_reg_reg ";
  attribute srl_name of \trunc_ln41_reg_8133_pp0_iter9_reg_reg[2]_srl10\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln41_reg_8133_pp0_iter9_reg_reg[2]_srl10 ";
  attribute srl_bus_name of \trunc_ln41_reg_8133_pp0_iter9_reg_reg[3]_srl10\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln41_reg_8133_pp0_iter9_reg_reg ";
  attribute srl_name of \trunc_ln41_reg_8133_pp0_iter9_reg_reg[3]_srl10\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln41_reg_8133_pp0_iter9_reg_reg[3]_srl10 ";
  attribute srl_bus_name of \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[0]_srl10\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter9_reg_reg ";
  attribute srl_name of \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[0]_srl10\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[0]_srl10 ";
  attribute srl_bus_name of \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[1]_srl10\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter9_reg_reg ";
  attribute srl_name of \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[1]_srl10\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[1]_srl10 ";
  attribute SOFT_HLUTNM of \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[1]_srl10_i_2\ : label is "soft_lutpair119";
  attribute srl_bus_name of \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[2]_srl10\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter9_reg_reg ";
  attribute srl_name of \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[2]_srl10\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[2]_srl10 ";
  attribute srl_bus_name of \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[3]_srl10\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter9_reg_reg ";
  attribute srl_name of \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[3]_srl10\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[3]_srl10 ";
  attribute srl_bus_name of \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[0]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_2_reg_8153_pp0_iter10_reg_reg ";
  attribute srl_name of \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[0]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[0]_srl11 ";
  attribute srl_bus_name of \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[1]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_2_reg_8153_pp0_iter10_reg_reg ";
  attribute srl_name of \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[1]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[1]_srl11 ";
  attribute srl_bus_name of \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[2]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_2_reg_8153_pp0_iter10_reg_reg ";
  attribute srl_name of \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[2]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[2]_srl11 ";
  attribute srl_bus_name of \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[3]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_2_reg_8153_pp0_iter10_reg_reg ";
  attribute srl_name of \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[3]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[3]_srl11 ";
  attribute srl_bus_name of \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[0]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_3_reg_8146_pp0_iter10_reg_reg ";
  attribute srl_name of \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[0]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[0]_srl11 ";
  attribute srl_bus_name of \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[1]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_3_reg_8146_pp0_iter10_reg_reg ";
  attribute srl_name of \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[1]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[1]_srl11 ";
  attribute srl_bus_name of \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[2]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_3_reg_8146_pp0_iter10_reg_reg ";
  attribute srl_name of \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[2]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[2]_srl11 ";
  attribute srl_bus_name of \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[3]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_3_reg_8146_pp0_iter10_reg_reg ";
  attribute srl_name of \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[3]_srl11\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[3]_srl11 ";
  attribute SOFT_HLUTNM of \trunc_ln45_reg_8299[1]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \trunc_ln45_reg_8299[2]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \trunc_ln45_reg_8299[3]_i_1\ : label is "soft_lutpair120";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \trunc_ln45_reg_8299_reg[0]\ : label is "trunc_ln45_reg_8299_reg[0]";
  attribute ORIG_CELL_NAME of \trunc_ln45_reg_8299_reg[0]_rep\ : label is "trunc_ln45_reg_8299_reg[0]";
  attribute ORIG_CELL_NAME of \trunc_ln45_reg_8299_reg[0]_rep__0\ : label is "trunc_ln45_reg_8299_reg[0]";
  attribute ORIG_CELL_NAME of \trunc_ln45_reg_8299_reg[1]\ : label is "trunc_ln45_reg_8299_reg[1]";
  attribute ORIG_CELL_NAME of \trunc_ln45_reg_8299_reg[1]_rep\ : label is "trunc_ln45_reg_8299_reg[1]";
  attribute ORIG_CELL_NAME of \trunc_ln45_reg_8299_reg[1]_rep__0\ : label is "trunc_ln45_reg_8299_reg[1]";
  attribute ORIG_CELL_NAME of \trunc_ln45_reg_8299_reg[2]\ : label is "trunc_ln45_reg_8299_reg[2]";
  attribute ORIG_CELL_NAME of \trunc_ln45_reg_8299_reg[2]_rep\ : label is "trunc_ln45_reg_8299_reg[2]";
  attribute ORIG_CELL_NAME of \trunc_ln45_reg_8299_reg[2]_rep__0\ : label is "trunc_ln45_reg_8299_reg[2]";
  attribute ORIG_CELL_NAME of \trunc_ln45_reg_8299_reg[3]\ : label is "trunc_ln45_reg_8299_reg[3]";
  attribute ORIG_CELL_NAME of \trunc_ln45_reg_8299_reg[3]_rep\ : label is "trunc_ln45_reg_8299_reg[3]";
  attribute ORIG_CELL_NAME of \trunc_ln45_reg_8299_reg[3]_rep__0\ : label is "trunc_ln45_reg_8299_reg[3]";
  attribute SOFT_HLUTNM of \trunc_ln50_reg_10238[7]_i_101\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \trunc_ln50_reg_10238[7]_i_102\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \trunc_ln50_reg_10238[7]_i_103\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \trunc_ln50_reg_10238[7]_i_104\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \trunc_ln50_reg_10238[7]_i_19\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \trunc_ln50_reg_10238[7]_i_24\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \trunc_ln50_reg_10238[7]_i_25\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \trunc_ln50_reg_10238[7]_i_26\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \trunc_ln50_reg_10238[7]_i_28\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \trunc_ln50_reg_10238[7]_i_29\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \trunc_ln50_reg_10238[7]_i_30\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \trunc_ln50_reg_10238[7]_i_31\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \trunc_ln50_reg_10238[7]_i_62\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \trunc_ln50_reg_10238[7]_i_87\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \trunc_ln50_reg_10238[7]_i_88\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \trunc_ln50_reg_10238[7]_i_89\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \trunc_ln50_reg_10238[7]_i_90\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \trunc_ln50_reg_10238[7]_i_91\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \trunc_ln50_reg_10238[7]_i_92\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \trunc_ln50_reg_10238[7]_i_93\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \trunc_ln50_reg_10238[7]_i_94\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \trunc_ln50_reg_10238[7]_i_95\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \trunc_ln50_reg_10238[7]_i_97\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \trunc_ln50_reg_10238[7]_i_98\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \trunc_ln50_reg_10238[7]_i_99\ : label is "soft_lutpair155";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \trunc_ln50_reg_10238_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \trunc_ln5_reg_8306[0]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \trunc_ln5_reg_8306[2]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \trunc_ln5_reg_8306[3]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \x_fu_236[6]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \y_fu_240[1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \y_fu_240[5]_i_2\ : label is "soft_lutpair126";
begin
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  output_r_ce0 <= \^output_r_ce0\;
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter9,
      Q => ap_enable_reg_pp0_iter10,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter10,
      Q => ap_enable_reg_pp0_iter11,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter12_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter11,
      Q => ap_enable_reg_pp0_iter12,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter13_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter12,
      Q => ap_enable_reg_pp0_iter13,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter14_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter13,
      Q => \^output_r_ce0\,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => indvar_flatten6_fu_2440,
      Q => ap_enable_reg_pp0_iter1,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter8,
      Q => ap_enable_reg_pp0_iter9,
      R => \^ap_rst_n_inv\
    );
ap_loop_exit_ready_pp0_iter12_reg_reg_srl12: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter12_reg_reg_srl12_n_0
    );
\ap_loop_exit_ready_pp0_iter13_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter12_reg_reg_srl12_n_0,
      Q => ap_loop_exit_ready_pp0_iter13_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_63
     port map (
      A(7 downto 0) => mul_ln42_fu_4274_p0(7 downto 0),
      D(1 downto 0) => D(1 downto 0),
      DSP_A_B_DATA_INST => \y_fu_240_reg_n_0_[2]\,
      DSP_A_B_DATA_INST_0 => tmp_146_cast_reg_8160_reg_i_12_n_0,
      DSP_A_B_DATA_INST_1 => \y_fu_240_reg_n_0_[3]\,
      DSP_A_B_DATA_INST_2 => \y_fu_240_reg_n_0_[4]\,
      DSP_A_B_DATA_INST_3 => tmp_146_cast_reg_8160_reg_i_13_n_0,
      DSP_A_B_DATA_INST_4 => \y_fu_240_reg_n_0_[5]\,
      DSP_A_B_DATA_INST_5 => \y_fu_240_reg_n_0_[6]\,
      DSP_A_B_DATA_INST_6 => tmp_146_cast_reg_8160_reg_i_9_n_0,
      DSP_A_B_DATA_INST_7 => \y_fu_240_reg_n_0_[7]\,
      DSP_A_B_DATA_INST_8 => tmp_146_cast_reg_8160_reg_i_11_n_0,
      Q(1 downto 0) => Q(1 downto 0),
      add_ln40_fu_4176_p2(15 downto 0) => add_ln40_fu_4176_p2(15 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => \indvar_flatten6_fu_244[15]_i_3_n_0\,
      ap_loop_exit_ready_pp0_iter13_reg => ap_loop_exit_ready_pp0_iter13_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_30,
      ap_loop_init_int_reg_1 => flow_control_loop_pipe_sequential_init_U_n_32,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^ap_rst_n_inv\,
      grp_fu_4230_p0(0) => grp_fu_4230_p0(0),
      grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_ready => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_ready,
      grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg,
      grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_0 => flow_control_loop_pipe_sequential_init_U_n_5,
      grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_1 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_0,
      grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_2 => flow_control_loop_pipe_sequential_init_U_n_7,
      grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg,
      grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg_reg,
      indvar_flatten6_fu_2440 => indvar_flatten6_fu_2440,
      \indvar_flatten6_fu_244_reg[0]\ => \indvar_flatten6_fu_244_reg_n_0_[0]\,
      \indvar_flatten6_fu_244_reg[15]\ => \indvar_flatten6_fu_244_reg_n_0_[9]\,
      \indvar_flatten6_fu_244_reg[15]_0\ => \indvar_flatten6_fu_244_reg_n_0_[10]\,
      \indvar_flatten6_fu_244_reg[15]_1\ => \indvar_flatten6_fu_244_reg_n_0_[11]\,
      \indvar_flatten6_fu_244_reg[15]_2\ => \indvar_flatten6_fu_244_reg_n_0_[12]\,
      \indvar_flatten6_fu_244_reg[15]_3\ => \indvar_flatten6_fu_244_reg_n_0_[13]\,
      \indvar_flatten6_fu_244_reg[15]_4\ => \indvar_flatten6_fu_244_reg_n_0_[14]\,
      \indvar_flatten6_fu_244_reg[15]_5\ => \indvar_flatten6_fu_244_reg_n_0_[15]\,
      \indvar_flatten6_fu_244_reg[8]\ => \indvar_flatten6_fu_244_reg_n_0_[1]\,
      \indvar_flatten6_fu_244_reg[8]_0\ => \indvar_flatten6_fu_244_reg_n_0_[2]\,
      \indvar_flatten6_fu_244_reg[8]_1\ => \indvar_flatten6_fu_244_reg_n_0_[3]\,
      \indvar_flatten6_fu_244_reg[8]_2\ => \indvar_flatten6_fu_244_reg_n_0_[4]\,
      \indvar_flatten6_fu_244_reg[8]_3\ => \indvar_flatten6_fu_244_reg_n_0_[5]\,
      \indvar_flatten6_fu_244_reg[8]_4\ => \indvar_flatten6_fu_244_reg_n_0_[6]\,
      \indvar_flatten6_fu_244_reg[8]_5\ => \indvar_flatten6_fu_244_reg_n_0_[7]\,
      \indvar_flatten6_fu_244_reg[8]_6\ => \indvar_flatten6_fu_244_reg_n_0_[8]\,
      p_0_in(3 downto 0) => p_0_in(3 downto 0),
      \select_ln40_2_reg_8125_reg[0]\(0) => \y_fu_240_reg_n_0_[0]\,
      \select_ln40_2_reg_8125_reg[0]_0\ => \x_fu_236[7]_i_2_n_0\,
      tmp_146_cast_reg_8160_reg_i_1_0 => \y_fu_240_reg_n_0_[1]\,
      \trunc_ln41_reg_8133_pp0_iter10_reg_reg[2]__0\ => \trunc_ln41_reg_8133_pp0_iter9_reg_reg[2]_srl10_i_2_n_0\,
      \trunc_ln41_reg_8133_pp0_iter10_reg_reg[3]__0\ => \trunc_ln41_reg_8133_pp0_iter9_reg_reg[3]_srl10_i_2_n_0\,
      \trunc_ln45_1_reg_8140_pp0_iter10_reg_reg[1]__0\ => \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[1]_srl10_i_2_n_0\,
      x_fu_236(7 downto 0) => x_fu_236(7 downto 0),
      \x_fu_236_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_17,
      \x_fu_236_reg[0]_0\ => flow_control_loop_pipe_sequential_init_U_n_18,
      \x_fu_236_reg[0]_1\ => flow_control_loop_pipe_sequential_init_U_n_31,
      \x_fu_236_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_20,
      \x_fu_236_reg[1]_0\ => \x_fu_236[1]_i_2_n_0\,
      \x_fu_236_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_19,
      \x_fu_236_reg[2]_0\ => flow_control_loop_pipe_sequential_init_U_n_22,
      \x_fu_236_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_21,
      \x_fu_236_reg[4]\ => flow_control_loop_pipe_sequential_init_U_n_27,
      \x_fu_236_reg[5]\ => flow_control_loop_pipe_sequential_init_U_n_28,
      \x_fu_236_reg[5]_0\ => \x_fu_236[6]_i_2_n_0\,
      \x_fu_236_reg[6]\ => flow_control_loop_pipe_sequential_init_U_n_29,
      \y_fu_240_reg[0]\(0) => flow_control_loop_pipe_sequential_init_U_n_3
    );
\indvar_flatten6_fu_244[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \indvar_flatten6_fu_244_reg_n_0_[5]\,
      I1 => \indvar_flatten6_fu_244_reg_n_0_[4]\,
      I2 => \indvar_flatten6_fu_244_reg_n_0_[7]\,
      I3 => \indvar_flatten6_fu_244_reg_n_0_[6]\,
      O => \indvar_flatten6_fu_244[15]_i_11_n_0\
    );
\indvar_flatten6_fu_244[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => \indvar_flatten6_fu_244_reg_n_0_[10]\,
      I1 => \indvar_flatten6_fu_244_reg_n_0_[11]\,
      I2 => \indvar_flatten6_fu_244_reg_n_0_[8]\,
      I3 => \indvar_flatten6_fu_244_reg_n_0_[9]\,
      I4 => \indvar_flatten6_fu_244[15]_i_13_n_0\,
      O => \indvar_flatten6_fu_244[15]_i_12_n_0\
    );
\indvar_flatten6_fu_244[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \indvar_flatten6_fu_244_reg_n_0_[13]\,
      I1 => \indvar_flatten6_fu_244_reg_n_0_[12]\,
      I2 => \indvar_flatten6_fu_244_reg_n_0_[15]\,
      I3 => \indvar_flatten6_fu_244_reg_n_0_[14]\,
      O => \indvar_flatten6_fu_244[15]_i_13_n_0\
    );
\indvar_flatten6_fu_244[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \indvar_flatten6_fu_244[15]_i_11_n_0\,
      I1 => \indvar_flatten6_fu_244_reg_n_0_[1]\,
      I2 => \indvar_flatten6_fu_244_reg_n_0_[0]\,
      I3 => \indvar_flatten6_fu_244_reg_n_0_[2]\,
      I4 => \indvar_flatten6_fu_244_reg_n_0_[3]\,
      I5 => \indvar_flatten6_fu_244[15]_i_12_n_0\,
      O => \indvar_flatten6_fu_244[15]_i_3_n_0\
    );
\indvar_flatten6_fu_244_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => add_ln40_fu_4176_p2(0),
      Q => \indvar_flatten6_fu_244_reg_n_0_[0]\,
      R => '0'
    );
\indvar_flatten6_fu_244_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => add_ln40_fu_4176_p2(10),
      Q => \indvar_flatten6_fu_244_reg_n_0_[10]\,
      R => '0'
    );
\indvar_flatten6_fu_244_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => add_ln40_fu_4176_p2(11),
      Q => \indvar_flatten6_fu_244_reg_n_0_[11]\,
      R => '0'
    );
\indvar_flatten6_fu_244_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => add_ln40_fu_4176_p2(12),
      Q => \indvar_flatten6_fu_244_reg_n_0_[12]\,
      R => '0'
    );
\indvar_flatten6_fu_244_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => add_ln40_fu_4176_p2(13),
      Q => \indvar_flatten6_fu_244_reg_n_0_[13]\,
      R => '0'
    );
\indvar_flatten6_fu_244_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => add_ln40_fu_4176_p2(14),
      Q => \indvar_flatten6_fu_244_reg_n_0_[14]\,
      R => '0'
    );
\indvar_flatten6_fu_244_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => add_ln40_fu_4176_p2(15),
      Q => \indvar_flatten6_fu_244_reg_n_0_[15]\,
      R => '0'
    );
\indvar_flatten6_fu_244_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => add_ln40_fu_4176_p2(1),
      Q => \indvar_flatten6_fu_244_reg_n_0_[1]\,
      R => '0'
    );
\indvar_flatten6_fu_244_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => add_ln40_fu_4176_p2(2),
      Q => \indvar_flatten6_fu_244_reg_n_0_[2]\,
      R => '0'
    );
\indvar_flatten6_fu_244_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => add_ln40_fu_4176_p2(3),
      Q => \indvar_flatten6_fu_244_reg_n_0_[3]\,
      R => '0'
    );
\indvar_flatten6_fu_244_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => add_ln40_fu_4176_p2(4),
      Q => \indvar_flatten6_fu_244_reg_n_0_[4]\,
      R => '0'
    );
\indvar_flatten6_fu_244_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => add_ln40_fu_4176_p2(5),
      Q => \indvar_flatten6_fu_244_reg_n_0_[5]\,
      R => '0'
    );
\indvar_flatten6_fu_244_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => add_ln40_fu_4176_p2(6),
      Q => \indvar_flatten6_fu_244_reg_n_0_[6]\,
      R => '0'
    );
\indvar_flatten6_fu_244_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => add_ln40_fu_4176_p2(7),
      Q => \indvar_flatten6_fu_244_reg_n_0_[7]\,
      R => '0'
    );
\indvar_flatten6_fu_244_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => add_ln40_fu_4176_p2(8),
      Q => \indvar_flatten6_fu_244_reg_n_0_[8]\,
      R => '0'
    );
\indvar_flatten6_fu_244_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => add_ln40_fu_4176_p2(9),
      Q => \indvar_flatten6_fu_244_reg_n_0_[9]\,
      R => '0'
    );
mul_8ns_10ns_17_1_1_U59: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_8ns_10ns_17_1_1
     port map (
      D(7 downto 0) => select_ln40_2_reg_8125_pp0_iter9_reg(7 downto 0),
      P(6 downto 0) => tmp_137_fu_4431_p3(10 downto 4),
      Q(0) => Q(1),
      address0(6 downto 0) => address0(6 downto 0),
      \ap_CS_fsm_reg[4]\(6 downto 0) => \ap_CS_fsm_reg[4]_91\(6 downto 0),
      ap_clk => ap_clk,
      frame_2_address0(6 downto 0) => frame_2_address0(10 downto 4),
      grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(10 downto 4),
      ram0_reg_bram_0(6 downto 0) => tmp_140_fu_4549_p3(10 downto 4),
      tmp_143_fu_4725_p3(6 downto 0) => tmp_143_fu_4725_p3(10 downto 4),
      trunc_ln40_reg_8167(1 downto 0) => trunc_ln40_reg_8167(1 downto 0)
    );
mul_8ns_10ns_17_1_1_U60: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_8ns_10ns_17_1_1_64
     port map (
      A(0) => tmp_product_i_8_n_0,
      DSP_A_B_DATA_INST => tmp_product_i_9_n_0,
      P(6 downto 0) => tmp_140_fu_4549_p3(10 downto 4),
      Q(7 downto 0) => select_ln40_2_reg_8125_pp0_iter11_reg(7 downto 0),
      address1(6 downto 0) => address1(10 downto 4),
      address2(6 downto 0) => address2(6 downto 0),
      frame_10_address11218_out => frame_10_address11218_out,
      frame_11_address11216_out => frame_11_address11216_out,
      frame_12_address11210_out => frame_12_address11210_out,
      frame_13_address11202_out => frame_13_address11202_out,
      frame_14_address11200_out => frame_14_address11200_out,
      frame_15_address11192_out => frame_15_address11192_out,
      frame_16_address11184_out => frame_16_address11184_out,
      frame_17_address11182_out => frame_17_address11182_out,
      frame_18_address11174_out => frame_18_address11174_out,
      frame_19_address11166_out => frame_19_address11166_out,
      frame_1_address11271_out => frame_1_address11271_out,
      frame_20_address11164_out => frame_20_address11164_out,
      frame_21_address11156_out => frame_21_address11156_out,
      frame_22_address11148_out => frame_22_address11148_out,
      frame_23_address11146_out => frame_23_address11146_out,
      frame_24_address11138_out => frame_24_address11138_out,
      frame_25_address11130_out => frame_25_address11130_out,
      frame_26_address11128_out => frame_26_address11128_out,
      frame_27_address11120_out => frame_27_address11120_out,
      frame_28_address11112_out => frame_28_address11112_out,
      frame_29_address11110_out => frame_29_address11110_out,
      frame_2_address11269_out => frame_2_address11269_out,
      frame_30_address11102_out => frame_30_address11102_out,
      frame_31_address1194_out => frame_31_address1194_out,
      frame_32_address1192_out => frame_32_address1192_out,
      frame_33_address1184_out => frame_33_address1184_out,
      frame_34_address1176_out => frame_34_address1176_out,
      frame_35_address1174_out => frame_35_address1174_out,
      frame_36_address1166_out => frame_36_address1166_out,
      frame_37_address1158_out => frame_37_address1158_out,
      frame_38_address1156_out => frame_38_address1156_out,
      frame_39_address1148_out => frame_39_address1148_out,
      frame_3_address11261_out => frame_3_address11261_out,
      frame_40_address1140_out => frame_40_address1140_out,
      frame_41_address1138_out => frame_41_address1138_out,
      frame_42_address1130_out => frame_42_address1130_out,
      frame_43_address1122_out => frame_43_address1122_out,
      frame_44_address1120_out => frame_44_address1120_out,
      frame_45_address1112_out => frame_45_address1112_out,
      frame_46_address114_out => frame_46_address114_out,
      frame_47_address112_out => frame_47_address112_out,
      frame_4_address11253_out => frame_4_address11253_out,
      frame_5_address11251_out => frame_5_address11251_out,
      frame_6_address11243_out => frame_6_address11243_out,
      frame_7_address11235_out => frame_7_address11235_out,
      frame_8_address11233_out => frame_8_address11233_out,
      frame_9_address11226_out => frame_9_address11226_out,
      frame_address11279_out => frame_address11279_out,
      ram0_reg_bram_0 => ram0_reg_bram_0_i_14_n_0,
      ram0_reg_bram_0_0(6 downto 0) => tmp_137_fu_4431_p3(10 downto 4),
      ram0_reg_bram_0_1 => ram0_reg_bram_0_i_15_n_0,
      ram0_reg_bram_0_10 => \ram0_reg_bram_0_i_14__4_n_0\,
      ram0_reg_bram_0_11 => \ram0_reg_bram_0_i_15__4_n_0\,
      ram0_reg_bram_0_12 => \ram0_reg_bram_0_i_14__5_n_0\,
      ram0_reg_bram_0_13 => \ram0_reg_bram_0_i_15__5_n_0\,
      ram0_reg_bram_0_14 => \ram0_reg_bram_0_i_14__6_n_0\,
      ram0_reg_bram_0_15 => \ram0_reg_bram_0_i_15__6_n_0\,
      ram0_reg_bram_0_16 => \ram0_reg_bram_0_i_14__7_n_0\,
      ram0_reg_bram_0_17 => \ram0_reg_bram_0_i_15__7_n_0\,
      ram0_reg_bram_0_18 => \ram0_reg_bram_0_i_14__8_n_0\,
      ram0_reg_bram_0_19 => \ram0_reg_bram_0_i_15__8_n_0\,
      ram0_reg_bram_0_2 => \ram0_reg_bram_0_i_14__0_n_0\,
      ram0_reg_bram_0_20 => \ram0_reg_bram_0_i_14__9_n_0\,
      ram0_reg_bram_0_21 => \ram0_reg_bram_0_i_15__9_n_0\,
      ram0_reg_bram_0_22 => \ram0_reg_bram_0_i_14__10_n_0\,
      ram0_reg_bram_0_23 => \ram0_reg_bram_0_i_15__10_n_0\,
      ram0_reg_bram_0_24 => \ram0_reg_bram_0_i_14__11_n_0\,
      ram0_reg_bram_0_25 => \ram0_reg_bram_0_i_15__11_n_0\,
      ram0_reg_bram_0_26 => \ram0_reg_bram_0_i_14__12_n_0\,
      ram0_reg_bram_0_27 => \ram0_reg_bram_0_i_15__12_n_0\,
      ram0_reg_bram_0_28 => \ram0_reg_bram_0_i_14__13_n_0\,
      ram0_reg_bram_0_29 => \ram0_reg_bram_0_i_15__13_n_0\,
      ram0_reg_bram_0_3 => \ram0_reg_bram_0_i_15__0_n_0\,
      ram0_reg_bram_0_30 => \ram0_reg_bram_0_i_14__14_n_0\,
      ram0_reg_bram_0_31 => \ram0_reg_bram_0_i_15__14_n_0\,
      ram0_reg_bram_0_32 => \ram0_reg_bram_0_i_14__15_n_0\,
      ram0_reg_bram_0_33 => \ram0_reg_bram_0_i_15__15_n_0\,
      ram0_reg_bram_0_34 => \ram0_reg_bram_0_i_14__16_n_0\,
      ram0_reg_bram_0_35 => \ram0_reg_bram_0_i_15__16_n_0\,
      ram0_reg_bram_0_36 => \ram0_reg_bram_0_i_14__17_n_0\,
      ram0_reg_bram_0_37 => \ram0_reg_bram_0_i_15__17_n_0\,
      ram0_reg_bram_0_38 => \ram0_reg_bram_0_i_14__18_n_0\,
      ram0_reg_bram_0_39 => \ram0_reg_bram_0_i_15__18_n_0\,
      ram0_reg_bram_0_4 => \ram0_reg_bram_0_i_14__1_n_0\,
      ram0_reg_bram_0_40 => \ram0_reg_bram_0_i_14__19_n_0\,
      ram0_reg_bram_0_41 => \ram0_reg_bram_0_i_15__19_n_0\,
      ram0_reg_bram_0_42 => \ram0_reg_bram_0_i_14__20_n_0\,
      ram0_reg_bram_0_43 => \ram0_reg_bram_0_i_15__20_n_0\,
      ram0_reg_bram_0_44 => \ram0_reg_bram_0_i_14__21_n_0\,
      ram0_reg_bram_0_45 => \ram0_reg_bram_0_i_15__21_n_0\,
      ram0_reg_bram_0_46 => \ram0_reg_bram_0_i_14__22_n_0\,
      ram0_reg_bram_0_47 => \ram0_reg_bram_0_i_15__22_n_0\,
      ram0_reg_bram_0_48 => \ram0_reg_bram_0_i_14__23_n_0\,
      ram0_reg_bram_0_49 => \ram0_reg_bram_0_i_15__23_n_0\,
      ram0_reg_bram_0_5 => \ram0_reg_bram_0_i_15__1_n_0\,
      ram0_reg_bram_0_50 => \ram0_reg_bram_0_i_14__24_n_0\,
      ram0_reg_bram_0_51 => \ram0_reg_bram_0_i_15__24_n_0\,
      ram0_reg_bram_0_52 => \ram0_reg_bram_0_i_14__25_n_0\,
      ram0_reg_bram_0_53 => \ram0_reg_bram_0_i_15__25_n_0\,
      ram0_reg_bram_0_54 => \ram0_reg_bram_0_i_14__26_n_0\,
      ram0_reg_bram_0_55 => \ram0_reg_bram_0_i_15__26_n_0\,
      ram0_reg_bram_0_56 => \ram0_reg_bram_0_i_14__27_n_0\,
      ram0_reg_bram_0_57 => \ram0_reg_bram_0_i_15__27_n_0\,
      ram0_reg_bram_0_58 => \ram0_reg_bram_0_i_14__28_n_0\,
      ram0_reg_bram_0_59 => \ram0_reg_bram_0_i_15__28_n_0\,
      ram0_reg_bram_0_6 => \ram0_reg_bram_0_i_14__2_n_0\,
      ram0_reg_bram_0_60 => ram0_reg_bram_0_i_28_n_0,
      ram0_reg_bram_0_61 => ram0_reg_bram_0_i_29_n_0,
      ram0_reg_bram_0_62 => \ram0_reg_bram_0_i_28__0_n_0\,
      ram0_reg_bram_0_63 => \ram0_reg_bram_0_i_29__0_n_0\,
      ram0_reg_bram_0_64 => \ram0_reg_bram_0_i_17__1_n_0\,
      ram0_reg_bram_0_65 => \ram0_reg_bram_0_i_18__1_n_0\,
      ram0_reg_bram_0_66 => \ram0_reg_bram_0_i_17__2_n_0\,
      ram0_reg_bram_0_67 => \ram0_reg_bram_0_i_18__2_n_0\,
      ram0_reg_bram_0_68 => \ram0_reg_bram_0_i_17__3_n_0\,
      ram0_reg_bram_0_69 => \ram0_reg_bram_0_i_18__3_n_0\,
      ram0_reg_bram_0_7 => \ram0_reg_bram_0_i_15__2_n_0\,
      ram0_reg_bram_0_70 => ram0_reg_bram_0_i_38_n_0,
      ram0_reg_bram_0_71 => ram0_reg_bram_0_i_39_n_0,
      ram0_reg_bram_0_72 => \ram0_reg_bram_0_i_18__5_n_0\,
      ram0_reg_bram_0_73 => \ram0_reg_bram_0_i_19__2_n_0\,
      ram0_reg_bram_0_74 => \ram0_reg_bram_0_i_22__2_n_0\,
      ram0_reg_bram_0_75 => \ram0_reg_bram_0_i_23__2_n_0\,
      ram0_reg_bram_0_76 => \ram0_reg_bram_0_i_17__6_n_0\,
      ram0_reg_bram_0_77 => \ram0_reg_bram_0_i_18__6_n_0\,
      ram0_reg_bram_0_78 => \ram0_reg_bram_0_i_18__7_n_0\,
      ram0_reg_bram_0_79 => \ram0_reg_bram_0_i_19__3_n_0\,
      ram0_reg_bram_0_8 => \ram0_reg_bram_0_i_14__3_n_0\,
      ram0_reg_bram_0_80 => \ram0_reg_bram_0_i_17__7_n_0\,
      ram0_reg_bram_0_81 => \ram0_reg_bram_0_i_18__8_n_0\,
      ram0_reg_bram_0_82 => \ram0_reg_bram_0_i_18__9_n_0\,
      ram0_reg_bram_0_83 => \ram0_reg_bram_0_i_19__4_n_0\,
      ram0_reg_bram_0_84 => \ram0_reg_bram_0_i_17__8_n_0\,
      ram0_reg_bram_0_85 => \ram0_reg_bram_0_i_18__10_n_0\,
      ram0_reg_bram_0_86 => \ram0_reg_bram_0_i_17__9_n_0\,
      ram0_reg_bram_0_87 => \ram0_reg_bram_0_i_18__11_n_0\,
      ram0_reg_bram_0_88 => \ram0_reg_bram_0_i_17__10_n_0\,
      ram0_reg_bram_0_89 => \ram0_reg_bram_0_i_18__12_n_0\,
      ram0_reg_bram_0_9 => \ram0_reg_bram_0_i_15__3_n_0\,
      ram0_reg_bram_0_90 => \ram0_reg_bram_0_i_17__11_n_0\,
      ram0_reg_bram_0_91 => \ram0_reg_bram_0_i_18__13_n_0\,
      ram0_reg_bram_0_92 => \ram0_reg_bram_0_i_17__12_n_0\,
      ram0_reg_bram_0_93 => \ram0_reg_bram_0_i_18__14_n_0\,
      ram0_reg_bram_0_94 => \ram0_reg_bram_0_i_17__13_n_0\,
      ram0_reg_bram_0_95 => \ram0_reg_bram_0_i_18__15_n_0\,
      tmp_143_fu_4725_p3(6 downto 0) => tmp_143_fu_4725_p3(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0\(6 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38\(6 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_48\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9\(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9\(6 downto 0) => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10\(10 downto 4),
      trunc_ln40_reg_8167(1 downto 0) => trunc_ln40_reg_8167(1 downto 0)
    );
ram0_reg_bram_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A000A0020000000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln40_reg_8167(0),
      I2 => trunc_ln40_reg_8167(1),
      I3 => ap_enable_reg_pp0_iter12,
      I4 => p_1_in,
      I5 => p_0_in0_in,
      O => ce1
    );
ram0_reg_bram_0_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => ram0_reg_bram_0_i_15_n_0,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => address1(2)
    );
\ram0_reg_bram_0_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__0_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1\(2)
    );
\ram0_reg_bram_0_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__1_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2\(2)
    );
\ram0_reg_bram_0_i_10__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__10_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11\(2)
    );
\ram0_reg_bram_0_i_10__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__11_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12\(2)
    );
\ram0_reg_bram_0_i_10__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__12_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13\(2)
    );
\ram0_reg_bram_0_i_10__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__13_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14\(2)
    );
\ram0_reg_bram_0_i_10__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__14_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15\(2)
    );
\ram0_reg_bram_0_i_10__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__15_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16\(2)
    );
\ram0_reg_bram_0_i_10__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__16_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17\(2)
    );
\ram0_reg_bram_0_i_10__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__17_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18\(2)
    );
\ram0_reg_bram_0_i_10__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__18_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19\(2)
    );
\ram0_reg_bram_0_i_10__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__19_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20\(2)
    );
\ram0_reg_bram_0_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__2_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3\(2)
    );
\ram0_reg_bram_0_i_10__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__20_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21\(2)
    );
\ram0_reg_bram_0_i_10__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__21_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22\(2)
    );
\ram0_reg_bram_0_i_10__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__22_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23\(2)
    );
\ram0_reg_bram_0_i_10__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__23_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24\(2)
    );
\ram0_reg_bram_0_i_10__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__24_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25\(2)
    );
\ram0_reg_bram_0_i_10__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__25_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26\(2)
    );
\ram0_reg_bram_0_i_10__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__26_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27\(2)
    );
\ram0_reg_bram_0_i_10__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__27_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28\(2)
    );
\ram0_reg_bram_0_i_10__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__28_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29\(2)
    );
\ram0_reg_bram_0_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__3_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4\(2)
    );
\ram0_reg_bram_0_i_10__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_18__1_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32\(3)
    );
\ram0_reg_bram_0_i_10__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_18__2_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33\(3)
    );
\ram0_reg_bram_0_i_10__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_18__3_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34\(3)
    );
\ram0_reg_bram_0_i_10__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_19__2_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36\(3)
    );
\ram0_reg_bram_0_i_10__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_18__6_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39\(3)
    );
\ram0_reg_bram_0_i_10__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_19__3_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40\(3)
    );
\ram0_reg_bram_0_i_10__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_18__8_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41\(3)
    );
\ram0_reg_bram_0_i_10__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_19__4_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42\(3)
    );
\ram0_reg_bram_0_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__4_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5\(2)
    );
\ram0_reg_bram_0_i_10__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_18__10_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43\(3)
    );
\ram0_reg_bram_0_i_10__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_18__11_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44\(3)
    );
\ram0_reg_bram_0_i_10__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_18__12_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45\(3)
    );
\ram0_reg_bram_0_i_10__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_18__13_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46\(3)
    );
\ram0_reg_bram_0_i_10__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_18__14_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47\(3)
    );
\ram0_reg_bram_0_i_10__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_18__15_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_48\(3)
    );
\ram0_reg_bram_0_i_10__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(3),
      I1 => Q(1),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(3),
      O => ADDRARDADDR(3)
    );
\ram0_reg_bram_0_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__5_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6\(2)
    );
\ram0_reg_bram_0_i_10__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__6_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7\(2)
    );
\ram0_reg_bram_0_i_10__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__7_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8\(2)
    );
\ram0_reg_bram_0_i_10__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__8_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9\(2)
    );
\ram0_reg_bram_0_i_10__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_15__9_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10\(2)
    );
ram0_reg_bram_0_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => ram0_reg_bram_0_i_15_n_0,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => address1(1)
    );
\ram0_reg_bram_0_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__0_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1\(1)
    );
\ram0_reg_bram_0_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__1_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2\(1)
    );
\ram0_reg_bram_0_i_11__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__10_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11\(1)
    );
\ram0_reg_bram_0_i_11__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__11_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12\(1)
    );
\ram0_reg_bram_0_i_11__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__12_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13\(1)
    );
\ram0_reg_bram_0_i_11__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__13_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14\(1)
    );
\ram0_reg_bram_0_i_11__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__14_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15\(1)
    );
\ram0_reg_bram_0_i_11__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__15_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16\(1)
    );
\ram0_reg_bram_0_i_11__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__16_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17\(1)
    );
\ram0_reg_bram_0_i_11__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__17_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18\(1)
    );
\ram0_reg_bram_0_i_11__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__18_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19\(1)
    );
\ram0_reg_bram_0_i_11__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__19_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20\(1)
    );
\ram0_reg_bram_0_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__2_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3\(1)
    );
\ram0_reg_bram_0_i_11__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__20_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21\(1)
    );
\ram0_reg_bram_0_i_11__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__21_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22\(1)
    );
\ram0_reg_bram_0_i_11__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__22_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23\(1)
    );
\ram0_reg_bram_0_i_11__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__23_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24\(1)
    );
\ram0_reg_bram_0_i_11__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__24_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25\(1)
    );
\ram0_reg_bram_0_i_11__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__25_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26\(1)
    );
\ram0_reg_bram_0_i_11__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__26_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27\(1)
    );
\ram0_reg_bram_0_i_11__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__27_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28\(1)
    );
\ram0_reg_bram_0_i_11__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__28_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29\(1)
    );
\ram0_reg_bram_0_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__3_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4\(1)
    );
\ram0_reg_bram_0_i_11__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_18__1_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32\(2)
    );
\ram0_reg_bram_0_i_11__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_18__2_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33\(2)
    );
\ram0_reg_bram_0_i_11__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_18__3_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34\(2)
    );
\ram0_reg_bram_0_i_11__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_19__2_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36\(2)
    );
\ram0_reg_bram_0_i_11__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_18__6_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39\(2)
    );
\ram0_reg_bram_0_i_11__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_19__3_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40\(2)
    );
\ram0_reg_bram_0_i_11__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_18__8_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41\(2)
    );
\ram0_reg_bram_0_i_11__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_19__4_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42\(2)
    );
\ram0_reg_bram_0_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__4_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5\(1)
    );
\ram0_reg_bram_0_i_11__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_18__10_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43\(2)
    );
\ram0_reg_bram_0_i_11__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_18__11_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44\(2)
    );
\ram0_reg_bram_0_i_11__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_18__12_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45\(2)
    );
\ram0_reg_bram_0_i_11__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_18__13_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46\(2)
    );
\ram0_reg_bram_0_i_11__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_18__14_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47\(2)
    );
\ram0_reg_bram_0_i_11__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_18__15_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_48\(2)
    );
\ram0_reg_bram_0_i_11__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(2),
      I1 => Q(1),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(2),
      O => ADDRARDADDR(2)
    );
\ram0_reg_bram_0_i_11__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__5_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6\(1)
    );
\ram0_reg_bram_0_i_11__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__6_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7\(1)
    );
\ram0_reg_bram_0_i_11__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__7_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8\(1)
    );
\ram0_reg_bram_0_i_11__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__8_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9\(1)
    );
\ram0_reg_bram_0_i_11__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_15__9_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10\(1)
    );
ram0_reg_bram_0_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => ram0_reg_bram_0_i_15_n_0,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => address1(0)
    );
\ram0_reg_bram_0_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__0_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1\(0)
    );
\ram0_reg_bram_0_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__1_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2\(0)
    );
\ram0_reg_bram_0_i_12__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__10_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11\(0)
    );
\ram0_reg_bram_0_i_12__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__11_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12\(0)
    );
\ram0_reg_bram_0_i_12__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__12_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13\(0)
    );
\ram0_reg_bram_0_i_12__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__13_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14\(0)
    );
\ram0_reg_bram_0_i_12__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__14_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15\(0)
    );
\ram0_reg_bram_0_i_12__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__15_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16\(0)
    );
\ram0_reg_bram_0_i_12__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__16_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17\(0)
    );
\ram0_reg_bram_0_i_12__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__17_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18\(0)
    );
\ram0_reg_bram_0_i_12__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__18_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19\(0)
    );
\ram0_reg_bram_0_i_12__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__19_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20\(0)
    );
\ram0_reg_bram_0_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__2_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3\(0)
    );
\ram0_reg_bram_0_i_12__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__20_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21\(0)
    );
\ram0_reg_bram_0_i_12__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__21_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22\(0)
    );
\ram0_reg_bram_0_i_12__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__22_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23\(0)
    );
\ram0_reg_bram_0_i_12__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__23_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24\(0)
    );
\ram0_reg_bram_0_i_12__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__24_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25\(0)
    );
\ram0_reg_bram_0_i_12__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__25_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26\(0)
    );
\ram0_reg_bram_0_i_12__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__26_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27\(0)
    );
\ram0_reg_bram_0_i_12__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__27_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28\(0)
    );
\ram0_reg_bram_0_i_12__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__28_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29\(0)
    );
\ram0_reg_bram_0_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__3_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4\(0)
    );
\ram0_reg_bram_0_i_12__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_18__1_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32\(1)
    );
\ram0_reg_bram_0_i_12__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_18__2_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33\(1)
    );
\ram0_reg_bram_0_i_12__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_18__3_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34\(1)
    );
\ram0_reg_bram_0_i_12__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_19__2_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36\(1)
    );
\ram0_reg_bram_0_i_12__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_18__6_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39\(1)
    );
\ram0_reg_bram_0_i_12__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_19__3_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40\(1)
    );
\ram0_reg_bram_0_i_12__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_18__8_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41\(1)
    );
\ram0_reg_bram_0_i_12__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_19__4_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42\(1)
    );
\ram0_reg_bram_0_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__4_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5\(0)
    );
\ram0_reg_bram_0_i_12__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_18__10_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43\(1)
    );
\ram0_reg_bram_0_i_12__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_18__11_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44\(1)
    );
\ram0_reg_bram_0_i_12__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_18__12_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45\(1)
    );
\ram0_reg_bram_0_i_12__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_18__13_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46\(1)
    );
\ram0_reg_bram_0_i_12__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_18__14_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47\(1)
    );
\ram0_reg_bram_0_i_12__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_18__15_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_48\(1)
    );
\ram0_reg_bram_0_i_12__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(1),
      I1 => Q(1),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(1),
      O => ADDRARDADDR(1)
    );
\ram0_reg_bram_0_i_12__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__5_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6\(0)
    );
\ram0_reg_bram_0_i_12__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__6_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7\(0)
    );
\ram0_reg_bram_0_i_12__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__7_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8\(0)
    );
\ram0_reg_bram_0_i_12__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__8_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9\(0)
    );
\ram0_reg_bram_0_i_12__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_15__9_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10\(0)
    );
\ram0_reg_bram_0_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_18__1_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32\(0)
    );
\ram0_reg_bram_0_i_13__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_18__10_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43\(0)
    );
\ram0_reg_bram_0_i_13__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_18__11_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44\(0)
    );
\ram0_reg_bram_0_i_13__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_18__12_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45\(0)
    );
\ram0_reg_bram_0_i_13__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_18__13_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46\(0)
    );
\ram0_reg_bram_0_i_13__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_18__14_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47\(0)
    );
\ram0_reg_bram_0_i_13__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_18__15_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_48\(0)
    );
\ram0_reg_bram_0_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_18__2_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33\(0)
    );
\ram0_reg_bram_0_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_18__3_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34\(0)
    );
\ram0_reg_bram_0_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_19__2_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36\(0)
    );
\ram0_reg_bram_0_i_13__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(0),
      I1 => Q(1),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(0),
      O => ADDRARDADDR(0)
    );
\ram0_reg_bram_0_i_13__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_18__6_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39\(0)
    );
\ram0_reg_bram_0_i_13__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_19__3_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40\(0)
    );
\ram0_reg_bram_0_i_13__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_18__8_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41\(0)
    );
\ram0_reg_bram_0_i_13__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_19__4_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42\(0)
    );
ram0_reg_bram_0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555555555555"
    )
        port map (
      I0 => frame_47_address112_out,
      I1 => \ram0_reg_bram_0_i_32__1_n_0\,
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(1),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => ram0_reg_bram_0_i_14_n_0
    );
\ram0_reg_bram_0_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555555555555"
    )
        port map (
      I0 => frame_46_address114_out,
      I1 => p_1_in1_in,
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(1),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_14__0_n_0\
    );
\ram0_reg_bram_0_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555515555555"
    )
        port map (
      I0 => frame_44_address1120_out,
      I1 => \ram0_reg_bram_0_i_32__1_n_0\,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => trunc_ln5_reg_8306(0),
      O => \ram0_reg_bram_0_i_14__1_n_0\
    );
\ram0_reg_bram_0_i_14__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555515555555555"
    )
        port map (
      I0 => frame_31_address1194_out,
      I1 => p_1_in1_in,
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(1),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_14__10_n_0\
    );
\ram0_reg_bram_0_i_14__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555515555555555"
    )
        port map (
      I0 => frame_29_address11110_out,
      I1 => \ram0_reg_bram_0_i_32__1_n_0\,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(0),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_14__11_n_0\
    );
\ram0_reg_bram_0_i_14__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555515555555555"
    )
        port map (
      I0 => frame_28_address11112_out,
      I1 => p_1_in1_in,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(0),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_14__12_n_0\
    );
\ram0_reg_bram_0_i_14__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555155555555"
    )
        port map (
      I0 => frame_26_address11128_out,
      I1 => \ram0_reg_bram_0_i_32__1_n_0\,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(0),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_14__13_n_0\
    );
\ram0_reg_bram_0_i_14__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555155555555"
    )
        port map (
      I0 => frame_25_address11130_out,
      I1 => p_1_in1_in,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(0),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_14__14_n_0\
    );
\ram0_reg_bram_0_i_14__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555155555555555"
    )
        port map (
      I0 => frame_23_address11146_out,
      I1 => \ram0_reg_bram_0_i_32__1_n_0\,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(0),
      I4 => trunc_ln5_reg_8306(3),
      I5 => trunc_ln5_reg_8306(2),
      O => \ram0_reg_bram_0_i_14__15_n_0\
    );
\ram0_reg_bram_0_i_14__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555155555555555"
    )
        port map (
      I0 => frame_22_address11148_out,
      I1 => p_1_in1_in,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(0),
      I4 => trunc_ln5_reg_8306(3),
      I5 => trunc_ln5_reg_8306(2),
      O => \ram0_reg_bram_0_i_14__16_n_0\
    );
\ram0_reg_bram_0_i_14__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555515555555555"
    )
        port map (
      I0 => frame_20_address11164_out,
      I1 => \ram0_reg_bram_0_i_32__1_n_0\,
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(1),
      I4 => trunc_ln5_reg_8306(3),
      I5 => trunc_ln5_reg_8306(2),
      O => \ram0_reg_bram_0_i_14__17_n_0\
    );
\ram0_reg_bram_0_i_14__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555515555555555"
    )
        port map (
      I0 => frame_19_address11166_out,
      I1 => p_1_in1_in,
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(1),
      I4 => trunc_ln5_reg_8306(3),
      I5 => trunc_ln5_reg_8306(2),
      O => \ram0_reg_bram_0_i_14__18_n_0\
    );
\ram0_reg_bram_0_i_14__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545555555555555"
    )
        port map (
      I0 => frame_17_address11182_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(3),
      I4 => trunc_ln5_reg_8306(2),
      I5 => \ram0_reg_bram_0_i_32__1_n_0\,
      O => \ram0_reg_bram_0_i_14__19_n_0\
    );
\ram0_reg_bram_0_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555515555555"
    )
        port map (
      I0 => frame_43_address1122_out,
      I1 => p_1_in1_in,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => trunc_ln5_reg_8306(0),
      O => \ram0_reg_bram_0_i_14__2_n_0\
    );
\ram0_reg_bram_0_i_14__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545555555555555"
    )
        port map (
      I0 => frame_16_address11184_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(3),
      I4 => trunc_ln5_reg_8306(2),
      I5 => p_1_in1_in,
      O => \ram0_reg_bram_0_i_14__20_n_0\
    );
\ram0_reg_bram_0_i_14__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554555555555555"
    )
        port map (
      I0 => frame_14_address11200_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(3),
      I4 => trunc_ln5_reg_8306(2),
      I5 => \ram0_reg_bram_0_i_32__1_n_0\,
      O => \ram0_reg_bram_0_i_14__21_n_0\
    );
\ram0_reg_bram_0_i_14__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554555555555555"
    )
        port map (
      I0 => frame_13_address11202_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(3),
      I4 => trunc_ln5_reg_8306(2),
      I5 => p_1_in1_in,
      O => \ram0_reg_bram_0_i_14__22_n_0\
    );
\ram0_reg_bram_0_i_14__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555551555555555"
    )
        port map (
      I0 => frame_11_address11216_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => \ram0_reg_bram_0_i_32__1_n_0\,
      O => \ram0_reg_bram_0_i_14__23_n_0\
    );
\ram0_reg_bram_0_i_14__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555551555555555"
    )
        port map (
      I0 => frame_10_address11218_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => p_1_in1_in,
      O => \ram0_reg_bram_0_i_14__24_n_0\
    );
\ram0_reg_bram_0_i_14__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555554555555555"
    )
        port map (
      I0 => frame_8_address11233_out,
      I1 => trunc_ln5_reg_8306(0),
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => \ram0_reg_bram_0_i_32__1_n_0\,
      O => \ram0_reg_bram_0_i_14__25_n_0\
    );
\ram0_reg_bram_0_i_14__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555554555555555"
    )
        port map (
      I0 => frame_7_address11235_out,
      I1 => trunc_ln5_reg_8306(0),
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => p_1_in1_in,
      O => \ram0_reg_bram_0_i_14__26_n_0\
    );
\ram0_reg_bram_0_i_14__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555554555555555"
    )
        port map (
      I0 => frame_5_address11251_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => \ram0_reg_bram_0_i_32__1_n_0\,
      O => \ram0_reg_bram_0_i_14__27_n_0\
    );
\ram0_reg_bram_0_i_14__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555554555555555"
    )
        port map (
      I0 => frame_4_address11253_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => p_1_in1_in,
      O => \ram0_reg_bram_0_i_14__28_n_0\
    );
\ram0_reg_bram_0_i_14__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515555555555555"
    )
        port map (
      I0 => frame_41_address1138_out,
      I1 => \ram0_reg_bram_0_i_32__1_n_0\,
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(1),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_14__3_n_0\
    );
\ram0_reg_bram_0_i_14__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_23__2_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37\(3)
    );
\ram0_reg_bram_0_i_14__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515555555555555"
    )
        port map (
      I0 => frame_40_address1140_out,
      I1 => p_1_in1_in,
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(1),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_14__4_n_0\
    );
\ram0_reg_bram_0_i_14__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555455555555555"
    )
        port map (
      I0 => frame_38_address1156_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(2),
      I3 => trunc_ln5_reg_8306(3),
      I4 => trunc_ln5_reg_8306(0),
      I5 => \ram0_reg_bram_0_i_32__1_n_0\,
      O => \ram0_reg_bram_0_i_14__5_n_0\
    );
\ram0_reg_bram_0_i_14__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555455555555555"
    )
        port map (
      I0 => frame_37_address1158_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(2),
      I3 => trunc_ln5_reg_8306(3),
      I4 => trunc_ln5_reg_8306(0),
      I5 => p_1_in1_in,
      O => \ram0_reg_bram_0_i_14__6_n_0\
    );
\ram0_reg_bram_0_i_14__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555155555555555"
    )
        port map (
      I0 => frame_35_address1174_out,
      I1 => \ram0_reg_bram_0_i_32__1_n_0\,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(0),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_14__7_n_0\
    );
\ram0_reg_bram_0_i_14__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555155555555555"
    )
        port map (
      I0 => frame_34_address1176_out,
      I1 => p_1_in1_in,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(0),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_14__8_n_0\
    );
\ram0_reg_bram_0_i_14__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555515555555555"
    )
        port map (
      I0 => frame_32_address1192_out,
      I1 => \ram0_reg_bram_0_i_32__1_n_0\,
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(1),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_14__9_n_0\
    );
ram0_reg_bram_0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => frame_47_address112_out,
      I1 => \ram0_reg_bram_0_i_32__1_n_0\,
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(1),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => ram0_reg_bram_0_i_15_n_0
    );
\ram0_reg_bram_0_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => frame_46_address114_out,
      I1 => p_1_in1_in,
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(1),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_15__0_n_0\
    );
\ram0_reg_bram_0_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => frame_44_address1120_out,
      I1 => \ram0_reg_bram_0_i_32__1_n_0\,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => trunc_ln5_reg_8306(0),
      O => \ram0_reg_bram_0_i_15__1_n_0\
    );
\ram0_reg_bram_0_i_15__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => frame_31_address1194_out,
      I1 => p_1_in1_in,
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(1),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_15__10_n_0\
    );
\ram0_reg_bram_0_i_15__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => frame_29_address11110_out,
      I1 => \ram0_reg_bram_0_i_32__1_n_0\,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(0),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_15__11_n_0\
    );
\ram0_reg_bram_0_i_15__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => frame_28_address11112_out,
      I1 => p_1_in1_in,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(0),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_15__12_n_0\
    );
\ram0_reg_bram_0_i_15__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => frame_26_address11128_out,
      I1 => \ram0_reg_bram_0_i_32__1_n_0\,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(0),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_15__13_n_0\
    );
\ram0_reg_bram_0_i_15__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => frame_25_address11130_out,
      I1 => p_1_in1_in,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(0),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_15__14_n_0\
    );
\ram0_reg_bram_0_i_15__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFFFFFFFFF"
    )
        port map (
      I0 => frame_23_address11146_out,
      I1 => \ram0_reg_bram_0_i_32__1_n_0\,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(0),
      I4 => trunc_ln5_reg_8306(3),
      I5 => trunc_ln5_reg_8306(2),
      O => \ram0_reg_bram_0_i_15__15_n_0\
    );
\ram0_reg_bram_0_i_15__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFFFFFFFFF"
    )
        port map (
      I0 => frame_22_address11148_out,
      I1 => p_1_in1_in,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(0),
      I4 => trunc_ln5_reg_8306(3),
      I5 => trunc_ln5_reg_8306(2),
      O => \ram0_reg_bram_0_i_15__16_n_0\
    );
\ram0_reg_bram_0_i_15__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => frame_20_address11164_out,
      I1 => \ram0_reg_bram_0_i_32__1_n_0\,
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(1),
      I4 => trunc_ln5_reg_8306(3),
      I5 => trunc_ln5_reg_8306(2),
      O => \ram0_reg_bram_0_i_15__17_n_0\
    );
\ram0_reg_bram_0_i_15__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => frame_19_address11166_out,
      I1 => p_1_in1_in,
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(1),
      I4 => trunc_ln5_reg_8306(3),
      I5 => trunc_ln5_reg_8306(2),
      O => \ram0_reg_bram_0_i_15__18_n_0\
    );
\ram0_reg_bram_0_i_15__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => frame_17_address11182_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(3),
      I4 => trunc_ln5_reg_8306(2),
      I5 => \ram0_reg_bram_0_i_32__1_n_0\,
      O => \ram0_reg_bram_0_i_15__19_n_0\
    );
\ram0_reg_bram_0_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => frame_43_address1122_out,
      I1 => p_1_in1_in,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => trunc_ln5_reg_8306(0),
      O => \ram0_reg_bram_0_i_15__2_n_0\
    );
\ram0_reg_bram_0_i_15__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => frame_16_address11184_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(3),
      I4 => trunc_ln5_reg_8306(2),
      I5 => p_1_in1_in,
      O => \ram0_reg_bram_0_i_15__20_n_0\
    );
\ram0_reg_bram_0_i_15__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => frame_14_address11200_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(3),
      I4 => trunc_ln5_reg_8306(2),
      I5 => \ram0_reg_bram_0_i_32__1_n_0\,
      O => \ram0_reg_bram_0_i_15__21_n_0\
    );
\ram0_reg_bram_0_i_15__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => frame_13_address11202_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(3),
      I4 => trunc_ln5_reg_8306(2),
      I5 => p_1_in1_in,
      O => \ram0_reg_bram_0_i_15__22_n_0\
    );
\ram0_reg_bram_0_i_15__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFFF"
    )
        port map (
      I0 => frame_11_address11216_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => \ram0_reg_bram_0_i_32__1_n_0\,
      O => \ram0_reg_bram_0_i_15__23_n_0\
    );
\ram0_reg_bram_0_i_15__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFFF"
    )
        port map (
      I0 => frame_10_address11218_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => p_1_in1_in,
      O => \ram0_reg_bram_0_i_15__24_n_0\
    );
\ram0_reg_bram_0_i_15__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => frame_8_address11233_out,
      I1 => trunc_ln5_reg_8306(0),
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => \ram0_reg_bram_0_i_32__1_n_0\,
      O => \ram0_reg_bram_0_i_15__25_n_0\
    );
\ram0_reg_bram_0_i_15__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => frame_7_address11235_out,
      I1 => trunc_ln5_reg_8306(0),
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => p_1_in1_in,
      O => \ram0_reg_bram_0_i_15__26_n_0\
    );
\ram0_reg_bram_0_i_15__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => frame_5_address11251_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => \ram0_reg_bram_0_i_32__1_n_0\,
      O => \ram0_reg_bram_0_i_15__27_n_0\
    );
\ram0_reg_bram_0_i_15__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => frame_4_address11253_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => p_1_in1_in,
      O => \ram0_reg_bram_0_i_15__28_n_0\
    );
\ram0_reg_bram_0_i_15__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFFFFFFF"
    )
        port map (
      I0 => frame_41_address1138_out,
      I1 => \ram0_reg_bram_0_i_32__1_n_0\,
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(1),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_15__3_n_0\
    );
\ram0_reg_bram_0_i_15__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => trunc_ln5_reg_8306(1),
      I1 => trunc_ln5_reg_8306(0),
      I2 => trunc_ln5_reg_8306(2),
      I3 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_15__31_n_0\
    );
\ram0_reg_bram_0_i_15__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => trunc_ln5_reg_8306(0),
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(2),
      I3 => trunc_ln5_reg_8306(3),
      O => p_1_in231_in
    );
\ram0_reg_bram_0_i_15__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => trunc_ln5_reg_8306(1),
      I1 => trunc_ln5_reg_8306(0),
      I2 => trunc_ln5_reg_8306(2),
      I3 => trunc_ln5_reg_8306(3),
      O => p_1_in249_in
    );
\ram0_reg_bram_0_i_15__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_23__2_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37\(2)
    );
\ram0_reg_bram_0_i_15__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => trunc_ln5_reg_8306(1),
      I1 => trunc_ln5_reg_8306(0),
      I2 => trunc_ln5_reg_8306(3),
      I3 => trunc_ln5_reg_8306(2),
      O => p_1_in180_in
    );
\ram0_reg_bram_0_i_15__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => trunc_ln5_reg_8306(1),
      I1 => trunc_ln5_reg_8306(0),
      I2 => trunc_ln5_reg_8306(2),
      I3 => trunc_ln5_reg_8306(3),
      O => p_1_in108_in
    );
\ram0_reg_bram_0_i_15__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => trunc_ln5_reg_8306(0),
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(3),
      I3 => trunc_ln5_reg_8306(2),
      O => p_1_in162_in
    );
\ram0_reg_bram_0_i_15__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => trunc_ln5_reg_8306(0),
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(2),
      I3 => trunc_ln5_reg_8306(3),
      O => p_1_in90_in
    );
\ram0_reg_bram_0_i_15__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFFFFFFF"
    )
        port map (
      I0 => frame_40_address1140_out,
      I1 => p_1_in1_in,
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(1),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_15__4_n_0\
    );
\ram0_reg_bram_0_i_15__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => trunc_ln5_reg_8306(1),
      I1 => trunc_ln5_reg_8306(0),
      I2 => trunc_ln5_reg_8306(3),
      I3 => trunc_ln5_reg_8306(2),
      O => p_1_in144_in
    );
\ram0_reg_bram_0_i_15__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => trunc_ln5_reg_8306(1),
      I1 => trunc_ln5_reg_8306(0),
      I2 => trunc_ln5_reg_8306(2),
      I3 => trunc_ln5_reg_8306(3),
      O => p_1_in72_in
    );
\ram0_reg_bram_0_i_15__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => trunc_ln5_reg_8306(0),
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(2),
      I3 => trunc_ln5_reg_8306(3),
      O => p_1_in
    );
\ram0_reg_bram_0_i_15__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => trunc_ln5_reg_8306(0),
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(2),
      I3 => trunc_ln5_reg_8306(3),
      O => p_1_in36_in
    );
\ram0_reg_bram_0_i_15__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln45_2_reg_8153_pp0_iter11_reg(2),
      I1 => trunc_ln45_2_reg_8153_pp0_iter11_reg(3),
      O => \ram0_reg_bram_0_i_15__44_n_0\
    );
\ram0_reg_bram_0_i_15__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => trunc_ln45_2_reg_8153_pp0_iter11_reg(3),
      I1 => trunc_ln45_2_reg_8153_pp0_iter11_reg(2),
      I2 => trunc_ln45_2_reg_8153_pp0_iter11_reg(1),
      O => \ram0_reg_bram_0_i_15__45_n_0\
    );
\ram0_reg_bram_0_i_15__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => trunc_ln45_2_reg_8153_pp0_iter11_reg(3),
      I1 => trunc_ln45_2_reg_8153_pp0_iter11_reg(2),
      I2 => trunc_ln45_2_reg_8153_pp0_iter11_reg(1),
      O => \ram0_reg_bram_0_i_15__46_n_0\
    );
\ram0_reg_bram_0_i_15__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => frame_38_address1156_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(2),
      I3 => trunc_ln5_reg_8306(3),
      I4 => trunc_ln5_reg_8306(0),
      I5 => \ram0_reg_bram_0_i_32__1_n_0\,
      O => \ram0_reg_bram_0_i_15__5_n_0\
    );
\ram0_reg_bram_0_i_15__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => frame_37_address1158_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(2),
      I3 => trunc_ln5_reg_8306(3),
      I4 => trunc_ln5_reg_8306(0),
      I5 => p_1_in1_in,
      O => \ram0_reg_bram_0_i_15__6_n_0\
    );
\ram0_reg_bram_0_i_15__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFFFFFFFFF"
    )
        port map (
      I0 => frame_35_address1174_out,
      I1 => \ram0_reg_bram_0_i_32__1_n_0\,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(0),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_15__7_n_0\
    );
\ram0_reg_bram_0_i_15__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFFFFFFFFF"
    )
        port map (
      I0 => frame_34_address1176_out,
      I1 => p_1_in1_in,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(0),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_15__8_n_0\
    );
\ram0_reg_bram_0_i_15__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => frame_32_address1192_out,
      I1 => \ram0_reg_bram_0_i_32__1_n_0\,
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(1),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_15__9_n_0\
    );
ram0_reg_bram_0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I4 => trunc_ln40_reg_8167(1),
      I5 => trunc_ln40_reg_8167(0),
      O => frame_47_address112_out
    );
\ram0_reg_bram_0_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I4 => trunc_ln40_reg_8167(1),
      I5 => trunc_ln40_reg_8167(0),
      O => frame_44_address1120_out
    );
\ram0_reg_bram_0_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I4 => trunc_ln40_reg_8167(1),
      I5 => trunc_ln40_reg_8167(0),
      O => frame_41_address1138_out
    );
\ram0_reg_bram_0_i_16__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I4 => trunc_ln40_reg_8167(1),
      I5 => trunc_ln40_reg_8167(0),
      O => frame_14_address11200_out
    );
\ram0_reg_bram_0_i_16__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I4 => trunc_ln40_reg_8167(1),
      I5 => trunc_ln40_reg_8167(0),
      O => frame_11_address11216_out
    );
\ram0_reg_bram_0_i_16__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I4 => trunc_ln40_reg_8167(1),
      I5 => trunc_ln40_reg_8167(0),
      O => frame_8_address11233_out
    );
\ram0_reg_bram_0_i_16__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I4 => trunc_ln40_reg_8167(1),
      I5 => trunc_ln40_reg_8167(0),
      O => frame_5_address11251_out
    );
\ram0_reg_bram_0_i_16__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => ram0_reg_bram_0_i_29_n_0,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30\(3)
    );
\ram0_reg_bram_0_i_16__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_29__0_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31\(3)
    );
\ram0_reg_bram_0_i_16__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => trunc_ln5_reg_8306(1),
      I1 => trunc_ln5_reg_8306(0),
      I2 => trunc_ln5_reg_8306(3),
      I3 => trunc_ln5_reg_8306(2),
      O => p_1_in198_in
    );
\ram0_reg_bram_0_i_16__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_23__2_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37\(1)
    );
\ram0_reg_bram_0_i_16__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I4 => trunc_ln40_reg_8167(0),
      I5 => trunc_ln40_reg_8167(1),
      O => frame_46_address114_out
    );
\ram0_reg_bram_0_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I4 => trunc_ln40_reg_8167(1),
      I5 => trunc_ln40_reg_8167(0),
      O => frame_38_address1156_out
    );
\ram0_reg_bram_0_i_16__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I4 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I5 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      O => frame_43_address1122_out
    );
\ram0_reg_bram_0_i_16__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I4 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I5 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      O => frame_40_address1140_out
    );
\ram0_reg_bram_0_i_16__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I4 => trunc_ln40_reg_8167(0),
      I5 => trunc_ln40_reg_8167(1),
      O => frame_37_address1158_out
    );
\ram0_reg_bram_0_i_16__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I4 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I5 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      O => frame_34_address1176_out
    );
\ram0_reg_bram_0_i_16__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I4 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I5 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      O => frame_31_address1194_out
    );
\ram0_reg_bram_0_i_16__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I4 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I5 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      O => frame_28_address11112_out
    );
\ram0_reg_bram_0_i_16__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I4 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I5 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      O => frame_25_address11130_out
    );
\ram0_reg_bram_0_i_16__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I4 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I5 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      O => frame_22_address11148_out
    );
\ram0_reg_bram_0_i_16__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I4 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I5 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      O => frame_19_address11166_out
    );
\ram0_reg_bram_0_i_16__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I4 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I5 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      O => frame_16_address11184_out
    );
\ram0_reg_bram_0_i_16__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I4 => trunc_ln40_reg_8167(1),
      I5 => trunc_ln40_reg_8167(0),
      O => frame_35_address1174_out
    );
\ram0_reg_bram_0_i_16__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I4 => trunc_ln40_reg_8167(0),
      I5 => trunc_ln40_reg_8167(1),
      O => frame_13_address11202_out
    );
\ram0_reg_bram_0_i_16__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I4 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I5 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      O => frame_10_address11218_out
    );
\ram0_reg_bram_0_i_16__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I4 => trunc_ln40_reg_8167(0),
      I5 => trunc_ln40_reg_8167(1),
      O => frame_7_address11235_out
    );
\ram0_reg_bram_0_i_16__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I4 => trunc_ln40_reg_8167(0),
      I5 => trunc_ln40_reg_8167(1),
      O => frame_4_address11253_out
    );
\ram0_reg_bram_0_i_16__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => trunc_ln5_reg_8306(1),
      I1 => trunc_ln5_reg_8306(2),
      I2 => trunc_ln5_reg_8306(3),
      I3 => trunc_ln5_reg_8306(0),
      O => p_1_in18_in
    );
\ram0_reg_bram_0_i_16__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => trunc_ln5_reg_8306(1),
      I1 => trunc_ln5_reg_8306(2),
      I2 => trunc_ln5_reg_8306(3),
      I3 => trunc_ln5_reg_8306(0),
      O => p_1_in54_in
    );
\ram0_reg_bram_0_i_16__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      O => \ram0_reg_bram_0_i_16__36_n_0\
    );
\ram0_reg_bram_0_i_16__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      O => p_0_in232_in
    );
\ram0_reg_bram_0_i_16__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      O => p_0_in250_in
    );
\ram0_reg_bram_0_i_16__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      O => p_0_in181_in
    );
\ram0_reg_bram_0_i_16__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I4 => trunc_ln40_reg_8167(1),
      I5 => trunc_ln40_reg_8167(0),
      O => frame_32_address1192_out
    );
\ram0_reg_bram_0_i_16__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      O => p_0_in109_in
    );
\ram0_reg_bram_0_i_16__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      O => p_0_in163_in
    );
\ram0_reg_bram_0_i_16__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      O => p_0_in91_in
    );
\ram0_reg_bram_0_i_16__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      O => p_0_in145_in
    );
\ram0_reg_bram_0_i_16__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      O => p_0_in73_in
    );
\ram0_reg_bram_0_i_16__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      O => p_0_in0_in
    );
\ram0_reg_bram_0_i_16__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      O => p_0_in37_in
    );
\ram0_reg_bram_0_i_16__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I4 => trunc_ln40_reg_8167(1),
      I5 => trunc_ln40_reg_8167(0),
      O => frame_29_address11110_out
    );
\ram0_reg_bram_0_i_16__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I4 => trunc_ln40_reg_8167(1),
      I5 => trunc_ln40_reg_8167(0),
      O => frame_26_address11128_out
    );
\ram0_reg_bram_0_i_16__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I4 => trunc_ln40_reg_8167(1),
      I5 => trunc_ln40_reg_8167(0),
      O => frame_23_address11146_out
    );
\ram0_reg_bram_0_i_16__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I4 => trunc_ln40_reg_8167(1),
      I5 => trunc_ln40_reg_8167(0),
      O => frame_20_address11164_out
    );
\ram0_reg_bram_0_i_16__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I4 => trunc_ln40_reg_8167(1),
      I5 => trunc_ln40_reg_8167(0),
      O => frame_17_address11182_out
    );
ram0_reg_bram_0_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => ram0_reg_bram_0_i_29_n_0,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30\(2)
    );
\ram0_reg_bram_0_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => \ram0_reg_bram_0_i_29__0_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31\(2)
    );
\ram0_reg_bram_0_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555551555555555"
    )
        port map (
      I0 => frame_9_address11226_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => ram0_reg_bram_0_i_42_n_0,
      O => \ram0_reg_bram_0_i_17__1_n_0\
    );
\ram0_reg_bram_0_i_17__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555515555555555"
    )
        port map (
      I0 => frame_27_address11120_out,
      I1 => ram0_reg_bram_0_i_42_n_0,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(0),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_17__10_n_0\
    );
\ram0_reg_bram_0_i_17__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555155555555555"
    )
        port map (
      I0 => frame_21_address11156_out,
      I1 => ram0_reg_bram_0_i_42_n_0,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(0),
      I4 => trunc_ln5_reg_8306(3),
      I5 => trunc_ln5_reg_8306(2),
      O => \ram0_reg_bram_0_i_17__11_n_0\
    );
\ram0_reg_bram_0_i_17__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555515555555555"
    )
        port map (
      I0 => frame_18_address11174_out,
      I1 => ram0_reg_bram_0_i_42_n_0,
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(1),
      I4 => trunc_ln5_reg_8306(3),
      I5 => trunc_ln5_reg_8306(2),
      O => \ram0_reg_bram_0_i_17__12_n_0\
    );
\ram0_reg_bram_0_i_17__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545555555555555"
    )
        port map (
      I0 => frame_15_address11192_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(3),
      I4 => trunc_ln5_reg_8306(2),
      I5 => ram0_reg_bram_0_i_42_n_0,
      O => \ram0_reg_bram_0_i_17__13_n_0\
    );
\ram0_reg_bram_0_i_17__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      O => p_0_in199_in
    );
\ram0_reg_bram_0_i_17__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      O => p_0_in19_in
    );
\ram0_reg_bram_0_i_17__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      O => p_0_in55_in
    );
\ram0_reg_bram_0_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555554555555555"
    )
        port map (
      I0 => frame_6_address11243_out,
      I1 => trunc_ln5_reg_8306(0),
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => ram0_reg_bram_0_i_42_n_0,
      O => \ram0_reg_bram_0_i_17__2_n_0\
    );
\ram0_reg_bram_0_i_17__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555554555555555"
    )
        port map (
      I0 => frame_3_address11261_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => ram0_reg_bram_0_i_42_n_0,
      O => \ram0_reg_bram_0_i_17__3_n_0\
    );
\ram0_reg_bram_0_i_17__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_23__2_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37\(0)
    );
\ram0_reg_bram_0_i_17__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555555555555"
    )
        port map (
      I0 => frame_45_address1112_out,
      I1 => ram0_reg_bram_0_i_42_n_0,
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(1),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_17__6_n_0\
    );
\ram0_reg_bram_0_i_17__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515555555555555"
    )
        port map (
      I0 => frame_39_address1148_out,
      I1 => ram0_reg_bram_0_i_42_n_0,
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(1),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_17__7_n_0\
    );
\ram0_reg_bram_0_i_17__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555155555555555"
    )
        port map (
      I0 => frame_33_address1184_out,
      I1 => ram0_reg_bram_0_i_42_n_0,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(0),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_17__8_n_0\
    );
\ram0_reg_bram_0_i_17__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555515555555555"
    )
        port map (
      I0 => frame_30_address11102_out,
      I1 => ram0_reg_bram_0_i_42_n_0,
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(1),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_17__9_n_0\
    );
ram0_reg_bram_0_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => ram0_reg_bram_0_i_29_n_0,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30\(1)
    );
\ram0_reg_bram_0_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => \ram0_reg_bram_0_i_29__0_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31\(1)
    );
\ram0_reg_bram_0_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFFF"
    )
        port map (
      I0 => frame_9_address11226_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => ram0_reg_bram_0_i_42_n_0,
      O => \ram0_reg_bram_0_i_18__1_n_0\
    );
\ram0_reg_bram_0_i_18__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFFFFFFFFF"
    )
        port map (
      I0 => frame_33_address1184_out,
      I1 => ram0_reg_bram_0_i_42_n_0,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(0),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_18__10_n_0\
    );
\ram0_reg_bram_0_i_18__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => frame_30_address11102_out,
      I1 => ram0_reg_bram_0_i_42_n_0,
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(1),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_18__11_n_0\
    );
\ram0_reg_bram_0_i_18__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => frame_27_address11120_out,
      I1 => ram0_reg_bram_0_i_42_n_0,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(0),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_18__12_n_0\
    );
\ram0_reg_bram_0_i_18__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFFFFFFFFF"
    )
        port map (
      I0 => frame_21_address11156_out,
      I1 => ram0_reg_bram_0_i_42_n_0,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(0),
      I4 => trunc_ln5_reg_8306(3),
      I5 => trunc_ln5_reg_8306(2),
      O => \ram0_reg_bram_0_i_18__13_n_0\
    );
\ram0_reg_bram_0_i_18__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => frame_18_address11174_out,
      I1 => ram0_reg_bram_0_i_42_n_0,
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(1),
      I4 => trunc_ln5_reg_8306(3),
      I5 => trunc_ln5_reg_8306(2),
      O => \ram0_reg_bram_0_i_18__14_n_0\
    );
\ram0_reg_bram_0_i_18__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => frame_15_address11192_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(3),
      I4 => trunc_ln5_reg_8306(2),
      I5 => ram0_reg_bram_0_i_42_n_0,
      O => \ram0_reg_bram_0_i_18__15_n_0\
    );
\ram0_reg_bram_0_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => frame_6_address11243_out,
      I1 => trunc_ln5_reg_8306(0),
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => ram0_reg_bram_0_i_42_n_0,
      O => \ram0_reg_bram_0_i_18__2_n_0\
    );
\ram0_reg_bram_0_i_18__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => frame_3_address11261_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => ram0_reg_bram_0_i_42_n_0,
      O => \ram0_reg_bram_0_i_18__3_n_0\
    );
\ram0_reg_bram_0_i_18__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554555555555555"
    )
        port map (
      I0 => frame_12_address11210_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(3),
      I4 => trunc_ln5_reg_8306(2),
      I5 => ram0_reg_bram_0_i_42_n_0,
      O => \ram0_reg_bram_0_i_18__5_n_0\
    );
\ram0_reg_bram_0_i_18__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => frame_45_address1112_out,
      I1 => ram0_reg_bram_0_i_42_n_0,
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(1),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_18__6_n_0\
    );
\ram0_reg_bram_0_i_18__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555515555555"
    )
        port map (
      I0 => frame_42_address1130_out,
      I1 => ram0_reg_bram_0_i_42_n_0,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => trunc_ln5_reg_8306(0),
      O => \ram0_reg_bram_0_i_18__7_n_0\
    );
\ram0_reg_bram_0_i_18__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFFFFFFF"
    )
        port map (
      I0 => frame_39_address1148_out,
      I1 => ram0_reg_bram_0_i_42_n_0,
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(1),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_18__8_n_0\
    );
\ram0_reg_bram_0_i_18__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555455555555555"
    )
        port map (
      I0 => frame_36_address1166_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(2),
      I3 => trunc_ln5_reg_8306(3),
      I4 => trunc_ln5_reg_8306(0),
      I5 => ram0_reg_bram_0_i_42_n_0,
      O => \ram0_reg_bram_0_i_18__9_n_0\
    );
ram0_reg_bram_0_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => ram0_reg_bram_0_i_29_n_0,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30\(0)
    );
\ram0_reg_bram_0_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => \ram0_reg_bram_0_i_29__0_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31\(0)
    );
\ram0_reg_bram_0_i_19__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I4 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I5 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      O => frame_18_address11174_out
    );
\ram0_reg_bram_0_i_19__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I4 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I5 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      O => frame_30_address11102_out
    );
\ram0_reg_bram_0_i_19__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I4 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I5 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      O => frame_21_address11156_out
    );
\ram0_reg_bram_0_i_19__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I4 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I5 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      O => frame_33_address1184_out
    );
\ram0_reg_bram_0_i_19__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln45_2_reg_8153_pp0_iter11_reg(3),
      I1 => trunc_ln45_2_reg_8153_pp0_iter11_reg(2),
      O => \ram0_reg_bram_0_i_19__14_n_0\
    );
\ram0_reg_bram_0_i_19__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I4 => trunc_ln40_reg_8167(0),
      I5 => trunc_ln40_reg_8167(1),
      O => frame_45_address1112_out
    );
\ram0_reg_bram_0_i_19__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I4 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I5 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      O => frame_39_address1148_out
    );
\ram0_reg_bram_0_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => frame_12_address11210_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(3),
      I4 => trunc_ln5_reg_8306(2),
      I5 => ram0_reg_bram_0_i_42_n_0,
      O => \ram0_reg_bram_0_i_19__2_n_0\
    );
\ram0_reg_bram_0_i_19__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => frame_42_address1130_out,
      I1 => ram0_reg_bram_0_i_42_n_0,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => trunc_ln5_reg_8306(0),
      O => \ram0_reg_bram_0_i_19__3_n_0\
    );
\ram0_reg_bram_0_i_19__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => frame_36_address1166_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(2),
      I3 => trunc_ln5_reg_8306(3),
      I4 => trunc_ln5_reg_8306(0),
      I5 => ram0_reg_bram_0_i_42_n_0,
      O => \ram0_reg_bram_0_i_19__4_n_0\
    );
\ram0_reg_bram_0_i_19__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I4 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I5 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      O => frame_9_address11226_out
    );
\ram0_reg_bram_0_i_19__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I4 => trunc_ln40_reg_8167(0),
      I5 => trunc_ln40_reg_8167(1),
      O => frame_6_address11243_out
    );
\ram0_reg_bram_0_i_19__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I4 => trunc_ln40_reg_8167(0),
      I5 => trunc_ln40_reg_8167(1),
      O => frame_3_address11261_out
    );
\ram0_reg_bram_0_i_19__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I4 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I5 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      O => frame_15_address11192_out
    );
\ram0_reg_bram_0_i_19__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I4 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I5 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      O => frame_27_address11120_out
    );
\ram0_reg_bram_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in18_in,
      I3 => trunc_ln40_reg_8167(0),
      I4 => trunc_ln40_reg_8167(1),
      I5 => p_0_in19_in,
      O => \ap_CS_fsm_reg[4]_14\
    );
\ram0_reg_bram_0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in36_in,
      I3 => trunc_ln40_reg_8167(0),
      I4 => trunc_ln40_reg_8167(1),
      I5 => p_0_in37_in,
      O => \ap_CS_fsm_reg[4]_15\
    );
\ram0_reg_bram_0_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080A0A000800000"
    )
        port map (
      I0 => Q(1),
      I1 => p_1_in198_in,
      I2 => ap_enable_reg_pp0_iter12,
      I3 => trunc_ln40_reg_8167(0),
      I4 => trunc_ln40_reg_8167(1),
      I5 => p_0_in199_in,
      O => \ap_CS_fsm_reg[4]_24\
    );
\ram0_reg_bram_0_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080A0A000800000"
    )
        port map (
      I0 => Q(1),
      I1 => \ram0_reg_bram_0_i_15__31_n_0\,
      I2 => ap_enable_reg_pp0_iter12,
      I3 => trunc_ln40_reg_8167(0),
      I4 => trunc_ln40_reg_8167(1),
      I5 => \ram0_reg_bram_0_i_16__36_n_0\,
      O => \ap_CS_fsm_reg[4]_25\
    );
\ram0_reg_bram_0_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A000020000000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln40_reg_8167(0),
      I2 => trunc_ln40_reg_8167(1),
      I3 => p_1_in231_in,
      I4 => ap_enable_reg_pp0_iter12,
      I5 => p_0_in232_in,
      O => \ap_CS_fsm_reg[4]_26\
    );
\ram0_reg_bram_0_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A000020000000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln40_reg_8167(0),
      I2 => trunc_ln40_reg_8167(1),
      I3 => p_1_in249_in,
      I4 => ap_enable_reg_pp0_iter12,
      I5 => p_0_in250_in,
      O => \ap_CS_fsm_reg[4]_27\
    );
\ram0_reg_bram_0_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in267_in,
      I3 => trunc_ln40_reg_8167(0),
      I4 => trunc_ln40_reg_8167(1),
      I5 => p_0_in268_in,
      O => \ap_CS_fsm_reg[4]_28\
    );
\ram0_reg_bram_0_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => Q(1),
      I1 => \ram0_reg_bram_0_i_26__1_n_0\,
      I2 => \ram0_reg_bram_0_i_15__45_n_0\,
      I3 => trunc_ln45_2_reg_8153_pp0_iter11_reg(0),
      I4 => ram0_reg_bram_0,
      O => ce0
    );
\ram0_reg_bram_0_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
        port map (
      I0 => Q(1),
      I1 => \ram0_reg_bram_0_i_26__1_n_0\,
      I2 => trunc_ln45_2_reg_8153_pp0_iter11_reg(0),
      I3 => \ram0_reg_bram_0_i_15__45_n_0\,
      I4 => ram0_reg_bram_0,
      O => \ap_CS_fsm_reg[4]_45\
    );
\ram0_reg_bram_0_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => Q(1),
      I1 => \ram0_reg_bram_0_i_26__1_n_0\,
      I2 => \ram0_reg_bram_0_i_15__46_n_0\,
      I3 => trunc_ln45_2_reg_8153_pp0_iter11_reg(0),
      I4 => ram0_reg_bram_0,
      O => \ap_CS_fsm_reg[4]_46\
    );
\ram0_reg_bram_0_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
        port map (
      I0 => Q(1),
      I1 => \ram0_reg_bram_0_i_26__1_n_0\,
      I2 => trunc_ln45_2_reg_8153_pp0_iter11_reg(0),
      I3 => \ram0_reg_bram_0_i_15__46_n_0\,
      I4 => ram0_reg_bram_0,
      O => \ap_CS_fsm_reg[4]_47\
    );
\ram0_reg_bram_0_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => Q(1),
      I1 => \ram0_reg_bram_0_i_26__1_n_0\,
      I2 => \ram0_reg_bram_0_i_19__14_n_0\,
      I3 => trunc_ln45_2_reg_8153_pp0_iter11_reg(0),
      I4 => trunc_ln45_2_reg_8153_pp0_iter11_reg(1),
      I5 => ram0_reg_bram_0,
      O => \ap_CS_fsm_reg[4]_48\
    );
\ram0_reg_bram_0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A000020000000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln40_reg_8167(0),
      I2 => trunc_ln40_reg_8167(1),
      I3 => p_1_in54_in,
      I4 => ap_enable_reg_pp0_iter12,
      I5 => p_0_in55_in,
      O => \ap_CS_fsm_reg[4]_16\
    );
\ram0_reg_bram_0_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => Q(1),
      I1 => \ram0_reg_bram_0_i_26__1_n_0\,
      I2 => \ram0_reg_bram_0_i_19__14_n_0\,
      I3 => trunc_ln45_2_reg_8153_pp0_iter11_reg(1),
      I4 => trunc_ln45_2_reg_8153_pp0_iter11_reg(0),
      I5 => ram0_reg_bram_0,
      O => \ap_CS_fsm_reg[4]_49\
    );
\ram0_reg_bram_0_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => Q(1),
      I1 => \ram0_reg_bram_0_i_26__1_n_0\,
      I2 => \ram0_reg_bram_0_i_19__14_n_0\,
      I3 => trunc_ln45_2_reg_8153_pp0_iter11_reg(0),
      I4 => trunc_ln45_2_reg_8153_pp0_iter11_reg(1),
      I5 => ram0_reg_bram_0,
      O => \ap_CS_fsm_reg[4]_50\
    );
\ram0_reg_bram_0_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000080"
    )
        port map (
      I0 => Q(1),
      I1 => \ram0_reg_bram_0_i_26__1_n_0\,
      I2 => \ram0_reg_bram_0_i_19__14_n_0\,
      I3 => trunc_ln45_2_reg_8153_pp0_iter11_reg(0),
      I4 => trunc_ln45_2_reg_8153_pp0_iter11_reg(1),
      I5 => ram0_reg_bram_0,
      O => \ap_CS_fsm_reg[4]_51\
    );
\ram0_reg_bram_0_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => Q(1),
      I1 => \ram0_reg_bram_0_i_26__1_n_0\,
      I2 => \ram0_reg_bram_0_i_15__44_n_0\,
      I3 => trunc_ln45_2_reg_8153_pp0_iter11_reg(0),
      I4 => trunc_ln45_2_reg_8153_pp0_iter11_reg(1),
      I5 => ram0_reg_bram_0,
      O => \ap_CS_fsm_reg[4]_52\
    );
\ram0_reg_bram_0_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => Q(1),
      I1 => \ram0_reg_bram_0_i_26__1_n_0\,
      I2 => \ram0_reg_bram_0_i_15__44_n_0\,
      I3 => trunc_ln45_2_reg_8153_pp0_iter11_reg(1),
      I4 => trunc_ln45_2_reg_8153_pp0_iter11_reg(0),
      I5 => ram0_reg_bram_0,
      O => \ap_CS_fsm_reg[4]_53\
    );
\ram0_reg_bram_0_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => Q(1),
      I1 => \ram0_reg_bram_0_i_26__1_n_0\,
      I2 => \ram0_reg_bram_0_i_15__44_n_0\,
      I3 => trunc_ln45_2_reg_8153_pp0_iter11_reg(0),
      I4 => trunc_ln45_2_reg_8153_pp0_iter11_reg(1),
      I5 => ram0_reg_bram_0,
      O => \ap_CS_fsm_reg[4]_54\
    );
\ram0_reg_bram_0_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000080"
    )
        port map (
      I0 => Q(1),
      I1 => \ram0_reg_bram_0_i_26__1_n_0\,
      I2 => \ram0_reg_bram_0_i_15__44_n_0\,
      I3 => trunc_ln45_2_reg_8153_pp0_iter11_reg(0),
      I4 => trunc_ln45_2_reg_8153_pp0_iter11_reg(1),
      I5 => ram0_reg_bram_0,
      O => \ap_CS_fsm_reg[4]_55\
    );
\ram0_reg_bram_0_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => Q(1),
      I1 => \ram0_reg_bram_0_i_26__1_n_0\,
      I2 => \ram0_reg_bram_0_i_27__1_n_0\,
      I3 => trunc_ln45_2_reg_8153_pp0_iter11_reg(0),
      I4 => trunc_ln45_2_reg_8153_pp0_iter11_reg(1),
      I5 => ram0_reg_bram_0,
      O => \ap_CS_fsm_reg[4]_56\
    );
\ram0_reg_bram_0_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => Q(1),
      I1 => \ram0_reg_bram_0_i_26__1_n_0\,
      I2 => \ram0_reg_bram_0_i_27__1_n_0\,
      I3 => trunc_ln45_2_reg_8153_pp0_iter11_reg(1),
      I4 => trunc_ln45_2_reg_8153_pp0_iter11_reg(0),
      I5 => ram0_reg_bram_0,
      O => \ap_CS_fsm_reg[4]_57\
    );
\ram0_reg_bram_0_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => Q(1),
      I1 => \ram0_reg_bram_0_i_26__1_n_0\,
      I2 => \ram0_reg_bram_0_i_27__1_n_0\,
      I3 => trunc_ln45_2_reg_8153_pp0_iter11_reg(0),
      I4 => trunc_ln45_2_reg_8153_pp0_iter11_reg(1),
      I5 => ram0_reg_bram_0,
      O => \ap_CS_fsm_reg[4]_58\
    );
\ram0_reg_bram_0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in72_in,
      I3 => trunc_ln40_reg_8167(0),
      I4 => trunc_ln40_reg_8167(1),
      I5 => p_0_in73_in,
      O => \ap_CS_fsm_reg[4]_17\
    );
\ram0_reg_bram_0_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000080"
    )
        port map (
      I0 => Q(1),
      I1 => \ram0_reg_bram_0_i_26__1_n_0\,
      I2 => \ram0_reg_bram_0_i_27__1_n_0\,
      I3 => trunc_ln45_2_reg_8153_pp0_iter11_reg(0),
      I4 => trunc_ln45_2_reg_8153_pp0_iter11_reg(1),
      I5 => ram0_reg_bram_0,
      O => \ap_CS_fsm_reg[4]_59\
    );
\ram0_reg_bram_0_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A000A0020000000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln40_reg_8167(0),
      I3 => ap_enable_reg_pp0_iter12,
      I4 => p_1_in,
      I5 => p_0_in0_in,
      O => \ap_CS_fsm_reg[4]_60\
    );
\ram0_reg_bram_0_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in18_in,
      I3 => trunc_ln40_reg_8167(1),
      I4 => trunc_ln40_reg_8167(0),
      I5 => p_0_in19_in,
      O => \ap_CS_fsm_reg[4]_61\
    );
\ram0_reg_bram_0_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in36_in,
      I3 => trunc_ln40_reg_8167(1),
      I4 => trunc_ln40_reg_8167(0),
      I5 => p_0_in37_in,
      O => \ap_CS_fsm_reg[4]_63\
    );
\ram0_reg_bram_0_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A000020000000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln40_reg_8167(0),
      I3 => p_1_in54_in,
      I4 => ap_enable_reg_pp0_iter12,
      I5 => p_0_in55_in,
      O => \ap_CS_fsm_reg[4]_65\
    );
\ram0_reg_bram_0_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in72_in,
      I3 => trunc_ln40_reg_8167(1),
      I4 => trunc_ln40_reg_8167(0),
      I5 => p_0_in73_in,
      O => \ap_CS_fsm_reg[4]_67\
    );
\ram0_reg_bram_0_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in90_in,
      I3 => trunc_ln40_reg_8167(1),
      I4 => trunc_ln40_reg_8167(0),
      I5 => p_0_in91_in,
      O => \ap_CS_fsm_reg[4]_69\
    );
\ram0_reg_bram_0_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in108_in,
      I3 => trunc_ln40_reg_8167(1),
      I4 => trunc_ln40_reg_8167(0),
      I5 => p_0_in109_in,
      O => \ap_CS_fsm_reg[4]_71\
    );
\ram0_reg_bram_0_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in126_in,
      I3 => trunc_ln40_reg_8167(1),
      I4 => trunc_ln40_reg_8167(0),
      I5 => p_0_in127_in,
      O => \ap_CS_fsm_reg[4]_73\
    );
\ram0_reg_bram_0_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in144_in,
      I3 => trunc_ln40_reg_8167(1),
      I4 => trunc_ln40_reg_8167(0),
      I5 => p_0_in145_in,
      O => \ap_CS_fsm_reg[4]_75\
    );
\ram0_reg_bram_0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in90_in,
      I3 => trunc_ln40_reg_8167(0),
      I4 => trunc_ln40_reg_8167(1),
      I5 => p_0_in91_in,
      O => \ap_CS_fsm_reg[4]_18\
    );
\ram0_reg_bram_0_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in162_in,
      I3 => trunc_ln40_reg_8167(1),
      I4 => trunc_ln40_reg_8167(0),
      I5 => p_0_in163_in,
      O => \ap_CS_fsm_reg[4]_77\
    );
\ram0_reg_bram_0_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080A0A000800000"
    )
        port map (
      I0 => Q(1),
      I1 => p_1_in180_in,
      I2 => ap_enable_reg_pp0_iter12,
      I3 => trunc_ln40_reg_8167(1),
      I4 => trunc_ln40_reg_8167(0),
      I5 => p_0_in181_in,
      O => \ap_CS_fsm_reg[4]_79\
    );
\ram0_reg_bram_0_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080A0A000800000"
    )
        port map (
      I0 => Q(1),
      I1 => p_1_in198_in,
      I2 => ap_enable_reg_pp0_iter12,
      I3 => trunc_ln40_reg_8167(1),
      I4 => trunc_ln40_reg_8167(0),
      I5 => p_0_in199_in,
      O => \ap_CS_fsm_reg[4]_81\
    );
\ram0_reg_bram_0_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080A0A000800000"
    )
        port map (
      I0 => Q(1),
      I1 => \ram0_reg_bram_0_i_15__31_n_0\,
      I2 => ap_enable_reg_pp0_iter12,
      I3 => trunc_ln40_reg_8167(1),
      I4 => trunc_ln40_reg_8167(0),
      I5 => \ram0_reg_bram_0_i_16__36_n_0\,
      O => \ap_CS_fsm_reg[4]_83\
    );
\ram0_reg_bram_0_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A000020000000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln40_reg_8167(0),
      I3 => p_1_in231_in,
      I4 => ap_enable_reg_pp0_iter12,
      I5 => p_0_in232_in,
      O => \ap_CS_fsm_reg[4]_85\
    );
\ram0_reg_bram_0_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A000020000000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln40_reg_8167(0),
      I3 => p_1_in249_in,
      I4 => ap_enable_reg_pp0_iter12,
      I5 => p_0_in250_in,
      O => \ap_CS_fsm_reg[4]_87\
    );
\ram0_reg_bram_0_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in267_in,
      I3 => trunc_ln40_reg_8167(1),
      I4 => trunc_ln40_reg_8167(0),
      I5 => p_0_in268_in,
      O => \ap_CS_fsm_reg[4]_89\
    );
\ram0_reg_bram_0_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in108_in,
      I3 => trunc_ln40_reg_8167(0),
      I4 => trunc_ln40_reg_8167(1),
      I5 => p_0_in109_in,
      O => \ap_CS_fsm_reg[4]_19\
    );
\ram0_reg_bram_0_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in126_in,
      I3 => trunc_ln40_reg_8167(0),
      I4 => trunc_ln40_reg_8167(1),
      I5 => p_0_in127_in,
      O => \ap_CS_fsm_reg[4]_20\
    );
\ram0_reg_bram_0_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A000A0020000000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln40_reg_8167(0),
      I2 => trunc_ln40_reg_8167(1),
      I3 => ap_enable_reg_pp0_iter12,
      I4 => p_1_in144_in,
      I5 => p_0_in145_in,
      O => \ap_CS_fsm_reg[4]_21\
    );
\ram0_reg_bram_0_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in162_in,
      I3 => trunc_ln40_reg_8167(0),
      I4 => trunc_ln40_reg_8167(1),
      I5 => p_0_in163_in,
      O => \ap_CS_fsm_reg[4]_22\
    );
\ram0_reg_bram_0_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080A0A000800000"
    )
        port map (
      I0 => Q(1),
      I1 => p_1_in180_in,
      I2 => ap_enable_reg_pp0_iter12,
      I3 => trunc_ln40_reg_8167(0),
      I4 => trunc_ln40_reg_8167(1),
      I5 => p_0_in181_in,
      O => \ap_CS_fsm_reg[4]_23\
    );
\ram0_reg_bram_0_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => trunc_ln5_reg_8306(1),
      I1 => trunc_ln5_reg_8306(0),
      I2 => trunc_ln5_reg_8306(2),
      I3 => trunc_ln5_reg_8306(3),
      O => p_1_in126_in
    );
\ram0_reg_bram_0_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I4 => trunc_ln40_reg_8167(0),
      I5 => trunc_ln40_reg_8167(1),
      O => frame_12_address11210_out
    );
\ram0_reg_bram_0_i_20__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I4 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I5 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      O => frame_42_address1130_out
    );
\ram0_reg_bram_0_i_20__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I4 => trunc_ln40_reg_8167(0),
      I5 => trunc_ln40_reg_8167(1),
      O => frame_36_address1166_out
    );
\ram0_reg_bram_0_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => ram0_reg_bram_0_i_39_n_0,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35\(3)
    );
\ram0_reg_bram_0_i_21__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      O => p_0_in127_in
    );
\ram0_reg_bram_0_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(2),
      I1 => ram0_reg_bram_0_i_39_n_0,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35\(2)
    );
\ram0_reg_bram_0_i_22__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555155555555"
    )
        port map (
      I0 => frame_24_address11138_out,
      I1 => ram0_reg_bram_0_i_42_n_0,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(0),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_22__2_n_0\
    );
\ram0_reg_bram_0_i_23__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(1),
      I1 => ram0_reg_bram_0_i_39_n_0,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35\(1)
    );
\ram0_reg_bram_0_i_23__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => frame_24_address11138_out,
      I1 => ram0_reg_bram_0_i_42_n_0,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(0),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_23__2_n_0\
    );
\ram0_reg_bram_0_i_24__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(0),
      I1 => ram0_reg_bram_0_i_39_n_0,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35\(0)
    );
\ram0_reg_bram_0_i_24__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I4 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I5 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      O => frame_24_address11138_out
    );
\ram0_reg_bram_0_i_26__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter12,
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln40_reg_8167(0),
      O => \ram0_reg_bram_0_i_26__1_n_0\
    );
\ram0_reg_bram_0_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln45_2_reg_8153_pp0_iter11_reg(3),
      I1 => trunc_ln45_2_reg_8153_pp0_iter11_reg(2),
      O => \ram0_reg_bram_0_i_27__1_n_0\
    );
ram0_reg_bram_0_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555555"
    )
        port map (
      I0 => frame_2_address11269_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => \ram0_reg_bram_0_i_32__1_n_0\,
      O => ram0_reg_bram_0_i_28_n_0
    );
\ram0_reg_bram_0_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555551"
    )
        port map (
      I0 => frame_1_address11271_out,
      I1 => p_1_in1_in,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(0),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_28__0_n_0\
    );
ram0_reg_bram_0_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => frame_2_address11269_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => \ram0_reg_bram_0_i_32__1_n_0\,
      O => ram0_reg_bram_0_i_29_n_0
    );
\ram0_reg_bram_0_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => frame_1_address11271_out,
      I1 => p_1_in1_in,
      I2 => trunc_ln5_reg_8306(1),
      I3 => trunc_ln5_reg_8306(0),
      I4 => trunc_ln5_reg_8306(2),
      I5 => trunc_ln5_reg_8306(3),
      O => \ram0_reg_bram_0_i_29__0_n_0\
    );
\ram0_reg_bram_0_i_29__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => trunc_ln5_reg_8306(1),
      I1 => trunc_ln5_reg_8306(0),
      I2 => trunc_ln5_reg_8306(2),
      I3 => trunc_ln5_reg_8306(3),
      O => p_1_in267_in
    );
\ram0_reg_bram_0_i_2__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00280002000000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln40_reg_8167(0),
      I2 => trunc_ln40_reg_8167(1),
      I3 => ap_enable_reg_pp0_iter12,
      I4 => p_1_in,
      I5 => p_0_in0_in,
      O => \ap_CS_fsm_reg[4]_29\
    );
\ram0_reg_bram_0_i_2__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088888000000080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in18_in,
      I3 => trunc_ln40_reg_8167(0),
      I4 => trunc_ln40_reg_8167(1),
      I5 => p_0_in19_in,
      O => \ap_CS_fsm_reg[4]_30\
    );
\ram0_reg_bram_0_i_2__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00280002000000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln40_reg_8167(0),
      I2 => trunc_ln40_reg_8167(1),
      I3 => ap_enable_reg_pp0_iter12,
      I4 => p_1_in36_in,
      I5 => p_0_in37_in,
      O => \ap_CS_fsm_reg[4]_31\
    );
\ram0_reg_bram_0_i_2__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A28000002000000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln40_reg_8167(0),
      I2 => trunc_ln40_reg_8167(1),
      I3 => p_1_in54_in,
      I4 => ap_enable_reg_pp0_iter12,
      I5 => p_0_in55_in,
      O => \ap_CS_fsm_reg[4]_32\
    );
\ram0_reg_bram_0_i_2__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088888000000080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in72_in,
      I3 => trunc_ln40_reg_8167(0),
      I4 => trunc_ln40_reg_8167(1),
      I5 => p_0_in73_in,
      O => \ap_CS_fsm_reg[4]_33\
    );
\ram0_reg_bram_0_i_2__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088888000000080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in90_in,
      I3 => trunc_ln40_reg_8167(0),
      I4 => trunc_ln40_reg_8167(1),
      I5 => p_0_in91_in,
      O => \ap_CS_fsm_reg[4]_34\
    );
\ram0_reg_bram_0_i_2__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088888000000080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in108_in,
      I3 => trunc_ln40_reg_8167(0),
      I4 => trunc_ln40_reg_8167(1),
      I5 => p_0_in109_in,
      O => \ap_CS_fsm_reg[4]_35\
    );
\ram0_reg_bram_0_i_2__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088888000000080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in126_in,
      I3 => trunc_ln40_reg_8167(0),
      I4 => trunc_ln40_reg_8167(1),
      I5 => p_0_in127_in,
      O => \ap_CS_fsm_reg[4]_36\
    );
\ram0_reg_bram_0_i_2__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088888000000080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in144_in,
      I3 => trunc_ln40_reg_8167(0),
      I4 => trunc_ln40_reg_8167(1),
      I5 => p_0_in145_in,
      O => \ap_CS_fsm_reg[4]_37\
    );
\ram0_reg_bram_0_i_2__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088888000000080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in162_in,
      I3 => trunc_ln40_reg_8167(0),
      I4 => trunc_ln40_reg_8167(1),
      I5 => p_0_in163_in,
      O => \ap_CS_fsm_reg[4]_38\
    );
\ram0_reg_bram_0_i_2__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A08000000080"
    )
        port map (
      I0 => Q(1),
      I1 => p_1_in180_in,
      I2 => ap_enable_reg_pp0_iter12,
      I3 => trunc_ln40_reg_8167(0),
      I4 => trunc_ln40_reg_8167(1),
      I5 => p_0_in181_in,
      O => \ap_CS_fsm_reg[4]_39\
    );
\ram0_reg_bram_0_i_2__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A08000000080"
    )
        port map (
      I0 => Q(1),
      I1 => p_1_in198_in,
      I2 => ap_enable_reg_pp0_iter12,
      I3 => trunc_ln40_reg_8167(0),
      I4 => trunc_ln40_reg_8167(1),
      I5 => p_0_in199_in,
      O => \ap_CS_fsm_reg[4]_40\
    );
\ram0_reg_bram_0_i_2__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A08000000080"
    )
        port map (
      I0 => Q(1),
      I1 => \ram0_reg_bram_0_i_15__31_n_0\,
      I2 => ap_enable_reg_pp0_iter12,
      I3 => trunc_ln40_reg_8167(0),
      I4 => trunc_ln40_reg_8167(1),
      I5 => \ram0_reg_bram_0_i_16__36_n_0\,
      O => \ap_CS_fsm_reg[4]_41\
    );
\ram0_reg_bram_0_i_2__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A28000002000000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln40_reg_8167(0),
      I2 => trunc_ln40_reg_8167(1),
      I3 => p_1_in231_in,
      I4 => ap_enable_reg_pp0_iter12,
      I5 => p_0_in232_in,
      O => \ap_CS_fsm_reg[4]_42\
    );
\ram0_reg_bram_0_i_2__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A28000002000000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln40_reg_8167(0),
      I2 => trunc_ln40_reg_8167(1),
      I3 => p_1_in249_in,
      I4 => ap_enable_reg_pp0_iter12,
      I5 => p_0_in250_in,
      O => \ap_CS_fsm_reg[4]_43\
    );
\ram0_reg_bram_0_i_2__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088888000000080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in267_in,
      I3 => trunc_ln40_reg_8167(0),
      I4 => trunc_ln40_reg_8167(1),
      I5 => p_0_in268_in,
      O => \ap_CS_fsm_reg[4]_44\
    );
ram0_reg_bram_0_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I4 => trunc_ln40_reg_8167(1),
      I5 => trunc_ln40_reg_8167(0),
      O => frame_2_address11269_out
    );
\ram0_reg_bram_0_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I4 => trunc_ln40_reg_8167(0),
      I5 => trunc_ln40_reg_8167(1),
      O => frame_1_address11271_out
    );
\ram0_reg_bram_0_i_30__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      O => p_0_in268_in
    );
ram0_reg_bram_0_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln40_reg_8167(0),
      I1 => trunc_ln40_reg_8167(1),
      O => p_1_in1_in
    );
\ram0_reg_bram_0_i_32__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln40_reg_8167(1),
      I1 => trunc_ln40_reg_8167(0),
      O => \ram0_reg_bram_0_i_32__1_n_0\
    );
ram0_reg_bram_0_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555555"
    )
        port map (
      I0 => frame_address11279_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => ram0_reg_bram_0_i_42_n_0,
      O => ram0_reg_bram_0_i_38_n_0
    );
ram0_reg_bram_0_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => frame_address11279_out,
      I1 => trunc_ln5_reg_8306(1),
      I2 => trunc_ln5_reg_8306(0),
      I3 => trunc_ln5_reg_8306(2),
      I4 => trunc_ln5_reg_8306(3),
      I5 => ram0_reg_bram_0_i_42_n_0,
      O => ram0_reg_bram_0_i_39_n_0
    );
\ram0_reg_bram_0_i_3__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(3),
      I1 => Q(1),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(3),
      O => \trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_1\(3)
    );
ram0_reg_bram_0_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      I1 => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      I2 => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      I3 => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      I4 => trunc_ln40_reg_8167(0),
      I5 => trunc_ln40_reg_8167(1),
      O => frame_address11279_out
    );
ram0_reg_bram_0_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln40_reg_8167(1),
      I1 => trunc_ln40_reg_8167(0),
      O => ram0_reg_bram_0_i_42_n_0
    );
\ram0_reg_bram_0_i_4__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(2),
      I1 => Q(1),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(2),
      O => \trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_1\(2)
    );
\ram0_reg_bram_0_i_5__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(1),
      I1 => Q(1),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(1),
      O => \trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_1\(1)
    );
\ram0_reg_bram_0_i_6__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(0),
      I1 => Q(1),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(0),
      O => \trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_1\(0)
    );
ram0_reg_bram_0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => ram0_reg_bram_0_i_15_n_0,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => address1(3)
    );
\ram0_reg_bram_0_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__0_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1\(3)
    );
\ram0_reg_bram_0_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__1_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2\(3)
    );
\ram0_reg_bram_0_i_9__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__10_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11\(3)
    );
\ram0_reg_bram_0_i_9__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__11_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12\(3)
    );
\ram0_reg_bram_0_i_9__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__12_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13\(3)
    );
\ram0_reg_bram_0_i_9__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__13_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14\(3)
    );
\ram0_reg_bram_0_i_9__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__14_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15\(3)
    );
\ram0_reg_bram_0_i_9__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__15_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16\(3)
    );
\ram0_reg_bram_0_i_9__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__16_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17\(3)
    );
\ram0_reg_bram_0_i_9__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__17_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18\(3)
    );
\ram0_reg_bram_0_i_9__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__18_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19\(3)
    );
\ram0_reg_bram_0_i_9__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__19_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20\(3)
    );
\ram0_reg_bram_0_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__2_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3\(3)
    );
\ram0_reg_bram_0_i_9__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__20_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21\(3)
    );
\ram0_reg_bram_0_i_9__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__21_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22\(3)
    );
\ram0_reg_bram_0_i_9__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__22_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23\(3)
    );
\ram0_reg_bram_0_i_9__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__23_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24\(3)
    );
\ram0_reg_bram_0_i_9__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__24_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25\(3)
    );
\ram0_reg_bram_0_i_9__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__25_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26\(3)
    );
\ram0_reg_bram_0_i_9__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__26_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27\(3)
    );
\ram0_reg_bram_0_i_9__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__27_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28\(3)
    );
\ram0_reg_bram_0_i_9__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__28_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29\(3)
    );
\ram0_reg_bram_0_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__3_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4\(3)
    );
\ram0_reg_bram_0_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__4_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5\(3)
    );
\ram0_reg_bram_0_i_9__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__5_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6\(3)
    );
\ram0_reg_bram_0_i_9__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__6_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7\(3)
    );
\ram0_reg_bram_0_i_9__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__7_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8\(3)
    );
\ram0_reg_bram_0_i_9__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__8_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9\(3)
    );
\ram0_reg_bram_0_i_9__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_143_fu_4725_p3(3),
      I1 => \ram0_reg_bram_0_i_15__9_n_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      O => \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10\(3)
    );
ram1_reg_bram_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28000000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln40_reg_8167(0),
      I3 => ap_enable_reg_pp0_iter12,
      I4 => p_1_in,
      O => ce2
    );
\ram1_reg_bram_0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in18_in,
      I3 => trunc_ln40_reg_8167(1),
      I4 => trunc_ln40_reg_8167(0),
      O => \ap_CS_fsm_reg[4]_62\
    );
\ram1_reg_bram_0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in36_in,
      I3 => trunc_ln40_reg_8167(1),
      I4 => trunc_ln40_reg_8167(0),
      O => \ap_CS_fsm_reg[4]_64\
    );
\ram1_reg_bram_0_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => Q(1),
      I1 => p_1_in198_in,
      I2 => ap_enable_reg_pp0_iter12,
      I3 => trunc_ln40_reg_8167(1),
      I4 => trunc_ln40_reg_8167(0),
      O => \ap_CS_fsm_reg[4]_82\
    );
\ram1_reg_bram_0_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => Q(1),
      I1 => \ram0_reg_bram_0_i_15__31_n_0\,
      I2 => ap_enable_reg_pp0_iter12,
      I3 => trunc_ln40_reg_8167(1),
      I4 => trunc_ln40_reg_8167(0),
      O => \ap_CS_fsm_reg[4]_84\
    );
\ram1_reg_bram_0_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28000000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln40_reg_8167(0),
      I3 => p_1_in231_in,
      I4 => ap_enable_reg_pp0_iter12,
      O => \ap_CS_fsm_reg[4]_86\
    );
\ram1_reg_bram_0_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28000000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln40_reg_8167(0),
      I3 => p_1_in249_in,
      I4 => ap_enable_reg_pp0_iter12,
      O => \ap_CS_fsm_reg[4]_88\
    );
\ram1_reg_bram_0_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in267_in,
      I3 => trunc_ln40_reg_8167(1),
      I4 => trunc_ln40_reg_8167(0),
      O => \ap_CS_fsm_reg[4]_90\
    );
\ram1_reg_bram_0_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln40_reg_8167(0),
      I2 => p_1_in54_in,
      I3 => ap_enable_reg_pp0_iter12,
      O => \ap_CS_fsm_reg[4]_92\
    );
\ram1_reg_bram_0_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln40_reg_8167(1),
      I2 => p_1_in54_in,
      I3 => ap_enable_reg_pp0_iter12,
      O => \ap_CS_fsm_reg[4]_93\
    );
\ram1_reg_bram_0_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln40_reg_8167(0),
      I2 => ap_enable_reg_pp0_iter12,
      I3 => p_1_in36_in,
      O => \ap_CS_fsm_reg[4]_94\
    );
\ram1_reg_bram_0_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in36_in,
      I3 => trunc_ln40_reg_8167(1),
      O => \ap_CS_fsm_reg[4]_95\
    );
\ram1_reg_bram_0_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in18_in,
      I3 => trunc_ln40_reg_8167(0),
      O => \ap_CS_fsm_reg[4]_96\
    );
\ram1_reg_bram_0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28000000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln40_reg_8167(1),
      I2 => trunc_ln40_reg_8167(0),
      I3 => p_1_in54_in,
      I4 => ap_enable_reg_pp0_iter12,
      O => \ap_CS_fsm_reg[4]_66\
    );
\ram1_reg_bram_0_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in18_in,
      I3 => trunc_ln40_reg_8167(1),
      O => \ap_CS_fsm_reg[4]_97\
    );
\ram1_reg_bram_0_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln40_reg_8167(0),
      I2 => ap_enable_reg_pp0_iter12,
      I3 => p_1_in,
      O => \ap_CS_fsm_reg[4]_98\
    );
\ram1_reg_bram_0_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln40_reg_8167(1),
      I2 => ap_enable_reg_pp0_iter12,
      I3 => p_1_in,
      O => \ap_CS_fsm_reg[4]_99\
    );
\ram1_reg_bram_0_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in126_in,
      I3 => trunc_ln40_reg_8167(0),
      O => \ap_CS_fsm_reg[4]_100\
    );
\ram1_reg_bram_0_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in126_in,
      I3 => trunc_ln40_reg_8167(1),
      O => \ap_CS_fsm_reg[4]_101\
    );
\ram1_reg_bram_0_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in108_in,
      I3 => trunc_ln40_reg_8167(0),
      O => \ap_CS_fsm_reg[4]_102\
    );
\ram1_reg_bram_0_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in108_in,
      I3 => trunc_ln40_reg_8167(1),
      O => \ap_CS_fsm_reg[4]_103\
    );
\ram1_reg_bram_0_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in90_in,
      I3 => trunc_ln40_reg_8167(0),
      O => \ap_CS_fsm_reg[4]_104\
    );
\ram1_reg_bram_0_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in90_in,
      I3 => trunc_ln40_reg_8167(1),
      O => \ap_CS_fsm_reg[4]_105\
    );
\ram1_reg_bram_0_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in72_in,
      I3 => trunc_ln40_reg_8167(0),
      O => \ap_CS_fsm_reg[4]_106\
    );
\ram1_reg_bram_0_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in72_in,
      I3 => trunc_ln40_reg_8167(1),
      I4 => trunc_ln40_reg_8167(0),
      O => \ap_CS_fsm_reg[4]_68\
    );
\ram1_reg_bram_0_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in72_in,
      I3 => trunc_ln40_reg_8167(1),
      O => \ap_CS_fsm_reg[4]_107\
    );
\ram1_reg_bram_0_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => p_1_in198_in,
      I2 => ap_enable_reg_pp0_iter12,
      I3 => trunc_ln40_reg_8167(0),
      O => \ap_CS_fsm_reg[4]_108\
    );
\ram1_reg_bram_0_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => p_1_in198_in,
      I2 => ap_enable_reg_pp0_iter12,
      I3 => trunc_ln40_reg_8167(1),
      O => \ap_CS_fsm_reg[4]_109\
    );
\ram1_reg_bram_0_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => p_1_in180_in,
      I2 => ap_enable_reg_pp0_iter12,
      I3 => trunc_ln40_reg_8167(0),
      O => \ap_CS_fsm_reg[4]_110\
    );
\ram1_reg_bram_0_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => p_1_in180_in,
      I2 => ap_enable_reg_pp0_iter12,
      I3 => trunc_ln40_reg_8167(1),
      O => \ap_CS_fsm_reg[4]_111\
    );
\ram1_reg_bram_0_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in162_in,
      I3 => trunc_ln40_reg_8167(0),
      O => \ap_CS_fsm_reg[4]_112\
    );
\ram1_reg_bram_0_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in162_in,
      I3 => trunc_ln40_reg_8167(1),
      O => \ap_CS_fsm_reg[4]_113\
    );
\ram1_reg_bram_0_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in144_in,
      I3 => trunc_ln40_reg_8167(0),
      O => \ap_CS_fsm_reg[4]_114\
    );
\ram1_reg_bram_0_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in144_in,
      I3 => trunc_ln40_reg_8167(1),
      O => \ap_CS_fsm_reg[4]_115\
    );
\ram1_reg_bram_0_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in267_in,
      I3 => trunc_ln40_reg_8167(0),
      O => \ap_CS_fsm_reg[4]_116\
    );
\ram1_reg_bram_0_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in90_in,
      I3 => trunc_ln40_reg_8167(1),
      I4 => trunc_ln40_reg_8167(0),
      O => \ap_CS_fsm_reg[4]_70\
    );
\ram1_reg_bram_0_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in267_in,
      I3 => trunc_ln40_reg_8167(1),
      O => \ap_CS_fsm_reg[4]_117\
    );
\ram1_reg_bram_0_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln40_reg_8167(0),
      I2 => p_1_in249_in,
      I3 => ap_enable_reg_pp0_iter12,
      O => \ap_CS_fsm_reg[4]_118\
    );
\ram1_reg_bram_0_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln40_reg_8167(1),
      I2 => p_1_in249_in,
      I3 => ap_enable_reg_pp0_iter12,
      O => \ap_CS_fsm_reg[4]_119\
    );
\ram1_reg_bram_0_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln40_reg_8167(0),
      I2 => p_1_in231_in,
      I3 => ap_enable_reg_pp0_iter12,
      O => \ap_CS_fsm_reg[4]_120\
    );
\ram1_reg_bram_0_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln40_reg_8167(1),
      I2 => p_1_in231_in,
      I3 => ap_enable_reg_pp0_iter12,
      O => \ap_CS_fsm_reg[4]_121\
    );
\ram1_reg_bram_0_i_1__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => \ram0_reg_bram_0_i_15__31_n_0\,
      I2 => ap_enable_reg_pp0_iter12,
      I3 => trunc_ln40_reg_8167(0),
      O => \ap_CS_fsm_reg[4]_122\
    );
\ram1_reg_bram_0_i_1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => \ram0_reg_bram_0_i_15__31_n_0\,
      I2 => ap_enable_reg_pp0_iter12,
      I3 => trunc_ln40_reg_8167(1),
      O => \ap_CS_fsm_reg[4]_123\
    );
\ram1_reg_bram_0_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in108_in,
      I3 => trunc_ln40_reg_8167(1),
      I4 => trunc_ln40_reg_8167(0),
      O => \ap_CS_fsm_reg[4]_72\
    );
\ram1_reg_bram_0_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in126_in,
      I3 => trunc_ln40_reg_8167(1),
      I4 => trunc_ln40_reg_8167(0),
      O => \ap_CS_fsm_reg[4]_74\
    );
\ram1_reg_bram_0_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in144_in,
      I3 => trunc_ln40_reg_8167(1),
      I4 => trunc_ln40_reg_8167(0),
      O => \ap_CS_fsm_reg[4]_76\
    );
\ram1_reg_bram_0_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => p_1_in162_in,
      I3 => trunc_ln40_reg_8167(1),
      I4 => trunc_ln40_reg_8167(0),
      O => \ap_CS_fsm_reg[4]_78\
    );
\ram1_reg_bram_0_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => Q(1),
      I1 => p_1_in180_in,
      I2 => ap_enable_reg_pp0_iter12,
      I3 => trunc_ln40_reg_8167(1),
      I4 => trunc_ln40_reg_8167(0),
      O => \ap_CS_fsm_reg[4]_80\
    );
\ram1_reg_bram_0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(3),
      I1 => Q(1),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(3),
      O => frame_2_address0(3)
    );
\ram1_reg_bram_0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(3),
      I1 => Q(1),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(3),
      O => \trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_0\(3)
    );
\ram1_reg_bram_0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(2),
      I1 => Q(1),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(2),
      O => frame_2_address0(2)
    );
\ram1_reg_bram_0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(2),
      I1 => Q(1),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(2),
      O => \trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_0\(2)
    );
\ram1_reg_bram_0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(1),
      I1 => Q(1),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(1),
      O => frame_2_address0(1)
    );
\ram1_reg_bram_0_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(1),
      I1 => Q(1),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(1),
      O => \trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_0\(1)
    );
\ram1_reg_bram_0_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(0),
      I1 => Q(1),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(0),
      O => frame_2_address0(0)
    );
\ram1_reg_bram_0_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(0),
      I1 => Q(1),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(0),
      O => \trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_0\(0)
    );
ram_reg_bram_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln45_1_reg_8140_pp0_iter13_reg(2),
      I2 => trunc_ln45_1_reg_8140_pp0_iter13_reg(3),
      I3 => \^output_r_ce0\,
      I4 => trunc_ln45_1_reg_8140_pp0_iter13_reg(1),
      I5 => trunc_ln45_1_reg_8140_pp0_iter13_reg(0),
      O => WEA(0)
    );
ram_reg_bram_0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBBA"
    )
        port map (
      I0 => trunc_ln50_reg_10238(7),
      I1 => tmp_147_reg_10233(3),
      I2 => tmp_147_reg_10233(0),
      I3 => tmp_147_reg_10233(1),
      I4 => tmp_147_reg_10233(2),
      O => DINADIN(7)
    );
ram_reg_bram_0_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBBA"
    )
        port map (
      I0 => trunc_ln50_reg_10238(6),
      I1 => tmp_147_reg_10233(3),
      I2 => tmp_147_reg_10233(0),
      I3 => tmp_147_reg_10233(1),
      I4 => tmp_147_reg_10233(2),
      O => DINADIN(6)
    );
ram_reg_bram_0_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBBA"
    )
        port map (
      I0 => trunc_ln50_reg_10238(5),
      I1 => tmp_147_reg_10233(3),
      I2 => tmp_147_reg_10233(0),
      I3 => tmp_147_reg_10233(1),
      I4 => tmp_147_reg_10233(2),
      O => DINADIN(5)
    );
ram_reg_bram_0_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBBA"
    )
        port map (
      I0 => trunc_ln50_reg_10238(4),
      I1 => tmp_147_reg_10233(3),
      I2 => tmp_147_reg_10233(0),
      I3 => tmp_147_reg_10233(1),
      I4 => tmp_147_reg_10233(2),
      O => DINADIN(4)
    );
ram_reg_bram_0_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBBA"
    )
        port map (
      I0 => trunc_ln50_reg_10238(3),
      I1 => tmp_147_reg_10233(3),
      I2 => tmp_147_reg_10233(0),
      I3 => tmp_147_reg_10233(1),
      I4 => tmp_147_reg_10233(2),
      O => DINADIN(3)
    );
ram_reg_bram_0_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBBA"
    )
        port map (
      I0 => trunc_ln50_reg_10238(2),
      I1 => tmp_147_reg_10233(3),
      I2 => tmp_147_reg_10233(0),
      I3 => tmp_147_reg_10233(1),
      I4 => tmp_147_reg_10233(2),
      O => DINADIN(2)
    );
\ram_reg_bram_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln45_1_reg_8140_pp0_iter13_reg(0),
      I2 => trunc_ln45_1_reg_8140_pp0_iter13_reg(1),
      I3 => \^output_r_ce0\,
      I4 => trunc_ln45_1_reg_8140_pp0_iter13_reg(3),
      I5 => trunc_ln45_1_reg_8140_pp0_iter13_reg(2),
      O => \ap_CS_fsm_reg[4]\(0)
    );
\ram_reg_bram_0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => Q(1),
      I1 => \^output_r_ce0\,
      I2 => trunc_ln45_1_reg_8140_pp0_iter13_reg(3),
      I3 => trunc_ln45_1_reg_8140_pp0_iter13_reg(2),
      I4 => trunc_ln45_1_reg_8140_pp0_iter13_reg(1),
      I5 => trunc_ln45_1_reg_8140_pp0_iter13_reg(0),
      O => \ap_CS_fsm_reg[4]_0\(0)
    );
\ram_reg_bram_0_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln45_1_reg_8140_pp0_iter13_reg(1),
      I2 => \^output_r_ce0\,
      I3 => trunc_ln45_1_reg_8140_pp0_iter13_reg(3),
      I4 => trunc_ln45_1_reg_8140_pp0_iter13_reg(2),
      I5 => trunc_ln45_1_reg_8140_pp0_iter13_reg(0),
      O => \ap_CS_fsm_reg[4]_9\(0)
    );
\ram_reg_bram_0_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln45_1_reg_8140_pp0_iter13_reg(3),
      I2 => \^output_r_ce0\,
      I3 => trunc_ln45_1_reg_8140_pp0_iter13_reg(2),
      I4 => trunc_ln45_1_reg_8140_pp0_iter13_reg(1),
      I5 => trunc_ln45_1_reg_8140_pp0_iter13_reg(0),
      O => \ap_CS_fsm_reg[4]_10\(0)
    );
\ram_reg_bram_0_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln45_1_reg_8140_pp0_iter13_reg(0),
      I2 => trunc_ln45_1_reg_8140_pp0_iter13_reg(1),
      I3 => trunc_ln45_1_reg_8140_pp0_iter13_reg(2),
      I4 => \^output_r_ce0\,
      I5 => trunc_ln45_1_reg_8140_pp0_iter13_reg(3),
      O => \ap_CS_fsm_reg[4]_11\(0)
    );
\ram_reg_bram_0_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln45_1_reg_8140_pp0_iter13_reg(2),
      I2 => \^output_r_ce0\,
      I3 => trunc_ln45_1_reg_8140_pp0_iter13_reg(3),
      I4 => trunc_ln45_1_reg_8140_pp0_iter13_reg(1),
      I5 => trunc_ln45_1_reg_8140_pp0_iter13_reg(0),
      O => \ap_CS_fsm_reg[4]_12\(0)
    );
\ram_reg_bram_0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln45_1_reg_8140_pp0_iter13_reg(0),
      I2 => \^output_r_ce0\,
      I3 => trunc_ln45_1_reg_8140_pp0_iter13_reg(3),
      I4 => trunc_ln45_1_reg_8140_pp0_iter13_reg(2),
      I5 => trunc_ln45_1_reg_8140_pp0_iter13_reg(1),
      O => \ap_CS_fsm_reg[4]_1\(0)
    );
\ram_reg_bram_0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln45_1_reg_8140_pp0_iter13_reg(2),
      I2 => trunc_ln45_1_reg_8140_pp0_iter13_reg(3),
      I3 => \^output_r_ce0\,
      I4 => trunc_ln45_1_reg_8140_pp0_iter13_reg(1),
      I5 => trunc_ln45_1_reg_8140_pp0_iter13_reg(0),
      O => \ap_CS_fsm_reg[4]_2\(0)
    );
\ram_reg_bram_0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln45_1_reg_8140_pp0_iter13_reg(0),
      I2 => trunc_ln45_1_reg_8140_pp0_iter13_reg(1),
      I3 => \^output_r_ce0\,
      I4 => trunc_ln45_1_reg_8140_pp0_iter13_reg(3),
      I5 => trunc_ln45_1_reg_8140_pp0_iter13_reg(2),
      O => \ap_CS_fsm_reg[4]_3\(0)
    );
\ram_reg_bram_0_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => Q(1),
      I1 => \^output_r_ce0\,
      I2 => trunc_ln45_1_reg_8140_pp0_iter13_reg(3),
      I3 => trunc_ln45_1_reg_8140_pp0_iter13_reg(2),
      I4 => trunc_ln45_1_reg_8140_pp0_iter13_reg(1),
      I5 => trunc_ln45_1_reg_8140_pp0_iter13_reg(0),
      O => \ap_CS_fsm_reg[4]_4\(0)
    );
\ram_reg_bram_0_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln45_1_reg_8140_pp0_iter13_reg(0),
      I2 => \^output_r_ce0\,
      I3 => trunc_ln45_1_reg_8140_pp0_iter13_reg(3),
      I4 => trunc_ln45_1_reg_8140_pp0_iter13_reg(2),
      I5 => trunc_ln45_1_reg_8140_pp0_iter13_reg(1),
      O => \ap_CS_fsm_reg[4]_5\(0)
    );
\ram_reg_bram_0_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln45_1_reg_8140_pp0_iter13_reg(0),
      I2 => trunc_ln45_1_reg_8140_pp0_iter13_reg(1),
      I3 => trunc_ln45_1_reg_8140_pp0_iter13_reg(2),
      I4 => trunc_ln45_1_reg_8140_pp0_iter13_reg(3),
      I5 => \^output_r_ce0\,
      O => \ap_CS_fsm_reg[4]_6\(0)
    );
\ram_reg_bram_0_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => Q(1),
      I1 => \^output_r_ce0\,
      I2 => trunc_ln45_1_reg_8140_pp0_iter13_reg(3),
      I3 => trunc_ln45_1_reg_8140_pp0_iter13_reg(2),
      I4 => trunc_ln45_1_reg_8140_pp0_iter13_reg(1),
      I5 => trunc_ln45_1_reg_8140_pp0_iter13_reg(0),
      O => \ap_CS_fsm_reg[4]_7\(0)
    );
\ram_reg_bram_0_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln45_1_reg_8140_pp0_iter13_reg(0),
      I2 => \^output_r_ce0\,
      I3 => trunc_ln45_1_reg_8140_pp0_iter13_reg(3),
      I4 => trunc_ln45_1_reg_8140_pp0_iter13_reg(2),
      I5 => trunc_ln45_1_reg_8140_pp0_iter13_reg(1),
      O => \ap_CS_fsm_reg[4]_8\(0)
    );
ram_reg_bram_0_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBBA"
    )
        port map (
      I0 => trunc_ln50_reg_10238(1),
      I1 => tmp_147_reg_10233(3),
      I2 => tmp_147_reg_10233(0),
      I3 => tmp_147_reg_10233(1),
      I4 => tmp_147_reg_10233(2),
      O => DINADIN(1)
    );
ram_reg_bram_0_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBBA"
    )
        port map (
      I0 => trunc_ln50_reg_10238(0),
      I1 => tmp_147_reg_10233(3),
      I2 => tmp_147_reg_10233(0),
      I3 => tmp_147_reg_10233(1),
      I4 => tmp_147_reg_10233(2),
      O => DINADIN(0)
    );
ram_reg_bram_0_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln45_1_reg_8140_pp0_iter13_reg(0),
      I2 => trunc_ln45_1_reg_8140_pp0_iter13_reg(2),
      I3 => \^output_r_ce0\,
      I4 => trunc_ln45_1_reg_8140_pp0_iter13_reg(3),
      I5 => trunc_ln45_1_reg_8140_pp0_iter13_reg(1),
      O => \ap_CS_fsm_reg[4]_13\(0)
    );
\select_ln40_2_reg_8125_pp0_iter10_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter9_reg(0),
      Q => select_ln40_2_reg_8125_pp0_iter10_reg(0),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter10_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter9_reg(1),
      Q => select_ln40_2_reg_8125_pp0_iter10_reg(1),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter10_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter9_reg(2),
      Q => select_ln40_2_reg_8125_pp0_iter10_reg(2),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter10_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter9_reg(3),
      Q => select_ln40_2_reg_8125_pp0_iter10_reg(3),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter10_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter9_reg(4),
      Q => select_ln40_2_reg_8125_pp0_iter10_reg(4),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter10_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter9_reg(5),
      Q => select_ln40_2_reg_8125_pp0_iter10_reg(5),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter10_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter9_reg(6),
      Q => select_ln40_2_reg_8125_pp0_iter10_reg(6),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter10_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter9_reg(7),
      Q => select_ln40_2_reg_8125_pp0_iter10_reg(7),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter11_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter10_reg(0),
      Q => select_ln40_2_reg_8125_pp0_iter11_reg(0),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter11_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter10_reg(1),
      Q => select_ln40_2_reg_8125_pp0_iter11_reg(1),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter11_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter10_reg(2),
      Q => select_ln40_2_reg_8125_pp0_iter11_reg(2),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter11_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter10_reg(3),
      Q => select_ln40_2_reg_8125_pp0_iter11_reg(3),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter11_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter10_reg(4),
      Q => select_ln40_2_reg_8125_pp0_iter11_reg(4),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter11_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter10_reg(5),
      Q => select_ln40_2_reg_8125_pp0_iter11_reg(5),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter11_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter10_reg(6),
      Q => select_ln40_2_reg_8125_pp0_iter11_reg(6),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter11_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter10_reg(7),
      Q => select_ln40_2_reg_8125_pp0_iter11_reg(7),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter12_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter11_reg(0),
      Q => select_ln40_2_reg_8125_pp0_iter12_reg(0),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter12_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter11_reg(1),
      Q => select_ln40_2_reg_8125_pp0_iter12_reg(1),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter12_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter11_reg(2),
      Q => select_ln40_2_reg_8125_pp0_iter12_reg(2),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter12_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter11_reg(3),
      Q => select_ln40_2_reg_8125_pp0_iter12_reg(3),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter12_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter11_reg(4),
      Q => select_ln40_2_reg_8125_pp0_iter12_reg(4),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter12_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter11_reg(5),
      Q => select_ln40_2_reg_8125_pp0_iter12_reg(5),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter12_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter11_reg(6),
      Q => select_ln40_2_reg_8125_pp0_iter12_reg(6),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter12_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter11_reg(7),
      Q => select_ln40_2_reg_8125_pp0_iter12_reg(7),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter13_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter12_reg(0),
      Q => output_r_address0(4),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter13_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter12_reg(1),
      Q => output_r_address0(5),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter13_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter12_reg(2),
      Q => output_r_address0(6),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter13_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter12_reg(3),
      Q => output_r_address0(7),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter13_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter12_reg(4),
      Q => output_r_address0(8),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter13_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter12_reg(5),
      Q => output_r_address0(9),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter13_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter12_reg(6),
      Q => output_r_address0(10),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter13_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125_pp0_iter12_reg(7),
      Q => output_r_address0(11),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125(0),
      Q => select_ln40_2_reg_8125_pp0_iter1_reg(0),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125(1),
      Q => select_ln40_2_reg_8125_pp0_iter1_reg(1),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125(2),
      Q => select_ln40_2_reg_8125_pp0_iter1_reg(2),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125(3),
      Q => select_ln40_2_reg_8125_pp0_iter1_reg(3),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125(4),
      Q => select_ln40_2_reg_8125_pp0_iter1_reg(4),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125(5),
      Q => select_ln40_2_reg_8125_pp0_iter1_reg(5),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125(6),
      Q => select_ln40_2_reg_8125_pp0_iter1_reg(6),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_8125(7),
      Q => select_ln40_2_reg_8125_pp0_iter1_reg(7),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_2_reg_8125_pp0_iter1_reg(0),
      Q => \select_ln40_2_reg_8125_pp0_iter8_reg_reg[0]_srl7_n_0\
    );
\select_ln40_2_reg_8125_pp0_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_2_reg_8125_pp0_iter1_reg(1),
      Q => \select_ln40_2_reg_8125_pp0_iter8_reg_reg[1]_srl7_n_0\
    );
\select_ln40_2_reg_8125_pp0_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_2_reg_8125_pp0_iter1_reg(2),
      Q => \select_ln40_2_reg_8125_pp0_iter8_reg_reg[2]_srl7_n_0\
    );
\select_ln40_2_reg_8125_pp0_iter8_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_2_reg_8125_pp0_iter1_reg(3),
      Q => \select_ln40_2_reg_8125_pp0_iter8_reg_reg[3]_srl7_n_0\
    );
\select_ln40_2_reg_8125_pp0_iter8_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_2_reg_8125_pp0_iter1_reg(4),
      Q => \select_ln40_2_reg_8125_pp0_iter8_reg_reg[4]_srl7_n_0\
    );
\select_ln40_2_reg_8125_pp0_iter8_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_2_reg_8125_pp0_iter1_reg(5),
      Q => \select_ln40_2_reg_8125_pp0_iter8_reg_reg[5]_srl7_n_0\
    );
\select_ln40_2_reg_8125_pp0_iter8_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_2_reg_8125_pp0_iter1_reg(6),
      Q => \select_ln40_2_reg_8125_pp0_iter8_reg_reg[6]_srl7_n_0\
    );
\select_ln40_2_reg_8125_pp0_iter8_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_2_reg_8125_pp0_iter1_reg(7),
      Q => \select_ln40_2_reg_8125_pp0_iter8_reg_reg[7]_srl7_n_0\
    );
\select_ln40_2_reg_8125_pp0_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln40_2_reg_8125_pp0_iter8_reg_reg[0]_srl7_n_0\,
      Q => select_ln40_2_reg_8125_pp0_iter9_reg(0),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter9_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln40_2_reg_8125_pp0_iter8_reg_reg[1]_srl7_n_0\,
      Q => select_ln40_2_reg_8125_pp0_iter9_reg(1),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter9_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln40_2_reg_8125_pp0_iter8_reg_reg[2]_srl7_n_0\,
      Q => select_ln40_2_reg_8125_pp0_iter9_reg(2),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter9_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln40_2_reg_8125_pp0_iter8_reg_reg[3]_srl7_n_0\,
      Q => select_ln40_2_reg_8125_pp0_iter9_reg(3),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter9_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln40_2_reg_8125_pp0_iter8_reg_reg[4]_srl7_n_0\,
      Q => select_ln40_2_reg_8125_pp0_iter9_reg(4),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter9_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln40_2_reg_8125_pp0_iter8_reg_reg[5]_srl7_n_0\,
      Q => select_ln40_2_reg_8125_pp0_iter9_reg(5),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter9_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln40_2_reg_8125_pp0_iter8_reg_reg[6]_srl7_n_0\,
      Q => select_ln40_2_reg_8125_pp0_iter9_reg(6),
      R => '0'
    );
\select_ln40_2_reg_8125_pp0_iter9_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln40_2_reg_8125_pp0_iter8_reg_reg[7]_srl7_n_0\,
      Q => select_ln40_2_reg_8125_pp0_iter9_reg(7),
      R => '0'
    );
\select_ln40_2_reg_8125_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_4230_p0(0),
      Q => select_ln40_2_reg_8125(0),
      R => '0'
    );
\select_ln40_2_reg_8125_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \y_fu_240[1]_i_1_n_0\,
      Q => select_ln40_2_reg_8125(1),
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\select_ln40_2_reg_8125_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \y_fu_240[2]_i_1_n_0\,
      Q => select_ln40_2_reg_8125(2),
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\select_ln40_2_reg_8125_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \y_fu_240[3]_i_1_n_0\,
      Q => select_ln40_2_reg_8125(3),
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\select_ln40_2_reg_8125_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \y_fu_240[4]_i_1_n_0\,
      Q => select_ln40_2_reg_8125(4),
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\select_ln40_2_reg_8125_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \y_fu_240[5]_i_1_n_0\,
      Q => select_ln40_2_reg_8125(5),
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\select_ln40_2_reg_8125_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \y_fu_240[6]_i_1_n_0\,
      Q => select_ln40_2_reg_8125(6),
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\select_ln40_2_reg_8125_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \y_fu_240[7]_i_2_n_0\,
      Q => select_ln40_2_reg_8125(7),
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
sparsemux_33_4_8_1_1_U111: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_65
     port map (
      Q(3 downto 0) => trunc_ln45_2_reg_8153_pp0_iter12_reg(3 downto 0),
      tmp_34_fu_5599_p9(7 downto 0) => tmp_34_fu_5599_p9(7 downto 0),
      tmp_35_fu_5618_p9(7 downto 0) => tmp_35_fu_5618_p9(7 downto 0),
      tmp_36_fu_5637_p9(7 downto 0) => tmp_36_fu_5637_p9(7 downto 0),
      tmp_37_fu_5656_p9(7 downto 0) => tmp_37_fu_5656_p9(7 downto 0),
      tmp_38_fu_5675_p9(7 downto 0) => tmp_38_fu_5675_p9(7 downto 0),
      tmp_39_fu_5694_p9(7 downto 0) => tmp_39_fu_5694_p9(7 downto 0),
      tmp_40_fu_5713_p9(7 downto 0) => tmp_40_fu_5713_p9(7 downto 0),
      tmp_41_fu_5732_p9(7 downto 0) => tmp_41_fu_5732_p9(7 downto 0),
      tmp_42_fu_5751_p9(7 downto 0) => tmp_42_fu_5751_p9(7 downto 0),
      tmp_43_fu_5770_p9(7 downto 0) => tmp_43_fu_5770_p9(7 downto 0),
      tmp_44_fu_5789_p9(7 downto 0) => tmp_44_fu_5789_p9(7 downto 0),
      tmp_45_fu_5808_p9(7 downto 0) => tmp_45_fu_5808_p9(7 downto 0),
      tmp_46_fu_5827_p9(7 downto 0) => tmp_46_fu_5827_p9(7 downto 0),
      tmp_47_fu_5846_p9(7 downto 0) => tmp_47_fu_5846_p9(7 downto 0),
      tmp_48_fu_5865_p9(7 downto 0) => tmp_48_fu_5865_p9(7 downto 0),
      tmp_49_fu_5884_p9(7 downto 0) => tmp_49_fu_5884_p9(7 downto 0),
      tmp_50_fu_5903_p35(7 downto 0) => tmp_50_fu_5903_p35(7 downto 0)
    );
sparsemux_33_4_8_1_1_U128: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_66
     port map (
      Q(3 downto 0) => trunc_ln5_reg_8306_pp0_iter12_reg(3 downto 0),
      tmp_51_fu_5982_p9(7 downto 0) => tmp_51_fu_5982_p9(7 downto 0),
      tmp_52_fu_6001_p9(7 downto 0) => tmp_52_fu_6001_p9(7 downto 0),
      tmp_53_fu_6020_p9(7 downto 0) => tmp_53_fu_6020_p9(7 downto 0),
      tmp_54_fu_6039_p9(7 downto 0) => tmp_54_fu_6039_p9(7 downto 0),
      tmp_55_fu_6058_p9(7 downto 0) => tmp_55_fu_6058_p9(7 downto 0),
      tmp_56_fu_6077_p9(7 downto 0) => tmp_56_fu_6077_p9(7 downto 0),
      tmp_57_fu_6096_p9(7 downto 0) => tmp_57_fu_6096_p9(7 downto 0),
      tmp_58_fu_6115_p9(7 downto 0) => tmp_58_fu_6115_p9(7 downto 0),
      tmp_59_fu_6134_p9(7 downto 0) => tmp_59_fu_6134_p9(7 downto 0),
      tmp_60_fu_6153_p9(7 downto 0) => tmp_60_fu_6153_p9(7 downto 0),
      tmp_61_fu_6172_p9(7 downto 0) => tmp_61_fu_6172_p9(7 downto 0),
      tmp_62_fu_6191_p9(7 downto 0) => tmp_62_fu_6191_p9(7 downto 0),
      tmp_63_fu_6210_p9(7 downto 0) => tmp_63_fu_6210_p9(7 downto 0),
      tmp_64_fu_6229_p9(7 downto 0) => tmp_64_fu_6229_p9(7 downto 0),
      tmp_65_fu_6248_p9(7 downto 0) => tmp_65_fu_6248_p9(7 downto 0),
      tmp_66_fu_6267_p9(7 downto 0) => tmp_66_fu_6267_p9(7 downto 0),
      tmp_67_fu_6286_p35(7 downto 0) => tmp_67_fu_6286_p35(7 downto 0)
    );
sparsemux_33_4_8_1_1_U145: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_67
     port map (
      Q(3 downto 0) => trunc_ln45_2_reg_8153_pp0_iter12_reg(3 downto 0),
      tmp_68_fu_6361_p9(7 downto 0) => tmp_68_fu_6361_p9(7 downto 0),
      tmp_69_fu_6380_p9(7 downto 0) => tmp_69_fu_6380_p9(7 downto 0),
      tmp_70_fu_6399_p9(7 downto 0) => tmp_70_fu_6399_p9(7 downto 0),
      tmp_71_fu_6418_p9(7 downto 0) => tmp_71_fu_6418_p9(7 downto 0),
      tmp_72_fu_6437_p9(7 downto 0) => tmp_72_fu_6437_p9(7 downto 0),
      tmp_73_fu_6456_p9(7 downto 0) => tmp_73_fu_6456_p9(7 downto 0),
      tmp_74_fu_6475_p9(7 downto 0) => tmp_74_fu_6475_p9(7 downto 0),
      tmp_75_fu_6494_p9(7 downto 0) => tmp_75_fu_6494_p9(7 downto 0),
      tmp_76_fu_6513_p9(7 downto 0) => tmp_76_fu_6513_p9(7 downto 0),
      tmp_77_fu_6532_p9(7 downto 0) => tmp_77_fu_6532_p9(7 downto 0),
      tmp_78_fu_6551_p9(7 downto 0) => tmp_78_fu_6551_p9(7 downto 0),
      tmp_79_fu_6570_p9(7 downto 0) => tmp_79_fu_6570_p9(7 downto 0),
      tmp_80_fu_6589_p9(7 downto 0) => tmp_80_fu_6589_p9(7 downto 0),
      tmp_81_fu_6608_p9(7 downto 0) => tmp_81_fu_6608_p9(7 downto 0),
      tmp_82_fu_6627_p9(7 downto 0) => tmp_82_fu_6627_p9(7 downto 0),
      tmp_83_fu_6646_p9(7 downto 0) => tmp_83_fu_6646_p9(7 downto 0),
      tmp_84_fu_6665_p35(7 downto 0) => tmp_84_fu_6665_p35(7 downto 0)
    );
sparsemux_33_4_8_1_1_U162: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_68
     port map (
      Q(3 downto 0) => trunc_ln5_reg_8306_pp0_iter12_reg(3 downto 0),
      tmp_100_fu_7025_p9(7 downto 0) => tmp_100_fu_7025_p9(7 downto 0),
      tmp_101_fu_7044_p35(7 downto 0) => tmp_101_fu_7044_p35(7 downto 0),
      tmp_85_fu_6740_p9(7 downto 0) => tmp_85_fu_6740_p9(7 downto 0),
      tmp_86_fu_6759_p9(7 downto 0) => tmp_86_fu_6759_p9(7 downto 0),
      tmp_87_fu_6778_p9(7 downto 0) => tmp_87_fu_6778_p9(7 downto 0),
      tmp_88_fu_6797_p9(7 downto 0) => tmp_88_fu_6797_p9(7 downto 0),
      tmp_89_fu_6816_p9(7 downto 0) => tmp_89_fu_6816_p9(7 downto 0),
      tmp_90_fu_6835_p9(7 downto 0) => tmp_90_fu_6835_p9(7 downto 0),
      tmp_91_fu_6854_p9(7 downto 0) => tmp_91_fu_6854_p9(7 downto 0),
      tmp_92_fu_6873_p9(7 downto 0) => tmp_92_fu_6873_p9(7 downto 0),
      tmp_93_fu_6892_p9(7 downto 0) => tmp_93_fu_6892_p9(7 downto 0),
      tmp_94_fu_6911_p9(7 downto 0) => tmp_94_fu_6911_p9(7 downto 0),
      tmp_95_fu_6930_p9(7 downto 0) => tmp_95_fu_6930_p9(7 downto 0),
      tmp_96_fu_6949_p9(7 downto 0) => tmp_96_fu_6949_p9(7 downto 0),
      tmp_97_fu_6968_p9(7 downto 0) => tmp_97_fu_6968_p9(7 downto 0),
      tmp_98_fu_6987_p9(7 downto 0) => tmp_98_fu_6987_p9(7 downto 0),
      tmp_99_fu_7006_p9(7 downto 0) => tmp_99_fu_7006_p9(7 downto 0)
    );
sparsemux_33_4_8_1_1_U179: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_69
     port map (
      Q(3 downto 0) => trunc_ln45_1_reg_8140_pp0_iter12_reg(3 downto 0),
      tmp_102_fu_7123_p9(7 downto 0) => tmp_102_fu_7123_p9(7 downto 0),
      tmp_103_fu_7142_p9(7 downto 0) => tmp_103_fu_7142_p9(7 downto 0),
      tmp_104_fu_7161_p9(7 downto 0) => tmp_104_fu_7161_p9(7 downto 0),
      tmp_105_fu_7180_p9(7 downto 0) => tmp_105_fu_7180_p9(7 downto 0),
      tmp_106_fu_7199_p9(7 downto 0) => tmp_106_fu_7199_p9(7 downto 0),
      tmp_107_fu_7218_p9(7 downto 0) => tmp_107_fu_7218_p9(7 downto 0),
      tmp_108_fu_7237_p9(7 downto 0) => tmp_108_fu_7237_p9(7 downto 0),
      tmp_109_fu_7256_p9(7 downto 0) => tmp_109_fu_7256_p9(7 downto 0),
      tmp_110_fu_7275_p9(7 downto 0) => tmp_110_fu_7275_p9(7 downto 0),
      tmp_111_fu_7294_p9(7 downto 0) => tmp_111_fu_7294_p9(7 downto 0),
      tmp_112_fu_7313_p9(7 downto 0) => tmp_112_fu_7313_p9(7 downto 0),
      tmp_113_fu_7332_p9(7 downto 0) => tmp_113_fu_7332_p9(7 downto 0),
      tmp_114_fu_7351_p9(7 downto 0) => tmp_114_fu_7351_p9(7 downto 0),
      tmp_115_fu_7370_p9(7 downto 0) => tmp_115_fu_7370_p9(7 downto 0),
      tmp_116_fu_7389_p9(7 downto 0) => tmp_116_fu_7389_p9(7 downto 0),
      tmp_117_fu_7408_p9(7 downto 0) => tmp_117_fu_7408_p9(7 downto 0),
      tmp_118_fu_7427_p35(7 downto 0) => tmp_118_fu_7427_p35(7 downto 0)
    );
sparsemux_33_4_8_1_1_U196: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_70
     port map (
      Q(3 downto 0) => trunc_ln45_2_reg_8153_pp0_iter12_reg(3 downto 0),
      tmp_119_fu_7502_p9(7 downto 0) => tmp_119_fu_7502_p9(7 downto 0),
      tmp_120_fu_7521_p9(7 downto 0) => tmp_120_fu_7521_p9(7 downto 0),
      tmp_121_fu_7540_p9(7 downto 0) => tmp_121_fu_7540_p9(7 downto 0),
      tmp_122_fu_7559_p9(7 downto 0) => tmp_122_fu_7559_p9(7 downto 0),
      tmp_123_fu_7578_p9(7 downto 0) => tmp_123_fu_7578_p9(7 downto 0),
      tmp_124_fu_7597_p9(7 downto 0) => tmp_124_fu_7597_p9(7 downto 0),
      tmp_125_fu_7616_p9(7 downto 0) => tmp_125_fu_7616_p9(7 downto 0),
      tmp_126_fu_7635_p9(7 downto 0) => tmp_126_fu_7635_p9(7 downto 0),
      tmp_127_fu_7654_p9(7 downto 0) => tmp_127_fu_7654_p9(7 downto 0),
      tmp_128_fu_7673_p9(7 downto 0) => tmp_128_fu_7673_p9(7 downto 0),
      tmp_129_fu_7692_p9(7 downto 0) => tmp_129_fu_7692_p9(7 downto 0),
      tmp_130_fu_7711_p9(7 downto 0) => tmp_130_fu_7711_p9(7 downto 0),
      tmp_131_fu_7730_p9(7 downto 0) => tmp_131_fu_7730_p9(7 downto 0),
      tmp_132_fu_7749_p9(7 downto 0) => tmp_132_fu_7749_p9(7 downto 0),
      tmp_133_fu_7768_p9(7 downto 0) => tmp_133_fu_7768_p9(7 downto 0),
      tmp_134_fu_7787_p9(7 downto 0) => tmp_134_fu_7787_p9(7 downto 0),
      tmp_135_fu_7806_p35(7 downto 0) => tmp_135_fu_7806_p35(7 downto 0)
    );
sparsemux_33_4_8_1_1_U77: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_71
     port map (
      Q(3 downto 0) => trunc_ln5_reg_8306_pp0_iter12_reg(3 downto 0),
      tmp_10_fu_5031_p9(7 downto 0) => tmp_10_fu_5031_p9(7 downto 0),
      tmp_11_fu_5050_p9(7 downto 0) => tmp_11_fu_5050_p9(7 downto 0),
      tmp_12_fu_5069_p9(7 downto 0) => tmp_12_fu_5069_p9(7 downto 0),
      tmp_13_fu_5088_p9(7 downto 0) => tmp_13_fu_5088_p9(7 downto 0),
      tmp_14_fu_5107_p9(7 downto 0) => tmp_14_fu_5107_p9(7 downto 0),
      tmp_15_fu_5126_p9(7 downto 0) => tmp_15_fu_5126_p9(7 downto 0),
      tmp_16_fu_5145_p35(7 downto 0) => tmp_16_fu_5145_p35(7 downto 0),
      tmp_1_fu_4841_p9(7 downto 0) => tmp_1_fu_4841_p9(7 downto 0),
      tmp_2_fu_4860_p9(7 downto 0) => tmp_2_fu_4860_p9(7 downto 0),
      tmp_3_fu_4879_p9(7 downto 0) => tmp_3_fu_4879_p9(7 downto 0),
      tmp_4_fu_4898_p9(7 downto 0) => tmp_4_fu_4898_p9(7 downto 0),
      tmp_5_fu_4917_p9(7 downto 0) => tmp_5_fu_4917_p9(7 downto 0),
      tmp_6_fu_4936_p9(7 downto 0) => tmp_6_fu_4936_p9(7 downto 0),
      tmp_7_fu_4955_p9(7 downto 0) => tmp_7_fu_4955_p9(7 downto 0),
      tmp_8_fu_4974_p9(7 downto 0) => tmp_8_fu_4974_p9(7 downto 0),
      tmp_9_fu_4993_p9(7 downto 0) => tmp_9_fu_4993_p9(7 downto 0),
      tmp_s_fu_5012_p9(7 downto 0) => tmp_s_fu_5012_p9(7 downto 0)
    );
sparsemux_33_4_8_1_1_U94: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_72
     port map (
      Q(3 downto 0) => trunc_ln45_1_reg_8140_pp0_iter12_reg(3 downto 0),
      tmp_17_fu_5220_p9(7 downto 0) => tmp_17_fu_5220_p9(7 downto 0),
      tmp_18_fu_5239_p9(7 downto 0) => tmp_18_fu_5239_p9(7 downto 0),
      tmp_19_fu_5258_p9(7 downto 0) => tmp_19_fu_5258_p9(7 downto 0),
      tmp_20_fu_5277_p9(7 downto 0) => tmp_20_fu_5277_p9(7 downto 0),
      tmp_21_fu_5296_p9(7 downto 0) => tmp_21_fu_5296_p9(7 downto 0),
      tmp_22_fu_5315_p9(7 downto 0) => tmp_22_fu_5315_p9(7 downto 0),
      tmp_23_fu_5334_p9(7 downto 0) => tmp_23_fu_5334_p9(7 downto 0),
      tmp_24_fu_5353_p9(7 downto 0) => tmp_24_fu_5353_p9(7 downto 0),
      tmp_25_fu_5372_p9(7 downto 0) => tmp_25_fu_5372_p9(7 downto 0),
      tmp_26_fu_5391_p9(7 downto 0) => tmp_26_fu_5391_p9(7 downto 0),
      tmp_27_fu_5410_p9(7 downto 0) => tmp_27_fu_5410_p9(7 downto 0),
      tmp_28_fu_5429_p9(7 downto 0) => tmp_28_fu_5429_p9(7 downto 0),
      tmp_29_fu_5448_p9(7 downto 0) => tmp_29_fu_5448_p9(7 downto 0),
      tmp_30_fu_5467_p9(7 downto 0) => tmp_30_fu_5467_p9(7 downto 0),
      tmp_31_fu_5486_p9(7 downto 0) => tmp_31_fu_5486_p9(7 downto 0),
      tmp_32_fu_5505_p9(7 downto 0) => tmp_32_fu_5505_p9(7 downto 0),
      tmp_33_fu_5524_p35(7 downto 0) => tmp_33_fu_5524_p35(7 downto 0)
    );
sparsemux_7_2_8_1_1_U100: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1
     port map (
      \tmp_147_reg_10233_reg[3]_i_514\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \tmp_147_reg_10233_reg[3]_i_514_0\ => \tmp_147_reg_10233[3]_i_1385_n_0\,
      \tmp_147_reg_10233_reg[3]_i_514_1\ => \tmp_147_reg_10233[3]_i_1386_n_0\,
      \tmp_147_reg_10233_reg[3]_i_674\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_674_0\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_674_1\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_770\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_770\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_770_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_770_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_770_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_770_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_770_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_770_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_770_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      tmp_39_fu_5694_p9(7 downto 0) => tmp_39_fu_5694_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U101: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_73
     port map (
      \tmp_147_reg_10233_reg[3]_i_515\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \tmp_147_reg_10233_reg[3]_i_515_0\ => \tmp_147_reg_10233[3]_i_1385_n_0\,
      \tmp_147_reg_10233_reg[3]_i_515_1\ => \tmp_147_reg_10233[3]_i_1386_n_0\,
      \tmp_147_reg_10233_reg[3]_i_675\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_675_0\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_675_1\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_771\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_771\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_771_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_771_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_771_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_771_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_771_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_771_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_771_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      tmp_40_fu_5713_p9(7 downto 0) => tmp_40_fu_5713_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U102: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_74
     port map (
      \tmp_147_reg_10233_reg[3]_i_515\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \tmp_147_reg_10233_reg[3]_i_515_0\ => \tmp_147_reg_10233[3]_i_1385_n_0\,
      \tmp_147_reg_10233_reg[3]_i_515_1\ => \tmp_147_reg_10233[3]_i_1386_n_0\,
      \tmp_147_reg_10233_reg[3]_i_675\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_675_0\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_675_1\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_771\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_771_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_771_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_771_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_771_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_771_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_771_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_771_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_771_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      tmp_41_fu_5732_p9(7 downto 0) => tmp_41_fu_5732_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U103: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_75
     port map (
      \tmp_147_reg_10233_reg[3]_i_512\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \tmp_147_reg_10233_reg[3]_i_512_0\ => \tmp_147_reg_10233[3]_i_1385_n_0\,
      \tmp_147_reg_10233_reg[3]_i_512_1\ => \tmp_147_reg_10233[3]_i_1386_n_0\,
      \tmp_147_reg_10233_reg[3]_i_672\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_672_0\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_672_1\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_768\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_768\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_768_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_768_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_768_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_768_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_768_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_768_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_768_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      tmp_42_fu_5751_p9(7 downto 0) => tmp_42_fu_5751_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U104: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_76
     port map (
      \tmp_147_reg_10233_reg[3]_i_512\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \tmp_147_reg_10233_reg[3]_i_512_0\ => \tmp_147_reg_10233[3]_i_1385_n_0\,
      \tmp_147_reg_10233_reg[3]_i_512_1\ => \tmp_147_reg_10233[3]_i_1386_n_0\,
      \tmp_147_reg_10233_reg[3]_i_672\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_672_0\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_672_1\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_768\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_768_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_768_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_768_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_768_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_768_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_768_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_768_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_768_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      tmp_43_fu_5770_p9(7 downto 0) => tmp_43_fu_5770_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U105: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_77
     port map (
      \tmp_147_reg_10233_reg[3]_i_673\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_673_0\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_673_1\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_769\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_769\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_769_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_769_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_769_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_769_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_769_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_769_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_769_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      tmp_44_fu_5789_p9(7 downto 0) => tmp_44_fu_5789_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_285\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_285_0\ => \tmp_147_reg_10233[3]_i_1385_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_285_1\ => \tmp_147_reg_10233[3]_i_1386_n_0\
    );
sparsemux_7_2_8_1_1_U106: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_78
     port map (
      \tmp_147_reg_10233_reg[3]_i_673\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_673_0\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_673_1\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_769\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_769_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_769_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_769_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_769_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_769_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_769_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_769_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_769_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      tmp_45_fu_5808_p9(7 downto 0) => tmp_45_fu_5808_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_285\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_285_0\ => \tmp_147_reg_10233[3]_i_1385_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_285_1\ => \tmp_147_reg_10233[3]_i_1386_n_0\
    );
sparsemux_7_2_8_1_1_U107: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_79
     port map (
      \tmp_147_reg_10233_reg[3]_i_670\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_670_0\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_670_1\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_766\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_766\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_766_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_766_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_766_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_766_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_766_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_766_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_766_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      tmp_46_fu_5827_p9(7 downto 0) => tmp_46_fu_5827_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_282\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_282_0\ => \tmp_147_reg_10233[3]_i_1385_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_282_1\ => \tmp_147_reg_10233[3]_i_1386_n_0\
    );
sparsemux_7_2_8_1_1_U108: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_80
     port map (
      \tmp_147_reg_10233_reg[3]_i_670\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_670_0\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_670_1\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_766\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_766_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_766_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_766_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_766_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_766_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_766_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_766_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_766_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      tmp_47_fu_5846_p9(7 downto 0) => tmp_47_fu_5846_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_282\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_282_0\ => \tmp_147_reg_10233[3]_i_1385_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_282_1\ => \tmp_147_reg_10233[3]_i_1386_n_0\
    );
sparsemux_7_2_8_1_1_U109: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_81
     port map (
      \tmp_147_reg_10233_reg[3]_i_671\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_671_0\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_671_1\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_767\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_767\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_767_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_767_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_767_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_767_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_767_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_767_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_767_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      tmp_48_fu_5865_p9(7 downto 0) => tmp_48_fu_5865_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_283\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_283_0\ => \tmp_147_reg_10233[3]_i_1385_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_283_1\ => \tmp_147_reg_10233[3]_i_1386_n_0\
    );
sparsemux_7_2_8_1_1_U110: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_82
     port map (
      \tmp_147_reg_10233_reg[3]_i_671\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_671_0\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_671_1\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_767\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_767_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_767_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_767_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_767_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_767_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_767_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_767_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_767_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      tmp_49_fu_5884_p9(7 downto 0) => tmp_49_fu_5884_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_283\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_283_0\ => \tmp_147_reg_10233[3]_i_1385_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_283_1\ => \tmp_147_reg_10233[3]_i_1386_n_0\
    );
sparsemux_7_2_8_1_1_U112: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0\
     port map (
      q1(7 downto 0) => q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_812\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_812\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_812_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_812_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_812_1\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_812_2\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_812_3\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_51_fu_5982_p9(7 downto 0) => tmp_51_fu_5982_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_320\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_320_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_320_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_400\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_400_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_400_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U113: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_83\
     port map (
      \tmp_147_reg_10233_reg[3]_i_812\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_812_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_812_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_812_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_812_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_812_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_812_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_812_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_812_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_52_fu_6001_p9(7 downto 0) => tmp_52_fu_6001_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_320\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_320_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_320_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_400\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_400_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_400_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U114: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_84\
     port map (
      \tmp_147_reg_10233_reg[3]_i_813\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_813\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_813_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_813_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_813_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_813_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_813_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_813_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_813_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_53_fu_6020_p9(7 downto 0) => tmp_53_fu_6020_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_321\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_321_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_321_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_401\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_401_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_401_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U115: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_85\
     port map (
      \tmp_147_reg_10233_reg[3]_i_813\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_813_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_813_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_813_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_813_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_813_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_813_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_813_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_813_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_54_fu_6039_p9(7 downto 0) => tmp_54_fu_6039_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_321\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_321_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_321_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_401\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_401_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_401_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U116: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_86\
     port map (
      \tmp_147_reg_10233_reg[3]_i_810\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_810\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_810_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_810_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_810_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_810_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_810_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_810_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_810_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_55_fu_6058_p9(7 downto 0) => tmp_55_fu_6058_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_318\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_318_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_318_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_398\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_398_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_398_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U117: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_87\
     port map (
      \tmp_147_reg_10233_reg[3]_i_810\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_810_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_810_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_810_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_810_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_810_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_810_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_810_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_810_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_56_fu_6077_p9(7 downto 0) => tmp_56_fu_6077_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_318\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_318_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_318_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_398\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_398_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_398_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U118: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_88\
     port map (
      \tmp_147_reg_10233_reg[3]_i_811\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_811\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_811_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_811_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_811_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_811_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_811_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_811_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_811_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_57_fu_6096_p9(7 downto 0) => tmp_57_fu_6096_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_319\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_319_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_319_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_399\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_399_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_399_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U119: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_89\
     port map (
      \tmp_147_reg_10233_reg[3]_i_811\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_811_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_811_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_811_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_811_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_811_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_811_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_811_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_811_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_58_fu_6115_p9(7 downto 0) => tmp_58_fu_6115_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_319\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_319_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_319_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_399\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_399_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_399_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U120: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_90\
     port map (
      \tmp_147_reg_10233_reg[3]_i_808\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_808\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_808_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_808_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_808_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_808_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_808_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_808_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_808_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_59_fu_6134_p9(7 downto 0) => tmp_59_fu_6134_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_316\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_316_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_316_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_396\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_396_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_396_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U121: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_91\
     port map (
      \tmp_147_reg_10233_reg[3]_i_808\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_808_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_808_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_808_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_808_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_808_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_808_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_808_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_808_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_60_fu_6153_p9(7 downto 0) => tmp_60_fu_6153_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_316\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_316_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_316_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_396\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_396_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_396_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U122: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_92\
     port map (
      \tmp_147_reg_10233_reg[3]_i_809\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_809\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_809_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_809_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_809_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_809_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_809_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_809_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_809_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_61_fu_6172_p9(7 downto 0) => tmp_61_fu_6172_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_317\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_317_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_317_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_397\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_397_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_397_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U123: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_93\
     port map (
      \tmp_147_reg_10233_reg[3]_i_809\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_809_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_809_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_809_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_809_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_809_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_809_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_809_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_809_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_62_fu_6191_p9(7 downto 0) => tmp_62_fu_6191_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_317\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_317_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_317_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_397\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_397_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_397_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U124: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_94\
     port map (
      \tmp_147_reg_10233_reg[3]_i_806\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_806\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_806_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_806_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_806_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_806_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_806_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_806_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_806_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_63_fu_6210_p9(7 downto 0) => tmp_63_fu_6210_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_314\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_314_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_314_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_394\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_394_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_394_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U125: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_95\
     port map (
      \tmp_147_reg_10233_reg[3]_i_806\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_806_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_806_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_806_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_806_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_806_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_806_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_806_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_806_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_64_fu_6229_p9(7 downto 0) => tmp_64_fu_6229_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_314\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_314_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_314_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_394\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_394_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_394_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U126: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_96\
     port map (
      \tmp_147_reg_10233_reg[3]_i_807\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_807\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_807_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_807_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_807_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_807_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_807_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_807_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_807_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_65_fu_6248_p9(7 downto 0) => tmp_65_fu_6248_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_315\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_315_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_315_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_395\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_395_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_395_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U127: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_97\
     port map (
      \tmp_147_reg_10233_reg[3]_i_807\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_807_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_807_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_807_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_807_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_807_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_807_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_807_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_807_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_66_fu_6267_p9(7 downto 0) => tmp_66_fu_6267_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_315\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_315_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_315_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_395\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_395_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_395_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U129: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_98\
     port map (
      q0(7 downto 0) => q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_820\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_820\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_820_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_820_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_820_1\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_820_2\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_820_3\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_68_fu_6361_p9(7 downto 0) => tmp_68_fu_6361_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_312\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_312_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_312_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_392\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_392_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_392_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U130: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_99\
     port map (
      \tmp_147_reg_10233_reg[3]_i_820\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_820_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_820_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_820_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_820_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_820_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_820_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_820_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_820_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_69_fu_6380_p9(7 downto 0) => tmp_69_fu_6380_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_312\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_312_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_312_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_392\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_392_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_392_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U131: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_100\
     port map (
      \tmp_147_reg_10233_reg[3]_i_821\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_821\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_821_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_821_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_821_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_821_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_821_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_821_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_821_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_70_fu_6399_p9(7 downto 0) => tmp_70_fu_6399_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_313\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_313_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_313_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_393\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_393_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_393_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U132: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_101\
     port map (
      \tmp_147_reg_10233_reg[3]_i_821\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_821_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_821_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_821_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_821_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_821_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_821_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_821_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_821_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_71_fu_6418_p9(7 downto 0) => tmp_71_fu_6418_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_313\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_313_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_313_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_393\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_393_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_393_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U133: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_102\
     port map (
      \tmp_147_reg_10233_reg[3]_i_818\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_818\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_818_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_818_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_818_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_818_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_818_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_818_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_818_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_72_fu_6437_p9(7 downto 0) => tmp_72_fu_6437_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_310\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_310_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_310_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_390\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_390_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_390_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U134: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_103\
     port map (
      \tmp_147_reg_10233_reg[3]_i_818\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_770\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_818_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_770_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_818_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_770_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_818_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_818_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_818_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_73_fu_6456_p9(7 downto 0) => tmp_73_fu_6456_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_310\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_310_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_310_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_390\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_390_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_390_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U135: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_104\
     port map (
      \tmp_147_reg_10233_reg[3]_i_819\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_771\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_819_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_771_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_819_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_771_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_819_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_819_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_819_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_74_fu_6475_p9(7 downto 0) => tmp_74_fu_6475_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_311\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_311_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_311_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_391\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_391_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_391_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U136: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_105\
     port map (
      \tmp_147_reg_10233_reg[3]_i_819\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_771_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_819_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_771_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_819_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_771_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_819_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_819_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_819_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_75_fu_6494_p9(7 downto 0) => tmp_75_fu_6494_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_311\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_311_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_311_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_391\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_391_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_391_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U137: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_106\
     port map (
      \tmp_147_reg_10233_reg[3]_i_816\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_768\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_816_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_768_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_816_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_768_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_816_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_816_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_816_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_76_fu_6513_p9(7 downto 0) => tmp_76_fu_6513_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_308\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_308_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_308_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_388\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_388_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_388_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U138: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_107\
     port map (
      \tmp_147_reg_10233_reg[3]_i_816\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_768_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_816_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_768_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_816_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_768_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_816_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_816_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_816_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_77_fu_6532_p9(7 downto 0) => tmp_77_fu_6532_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_308\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_308_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_308_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_388\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_388_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_388_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U139: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_108\
     port map (
      \tmp_147_reg_10233_reg[3]_i_817\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_769\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_817_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_769_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_817_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_769_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_817_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_817_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_817_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_78_fu_6551_p9(7 downto 0) => tmp_78_fu_6551_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_309\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_309_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_309_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_389\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_389_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_389_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U140: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_109\
     port map (
      \tmp_147_reg_10233_reg[3]_i_817\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_769_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_817_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_769_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_817_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_769_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_817_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_817_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_817_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_79_fu_6570_p9(7 downto 0) => tmp_79_fu_6570_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_309\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_309_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_309_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_389\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_389_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_389_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U141: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_110\
     port map (
      \tmp_147_reg_10233_reg[3]_i_814\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_766\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_814_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_766_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_814_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_766_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_814_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_814_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_814_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_80_fu_6589_p9(7 downto 0) => tmp_80_fu_6589_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_306\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_306_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_306_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_386\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_386_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_386_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U142: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_111\
     port map (
      \tmp_147_reg_10233_reg[3]_i_814\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_766_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_814_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_766_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_814_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_766_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_814_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_814_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_814_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_81_fu_6608_p9(7 downto 0) => tmp_81_fu_6608_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_306\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_306_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_306_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_386\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_386_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_386_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U143: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_112\
     port map (
      \tmp_147_reg_10233_reg[3]_i_815\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_767\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_815_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_767_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_815_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_767_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_815_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_815_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_815_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_82_fu_6627_p9(7 downto 0) => tmp_82_fu_6627_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_307\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_307_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_307_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_387\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_387_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_387_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U144: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_113\
     port map (
      \tmp_147_reg_10233_reg[3]_i_815\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_767_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_815_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_767_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_815_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_767_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_815_2\ => \tmp_147_reg_10233[3]_i_1387_n_0\,
      \tmp_147_reg_10233_reg[3]_i_815_3\ => \tmp_147_reg_10233[3]_i_1388_n_0\,
      \tmp_147_reg_10233_reg[3]_i_815_4\ => \tmp_147_reg_10233[3]_i_1389_n_0\,
      tmp_83_fu_6646_p9(7 downto 0) => tmp_83_fu_6646_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_307\ => \trunc_ln50_reg_10238[7]_i_658_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_307_0\ => \trunc_ln50_reg_10238[7]_i_659_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_307_1\ => \trunc_ln50_reg_10238[7]_i_660_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_387\ => \trunc_ln50_reg_10238[7]_i_661_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_387_0\ => \trunc_ln50_reg_10238[7]_i_662_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_387_1\ => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
sparsemux_7_2_8_1_1_U146: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1\
     port map (
      q2(7 downto 0) => q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_668\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_668_0\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_668_1\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_764\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_764\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_764_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_764_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_764_1\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_764_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_764_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      tmp_85_fu_6740_p9(7 downto 0) => tmp_85_fu_6740_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_280\ => \tmp_147_reg_10233[3]_i_1386_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_280_0\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_280_1\ => \tmp_147_reg_10233[3]_i_1385_n_0\
    );
sparsemux_7_2_8_1_1_U147: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_114\
     port map (
      \tmp_147_reg_10233_reg[3]_i_668\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_668_0\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_668_1\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_764\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_764_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_764_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_764_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_764_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_764_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_764_2\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_764_3\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_764_4\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      tmp_86_fu_6759_p9(7 downto 0) => tmp_86_fu_6759_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_280\ => \tmp_147_reg_10233[3]_i_1386_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_280_0\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_280_1\ => \tmp_147_reg_10233[3]_i_1385_n_0\
    );
sparsemux_7_2_8_1_1_U148: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_115\
     port map (
      \tmp_147_reg_10233_reg[3]_i_669\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_669_0\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_669_1\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_765\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_765\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_765_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_765_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_765_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_765_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_765_2\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_765_3\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_765_4\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      tmp_87_fu_6778_p9(7 downto 0) => tmp_87_fu_6778_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_281\ => \tmp_147_reg_10233[3]_i_1386_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_281_0\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_281_1\ => \tmp_147_reg_10233[3]_i_1385_n_0\
    );
sparsemux_7_2_8_1_1_U149: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_116\
     port map (
      \tmp_147_reg_10233_reg[3]_i_669\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_669_0\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_669_1\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_765\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_765_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_765_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_765_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_765_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_765_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_765_2\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_765_3\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_765_4\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      tmp_88_fu_6797_p9(7 downto 0) => tmp_88_fu_6797_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_281\ => \tmp_147_reg_10233[3]_i_1386_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_281_0\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_281_1\ => \tmp_147_reg_10233[3]_i_1385_n_0\
    );
sparsemux_7_2_8_1_1_U150: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_117\
     port map (
      \tmp_147_reg_10233_reg[3]_i_666\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_666_0\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_666_1\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_762\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_762\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_762_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_762_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_762_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_762_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_762_2\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_762_3\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_762_4\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      tmp_89_fu_6816_p9(7 downto 0) => tmp_89_fu_6816_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_278\ => \tmp_147_reg_10233[3]_i_1386_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_278_0\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_278_1\ => \tmp_147_reg_10233[3]_i_1385_n_0\
    );
sparsemux_7_2_8_1_1_U151: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_118\
     port map (
      \tmp_147_reg_10233_reg[3]_i_666\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_666_0\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_666_1\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_762\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_762_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_762_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_762_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_762_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_762_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_762_2\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_762_3\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_762_4\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      tmp_90_fu_6835_p9(7 downto 0) => tmp_90_fu_6835_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_278\ => \tmp_147_reg_10233[3]_i_1386_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_278_0\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_278_1\ => \tmp_147_reg_10233[3]_i_1385_n_0\
    );
sparsemux_7_2_8_1_1_U152: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_119\
     port map (
      \tmp_147_reg_10233_reg[3]_i_667\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_667_0\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_667_1\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_763\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_763\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_763_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_763_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_763_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_763_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_763_2\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_763_3\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_763_4\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      tmp_91_fu_6854_p9(7 downto 0) => tmp_91_fu_6854_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_279\ => \tmp_147_reg_10233[3]_i_1386_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_279_0\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_279_1\ => \tmp_147_reg_10233[3]_i_1385_n_0\
    );
sparsemux_7_2_8_1_1_U153: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_120\
     port map (
      \tmp_147_reg_10233_reg[3]_i_667\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_667_0\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_667_1\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_763\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_763_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_763_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_763_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_763_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_763_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_763_2\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_763_3\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_763_4\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      tmp_92_fu_6873_p9(7 downto 0) => tmp_92_fu_6873_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_279\ => \tmp_147_reg_10233[3]_i_1386_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_279_0\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_279_1\ => \tmp_147_reg_10233[3]_i_1385_n_0\
    );
sparsemux_7_2_8_1_1_U154: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_121\
     port map (
      \tmp_147_reg_10233_reg[3]_i_664\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_664_0\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_664_1\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_760\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_760\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_760_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_760_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_760_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_760_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_760_2\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_760_3\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_760_4\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      tmp_93_fu_6892_p9(7 downto 0) => tmp_93_fu_6892_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_276\ => \tmp_147_reg_10233[3]_i_1386_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_276_0\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_276_1\ => \tmp_147_reg_10233[3]_i_1385_n_0\
    );
sparsemux_7_2_8_1_1_U155: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_122\
     port map (
      \tmp_147_reg_10233_reg[3]_i_664\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_664_0\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_664_1\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_760\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_760_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_760_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_760_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_760_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_760_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_760_2\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_760_3\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_760_4\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      tmp_94_fu_6911_p9(7 downto 0) => tmp_94_fu_6911_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_276\ => \tmp_147_reg_10233[3]_i_1386_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_276_0\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_276_1\ => \tmp_147_reg_10233[3]_i_1385_n_0\
    );
sparsemux_7_2_8_1_1_U156: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_123\
     port map (
      \tmp_147_reg_10233_reg[3]_i_665\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_665_0\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_665_1\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_761\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_761\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_761_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_761_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_761_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_761_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_761_2\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_761_3\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_761_4\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      tmp_95_fu_6930_p9(7 downto 0) => tmp_95_fu_6930_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_277\ => \tmp_147_reg_10233[3]_i_1386_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_277_0\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_277_1\ => \tmp_147_reg_10233[3]_i_1385_n_0\
    );
sparsemux_7_2_8_1_1_U157: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_124\
     port map (
      \tmp_147_reg_10233_reg[3]_i_665\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_665_0\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_665_1\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_761\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_761_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_761_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_761_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_761_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_761_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_761_2\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_761_3\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_761_4\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      tmp_96_fu_6949_p9(7 downto 0) => tmp_96_fu_6949_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_277\ => \tmp_147_reg_10233[3]_i_1386_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_277_0\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_277_1\ => \tmp_147_reg_10233[3]_i_1385_n_0\
    );
sparsemux_7_2_8_1_1_U158: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_125\
     port map (
      \tmp_147_reg_10233_reg[3]_i_662\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_662_0\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_662_1\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_758\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_758\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_758_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_758_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_758_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_758_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_758_2\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_758_3\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_758_4\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      tmp_97_fu_6968_p9(7 downto 0) => tmp_97_fu_6968_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_274\ => \tmp_147_reg_10233[3]_i_1386_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_274_0\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_274_1\ => \tmp_147_reg_10233[3]_i_1385_n_0\
    );
sparsemux_7_2_8_1_1_U159: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_126\
     port map (
      \tmp_147_reg_10233_reg[3]_i_662\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_662_0\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_662_1\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_758\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_758_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_758_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_758_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_758_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_758_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_758_2\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_758_3\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_758_4\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      tmp_98_fu_6987_p9(7 downto 0) => tmp_98_fu_6987_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_274\ => \tmp_147_reg_10233[3]_i_1386_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_274_0\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_274_1\ => \tmp_147_reg_10233[3]_i_1385_n_0\
    );
sparsemux_7_2_8_1_1_U160: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_127\
     port map (
      \tmp_147_reg_10233_reg[3]_i_663\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_663_0\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_663_1\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_759\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_759\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_759_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_759_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_759_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_759_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_759_2\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_759_3\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_759_4\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      tmp_99_fu_7006_p9(7 downto 0) => tmp_99_fu_7006_p9(7 downto 0),
      \trunc_ln50_reg_10238_reg[7]_i_275\ => \tmp_147_reg_10233[3]_i_1386_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_275_0\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_275_1\ => \tmp_147_reg_10233[3]_i_1385_n_0\
    );
sparsemux_7_2_8_1_1_U161: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_128\
     port map (
      tmp_100_fu_7025_p9(7 downto 0) => tmp_100_fu_7025_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_663\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_663_0\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_663_1\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_759\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_759_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_759_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_759_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_759_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_759_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_759_2\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_759_3\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_759_4\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_275\ => \tmp_147_reg_10233[3]_i_1386_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_275_0\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \trunc_ln50_reg_10238_reg[7]_i_275_1\ => \tmp_147_reg_10233[3]_i_1385_n_0\
    );
sparsemux_7_2_8_1_1_U163: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_129\
     port map (
      q1(7 downto 0) => q1(7 downto 0),
      tmp_102_fu_7123_p9(7 downto 0) => tmp_102_fu_7123_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_178\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_812\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_178_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_812_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_178_1\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_178_2\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_178_3\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_243\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_243_0\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_243_1\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_299\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_299_0\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_299_1\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_452\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      \tmp_147_reg_10233_reg[3]_i_452_0\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_452_1\ => \tmp_147_reg_10233[3]_i_1376_n_0\
    );
sparsemux_7_2_8_1_1_U164: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_130\
     port map (
      tmp_103_fu_7142_p9(7 downto 0) => tmp_103_fu_7142_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_178\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_812_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_178_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_812_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_178_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_812_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_178_2\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_178_3\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_178_4\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_243\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_243_0\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_243_1\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_299\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_299_0\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_299_1\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_452\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      \tmp_147_reg_10233_reg[3]_i_452_0\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_452_1\ => \tmp_147_reg_10233[3]_i_1376_n_0\
    );
sparsemux_7_2_8_1_1_U165: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_131\
     port map (
      tmp_104_fu_7161_p9(7 downto 0) => tmp_104_fu_7161_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_179\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_813\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_179_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_813_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_179_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_813_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_179_2\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_179_3\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_179_4\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_244\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_244_0\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_244_1\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_300\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_300_0\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_300_1\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_453\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      \tmp_147_reg_10233_reg[3]_i_453_0\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_453_1\ => \tmp_147_reg_10233[3]_i_1376_n_0\
    );
sparsemux_7_2_8_1_1_U166: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_132\
     port map (
      tmp_105_fu_7180_p9(7 downto 0) => tmp_105_fu_7180_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_179\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_813_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_179_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_813_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_179_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_813_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_179_2\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_179_3\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_179_4\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_244\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_244_0\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_244_1\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_300\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_300_0\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_300_1\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_453\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      \tmp_147_reg_10233_reg[3]_i_453_0\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_453_1\ => \tmp_147_reg_10233[3]_i_1376_n_0\
    );
sparsemux_7_2_8_1_1_U167: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_133\
     port map (
      tmp_106_fu_7199_p9(7 downto 0) => tmp_106_fu_7199_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_176\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_810\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_176_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_810_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_176_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_810_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_176_2\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_176_3\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_176_4\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_241\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_241_0\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_241_1\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_297\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_297_0\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_297_1\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_450\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      \tmp_147_reg_10233_reg[3]_i_450_0\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_450_1\ => \tmp_147_reg_10233[3]_i_1376_n_0\
    );
sparsemux_7_2_8_1_1_U168: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_134\
     port map (
      tmp_107_fu_7218_p9(7 downto 0) => tmp_107_fu_7218_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_176\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_810_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_176_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_810_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_176_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_810_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_176_2\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_176_3\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_176_4\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_241\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_241_0\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_241_1\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_297\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_297_0\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_297_1\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_450\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      \tmp_147_reg_10233_reg[3]_i_450_0\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_450_1\ => \tmp_147_reg_10233[3]_i_1376_n_0\
    );
sparsemux_7_2_8_1_1_U169: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_135\
     port map (
      tmp_108_fu_7237_p9(7 downto 0) => tmp_108_fu_7237_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_177\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_811\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_177_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_811_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_177_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_811_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_177_2\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_177_3\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_177_4\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_242\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_242_0\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_242_1\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_298\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_298_0\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_298_1\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_451\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      \tmp_147_reg_10233_reg[3]_i_451_0\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_451_1\ => \tmp_147_reg_10233[3]_i_1376_n_0\
    );
sparsemux_7_2_8_1_1_U170: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_136\
     port map (
      tmp_109_fu_7256_p9(7 downto 0) => tmp_109_fu_7256_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_177\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_811_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_177_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_811_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_177_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_811_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_177_2\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_177_3\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_177_4\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_242\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_242_0\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_242_1\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_298\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_298_0\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_298_1\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_451\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      \tmp_147_reg_10233_reg[3]_i_451_0\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_451_1\ => \tmp_147_reg_10233[3]_i_1376_n_0\
    );
sparsemux_7_2_8_1_1_U171: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_137\
     port map (
      tmp_110_fu_7275_p9(7 downto 0) => tmp_110_fu_7275_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_174\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_808\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_174_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_808_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_174_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_808_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_174_2\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_174_3\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_174_4\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_239\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_239_0\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_239_1\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_295\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_295_0\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_295_1\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_448\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      \tmp_147_reg_10233_reg[3]_i_448_0\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_448_1\ => \tmp_147_reg_10233[3]_i_1376_n_0\
    );
sparsemux_7_2_8_1_1_U172: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_138\
     port map (
      tmp_111_fu_7294_p9(7 downto 0) => tmp_111_fu_7294_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_174\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_808_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_174_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_808_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_174_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_808_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_174_2\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_174_3\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_174_4\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_239\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_239_0\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_239_1\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_295\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_295_0\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_295_1\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_448\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      \tmp_147_reg_10233_reg[3]_i_448_0\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_448_1\ => \tmp_147_reg_10233[3]_i_1376_n_0\
    );
sparsemux_7_2_8_1_1_U173: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_139\
     port map (
      tmp_112_fu_7313_p9(7 downto 0) => tmp_112_fu_7313_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_175\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_809\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_175_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_809_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_175_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_809_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_175_2\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_175_3\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_175_4\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_240\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_240_0\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_240_1\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_296\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_296_0\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_296_1\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_449\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      \tmp_147_reg_10233_reg[3]_i_449_0\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_449_1\ => \tmp_147_reg_10233[3]_i_1376_n_0\
    );
sparsemux_7_2_8_1_1_U174: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_140\
     port map (
      tmp_113_fu_7332_p9(7 downto 0) => tmp_113_fu_7332_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_175\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_809_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_175_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_809_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_175_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_809_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_175_2\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_175_3\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_175_4\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_240\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_240_0\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_240_1\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_296\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_296_0\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_296_1\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_449\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      \tmp_147_reg_10233_reg[3]_i_449_0\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_449_1\ => \tmp_147_reg_10233[3]_i_1376_n_0\
    );
sparsemux_7_2_8_1_1_U175: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_141\
     port map (
      tmp_114_fu_7351_p9(7 downto 0) => tmp_114_fu_7351_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_172\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_806\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_172_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_806_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_172_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_806_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_172_2\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_172_3\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_172_4\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_237\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_237_0\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_237_1\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_293\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_293_0\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_293_1\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_446\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      \tmp_147_reg_10233_reg[3]_i_446_0\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_446_1\ => \tmp_147_reg_10233[3]_i_1376_n_0\
    );
sparsemux_7_2_8_1_1_U176: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_142\
     port map (
      tmp_115_fu_7370_p9(7 downto 0) => tmp_115_fu_7370_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_172\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_806_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_172_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_806_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_172_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_806_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_172_2\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_172_3\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_172_4\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_237\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_237_0\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_237_1\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_293\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_293_0\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_293_1\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_446\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      \tmp_147_reg_10233_reg[3]_i_446_0\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_446_1\ => \tmp_147_reg_10233[3]_i_1376_n_0\
    );
sparsemux_7_2_8_1_1_U177: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_143\
     port map (
      tmp_116_fu_7389_p9(7 downto 0) => tmp_116_fu_7389_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_173\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_807\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_173_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_807_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_173_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_807_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_173_2\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_173_3\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_173_4\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_238\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_238_0\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_238_1\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_294\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_294_0\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_294_1\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_447\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      \tmp_147_reg_10233_reg[3]_i_447_0\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_447_1\ => \tmp_147_reg_10233[3]_i_1376_n_0\
    );
sparsemux_7_2_8_1_1_U178: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_144\
     port map (
      tmp_117_fu_7408_p9(7 downto 0) => tmp_117_fu_7408_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_173\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_807_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_173_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_807_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_173_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_807_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_173_2\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_173_3\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_173_4\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_238\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_238_0\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_238_1\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_294\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_294_0\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_294_1\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_447\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      \tmp_147_reg_10233_reg[3]_i_447_0\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_447_1\ => \tmp_147_reg_10233[3]_i_1376_n_0\
    );
sparsemux_7_2_8_1_1_U180: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_145\
     port map (
      q0(7 downto 0) => q0(7 downto 0),
      tmp_119_fu_7502_p9(7 downto 0) => tmp_119_fu_7502_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_484\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_820\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_484_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_820_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_500\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_500_0\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_500_1\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_556\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_556_0\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_556_1\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_716\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      \tmp_147_reg_10233_reg[3]_i_716_0\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_716_1\ => \trunc_ln50_reg_10238[7]_i_206_n_0\
    );
sparsemux_7_2_8_1_1_U181: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_146\
     port map (
      tmp_120_fu_7521_p9(7 downto 0) => tmp_120_fu_7521_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_484\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_820_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_484_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_820_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_484_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_820_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_500\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_500_0\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_500_1\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_556\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_556_0\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_556_1\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_716\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      \tmp_147_reg_10233_reg[3]_i_716_0\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_716_1\ => \trunc_ln50_reg_10238[7]_i_206_n_0\
    );
sparsemux_7_2_8_1_1_U182: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_147\
     port map (
      tmp_121_fu_7540_p9(7 downto 0) => tmp_121_fu_7540_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_485\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_821\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_485_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_821_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_485_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_821_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_501\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_501_0\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_501_1\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_557\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_557_0\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_557_1\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_717\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      \tmp_147_reg_10233_reg[3]_i_717_0\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_717_1\ => \trunc_ln50_reg_10238[7]_i_206_n_0\
    );
sparsemux_7_2_8_1_1_U183: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_148\
     port map (
      tmp_122_fu_7559_p9(7 downto 0) => tmp_122_fu_7559_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_485\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_821_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_485_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_821_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_485_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_821_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_501\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_501_0\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_501_1\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_557\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_557_0\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_557_1\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_717\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      \tmp_147_reg_10233_reg[3]_i_717_0\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_717_1\ => \trunc_ln50_reg_10238[7]_i_206_n_0\
    );
sparsemux_7_2_8_1_1_U184: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_149\
     port map (
      tmp_123_fu_7578_p9(7 downto 0) => tmp_123_fu_7578_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_482\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_818\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_482_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_818_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_482_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_818_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_554\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_554_0\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_554_1\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_714\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      \tmp_147_reg_10233_reg[3]_i_714_0\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_714_1\ => \trunc_ln50_reg_10238[7]_i_206_n_0\
    );
sparsemux_7_2_8_1_1_U185: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_150\
     port map (
      tmp_124_fu_7597_p9(7 downto 0) => tmp_124_fu_7597_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_482\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_770\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_482_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_770_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_482_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_770_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_554\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_554_0\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_554_1\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_714\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      \tmp_147_reg_10233_reg[3]_i_714_0\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_714_1\ => \trunc_ln50_reg_10238[7]_i_206_n_0\
    );
sparsemux_7_2_8_1_1_U186: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_151\
     port map (
      tmp_125_fu_7616_p9(7 downto 0) => tmp_125_fu_7616_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_483\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_771\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_483_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_771_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_483_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_771_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_555\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_555_0\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_555_1\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_715\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      \tmp_147_reg_10233_reg[3]_i_715_0\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_715_1\ => \trunc_ln50_reg_10238[7]_i_206_n_0\
    );
sparsemux_7_2_8_1_1_U187: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_152\
     port map (
      tmp_126_fu_7635_p9(7 downto 0) => tmp_126_fu_7635_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_483\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_771_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_483_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_771_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_483_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_771_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_555\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_555_0\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_555_1\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_715\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      \tmp_147_reg_10233_reg[3]_i_715_0\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_715_1\ => \trunc_ln50_reg_10238[7]_i_206_n_0\
    );
sparsemux_7_2_8_1_1_U188: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_153\
     port map (
      tmp_127_fu_7654_p9(7 downto 0) => tmp_127_fu_7654_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_480\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_768\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_480_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_768_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_480_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_768_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_552\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_552_0\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_552_1\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_712\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      \tmp_147_reg_10233_reg[3]_i_712_0\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_712_1\ => \trunc_ln50_reg_10238[7]_i_206_n_0\
    );
sparsemux_7_2_8_1_1_U189: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_154\
     port map (
      tmp_128_fu_7673_p9(7 downto 0) => tmp_128_fu_7673_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_480\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_768_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_480_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_768_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_480_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_768_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_552\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_552_0\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_552_1\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_712\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      \tmp_147_reg_10233_reg[3]_i_712_0\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_712_1\ => \trunc_ln50_reg_10238[7]_i_206_n_0\
    );
sparsemux_7_2_8_1_1_U190: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_155\
     port map (
      tmp_129_fu_7692_p9(7 downto 0) => tmp_129_fu_7692_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_481\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_769\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_481_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_769_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_481_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_769_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_553\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_553_0\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_553_1\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_713\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      \tmp_147_reg_10233_reg[3]_i_713_0\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_713_1\ => \trunc_ln50_reg_10238[7]_i_206_n_0\
    );
sparsemux_7_2_8_1_1_U191: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_156\
     port map (
      tmp_130_fu_7711_p9(7 downto 0) => tmp_130_fu_7711_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_481\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_769_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_481_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_769_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_481_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_769_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_553\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_553_0\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_553_1\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_713\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      \tmp_147_reg_10233_reg[3]_i_713_0\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_713_1\ => \trunc_ln50_reg_10238[7]_i_206_n_0\
    );
sparsemux_7_2_8_1_1_U192: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_157\
     port map (
      tmp_131_fu_7730_p9(7 downto 0) => tmp_131_fu_7730_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_478\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_766\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_478_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_766_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_478_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_766_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_550\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_550_0\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_550_1\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_710\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      \tmp_147_reg_10233_reg[3]_i_710_0\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_710_1\ => \trunc_ln50_reg_10238[7]_i_206_n_0\
    );
sparsemux_7_2_8_1_1_U193: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_158\
     port map (
      tmp_132_fu_7749_p9(7 downto 0) => tmp_132_fu_7749_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_478\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_766_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_478_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_766_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_478_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_766_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_550\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_550_0\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_550_1\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_710\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      \tmp_147_reg_10233_reg[3]_i_710_0\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_710_1\ => \trunc_ln50_reg_10238[7]_i_206_n_0\
    );
sparsemux_7_2_8_1_1_U194: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_159\
     port map (
      tmp_133_fu_7768_p9(7 downto 0) => tmp_133_fu_7768_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_479\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_767\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_479_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_767_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_479_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_767_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_551\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_551_0\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_551_1\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_567\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_567_0\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_567_1\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_711\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      \tmp_147_reg_10233_reg[3]_i_711_0\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_711_1\ => \trunc_ln50_reg_10238[7]_i_206_n_0\
    );
sparsemux_7_2_8_1_1_U195: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_160\
     port map (
      tmp_134_fu_7787_p9(7 downto 0) => tmp_134_fu_7787_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_479\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_767_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_479_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_767_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_479_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_767_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_551\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_551_0\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_551_1\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_567\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_567_0\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_567_1\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_711\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      \tmp_147_reg_10233_reg[3]_i_711_0\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_711_1\ => \trunc_ln50_reg_10238[7]_i_206_n_0\
    );
sparsemux_7_2_8_1_1_U61: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_161
     port map (
      q2(7 downto 0) => q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_476\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_764\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_476_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_764_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_476_1\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_476_2\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_476_3\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_564\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_564_0\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_564_1\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_724\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_724_0\ => \trunc_ln50_reg_10238[7]_i_206_n_0\,
      \tmp_147_reg_10233_reg[3]_i_724_1\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      tmp_1_fu_4841_p9(7 downto 0) => tmp_1_fu_4841_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U62: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_162
     port map (
      \tmp_147_reg_10233_reg[3]_i_476\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_764_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_476_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_764_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_476_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_764_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_476_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_476_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_476_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_564\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_564_0\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_564_1\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_724\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_724_0\ => \trunc_ln50_reg_10238[7]_i_206_n_0\,
      \tmp_147_reg_10233_reg[3]_i_724_1\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      tmp_2_fu_4860_p9(7 downto 0) => tmp_2_fu_4860_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U63: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_163
     port map (
      \tmp_147_reg_10233_reg[3]_i_477\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_765\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_477_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_765_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_477_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_765_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_477_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_477_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_477_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_565\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_565_0\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_565_1\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_725\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_725_0\ => \trunc_ln50_reg_10238[7]_i_206_n_0\,
      \tmp_147_reg_10233_reg[3]_i_725_1\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      tmp_3_fu_4879_p9(7 downto 0) => tmp_3_fu_4879_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U64: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_164
     port map (
      \tmp_147_reg_10233_reg[3]_i_477\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_765_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_477_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_765_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_477_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_765_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_477_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_477_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_477_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_565\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_565_0\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_565_1\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_725\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_725_0\ => \trunc_ln50_reg_10238[7]_i_206_n_0\,
      \tmp_147_reg_10233_reg[3]_i_725_1\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      tmp_4_fu_4898_p9(7 downto 0) => tmp_4_fu_4898_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U65: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_165
     port map (
      \tmp_147_reg_10233_reg[3]_i_474\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_762\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_474_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_762_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_474_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_762_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_474_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_474_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_474_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_562\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_562_0\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_562_1\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_722\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_722_0\ => \trunc_ln50_reg_10238[7]_i_206_n_0\,
      \tmp_147_reg_10233_reg[3]_i_722_1\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      tmp_5_fu_4917_p9(7 downto 0) => tmp_5_fu_4917_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U66: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_166
     port map (
      \tmp_147_reg_10233_reg[3]_i_474\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_762_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_474_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_762_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_474_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_762_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_474_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_474_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_474_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_562\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_562_0\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_562_1\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_722\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_722_0\ => \trunc_ln50_reg_10238[7]_i_206_n_0\,
      \tmp_147_reg_10233_reg[3]_i_722_1\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      tmp_6_fu_4936_p9(7 downto 0) => tmp_6_fu_4936_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U67: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_167
     port map (
      \tmp_147_reg_10233_reg[3]_i_475\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_763\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_475_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_763_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_475_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_763_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_475_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_475_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_475_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_563\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_563_0\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_563_1\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_723\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_723_0\ => \trunc_ln50_reg_10238[7]_i_206_n_0\,
      \tmp_147_reg_10233_reg[3]_i_723_1\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      tmp_7_fu_4955_p9(7 downto 0) => tmp_7_fu_4955_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U68: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_168
     port map (
      \tmp_147_reg_10233_reg[3]_i_475\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_763_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_475_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_763_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_475_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_763_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_475_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_475_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_475_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_563\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_563_0\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_563_1\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_723\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_723_0\ => \trunc_ln50_reg_10238[7]_i_206_n_0\,
      \tmp_147_reg_10233_reg[3]_i_723_1\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      tmp_8_fu_4974_p9(7 downto 0) => tmp_8_fu_4974_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U69: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_169
     port map (
      \tmp_147_reg_10233_reg[3]_i_472\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_760\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_472_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_760_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_472_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_760_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_472_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_472_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_472_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_560\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_560_0\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_560_1\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_720\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_720_0\ => \trunc_ln50_reg_10238[7]_i_206_n_0\,
      \tmp_147_reg_10233_reg[3]_i_720_1\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      tmp_9_fu_4993_p9(7 downto 0) => tmp_9_fu_4993_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U70: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_170
     port map (
      \tmp_147_reg_10233_reg[3]_i_472\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_760_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_472_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_760_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_472_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_760_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_472_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_472_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_472_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_560\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_560_0\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_560_1\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_720\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_720_0\ => \trunc_ln50_reg_10238[7]_i_206_n_0\,
      \tmp_147_reg_10233_reg[3]_i_720_1\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      tmp_s_fu_5012_p9(7 downto 0) => tmp_s_fu_5012_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U71: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_171
     port map (
      tmp_10_fu_5031_p9(7 downto 0) => tmp_10_fu_5031_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_473\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_761\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_473_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_761_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_473_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_761_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_473_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_473_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_473_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_561\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_561_0\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_561_1\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_721\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_721_0\ => \trunc_ln50_reg_10238[7]_i_206_n_0\,
      \tmp_147_reg_10233_reg[3]_i_721_1\ => \trunc_ln50_reg_10238[7]_i_204_n_0\
    );
sparsemux_7_2_8_1_1_U72: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_172
     port map (
      tmp_11_fu_5050_p9(7 downto 0) => tmp_11_fu_5050_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_473\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_761_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_473_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_761_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_473_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_761_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_473_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_473_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_473_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_561\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_561_0\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_561_1\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_721\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_721_0\ => \trunc_ln50_reg_10238[7]_i_206_n_0\,
      \tmp_147_reg_10233_reg[3]_i_721_1\ => \trunc_ln50_reg_10238[7]_i_204_n_0\
    );
sparsemux_7_2_8_1_1_U73: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_173
     port map (
      tmp_12_fu_5069_p9(7 downto 0) => tmp_12_fu_5069_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_470\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_758\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_470_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_758_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_470_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_758_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_470_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_470_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_470_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_558\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_558_0\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_558_1\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_718\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_718_0\ => \trunc_ln50_reg_10238[7]_i_206_n_0\,
      \tmp_147_reg_10233_reg[3]_i_718_1\ => \trunc_ln50_reg_10238[7]_i_204_n_0\
    );
sparsemux_7_2_8_1_1_U74: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_174
     port map (
      tmp_13_fu_5088_p9(7 downto 0) => tmp_13_fu_5088_p9(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_470\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_758_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_470_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_758_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_470_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_758_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_470_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_470_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_470_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_558\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_558_0\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_558_1\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_718\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_718_0\ => \trunc_ln50_reg_10238[7]_i_206_n_0\,
      \tmp_147_reg_10233_reg[3]_i_718_1\ => \trunc_ln50_reg_10238[7]_i_204_n_0\
    );
sparsemux_7_2_8_1_1_U75: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_175
     port map (
      \tmp_147_reg_10233_reg[3]_i_471\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_759\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_471_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_759_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_471_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_759_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_471_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_471_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_471_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_559\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_559_0\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_559_1\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_719\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_719_0\ => \trunc_ln50_reg_10238[7]_i_206_n_0\,
      \tmp_147_reg_10233_reg[3]_i_719_1\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      tmp_14_fu_5107_p9(7 downto 0) => tmp_14_fu_5107_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U76: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_176
     port map (
      \tmp_147_reg_10233_reg[3]_i_471\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_759_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_471_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_759_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_471_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_759_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_471_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_471_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_471_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      \tmp_147_reg_10233_reg[3]_i_559\ => \tmp_147_reg_10233[3]_i_1379_n_0\,
      \tmp_147_reg_10233_reg[3]_i_559_0\ => \tmp_147_reg_10233[3]_i_1380_n_0\,
      \tmp_147_reg_10233_reg[3]_i_559_1\ => \tmp_147_reg_10233[3]_i_1378_n_0\,
      \tmp_147_reg_10233_reg[3]_i_719\ => \trunc_ln50_reg_10238[7]_i_205_n_0\,
      \tmp_147_reg_10233_reg[3]_i_719_0\ => \trunc_ln50_reg_10238[7]_i_206_n_0\,
      \tmp_147_reg_10233_reg[3]_i_719_1\ => \trunc_ln50_reg_10238[7]_i_204_n_0\,
      tmp_15_fu_5126_p9(7 downto 0) => tmp_15_fu_5126_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U78: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_177
     port map (
      q1(7 downto 0) => q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_186\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_812\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_186_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_812_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_186_1\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_186_2\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_186_3\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_251\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_251_0\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_251_1\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_307\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_307_0\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_307_1\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_444\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_444_0\ => \tmp_147_reg_10233[3]_i_1376_n_0\,
      \tmp_147_reg_10233_reg[3]_i_444_1\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      tmp_17_fu_5220_p9(7 downto 0) => tmp_17_fu_5220_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U79: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_178
     port map (
      \tmp_147_reg_10233_reg[3]_i_186\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_812_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_186_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_812_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_186_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_812_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_186_2\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_186_3\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_186_4\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_251\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_251_0\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_251_1\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_307\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_307_0\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_307_1\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_444\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_444_0\ => \tmp_147_reg_10233[3]_i_1376_n_0\,
      \tmp_147_reg_10233_reg[3]_i_444_1\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      tmp_18_fu_5239_p9(7 downto 0) => tmp_18_fu_5239_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U80: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_179
     port map (
      \tmp_147_reg_10233_reg[3]_i_187\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_813\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_187_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_813_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_187_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_813_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_187_2\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_187_3\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_187_4\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_252\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_252_0\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_252_1\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_308\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_308_0\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_308_1\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_445\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_445_0\ => \tmp_147_reg_10233[3]_i_1376_n_0\,
      \tmp_147_reg_10233_reg[3]_i_445_1\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      tmp_19_fu_5258_p9(7 downto 0) => tmp_19_fu_5258_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U81: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_180
     port map (
      \tmp_147_reg_10233_reg[3]_i_187\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_813_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_187_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_813_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_187_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_813_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_187_2\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_187_3\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_187_4\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_252\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_252_0\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_252_1\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_308\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_308_0\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_308_1\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_445\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_445_0\ => \tmp_147_reg_10233[3]_i_1376_n_0\,
      \tmp_147_reg_10233_reg[3]_i_445_1\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      tmp_20_fu_5277_p9(7 downto 0) => tmp_20_fu_5277_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U82: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_181
     port map (
      \tmp_147_reg_10233_reg[3]_i_184\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_810\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_184_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_810_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_184_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_810_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_184_2\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_184_3\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_184_4\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_249\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_249_0\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_249_1\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_305\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_305_0\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_305_1\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_442\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_442_0\ => \tmp_147_reg_10233[3]_i_1376_n_0\,
      \tmp_147_reg_10233_reg[3]_i_442_1\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      tmp_21_fu_5296_p9(7 downto 0) => tmp_21_fu_5296_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U83: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_182
     port map (
      \tmp_147_reg_10233_reg[3]_i_184\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_810_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_184_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_810_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_184_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_810_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_184_2\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_184_3\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_184_4\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_249\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_249_0\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_249_1\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_305\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_305_0\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_305_1\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_442\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_442_0\ => \tmp_147_reg_10233[3]_i_1376_n_0\,
      \tmp_147_reg_10233_reg[3]_i_442_1\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      tmp_22_fu_5315_p9(7 downto 0) => tmp_22_fu_5315_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U84: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_183
     port map (
      \tmp_147_reg_10233_reg[3]_i_185\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_811\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_185_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_811_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_185_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_811_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_185_2\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_185_3\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_185_4\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_250\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_250_0\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_250_1\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_306\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_306_0\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_306_1\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_443\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_443_0\ => \tmp_147_reg_10233[3]_i_1376_n_0\,
      \tmp_147_reg_10233_reg[3]_i_443_1\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      tmp_23_fu_5334_p9(7 downto 0) => tmp_23_fu_5334_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U85: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_184
     port map (
      \tmp_147_reg_10233_reg[3]_i_185\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_811_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_185_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_811_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_185_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_811_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_185_2\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_185_3\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_185_4\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_250\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_250_0\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_250_1\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_306\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_306_0\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_306_1\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_443\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_443_0\ => \tmp_147_reg_10233[3]_i_1376_n_0\,
      \tmp_147_reg_10233_reg[3]_i_443_1\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      tmp_24_fu_5353_p9(7 downto 0) => tmp_24_fu_5353_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U86: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_185
     port map (
      \tmp_147_reg_10233_reg[3]_i_182\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_808\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_182_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_808_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_182_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_808_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_182_2\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_182_3\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_182_4\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_247\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_247_0\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_247_1\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_303\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_303_0\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_303_1\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_440\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_440_0\ => \tmp_147_reg_10233[3]_i_1376_n_0\,
      \tmp_147_reg_10233_reg[3]_i_440_1\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      tmp_25_fu_5372_p9(7 downto 0) => tmp_25_fu_5372_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U87: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_186
     port map (
      \tmp_147_reg_10233_reg[3]_i_182\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_808_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_182_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_808_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_182_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_808_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_182_2\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_182_3\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_182_4\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_247\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_247_0\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_247_1\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_303\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_303_0\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_303_1\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_440\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_440_0\ => \tmp_147_reg_10233[3]_i_1376_n_0\,
      \tmp_147_reg_10233_reg[3]_i_440_1\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      tmp_26_fu_5391_p9(7 downto 0) => tmp_26_fu_5391_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U88: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_187
     port map (
      \tmp_147_reg_10233_reg[3]_i_183\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_809\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_183_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_809_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_183_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_809_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_183_2\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_183_3\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_183_4\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_248\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_248_0\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_248_1\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_304\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_304_0\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_304_1\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_441\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_441_0\ => \tmp_147_reg_10233[3]_i_1376_n_0\,
      \tmp_147_reg_10233_reg[3]_i_441_1\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      tmp_27_fu_5410_p9(7 downto 0) => tmp_27_fu_5410_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U89: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_188
     port map (
      \tmp_147_reg_10233_reg[3]_i_183\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_809_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_183_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_809_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_183_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_809_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_183_2\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_183_3\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_183_4\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_248\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_248_0\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_248_1\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_304\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_304_0\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_304_1\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_441\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_441_0\ => \tmp_147_reg_10233[3]_i_1376_n_0\,
      \tmp_147_reg_10233_reg[3]_i_441_1\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      tmp_28_fu_5429_p9(7 downto 0) => tmp_28_fu_5429_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U90: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_189
     port map (
      \tmp_147_reg_10233_reg[3]_i_180\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_806\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_180_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_806_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_180_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_806_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_180_2\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_180_3\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_180_4\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_245\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_245_0\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_245_1\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_301\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_301_0\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_301_1\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_438\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_438_0\ => \tmp_147_reg_10233[3]_i_1376_n_0\,
      \tmp_147_reg_10233_reg[3]_i_438_1\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      tmp_29_fu_5448_p9(7 downto 0) => tmp_29_fu_5448_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U91: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_190
     port map (
      \tmp_147_reg_10233_reg[3]_i_180\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_806_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_180_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_806_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_180_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_806_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_180_2\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_180_3\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_180_4\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_245\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_245_0\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_245_1\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_301\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_301_0\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_301_1\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_438\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_438_0\ => \tmp_147_reg_10233[3]_i_1376_n_0\,
      \tmp_147_reg_10233_reg[3]_i_438_1\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      tmp_30_fu_5467_p9(7 downto 0) => tmp_30_fu_5467_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U92: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_191
     port map (
      \tmp_147_reg_10233_reg[3]_i_181\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_807\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_181_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_807_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_181_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_807_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_181_2\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_181_3\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_181_4\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_246\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_246_0\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_246_1\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_302\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_302_0\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_302_1\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_439\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_439_0\ => \tmp_147_reg_10233[3]_i_1376_n_0\,
      \tmp_147_reg_10233_reg[3]_i_439_1\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      tmp_31_fu_5486_p9(7 downto 0) => tmp_31_fu_5486_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U93: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_192
     port map (
      \tmp_147_reg_10233_reg[3]_i_181\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_807_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_181_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_807_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_181_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_807_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_181_2\ => \tmp_147_reg_10233[3]_i_823_n_0\,
      \tmp_147_reg_10233_reg[3]_i_181_3\ => \tmp_147_reg_10233[3]_i_824_n_0\,
      \tmp_147_reg_10233_reg[3]_i_181_4\ => \tmp_147_reg_10233[3]_i_822_n_0\,
      \tmp_147_reg_10233_reg[3]_i_246\ => \tmp_147_reg_10233[3]_i_1018_n_0\,
      \tmp_147_reg_10233_reg[3]_i_246_0\ => \tmp_147_reg_10233[3]_i_1019_n_0\,
      \tmp_147_reg_10233_reg[3]_i_246_1\ => \tmp_147_reg_10233[3]_i_1017_n_0\,
      \tmp_147_reg_10233_reg[3]_i_302\ => \tmp_147_reg_10233[3]_i_1117_n_0\,
      \tmp_147_reg_10233_reg[3]_i_302_0\ => \tmp_147_reg_10233[3]_i_1118_n_0\,
      \tmp_147_reg_10233_reg[3]_i_302_1\ => \tmp_147_reg_10233[3]_i_1116_n_0\,
      \tmp_147_reg_10233_reg[3]_i_439\ => \tmp_147_reg_10233[3]_i_1375_n_0\,
      \tmp_147_reg_10233_reg[3]_i_439_0\ => \tmp_147_reg_10233[3]_i_1376_n_0\,
      \tmp_147_reg_10233_reg[3]_i_439_1\ => \tmp_147_reg_10233[3]_i_1377_n_0\,
      tmp_32_fu_5505_p9(7 downto 0) => tmp_32_fu_5505_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U95: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_193
     port map (
      q0(7 downto 0) => q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_516\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \tmp_147_reg_10233_reg[3]_i_516_0\ => \tmp_147_reg_10233[3]_i_1385_n_0\,
      \tmp_147_reg_10233_reg[3]_i_516_1\ => \tmp_147_reg_10233[3]_i_1386_n_0\,
      \tmp_147_reg_10233_reg[3]_i_676\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_676_0\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_676_1\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_772\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_820\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_772_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_820_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_772_1\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_772_2\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_772_3\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      tmp_34_fu_5599_p9(7 downto 0) => tmp_34_fu_5599_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U96: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_194
     port map (
      \tmp_147_reg_10233_reg[3]_i_516\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \tmp_147_reg_10233_reg[3]_i_516_0\ => \tmp_147_reg_10233[3]_i_1385_n_0\,
      \tmp_147_reg_10233_reg[3]_i_516_1\ => \tmp_147_reg_10233[3]_i_1386_n_0\,
      \tmp_147_reg_10233_reg[3]_i_676\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_676_0\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_676_1\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_772\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_820_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_772_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_820_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_772_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_820_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_772_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_772_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_772_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      tmp_35_fu_5618_p9(7 downto 0) => tmp_35_fu_5618_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U97: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_195
     port map (
      \tmp_147_reg_10233_reg[3]_i_517\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \tmp_147_reg_10233_reg[3]_i_517_0\ => \tmp_147_reg_10233[3]_i_1385_n_0\,
      \tmp_147_reg_10233_reg[3]_i_517_1\ => \tmp_147_reg_10233[3]_i_1386_n_0\,
      \tmp_147_reg_10233_reg[3]_i_677\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_677_0\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_677_1\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_773\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_821\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_773_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_821_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_773_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_821_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_773_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_773_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_773_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      tmp_36_fu_5637_p9(7 downto 0) => tmp_36_fu_5637_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U98: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_196
     port map (
      \tmp_147_reg_10233_reg[3]_i_517\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \tmp_147_reg_10233_reg[3]_i_517_0\ => \tmp_147_reg_10233[3]_i_1385_n_0\,
      \tmp_147_reg_10233_reg[3]_i_517_1\ => \tmp_147_reg_10233[3]_i_1386_n_0\,
      \tmp_147_reg_10233_reg[3]_i_677\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_677_0\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_677_1\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_773\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_821_2\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_773_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_821_3\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_773_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_821_4\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_773_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_773_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_773_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      tmp_37_fu_5656_p9(7 downto 0) => tmp_37_fu_5656_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U99: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_197
     port map (
      \tmp_147_reg_10233_reg[3]_i_514\ => \tmp_147_reg_10233[3]_i_1384_n_0\,
      \tmp_147_reg_10233_reg[3]_i_514_0\ => \tmp_147_reg_10233[3]_i_1385_n_0\,
      \tmp_147_reg_10233_reg[3]_i_514_1\ => \tmp_147_reg_10233[3]_i_1386_n_0\,
      \tmp_147_reg_10233_reg[3]_i_674\ => \trunc_ln50_reg_10238[7]_i_271_n_0\,
      \tmp_147_reg_10233_reg[3]_i_674_0\ => \trunc_ln50_reg_10238[7]_i_272_n_0\,
      \tmp_147_reg_10233_reg[3]_i_674_1\ => \trunc_ln50_reg_10238[7]_i_273_n_0\,
      \tmp_147_reg_10233_reg[3]_i_770\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_818\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_770_0\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_818_0\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_770_1\(7 downto 0) => \tmp_147_reg_10233_reg[3]_i_818_1\(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_770_2\ => \tmp_147_reg_10233[3]_i_1381_n_0\,
      \tmp_147_reg_10233_reg[3]_i_770_3\ => \tmp_147_reg_10233[3]_i_1382_n_0\,
      \tmp_147_reg_10233_reg[3]_i_770_4\ => \tmp_147_reg_10233[3]_i_1383_n_0\,
      tmp_38_fu_5675_p9(7 downto 0) => tmp_38_fu_5675_p9(7 downto 0)
    );
\tmp_146_cast_reg_8160_pp0_iter10_reg_reg[0]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => tmp_146_cast_reg_8160_pp0_iter1_reg(0),
      Q => \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[0]_srl9_n_0\
    );
\tmp_146_cast_reg_8160_pp0_iter10_reg_reg[1]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => tmp_146_cast_reg_8160_pp0_iter1_reg(1),
      Q => \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[1]_srl9_n_0\
    );
\tmp_146_cast_reg_8160_pp0_iter10_reg_reg[2]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => tmp_146_cast_reg_8160_pp0_iter1_reg(2),
      Q => \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[2]_srl9_n_0\
    );
\tmp_146_cast_reg_8160_pp0_iter10_reg_reg[3]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => tmp_146_cast_reg_8160_pp0_iter1_reg(3),
      Q => \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[3]_srl9_n_0\
    );
\tmp_146_cast_reg_8160_pp0_iter10_reg_reg[4]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => tmp_146_cast_reg_8160_pp0_iter1_reg(4),
      Q => \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[4]_srl9_n_0\
    );
\tmp_146_cast_reg_8160_pp0_iter10_reg_reg[5]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => tmp_146_cast_reg_8160_pp0_iter1_reg(5),
      Q => \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[5]_srl9_n_0\
    );
\tmp_146_cast_reg_8160_pp0_iter10_reg_reg[6]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => tmp_146_cast_reg_8160_pp0_iter1_reg(6),
      Q => \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[6]_srl9_n_0\
    );
\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[0]_srl9_n_0\,
      Q => tmp_143_fu_4725_p3(4),
      R => '0'
    );
\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[1]_srl9_n_0\,
      Q => tmp_143_fu_4725_p3(5),
      R => '0'
    );
\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[2]_srl9_n_0\,
      Q => tmp_143_fu_4725_p3(6),
      R => '0'
    );
\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[3]_srl9_n_0\,
      Q => tmp_143_fu_4725_p3(7),
      R => '0'
    );
\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[4]_srl9_n_0\,
      Q => tmp_143_fu_4725_p3(8),
      R => '0'
    );
\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[5]_srl9_n_0\,
      Q => tmp_143_fu_4725_p3(9),
      R => '0'
    );
\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[6]_srl9_n_0\,
      Q => tmp_143_fu_4725_p3(10),
      R => '0'
    );
tmp_146_cast_reg_8160_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => mul_ln42_fu_4274_p0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_146_cast_reg_8160_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000101010110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_146_cast_reg_8160_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_146_cast_reg_8160_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_146_cast_reg_8160_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_146_cast_reg_8160_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_146_cast_reg_8160_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_tmp_146_cast_reg_8160_reg_P_UNCONNECTED(47 downto 17),
      P(16 downto 10) => tmp_146_cast_reg_8160_pp0_iter1_reg(6 downto 0),
      P(9) => tmp_146_cast_reg_8160_reg_n_96,
      P(8) => tmp_146_cast_reg_8160_reg_n_97,
      P(7) => tmp_146_cast_reg_8160_reg_n_98,
      P(6) => tmp_146_cast_reg_8160_reg_n_99,
      P(5) => tmp_146_cast_reg_8160_reg_n_100,
      P(4) => tmp_146_cast_reg_8160_reg_n_101,
      P(3) => tmp_146_cast_reg_8160_reg_n_102,
      P(2) => tmp_146_cast_reg_8160_reg_n_103,
      P(1) => tmp_146_cast_reg_8160_reg_n_104,
      P(0) => tmp_146_cast_reg_8160_reg_n_105,
      PATTERNBDETECT => NLW_tmp_146_cast_reg_8160_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_146_cast_reg_8160_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_146_cast_reg_8160_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_146_cast_reg_8160_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_146_cast_reg_8160_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
tmp_146_cast_reg_8160_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \y_fu_240_reg_n_0_[5]\,
      I1 => \y_fu_240_reg_n_0_[6]\,
      I2 => \y_fu_240_reg_n_0_[7]\,
      I3 => \y_fu_240_reg_n_0_[4]\,
      I4 => \y_fu_240_reg_n_0_[2]\,
      I5 => \y_fu_240_reg_n_0_[3]\,
      O => tmp_146_cast_reg_8160_reg_i_11_n_0
    );
tmp_146_cast_reg_8160_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => \y_fu_240_reg_n_0_[0]\,
      I1 => x_fu_236(6),
      I2 => x_fu_236(7),
      I3 => \x_fu_236[7]_i_2_n_0\,
      O => tmp_146_cast_reg_8160_reg_i_12_n_0
    );
tmp_146_cast_reg_8160_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \y_fu_240_reg_n_0_[3]\,
      I1 => \y_fu_240_reg_n_0_[2]\,
      I2 => \y_fu_240_reg_n_0_[4]\,
      O => tmp_146_cast_reg_8160_reg_i_13_n_0
    );
tmp_146_cast_reg_8160_reg_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BFFFFF"
    )
        port map (
      I0 => \x_fu_236[7]_i_2_n_0\,
      I1 => x_fu_236(7),
      I2 => x_fu_236(6),
      I3 => \y_fu_240_reg_n_0_[0]\,
      I4 => \y_fu_240_reg_n_0_[1]\,
      O => tmp_146_cast_reg_8160_reg_i_14_n_0
    );
tmp_146_cast_reg_8160_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => tmp_146_cast_reg_8160_reg_i_14_n_0,
      I1 => \y_fu_240_reg_n_0_[3]\,
      I2 => \y_fu_240_reg_n_0_[2]\,
      I3 => \y_fu_240_reg_n_0_[4]\,
      I4 => \y_fu_240_reg_n_0_[5]\,
      O => tmp_146_cast_reg_8160_reg_i_9_n_0
    );
\tmp_147_reg_10233[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => py_fu_7961_p2(5),
      I1 => py_fu_7961_p2(3),
      I2 => py_fu_7961_p2(1),
      I3 => \trunc_ln50_reg_10238[7]_i_19_n_0\,
      I4 => py_fu_7961_p2(2),
      I5 => py_fu_7961_p2(4),
      O => \tmp_147_reg_10233[3]_i_10_n_0\
    );
\tmp_147_reg_10233[3]_i_1017\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      O => \tmp_147_reg_10233[3]_i_1017_n_0\
    );
\tmp_147_reg_10233[3]_i_1018\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      O => \tmp_147_reg_10233[3]_i_1018_n_0\
    );
\tmp_147_reg_10233[3]_i_1019\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      O => \tmp_147_reg_10233[3]_i_1019_n_0\
    );
\tmp_147_reg_10233[3]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00808888AAAAAAAA"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_90_n_0\,
      I1 => \trunc_ln50_reg_10238[7]_i_94_n_0\,
      I2 => \trunc_ln50_reg_10238[7]_i_98_n_0\,
      I3 => \tmp_147_reg_10233[3]_i_135_n_0\,
      I4 => \trunc_ln50_reg_10238[7]_i_97_n_0\,
      I5 => \trunc_ln50_reg_10238[7]_i_93_n_0\,
      O => \tmp_147_reg_10233[3]_i_102_n_0\
    );
\tmp_147_reg_10233[3]_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_135_fu_7806_p35(7),
      I1 => tmp_16_fu_5145_p35(7),
      O => \tmp_147_reg_10233[3]_i_103_n_0\
    );
\tmp_147_reg_10233[3]_i_104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_122_n_0\,
      I1 => tmp_16_fu_5145_p35(3),
      I2 => tmp_135_fu_7806_p35(3),
      I3 => tmp_16_fu_5145_p35(4),
      I4 => tmp_135_fu_7806_p35(4),
      O => \tmp_147_reg_10233[3]_i_104_n_0\
    );
\tmp_147_reg_10233[3]_i_107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088AAAA"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_93_n_0\,
      I1 => \trunc_ln50_reg_10238[7]_i_97_n_0\,
      I2 => \tmp_147_reg_10233[3]_i_135_n_0\,
      I3 => \trunc_ln50_reg_10238[7]_i_98_n_0\,
      I4 => \trunc_ln50_reg_10238[7]_i_94_n_0\,
      O => \tmp_147_reg_10233[3]_i_107_n_0\
    );
\tmp_147_reg_10233[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => py_fu_7961_p2(6),
      I1 => py_fu_7961_p2(4),
      I2 => \trunc_ln50_reg_10238[7]_i_17_n_0\,
      I3 => py_fu_7961_p2(5),
      I4 => py_fu_7961_p2(7),
      I5 => py_fu_7961_p2(8),
      O => \tmp_147_reg_10233[3]_i_11_n_0\
    );
\tmp_147_reg_10233[3]_i_1116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      O => \tmp_147_reg_10233[3]_i_1116_n_0\
    );
\tmp_147_reg_10233[3]_i_1117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      O => \tmp_147_reg_10233[3]_i_1117_n_0\
    );
\tmp_147_reg_10233[3]_i_1118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      O => \tmp_147_reg_10233[3]_i_1118_n_0\
    );
\tmp_147_reg_10233[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => px_fu_7921_p2(8),
      I1 => px_fu_7921_p2(7),
      I2 => \tmp_147_reg_10233[3]_i_36_n_0\,
      I3 => px_fu_7921_p2(6),
      I4 => px_fu_7921_p2(9),
      O => \tmp_147_reg_10233[3]_i_12_n_0\
    );
\tmp_147_reg_10233[3]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB2BFFFF0000BB2B"
    )
        port map (
      I0 => tmp_135_fu_7806_p35(1),
      I1 => tmp_16_fu_5145_p35(1),
      I2 => tmp_16_fu_5145_p35(0),
      I3 => tmp_135_fu_7806_p35(0),
      I4 => tmp_16_fu_5145_p35(2),
      I5 => tmp_135_fu_7806_p35(2),
      O => \tmp_147_reg_10233[3]_i_122_n_0\
    );
\tmp_147_reg_10233[3]_i_123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_16_fu_5145_p35(5),
      I1 => tmp_135_fu_7806_p35(5),
      O => \tmp_147_reg_10233[3]_i_123_n_0\
    );
\tmp_147_reg_10233[3]_i_134\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_122_n_0\,
      I1 => tmp_16_fu_5145_p35(3),
      I2 => tmp_135_fu_7806_p35(3),
      O => \tmp_147_reg_10233[3]_i_134_n_0\
    );
\tmp_147_reg_10233[3]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB2BFFFF0000BB2B"
    )
        port map (
      I0 => tmp_101_fu_7044_p35(1),
      I1 => tmp_50_fu_5903_p35(1),
      I2 => tmp_50_fu_5903_p35(0),
      I3 => tmp_101_fu_7044_p35(0),
      I4 => tmp_50_fu_5903_p35(2),
      I5 => tmp_101_fu_7044_p35(2),
      O => \tmp_147_reg_10233[3]_i_135_n_0\
    );
\tmp_147_reg_10233[3]_i_1375\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      O => \tmp_147_reg_10233[3]_i_1375_n_0\
    );
\tmp_147_reg_10233[3]_i_1376\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      O => \tmp_147_reg_10233[3]_i_1376_n_0\
    );
\tmp_147_reg_10233[3]_i_1377\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      O => \tmp_147_reg_10233[3]_i_1377_n_0\
    );
\tmp_147_reg_10233[3]_i_1378\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      O => \tmp_147_reg_10233[3]_i_1378_n_0\
    );
\tmp_147_reg_10233[3]_i_1379\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      O => \tmp_147_reg_10233[3]_i_1379_n_0\
    );
\tmp_147_reg_10233[3]_i_1380\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      O => \tmp_147_reg_10233[3]_i_1380_n_0\
    );
\tmp_147_reg_10233[3]_i_1381\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      O => \tmp_147_reg_10233[3]_i_1381_n_0\
    );
\tmp_147_reg_10233[3]_i_1382\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      O => \tmp_147_reg_10233[3]_i_1382_n_0\
    );
\tmp_147_reg_10233[3]_i_1383\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      O => \tmp_147_reg_10233[3]_i_1383_n_0\
    );
\tmp_147_reg_10233[3]_i_1384\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      O => \tmp_147_reg_10233[3]_i_1384_n_0\
    );
\tmp_147_reg_10233[3]_i_1385\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      O => \tmp_147_reg_10233[3]_i_1385_n_0\
    );
\tmp_147_reg_10233[3]_i_1386\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      O => \tmp_147_reg_10233[3]_i_1386_n_0\
    );
\tmp_147_reg_10233[3]_i_1387\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      O => \tmp_147_reg_10233[3]_i_1387_n_0\
    );
\tmp_147_reg_10233[3]_i_1388\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      O => \tmp_147_reg_10233[3]_i_1388_n_0\
    );
\tmp_147_reg_10233[3]_i_1389\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      O => \tmp_147_reg_10233[3]_i_1389_n_0\
    );
\tmp_147_reg_10233[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => px_fu_7921_p2(6),
      I1 => \tmp_147_reg_10233[3]_i_36_n_0\,
      I2 => px_fu_7921_p2(7),
      I3 => px_fu_7921_p2(8),
      O => \tmp_147_reg_10233[3]_i_14_n_0\
    );
\tmp_147_reg_10233[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA5556"
    )
        port map (
      I0 => px_fu_7921_p2(8),
      I1 => px_fu_7921_p2(7),
      I2 => \tmp_147_reg_10233[3]_i_36_n_0\,
      I3 => px_fu_7921_p2(6),
      I4 => \tmp_147_reg_10233_reg[3]_i_13_n_5\,
      O => \tmp_147_reg_10233[3]_i_15_n_0\
    );
\tmp_147_reg_10233[3]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF0069"
    )
        port map (
      I0 => tmp_118_fu_7427_p35(7),
      I1 => tmp_33_fu_5524_p35(7),
      I2 => \tmp_147_reg_10233[3]_i_43_n_0\,
      I3 => \tmp_147_reg_10233[3]_i_44_n_0\,
      I4 => \tmp_147_reg_10233[3]_i_45_n_0\,
      O => \tmp_147_reg_10233[3]_i_16_n_0\
    );
\tmp_147_reg_10233[3]_i_162\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_67_fu_6286_p35(7),
      I1 => tmp_84_fu_6665_p35(7),
      O => \tmp_147_reg_10233[3]_i_162_n_0\
    );
\tmp_147_reg_10233[3]_i_167\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_156_n_0\,
      I1 => tmp_67_fu_6286_p35(3),
      I2 => tmp_84_fu_6665_p35(3),
      I3 => tmp_67_fu_6286_p35(4),
      I4 => tmp_84_fu_6665_p35(4),
      O => \tmp_147_reg_10233[3]_i_167_n_0\
    );
\tmp_147_reg_10233[3]_i_168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp_84_fu_6665_p35(5),
      I1 => tmp_67_fu_6286_p35(5),
      O => \tmp_147_reg_10233[3]_i_168_n_0\
    );
\tmp_147_reg_10233[3]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20A22020A2A220A2"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_381_n_0\,
      I1 => tmp_84_fu_6665_p35(4),
      I2 => tmp_67_fu_6286_p35(4),
      I3 => tmp_84_fu_6665_p35(3),
      I4 => tmp_67_fu_6286_p35(3),
      I5 => \trunc_ln50_reg_10238[7]_i_156_n_0\,
      O => \tmp_147_reg_10233[3]_i_169_n_0\
    );
\tmp_147_reg_10233[3]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_46_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_47_n_0\,
      I2 => \tmp_147_reg_10233[3]_i_48_n_0\,
      O => \tmp_147_reg_10233[3]_i_17_n_0\
    );
\tmp_147_reg_10233[3]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DB4DB2DB"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_45_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_44_n_0\,
      I2 => tmp_118_fu_7427_p35(7),
      I3 => tmp_33_fu_5524_p35(7),
      I4 => \tmp_147_reg_10233[3]_i_43_n_0\,
      O => \tmp_147_reg_10233[3]_i_18_n_0\
    );
\tmp_147_reg_10233[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_17_n_0\,
      I1 => tmp_118_fu_7427_p35(7),
      I2 => tmp_33_fu_5524_p35(7),
      I3 => \tmp_147_reg_10233[3]_i_43_n_0\,
      I4 => \tmp_147_reg_10233[3]_i_44_n_0\,
      I5 => \tmp_147_reg_10233[3]_i_45_n_0\,
      O => \tmp_147_reg_10233[3]_i_19_n_0\
    );
\tmp_147_reg_10233[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      I1 => py_fu_7961_p2(9),
      I2 => py_fu_7961_p2(6),
      I3 => \tmp_147_reg_10233[3]_i_10_n_0\,
      I4 => py_fu_7961_p2(7),
      I5 => py_fu_7961_p2(8),
      O => \tmp_147_reg_10233[3]_i_2_n_0\
    );
\tmp_147_reg_10233[3]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F770F880"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_49_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_50_n_0\,
      I2 => \tmp_147_reg_10233[3]_i_51_n_0\,
      I3 => \tmp_147_reg_10233[3]_i_52_n_0\,
      I4 => \tmp_147_reg_10233[3]_i_53_n_0\,
      O => \tmp_147_reg_10233[3]_i_20_n_0\
    );
\tmp_147_reg_10233[3]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF696900"
    )
        port map (
      I0 => tmp_118_fu_7427_p35(4),
      I1 => tmp_33_fu_5524_p35(4),
      I2 => \tmp_147_reg_10233[3]_i_56_n_0\,
      I3 => \tmp_147_reg_10233[3]_i_57_n_0\,
      I4 => \tmp_147_reg_10233[3]_i_58_n_0\,
      O => \tmp_147_reg_10233[3]_i_21_n_0\
    );
\tmp_147_reg_10233[3]_i_212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_135_fu_7806_p35(5),
      I1 => tmp_16_fu_5145_p35(5),
      O => \tmp_147_reg_10233[3]_i_212_n_0\
    );
\tmp_147_reg_10233[3]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF696900"
    )
        port map (
      I0 => tmp_118_fu_7427_p35(3),
      I1 => tmp_33_fu_5524_p35(3),
      I2 => \tmp_147_reg_10233[3]_i_61_n_0\,
      I3 => \tmp_147_reg_10233[3]_i_62_n_0\,
      I4 => \tmp_147_reg_10233[3]_i_63_n_0\,
      O => \tmp_147_reg_10233[3]_i_22_n_0\
    );
\tmp_147_reg_10233[3]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF696900"
    )
        port map (
      I0 => tmp_118_fu_7427_p35(2),
      I1 => tmp_33_fu_5524_p35(2),
      I2 => \tmp_147_reg_10233[3]_i_66_n_0\,
      I3 => \tmp_147_reg_10233[3]_i_67_n_0\,
      I4 => \tmp_147_reg_10233[3]_i_68_n_0\,
      O => \tmp_147_reg_10233[3]_i_23_n_0\
    );
\tmp_147_reg_10233[3]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F660"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_69_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_70_n_0\,
      I2 => tmp6_fu_7927_p2(1),
      I3 => \tmp_147_reg_10233[3]_i_72_n_0\,
      O => \tmp_147_reg_10233[3]_i_24_n_0\
    );
\tmp_147_reg_10233[3]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_69_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_70_n_0\,
      I2 => tmp6_fu_7927_p2(1),
      I3 => \tmp_147_reg_10233[3]_i_72_n_0\,
      O => \tmp_147_reg_10233[3]_i_25_n_0\
    );
\tmp_147_reg_10233[3]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_73_n_0\,
      I1 => sub_ln45_cast1_fu_7887_p1(1),
      O => \tmp_147_reg_10233[3]_i_26_n_0\
    );
\tmp_147_reg_10233[3]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_50_fu_5903_p35(0),
      I1 => tmp_101_fu_7044_p35(0),
      O => \tmp_147_reg_10233[3]_i_27_n_0\
    );
\tmp_147_reg_10233[3]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_46_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_47_n_0\,
      I2 => \tmp_147_reg_10233[3]_i_48_n_0\,
      I3 => \tmp_147_reg_10233[3]_i_20_n_0\,
      O => \tmp_147_reg_10233[3]_i_28_n_0\
    );
\tmp_147_reg_10233[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_49_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_50_n_0\,
      I2 => \tmp_147_reg_10233[3]_i_21_n_0\,
      I3 => \tmp_147_reg_10233[3]_i_51_n_0\,
      I4 => \tmp_147_reg_10233[3]_i_52_n_0\,
      I5 => \tmp_147_reg_10233[3]_i_53_n_0\,
      O => \tmp_147_reg_10233[3]_i_29_n_0\
    );
\tmp_147_reg_10233[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA55555556"
    )
        port map (
      I0 => py_fu_7961_p2(9),
      I1 => py_fu_7961_p2(6),
      I2 => \tmp_147_reg_10233[3]_i_10_n_0\,
      I3 => py_fu_7961_p2(7),
      I4 => py_fu_7961_p2(8),
      I5 => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      O => \tmp_147_reg_10233[3]_i_3_n_0\
    );
\tmp_147_reg_10233[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => tmp_118_fu_7427_p35(4),
      I1 => tmp_33_fu_5524_p35(4),
      I2 => \tmp_147_reg_10233[3]_i_56_n_0\,
      I3 => \tmp_147_reg_10233[3]_i_22_n_0\,
      I4 => \tmp_147_reg_10233[3]_i_57_n_0\,
      I5 => \tmp_147_reg_10233[3]_i_58_n_0\,
      O => \tmp_147_reg_10233[3]_i_30_n_0\
    );
\tmp_147_reg_10233[3]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => tmp_118_fu_7427_p35(3),
      I1 => tmp_33_fu_5524_p35(3),
      I2 => \tmp_147_reg_10233[3]_i_61_n_0\,
      I3 => \tmp_147_reg_10233[3]_i_23_n_0\,
      I4 => \tmp_147_reg_10233[3]_i_62_n_0\,
      I5 => \tmp_147_reg_10233[3]_i_63_n_0\,
      O => \tmp_147_reg_10233[3]_i_31_n_0\
    );
\tmp_147_reg_10233[3]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => tmp_118_fu_7427_p35(2),
      I1 => tmp_33_fu_5524_p35(2),
      I2 => \tmp_147_reg_10233[3]_i_66_n_0\,
      I3 => \tmp_147_reg_10233[3]_i_24_n_0\,
      I4 => \tmp_147_reg_10233[3]_i_67_n_0\,
      I5 => \tmp_147_reg_10233[3]_i_68_n_0\,
      O => \tmp_147_reg_10233[3]_i_32_n_0\
    );
\tmp_147_reg_10233[3]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966969966996"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_69_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_70_n_0\,
      I2 => \tmp_147_reg_10233[3]_i_72_n_0\,
      I3 => tmp6_fu_7927_p2(1),
      I4 => \tmp_147_reg_10233[3]_i_73_n_0\,
      I5 => sub_ln45_cast1_fu_7887_p1(1),
      O => \tmp_147_reg_10233[3]_i_33_n_0\
    );
\tmp_147_reg_10233[3]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => sub_ln45_cast1_fu_7887_p1(1),
      I1 => \tmp_147_reg_10233[3]_i_73_n_0\,
      I2 => tmp_118_fu_7427_p35(0),
      I3 => tmp_33_fu_5524_p35(0),
      O => \tmp_147_reg_10233[3]_i_34_n_0\
    );
\tmp_147_reg_10233[3]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_20_n_0\,
      I1 => tmp_135_fu_7806_p35(0),
      I2 => tmp_16_fu_5145_p35(0),
      O => \tmp_147_reg_10233[3]_i_35_n_0\
    );
\tmp_147_reg_10233[3]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => px_fu_7921_p2(5),
      I1 => px_fu_7921_p2(3),
      I2 => px_fu_7921_p2(1),
      I3 => px_fu_7921_p2(0),
      I4 => px_fu_7921_p2(2),
      I5 => px_fu_7921_p2(4),
      O => \tmp_147_reg_10233[3]_i_36_n_0\
    );
\tmp_147_reg_10233[3]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7000FF70"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_47_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_77_n_0\,
      I2 => \tmp_147_reg_10233[3]_i_78_n_0\,
      I3 => \tmp_147_reg_10233[3]_i_79_n_0\,
      I4 => \tmp_147_reg_10233[3]_i_44_n_0\,
      O => \tmp_147_reg_10233[3]_i_37_n_0\
    );
\tmp_147_reg_10233[3]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA2A200A200FFA2"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_50_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_49_n_0\,
      I2 => \tmp_147_reg_10233[3]_i_52_n_0\,
      I3 => \tmp_147_reg_10233[3]_i_80_n_0\,
      I4 => \tmp_147_reg_10233[3]_i_81_n_0\,
      I5 => \tmp_147_reg_10233[3]_i_47_n_0\,
      O => \tmp_147_reg_10233[3]_i_38_n_0\
    );
\tmp_147_reg_10233[3]_i_381\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp_67_fu_6286_p35(5),
      I1 => tmp_84_fu_6665_p35(5),
      O => \tmp_147_reg_10233[3]_i_381_n_0\
    );
\tmp_147_reg_10233[3]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB2B2B2B44D4D4D4"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_44_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_79_n_0\,
      I2 => \tmp_147_reg_10233[3]_i_78_n_0\,
      I3 => \tmp_147_reg_10233[3]_i_77_n_0\,
      I4 => \tmp_147_reg_10233[3]_i_47_n_0\,
      I5 => \tmp_147_reg_10233[3]_i_82_n_0\,
      O => \tmp_147_reg_10233[3]_i_39_n_0\
    );
\tmp_147_reg_10233[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA5556"
    )
        port map (
      I0 => py_fu_7961_p2(8),
      I1 => py_fu_7961_p2(7),
      I2 => \tmp_147_reg_10233[3]_i_10_n_0\,
      I3 => py_fu_7961_p2(6),
      I4 => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      O => \tmp_147_reg_10233[3]_i_4_n_0\
    );
\tmp_147_reg_10233[3]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A5595AA95AA6A55"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_38_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_47_n_0\,
      I2 => \tmp_147_reg_10233[3]_i_77_n_0\,
      I3 => \tmp_147_reg_10233[3]_i_78_n_0\,
      I4 => \tmp_147_reg_10233[3]_i_44_n_0\,
      I5 => \tmp_147_reg_10233[3]_i_79_n_0\,
      O => \tmp_147_reg_10233[3]_i_40_n_0\
    );
\tmp_147_reg_10233[3]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_91_n_0\,
      I1 => tmp_33_fu_5524_p35(5),
      I2 => tmp_118_fu_7427_p35(5),
      I3 => tmp_33_fu_5524_p35(6),
      I4 => tmp_118_fu_7427_p35(6),
      O => \tmp_147_reg_10233[3]_i_43_n_0\
    );
\tmp_147_reg_10233[3]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD40000FFFFDDD4"
    )
        port map (
      I0 => tmp_135_fu_7806_p35(6),
      I1 => tmp_16_fu_5145_p35(6),
      I2 => \tmp_147_reg_10233[3]_i_98_n_0\,
      I3 => \tmp_147_reg_10233[3]_i_99_n_0\,
      I4 => tmp_16_fu_5145_p35(7),
      I5 => tmp_135_fu_7806_p35(7),
      O => \tmp_147_reg_10233[3]_i_44_n_0\
    );
\tmp_147_reg_10233[3]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA0000AAAAAAAA"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_77_n_0\,
      I1 => \trunc_ln50_reg_10238[7]_i_89_n_0\,
      I2 => \tmp_147_reg_10233[3]_i_102_n_0\,
      I3 => \tmp_147_reg_10233[3]_i_50_n_0\,
      I4 => \tmp_147_reg_10233[3]_i_49_n_0\,
      I5 => \tmp_147_reg_10233[3]_i_78_n_0\,
      O => \tmp_147_reg_10233[3]_i_45_n_0\
    );
\tmp_147_reg_10233[3]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => tmp_118_fu_7427_p35(6),
      I1 => tmp_33_fu_5524_p35(6),
      I2 => tmp_118_fu_7427_p35(5),
      I3 => tmp_33_fu_5524_p35(5),
      I4 => \tmp_147_reg_10233[3]_i_91_n_0\,
      O => \tmp_147_reg_10233[3]_i_46_n_0\
    );
\tmp_147_reg_10233[3]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A59AAAA55559A59"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_103_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_104_n_0\,
      I2 => tmp_16_fu_5145_p35(5),
      I3 => tmp_135_fu_7806_p35(5),
      I4 => tmp_16_fu_5145_p35(6),
      I5 => tmp_135_fu_7806_p35(6),
      O => \tmp_147_reg_10233[3]_i_47_n_0\
    );
\tmp_147_reg_10233[3]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999599959595959"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_81_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_49_n_0\,
      I2 => \tmp_147_reg_10233[3]_i_50_n_0\,
      I3 => \trunc_ln50_reg_10238[7]_i_90_n_0\,
      I4 => \tmp_147_reg_10233[3]_i_107_n_0\,
      I5 => \trunc_ln50_reg_10238[7]_i_89_n_0\,
      O => \tmp_147_reg_10233[3]_i_48_n_0\
    );
\tmp_147_reg_10233[3]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp_101_fu_7044_p35(6),
      I1 => tmp_50_fu_5903_p35(6),
      O => \tmp_147_reg_10233[3]_i_49_n_0\
    );
\tmp_147_reg_10233[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202FD02"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_11_n_0\,
      I1 => py_fu_7961_p2(9),
      I2 => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      I3 => \tmp_147_reg_10233[3]_i_12_n_0\,
      I4 => \tmp_147_reg_10233_reg[3]_i_13_n_5\,
      O => \tmp_147_reg_10233[3]_i_5_n_0\
    );
\tmp_147_reg_10233[3]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp_50_fu_5903_p35(6),
      I1 => tmp_101_fu_7044_p35(6),
      O => \tmp_147_reg_10233[3]_i_50_n_0\
    );
\tmp_147_reg_10233[3]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_118_fu_7427_p35(5),
      I1 => tmp_33_fu_5524_p35(5),
      I2 => \tmp_147_reg_10233[3]_i_91_n_0\,
      O => \tmp_147_reg_10233[3]_i_51_n_0\
    );
\tmp_147_reg_10233[3]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_104_n_0\,
      I1 => tmp_16_fu_5145_p35(5),
      I2 => tmp_135_fu_7806_p35(5),
      I3 => tmp_135_fu_7806_p35(6),
      I4 => tmp_16_fu_5145_p35(6),
      O => \tmp_147_reg_10233[3]_i_52_n_0\
    );
\tmp_147_reg_10233[3]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_89_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_107_n_0\,
      I2 => \trunc_ln50_reg_10238[7]_i_90_n_0\,
      O => \tmp_147_reg_10233[3]_i_53_n_0\
    );
\tmp_147_reg_10233[3]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_61_n_0\,
      I1 => tmp_33_fu_5524_p35(3),
      I2 => tmp_118_fu_7427_p35(3),
      O => \tmp_147_reg_10233[3]_i_56_n_0\
    );
\tmp_147_reg_10233[3]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D44DD4DB2BB22B2"
    )
        port map (
      I0 => tmp_135_fu_7806_p35(4),
      I1 => tmp_16_fu_5145_p35(4),
      I2 => tmp_135_fu_7806_p35(3),
      I3 => tmp_16_fu_5145_p35(3),
      I4 => \tmp_147_reg_10233[3]_i_122_n_0\,
      I5 => \tmp_147_reg_10233[3]_i_123_n_0\,
      O => \tmp_147_reg_10233[3]_i_57_n_0\
    );
\tmp_147_reg_10233[3]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_89_n_0\,
      I1 => \trunc_ln50_reg_10238[7]_i_90_n_0\,
      I2 => \tmp_147_reg_10233[3]_i_107_n_0\,
      O => \tmp_147_reg_10233[3]_i_58_n_0\
    );
\tmp_147_reg_10233[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E1E1EE1E1E1E11E"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      I1 => \tmp_147_reg_10233[3]_i_11_n_0\,
      I2 => py_fu_7961_p2(9),
      I3 => \tmp_147_reg_10233_reg[3]_i_13_n_5\,
      I4 => \tmp_147_reg_10233[3]_i_14_n_0\,
      I5 => px_fu_7921_p2(9),
      O => \tmp_147_reg_10233[3]_i_6_n_0\
    );
\tmp_147_reg_10233[3]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB2BFFFF0000BB2B"
    )
        port map (
      I0 => tmp_118_fu_7427_p35(1),
      I1 => tmp_33_fu_5524_p35(1),
      I2 => tmp_33_fu_5524_p35(0),
      I3 => tmp_118_fu_7427_p35(0),
      I4 => tmp_33_fu_5524_p35(2),
      I5 => tmp_118_fu_7427_p35(2),
      O => \tmp_147_reg_10233[3]_i_61_n_0\
    );
\tmp_147_reg_10233[3]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_16_fu_5145_p35(4),
      I1 => tmp_135_fu_7806_p35(4),
      I2 => \tmp_147_reg_10233[3]_i_134_n_0\,
      O => \tmp_147_reg_10233[3]_i_62_n_0\
    );
\tmp_147_reg_10233[3]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78887878"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_93_n_0\,
      I1 => \trunc_ln50_reg_10238[7]_i_94_n_0\,
      I2 => \trunc_ln50_reg_10238[7]_i_97_n_0\,
      I3 => \tmp_147_reg_10233[3]_i_135_n_0\,
      I4 => \trunc_ln50_reg_10238[7]_i_98_n_0\,
      O => \tmp_147_reg_10233[3]_i_63_n_0\
    );
\tmp_147_reg_10233[3]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB2B"
    )
        port map (
      I0 => tmp_118_fu_7427_p35(1),
      I1 => tmp_33_fu_5524_p35(1),
      I2 => tmp_33_fu_5524_p35(0),
      I3 => tmp_118_fu_7427_p35(0),
      O => \tmp_147_reg_10233[3]_i_66_n_0\
    );
\tmp_147_reg_10233[3]_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_135_fu_7806_p35(3),
      I1 => tmp_16_fu_5145_p35(3),
      I2 => \tmp_147_reg_10233[3]_i_122_n_0\,
      O => \tmp_147_reg_10233[3]_i_67_n_0\
    );
\tmp_147_reg_10233[3]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_97_n_0\,
      I1 => \trunc_ln50_reg_10238[7]_i_98_n_0\,
      I2 => \tmp_147_reg_10233[3]_i_135_n_0\,
      O => \tmp_147_reg_10233[3]_i_68_n_0\
    );
\tmp_147_reg_10233[3]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_101_fu_7044_p35(2),
      I1 => tmp_50_fu_5903_p35(2),
      O => \tmp_147_reg_10233[3]_i_69_n_0\
    );
\tmp_147_reg_10233[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554AAABAAAB5554"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      I1 => py_fu_7961_p2(6),
      I2 => \tmp_147_reg_10233[3]_i_10_n_0\,
      I3 => py_fu_7961_p2(7),
      I4 => py_fu_7961_p2(8),
      I5 => \tmp_147_reg_10233[3]_i_15_n_0\,
      O => \tmp_147_reg_10233[3]_i_7_n_0\
    );
\tmp_147_reg_10233[3]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB2B"
    )
        port map (
      I0 => tmp_101_fu_7044_p35(1),
      I1 => tmp_50_fu_5903_p35(1),
      I2 => tmp_50_fu_5903_p35(0),
      I3 => tmp_101_fu_7044_p35(0),
      O => \tmp_147_reg_10233[3]_i_70_n_0\
    );
\tmp_147_reg_10233[3]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => tmp_33_fu_5524_p35(0),
      I1 => tmp_118_fu_7427_p35(0),
      I2 => tmp_118_fu_7427_p35(1),
      I3 => tmp_33_fu_5524_p35(1),
      O => tmp6_fu_7927_p2(1)
    );
\tmp_147_reg_10233[3]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D4BB2BBB2B44D4"
    )
        port map (
      I0 => tmp_135_fu_7806_p35(1),
      I1 => tmp_16_fu_5145_p35(1),
      I2 => tmp_16_fu_5145_p35(0),
      I3 => tmp_135_fu_7806_p35(0),
      I4 => tmp_135_fu_7806_p35(2),
      I5 => tmp_16_fu_5145_p35(2),
      O => \tmp_147_reg_10233[3]_i_72_n_0\
    );
\tmp_147_reg_10233[3]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => tmp_101_fu_7044_p35(1),
      I1 => tmp_50_fu_5903_p35(1),
      I2 => tmp_50_fu_5903_p35(0),
      I3 => tmp_101_fu_7044_p35(0),
      O => \tmp_147_reg_10233[3]_i_73_n_0\
    );
\tmp_147_reg_10233[3]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => tmp_16_fu_5145_p35(0),
      I1 => tmp_135_fu_7806_p35(0),
      I2 => tmp_135_fu_7806_p35(1),
      I3 => tmp_16_fu_5145_p35(1),
      O => sub_ln45_cast1_fu_7887_p1(1)
    );
\tmp_147_reg_10233[3]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp_101_fu_7044_p35(7),
      I1 => tmp_50_fu_5903_p35(7),
      O => \tmp_147_reg_10233[3]_i_77_n_0\
    );
\tmp_147_reg_10233[3]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp_50_fu_5903_p35(7),
      I1 => tmp_101_fu_7044_p35(7),
      O => \tmp_147_reg_10233[3]_i_78_n_0\
    );
\tmp_147_reg_10233[3]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A66565A6A665A6"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_162_n_0\,
      I1 => tmp_84_fu_6665_p35(6),
      I2 => tmp_67_fu_6286_p35(6),
      I3 => tmp_84_fu_6665_p35(5),
      I4 => tmp_67_fu_6286_p35(5),
      I5 => \tmp_147_reg_10233[3]_i_167_n_0\,
      O => \tmp_147_reg_10233[3]_i_79_n_0\
    );
\tmp_147_reg_10233[3]_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => tmp_84_fu_6665_p35(6),
      I1 => tmp_67_fu_6286_p35(6),
      I2 => tmp_84_fu_6665_p35(5),
      I3 => tmp_67_fu_6286_p35(5),
      I4 => \tmp_147_reg_10233[3]_i_167_n_0\,
      O => \tmp_147_reg_10233[3]_i_80_n_0\
    );
\tmp_147_reg_10233[3]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_77_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_78_n_0\,
      O => \tmp_147_reg_10233[3]_i_81_n_0\
    );
\tmp_147_reg_10233[3]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F02FFFF00002F02"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_168_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_169_n_0\,
      I2 => tmp_67_fu_6286_p35(6),
      I3 => tmp_84_fu_6665_p35(6),
      I4 => tmp_67_fu_6286_p35(7),
      I5 => tmp_84_fu_6665_p35(7),
      O => \tmp_147_reg_10233[3]_i_82_n_0\
    );
\tmp_147_reg_10233[3]_i_822\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      O => \tmp_147_reg_10233[3]_i_822_n_0\
    );
\tmp_147_reg_10233[3]_i_823\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      O => \tmp_147_reg_10233[3]_i_823_n_0\
    );
\tmp_147_reg_10233[3]_i_824\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      O => \tmp_147_reg_10233[3]_i_824_n_0\
    );
\tmp_147_reg_10233[3]_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_61_n_0\,
      I1 => tmp_33_fu_5524_p35(3),
      I2 => tmp_118_fu_7427_p35(3),
      I3 => tmp_33_fu_5524_p35(4),
      I4 => tmp_118_fu_7427_p35(4),
      O => \tmp_147_reg_10233[3]_i_91_n_0\
    );
\tmp_147_reg_10233[3]_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_16_fu_5145_p35(5),
      I1 => tmp_135_fu_7806_p35(5),
      O => \tmp_147_reg_10233[3]_i_98_n_0\
    );
\tmp_147_reg_10233[3]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004D44DD4D"
    )
        port map (
      I0 => tmp_135_fu_7806_p35(4),
      I1 => tmp_16_fu_5145_p35(4),
      I2 => tmp_135_fu_7806_p35(3),
      I3 => tmp_16_fu_5145_p35(3),
      I4 => \tmp_147_reg_10233[3]_i_122_n_0\,
      I5 => \tmp_147_reg_10233[3]_i_212_n_0\,
      O => \tmp_147_reg_10233[3]_i_99_n_0\
    );
\tmp_147_reg_10233_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => magnitude_fu_8021_p2(8),
      Q => tmp_147_reg_10233(0),
      R => '0'
    );
\tmp_147_reg_10233_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => magnitude_fu_8021_p2(9),
      Q => tmp_147_reg_10233(1),
      R => '0'
    );
\tmp_147_reg_10233_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => magnitude_fu_8021_p2(10),
      Q => tmp_147_reg_10233(2),
      R => '0'
    );
\tmp_147_reg_10233_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => magnitude_fu_8021_p2(11),
      Q => tmp_147_reg_10233(3),
      R => '0'
    );
\tmp_147_reg_10233_reg[3]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln50_reg_10238_reg[0]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_tmp_147_reg_10233_reg[3]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \tmp_147_reg_10233_reg[3]_i_1_n_5\,
      CO(1) => \tmp_147_reg_10233_reg[3]_i_1_n_6\,
      CO(0) => \tmp_147_reg_10233_reg[3]_i_1_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \tmp_147_reg_10233[3]_i_2_n_0\,
      DI(1) => \tmp_147_reg_10233[3]_i_3_n_0\,
      DI(0) => \tmp_147_reg_10233[3]_i_4_n_0\,
      O(7 downto 4) => \NLW_tmp_147_reg_10233_reg[3]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => magnitude_fu_8021_p2(11 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \tmp_147_reg_10233[3]_i_5_n_0\,
      S(1) => \tmp_147_reg_10233[3]_i_6_n_0\,
      S(0) => \tmp_147_reg_10233[3]_i_7_n_0\
    );
\tmp_147_reg_10233_reg[3]_i_13\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln50_reg_10238_reg[7]_i_32_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_tmp_147_reg_10233_reg[3]_i_13_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \tmp_147_reg_10233_reg[3]_i_13_n_5\,
      CO(1) => \NLW_tmp_147_reg_10233_reg[3]_i_13_CO_UNCONNECTED\(1),
      CO(0) => \tmp_147_reg_10233_reg[3]_i_13_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \tmp_147_reg_10233[3]_i_37_n_0\,
      DI(0) => \tmp_147_reg_10233[3]_i_38_n_0\,
      O(7 downto 2) => \NLW_tmp_147_reg_10233_reg[3]_i_13_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => px_fu_7921_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \tmp_147_reg_10233[3]_i_39_n_0\,
      S(0) => \tmp_147_reg_10233[3]_i_40_n_0\
    );
\tmp_147_reg_10233_reg[3]_i_8\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_147_reg_10233_reg[3]_i_9_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_tmp_147_reg_10233_reg[3]_i_8_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      CO(1) => \NLW_tmp_147_reg_10233_reg[3]_i_8_CO_UNCONNECTED\(1),
      CO(0) => \tmp_147_reg_10233_reg[3]_i_8_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \tmp_147_reg_10233[3]_i_16_n_0\,
      DI(0) => \tmp_147_reg_10233[3]_i_17_n_0\,
      O(7 downto 2) => \NLW_tmp_147_reg_10233_reg[3]_i_8_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => py_fu_7961_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \tmp_147_reg_10233[3]_i_18_n_0\,
      S(0) => \tmp_147_reg_10233[3]_i_19_n_0\
    );
\tmp_147_reg_10233_reg[3]_i_9\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_147_reg_10233_reg[3]_i_9_n_0\,
      CO(6) => \tmp_147_reg_10233_reg[3]_i_9_n_1\,
      CO(5) => \tmp_147_reg_10233_reg[3]_i_9_n_2\,
      CO(4) => \tmp_147_reg_10233_reg[3]_i_9_n_3\,
      CO(3) => \tmp_147_reg_10233_reg[3]_i_9_n_4\,
      CO(2) => \tmp_147_reg_10233_reg[3]_i_9_n_5\,
      CO(1) => \tmp_147_reg_10233_reg[3]_i_9_n_6\,
      CO(0) => \tmp_147_reg_10233_reg[3]_i_9_n_7\,
      DI(7) => \tmp_147_reg_10233[3]_i_20_n_0\,
      DI(6) => \tmp_147_reg_10233[3]_i_21_n_0\,
      DI(5) => \tmp_147_reg_10233[3]_i_22_n_0\,
      DI(4) => \tmp_147_reg_10233[3]_i_23_n_0\,
      DI(3) => \tmp_147_reg_10233[3]_i_24_n_0\,
      DI(2) => \tmp_147_reg_10233[3]_i_25_n_0\,
      DI(1) => \tmp_147_reg_10233[3]_i_26_n_0\,
      DI(0) => \tmp_147_reg_10233[3]_i_27_n_0\,
      O(7 downto 1) => py_fu_7961_p2(7 downto 1),
      O(0) => \NLW_tmp_147_reg_10233_reg[3]_i_9_O_UNCONNECTED\(0),
      S(7) => \tmp_147_reg_10233[3]_i_28_n_0\,
      S(6) => \tmp_147_reg_10233[3]_i_29_n_0\,
      S(5) => \tmp_147_reg_10233[3]_i_30_n_0\,
      S(4) => \tmp_147_reg_10233[3]_i_31_n_0\,
      S(3) => \tmp_147_reg_10233[3]_i_32_n_0\,
      S(2) => \tmp_147_reg_10233[3]_i_33_n_0\,
      S(1) => \tmp_147_reg_10233[3]_i_34_n_0\,
      S(0) => \tmp_147_reg_10233[3]_i_35_n_0\
    );
tmp_product_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => select_ln40_2_reg_8125_pp0_iter11_reg(0),
      O => tmp_product_i_8_n_0
    );
tmp_product_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => select_ln40_2_reg_8125_pp0_iter11_reg(4),
      I1 => select_ln40_2_reg_8125_pp0_iter11_reg(2),
      I2 => select_ln40_2_reg_8125_pp0_iter11_reg(0),
      I3 => select_ln40_2_reg_8125_pp0_iter11_reg(1),
      I4 => select_ln40_2_reg_8125_pp0_iter11_reg(3),
      I5 => select_ln40_2_reg_8125_pp0_iter11_reg(5),
      O => tmp_product_i_9_n_0
    );
\trunc_ln40_reg_8167_pp0_iter12_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln40_reg_8167(0),
      Q => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      R => '0'
    );
\trunc_ln40_reg_8167_pp0_iter12_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln40_reg_8167(1),
      Q => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      R => '0'
    );
\trunc_ln40_reg_8167_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => urem_8ns_3ns_2_12_1_U57_n_1,
      Q => trunc_ln40_reg_8167(0),
      R => '0'
    );
\trunc_ln40_reg_8167_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => urem_8ns_3ns_2_12_1_U57_n_0,
      Q => trunc_ln40_reg_8167(1),
      R => '0'
    );
\trunc_ln41_reg_8133_pp0_iter10_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln41_reg_8133_pp0_iter9_reg_reg[0]_srl10_n_0\,
      Q => trunc_ln41_reg_8133_pp0_iter10_reg(0),
      R => '0'
    );
\trunc_ln41_reg_8133_pp0_iter10_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln41_reg_8133_pp0_iter9_reg_reg[1]_srl10_n_0\,
      Q => trunc_ln41_reg_8133_pp0_iter10_reg(1),
      R => '0'
    );
\trunc_ln41_reg_8133_pp0_iter10_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln41_reg_8133_pp0_iter9_reg_reg[2]_srl10_n_0\,
      Q => trunc_ln41_reg_8133_pp0_iter10_reg(2),
      R => '0'
    );
\trunc_ln41_reg_8133_pp0_iter10_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln41_reg_8133_pp0_iter9_reg_reg[3]_srl10_n_0\,
      Q => trunc_ln41_reg_8133_pp0_iter10_reg(3),
      R => '0'
    );
\trunc_ln41_reg_8133_pp0_iter11_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln41_reg_8133_pp0_iter10_reg(0),
      Q => tmp_143_fu_4725_p3(0),
      R => '0'
    );
\trunc_ln41_reg_8133_pp0_iter11_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln41_reg_8133_pp0_iter10_reg(1),
      Q => tmp_143_fu_4725_p3(1),
      R => '0'
    );
\trunc_ln41_reg_8133_pp0_iter11_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln41_reg_8133_pp0_iter10_reg(2),
      Q => tmp_143_fu_4725_p3(2),
      R => '0'
    );
\trunc_ln41_reg_8133_pp0_iter11_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln41_reg_8133_pp0_iter10_reg(3),
      Q => tmp_143_fu_4725_p3(3),
      R => '0'
    );
\trunc_ln41_reg_8133_pp0_iter12_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_143_fu_4725_p3(0),
      Q => trunc_ln41_reg_8133_pp0_iter12_reg(0),
      R => '0'
    );
\trunc_ln41_reg_8133_pp0_iter12_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_143_fu_4725_p3(1),
      Q => trunc_ln41_reg_8133_pp0_iter12_reg(1),
      R => '0'
    );
\trunc_ln41_reg_8133_pp0_iter12_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_143_fu_4725_p3(2),
      Q => trunc_ln41_reg_8133_pp0_iter12_reg(2),
      R => '0'
    );
\trunc_ln41_reg_8133_pp0_iter12_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_143_fu_4725_p3(3),
      Q => trunc_ln41_reg_8133_pp0_iter12_reg(3),
      R => '0'
    );
\trunc_ln41_reg_8133_pp0_iter13_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln41_reg_8133_pp0_iter12_reg(0),
      Q => output_r_address0(0),
      R => '0'
    );
\trunc_ln41_reg_8133_pp0_iter13_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln41_reg_8133_pp0_iter12_reg(1),
      Q => output_r_address0(1),
      R => '0'
    );
\trunc_ln41_reg_8133_pp0_iter13_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln41_reg_8133_pp0_iter12_reg(2),
      Q => output_r_address0(2),
      R => '0'
    );
\trunc_ln41_reg_8133_pp0_iter13_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln41_reg_8133_pp0_iter12_reg(3),
      Q => output_r_address0(3),
      R => '0'
    );
\trunc_ln41_reg_8133_pp0_iter9_reg_reg[0]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => \trunc_ln41_reg_8133_pp0_iter9_reg_reg[0]_srl10_n_0\
    );
\trunc_ln41_reg_8133_pp0_iter9_reg_reg[1]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => \trunc_ln41_reg_8133_pp0_iter9_reg_reg[1]_srl10_n_0\
    );
\trunc_ln41_reg_8133_pp0_iter9_reg_reg[2]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => \trunc_ln41_reg_8133_pp0_iter9_reg_reg[2]_srl10_n_0\
    );
\trunc_ln41_reg_8133_pp0_iter9_reg_reg[2]_srl10_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => x_fu_236(7),
      I1 => x_fu_236(6),
      I2 => x_fu_236(5),
      I3 => x_fu_236(3),
      I4 => x_fu_236(4),
      O => \trunc_ln41_reg_8133_pp0_iter9_reg_reg[2]_srl10_i_2_n_0\
    );
\trunc_ln41_reg_8133_pp0_iter9_reg_reg[3]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \trunc_ln41_reg_8133_pp0_iter9_reg_reg[3]_srl10_n_0\
    );
\trunc_ln41_reg_8133_pp0_iter9_reg_reg[3]_srl10_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => x_fu_236(1),
      I1 => x_fu_236(0),
      I2 => x_fu_236(2),
      I3 => x_fu_236(6),
      I4 => x_fu_236(7),
      I5 => x_fu_236(5),
      O => \trunc_ln41_reg_8133_pp0_iter9_reg_reg[3]_srl10_i_2_n_0\
    );
\trunc_ln45_1_reg_8140_pp0_iter10_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[0]_srl10_n_0\,
      Q => trunc_ln45_1_reg_8140_pp0_iter10_reg(0),
      R => '0'
    );
\trunc_ln45_1_reg_8140_pp0_iter10_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[1]_srl10_n_0\,
      Q => trunc_ln45_1_reg_8140_pp0_iter10_reg(1),
      R => '0'
    );
\trunc_ln45_1_reg_8140_pp0_iter10_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[2]_srl10_n_0\,
      Q => trunc_ln45_1_reg_8140_pp0_iter10_reg(2),
      R => '0'
    );
\trunc_ln45_1_reg_8140_pp0_iter10_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[3]_srl10_n_0\,
      Q => trunc_ln45_1_reg_8140_pp0_iter10_reg(3),
      R => '0'
    );
\trunc_ln45_1_reg_8140_pp0_iter11_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln45_1_reg_8140_pp0_iter10_reg(0),
      Q => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      R => '0'
    );
\trunc_ln45_1_reg_8140_pp0_iter11_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln45_1_reg_8140_pp0_iter10_reg(1),
      Q => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      R => '0'
    );
\trunc_ln45_1_reg_8140_pp0_iter11_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln45_1_reg_8140_pp0_iter10_reg(2),
      Q => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      R => '0'
    );
\trunc_ln45_1_reg_8140_pp0_iter11_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln45_1_reg_8140_pp0_iter10_reg(3),
      Q => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      R => '0'
    );
\trunc_ln45_1_reg_8140_pp0_iter12_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln45_1_reg_8140_pp0_iter11_reg(0),
      Q => trunc_ln45_1_reg_8140_pp0_iter12_reg(0),
      R => '0'
    );
\trunc_ln45_1_reg_8140_pp0_iter12_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln45_1_reg_8140_pp0_iter11_reg(1),
      Q => trunc_ln45_1_reg_8140_pp0_iter12_reg(1),
      R => '0'
    );
\trunc_ln45_1_reg_8140_pp0_iter12_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln45_1_reg_8140_pp0_iter11_reg(2),
      Q => trunc_ln45_1_reg_8140_pp0_iter12_reg(2),
      R => '0'
    );
\trunc_ln45_1_reg_8140_pp0_iter12_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln45_1_reg_8140_pp0_iter11_reg(3),
      Q => trunc_ln45_1_reg_8140_pp0_iter12_reg(3),
      R => '0'
    );
\trunc_ln45_1_reg_8140_pp0_iter13_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln45_1_reg_8140_pp0_iter12_reg(0),
      Q => trunc_ln45_1_reg_8140_pp0_iter13_reg(0),
      R => '0'
    );
\trunc_ln45_1_reg_8140_pp0_iter13_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln45_1_reg_8140_pp0_iter12_reg(1),
      Q => trunc_ln45_1_reg_8140_pp0_iter13_reg(1),
      R => '0'
    );
\trunc_ln45_1_reg_8140_pp0_iter13_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln45_1_reg_8140_pp0_iter12_reg(2),
      Q => trunc_ln45_1_reg_8140_pp0_iter13_reg(2),
      R => '0'
    );
\trunc_ln45_1_reg_8140_pp0_iter13_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln45_1_reg_8140_pp0_iter12_reg(3),
      Q => trunc_ln45_1_reg_8140_pp0_iter13_reg(3),
      R => '0'
    );
\trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[0]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_0_in(0),
      Q => \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[0]_srl10_n_0\
    );
\trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[1]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_0_in(1),
      Q => \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[1]_srl10_n_0\
    );
\trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[1]_srl10_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => x_fu_236(7),
      I1 => x_fu_236(6),
      I2 => x_fu_236(2),
      I3 => x_fu_236(0),
      I4 => x_fu_236(1),
      O => \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[1]_srl10_i_2_n_0\
    );
\trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[2]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_0_in(2),
      Q => \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[2]_srl10_n_0\
    );
\trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[3]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_0_in(3),
      Q => \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[3]_srl10_n_0\
    );
\trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[0]_srl11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[0]_srl11_n_0\
    );
\trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[1]_srl11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[1]_srl11_n_0\
    );
\trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[2]_srl11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[2]_srl11_n_0\
    );
\trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[3]_srl11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[3]_srl11_n_0\
    );
\trunc_ln45_2_reg_8153_pp0_iter11_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[0]_srl11_n_0\,
      Q => trunc_ln45_2_reg_8153_pp0_iter11_reg(0),
      R => '0'
    );
\trunc_ln45_2_reg_8153_pp0_iter11_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[1]_srl11_n_0\,
      Q => trunc_ln45_2_reg_8153_pp0_iter11_reg(1),
      R => '0'
    );
\trunc_ln45_2_reg_8153_pp0_iter11_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[2]_srl11_n_0\,
      Q => trunc_ln45_2_reg_8153_pp0_iter11_reg(2),
      R => '0'
    );
\trunc_ln45_2_reg_8153_pp0_iter11_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[3]_srl11_n_0\,
      Q => trunc_ln45_2_reg_8153_pp0_iter11_reg(3),
      R => '0'
    );
\trunc_ln45_2_reg_8153_pp0_iter12_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln45_2_reg_8153_pp0_iter11_reg(0),
      Q => trunc_ln45_2_reg_8153_pp0_iter12_reg(0),
      R => '0'
    );
\trunc_ln45_2_reg_8153_pp0_iter12_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln45_2_reg_8153_pp0_iter11_reg(1),
      Q => trunc_ln45_2_reg_8153_pp0_iter12_reg(1),
      R => '0'
    );
\trunc_ln45_2_reg_8153_pp0_iter12_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln45_2_reg_8153_pp0_iter11_reg(2),
      Q => trunc_ln45_2_reg_8153_pp0_iter12_reg(2),
      R => '0'
    );
\trunc_ln45_2_reg_8153_pp0_iter12_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln45_2_reg_8153_pp0_iter11_reg(3),
      Q => trunc_ln45_2_reg_8153_pp0_iter12_reg(3),
      R => '0'
    );
\trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[0]_srl11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[0]_srl11_n_0\
    );
\trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[1]_srl11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[1]_srl11_n_0\
    );
\trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[2]_srl11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[2]_srl11_n_0\
    );
\trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[3]_srl11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[3]_srl11_n_0\
    );
\trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[0]_srl11_n_0\,
      Q => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(0),
      R => '0'
    );
\trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[1]_srl11_n_0\,
      Q => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(1),
      R => '0'
    );
\trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[2]_srl11_n_0\,
      Q => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(2),
      R => '0'
    );
\trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[3]_srl11_n_0\,
      Q => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0(3),
      R => '0'
    );
\trunc_ln45_reg_8299[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln41_reg_8133_pp0_iter10_reg(0),
      O => \trunc_ln45_reg_8299[0]_i_1_n_0\
    );
\trunc_ln45_reg_8299[0]_rep_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln41_reg_8133_pp0_iter10_reg(0),
      O => \trunc_ln45_reg_8299[0]_rep_i_1_n_0\
    );
\trunc_ln45_reg_8299[0]_rep_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln41_reg_8133_pp0_iter10_reg(0),
      O => \trunc_ln45_reg_8299[0]_rep_i_1__0_n_0\
    );
\trunc_ln45_reg_8299[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln41_reg_8133_pp0_iter10_reg(0),
      I1 => trunc_ln41_reg_8133_pp0_iter10_reg(1),
      O => \trunc_ln45_reg_8299[1]_i_1_n_0\
    );
\trunc_ln45_reg_8299[1]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln41_reg_8133_pp0_iter10_reg(0),
      I1 => trunc_ln41_reg_8133_pp0_iter10_reg(1),
      O => \trunc_ln45_reg_8299[1]_rep_i_1_n_0\
    );
\trunc_ln45_reg_8299[1]_rep_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln41_reg_8133_pp0_iter10_reg(0),
      I1 => trunc_ln41_reg_8133_pp0_iter10_reg(1),
      O => \trunc_ln45_reg_8299[1]_rep_i_1__0_n_0\
    );
\trunc_ln45_reg_8299[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => trunc_ln41_reg_8133_pp0_iter10_reg(1),
      I1 => trunc_ln41_reg_8133_pp0_iter10_reg(0),
      I2 => trunc_ln41_reg_8133_pp0_iter10_reg(2),
      O => \trunc_ln45_reg_8299[2]_i_1_n_0\
    );
\trunc_ln45_reg_8299[2]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => trunc_ln41_reg_8133_pp0_iter10_reg(1),
      I1 => trunc_ln41_reg_8133_pp0_iter10_reg(0),
      I2 => trunc_ln41_reg_8133_pp0_iter10_reg(2),
      O => \trunc_ln45_reg_8299[2]_rep_i_1_n_0\
    );
\trunc_ln45_reg_8299[2]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => trunc_ln41_reg_8133_pp0_iter10_reg(1),
      I1 => trunc_ln41_reg_8133_pp0_iter10_reg(0),
      I2 => trunc_ln41_reg_8133_pp0_iter10_reg(2),
      O => \trunc_ln45_reg_8299[2]_rep_i_1__0_n_0\
    );
\trunc_ln45_reg_8299[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => trunc_ln41_reg_8133_pp0_iter10_reg(2),
      I1 => trunc_ln41_reg_8133_pp0_iter10_reg(0),
      I2 => trunc_ln41_reg_8133_pp0_iter10_reg(1),
      I3 => trunc_ln41_reg_8133_pp0_iter10_reg(3),
      O => \trunc_ln45_reg_8299[3]_i_1_n_0\
    );
\trunc_ln45_reg_8299[3]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => trunc_ln41_reg_8133_pp0_iter10_reg(2),
      I1 => trunc_ln41_reg_8133_pp0_iter10_reg(0),
      I2 => trunc_ln41_reg_8133_pp0_iter10_reg(1),
      I3 => trunc_ln41_reg_8133_pp0_iter10_reg(3),
      O => \trunc_ln45_reg_8299[3]_rep_i_1_n_0\
    );
\trunc_ln45_reg_8299[3]_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => trunc_ln41_reg_8133_pp0_iter10_reg(2),
      I1 => trunc_ln41_reg_8133_pp0_iter10_reg(0),
      I2 => trunc_ln41_reg_8133_pp0_iter10_reg(1),
      I3 => trunc_ln41_reg_8133_pp0_iter10_reg(3),
      O => \trunc_ln45_reg_8299[3]_rep_i_1__0_n_0\
    );
\trunc_ln45_reg_8299_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln45_reg_8299[0]_i_1_n_0\,
      Q => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(0),
      R => '0'
    );
\trunc_ln45_reg_8299_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln45_reg_8299[0]_rep_i_1_n_0\,
      Q => \trunc_ln45_reg_8299_reg[3]_rep_0\(0),
      R => '0'
    );
\trunc_ln45_reg_8299_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln45_reg_8299[0]_rep_i_1__0_n_0\,
      Q => \trunc_ln45_reg_8299_reg[3]_rep__0_0\(0),
      R => '0'
    );
\trunc_ln45_reg_8299_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln45_reg_8299[1]_i_1_n_0\,
      Q => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(1),
      R => '0'
    );
\trunc_ln45_reg_8299_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln45_reg_8299[1]_rep_i_1_n_0\,
      Q => \trunc_ln45_reg_8299_reg[3]_rep_0\(1),
      R => '0'
    );
\trunc_ln45_reg_8299_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln45_reg_8299[1]_rep_i_1__0_n_0\,
      Q => \trunc_ln45_reg_8299_reg[3]_rep__0_0\(1),
      R => '0'
    );
\trunc_ln45_reg_8299_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln45_reg_8299[2]_i_1_n_0\,
      Q => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(2),
      R => '0'
    );
\trunc_ln45_reg_8299_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln45_reg_8299[2]_rep_i_1_n_0\,
      Q => \trunc_ln45_reg_8299_reg[3]_rep_0\(2),
      R => '0'
    );
\trunc_ln45_reg_8299_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln45_reg_8299[2]_rep_i_1__0_n_0\,
      Q => \trunc_ln45_reg_8299_reg[3]_rep__0_0\(2),
      R => '0'
    );
\trunc_ln45_reg_8299_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln45_reg_8299[3]_i_1_n_0\,
      Q => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(3),
      R => '0'
    );
\trunc_ln45_reg_8299_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln45_reg_8299[3]_rep_i_1_n_0\,
      Q => \trunc_ln45_reg_8299_reg[3]_rep_0\(3),
      R => '0'
    );
\trunc_ln45_reg_8299_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln45_reg_8299[3]_rep_i_1__0_n_0\,
      Q => \trunc_ln45_reg_8299_reg[3]_rep__0_0\(3),
      R => '0'
    );
\trunc_ln50_reg_10238[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAF755F75508AA"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_19_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_11_n_0\,
      I2 => py_fu_7961_p2(9),
      I3 => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      I4 => py_fu_7961_p2(1),
      I5 => \trunc_ln50_reg_10238[7]_i_31_n_0\,
      O => \trunc_ln50_reg_10238[0]_i_10_n_0\
    );
\trunc_ln50_reg_10238[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_19_n_0\,
      I1 => px_fu_7921_p2(0),
      O => \trunc_ln50_reg_10238[0]_i_11_n_0\
    );
\trunc_ln50_reg_10238[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB54"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      I1 => py_fu_7961_p2(6),
      I2 => \tmp_147_reg_10233[3]_i_10_n_0\,
      I3 => py_fu_7961_p2(7),
      O => \trunc_ln50_reg_10238[0]_i_2_n_0\
    );
\trunc_ln50_reg_10238[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_20_n_0\,
      I1 => tmp_135_fu_7806_p35(0),
      I2 => tmp_16_fu_5145_p35(0),
      O => \trunc_ln50_reg_10238[0]_i_3_n_0\
    );
\trunc_ln50_reg_10238[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => py_fu_7961_p2(7),
      I1 => \trunc_ln50_reg_10238[7]_i_23_n_0\,
      I2 => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      I3 => \trunc_ln50_reg_10238[7]_i_24_n_0\,
      O => \trunc_ln50_reg_10238[0]_i_4_n_0\
    );
\trunc_ln50_reg_10238[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAF755F75508AA"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_10_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_11_n_0\,
      I2 => py_fu_7961_p2(9),
      I3 => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      I4 => py_fu_7961_p2(6),
      I5 => \trunc_ln50_reg_10238[7]_i_25_n_0\,
      O => \trunc_ln50_reg_10238[0]_i_5_n_0\
    );
\trunc_ln50_reg_10238[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EE1F111F11E0EE"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_17_n_0\,
      I1 => py_fu_7961_p2(4),
      I2 => \trunc_ln50_reg_10238[7]_i_18_n_0\,
      I3 => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      I4 => py_fu_7961_p2(5),
      I5 => \trunc_ln50_reg_10238[7]_i_26_n_0\,
      O => \trunc_ln50_reg_10238[0]_i_6_n_0\
    );
\trunc_ln50_reg_10238[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAF755F75508AA"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_17_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_11_n_0\,
      I2 => py_fu_7961_p2(9),
      I3 => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      I4 => py_fu_7961_p2(4),
      I5 => \trunc_ln50_reg_10238[7]_i_27_n_0\,
      O => \trunc_ln50_reg_10238[0]_i_7_n_0\
    );
\trunc_ln50_reg_10238[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAF755F75508AA"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_28_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_11_n_0\,
      I2 => py_fu_7961_p2(9),
      I3 => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      I4 => py_fu_7961_p2(3),
      I5 => \trunc_ln50_reg_10238[7]_i_29_n_0\,
      O => \trunc_ln50_reg_10238[0]_i_8_n_0\
    );
\trunc_ln50_reg_10238[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EE1F111F11E0EE"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_19_n_0\,
      I1 => py_fu_7961_p2(1),
      I2 => \trunc_ln50_reg_10238[7]_i_18_n_0\,
      I3 => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      I4 => py_fu_7961_p2(2),
      I5 => \trunc_ln50_reg_10238[7]_i_30_n_0\,
      O => \trunc_ln50_reg_10238[0]_i_9_n_0\
    );
\trunc_ln50_reg_10238[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAF755F75508AA"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_10_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_11_n_0\,
      I2 => py_fu_7961_p2(9),
      I3 => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      I4 => py_fu_7961_p2(6),
      I5 => \trunc_ln50_reg_10238[7]_i_25_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_10_n_0\
    );
\trunc_ln50_reg_10238[7]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D4BB2BBB2B44D4"
    )
        port map (
      I0 => tmp_84_fu_6665_p35(1),
      I1 => tmp_67_fu_6286_p35(1),
      I2 => tmp_67_fu_6286_p35(0),
      I3 => tmp_84_fu_6665_p35(0),
      I4 => tmp_84_fu_6665_p35(2),
      I5 => tmp_67_fu_6286_p35(2),
      O => \trunc_ln50_reg_10238[7]_i_100_n_0\
    );
\trunc_ln50_reg_10238[7]_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => tmp_101_fu_7044_p35(1),
      I1 => tmp_50_fu_5903_p35(1),
      I2 => sub_ln45_cast1_fu_7887_p1(1),
      O => \trunc_ln50_reg_10238[7]_i_101_n_0\
    );
\trunc_ln50_reg_10238[7]_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => tmp_67_fu_6286_p35(0),
      I1 => tmp_84_fu_6665_p35(0),
      I2 => tmp_84_fu_6665_p35(1),
      I3 => tmp_67_fu_6286_p35(1),
      O => \trunc_ln50_reg_10238[7]_i_102_n_0\
    );
\trunc_ln50_reg_10238[7]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_101_fu_7044_p35(1),
      I1 => tmp_50_fu_5903_p35(1),
      I2 => sub_ln45_cast1_fu_7887_p1(1),
      O => \trunc_ln50_reg_10238[7]_i_103_n_0\
    );
\trunc_ln50_reg_10238[7]_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_67_fu_6286_p35(0),
      I1 => tmp_84_fu_6665_p35(0),
      O => tmp_fu_7891_p2(0)
    );
\trunc_ln50_reg_10238[7]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D0000FFFFFFFF"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_104_n_0\,
      I1 => tmp_16_fu_5145_p35(5),
      I2 => tmp_135_fu_7806_p35(5),
      I3 => \trunc_ln50_reg_10238[7]_i_171_n_0\,
      I4 => \tmp_147_reg_10233[3]_i_49_n_0\,
      I5 => \tmp_147_reg_10233[3]_i_50_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_105_n_0\
    );
\trunc_ln50_reg_10238[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EE1F111F11E0EE"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_17_n_0\,
      I1 => py_fu_7961_p2(4),
      I2 => \trunc_ln50_reg_10238[7]_i_18_n_0\,
      I3 => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      I4 => py_fu_7961_p2(5),
      I5 => \trunc_ln50_reg_10238[7]_i_26_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_11_n_0\
    );
\trunc_ln50_reg_10238[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAF755F75508AA"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_17_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_11_n_0\,
      I2 => py_fu_7961_p2(9),
      I3 => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      I4 => py_fu_7961_p2(4),
      I5 => \trunc_ln50_reg_10238[7]_i_27_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_12_n_0\
    );
\trunc_ln50_reg_10238[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAF755F75508AA"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_28_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_11_n_0\,
      I2 => py_fu_7961_p2(9),
      I3 => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      I4 => py_fu_7961_p2(3),
      I5 => \trunc_ln50_reg_10238[7]_i_29_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_13_n_0\
    );
\trunc_ln50_reg_10238[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EE1F111F11E0EE"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_19_n_0\,
      I1 => py_fu_7961_p2(1),
      I2 => \trunc_ln50_reg_10238[7]_i_18_n_0\,
      I3 => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      I4 => py_fu_7961_p2(2),
      I5 => \trunc_ln50_reg_10238[7]_i_30_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_14_n_0\
    );
\trunc_ln50_reg_10238[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAF755F75508AA"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_19_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_11_n_0\,
      I2 => py_fu_7961_p2(9),
      I3 => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      I4 => py_fu_7961_p2(1),
      I5 => \trunc_ln50_reg_10238[7]_i_31_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_15_n_0\
    );
\trunc_ln50_reg_10238[7]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB2BFFFF0000BB2B"
    )
        port map (
      I0 => tmp_84_fu_6665_p35(1),
      I1 => tmp_67_fu_6286_p35(1),
      I2 => tmp_67_fu_6286_p35(0),
      I3 => tmp_84_fu_6665_p35(0),
      I4 => tmp_67_fu_6286_p35(2),
      I5 => tmp_84_fu_6665_p35(2),
      O => \trunc_ln50_reg_10238[7]_i_156_n_0\
    );
\trunc_ln50_reg_10238[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_19_n_0\,
      I1 => px_fu_7921_p2(0),
      O => \trunc_ln50_reg_10238[7]_i_16_n_0\
    );
\trunc_ln50_reg_10238[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEFEFFE"
    )
        port map (
      I0 => py_fu_7961_p2(3),
      I1 => py_fu_7961_p2(1),
      I2 => tmp_16_fu_5145_p35(0),
      I3 => tmp_135_fu_7806_p35(0),
      I4 => \trunc_ln50_reg_10238[7]_i_20_n_0\,
      I5 => py_fu_7961_p2(2),
      O => \trunc_ln50_reg_10238[7]_i_17_n_0\
    );
\trunc_ln50_reg_10238[7]_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_16_fu_5145_p35(6),
      I1 => tmp_135_fu_7806_p35(6),
      O => \trunc_ln50_reg_10238[7]_i_171_n_0\
    );
\trunc_ln50_reg_10238[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => py_fu_7961_p2(8),
      I1 => py_fu_7961_p2(7),
      I2 => py_fu_7961_p2(5),
      I3 => \trunc_ln50_reg_10238[7]_i_33_n_0\,
      I4 => py_fu_7961_p2(6),
      I5 => py_fu_7961_p2(9),
      O => \trunc_ln50_reg_10238[7]_i_18_n_0\
    );
\trunc_ln50_reg_10238[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_20_n_0\,
      I1 => tmp_135_fu_7806_p35(0),
      I2 => tmp_16_fu_5145_p35(0),
      O => \trunc_ln50_reg_10238[7]_i_19_n_0\
    );
\trunc_ln50_reg_10238[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      I1 => py_fu_7961_p2(6),
      I2 => \tmp_147_reg_10233[3]_i_10_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_2_n_0\
    );
\trunc_ln50_reg_10238[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_50_fu_5903_p35(0),
      I1 => tmp_101_fu_7044_p35(0),
      O => \trunc_ln50_reg_10238[7]_i_20_n_0\
    );
\trunc_ln50_reg_10238[7]_i_204\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      O => \trunc_ln50_reg_10238[7]_i_204_n_0\
    );
\trunc_ln50_reg_10238[7]_i_205\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      O => \trunc_ln50_reg_10238[7]_i_205_n_0\
    );
\trunc_ln50_reg_10238[7]_i_206\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      O => \trunc_ln50_reg_10238[7]_i_206_n_0\
    );
\trunc_ln50_reg_10238[7]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => py_fu_7961_p2(6),
      I1 => py_fu_7961_p2(4),
      I2 => \trunc_ln50_reg_10238[7]_i_17_n_0\,
      I3 => py_fu_7961_p2(5),
      O => \trunc_ln50_reg_10238[7]_i_23_n_0\
    );
\trunc_ln50_reg_10238[7]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB54"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_13_n_5\,
      I1 => px_fu_7921_p2(6),
      I2 => \tmp_147_reg_10233[3]_i_36_n_0\,
      I3 => px_fu_7921_p2(7),
      O => \trunc_ln50_reg_10238[7]_i_24_n_0\
    );
\trunc_ln50_reg_10238[7]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_13_n_5\,
      I1 => px_fu_7921_p2(6),
      I2 => \tmp_147_reg_10233[3]_i_36_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_25_n_0\
    );
\trunc_ln50_reg_10238[7]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => px_fu_7921_p2(5),
      I1 => \trunc_ln50_reg_10238[7]_i_44_n_0\,
      I2 => \trunc_ln50_reg_10238[7]_i_45_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_26_n_0\
    );
\trunc_ln50_reg_10238[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999999999999999A"
    )
        port map (
      I0 => px_fu_7921_p2(4),
      I1 => \trunc_ln50_reg_10238[7]_i_44_n_0\,
      I2 => px_fu_7921_p2(3),
      I3 => px_fu_7921_p2(1),
      I4 => px_fu_7921_p2(0),
      I5 => px_fu_7921_p2(2),
      O => \trunc_ln50_reg_10238[7]_i_27_n_0\
    );
\trunc_ln50_reg_10238[7]_i_271\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      O => \trunc_ln50_reg_10238[7]_i_271_n_0\
    );
\trunc_ln50_reg_10238[7]_i_272\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      O => \trunc_ln50_reg_10238[7]_i_272_n_0\
    );
\trunc_ln50_reg_10238[7]_i_273\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      O => \trunc_ln50_reg_10238[7]_i_273_n_0\
    );
\trunc_ln50_reg_10238[7]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEBBE"
    )
        port map (
      I0 => py_fu_7961_p2(2),
      I1 => \trunc_ln50_reg_10238[7]_i_20_n_0\,
      I2 => tmp_135_fu_7806_p35(0),
      I3 => tmp_16_fu_5145_p35(0),
      I4 => py_fu_7961_p2(1),
      O => \trunc_ln50_reg_10238[7]_i_28_n_0\
    );
\trunc_ln50_reg_10238[7]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9999999A"
    )
        port map (
      I0 => px_fu_7921_p2(3),
      I1 => \trunc_ln50_reg_10238[7]_i_44_n_0\,
      I2 => px_fu_7921_p2(2),
      I3 => px_fu_7921_p2(0),
      I4 => px_fu_7921_p2(1),
      O => \trunc_ln50_reg_10238[7]_i_29_n_0\
    );
\trunc_ln50_reg_10238[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"959995999599AAAA"
    )
        port map (
      I0 => py_fu_7961_p2(5),
      I1 => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      I2 => py_fu_7961_p2(9),
      I3 => \tmp_147_reg_10233[3]_i_11_n_0\,
      I4 => py_fu_7961_p2(4),
      I5 => \trunc_ln50_reg_10238[7]_i_17_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_3_n_0\
    );
\trunc_ln50_reg_10238[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"999A"
    )
        port map (
      I0 => px_fu_7921_p2(2),
      I1 => \trunc_ln50_reg_10238[7]_i_44_n_0\,
      I2 => px_fu_7921_p2(1),
      I3 => px_fu_7921_p2(0),
      O => \trunc_ln50_reg_10238[7]_i_30_n_0\
    );
\trunc_ln50_reg_10238[7]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => px_fu_7921_p2(1),
      I1 => \trunc_ln50_reg_10238[7]_i_44_n_0\,
      I2 => px_fu_7921_p2(0),
      O => \trunc_ln50_reg_10238[7]_i_31_n_0\
    );
\trunc_ln50_reg_10238[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFE"
    )
        port map (
      I0 => py_fu_7961_p2(4),
      I1 => py_fu_7961_p2(2),
      I2 => \trunc_ln50_reg_10238[7]_i_20_n_0\,
      I3 => sub_ln45_cast1_fu_7887_p1(0),
      I4 => py_fu_7961_p2(1),
      I5 => py_fu_7961_p2(3),
      O => \trunc_ln50_reg_10238[7]_i_33_n_0\
    );
\trunc_ln50_reg_10238[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9599AAAA"
    )
        port map (
      I0 => py_fu_7961_p2(4),
      I1 => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      I2 => py_fu_7961_p2(9),
      I3 => \tmp_147_reg_10233[3]_i_11_n_0\,
      I4 => \trunc_ln50_reg_10238[7]_i_17_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_4_n_0\
    );
\trunc_ln50_reg_10238[7]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \tmp_147_reg_10233_reg[3]_i_13_n_5\,
      I1 => px_fu_7921_p2(9),
      I2 => px_fu_7921_p2(6),
      I3 => \tmp_147_reg_10233[3]_i_36_n_0\,
      I4 => px_fu_7921_p2(7),
      I5 => px_fu_7921_p2(8),
      O => \trunc_ln50_reg_10238[7]_i_44_n_0\
    );
\trunc_ln50_reg_10238[7]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => px_fu_7921_p2(4),
      I1 => px_fu_7921_p2(2),
      I2 => px_fu_7921_p2(0),
      I3 => px_fu_7921_p2(1),
      I4 => px_fu_7921_p2(3),
      O => \trunc_ln50_reg_10238[7]_i_45_n_0\
    );
\trunc_ln50_reg_10238[7]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F8F0708"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_49_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_50_n_0\,
      I2 => \trunc_ln50_reg_10238[7]_i_87_n_0\,
      I3 => \tmp_147_reg_10233[3]_i_52_n_0\,
      I4 => \trunc_ln50_reg_10238[7]_i_88_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_46_n_0\
    );
\trunc_ln50_reg_10238[7]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF787800"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_89_n_0\,
      I1 => \trunc_ln50_reg_10238[7]_i_90_n_0\,
      I2 => \tmp_147_reg_10233[3]_i_57_n_0\,
      I3 => \trunc_ln50_reg_10238[7]_i_91_n_0\,
      I4 => \trunc_ln50_reg_10238[7]_i_92_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_47_n_0\
    );
\trunc_ln50_reg_10238[7]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F87080"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_93_n_0\,
      I1 => \trunc_ln50_reg_10238[7]_i_94_n_0\,
      I2 => \trunc_ln50_reg_10238[7]_i_95_n_0\,
      I3 => \tmp_147_reg_10233[3]_i_62_n_0\,
      I4 => \trunc_ln50_reg_10238[7]_i_96_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_48_n_0\
    );
\trunc_ln50_reg_10238[7]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF787800"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_97_n_0\,
      I1 => \trunc_ln50_reg_10238[7]_i_98_n_0\,
      I2 => \tmp_147_reg_10233[3]_i_67_n_0\,
      I3 => \trunc_ln50_reg_10238[7]_i_99_n_0\,
      I4 => \trunc_ln50_reg_10238[7]_i_100_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_49_n_0\
    );
\trunc_ln50_reg_10238[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59595959595959AA"
    )
        port map (
      I0 => py_fu_7961_p2(3),
      I1 => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      I2 => \trunc_ln50_reg_10238[7]_i_18_n_0\,
      I3 => py_fu_7961_p2(2),
      I4 => \trunc_ln50_reg_10238[7]_i_19_n_0\,
      I5 => py_fu_7961_p2(1),
      O => \trunc_ln50_reg_10238[7]_i_5_n_0\
    );
\trunc_ln50_reg_10238[7]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F660"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_69_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_72_n_0\,
      I2 => \trunc_ln50_reg_10238[7]_i_101_n_0\,
      I3 => \trunc_ln50_reg_10238[7]_i_102_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_50_n_0\
    );
\trunc_ln50_reg_10238[7]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_69_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_72_n_0\,
      I2 => \trunc_ln50_reg_10238[7]_i_101_n_0\,
      I3 => \trunc_ln50_reg_10238[7]_i_102_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_51_n_0\
    );
\trunc_ln50_reg_10238[7]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_103_n_0\,
      I1 => tmp_fu_7891_p2(0),
      O => \trunc_ln50_reg_10238[7]_i_52_n_0\
    );
\trunc_ln50_reg_10238[7]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_50_fu_5903_p35(0),
      I1 => tmp_101_fu_7044_p35(0),
      O => \trunc_ln50_reg_10238[7]_i_53_n_0\
    );
\trunc_ln50_reg_10238[7]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_46_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_80_n_0\,
      I2 => \trunc_ln50_reg_10238[7]_i_105_n_0\,
      I3 => \tmp_147_reg_10233[3]_i_81_n_0\,
      I4 => \tmp_147_reg_10233[3]_i_47_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_54_n_0\
    );
\trunc_ln50_reg_10238[7]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887877887787887"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_49_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_50_n_0\,
      I2 => \trunc_ln50_reg_10238[7]_i_47_n_0\,
      I3 => \trunc_ln50_reg_10238[7]_i_87_n_0\,
      I4 => \tmp_147_reg_10233[3]_i_52_n_0\,
      I5 => \trunc_ln50_reg_10238[7]_i_88_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_55_n_0\
    );
\trunc_ln50_reg_10238[7]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_89_n_0\,
      I1 => \trunc_ln50_reg_10238[7]_i_90_n_0\,
      I2 => \tmp_147_reg_10233[3]_i_57_n_0\,
      I3 => \trunc_ln50_reg_10238[7]_i_48_n_0\,
      I4 => \trunc_ln50_reg_10238[7]_i_92_n_0\,
      I5 => \trunc_ln50_reg_10238[7]_i_91_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_56_n_0\
    );
\trunc_ln50_reg_10238[7]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_93_n_0\,
      I1 => \trunc_ln50_reg_10238[7]_i_94_n_0\,
      I2 => \trunc_ln50_reg_10238[7]_i_49_n_0\,
      I3 => \trunc_ln50_reg_10238[7]_i_95_n_0\,
      I4 => \tmp_147_reg_10233[3]_i_62_n_0\,
      I5 => \trunc_ln50_reg_10238[7]_i_96_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_57_n_0\
    );
\trunc_ln50_reg_10238[7]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_97_n_0\,
      I1 => \trunc_ln50_reg_10238[7]_i_98_n_0\,
      I2 => \tmp_147_reg_10233[3]_i_67_n_0\,
      I3 => \trunc_ln50_reg_10238[7]_i_50_n_0\,
      I4 => \trunc_ln50_reg_10238[7]_i_99_n_0\,
      I5 => \trunc_ln50_reg_10238[7]_i_100_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_58_n_0\
    );
\trunc_ln50_reg_10238[7]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_69_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_72_n_0\,
      I2 => \trunc_ln50_reg_10238[7]_i_102_n_0\,
      I3 => \trunc_ln50_reg_10238[7]_i_101_n_0\,
      I4 => tmp_fu_7891_p2(0),
      I5 => \trunc_ln50_reg_10238[7]_i_103_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_59_n_0\
    );
\trunc_ln50_reg_10238[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"959995999599AAAA"
    )
        port map (
      I0 => py_fu_7961_p2(2),
      I1 => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      I2 => py_fu_7961_p2(9),
      I3 => \tmp_147_reg_10233[3]_i_11_n_0\,
      I4 => py_fu_7961_p2(1),
      I5 => \trunc_ln50_reg_10238[7]_i_19_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_6_n_0\
    );
\trunc_ln50_reg_10238[7]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => tmp_fu_7891_p2(0),
      I1 => \trunc_ln50_reg_10238[7]_i_103_n_0\,
      I2 => tmp_101_fu_7044_p35(0),
      I3 => tmp_50_fu_5903_p35(0),
      O => \trunc_ln50_reg_10238[7]_i_60_n_0\
    );
\trunc_ln50_reg_10238[7]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_20_n_0\,
      I1 => tmp_135_fu_7806_p35(0),
      I2 => tmp_16_fu_5145_p35(0),
      O => \trunc_ln50_reg_10238[7]_i_61_n_0\
    );
\trunc_ln50_reg_10238[7]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_16_fu_5145_p35(0),
      I1 => tmp_135_fu_7806_p35(0),
      O => sub_ln45_cast1_fu_7887_p1(0)
    );
\trunc_ln50_reg_10238[7]_i_658\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      O => \trunc_ln50_reg_10238[7]_i_658_n_0\
    );
\trunc_ln50_reg_10238[7]_i_659\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      O => \trunc_ln50_reg_10238[7]_i_659_n_0\
    );
\trunc_ln50_reg_10238[7]_i_660\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      O => \trunc_ln50_reg_10238[7]_i_660_n_0\
    );
\trunc_ln50_reg_10238[7]_i_661\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      O => \trunc_ln50_reg_10238[7]_i_661_n_0\
    );
\trunc_ln50_reg_10238[7]_i_662\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      O => \trunc_ln50_reg_10238[7]_i_662_n_0\
    );
\trunc_ln50_reg_10238[7]_i_663\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln40_reg_8167_pp0_iter12_reg(1),
      I1 => trunc_ln40_reg_8167_pp0_iter12_reg(0),
      O => \trunc_ln50_reg_10238[7]_i_663_n_0\
    );
\trunc_ln50_reg_10238[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9599AAAA"
    )
        port map (
      I0 => py_fu_7961_p2(1),
      I1 => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      I2 => py_fu_7961_p2(9),
      I3 => \tmp_147_reg_10233[3]_i_11_n_0\,
      I4 => \trunc_ln50_reg_10238[7]_i_19_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_7_n_0\
    );
\trunc_ln50_reg_10238[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_20_n_0\,
      I1 => tmp_135_fu_7806_p35(0),
      I2 => tmp_16_fu_5145_p35(0),
      O => \trunc_ln50_reg_10238[7]_i_8_n_0\
    );
\trunc_ln50_reg_10238[7]_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \tmp_147_reg_10233[3]_i_57_n_0\,
      I1 => \trunc_ln50_reg_10238[7]_i_89_n_0\,
      I2 => \trunc_ln50_reg_10238[7]_i_90_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_87_n_0\
    );
\trunc_ln50_reg_10238[7]_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_84_fu_6665_p35(5),
      I1 => tmp_67_fu_6286_p35(5),
      I2 => \tmp_147_reg_10233[3]_i_167_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_88_n_0\
    );
\trunc_ln50_reg_10238[7]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp_101_fu_7044_p35(5),
      I1 => tmp_50_fu_5903_p35(5),
      O => \trunc_ln50_reg_10238[7]_i_89_n_0\
    );
\trunc_ln50_reg_10238[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => py_fu_7961_p2(7),
      I1 => \trunc_ln50_reg_10238[7]_i_23_n_0\,
      I2 => \tmp_147_reg_10233_reg[3]_i_8_n_5\,
      I3 => \trunc_ln50_reg_10238[7]_i_24_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_9_n_0\
    );
\trunc_ln50_reg_10238[7]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp_50_fu_5903_p35(5),
      I1 => tmp_101_fu_7044_p35(5),
      O => \trunc_ln50_reg_10238[7]_i_90_n_0\
    );
\trunc_ln50_reg_10238[7]_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_156_n_0\,
      I1 => tmp_67_fu_6286_p35(3),
      I2 => tmp_84_fu_6665_p35(3),
      I3 => tmp_84_fu_6665_p35(4),
      I4 => tmp_67_fu_6286_p35(4),
      O => \trunc_ln50_reg_10238[7]_i_91_n_0\
    );
\trunc_ln50_reg_10238[7]_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2882AAAA"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_94_n_0\,
      I1 => tmp_16_fu_5145_p35(4),
      I2 => tmp_135_fu_7806_p35(4),
      I3 => \tmp_147_reg_10233[3]_i_134_n_0\,
      I4 => \trunc_ln50_reg_10238[7]_i_93_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_92_n_0\
    );
\trunc_ln50_reg_10238[7]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp_101_fu_7044_p35(4),
      I1 => tmp_50_fu_5903_p35(4),
      O => \trunc_ln50_reg_10238[7]_i_93_n_0\
    );
\trunc_ln50_reg_10238[7]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp_50_fu_5903_p35(4),
      I1 => tmp_101_fu_7044_p35(4),
      O => \trunc_ln50_reg_10238[7]_i_94_n_0\
    );
\trunc_ln50_reg_10238[7]_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \trunc_ln50_reg_10238[7]_i_98_n_0\,
      I1 => \tmp_147_reg_10233[3]_i_67_n_0\,
      I2 => \trunc_ln50_reg_10238[7]_i_97_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_95_n_0\
    );
\trunc_ln50_reg_10238[7]_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_84_fu_6665_p35(3),
      I1 => tmp_67_fu_6286_p35(3),
      I2 => \trunc_ln50_reg_10238[7]_i_156_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_96_n_0\
    );
\trunc_ln50_reg_10238[7]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp_101_fu_7044_p35(3),
      I1 => tmp_50_fu_5903_p35(3),
      O => \trunc_ln50_reg_10238[7]_i_97_n_0\
    );
\trunc_ln50_reg_10238[7]_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp_50_fu_5903_p35(3),
      I1 => tmp_101_fu_7044_p35(3),
      O => \trunc_ln50_reg_10238[7]_i_98_n_0\
    );
\trunc_ln50_reg_10238[7]_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => tmp_101_fu_7044_p35(2),
      I1 => tmp_50_fu_5903_p35(2),
      I2 => \tmp_147_reg_10233[3]_i_72_n_0\,
      O => \trunc_ln50_reg_10238[7]_i_99_n_0\
    );
\trunc_ln50_reg_10238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln50_fu_8037_p1(0),
      Q => trunc_ln50_reg_10238(0),
      R => '0'
    );
\trunc_ln50_reg_10238_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln50_reg_10238_reg[0]_i_1_n_0\,
      CO(6) => \trunc_ln50_reg_10238_reg[0]_i_1_n_1\,
      CO(5) => \trunc_ln50_reg_10238_reg[0]_i_1_n_2\,
      CO(4) => \trunc_ln50_reg_10238_reg[0]_i_1_n_3\,
      CO(3) => \trunc_ln50_reg_10238_reg[0]_i_1_n_4\,
      CO(2) => \trunc_ln50_reg_10238_reg[0]_i_1_n_5\,
      CO(1) => \trunc_ln50_reg_10238_reg[0]_i_1_n_6\,
      CO(0) => \trunc_ln50_reg_10238_reg[0]_i_1_n_7\,
      DI(7) => \trunc_ln50_reg_10238[0]_i_2_n_0\,
      DI(6) => \trunc_ln50_reg_10238[7]_i_2_n_0\,
      DI(5) => \trunc_ln50_reg_10238[7]_i_3_n_0\,
      DI(4) => \trunc_ln50_reg_10238[7]_i_4_n_0\,
      DI(3) => \trunc_ln50_reg_10238[7]_i_5_n_0\,
      DI(2) => \trunc_ln50_reg_10238[7]_i_6_n_0\,
      DI(1) => \trunc_ln50_reg_10238[7]_i_7_n_0\,
      DI(0) => \trunc_ln50_reg_10238[0]_i_3_n_0\,
      O(7 downto 1) => \NLW_trunc_ln50_reg_10238_reg[0]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => trunc_ln50_fu_8037_p1(0),
      S(7) => \trunc_ln50_reg_10238[0]_i_4_n_0\,
      S(6) => \trunc_ln50_reg_10238[0]_i_5_n_0\,
      S(5) => \trunc_ln50_reg_10238[0]_i_6_n_0\,
      S(4) => \trunc_ln50_reg_10238[0]_i_7_n_0\,
      S(3) => \trunc_ln50_reg_10238[0]_i_8_n_0\,
      S(2) => \trunc_ln50_reg_10238[0]_i_9_n_0\,
      S(1) => \trunc_ln50_reg_10238[0]_i_10_n_0\,
      S(0) => \trunc_ln50_reg_10238[0]_i_11_n_0\
    );
\trunc_ln50_reg_10238_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln50_fu_8037_p1(1),
      Q => trunc_ln50_reg_10238(1),
      R => '0'
    );
\trunc_ln50_reg_10238_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln50_fu_8037_p1(2),
      Q => trunc_ln50_reg_10238(2),
      R => '0'
    );
\trunc_ln50_reg_10238_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln50_fu_8037_p1(3),
      Q => trunc_ln50_reg_10238(3),
      R => '0'
    );
\trunc_ln50_reg_10238_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln50_fu_8037_p1(4),
      Q => trunc_ln50_reg_10238(4),
      R => '0'
    );
\trunc_ln50_reg_10238_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln50_fu_8037_p1(5),
      Q => trunc_ln50_reg_10238(5),
      R => '0'
    );
\trunc_ln50_reg_10238_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln50_fu_8037_p1(6),
      Q => trunc_ln50_reg_10238(6),
      R => '0'
    );
\trunc_ln50_reg_10238_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln50_fu_8037_p1(7),
      Q => trunc_ln50_reg_10238(7),
      R => '0'
    );
\trunc_ln50_reg_10238_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_trunc_ln50_reg_10238_reg[7]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \trunc_ln50_reg_10238_reg[7]_i_1_n_1\,
      CO(5) => \trunc_ln50_reg_10238_reg[7]_i_1_n_2\,
      CO(4) => \trunc_ln50_reg_10238_reg[7]_i_1_n_3\,
      CO(3) => \trunc_ln50_reg_10238_reg[7]_i_1_n_4\,
      CO(2) => \trunc_ln50_reg_10238_reg[7]_i_1_n_5\,
      CO(1) => \trunc_ln50_reg_10238_reg[7]_i_1_n_6\,
      CO(0) => \trunc_ln50_reg_10238_reg[7]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \trunc_ln50_reg_10238[7]_i_2_n_0\,
      DI(5) => \trunc_ln50_reg_10238[7]_i_3_n_0\,
      DI(4) => \trunc_ln50_reg_10238[7]_i_4_n_0\,
      DI(3) => \trunc_ln50_reg_10238[7]_i_5_n_0\,
      DI(2) => \trunc_ln50_reg_10238[7]_i_6_n_0\,
      DI(1) => \trunc_ln50_reg_10238[7]_i_7_n_0\,
      DI(0) => \trunc_ln50_reg_10238[7]_i_8_n_0\,
      O(7 downto 1) => trunc_ln50_fu_8037_p1(7 downto 1),
      O(0) => \NLW_trunc_ln50_reg_10238_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7) => \trunc_ln50_reg_10238[7]_i_9_n_0\,
      S(6) => \trunc_ln50_reg_10238[7]_i_10_n_0\,
      S(5) => \trunc_ln50_reg_10238[7]_i_11_n_0\,
      S(4) => \trunc_ln50_reg_10238[7]_i_12_n_0\,
      S(3) => \trunc_ln50_reg_10238[7]_i_13_n_0\,
      S(2) => \trunc_ln50_reg_10238[7]_i_14_n_0\,
      S(1) => \trunc_ln50_reg_10238[7]_i_15_n_0\,
      S(0) => \trunc_ln50_reg_10238[7]_i_16_n_0\
    );
\trunc_ln50_reg_10238_reg[7]_i_32\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln50_reg_10238_reg[7]_i_32_n_0\,
      CO(6) => \trunc_ln50_reg_10238_reg[7]_i_32_n_1\,
      CO(5) => \trunc_ln50_reg_10238_reg[7]_i_32_n_2\,
      CO(4) => \trunc_ln50_reg_10238_reg[7]_i_32_n_3\,
      CO(3) => \trunc_ln50_reg_10238_reg[7]_i_32_n_4\,
      CO(2) => \trunc_ln50_reg_10238_reg[7]_i_32_n_5\,
      CO(1) => \trunc_ln50_reg_10238_reg[7]_i_32_n_6\,
      CO(0) => \trunc_ln50_reg_10238_reg[7]_i_32_n_7\,
      DI(7) => \trunc_ln50_reg_10238[7]_i_46_n_0\,
      DI(6) => \trunc_ln50_reg_10238[7]_i_47_n_0\,
      DI(5) => \trunc_ln50_reg_10238[7]_i_48_n_0\,
      DI(4) => \trunc_ln50_reg_10238[7]_i_49_n_0\,
      DI(3) => \trunc_ln50_reg_10238[7]_i_50_n_0\,
      DI(2) => \trunc_ln50_reg_10238[7]_i_51_n_0\,
      DI(1) => \trunc_ln50_reg_10238[7]_i_52_n_0\,
      DI(0) => \trunc_ln50_reg_10238[7]_i_53_n_0\,
      O(7 downto 0) => px_fu_7921_p2(7 downto 0),
      S(7) => \trunc_ln50_reg_10238[7]_i_54_n_0\,
      S(6) => \trunc_ln50_reg_10238[7]_i_55_n_0\,
      S(5) => \trunc_ln50_reg_10238[7]_i_56_n_0\,
      S(4) => \trunc_ln50_reg_10238[7]_i_57_n_0\,
      S(3) => \trunc_ln50_reg_10238[7]_i_58_n_0\,
      S(2) => \trunc_ln50_reg_10238[7]_i_59_n_0\,
      S(1) => \trunc_ln50_reg_10238[7]_i_60_n_0\,
      S(0) => \trunc_ln50_reg_10238[7]_i_61_n_0\
    );
\trunc_ln5_reg_8306[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => trunc_ln41_reg_8133_pp0_iter10_reg(3),
      I1 => trunc_ln41_reg_8133_pp0_iter10_reg(1),
      I2 => trunc_ln41_reg_8133_pp0_iter10_reg(0),
      I3 => trunc_ln41_reg_8133_pp0_iter10_reg(2),
      I4 => trunc_ln45_1_reg_8140_pp0_iter10_reg(0),
      O => \trunc_ln5_reg_8306[0]_i_1_n_0\
    );
\trunc_ln5_reg_8306[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter10_reg(0),
      I1 => trunc_ln41_reg_8133_pp0_iter10_reg(2),
      I2 => trunc_ln41_reg_8133_pp0_iter10_reg(0),
      I3 => trunc_ln41_reg_8133_pp0_iter10_reg(1),
      I4 => trunc_ln41_reg_8133_pp0_iter10_reg(3),
      I5 => trunc_ln45_1_reg_8140_pp0_iter10_reg(1),
      O => \trunc_ln5_reg_8306[1]_i_1_n_0\
    );
\trunc_ln5_reg_8306[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \trunc_ln5_reg_8306[3]_i_2_n_0\,
      I1 => trunc_ln45_1_reg_8140_pp0_iter10_reg(2),
      O => \trunc_ln5_reg_8306[2]_i_1_n_0\
    );
\trunc_ln5_reg_8306[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter10_reg(2),
      I1 => \trunc_ln5_reg_8306[3]_i_2_n_0\,
      I2 => trunc_ln45_1_reg_8140_pp0_iter10_reg(3),
      O => \trunc_ln5_reg_8306[3]_i_1_n_0\
    );
\trunc_ln5_reg_8306[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => trunc_ln45_1_reg_8140_pp0_iter10_reg(0),
      I1 => trunc_ln41_reg_8133_pp0_iter10_reg(2),
      I2 => trunc_ln41_reg_8133_pp0_iter10_reg(0),
      I3 => trunc_ln41_reg_8133_pp0_iter10_reg(1),
      I4 => trunc_ln41_reg_8133_pp0_iter10_reg(3),
      I5 => trunc_ln45_1_reg_8140_pp0_iter10_reg(1),
      O => \trunc_ln5_reg_8306[3]_i_2_n_0\
    );
\trunc_ln5_reg_8306_pp0_iter12_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln5_reg_8306(0),
      Q => trunc_ln5_reg_8306_pp0_iter12_reg(0),
      R => '0'
    );
\trunc_ln5_reg_8306_pp0_iter12_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln5_reg_8306(1),
      Q => trunc_ln5_reg_8306_pp0_iter12_reg(1),
      R => '0'
    );
\trunc_ln5_reg_8306_pp0_iter12_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln5_reg_8306(2),
      Q => trunc_ln5_reg_8306_pp0_iter12_reg(2),
      R => '0'
    );
\trunc_ln5_reg_8306_pp0_iter12_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln5_reg_8306(3),
      Q => trunc_ln5_reg_8306_pp0_iter12_reg(3),
      R => '0'
    );
\trunc_ln5_reg_8306_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln5_reg_8306[0]_i_1_n_0\,
      Q => trunc_ln5_reg_8306(0),
      R => '0'
    );
\trunc_ln5_reg_8306_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln5_reg_8306[1]_i_1_n_0\,
      Q => trunc_ln5_reg_8306(1),
      R => '0'
    );
\trunc_ln5_reg_8306_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln5_reg_8306[2]_i_1_n_0\,
      Q => trunc_ln5_reg_8306(2),
      R => '0'
    );
\trunc_ln5_reg_8306_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln5_reg_8306[3]_i_1_n_0\,
      Q => trunc_ln5_reg_8306(3),
      R => '0'
    );
urem_8ns_3ns_2_12_1_U57: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_8ns_3ns_2_12_1
     port map (
      ap_clk => ap_clk,
      ap_clk_0 => urem_8ns_3ns_2_12_1_U57_n_0,
      ap_clk_1 => urem_8ns_3ns_2_12_1_U57_n_1,
      select_ln40_2_reg_8125_pp0_iter1_reg(7 downto 0) => select_ln40_2_reg_8125_pp0_iter1_reg(7 downto 0)
    );
\x_fu_236[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => x_fu_236(4),
      I1 => x_fu_236(3),
      I2 => x_fu_236(5),
      I3 => x_fu_236(6),
      I4 => x_fu_236(7),
      I5 => x_fu_236(2),
      O => \x_fu_236[1]_i_2_n_0\
    );
\x_fu_236[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => x_fu_236(1),
      I1 => x_fu_236(0),
      I2 => x_fu_236(2),
      O => \x_fu_236[6]_i_2_n_0\
    );
\x_fu_236[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => x_fu_236(5),
      I1 => x_fu_236(3),
      I2 => x_fu_236(4),
      I3 => x_fu_236(2),
      I4 => x_fu_236(0),
      I5 => x_fu_236(1),
      O => \x_fu_236[7]_i_2_n_0\
    );
\x_fu_236_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => x_fu_236(0),
      R => '0'
    );
\x_fu_236_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => x_fu_236(1),
      R => '0'
    );
\x_fu_236_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => x_fu_236(2),
      R => '0'
    );
\x_fu_236_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => x_fu_236(3),
      R => '0'
    );
\x_fu_236_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => x_fu_236(4),
      R => '0'
    );
\x_fu_236_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => x_fu_236(5),
      R => '0'
    );
\x_fu_236_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => x_fu_236(6),
      R => '0'
    );
\x_fu_236_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => x_fu_236(7),
      R => '0'
    );
\y_fu_240[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \y_fu_240_reg_n_0_[0]\,
      I1 => \x_fu_236[7]_i_2_n_0\,
      I2 => x_fu_236(7),
      I3 => x_fu_236(6),
      I4 => \y_fu_240_reg_n_0_[1]\,
      O => \y_fu_240[1]_i_1_n_0\
    );
\y_fu_240[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => \y_fu_240_reg_n_0_[1]\,
      I1 => x_fu_236(6),
      I2 => x_fu_236(7),
      I3 => \x_fu_236[7]_i_2_n_0\,
      I4 => \y_fu_240_reg_n_0_[0]\,
      I5 => \y_fu_240_reg_n_0_[2]\,
      O => \y_fu_240[2]_i_1_n_0\
    );
\y_fu_240[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \y_fu_240_reg_n_0_[2]\,
      I1 => \y_fu_240_reg_n_0_[0]\,
      I2 => \y_fu_240[4]_i_2_n_0\,
      I3 => \y_fu_240_reg_n_0_[1]\,
      I4 => \y_fu_240_reg_n_0_[3]\,
      O => \y_fu_240[3]_i_1_n_0\
    );
\y_fu_240[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \y_fu_240_reg_n_0_[3]\,
      I1 => \y_fu_240_reg_n_0_[1]\,
      I2 => \y_fu_240[4]_i_2_n_0\,
      I3 => \y_fu_240_reg_n_0_[0]\,
      I4 => \y_fu_240_reg_n_0_[2]\,
      I5 => \y_fu_240_reg_n_0_[4]\,
      O => \y_fu_240[4]_i_1_n_0\
    );
\y_fu_240[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \x_fu_236[6]_i_2_n_0\,
      I1 => x_fu_236(4),
      I2 => x_fu_236(3),
      I3 => x_fu_236(5),
      I4 => x_fu_236(7),
      I5 => x_fu_236(6),
      O => \y_fu_240[4]_i_2_n_0\
    );
\y_fu_240[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \y_fu_240_reg_n_0_[4]\,
      I1 => \y_fu_240_reg_n_0_[2]\,
      I2 => \y_fu_240[5]_i_2_n_0\,
      I3 => \y_fu_240_reg_n_0_[1]\,
      I4 => \y_fu_240_reg_n_0_[3]\,
      I5 => \y_fu_240_reg_n_0_[5]\,
      O => \y_fu_240[5]_i_1_n_0\
    );
\y_fu_240[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => x_fu_236(6),
      I1 => x_fu_236(7),
      I2 => \x_fu_236[7]_i_2_n_0\,
      I3 => \y_fu_240_reg_n_0_[0]\,
      O => \y_fu_240[5]_i_2_n_0\
    );
\y_fu_240[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \y_fu_240_reg_n_0_[5]\,
      I1 => \y_fu_240_reg_n_0_[3]\,
      I2 => \y_fu_240[7]_i_3_n_0\,
      I3 => \y_fu_240_reg_n_0_[4]\,
      I4 => \y_fu_240_reg_n_0_[6]\,
      O => \y_fu_240[6]_i_1_n_0\
    );
\y_fu_240[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \y_fu_240_reg_n_0_[6]\,
      I1 => \y_fu_240_reg_n_0_[4]\,
      I2 => \y_fu_240[7]_i_3_n_0\,
      I3 => \y_fu_240_reg_n_0_[3]\,
      I4 => \y_fu_240_reg_n_0_[5]\,
      I5 => \y_fu_240_reg_n_0_[7]\,
      O => \y_fu_240[7]_i_2_n_0\
    );
\y_fu_240[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFFFFFFFFF"
    )
        port map (
      I0 => \y_fu_240_reg_n_0_[1]\,
      I1 => x_fu_236(6),
      I2 => x_fu_236(7),
      I3 => \x_fu_236[7]_i_2_n_0\,
      I4 => \y_fu_240_reg_n_0_[0]\,
      I5 => \y_fu_240_reg_n_0_[2]\,
      O => \y_fu_240[7]_i_3_n_0\
    );
\y_fu_240_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => \y_fu_240_reg_n_0_[0]\,
      R => '0'
    );
\y_fu_240_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => \y_fu_240[1]_i_1_n_0\,
      Q => \y_fu_240_reg_n_0_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\y_fu_240_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => \y_fu_240[2]_i_1_n_0\,
      Q => \y_fu_240_reg_n_0_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\y_fu_240_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => \y_fu_240[3]_i_1_n_0\,
      Q => \y_fu_240_reg_n_0_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\y_fu_240_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => \y_fu_240[4]_i_1_n_0\,
      Q => \y_fu_240_reg_n_0_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\y_fu_240_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => \y_fu_240[5]_i_1_n_0\,
      Q => \y_fu_240_reg_n_0_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\y_fu_240_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => \y_fu_240[6]_i_1_n_0\,
      Q => \y_fu_240_reg_n_0_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\y_fu_240_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_2440,
      D => \y_fu_240[7]_i_2_n_0\,
      Q => \y_fu_240_reg_n_0_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS_TVALID : in STD_LOGIC;
    S_AXIS_TREADY : out STD_LOGIC;
    S_AXIS_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXIS_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXIS_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXIS_TVALID : out STD_LOGIC;
    M_AXIS_TREADY : in STD_LOGIC;
    M_AXIS_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXIS_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXIS_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls : entity is "8'b00000001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls : entity is "8'b00000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls : entity is "8'b00000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls : entity is "8'b00001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls : entity is "8'b00010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls : entity is "8'b00100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls : entity is "8'b01000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls : entity is "8'b10000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axis_tdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal M_AXIS_TREADY_int_regslice : STD_LOGIC;
  signal S_AXIS_TDATA_int_regslice : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal S_AXIS_TVALID_int_regslice : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \ap_NS_fsm__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal frame_10_ce1 : STD_LOGIC;
  signal frame_10_ce2 : STD_LOGIC;
  signal frame_10_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_10_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_10_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_10_we0 : STD_LOGIC;
  signal frame_11_ce0 : STD_LOGIC;
  signal frame_11_ce1 : STD_LOGIC;
  signal frame_11_ce2 : STD_LOGIC;
  signal frame_11_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_11_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_11_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_11_we0 : STD_LOGIC;
  signal frame_12_ce1 : STD_LOGIC;
  signal frame_12_ce2 : STD_LOGIC;
  signal frame_12_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_12_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_12_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_12_we0 : STD_LOGIC;
  signal frame_13_ce1 : STD_LOGIC;
  signal frame_13_ce2 : STD_LOGIC;
  signal frame_13_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_13_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_13_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_13_we0 : STD_LOGIC;
  signal frame_14_ce0 : STD_LOGIC;
  signal frame_14_ce1 : STD_LOGIC;
  signal frame_14_ce2 : STD_LOGIC;
  signal frame_14_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_14_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_14_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_14_we0 : STD_LOGIC;
  signal frame_15_ce1 : STD_LOGIC;
  signal frame_15_ce2 : STD_LOGIC;
  signal frame_15_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_15_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_15_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_15_we0 : STD_LOGIC;
  signal frame_16_ce1 : STD_LOGIC;
  signal frame_16_ce2 : STD_LOGIC;
  signal frame_16_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_16_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_16_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_16_we0 : STD_LOGIC;
  signal frame_17_ce0 : STD_LOGIC;
  signal frame_17_ce1 : STD_LOGIC;
  signal frame_17_ce2 : STD_LOGIC;
  signal frame_17_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_17_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_17_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_17_we0 : STD_LOGIC;
  signal frame_18_ce1 : STD_LOGIC;
  signal frame_18_ce2 : STD_LOGIC;
  signal frame_18_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_18_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_18_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_18_we0 : STD_LOGIC;
  signal frame_19_ce1 : STD_LOGIC;
  signal frame_19_ce2 : STD_LOGIC;
  signal frame_19_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_19_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_19_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_19_we0 : STD_LOGIC;
  signal frame_1_address0 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal frame_1_ce1 : STD_LOGIC;
  signal frame_1_ce2 : STD_LOGIC;
  signal frame_1_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_1_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_1_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_1_we0 : STD_LOGIC;
  signal frame_20_ce0 : STD_LOGIC;
  signal frame_20_ce1 : STD_LOGIC;
  signal frame_20_ce2 : STD_LOGIC;
  signal frame_20_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_20_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_20_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_20_we0 : STD_LOGIC;
  signal frame_21_ce1 : STD_LOGIC;
  signal frame_21_ce2 : STD_LOGIC;
  signal frame_21_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_21_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_21_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_21_we0 : STD_LOGIC;
  signal frame_22_ce1 : STD_LOGIC;
  signal frame_22_ce2 : STD_LOGIC;
  signal frame_22_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_22_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_22_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_22_we0 : STD_LOGIC;
  signal frame_23_ce0 : STD_LOGIC;
  signal frame_23_ce1 : STD_LOGIC;
  signal frame_23_ce2 : STD_LOGIC;
  signal frame_23_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_23_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_23_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_23_we0 : STD_LOGIC;
  signal frame_24_ce1 : STD_LOGIC;
  signal frame_24_ce2 : STD_LOGIC;
  signal frame_24_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_24_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_24_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_24_we0 : STD_LOGIC;
  signal frame_25_ce1 : STD_LOGIC;
  signal frame_25_ce2 : STD_LOGIC;
  signal frame_25_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_25_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_25_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_25_we0 : STD_LOGIC;
  signal frame_26_ce0 : STD_LOGIC;
  signal frame_26_ce1 : STD_LOGIC;
  signal frame_26_ce2 : STD_LOGIC;
  signal frame_26_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_26_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_26_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_26_we0 : STD_LOGIC;
  signal frame_27_ce1 : STD_LOGIC;
  signal frame_27_ce2 : STD_LOGIC;
  signal frame_27_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_27_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_27_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_27_we0 : STD_LOGIC;
  signal frame_28_ce1 : STD_LOGIC;
  signal frame_28_ce2 : STD_LOGIC;
  signal frame_28_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_28_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_28_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_28_we0 : STD_LOGIC;
  signal frame_29_ce0 : STD_LOGIC;
  signal frame_29_ce1 : STD_LOGIC;
  signal frame_29_ce2 : STD_LOGIC;
  signal frame_29_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_29_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_29_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_29_we0 : STD_LOGIC;
  signal frame_2_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal frame_2_ce0 : STD_LOGIC;
  signal frame_2_ce1 : STD_LOGIC;
  signal frame_2_ce2 : STD_LOGIC;
  signal frame_2_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_2_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_2_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_2_we0 : STD_LOGIC;
  signal frame_30_ce1 : STD_LOGIC;
  signal frame_30_ce2 : STD_LOGIC;
  signal frame_30_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_30_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_30_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_30_we0 : STD_LOGIC;
  signal frame_31_ce1 : STD_LOGIC;
  signal frame_31_ce2 : STD_LOGIC;
  signal frame_31_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_31_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_31_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_31_we0 : STD_LOGIC;
  signal frame_32_ce0 : STD_LOGIC;
  signal frame_32_ce1 : STD_LOGIC;
  signal frame_32_ce2 : STD_LOGIC;
  signal frame_32_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_32_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_32_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_32_we0 : STD_LOGIC;
  signal frame_33_ce1 : STD_LOGIC;
  signal frame_33_ce2 : STD_LOGIC;
  signal frame_33_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_33_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_33_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_33_we0 : STD_LOGIC;
  signal frame_34_ce1 : STD_LOGIC;
  signal frame_34_ce2 : STD_LOGIC;
  signal frame_34_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_34_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_34_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_34_we0 : STD_LOGIC;
  signal frame_35_ce0 : STD_LOGIC;
  signal frame_35_ce1 : STD_LOGIC;
  signal frame_35_ce2 : STD_LOGIC;
  signal frame_35_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_35_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_35_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_35_we0 : STD_LOGIC;
  signal frame_36_ce1 : STD_LOGIC;
  signal frame_36_ce2 : STD_LOGIC;
  signal frame_36_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_36_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_36_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_36_we0 : STD_LOGIC;
  signal frame_37_ce1 : STD_LOGIC;
  signal frame_37_ce2 : STD_LOGIC;
  signal frame_37_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_37_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_37_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_37_we0 : STD_LOGIC;
  signal frame_38_ce0 : STD_LOGIC;
  signal frame_38_ce1 : STD_LOGIC;
  signal frame_38_ce2 : STD_LOGIC;
  signal frame_38_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_38_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_38_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_38_we0 : STD_LOGIC;
  signal frame_39_ce1 : STD_LOGIC;
  signal frame_39_ce2 : STD_LOGIC;
  signal frame_39_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_39_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_39_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_39_we0 : STD_LOGIC;
  signal frame_3_ce1 : STD_LOGIC;
  signal frame_3_ce2 : STD_LOGIC;
  signal frame_3_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_3_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_3_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_3_we0 : STD_LOGIC;
  signal frame_40_ce1 : STD_LOGIC;
  signal frame_40_ce2 : STD_LOGIC;
  signal frame_40_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_40_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_40_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_40_we0 : STD_LOGIC;
  signal frame_41_ce0 : STD_LOGIC;
  signal frame_41_ce1 : STD_LOGIC;
  signal frame_41_ce2 : STD_LOGIC;
  signal frame_41_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_41_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_41_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_41_we0 : STD_LOGIC;
  signal frame_42_ce1 : STD_LOGIC;
  signal frame_42_ce2 : STD_LOGIC;
  signal frame_42_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_42_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_42_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_42_we0 : STD_LOGIC;
  signal frame_43_ce1 : STD_LOGIC;
  signal frame_43_ce2 : STD_LOGIC;
  signal frame_43_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_43_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_43_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_43_we0 : STD_LOGIC;
  signal frame_44_ce0 : STD_LOGIC;
  signal frame_44_ce1 : STD_LOGIC;
  signal frame_44_ce2 : STD_LOGIC;
  signal frame_44_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_44_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_44_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_44_we0 : STD_LOGIC;
  signal frame_45_ce1 : STD_LOGIC;
  signal frame_45_ce2 : STD_LOGIC;
  signal frame_45_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_45_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_45_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_45_we0 : STD_LOGIC;
  signal frame_46_ce1 : STD_LOGIC;
  signal frame_46_ce2 : STD_LOGIC;
  signal frame_46_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_46_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_46_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_46_we0 : STD_LOGIC;
  signal frame_47_ce0 : STD_LOGIC;
  signal frame_47_ce1 : STD_LOGIC;
  signal frame_47_ce2 : STD_LOGIC;
  signal frame_47_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_47_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_47_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_47_we0 : STD_LOGIC;
  signal frame_4_ce1 : STD_LOGIC;
  signal frame_4_ce2 : STD_LOGIC;
  signal frame_4_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_4_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_4_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_4_we0 : STD_LOGIC;
  signal frame_5_ce0 : STD_LOGIC;
  signal frame_5_ce1 : STD_LOGIC;
  signal frame_5_ce2 : STD_LOGIC;
  signal frame_5_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_5_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_5_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_5_we0 : STD_LOGIC;
  signal frame_6_ce1 : STD_LOGIC;
  signal frame_6_ce2 : STD_LOGIC;
  signal frame_6_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_6_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_6_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_6_we0 : STD_LOGIC;
  signal frame_7_ce1 : STD_LOGIC;
  signal frame_7_ce2 : STD_LOGIC;
  signal frame_7_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_7_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_7_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_7_we0 : STD_LOGIC;
  signal frame_8_ce0 : STD_LOGIC;
  signal frame_8_ce1 : STD_LOGIC;
  signal frame_8_ce2 : STD_LOGIC;
  signal frame_8_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_8_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_8_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_8_we0 : STD_LOGIC;
  signal frame_9_ce1 : STD_LOGIC;
  signal frame_9_ce2 : STD_LOGIC;
  signal frame_9_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_9_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_9_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_9_we0 : STD_LOGIC;
  signal frame_address0 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal frame_ce1 : STD_LOGIC;
  signal frame_ce2 : STD_LOGIC;
  signal frame_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_we0 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_43 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_62 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_95 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_10_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_11_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_12_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_13_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_14_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_15_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_16_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_17_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_18_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_19_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_20_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_21_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_22_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_23_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_24_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_25_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_26_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_27_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_28_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_29_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_30_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_31_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_32_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_33_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_34_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_35_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_36_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_37_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_38_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_39_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_3_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_40_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_41_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_42_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_43_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_44_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_45_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_46_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_47_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_4_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_5_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_6_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_7_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_8_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_9_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_169 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_170 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_ce0 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TLAST : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_n_0 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_n_3 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_n_4 : STD_LOGIC;
  signal output_10_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal output_10_we0 : STD_LOGIC;
  signal output_11_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal output_11_we0 : STD_LOGIC;
  signal output_12_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal output_12_we0 : STD_LOGIC;
  signal output_13_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal output_13_we0 : STD_LOGIC;
  signal output_14_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal output_14_we0 : STD_LOGIC;
  signal output_15_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal output_15_we0 : STD_LOGIC;
  signal output_1_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal output_1_we0 : STD_LOGIC;
  signal output_2_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal output_2_we0 : STD_LOGIC;
  signal output_3_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal output_3_we0 : STD_LOGIC;
  signal output_4_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal output_4_we0 : STD_LOGIC;
  signal output_5_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal output_5_we0 : STD_LOGIC;
  signal output_6_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal output_6_we0 : STD_LOGIC;
  signal output_7_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal output_7_we0 : STD_LOGIC;
  signal output_8_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal output_8_we0 : STD_LOGIC;
  signal output_9_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal output_9_we0 : STD_LOGIC;
  signal output_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal output_ce0 : STD_LOGIC;
  signal output_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal output_we0 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
begin
  M_AXIS_TDATA(31) <= \<const0>\;
  M_AXIS_TDATA(30) <= \<const0>\;
  M_AXIS_TDATA(29) <= \<const0>\;
  M_AXIS_TDATA(28) <= \<const0>\;
  M_AXIS_TDATA(27) <= \<const0>\;
  M_AXIS_TDATA(26) <= \<const0>\;
  M_AXIS_TDATA(25) <= \<const0>\;
  M_AXIS_TDATA(24) <= \<const0>\;
  M_AXIS_TDATA(23) <= \<const0>\;
  M_AXIS_TDATA(22) <= \<const0>\;
  M_AXIS_TDATA(21) <= \<const0>\;
  M_AXIS_TDATA(20) <= \<const0>\;
  M_AXIS_TDATA(19) <= \<const0>\;
  M_AXIS_TDATA(18) <= \<const0>\;
  M_AXIS_TDATA(17) <= \<const0>\;
  M_AXIS_TDATA(16) <= \<const0>\;
  M_AXIS_TDATA(15) <= \<const0>\;
  M_AXIS_TDATA(14) <= \<const0>\;
  M_AXIS_TDATA(13) <= \<const0>\;
  M_AXIS_TDATA(12) <= \<const0>\;
  M_AXIS_TDATA(11) <= \<const0>\;
  M_AXIS_TDATA(10) <= \<const0>\;
  M_AXIS_TDATA(9) <= \<const0>\;
  M_AXIS_TDATA(8) <= \<const0>\;
  M_AXIS_TDATA(7 downto 0) <= \^m_axis_tdata\(7 downto 0);
  M_AXIS_TKEEP(3) <= \<const0>\;
  M_AXIS_TKEEP(2) <= \<const0>\;
  M_AXIS_TKEEP(1) <= \<const0>\;
  M_AXIS_TKEEP(0) <= \<const0>\;
  M_AXIS_TSTRB(3) <= \<const0>\;
  M_AXIS_TSTRB(2) <= \<const0>\;
  M_AXIS_TSTRB(1) <= \<const0>\;
  M_AXIS_TSTRB(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[0]\,
      Q => \ap_CS_fsm_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => \ap_CS_fsm_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
frame_10_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34,
      address0(6 downto 0) => frame_1_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_10_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_11_ce0,
      ce1 => frame_10_ce1,
      ce2 => frame_10_ce2,
      d0(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0(7 downto 0),
      q0(7 downto 0) => frame_10_q0(7 downto 0),
      q1(7 downto 0) => frame_10_q1(7 downto 0),
      q2(7 downto 0) => frame_10_q2(7 downto 0),
      ram1_reg_bram_0_0(3 downto 0) => frame_2_address0(3 downto 0),
      ram1_reg_bram_0_1(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,
      ram1_reg_bram_0_1(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,
      ram1_reg_bram_0_1(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,
      ram1_reg_bram_0_1(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193,
      we0 => frame_10_we0
    );
frame_11_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_0
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34,
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_11_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_11_ce0,
      ce1 => frame_11_ce1,
      ce2 => frame_11_ce2,
      d0(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0(7 downto 0),
      frame_2_address0(10 downto 0) => frame_2_address0(10 downto 0),
      q0(7 downto 0) => frame_11_q0(7 downto 0),
      q1(7 downto 0) => frame_11_q1(7 downto 0),
      q2(7 downto 0) => frame_11_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193,
      we0 => frame_11_we0
    );
frame_12_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_1
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34,
      address0(6 downto 0) => frame_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_12_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_14_ce0,
      ce1 => frame_12_ce1,
      ce2 => frame_12_ce2,
      d0(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0(7 downto 0),
      q0(7 downto 0) => frame_12_q0(7 downto 0),
      q1(7 downto 0) => frame_12_q1(7 downto 0),
      q2(7 downto 0) => frame_12_q2(7 downto 0),
      ram1_reg_bram_0_0(3 downto 0) => frame_2_address0(3 downto 0),
      ram1_reg_bram_0_1(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,
      ram1_reg_bram_0_1(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,
      ram1_reg_bram_0_1(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,
      ram1_reg_bram_0_1(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193,
      we0 => frame_12_we0
    );
frame_13_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_2
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34,
      address0(6 downto 0) => frame_1_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_13_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_14_ce0,
      ce1 => frame_13_ce1,
      ce2 => frame_13_ce2,
      d0(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0(7 downto 0),
      q0(7 downto 0) => frame_13_q0(7 downto 0),
      q1(7 downto 0) => frame_13_q1(7 downto 0),
      q2(7 downto 0) => frame_13_q2(7 downto 0),
      ram1_reg_bram_0_0(3 downto 0) => frame_2_address0(3 downto 0),
      ram1_reg_bram_0_1(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,
      ram1_reg_bram_0_1(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,
      ram1_reg_bram_0_1(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,
      ram1_reg_bram_0_1(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193,
      we0 => frame_13_we0
    );
frame_14_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_3
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34,
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_14_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_14_ce0,
      ce1 => frame_14_ce1,
      ce2 => frame_14_ce2,
      d0(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0(7 downto 0),
      frame_2_address0(10 downto 0) => frame_2_address0(10 downto 0),
      q0(7 downto 0) => frame_14_q0(7 downto 0),
      q1(7 downto 0) => frame_14_q1(7 downto 0),
      q2(7 downto 0) => frame_14_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193,
      we0 => frame_14_we0
    );
frame_15_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_4
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34,
      address0(6 downto 0) => frame_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_15_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_17_ce0,
      ce1 => frame_15_ce1,
      ce2 => frame_15_ce2,
      d0(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0(7 downto 0),
      frame_2_address0(3 downto 0) => frame_2_address0(3 downto 0),
      q0(7 downto 0) => frame_15_q0(7 downto 0),
      q1(7 downto 0) => frame_15_q1(7 downto 0),
      q2(7 downto 0) => frame_15_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193,
      we0 => frame_15_we0
    );
frame_16_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_5
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34,
      address0(6 downto 0) => frame_1_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_16_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_17_ce0,
      ce1 => frame_16_ce1,
      ce2 => frame_16_ce2,
      d0(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0(7 downto 0),
      frame_2_address0(3 downto 0) => frame_2_address0(3 downto 0),
      q0(7 downto 0) => frame_16_q0(7 downto 0),
      q1(7 downto 0) => frame_16_q1(7 downto 0),
      q2(7 downto 0) => frame_16_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193,
      we0 => frame_16_we0
    );
frame_17_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_6
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34,
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_17_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_17_ce0,
      ce1 => frame_17_ce1,
      ce2 => frame_17_ce2,
      d0(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0(7 downto 0),
      frame_2_address0(10 downto 0) => frame_2_address0(10 downto 0),
      q0(7 downto 0) => frame_17_q0(7 downto 0),
      q1(7 downto 0) => frame_17_q1(7 downto 0),
      q2(7 downto 0) => frame_17_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193,
      we0 => frame_17_we0
    );
frame_18_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_7
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34,
      address0(6 downto 0) => frame_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_18_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_20_ce0,
      ce1 => frame_18_ce1,
      ce2 => frame_18_ce2,
      d0(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0(7 downto 0),
      frame_2_address0(3 downto 0) => frame_2_address0(3 downto 0),
      q0(7 downto 0) => frame_18_q0(7 downto 0),
      q1(7 downto 0) => frame_18_q1(7 downto 0),
      q2(7 downto 0) => frame_18_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193,
      we0 => frame_18_we0
    );
frame_19_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_8
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34,
      address0(6 downto 0) => frame_1_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_19_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_20_ce0,
      ce1 => frame_19_ce1,
      ce2 => frame_19_ce2,
      d0(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0(7 downto 0),
      frame_2_address0(3 downto 0) => frame_2_address0(3 downto 0),
      q0(7 downto 0) => frame_19_q0(7 downto 0),
      q1(7 downto 0) => frame_19_q1(7 downto 0),
      q2(7 downto 0) => frame_19_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193,
      we0 => frame_19_we0
    );
frame_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_9
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34,
      address0(6 downto 0) => frame_1_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_2_ce0,
      ce1 => frame_1_ce1,
      ce2 => frame_1_ce2,
      d0(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0(7 downto 0),
      frame_2_address0(3 downto 0) => frame_2_address0(3 downto 0),
      q0(7 downto 0) => frame_1_q0(7 downto 0),
      q1(7 downto 0) => frame_1_q1(7 downto 0),
      q2(7 downto 0) => frame_1_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193,
      we0 => frame_1_we0
    );
frame_20_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_10
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34,
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_20_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_20_ce0,
      ce1 => frame_20_ce1,
      ce2 => frame_20_ce2,
      d0(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0(7 downto 0),
      frame_2_address0(10 downto 0) => frame_2_address0(10 downto 0),
      q0(7 downto 0) => frame_20_q0(7 downto 0),
      q1(7 downto 0) => frame_20_q1(7 downto 0),
      q2(7 downto 0) => frame_20_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193,
      we0 => frame_20_we0
    );
frame_21_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_11
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34,
      address0(6 downto 0) => frame_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_21_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_23_ce0,
      ce1 => frame_21_ce1,
      ce2 => frame_21_ce2,
      d0(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0(7 downto 0),
      frame_2_address0(3 downto 0) => frame_2_address0(3 downto 0),
      q0(7 downto 0) => frame_21_q0(7 downto 0),
      q1(7 downto 0) => frame_21_q1(7 downto 0),
      q2(7 downto 0) => frame_21_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193,
      we0 => frame_21_we0
    );
frame_22_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_12
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34,
      address0(6 downto 0) => frame_1_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_22_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_23_ce0,
      ce1 => frame_22_ce1,
      ce2 => frame_22_ce2,
      d0(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0(7 downto 0),
      frame_2_address0(3 downto 0) => frame_2_address0(3 downto 0),
      q0(7 downto 0) => frame_22_q0(7 downto 0),
      q1(7 downto 0) => frame_22_q1(7 downto 0),
      q2(7 downto 0) => frame_22_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193,
      we0 => frame_22_we0
    );
frame_23_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_13
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34,
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_23_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_23_ce0,
      ce1 => frame_23_ce1,
      ce2 => frame_23_ce2,
      d0(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0(7 downto 0),
      frame_2_address0(10 downto 0) => frame_2_address0(10 downto 0),
      q0(7 downto 0) => frame_23_q0(7 downto 0),
      q1(7 downto 0) => frame_23_q1(7 downto 0),
      q2(7 downto 0) => frame_23_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193,
      we0 => frame_23_we0
    );
frame_24_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_14
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42,
      address0(6 downto 0) => frame_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_24_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_26_ce0,
      ce1 => frame_24_ce1,
      ce2 => frame_24_ce2,
      d0(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,
      d0(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,
      d0(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,
      d0(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,
      d0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,
      d0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,
      d0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,
      d0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26,
      q0(7 downto 0) => frame_24_q0(7 downto 0),
      q1(7 downto 0) => frame_24_q1(7 downto 0),
      q2(7 downto 0) => frame_24_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160,
      ram1_reg_bram_0_1(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,
      ram1_reg_bram_0_1(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,
      ram1_reg_bram_0_1(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,
      ram1_reg_bram_0_1(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197,
      we0 => frame_24_we0
    );
frame_25_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_15
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42,
      address0(6 downto 0) => frame_1_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_25_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_26_ce0,
      ce1 => frame_25_ce1,
      ce2 => frame_25_ce2,
      d0(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,
      d0(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,
      d0(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,
      d0(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,
      d0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,
      d0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,
      d0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,
      d0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26,
      q0(7 downto 0) => frame_25_q0(7 downto 0),
      q1(7 downto 0) => frame_25_q1(7 downto 0),
      q2(7 downto 0) => frame_25_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160,
      ram1_reg_bram_0_1(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,
      ram1_reg_bram_0_1(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,
      ram1_reg_bram_0_1(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,
      ram1_reg_bram_0_1(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197,
      we0 => frame_25_we0
    );
frame_26_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_16
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42,
      address0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,
      address0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,
      address0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,
      address0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160,
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_26_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_26_ce0,
      ce1 => frame_26_ce1,
      ce2 => frame_26_ce2,
      d0(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,
      d0(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,
      d0(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,
      d0(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,
      d0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,
      d0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,
      d0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,
      d0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26,
      frame_2_address0(6 downto 0) => frame_2_address0(10 downto 4),
      q0(7 downto 0) => frame_26_q0(7 downto 0),
      q1(7 downto 0) => frame_26_q1(7 downto 0),
      q2(7 downto 0) => frame_26_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197,
      we0 => frame_26_we0
    );
frame_27_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_17
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42,
      address0(6 downto 0) => frame_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_27_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_29_ce0,
      ce1 => frame_27_ce1,
      ce2 => frame_27_ce2,
      d0(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,
      d0(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,
      d0(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,
      d0(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,
      d0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,
      d0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,
      d0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,
      d0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26,
      q0(7 downto 0) => frame_27_q0(7 downto 0),
      q1(7 downto 0) => frame_27_q1(7 downto 0),
      q2(7 downto 0) => frame_27_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160,
      ram1_reg_bram_0_1(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,
      ram1_reg_bram_0_1(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,
      ram1_reg_bram_0_1(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,
      ram1_reg_bram_0_1(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197,
      we0 => frame_27_we0
    );
frame_28_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_18
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42,
      address0(6 downto 0) => frame_1_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_28_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_29_ce0,
      ce1 => frame_28_ce1,
      ce2 => frame_28_ce2,
      d0(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,
      d0(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,
      d0(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,
      d0(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,
      d0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,
      d0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,
      d0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,
      d0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26,
      q0(7 downto 0) => frame_28_q0(7 downto 0),
      q1(7 downto 0) => frame_28_q1(7 downto 0),
      q2(7 downto 0) => frame_28_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160,
      ram1_reg_bram_0_1(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,
      ram1_reg_bram_0_1(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,
      ram1_reg_bram_0_1(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,
      ram1_reg_bram_0_1(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197,
      we0 => frame_28_we0
    );
frame_29_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_19
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42,
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_29_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_29_ce0,
      ce1 => frame_29_ce1,
      ce2 => frame_29_ce2,
      d0(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,
      d0(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,
      d0(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,
      d0(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,
      d0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,
      d0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,
      d0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,
      d0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26,
      frame_2_address0(6 downto 0) => frame_2_address0(10 downto 4),
      q0(7 downto 0) => frame_29_q0(7 downto 0),
      q1(7 downto 0) => frame_29_q1(7 downto 0),
      q2(7 downto 0) => frame_29_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160,
      ram1_reg_bram_0_1(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,
      ram1_reg_bram_0_1(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,
      ram1_reg_bram_0_1(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,
      ram1_reg_bram_0_1(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197,
      we0 => frame_29_we0
    );
frame_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_20
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34,
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_2_ce0,
      ce1 => frame_2_ce1,
      ce2 => frame_2_ce2,
      d0(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0(7 downto 0),
      frame_2_address0(10 downto 0) => frame_2_address0(10 downto 0),
      q0(7 downto 0) => frame_2_q0(7 downto 0),
      q1(7 downto 0) => frame_2_q1(7 downto 0),
      q2(7 downto 0) => frame_2_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193,
      we0 => frame_2_we0
    );
frame_30_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_21
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42,
      address0(6 downto 0) => frame_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_30_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_32_ce0,
      ce1 => frame_30_ce1,
      ce2 => frame_30_ce2,
      d0(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,
      d0(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,
      d0(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,
      d0(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,
      d0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,
      d0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,
      d0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,
      d0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26,
      q0(7 downto 0) => frame_30_q0(7 downto 0),
      q1(7 downto 0) => frame_30_q1(7 downto 0),
      q2(7 downto 0) => frame_30_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160,
      ram1_reg_bram_0_1(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,
      ram1_reg_bram_0_1(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,
      ram1_reg_bram_0_1(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,
      ram1_reg_bram_0_1(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197,
      we0 => frame_30_we0
    );
frame_31_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_22
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42,
      address0(6 downto 0) => frame_1_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_31_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_32_ce0,
      ce1 => frame_31_ce1,
      ce2 => frame_31_ce2,
      d0(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,
      d0(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,
      d0(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,
      d0(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,
      d0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,
      d0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,
      d0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,
      d0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26,
      q0(7 downto 0) => frame_31_q0(7 downto 0),
      q1(7 downto 0) => frame_31_q1(7 downto 0),
      q2(7 downto 0) => frame_31_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160,
      ram1_reg_bram_0_1(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,
      ram1_reg_bram_0_1(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,
      ram1_reg_bram_0_1(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,
      ram1_reg_bram_0_1(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197,
      we0 => frame_31_we0
    );
frame_32_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_23
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42,
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_32_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_32_ce0,
      ce1 => frame_32_ce1,
      ce2 => frame_32_ce2,
      d0(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,
      d0(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,
      d0(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,
      d0(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,
      d0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,
      d0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,
      d0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,
      d0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26,
      frame_2_address0(6 downto 0) => frame_2_address0(10 downto 4),
      q0(7 downto 0) => frame_32_q0(7 downto 0),
      q1(7 downto 0) => frame_32_q1(7 downto 0),
      q2(7 downto 0) => frame_32_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160,
      ram1_reg_bram_0_1(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,
      ram1_reg_bram_0_1(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,
      ram1_reg_bram_0_1(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,
      ram1_reg_bram_0_1(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197,
      we0 => frame_32_we0
    );
frame_33_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_24
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42,
      address0(6 downto 0) => frame_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_33_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_35_ce0,
      ce1 => frame_33_ce1,
      ce2 => frame_33_ce2,
      d0(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,
      d0(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,
      d0(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,
      d0(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,
      d0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,
      d0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,
      d0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,
      d0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26,
      q0(7 downto 0) => frame_33_q0(7 downto 0),
      q1(7 downto 0) => frame_33_q1(7 downto 0),
      q2(7 downto 0) => frame_33_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160,
      ram1_reg_bram_0_1(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,
      ram1_reg_bram_0_1(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,
      ram1_reg_bram_0_1(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,
      ram1_reg_bram_0_1(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197,
      we0 => frame_33_we0
    );
frame_34_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_25
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42,
      address0(6 downto 0) => frame_1_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_34_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_35_ce0,
      ce1 => frame_34_ce1,
      ce2 => frame_34_ce2,
      d0(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,
      d0(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,
      d0(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,
      d0(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,
      d0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,
      d0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,
      d0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,
      d0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26,
      q0(7 downto 0) => frame_34_q0(7 downto 0),
      q1(7 downto 0) => frame_34_q1(7 downto 0),
      q2(7 downto 0) => frame_34_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160,
      ram1_reg_bram_0_1(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,
      ram1_reg_bram_0_1(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,
      ram1_reg_bram_0_1(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,
      ram1_reg_bram_0_1(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197,
      we0 => frame_34_we0
    );
frame_35_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_26
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42,
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_35_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_35_ce0,
      ce1 => frame_35_ce1,
      ce2 => frame_35_ce2,
      d0(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,
      d0(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,
      d0(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,
      d0(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,
      d0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,
      d0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,
      d0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,
      d0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26,
      frame_2_address0(6 downto 0) => frame_2_address0(10 downto 4),
      q0(7 downto 0) => frame_35_q0(7 downto 0),
      q1(7 downto 0) => frame_35_q1(7 downto 0),
      q2(7 downto 0) => frame_35_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160,
      ram1_reg_bram_0_1(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,
      ram1_reg_bram_0_1(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,
      ram1_reg_bram_0_1(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,
      ram1_reg_bram_0_1(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197,
      we0 => frame_35_we0
    );
frame_36_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_27
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42,
      address0(6 downto 0) => frame_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_36_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_38_ce0,
      ce1 => frame_36_ce1,
      ce2 => frame_36_ce2,
      d0(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,
      d0(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,
      d0(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,
      d0(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,
      d0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,
      d0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,
      d0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,
      d0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26,
      q0(7 downto 0) => frame_36_q0(7 downto 0),
      q1(7 downto 0) => frame_36_q1(7 downto 0),
      q2(7 downto 0) => frame_36_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160,
      ram1_reg_bram_0_1(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,
      ram1_reg_bram_0_1(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,
      ram1_reg_bram_0_1(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,
      ram1_reg_bram_0_1(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197,
      we0 => frame_36_we0
    );
frame_37_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_28
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42,
      address0(6 downto 0) => frame_1_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_37_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_38_ce0,
      ce1 => frame_37_ce1,
      ce2 => frame_37_ce2,
      d0(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,
      d0(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,
      d0(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,
      d0(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,
      d0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,
      d0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,
      d0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,
      d0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26,
      q0(7 downto 0) => frame_37_q0(7 downto 0),
      q1(7 downto 0) => frame_37_q1(7 downto 0),
      q2(7 downto 0) => frame_37_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160,
      ram1_reg_bram_0_1(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,
      ram1_reg_bram_0_1(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,
      ram1_reg_bram_0_1(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,
      ram1_reg_bram_0_1(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197,
      we0 => frame_37_we0
    );
frame_38_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_29
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42,
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_38_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_38_ce0,
      ce1 => frame_38_ce1,
      ce2 => frame_38_ce2,
      d0(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,
      d0(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,
      d0(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,
      d0(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,
      d0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,
      d0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,
      d0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,
      d0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26,
      frame_2_address0(6 downto 0) => frame_2_address0(10 downto 4),
      q0(7 downto 0) => frame_38_q0(7 downto 0),
      q1(7 downto 0) => frame_38_q1(7 downto 0),
      q2(7 downto 0) => frame_38_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160,
      ram1_reg_bram_0_1(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,
      ram1_reg_bram_0_1(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,
      ram1_reg_bram_0_1(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,
      ram1_reg_bram_0_1(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197,
      we0 => frame_38_we0
    );
frame_39_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_30
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42,
      address0(6 downto 0) => frame_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_39_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_41_ce0,
      ce1 => frame_39_ce1,
      ce2 => frame_39_ce2,
      d0(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,
      d0(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,
      d0(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,
      d0(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,
      d0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,
      d0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,
      d0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,
      d0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26,
      q0(7 downto 0) => frame_39_q0(7 downto 0),
      q1(7 downto 0) => frame_39_q1(7 downto 0),
      q2(7 downto 0) => frame_39_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160,
      ram1_reg_bram_0_1(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,
      ram1_reg_bram_0_1(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,
      ram1_reg_bram_0_1(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,
      ram1_reg_bram_0_1(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197,
      we0 => frame_39_we0
    );
frame_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_31
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34,
      address0(6 downto 0) => frame_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_3_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_5_ce0,
      ce1 => frame_3_ce1,
      ce2 => frame_3_ce2,
      d0(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0(7 downto 0),
      frame_2_address0(3 downto 0) => frame_2_address0(3 downto 0),
      q0(7 downto 0) => frame_3_q0(7 downto 0),
      q1(7 downto 0) => frame_3_q1(7 downto 0),
      q2(7 downto 0) => frame_3_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193,
      we0 => frame_3_we0
    );
frame_40_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_32
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42,
      address0(6 downto 0) => frame_1_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_40_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_41_ce0,
      ce1 => frame_40_ce1,
      ce2 => frame_40_ce2,
      d0(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,
      d0(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,
      d0(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,
      d0(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,
      d0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,
      d0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,
      d0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,
      d0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26,
      q0(7 downto 0) => frame_40_q0(7 downto 0),
      q1(7 downto 0) => frame_40_q1(7 downto 0),
      q2(7 downto 0) => frame_40_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160,
      ram1_reg_bram_0_1(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,
      ram1_reg_bram_0_1(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,
      ram1_reg_bram_0_1(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,
      ram1_reg_bram_0_1(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197,
      we0 => frame_40_we0
    );
frame_41_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_33
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42,
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_41_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_41_ce0,
      ce1 => frame_41_ce1,
      ce2 => frame_41_ce2,
      d0(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,
      d0(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,
      d0(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,
      d0(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,
      d0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,
      d0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,
      d0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,
      d0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26,
      frame_2_address0(6 downto 0) => frame_2_address0(10 downto 4),
      q0(7 downto 0) => frame_41_q0(7 downto 0),
      q1(7 downto 0) => frame_41_q1(7 downto 0),
      q2(7 downto 0) => frame_41_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160,
      ram1_reg_bram_0_1(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,
      ram1_reg_bram_0_1(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,
      ram1_reg_bram_0_1(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,
      ram1_reg_bram_0_1(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197,
      we0 => frame_41_we0
    );
frame_42_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_34
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42,
      address0(6 downto 0) => frame_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_42_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_44_ce0,
      ce1 => frame_42_ce1,
      ce2 => frame_42_ce2,
      d0(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,
      d0(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,
      d0(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,
      d0(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,
      d0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,
      d0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,
      d0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,
      d0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26,
      q0(7 downto 0) => frame_42_q0(7 downto 0),
      q1(7 downto 0) => frame_42_q1(7 downto 0),
      q2(7 downto 0) => frame_42_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160,
      ram1_reg_bram_0_1(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,
      ram1_reg_bram_0_1(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,
      ram1_reg_bram_0_1(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,
      ram1_reg_bram_0_1(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197,
      we0 => frame_42_we0
    );
frame_43_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_35
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42,
      address0(6 downto 0) => frame_1_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_43_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_44_ce0,
      ce1 => frame_43_ce1,
      ce2 => frame_43_ce2,
      d0(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,
      d0(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,
      d0(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,
      d0(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,
      d0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,
      d0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,
      d0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,
      d0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26,
      q0(7 downto 0) => frame_43_q0(7 downto 0),
      q1(7 downto 0) => frame_43_q1(7 downto 0),
      q2(7 downto 0) => frame_43_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160,
      ram1_reg_bram_0_1(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,
      ram1_reg_bram_0_1(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,
      ram1_reg_bram_0_1(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,
      ram1_reg_bram_0_1(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197,
      we0 => frame_43_we0
    );
frame_44_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_36
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42,
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_44_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_44_ce0,
      ce1 => frame_44_ce1,
      ce2 => frame_44_ce2,
      d0(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,
      d0(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,
      d0(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,
      d0(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,
      d0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,
      d0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,
      d0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,
      d0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26,
      frame_2_address0(6 downto 0) => frame_2_address0(10 downto 4),
      q0(7 downto 0) => frame_44_q0(7 downto 0),
      q1(7 downto 0) => frame_44_q1(7 downto 0),
      q2(7 downto 0) => frame_44_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160,
      ram1_reg_bram_0_1(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,
      ram1_reg_bram_0_1(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,
      ram1_reg_bram_0_1(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,
      ram1_reg_bram_0_1(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197,
      we0 => frame_44_we0
    );
frame_45_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_37
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42,
      address0(6 downto 0) => frame_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_45_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_47_ce0,
      ce1 => frame_45_ce1,
      ce2 => frame_45_ce2,
      d0(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,
      d0(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,
      d0(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,
      d0(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,
      d0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,
      d0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,
      d0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,
      d0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26,
      q0(7 downto 0) => frame_45_q0(7 downto 0),
      q1(7 downto 0) => frame_45_q1(7 downto 0),
      q2(7 downto 0) => frame_45_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160,
      ram1_reg_bram_0_1(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,
      ram1_reg_bram_0_1(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,
      ram1_reg_bram_0_1(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,
      ram1_reg_bram_0_1(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197,
      we0 => frame_45_we0
    );
frame_46_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_38
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42,
      address0(6 downto 0) => frame_1_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_46_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_47_ce0,
      ce1 => frame_46_ce1,
      ce2 => frame_46_ce2,
      d0(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,
      d0(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,
      d0(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,
      d0(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,
      d0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,
      d0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,
      d0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,
      d0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26,
      q0(7 downto 0) => frame_46_q0(7 downto 0),
      q1(7 downto 0) => frame_46_q1(7 downto 0),
      q2(7 downto 0) => frame_46_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160,
      ram1_reg_bram_0_1(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,
      ram1_reg_bram_0_1(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,
      ram1_reg_bram_0_1(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,
      ram1_reg_bram_0_1(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197,
      we0 => frame_46_we0
    );
frame_47_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_39
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42,
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_47_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_47_ce0,
      ce1 => frame_47_ce1,
      ce2 => frame_47_ce2,
      d0(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,
      d0(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,
      d0(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,
      d0(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,
      d0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,
      d0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,
      d0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,
      d0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26,
      frame_2_address0(6 downto 0) => frame_2_address0(10 downto 4),
      q0(7 downto 0) => frame_47_q0(7 downto 0),
      q1(7 downto 0) => frame_47_q1(7 downto 0),
      q2(7 downto 0) => frame_47_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160,
      ram1_reg_bram_0_1(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,
      ram1_reg_bram_0_1(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,
      ram1_reg_bram_0_1(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,
      ram1_reg_bram_0_1(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197,
      we0 => frame_47_we0
    );
frame_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_40
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34,
      address0(6 downto 0) => frame_1_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_4_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_5_ce0,
      ce1 => frame_4_ce1,
      ce2 => frame_4_ce2,
      d0(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0(7 downto 0),
      frame_2_address0(3 downto 0) => frame_2_address0(3 downto 0),
      q0(7 downto 0) => frame_4_q0(7 downto 0),
      q1(7 downto 0) => frame_4_q1(7 downto 0),
      q2(7 downto 0) => frame_4_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193,
      we0 => frame_4_we0
    );
frame_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_41
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34,
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_5_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_5_ce0,
      ce1 => frame_5_ce1,
      ce2 => frame_5_ce2,
      d0(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0(7 downto 0),
      frame_2_address0(10 downto 0) => frame_2_address0(10 downto 0),
      q0(7 downto 0) => frame_5_q0(7 downto 0),
      q1(7 downto 0) => frame_5_q1(7 downto 0),
      q2(7 downto 0) => frame_5_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193,
      we0 => frame_5_we0
    );
frame_6_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_42
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34,
      address0(6 downto 0) => frame_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_6_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_8_ce0,
      ce1 => frame_6_ce1,
      ce2 => frame_6_ce2,
      d0(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0(7 downto 0),
      frame_2_address0(3 downto 0) => frame_2_address0(3 downto 0),
      q0(7 downto 0) => frame_6_q0(7 downto 0),
      q1(7 downto 0) => frame_6_q1(7 downto 0),
      q2(7 downto 0) => frame_6_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193,
      we0 => frame_6_we0
    );
frame_7_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_43
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34,
      address0(6 downto 0) => frame_1_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_7_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_8_ce0,
      ce1 => frame_7_ce1,
      ce2 => frame_7_ce2,
      d0(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0(7 downto 0),
      frame_2_address0(3 downto 0) => frame_2_address0(3 downto 0),
      q0(7 downto 0) => frame_7_q0(7 downto 0),
      q1(7 downto 0) => frame_7_q1(7 downto 0),
      q2(7 downto 0) => frame_7_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193,
      we0 => frame_7_we0
    );
frame_8_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_44
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34,
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_8_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_8_ce0,
      ce1 => frame_8_ce1,
      ce2 => frame_8_ce2,
      d0(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0(7 downto 0),
      frame_2_address0(10 downto 0) => frame_2_address0(10 downto 0),
      q0(7 downto 0) => frame_8_q0(7 downto 0),
      q1(7 downto 0) => frame_8_q1(7 downto 0),
      q2(7 downto 0) => frame_8_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193,
      we0 => frame_8_we0
    );
frame_9_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_45
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34,
      address0(6 downto 0) => frame_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_9_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_11_ce0,
      ce1 => frame_9_ce1,
      ce2 => frame_9_ce2,
      d0(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0(7 downto 0),
      frame_2_address0(3 downto 0) => frame_2_address0(3 downto 0),
      q0(7 downto 0) => frame_9_q0(7 downto 0),
      q1(7 downto 0) => frame_9_q1(7 downto 0),
      q2(7 downto 0) => frame_9_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193,
      we0 => frame_9_we0
    );
frame_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_46
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164,
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34,
      address0(6 downto 0) => frame_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(10 downto 4),
      ap_clk => ap_clk,
      ce0 => frame_2_ce0,
      ce1 => frame_ce1,
      ce2 => frame_ce2,
      d0(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0(7 downto 0),
      frame_2_address0(3 downto 0) => frame_2_address0(3 downto 0),
      q0(7 downto 0) => frame_q0(7 downto 0),
      q1(7 downto 0) => frame_q1(7 downto 0),
      q2(7 downto 0) => frame_q2(7 downto 0),
      ram1_reg_bram_0_0(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,
      ram1_reg_bram_0_0(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,
      ram1_reg_bram_0_0(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,
      ram1_reg_bram_0_0(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193,
      we0 => frame_we0
    );
grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2
     port map (
      D(1 downto 0) => \ap_NS_fsm__0\(3 downto 2),
      DINADIN(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,
      DINADIN(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,
      DINADIN(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,
      DINADIN(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,
      DINADIN(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,
      DINADIN(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,
      DINADIN(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,
      DINADIN(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34,
      Q(3) => ap_CS_fsm_state5,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => \ap_CS_fsm_reg_n_0_[1]\,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      S_AXIS_TDATA_int_regslice(7 downto 0) => S_AXIS_TDATA_int_regslice(7 downto 0),
      S_AXIS_TVALID_int_regslice => S_AXIS_TVALID_int_regslice,
      \ap_CS_fsm_reg[2]\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_62,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter13_reg_0 => frame_44_we0,
      ap_enable_reg_pp0_iter13_reg_1 => frame_35_we0,
      ap_enable_reg_pp0_iter13_reg_10 => frame_8_we0,
      ap_enable_reg_pp0_iter13_reg_11 => frame_17_we0,
      ap_enable_reg_pp0_iter13_reg_12 => frame_14_we0,
      ap_enable_reg_pp0_iter13_reg_13 => frame_5_we0,
      ap_enable_reg_pp0_iter13_reg_14 => frame_2_we0,
      ap_enable_reg_pp0_iter13_reg_2 => frame_32_we0,
      ap_enable_reg_pp0_iter13_reg_3 => frame_41_we0,
      ap_enable_reg_pp0_iter13_reg_4 => frame_38_we0,
      ap_enable_reg_pp0_iter13_reg_5 => frame_29_we0,
      ap_enable_reg_pp0_iter13_reg_6 => frame_26_we0,
      ap_enable_reg_pp0_iter13_reg_7 => frame_23_we0,
      ap_enable_reg_pp0_iter13_reg_8 => frame_20_we0,
      ap_enable_reg_pp0_iter13_reg_9 => frame_11_we0,
      ap_enable_reg_pp0_iter1_reg_0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_43,
      ap_enable_reg_pp0_iter1_reg_1 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_95,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      d0(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0(7 downto 0),
      grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg,
      grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(10 downto 0),
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_0\ => frame_46_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_1\ => frame_43_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_10\ => frame_10_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_11\ => frame_7_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_12\ => frame_16_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_13\ => frame_13_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_14\ => frame_4_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_15\ => frame_1_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_16\ => frame_45_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_17\ => frame_42_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_18\ => frame_33_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_19\ => frame_30_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_2\ => frame_34_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_20\ => frame_39_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_21\ => frame_36_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_22\ => frame_27_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_23\ => frame_24_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_24\ => frame_21_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_25\ => frame_18_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_26\ => frame_9_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_27\ => frame_6_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_28\ => frame_15_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_29\ => frame_12_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_3\ => frame_31_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_30\ => frame_3_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_31\ => frame_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_4\ => frame_40_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_5\ => frame_37_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_6\ => frame_28_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_7\ => frame_25_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_8\ => frame_22_we0,
      \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_9\ => frame_19_we0,
      \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0\(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,
      \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0\(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,
      \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0\(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,
      \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0\(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,
      \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0\(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,
      \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0\(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,
      \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0\(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,
      \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0\(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26,
      \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0\(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,
      \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0\(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,
      \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0\(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,
      \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0\(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,
      \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0\(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,
      \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0\(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,
      \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0\(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,
      \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0\(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42,
      we0 => frame_47_we0
    );
grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_95,
      Q => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4
     port map (
      ADDRARDADDR(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,
      ADDRARDADDR(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,
      ADDRARDADDR(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,
      ADDRARDADDR(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164,
      D(1) => ap_NS_fsm(5),
      D(0) => \ap_NS_fsm__0\(4),
      DINADIN(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0(7 downto 0),
      Q(1) => ap_CS_fsm_state5,
      Q(0) => ap_CS_fsm_state4,
      WEA(0) => output_15_we0,
      address0(6 downto 0) => frame_1_address0(10 downto 4),
      address1(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_47_address1(10 downto 0),
      address2(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2(10 downto 4),
      \ap_CS_fsm_reg[4]\(0) => output_14_we0,
      \ap_CS_fsm_reg[4]_0\(0) => output_13_we0,
      \ap_CS_fsm_reg[4]_1\(0) => output_12_we0,
      \ap_CS_fsm_reg[4]_10\(0) => output_3_we0,
      \ap_CS_fsm_reg[4]_100\ => frame_25_ce2,
      \ap_CS_fsm_reg[4]_101\ => frame_26_ce2,
      \ap_CS_fsm_reg[4]_102\ => frame_28_ce2,
      \ap_CS_fsm_reg[4]_103\ => frame_29_ce2,
      \ap_CS_fsm_reg[4]_104\ => frame_31_ce2,
      \ap_CS_fsm_reg[4]_105\ => frame_32_ce2,
      \ap_CS_fsm_reg[4]_106\ => frame_34_ce2,
      \ap_CS_fsm_reg[4]_107\ => frame_35_ce2,
      \ap_CS_fsm_reg[4]_108\ => frame_13_ce2,
      \ap_CS_fsm_reg[4]_109\ => frame_14_ce2,
      \ap_CS_fsm_reg[4]_11\(0) => output_2_we0,
      \ap_CS_fsm_reg[4]_110\ => frame_16_ce2,
      \ap_CS_fsm_reg[4]_111\ => frame_17_ce2,
      \ap_CS_fsm_reg[4]_112\ => frame_19_ce2,
      \ap_CS_fsm_reg[4]_113\ => frame_20_ce2,
      \ap_CS_fsm_reg[4]_114\ => frame_22_ce2,
      \ap_CS_fsm_reg[4]_115\ => frame_23_ce2,
      \ap_CS_fsm_reg[4]_116\ => frame_1_ce2,
      \ap_CS_fsm_reg[4]_117\ => frame_2_ce2,
      \ap_CS_fsm_reg[4]_118\ => frame_4_ce2,
      \ap_CS_fsm_reg[4]_119\ => frame_5_ce2,
      \ap_CS_fsm_reg[4]_12\(0) => output_1_we0,
      \ap_CS_fsm_reg[4]_120\ => frame_7_ce2,
      \ap_CS_fsm_reg[4]_121\ => frame_8_ce2,
      \ap_CS_fsm_reg[4]_122\ => frame_10_ce2,
      \ap_CS_fsm_reg[4]_123\ => frame_11_ce2,
      \ap_CS_fsm_reg[4]_13\(0) => output_we0,
      \ap_CS_fsm_reg[4]_14\ => frame_44_ce1,
      \ap_CS_fsm_reg[4]_15\ => frame_41_ce1,
      \ap_CS_fsm_reg[4]_16\ => frame_38_ce1,
      \ap_CS_fsm_reg[4]_17\ => frame_35_ce1,
      \ap_CS_fsm_reg[4]_18\ => frame_32_ce1,
      \ap_CS_fsm_reg[4]_19\ => frame_29_ce1,
      \ap_CS_fsm_reg[4]_2\(0) => output_11_we0,
      \ap_CS_fsm_reg[4]_20\ => frame_26_ce1,
      \ap_CS_fsm_reg[4]_21\ => frame_23_ce1,
      \ap_CS_fsm_reg[4]_22\ => frame_20_ce1,
      \ap_CS_fsm_reg[4]_23\ => frame_17_ce1,
      \ap_CS_fsm_reg[4]_24\ => frame_14_ce1,
      \ap_CS_fsm_reg[4]_25\ => frame_11_ce1,
      \ap_CS_fsm_reg[4]_26\ => frame_8_ce1,
      \ap_CS_fsm_reg[4]_27\ => frame_5_ce1,
      \ap_CS_fsm_reg[4]_28\ => frame_2_ce1,
      \ap_CS_fsm_reg[4]_29\ => frame_45_ce1,
      \ap_CS_fsm_reg[4]_3\(0) => output_10_we0,
      \ap_CS_fsm_reg[4]_30\ => frame_42_ce1,
      \ap_CS_fsm_reg[4]_31\ => frame_39_ce1,
      \ap_CS_fsm_reg[4]_32\ => frame_36_ce1,
      \ap_CS_fsm_reg[4]_33\ => frame_33_ce1,
      \ap_CS_fsm_reg[4]_34\ => frame_30_ce1,
      \ap_CS_fsm_reg[4]_35\ => frame_27_ce1,
      \ap_CS_fsm_reg[4]_36\ => frame_24_ce1,
      \ap_CS_fsm_reg[4]_37\ => frame_21_ce1,
      \ap_CS_fsm_reg[4]_38\ => frame_18_ce1,
      \ap_CS_fsm_reg[4]_39\ => frame_15_ce1,
      \ap_CS_fsm_reg[4]_4\(0) => output_9_we0,
      \ap_CS_fsm_reg[4]_40\ => frame_12_ce1,
      \ap_CS_fsm_reg[4]_41\ => frame_9_ce1,
      \ap_CS_fsm_reg[4]_42\ => frame_6_ce1,
      \ap_CS_fsm_reg[4]_43\ => frame_3_ce1,
      \ap_CS_fsm_reg[4]_44\ => frame_ce1,
      \ap_CS_fsm_reg[4]_45\ => frame_44_ce0,
      \ap_CS_fsm_reg[4]_46\ => frame_41_ce0,
      \ap_CS_fsm_reg[4]_47\ => frame_38_ce0,
      \ap_CS_fsm_reg[4]_48\ => frame_35_ce0,
      \ap_CS_fsm_reg[4]_49\ => frame_32_ce0,
      \ap_CS_fsm_reg[4]_5\(0) => output_8_we0,
      \ap_CS_fsm_reg[4]_50\ => frame_29_ce0,
      \ap_CS_fsm_reg[4]_51\ => frame_26_ce0,
      \ap_CS_fsm_reg[4]_52\ => frame_23_ce0,
      \ap_CS_fsm_reg[4]_53\ => frame_20_ce0,
      \ap_CS_fsm_reg[4]_54\ => frame_17_ce0,
      \ap_CS_fsm_reg[4]_55\ => frame_14_ce0,
      \ap_CS_fsm_reg[4]_56\ => frame_11_ce0,
      \ap_CS_fsm_reg[4]_57\ => frame_8_ce0,
      \ap_CS_fsm_reg[4]_58\ => frame_5_ce0,
      \ap_CS_fsm_reg[4]_59\ => frame_2_ce0,
      \ap_CS_fsm_reg[4]_6\(0) => output_6_we0,
      \ap_CS_fsm_reg[4]_60\ => frame_46_ce1,
      \ap_CS_fsm_reg[4]_61\ => frame_43_ce1,
      \ap_CS_fsm_reg[4]_62\ => frame_42_ce2,
      \ap_CS_fsm_reg[4]_63\ => frame_40_ce1,
      \ap_CS_fsm_reg[4]_64\ => frame_39_ce2,
      \ap_CS_fsm_reg[4]_65\ => frame_37_ce1,
      \ap_CS_fsm_reg[4]_66\ => frame_36_ce2,
      \ap_CS_fsm_reg[4]_67\ => frame_34_ce1,
      \ap_CS_fsm_reg[4]_68\ => frame_33_ce2,
      \ap_CS_fsm_reg[4]_69\ => frame_31_ce1,
      \ap_CS_fsm_reg[4]_7\(0) => output_5_we0,
      \ap_CS_fsm_reg[4]_70\ => frame_30_ce2,
      \ap_CS_fsm_reg[4]_71\ => frame_28_ce1,
      \ap_CS_fsm_reg[4]_72\ => frame_27_ce2,
      \ap_CS_fsm_reg[4]_73\ => frame_25_ce1,
      \ap_CS_fsm_reg[4]_74\ => frame_24_ce2,
      \ap_CS_fsm_reg[4]_75\ => frame_22_ce1,
      \ap_CS_fsm_reg[4]_76\ => frame_21_ce2,
      \ap_CS_fsm_reg[4]_77\ => frame_19_ce1,
      \ap_CS_fsm_reg[4]_78\ => frame_18_ce2,
      \ap_CS_fsm_reg[4]_79\ => frame_16_ce1,
      \ap_CS_fsm_reg[4]_8\(0) => output_4_we0,
      \ap_CS_fsm_reg[4]_80\ => frame_15_ce2,
      \ap_CS_fsm_reg[4]_81\ => frame_13_ce1,
      \ap_CS_fsm_reg[4]_82\ => frame_12_ce2,
      \ap_CS_fsm_reg[4]_83\ => frame_10_ce1,
      \ap_CS_fsm_reg[4]_84\ => frame_9_ce2,
      \ap_CS_fsm_reg[4]_85\ => frame_7_ce1,
      \ap_CS_fsm_reg[4]_86\ => frame_6_ce2,
      \ap_CS_fsm_reg[4]_87\ => frame_4_ce1,
      \ap_CS_fsm_reg[4]_88\ => frame_3_ce2,
      \ap_CS_fsm_reg[4]_89\ => frame_1_ce1,
      \ap_CS_fsm_reg[4]_9\(0) => output_7_we0,
      \ap_CS_fsm_reg[4]_90\ => frame_ce2,
      \ap_CS_fsm_reg[4]_91\(6 downto 0) => frame_address0(10 downto 4),
      \ap_CS_fsm_reg[4]_92\ => frame_37_ce2,
      \ap_CS_fsm_reg[4]_93\ => frame_38_ce2,
      \ap_CS_fsm_reg[4]_94\ => frame_40_ce2,
      \ap_CS_fsm_reg[4]_95\ => frame_41_ce2,
      \ap_CS_fsm_reg[4]_96\ => frame_43_ce2,
      \ap_CS_fsm_reg[4]_97\ => frame_44_ce2,
      \ap_CS_fsm_reg[4]_98\ => frame_46_ce2,
      \ap_CS_fsm_reg[4]_99\ => frame_47_ce2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ce0 => frame_47_ce0,
      ce1 => frame_47_ce1,
      ce2 => frame_45_ce2,
      frame_2_address0(10 downto 0) => frame_2_address0(10 downto 0),
      grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(10 downto 0),
      grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_169,
      grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_170,
      grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg,
      grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_n_3,
      output_r_address0(11 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_address0(11 downto 0),
      output_r_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_ce0,
      q0(7 downto 0) => frame_1_q0(7 downto 0),
      q1(7 downto 0) => frame_1_q1(7 downto 0),
      q2(7 downto 0) => frame_1_q2(7 downto 0),
      ram0_reg_bram_0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_62,
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0\(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_46_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_32_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_31_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_29_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_28_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_26_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_25_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_23_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_22_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_20_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_19_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_44_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_17_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_16_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_14_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_13_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_11_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_10_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_8_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_7_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_5_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_4_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_43_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_9_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_6_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_3_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_12_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_24_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38\(6 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2(10 downto 4),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_45_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_41_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_42_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_39_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_36_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_33_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_30_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_27_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_21_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_18_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_48\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_15_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_40_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_38_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_37_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_35_address1(10 downto 0),
      \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9\(10 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_34_address1(10 downto 0),
      \tmp_147_reg_10233_reg[3]_i_758\(7 downto 0) => frame_37_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_758_0\(7 downto 0) => frame_36_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_758_1\(7 downto 0) => frame_38_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_758_2\(7 downto 0) => frame_40_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_758_3\(7 downto 0) => frame_39_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_758_4\(7 downto 0) => frame_41_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_759\(7 downto 0) => frame_43_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_759_0\(7 downto 0) => frame_42_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_759_1\(7 downto 0) => frame_44_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_759_2\(7 downto 0) => frame_46_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_759_3\(7 downto 0) => frame_45_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_759_4\(7 downto 0) => frame_47_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_760\(7 downto 0) => frame_25_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_760_0\(7 downto 0) => frame_24_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_760_1\(7 downto 0) => frame_26_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_760_2\(7 downto 0) => frame_28_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_760_3\(7 downto 0) => frame_27_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_760_4\(7 downto 0) => frame_29_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_761\(7 downto 0) => frame_31_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_761_0\(7 downto 0) => frame_30_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_761_1\(7 downto 0) => frame_32_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_761_2\(7 downto 0) => frame_34_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_761_3\(7 downto 0) => frame_33_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_761_4\(7 downto 0) => frame_35_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_762\(7 downto 0) => frame_13_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_762_0\(7 downto 0) => frame_12_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_762_1\(7 downto 0) => frame_14_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_762_2\(7 downto 0) => frame_16_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_762_3\(7 downto 0) => frame_15_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_762_4\(7 downto 0) => frame_17_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_763\(7 downto 0) => frame_19_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_763_0\(7 downto 0) => frame_18_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_763_1\(7 downto 0) => frame_20_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_763_2\(7 downto 0) => frame_22_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_763_3\(7 downto 0) => frame_21_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_763_4\(7 downto 0) => frame_23_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_764\(7 downto 0) => frame_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_764_0\(7 downto 0) => frame_2_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_764_1\(7 downto 0) => frame_4_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_764_2\(7 downto 0) => frame_3_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_764_3\(7 downto 0) => frame_5_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_765\(7 downto 0) => frame_7_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_765_0\(7 downto 0) => frame_6_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_765_1\(7 downto 0) => frame_8_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_765_2\(7 downto 0) => frame_10_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_765_3\(7 downto 0) => frame_9_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_765_4\(7 downto 0) => frame_11_q2(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_766\(7 downto 0) => frame_37_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_766_0\(7 downto 0) => frame_36_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_766_1\(7 downto 0) => frame_38_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_766_2\(7 downto 0) => frame_40_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_766_3\(7 downto 0) => frame_39_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_766_4\(7 downto 0) => frame_41_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_767\(7 downto 0) => frame_43_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_767_0\(7 downto 0) => frame_42_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_767_1\(7 downto 0) => frame_44_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_767_2\(7 downto 0) => frame_46_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_767_3\(7 downto 0) => frame_45_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_767_4\(7 downto 0) => frame_47_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_768\(7 downto 0) => frame_25_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_768_0\(7 downto 0) => frame_24_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_768_1\(7 downto 0) => frame_26_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_768_2\(7 downto 0) => frame_28_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_768_3\(7 downto 0) => frame_27_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_768_4\(7 downto 0) => frame_29_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_769\(7 downto 0) => frame_31_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_769_0\(7 downto 0) => frame_30_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_769_1\(7 downto 0) => frame_32_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_769_2\(7 downto 0) => frame_34_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_769_3\(7 downto 0) => frame_33_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_769_4\(7 downto 0) => frame_35_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_770\(7 downto 0) => frame_16_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_770_0\(7 downto 0) => frame_15_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_770_1\(7 downto 0) => frame_17_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_771\(7 downto 0) => frame_19_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_771_0\(7 downto 0) => frame_18_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_771_1\(7 downto 0) => frame_20_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_771_2\(7 downto 0) => frame_22_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_771_3\(7 downto 0) => frame_21_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_771_4\(7 downto 0) => frame_23_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_806\(7 downto 0) => frame_37_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_806_0\(7 downto 0) => frame_36_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_806_1\(7 downto 0) => frame_38_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_806_2\(7 downto 0) => frame_40_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_806_3\(7 downto 0) => frame_39_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_806_4\(7 downto 0) => frame_41_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_807\(7 downto 0) => frame_43_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_807_0\(7 downto 0) => frame_42_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_807_1\(7 downto 0) => frame_44_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_807_2\(7 downto 0) => frame_46_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_807_3\(7 downto 0) => frame_45_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_807_4\(7 downto 0) => frame_47_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_808\(7 downto 0) => frame_25_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_808_0\(7 downto 0) => frame_24_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_808_1\(7 downto 0) => frame_26_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_808_2\(7 downto 0) => frame_28_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_808_3\(7 downto 0) => frame_27_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_808_4\(7 downto 0) => frame_29_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_809\(7 downto 0) => frame_31_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_809_0\(7 downto 0) => frame_30_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_809_1\(7 downto 0) => frame_32_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_809_2\(7 downto 0) => frame_34_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_809_3\(7 downto 0) => frame_33_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_809_4\(7 downto 0) => frame_35_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_810\(7 downto 0) => frame_13_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_810_0\(7 downto 0) => frame_12_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_810_1\(7 downto 0) => frame_14_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_810_2\(7 downto 0) => frame_16_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_810_3\(7 downto 0) => frame_15_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_810_4\(7 downto 0) => frame_17_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_811\(7 downto 0) => frame_19_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_811_0\(7 downto 0) => frame_18_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_811_1\(7 downto 0) => frame_20_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_811_2\(7 downto 0) => frame_22_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_811_3\(7 downto 0) => frame_21_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_811_4\(7 downto 0) => frame_23_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_812\(7 downto 0) => frame_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_812_0\(7 downto 0) => frame_2_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_812_1\(7 downto 0) => frame_4_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_812_2\(7 downto 0) => frame_3_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_812_3\(7 downto 0) => frame_5_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_813\(7 downto 0) => frame_7_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_813_0\(7 downto 0) => frame_6_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_813_1\(7 downto 0) => frame_8_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_813_2\(7 downto 0) => frame_10_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_813_3\(7 downto 0) => frame_9_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_813_4\(7 downto 0) => frame_11_q1(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_818\(7 downto 0) => frame_13_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_818_0\(7 downto 0) => frame_12_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_818_1\(7 downto 0) => frame_14_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_820\(7 downto 0) => frame_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_820_0\(7 downto 0) => frame_2_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_820_1\(7 downto 0) => frame_4_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_820_2\(7 downto 0) => frame_3_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_820_3\(7 downto 0) => frame_5_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_821\(7 downto 0) => frame_7_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_821_0\(7 downto 0) => frame_6_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_821_1\(7 downto 0) => frame_8_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_821_2\(7 downto 0) => frame_10_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_821_3\(7 downto 0) => frame_9_q0(7 downto 0),
      \tmp_147_reg_10233_reg[3]_i_821_4\(7 downto 0) => frame_11_q0(7 downto 0),
      \trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_0\(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,
      \trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_0\(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,
      \trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_0\(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,
      \trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_0\(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160,
      \trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_1\(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,
      \trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_1\(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,
      \trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_1\(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,
      \trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_1\(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168,
      \trunc_ln45_reg_8299_reg[3]_rep_0\(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,
      \trunc_ln45_reg_8299_reg[3]_rep_0\(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,
      \trunc_ln45_reg_8299_reg[3]_rep_0\(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,
      \trunc_ln45_reg_8299_reg[3]_rep_0\(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193,
      \trunc_ln45_reg_8299_reg[3]_rep__0_0\(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,
      \trunc_ln45_reg_8299_reg[3]_rep__0_0\(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,
      \trunc_ln45_reg_8299_reg[3]_rep__0_0\(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,
      \trunc_ln45_reg_8299_reg[3]_rep__0_0\(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197
    );
grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_170,
      Q => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8
     port map (
      ADDRARDADDR(11 downto 0) => output_address0(11 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_3\(7 downto 0) => output_2_q0(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_3_0\(7 downto 0) => output_1_q0(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_3_1\(7 downto 0) => output_q0(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_3_2\(7 downto 0) => output_7_q0(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_3_3\(7 downto 0) => output_6_q0(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_3_4\(7 downto 0) => output_5_q0(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_3_5\(7 downto 0) => output_4_q0(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_4\(7 downto 0) => output_11_q0(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_4_0\(7 downto 0) => output_10_q0(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_4_1\(7 downto 0) => output_9_q0(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_4_2\(7 downto 0) => output_8_q0(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_4_3\(7 downto 0) => output_15_q0(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_4_4\(7 downto 0) => output_14_q0(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_4_5\(7 downto 0) => output_13_q0(7 downto 0),
      \B_V_data_1_payload_A_reg[7]_i_4_6\(7 downto 0) => output_12_q0(7 downto 0),
      \B_V_data_1_state_reg[1]\ => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_n_3,
      D(0) => \ap_NS_fsm__0\(6),
      DOUTADOUT(7 downto 0) => output_3_q0(7 downto 0),
      E(0) => ap_block_pp0_stage0_subdone,
      M_AXIS_TREADY_int_regslice => M_AXIS_TREADY_int_regslice,
      Q(2) => ap_CS_fsm_state7,
      Q(1) => \ap_CS_fsm_reg_n_0_[5]\,
      Q(0) => ap_CS_fsm_state5,
      ap_clk => ap_clk,
      ap_done_cache_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_n_4,
      ap_enable_reg_pp0_iter2_reg_0 => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_n_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TLAST => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TLAST,
      grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg,
      output_ce0 => output_ce0,
      output_r_address0(11 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_address0(11 downto 0),
      output_r_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_ce0,
      \trunc_ln7_reg_701_reg[3]_0\(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TDATA(7 downto 0)
    );
grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_169,
      Q => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg,
      R => ap_rst_n_inv
    );
output_10_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(11 downto 0) => output_address0(11 downto 0),
      DINADIN(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0(7 downto 0),
      ap_clk => ap_clk,
      output_ce0 => output_ce0,
      ram_reg_bram_0_0(7 downto 0) => output_10_q0(7 downto 0),
      ram_reg_bram_0_1(0) => output_10_we0
    );
output_11_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_47
     port map (
      ADDRARDADDR(11 downto 0) => output_address0(11 downto 0),
      DINADIN(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0(7 downto 0),
      ap_clk => ap_clk,
      output_ce0 => output_ce0,
      ram_reg_bram_0_0(7 downto 0) => output_11_q0(7 downto 0),
      ram_reg_bram_0_1(0) => output_11_we0
    );
output_12_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_48
     port map (
      ADDRARDADDR(11 downto 0) => output_address0(11 downto 0),
      DINADIN(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0(7 downto 0),
      ap_clk => ap_clk,
      output_ce0 => output_ce0,
      ram_reg_bram_0_0(7 downto 0) => output_12_q0(7 downto 0),
      ram_reg_bram_0_1(0) => output_12_we0
    );
output_13_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_49
     port map (
      ADDRARDADDR(11 downto 0) => output_address0(11 downto 0),
      DINADIN(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0(7 downto 0),
      ap_clk => ap_clk,
      output_ce0 => output_ce0,
      ram_reg_bram_0_0(7 downto 0) => output_13_q0(7 downto 0),
      ram_reg_bram_0_1(0) => output_13_we0
    );
output_14_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_50
     port map (
      ADDRARDADDR(11 downto 0) => output_address0(11 downto 0),
      DINADIN(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0(7 downto 0),
      ap_clk => ap_clk,
      output_ce0 => output_ce0,
      ram_reg_bram_0_0(7 downto 0) => output_14_q0(7 downto 0),
      ram_reg_bram_0_1(0) => output_14_we0
    );
output_15_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_51
     port map (
      ADDRARDADDR(11 downto 0) => output_address0(11 downto 0),
      DINADIN(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0(7 downto 0),
      WEA(0) => output_15_we0,
      ap_clk => ap_clk,
      output_ce0 => output_ce0,
      ram_reg_bram_0_0(7 downto 0) => output_15_q0(7 downto 0)
    );
output_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_52
     port map (
      ADDRARDADDR(11 downto 0) => output_address0(11 downto 0),
      DINADIN(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0(7 downto 0),
      ap_clk => ap_clk,
      output_ce0 => output_ce0,
      ram_reg_bram_0_0(7 downto 0) => output_1_q0(7 downto 0),
      ram_reg_bram_0_1(0) => output_1_we0
    );
output_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_53
     port map (
      ADDRARDADDR(11 downto 0) => output_address0(11 downto 0),
      DINADIN(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0(7 downto 0),
      ap_clk => ap_clk,
      output_ce0 => output_ce0,
      ram_reg_bram_0_0(7 downto 0) => output_2_q0(7 downto 0),
      ram_reg_bram_0_1(0) => output_2_we0
    );
output_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_54
     port map (
      ADDRARDADDR(11 downto 0) => output_address0(11 downto 0),
      DINADIN(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0(7 downto 0),
      DOUTADOUT(7 downto 0) => output_3_q0(7 downto 0),
      ap_clk => ap_clk,
      output_ce0 => output_ce0,
      ram_reg_bram_0_0(0) => output_3_we0
    );
output_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_55
     port map (
      ADDRARDADDR(11 downto 0) => output_address0(11 downto 0),
      DINADIN(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0(7 downto 0),
      ap_clk => ap_clk,
      output_ce0 => output_ce0,
      ram_reg_bram_0_0(7 downto 0) => output_4_q0(7 downto 0),
      ram_reg_bram_0_1(0) => output_4_we0
    );
output_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_56
     port map (
      ADDRARDADDR(11 downto 0) => output_address0(11 downto 0),
      DINADIN(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0(7 downto 0),
      ap_clk => ap_clk,
      output_ce0 => output_ce0,
      ram_reg_bram_0_0(7 downto 0) => output_5_q0(7 downto 0),
      ram_reg_bram_0_1(0) => output_5_we0
    );
output_6_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_57
     port map (
      ADDRARDADDR(11 downto 0) => output_address0(11 downto 0),
      DINADIN(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0(7 downto 0),
      ap_clk => ap_clk,
      output_ce0 => output_ce0,
      ram_reg_bram_0_0(7 downto 0) => output_6_q0(7 downto 0),
      ram_reg_bram_0_1(0) => output_6_we0
    );
output_7_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_58
     port map (
      ADDRARDADDR(11 downto 0) => output_address0(11 downto 0),
      DINADIN(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0(7 downto 0),
      ap_clk => ap_clk,
      output_ce0 => output_ce0,
      ram_reg_bram_0_0(7 downto 0) => output_7_q0(7 downto 0),
      ram_reg_bram_0_1(0) => output_7_we0
    );
output_8_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_59
     port map (
      ADDRARDADDR(11 downto 0) => output_address0(11 downto 0),
      DINADIN(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0(7 downto 0),
      ap_clk => ap_clk,
      output_ce0 => output_ce0,
      ram_reg_bram_0_0(7 downto 0) => output_8_q0(7 downto 0),
      ram_reg_bram_0_1(0) => output_8_we0
    );
output_9_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_60
     port map (
      ADDRARDADDR(11 downto 0) => output_address0(11 downto 0),
      DINADIN(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0(7 downto 0),
      ap_clk => ap_clk,
      output_ce0 => output_ce0,
      ram_reg_bram_0_0(7 downto 0) => output_9_q0(7 downto 0),
      ram_reg_bram_0_1(0) => output_9_we0
    );
output_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_61
     port map (
      ADDRARDADDR(11 downto 0) => output_address0(11 downto 0),
      DINADIN(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0(7 downto 0),
      ap_clk => ap_clk,
      output_ce0 => output_ce0,
      ram_reg_bram_0_0(7 downto 0) => output_q0(7 downto 0),
      ram_reg_bram_0_1(0) => output_we0
    );
regslice_both_M_AXIS_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both
     port map (
      \B_V_data_1_payload_A_reg[7]_0\(7 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TDATA(7 downto 0),
      \B_V_data_1_state_reg[0]_0\ => M_AXIS_TVALID,
      \B_V_data_1_state_reg[1]_0\ => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_n_0,
      D(1) => \ap_NS_fsm__0\(7),
      D(0) => \ap_NS_fsm__0\(0),
      E(0) => ap_block_pp0_stage0_subdone,
      M_AXIS_TDATA(7 downto 0) => \^m_axis_tdata\(7 downto 0),
      M_AXIS_TREADY => M_AXIS_TREADY,
      M_AXIS_TREADY_int_regslice => M_AXIS_TREADY_int_regslice,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => ap_CS_fsm_state7,
      \ap_CS_fsm_reg[7]\ => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_n_4,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv
    );
regslice_both_M_AXIS_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both__parameterized1\
     port map (
      \B_V_data_1_state_reg[1]_0\ => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_n_0,
      E(0) => ap_block_pp0_stage0_subdone,
      M_AXIS_TLAST(0) => M_AXIS_TLAST(0),
      M_AXIS_TREADY => M_AXIS_TREADY,
      M_AXIS_TREADY_int_regslice => M_AXIS_TREADY_int_regslice,
      Q(0) => ap_CS_fsm_state7,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TLAST => grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TLAST
    );
regslice_both_S_AXIS_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both_62
     port map (
      \B_V_data_1_state_reg[1]_0\ => S_AXIS_TREADY,
      \B_V_data_1_state_reg[1]_1\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_43,
      Q(0) => ap_CS_fsm_state3,
      S_AXIS_TDATA(7 downto 0) => S_AXIS_TDATA(7 downto 0),
      S_AXIS_TDATA_int_regslice(7 downto 0) => S_AXIS_TDATA_int_regslice(7 downto 0),
      S_AXIS_TVALID => S_AXIS_TVALID,
      S_AXIS_TVALID_int_regslice => S_AXIS_TVALID_int_regslice,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    S_AXIS_TVALID : in STD_LOGIC;
    S_AXIS_TREADY : out STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXIS_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXIS_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXIS_TVALID : out STD_LOGIC;
    M_AXIS_TREADY : in STD_LOGIC;
    M_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXIS_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXIS_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXIS_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_sobel_hls_0_0,sobel_hls,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "sobel_hls,Vivado 2023.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axis_tdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_M_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_inst_M_AXIS_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_M_AXIS_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "8'b00000001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "8'b00000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "8'b00000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "8'b00001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "8'b00010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "8'b00100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "8'b01000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "8'b10000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of M_AXIS_TREADY : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute X_INTERFACE_INFO of M_AXIS_TVALID : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute X_INTERFACE_INFO of S_AXIS_TREADY : signal is "xilinx.com:interface:axis:1.0 S_AXIS TREADY";
  attribute X_INTERFACE_INFO of S_AXIS_TVALID : signal is "xilinx.com:interface:axis:1.0 S_AXIS TVALID";
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF S_AXIS:M_AXIS, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 99999001, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M_AXIS_TDATA : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
  attribute X_INTERFACE_INFO of M_AXIS_TKEEP : signal is "xilinx.com:interface:axis:1.0 M_AXIS TKEEP";
  attribute X_INTERFACE_INFO of M_AXIS_TLAST : signal is "xilinx.com:interface:axis:1.0 M_AXIS TLAST";
  attribute X_INTERFACE_INFO of M_AXIS_TSTRB : signal is "xilinx.com:interface:axis:1.0 M_AXIS TSTRB";
  attribute X_INTERFACE_PARAMETER of M_AXIS_TSTRB : signal is "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 99999001, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S_AXIS_TDATA : signal is "xilinx.com:interface:axis:1.0 S_AXIS TDATA";
  attribute X_INTERFACE_INFO of S_AXIS_TKEEP : signal is "xilinx.com:interface:axis:1.0 S_AXIS TKEEP";
  attribute X_INTERFACE_INFO of S_AXIS_TLAST : signal is "xilinx.com:interface:axis:1.0 S_AXIS TLAST";
  attribute X_INTERFACE_INFO of S_AXIS_TSTRB : signal is "xilinx.com:interface:axis:1.0 S_AXIS TSTRB";
  attribute X_INTERFACE_PARAMETER of S_AXIS_TSTRB : signal is "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 99999001, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
begin
  M_AXIS_TDATA(31) <= \<const0>\;
  M_AXIS_TDATA(30) <= \<const0>\;
  M_AXIS_TDATA(29) <= \<const0>\;
  M_AXIS_TDATA(28) <= \<const0>\;
  M_AXIS_TDATA(27) <= \<const0>\;
  M_AXIS_TDATA(26) <= \<const0>\;
  M_AXIS_TDATA(25) <= \<const0>\;
  M_AXIS_TDATA(24) <= \<const0>\;
  M_AXIS_TDATA(23) <= \<const0>\;
  M_AXIS_TDATA(22) <= \<const0>\;
  M_AXIS_TDATA(21) <= \<const0>\;
  M_AXIS_TDATA(20) <= \<const0>\;
  M_AXIS_TDATA(19) <= \<const0>\;
  M_AXIS_TDATA(18) <= \<const0>\;
  M_AXIS_TDATA(17) <= \<const0>\;
  M_AXIS_TDATA(16) <= \<const0>\;
  M_AXIS_TDATA(15) <= \<const0>\;
  M_AXIS_TDATA(14) <= \<const0>\;
  M_AXIS_TDATA(13) <= \<const0>\;
  M_AXIS_TDATA(12) <= \<const0>\;
  M_AXIS_TDATA(11) <= \<const0>\;
  M_AXIS_TDATA(10) <= \<const0>\;
  M_AXIS_TDATA(9) <= \<const0>\;
  M_AXIS_TDATA(8) <= \<const0>\;
  M_AXIS_TDATA(7 downto 0) <= \^m_axis_tdata\(7 downto 0);
  M_AXIS_TKEEP(3) <= \<const0>\;
  M_AXIS_TKEEP(2) <= \<const0>\;
  M_AXIS_TKEEP(1) <= \<const0>\;
  M_AXIS_TKEEP(0) <= \<const0>\;
  M_AXIS_TSTRB(3) <= \<const0>\;
  M_AXIS_TSTRB(2) <= \<const0>\;
  M_AXIS_TSTRB(1) <= \<const0>\;
  M_AXIS_TSTRB(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls
     port map (
      M_AXIS_TDATA(31 downto 8) => NLW_inst_M_AXIS_TDATA_UNCONNECTED(31 downto 8),
      M_AXIS_TDATA(7 downto 0) => \^m_axis_tdata\(7 downto 0),
      M_AXIS_TKEEP(3 downto 0) => NLW_inst_M_AXIS_TKEEP_UNCONNECTED(3 downto 0),
      M_AXIS_TLAST(0) => M_AXIS_TLAST(0),
      M_AXIS_TREADY => M_AXIS_TREADY,
      M_AXIS_TSTRB(3 downto 0) => NLW_inst_M_AXIS_TSTRB_UNCONNECTED(3 downto 0),
      M_AXIS_TVALID => M_AXIS_TVALID,
      S_AXIS_TDATA(31 downto 8) => B"000000000000000000000000",
      S_AXIS_TDATA(7 downto 0) => S_AXIS_TDATA(7 downto 0),
      S_AXIS_TKEEP(3 downto 0) => B"0000",
      S_AXIS_TLAST(0) => '0',
      S_AXIS_TREADY => S_AXIS_TREADY,
      S_AXIS_TSTRB(3 downto 0) => B"0000",
      S_AXIS_TVALID => S_AXIS_TVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n
    );
end STRUCTURE;
