<stg><name>Conv.1</name>


<trans_list>

<trans id="735" from="1" to="2">
<condition id="883">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="2" to="3">
<condition id="884">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="3" to="4">
<condition id="885">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="4" to="5">
<condition id="886">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="5" to="6">
<condition id="887">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="6" to="7">
<condition id="888">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="7" to="8">
<condition id="889">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="8" to="9">
<condition id="890">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="8" to="20">
<condition id="907">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="8" to="56">
<condition id="1220">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="9" to="10">
<condition id="892">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="10" to="11">
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="11" to="12">
<condition id="894">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="12" to="13">
<condition id="895">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="13" to="14">
<condition id="896">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="14" to="15">
<condition id="897">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="15" to="16">
<condition id="898">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="16" to="17">
<condition id="900">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="17" to="19">
<condition id="1244">
<or_exp><and_exp><literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="17" to="18">
<condition id="1246">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="18" to="17">
<condition id="1245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="20" to="21">
<condition id="909">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="20" to="19">
<condition id="1218">
<or_exp><and_exp><literal name="tmp_127" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="21" to="25">
<condition id="1247">
<or_exp><and_exp><literal name="exitcond_flatten23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="21" to="22">
<condition id="1251">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="22" to="23">
<condition id="1248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="23" to="24">
<condition id="1249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="24" to="21">
<condition id="1250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="25" to="26">
<condition id="920">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="26" to="55">
<condition id="1252">
<or_exp><and_exp><literal name="exitcond_flatten25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="26" to="27">
<condition id="1281">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="27" to="28">
<condition id="1253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="28" to="29">
<condition id="1254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="29" to="30">
<condition id="1255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="30" to="31">
<condition id="1256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="31" to="32">
<condition id="1257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="32" to="33">
<condition id="1258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="33" to="34">
<condition id="1259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="34" to="35">
<condition id="1260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="35" to="36">
<condition id="1261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="36" to="37">
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="37" to="38">
<condition id="1263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="38" to="39">
<condition id="1264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="39" to="40">
<condition id="1265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="40" to="41">
<condition id="1266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="41" to="42">
<condition id="1267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="42" to="43">
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="43" to="44">
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="44" to="45">
<condition id="1270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="45" to="46">
<condition id="1271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="46" to="47">
<condition id="1272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="47" to="48">
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="48" to="49">
<condition id="1274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="49" to="50">
<condition id="1275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="50" to="51">
<condition id="1276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="51" to="52">
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="52" to="53">
<condition id="1278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="53" to="54">
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="54" to="26">
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="55" to="20">
<condition id="1217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="56" to="62">
<condition id="1282">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="56" to="57">
<condition id="1288">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="57" to="58">
<condition id="1283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="58" to="59">
<condition id="1284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="59" to="60">
<condition id="1285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="60" to="61">
<condition id="1286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="61" to="56">
<condition id="1287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="62" to="63">
<condition id="1236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="63" to="66">
<condition id="1289">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="63" to="64">
<condition id="1292">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="64" to="65">
<condition id="1290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="65" to="63">
<condition id="1291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="66" to="19">
<condition id="1243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:5  %tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:6  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="69" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:7  %tmp_V_136 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_136"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:8  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_136)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:9  %tmp_V_138 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_138"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:10  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_138)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="73" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:11  %tmp_V_140 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_140"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:12  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_140)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:13  %tmp_V_142 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_142"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:14  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_142)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="77" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:15  %tmp_V_144 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_144"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:16  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_144)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="79" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:17  %tmp_V_146 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_146"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:18  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_146)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:0  call void (...)* @_ssdm_op_SpecInterface(i16* %stream_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str204, i32 0, i32 0, [1 x i8]* @p_str205, [1 x i8]* @p_str206, [1 x i8]* @p_str207, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str208, [1 x i8]* @p_str209)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:1  call void (...)* @_ssdm_op_SpecInterface(i16* %stream_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str197, i32 0, i32 0, [1 x i8]* @p_str198, [1 x i8]* @p_str199, [1 x i8]* @p_str200, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str201, [1 x i8]* @p_str202)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
codeRepl1:2  call void (...)* @_ssdm_op_SpecMemCore([288 x i12]* @A_V_2_0, [288 x i12]* @A_V_2_1, [288 x i12]* @A_V_2_2, [288 x i12]* @A_V_2_3, [288 x i12]* @A_V_2_4, [288 x i12]* @A_V_2_5, [288 x i12]* @A_V_2_6, [288 x i12]* @A_V_2_7, [288 x i12]* @A_V_2_8, [1 x i8]* @p_str1, [12 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
codeRepl1:3  call void (...)* @_ssdm_op_SpecMemCore([6144 x i12]* @B_V_2_0, [6144 x i12]* @B_V_2_1, [6144 x i12]* @B_V_2_2, [1 x i8]* @p_str1, [12 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl1:4  call void (...)* @_ssdm_op_SpecMemCore([64 x i12]* @bias_V_8, [1 x i8]* @p_str1, [14 x i8]* @p_str9, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:19  %tmp_V_148 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_148"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:20  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_148)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:21  %tmp_s = icmp eq i16 %tmp_V, 3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl1:22  br i1 %tmp_s, label %0, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_123 = icmp eq i16 %tmp_V, 0

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_123, label %.preheader487.preheader, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="16">
<![CDATA[
:0  %lhs_V = sext i16 %tmp_V_144 to i32

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="16">
<![CDATA[
:1  %rhs_V = sext i16 %tmp_V_140 to i32

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="16">
<![CDATA[
:2  %tmp_125 = sext i16 %tmp_V_138 to i32

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp8 = mul i32 %tmp_125, %tmp_125

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp9 = mul i32 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.preheader487.preheader:0  br label %.preheader487

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="12" op_0_bw="16">
<![CDATA[
:0  %tmp_218 = trunc i16 %tmp_V_148 to i12

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  store i12 %tmp_218, i12* @multiple_V_8, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader491

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="101" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp8 = mul i32 %tmp_125, %tmp_125

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp9 = mul i32 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="103" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp8 = mul i32 %tmp_125, %tmp_125

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp9 = mul i32 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="105" st_id="11" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %p_s = mul i32 %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="106" st_id="12" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %p_s = mul i32 %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="107" st_id="13" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %p_s = mul i32 %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="108" st_id="14" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %p_s = mul i32 %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="109" st_id="15" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %p_s = mul i32 %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="110" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %KER_bound = add i32 %p_s, %lhs_V

]]></Node>
<StgValue><ssdm name="KER_bound"/></StgValue>
</operation>

<operation id="111" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="112" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %i8 = phi i31 [ 0, %7 ], [ %i, %9 ]

]]></Node>
<StgValue><ssdm name="i8"/></StgValue>
</operation>

<operation id="113" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="31">
<![CDATA[
:1  %i8_cast = zext i31 %i8 to i32

]]></Node>
<StgValue><ssdm name="i8_cast"/></StgValue>
</operation>

<operation id="114" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_128 = icmp slt i32 %i8_cast, %KER_bound

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="115" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %i = add i31 %i8, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="116" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_128, label %9, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="117" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_131 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str40)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="118" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 416, i32 18560, i32 10632, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_V_151 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_151"/></StgValue>
</operation>

<operation id="121" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_151)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:5  %empty_131 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str40, i32 %tmp_131)

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="123" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="124" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %.loopexit490

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0">
<![CDATA[
.loopexit490:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="127" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader487:0  %num_img = phi i15 [ %num_img_6, %6 ], [ 0, %.preheader487.preheader ]

]]></Node>
<StgValue><ssdm name="num_img"/></StgValue>
</operation>

<operation id="128" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="15">
<![CDATA[
.preheader487:1  %num_img_cast = zext i15 %num_img to i16

]]></Node>
<StgValue><ssdm name="num_img_cast"/></StgValue>
</operation>

<operation id="129" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader487:2  %tmp_127 = icmp slt i16 %num_img_cast, %tmp_V_136

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="130" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader487:3  %num_img_6 = add i15 %num_img, 1

]]></Node>
<StgValue><ssdm name="num_img_6"/></StgValue>
</operation>

<operation id="131" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader487:4  br i1 %tmp_127, label %4, label %.loopexit.loopexit450

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_130 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str37)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="133" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 127, i32 64, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader485

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit450:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="136" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader485:0  %indvar_flatten15 = phi i12 [ 0, %4 ], [ %indvar_flatten_next2_3, %5 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten15"/></StgValue>
</operation>

<operation id="137" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader485:1  %j2 = phi i4 [ 0, %4 ], [ %tmp_134_mid2_v, %5 ]

]]></Node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>

<operation id="138" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader485:2  %indvar_flatten16 = phi i10 [ 0, %4 ], [ %indvar_flatten_next2_2, %5 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten16"/></StgValue>
</operation>

<operation id="139" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader485:3  %k = phi i4 [ 0, %4 ], [ %k_mid2, %5 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="140" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader485:4  %i3 = phi i6 [ 0, %4 ], [ %i_4, %5 ]

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="141" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader485:5  %exitcond_flatten23 = icmp eq i12 %indvar_flatten15, -1504

]]></Node>
<StgValue><ssdm name="exitcond_flatten23"/></StgValue>
</operation>

<operation id="142" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader485:6  %indvar_flatten_next2_3 = add i12 %indvar_flatten15, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2_3"/></StgValue>
</operation>

<operation id="143" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader485:7  br i1 %exitcond_flatten23, label %.preheader481.preheader, label %.preheader486.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader486.preheader:1  %exitcond_flatten24 = icmp eq i10 %indvar_flatten16, 288

]]></Node>
<StgValue><ssdm name="exitcond_flatten24"/></StgValue>
</operation>

<operation id="145" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %indvar_flatten44_op = add i10 %indvar_flatten16, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten44_op"/></StgValue>
</operation>

<operation id="146" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:3  %indvar_flatten_next2_2 = select i1 %exitcond_flatten24, i10 1, i10 %indvar_flatten44_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="147" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
<literal name="exitcond_flatten24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader486.preheader:0  %j_3 = add i4 1, %j2

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="148" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader486.preheader:2  %k_mid = select i1 %exitcond_flatten24, i4 0, i4 %k

]]></Node>
<StgValue><ssdm name="k_mid"/></StgValue>
</operation>

<operation id="149" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader486.preheader:3  %tmp_134_mid2_v = select i1 %exitcond_flatten24, i4 %j_3, i4 %j2

]]></Node>
<StgValue><ssdm name="tmp_134_mid2_v"/></StgValue>
</operation>

<operation id="150" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader486.preheader:5  %not_exitcond_flatten = xor i1 %exitcond_flatten24, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="151" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader486.preheader:6  %exitcond16 = icmp eq i6 %i3, -32

]]></Node>
<StgValue><ssdm name="exitcond16"/></StgValue>
</operation>

<operation id="152" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader486.preheader:7  %exitcond8_mid = and i1 %exitcond16, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond8_mid"/></StgValue>
</operation>

<operation id="153" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader486.preheader:8  %k_5 = add i4 1, %k_mid

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="154" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader486.preheader:9  %tmp_225 = or i1 %exitcond8_mid, %exitcond_flatten24

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="155" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader486.preheader:10  %i3_mid2 = select i1 %tmp_225, i6 0, i6 %i3

]]></Node>
<StgValue><ssdm name="i3_mid2"/></StgValue>
</operation>

<operation id="156" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader486.preheader:11  %k_mid2 = select i1 %exitcond8_mid, i4 %k_5, i4 %k_mid

]]></Node>
<StgValue><ssdm name="k_mid2"/></StgValue>
</operation>

<operation id="157" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader486.preheader:12  %tmp_141 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str38)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="158" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_128 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str38, i32 %tmp_141)

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="159" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %i_4 = add i6 %i3_mid2, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="160" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader485

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="161" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="4">
<![CDATA[
.preheader486.preheader:4  %tmp_134_mid2_cast = zext i4 %tmp_134_mid2_v to i10

]]></Node>
<StgValue><ssdm name="tmp_134_mid2_cast"/></StgValue>
</operation>

<operation id="162" st_id="23" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader486.preheader:14  %tmp_V_157 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_157"/></StgValue>
</operation>

<operation id="163" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="6">
<![CDATA[
.preheader486.preheader:15  %tmp_142_cast = zext i6 %i3_mid2 to i10

]]></Node>
<StgValue><ssdm name="tmp_142_cast"/></StgValue>
</operation>

<operation id="164" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader486.preheader:16  %tmp_227 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %i3_mid2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="165" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="9">
<![CDATA[
.preheader486.preheader:17  %p_shl8_cast = zext i9 %tmp_227 to i10

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="166" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader486.preheader:18  %tmp_228 = add i10 %p_shl8_cast, %tmp_142_cast

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="167" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader486.preheader:19  %tmp_229 = add i10 %tmp_134_mid2_cast, %tmp_228

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="168" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="16">
<![CDATA[
.preheader486.preheader:30  %tmp_243 = trunc i16 %tmp_V_157 to i12

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="169" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
.preheader486.preheader:31  switch i4 %k_mid2, label %branch89 [
    i4 0, label %branch81
    i4 1, label %branch82
    i4 2, label %branch83
    i4 3, label %branch84
    i4 4, label %branch85
    i4 5, label %branch86
    i4 6, label %branch87
    i4 7, label %branch88
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="170" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader486.preheader:13  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="10">
<![CDATA[
.preheader486.preheader:20  %tmp_230_cast = zext i10 %tmp_229 to i64

]]></Node>
<StgValue><ssdm name="tmp_230_cast"/></StgValue>
</operation>

<operation id="172" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader486.preheader:21  %A_V_2_0_addr = getelementptr [288 x i12]* @A_V_2_0, i64 0, i64 %tmp_230_cast

]]></Node>
<StgValue><ssdm name="A_V_2_0_addr"/></StgValue>
</operation>

<operation id="173" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader486.preheader:22  %A_V_2_1_addr = getelementptr [288 x i12]* @A_V_2_1, i64 0, i64 %tmp_230_cast

]]></Node>
<StgValue><ssdm name="A_V_2_1_addr"/></StgValue>
</operation>

<operation id="174" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader486.preheader:23  %A_V_2_2_addr = getelementptr [288 x i12]* @A_V_2_2, i64 0, i64 %tmp_230_cast

]]></Node>
<StgValue><ssdm name="A_V_2_2_addr"/></StgValue>
</operation>

<operation id="175" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader486.preheader:24  %A_V_2_3_addr = getelementptr [288 x i12]* @A_V_2_3, i64 0, i64 %tmp_230_cast

]]></Node>
<StgValue><ssdm name="A_V_2_3_addr"/></StgValue>
</operation>

<operation id="176" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader486.preheader:25  %A_V_2_4_addr = getelementptr [288 x i12]* @A_V_2_4, i64 0, i64 %tmp_230_cast

]]></Node>
<StgValue><ssdm name="A_V_2_4_addr"/></StgValue>
</operation>

<operation id="177" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader486.preheader:26  %A_V_2_5_addr = getelementptr [288 x i12]* @A_V_2_5, i64 0, i64 %tmp_230_cast

]]></Node>
<StgValue><ssdm name="A_V_2_5_addr"/></StgValue>
</operation>

<operation id="178" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader486.preheader:27  %A_V_2_6_addr = getelementptr [288 x i12]* @A_V_2_6, i64 0, i64 %tmp_230_cast

]]></Node>
<StgValue><ssdm name="A_V_2_6_addr"/></StgValue>
</operation>

<operation id="179" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader486.preheader:28  %A_V_2_7_addr = getelementptr [288 x i12]* @A_V_2_7, i64 0, i64 %tmp_230_cast

]]></Node>
<StgValue><ssdm name="A_V_2_7_addr"/></StgValue>
</operation>

<operation id="180" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader486.preheader:29  %A_V_2_8_addr = getelementptr [288 x i12]* @A_V_2_8, i64 0, i64 %tmp_230_cast

]]></Node>
<StgValue><ssdm name="A_V_2_8_addr"/></StgValue>
</operation>

<operation id="181" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp><literal name="k_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch88:0  store i12 %tmp_243, i12* %A_V_2_7_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp><literal name="k_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
branch88:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp><literal name="k_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch87:0  store i12 %tmp_243, i12* %A_V_2_6_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp><literal name="k_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
branch87:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp><literal name="k_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch86:0  store i12 %tmp_243, i12* %A_V_2_5_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp><literal name="k_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
branch86:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="k_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch85:0  store i12 %tmp_243, i12* %A_V_2_4_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="k_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
branch85:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp><literal name="k_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch84:0  store i12 %tmp_243, i12* %A_V_2_3_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp><literal name="k_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
branch84:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp><literal name="k_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch83:0  store i12 %tmp_243, i12* %A_V_2_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp><literal name="k_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
branch83:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp><literal name="k_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch82:0  store i12 %tmp_243, i12* %A_V_2_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp><literal name="k_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
branch82:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp><literal name="k_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch81:0  store i12 %tmp_243, i12* %A_V_2_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp><literal name="k_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
branch81:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp><literal name="k_mid2" val="!0"/>
<literal name="k_mid2" val="!1"/>
<literal name="k_mid2" val="!2"/>
<literal name="k_mid2" val="!3"/>
<literal name="k_mid2" val="!4"/>
<literal name="k_mid2" val="!5"/>
<literal name="k_mid2" val="!6"/>
<literal name="k_mid2" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch89:0  store i12 %tmp_243, i12* %A_V_2_8_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp><literal name="k_mid2" val="!0"/>
<literal name="k_mid2" val="!1"/>
<literal name="k_mid2" val="!2"/>
<literal name="k_mid2" val="!3"/>
<literal name="k_mid2" val="!4"/>
<literal name="k_mid2" val="!5"/>
<literal name="k_mid2" val="!6"/>
<literal name="k_mid2" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
branch89:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="199" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
.preheader481.preheader:0  br label %.preheader481

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="200" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
.preheader481:0  %indvar_flatten17 = phi i17 [ %indvar_flatten_next2_6, %ifFalse ], [ 0, %.preheader481.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten17"/></StgValue>
</operation>

<operation id="201" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader481:1  %ia = phi i4 [ %tmp_190_1_mid2, %ifFalse ], [ 1, %.preheader481.preheader ]

]]></Node>
<StgValue><ssdm name="ia"/></StgValue>
</operation>

<operation id="202" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader481:2  %indvar_flatten18 = phi i15 [ %indvar_flatten_next2_5, %ifFalse ], [ 0, %.preheader481.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten18"/></StgValue>
</operation>

<operation id="203" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader481:3  %ib = phi i4 [ %ib_mid2, %ifFalse ], [ 1, %.preheader481.preheader ]

]]></Node>
<StgValue><ssdm name="ib"/></StgValue>
</operation>

<operation id="204" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader481:4  %indvar_flatten19 = phi i13 [ %indvar_flatten_next2_4, %ifFalse ], [ 0, %.preheader481.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten19"/></StgValue>
</operation>

<operation id="205" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader481:5  %i4 = phi i7 [ %tmp_144_mid2, %ifFalse ], [ 0, %.preheader481.preheader ]

]]></Node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="206" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader481:6  %p_6 = phi i32 [ %buf_V_6_2_2, %ifFalse ], [ 0, %.preheader481.preheader ]

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="207" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader481:7  %j5 = phi i6 [ %j_4, %ifFalse ], [ 0, %.preheader481.preheader ]

]]></Node>
<StgValue><ssdm name="j5"/></StgValue>
</operation>

<operation id="208" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader481:8  %tmp_136 = add i4 %ia, -1

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="209" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader481:9  %ia_2 = add i4 %ia, 1

]]></Node>
<StgValue><ssdm name="ia_2"/></StgValue>
</operation>

<operation id="210" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader481:10  %exitcond_flatten25 = icmp eq i17 %indvar_flatten17, -30720

]]></Node>
<StgValue><ssdm name="exitcond_flatten25"/></StgValue>
</operation>

<operation id="211" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader481:11  %indvar_flatten_next2_6 = add i17 %indvar_flatten17, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2_6"/></StgValue>
</operation>

<operation id="212" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader481:12  br i1 %exitcond_flatten25, label %6, label %.preheader484.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader484.loopexit:0  %exitcond_flatten26 = icmp eq i15 %indvar_flatten18, 14336

]]></Node>
<StgValue><ssdm name="exitcond_flatten26"/></StgValue>
</operation>

<operation id="214" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader484.loopexit:1  %ib_mid = select i1 %exitcond_flatten26, i4 1, i4 %ib

]]></Node>
<StgValue><ssdm name="ib_mid"/></StgValue>
</operation>

<operation id="215" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.loopexit:9  %not_exitcond_flatten_6 = xor i1 %exitcond_flatten26, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_6"/></StgValue>
</operation>

<operation id="216" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader484.loopexit:10  %exitcond17 = icmp eq i6 %j5, -32

]]></Node>
<StgValue><ssdm name="exitcond17"/></StgValue>
</operation>

<operation id="217" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.loopexit:11  %exitcond1_mid = and i1 %exitcond17, %not_exitcond_flatten_6

]]></Node>
<StgValue><ssdm name="exitcond1_mid"/></StgValue>
</operation>

<operation id="218" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader484.loopexit:12  %exitcond_flatten27 = icmp eq i13 %indvar_flatten19, 2048

]]></Node>
<StgValue><ssdm name="exitcond_flatten27"/></StgValue>
</operation>

<operation id="219" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.loopexit:13  %exitcond_flatten65_m = and i1 %exitcond_flatten27, %not_exitcond_flatten_6

]]></Node>
<StgValue><ssdm name="exitcond_flatten65_m"/></StgValue>
</operation>

<operation id="220" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.loopexit:17  %exitcond_flatten65_n = xor i1 %exitcond_flatten27, true

]]></Node>
<StgValue><ssdm name="exitcond_flatten65_n"/></StgValue>
</operation>

<operation id="221" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.loopexit:18  %not_exitcond_flatten_7 = or i1 %exitcond_flatten26, %exitcond_flatten65_n

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_7"/></StgValue>
</operation>

<operation id="222" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.loopexit:19  %exitcond1_mid2 = and i1 %exitcond1_mid, %not_exitcond_flatten_7

]]></Node>
<StgValue><ssdm name="exitcond1_mid2"/></StgValue>
</operation>

<operation id="223" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
ifFalse:0  %indvar_flatten63_op = add i13 %indvar_flatten19, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten63_op"/></StgValue>
</operation>

<operation id="224" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
ifFalse:2  %indvar_flatten78_op = add i15 %indvar_flatten18, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten78_op"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="225" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader484.loopexit:4  %tmp_190_1_mid2 = select i1 %exitcond_flatten26, i4 %ia_2, i4 %ia

]]></Node>
<StgValue><ssdm name="tmp_190_1_mid2"/></StgValue>
</operation>

<operation id="226" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1294">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="exitcond_flatten65_m" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader484.loopexit:14  %ib_2 = add i4 1, %ib_mid

]]></Node>
<StgValue><ssdm name="ib_2"/></StgValue>
</operation>

<operation id="227" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.loopexit:15  %tmp_230 = or i1 %exitcond_flatten65_m, %exitcond_flatten26

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="228" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader484.loopexit:16  %i4_mid = select i1 %tmp_230, i7 0, i7 %i4

]]></Node>
<StgValue><ssdm name="i4_mid"/></StgValue>
</operation>

<operation id="229" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader484.loopexit:20  %ib_mid2 = select i1 %exitcond_flatten65_m, i4 %ib_2, i4 %ib_mid

]]></Node>
<StgValue><ssdm name="ib_mid2"/></StgValue>
</operation>

<operation id="230" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1296">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="exitcond1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader484.loopexit:21  %i_26 = add i7 1, %i4_mid

]]></Node>
<StgValue><ssdm name="i_26"/></StgValue>
</operation>

<operation id="231" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.loopexit:22  %tmp_231 = or i1 %exitcond1_mid2, %exitcond_flatten65_m

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="232" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.loopexit:23  %tmp_250 = or i1 %tmp_231, %exitcond_flatten26

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="233" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader484.loopexit:25  %j5_mid2 = select i1 %tmp_250, i6 0, i6 %j5

]]></Node>
<StgValue><ssdm name="j5_mid2"/></StgValue>
</operation>

<operation id="234" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.016:23  %j_4 = add i6 %j5_mid2, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="235" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
ifFalse:1  %indvar_flatten_next2_4 = select i1 %tmp_230, i13 1, i13 %indvar_flatten63_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2_4"/></StgValue>
</operation>

<operation id="236" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ifFalse:3  %indvar_flatten_next2_5 = select i1 %exitcond_flatten26, i15 1, i15 %indvar_flatten78_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2_5"/></StgValue>
</operation>

<operation id="237" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:4  br label %.preheader481

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="238" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader484.loopexit:2  %tmp_137_mid2 = select i1 %exitcond_flatten26, i4 %ia, i4 %tmp_136

]]></Node>
<StgValue><ssdm name="tmp_137_mid2"/></StgValue>
</operation>

<operation id="239" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="4">
<![CDATA[
.preheader484.loopexit:3  %tmp_137_mid2_cast = zext i4 %tmp_137_mid2 to i10

]]></Node>
<StgValue><ssdm name="tmp_137_mid2_cast"/></StgValue>
</operation>

<operation id="240" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="4">
<![CDATA[
.preheader484.loopexit:5  %tmp_190_1_mid2_cast = zext i4 %tmp_190_1_mid2 to i10

]]></Node>
<StgValue><ssdm name="tmp_190_1_mid2_cast"/></StgValue>
</operation>

<operation id="241" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1295">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="exitcond_flatten26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader484.loopexit:6  %ia_2_mid1 = add i4 2, %ia

]]></Node>
<StgValue><ssdm name="ia_2_mid1"/></StgValue>
</operation>

<operation id="242" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader484.loopexit:7  %tmp_190_2_mid2 = select i1 %exitcond_flatten26, i4 %ia_2_mid1, i4 %ia_2

]]></Node>
<StgValue><ssdm name="tmp_190_2_mid2"/></StgValue>
</operation>

<operation id="243" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="4">
<![CDATA[
.preheader484.loopexit:8  %tmp_190_2_mid2_cast = zext i4 %tmp_190_2_mid2 to i10

]]></Node>
<StgValue><ssdm name="tmp_190_2_mid2_cast"/></StgValue>
</operation>

<operation id="244" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader484.loopexit:26  %tmp_144_mid2 = select i1 %exitcond1_mid2, i7 %i_26, i7 %i4_mid

]]></Node>
<StgValue><ssdm name="tmp_144_mid2"/></StgValue>
</operation>

<operation id="245" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
.preheader484.loopexit:28  %tmp_251 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_144_mid2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="246" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="12">
<![CDATA[
.preheader484.loopexit:29  %tmp_233 = zext i12 %tmp_251 to i64

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="247" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="6">
<![CDATA[
.preheader484.loopexit:32  %tmp_151 = zext i6 %j5_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="248" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="6">
<![CDATA[
.preheader484.loopexit:33  %tmp_151_cast = zext i6 %j5_mid2 to i10

]]></Node>
<StgValue><ssdm name="tmp_151_cast"/></StgValue>
</operation>

<operation id="249" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader484.loopexit:34  %tmp_236 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %j5_mid2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="250" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="9">
<![CDATA[
.preheader484.loopexit:35  %p_shl9_cast = zext i9 %tmp_236 to i10

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="251" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader484.loopexit:36  %tmp_237 = add i10 %p_shl9_cast, %tmp_151_cast

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="252" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader484.loopexit:37  %tmp_238 = add i10 %tmp_137_mid2_cast, %tmp_237

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="253" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader484.loopexit:40  %tmp_239 = add i10 %tmp_190_1_mid2_cast, %tmp_237

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="254" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader484.loopexit:43  %tmp_240 = add i10 %tmp_190_2_mid2_cast, %tmp_237

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="255" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader484.loopexit:70  %tmp_241 = add i64 %tmp_151, %tmp_233

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="256" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="14" op_0_bw="64">
<![CDATA[
.preheader484.loopexit:71  %tmp_252 = trunc i64 %tmp_241 to i14

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="257" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="64">
<![CDATA[
.preheader484.loopexit:72  %tmp_253 = trunc i64 %tmp_241 to i12

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="258" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
.preheader484.loopexit:73  %p_shl10_cast = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_253, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="259" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader484.loopexit:74  %tmp_242 = sub i14 %p_shl10_cast, %tmp_252

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="260" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0">
<![CDATA[
.preheader484.loopexit:89  switch i4 %ib_mid2, label %branch78 [
    i4 1, label %branch72
    i4 2, label %branch73
    i4 3, label %branch74
    i4 4, label %branch75
    i4 5, label %branch76
    i4 6, label %branch77
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0">
<![CDATA[
.preheader.preheader.0174:6  switch i4 %ib_mid2, label %branch70 [
    i4 1, label %branch64
    i4 2, label %branch65
    i4 3, label %branch66
    i4 4, label %branch67
    i4 5, label %branch68
    i4 6, label %branch69
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0">
<![CDATA[
.preheader.preheader.0154:6  switch i4 %ib_mid2, label %branch62 [
    i4 1, label %branch56
    i4 2, label %branch57
    i4 3, label %branch58
    i4 4, label %branch59
    i4 5, label %branch60
    i4 6, label %branch61
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0">
<![CDATA[
.preheader.preheader.0134:6  switch i4 %ib_mid2, label %branch51 [
    i4 1, label %branch45
    i4 2, label %branch46
    i4 3, label %branch47
    i4 4, label %branch48
    i4 5, label %branch49
    i4 6, label %branch50
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0">
<![CDATA[
.preheader.preheader.0114:6  switch i4 %ib_mid2, label %branch43 [
    i4 1, label %branch37
    i4 2, label %branch38
    i4 3, label %branch39
    i4 4, label %branch40
    i4 5, label %branch41
    i4 6, label %branch42
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0">
<![CDATA[
.preheader.preheader.094:6  switch i4 %ib_mid2, label %branch35 [
    i4 1, label %branch29
    i4 2, label %branch30
    i4 3, label %branch31
    i4 4, label %branch32
    i4 5, label %branch33
    i4 6, label %branch34
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0">
<![CDATA[
.preheader.preheader.074:6  switch i4 %ib_mid2, label %branch24 [
    i4 1, label %branch18
    i4 2, label %branch19
    i4 3, label %branch20
    i4 4, label %branch21
    i4 5, label %branch22
    i4 6, label %branch23
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0">
<![CDATA[
.preheader.preheader.054:6  switch i4 %ib_mid2, label %branch16 [
    i4 1, label %branch10
    i4 2, label %branch11
    i4 3, label %branch12
    i4 4, label %branch13
    i4 5, label %branch14
    i4 6, label %branch15
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0">
<![CDATA[
.preheader.preheader.035:6  switch i4 %ib_mid2, label %branch8 [
    i4 1, label %branch2
    i4 2, label %branch3
    i4 3, label %branch4
    i4 4, label %branch5
    i4 5, label %branch6
    i4 6, label %branch7
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="269" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="10">
<![CDATA[
.preheader484.loopexit:38  %tmp_239_cast = zext i10 %tmp_238 to i64

]]></Node>
<StgValue><ssdm name="tmp_239_cast"/></StgValue>
</operation>

<operation id="270" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:39  %A_V_2_0_addr_1 = getelementptr [288 x i12]* @A_V_2_0, i64 0, i64 %tmp_239_cast

]]></Node>
<StgValue><ssdm name="A_V_2_0_addr_1"/></StgValue>
</operation>

<operation id="271" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="10">
<![CDATA[
.preheader484.loopexit:41  %tmp_240_cast = zext i10 %tmp_239 to i64

]]></Node>
<StgValue><ssdm name="tmp_240_cast"/></StgValue>
</operation>

<operation id="272" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:42  %A_V_2_0_addr_2 = getelementptr [288 x i12]* @A_V_2_0, i64 0, i64 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="A_V_2_0_addr_2"/></StgValue>
</operation>

<operation id="273" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="10">
<![CDATA[
.preheader484.loopexit:44  %tmp_241_cast = zext i10 %tmp_240 to i64

]]></Node>
<StgValue><ssdm name="tmp_241_cast"/></StgValue>
</operation>

<operation id="274" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:45  %A_V_2_0_addr_3 = getelementptr [288 x i12]* @A_V_2_0, i64 0, i64 %tmp_241_cast

]]></Node>
<StgValue><ssdm name="A_V_2_0_addr_3"/></StgValue>
</operation>

<operation id="275" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:46  %A_V_2_1_addr_1 = getelementptr [288 x i12]* @A_V_2_1, i64 0, i64 %tmp_239_cast

]]></Node>
<StgValue><ssdm name="A_V_2_1_addr_1"/></StgValue>
</operation>

<operation id="276" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:47  %A_V_2_1_addr_2 = getelementptr [288 x i12]* @A_V_2_1, i64 0, i64 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="A_V_2_1_addr_2"/></StgValue>
</operation>

<operation id="277" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:48  %A_V_2_1_addr_3 = getelementptr [288 x i12]* @A_V_2_1, i64 0, i64 %tmp_241_cast

]]></Node>
<StgValue><ssdm name="A_V_2_1_addr_3"/></StgValue>
</operation>

<operation id="278" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:49  %A_V_2_2_addr_1 = getelementptr [288 x i12]* @A_V_2_2, i64 0, i64 %tmp_239_cast

]]></Node>
<StgValue><ssdm name="A_V_2_2_addr_1"/></StgValue>
</operation>

<operation id="279" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:50  %A_V_2_2_addr_2 = getelementptr [288 x i12]* @A_V_2_2, i64 0, i64 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="A_V_2_2_addr_2"/></StgValue>
</operation>

<operation id="280" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:51  %A_V_2_2_addr_3 = getelementptr [288 x i12]* @A_V_2_2, i64 0, i64 %tmp_241_cast

]]></Node>
<StgValue><ssdm name="A_V_2_2_addr_3"/></StgValue>
</operation>

<operation id="281" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:52  %A_V_2_3_addr_1 = getelementptr [288 x i12]* @A_V_2_3, i64 0, i64 %tmp_239_cast

]]></Node>
<StgValue><ssdm name="A_V_2_3_addr_1"/></StgValue>
</operation>

<operation id="282" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:53  %A_V_2_3_addr_2 = getelementptr [288 x i12]* @A_V_2_3, i64 0, i64 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="A_V_2_3_addr_2"/></StgValue>
</operation>

<operation id="283" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:54  %A_V_2_3_addr_3 = getelementptr [288 x i12]* @A_V_2_3, i64 0, i64 %tmp_241_cast

]]></Node>
<StgValue><ssdm name="A_V_2_3_addr_3"/></StgValue>
</operation>

<operation id="284" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:55  %A_V_2_4_addr_1 = getelementptr [288 x i12]* @A_V_2_4, i64 0, i64 %tmp_239_cast

]]></Node>
<StgValue><ssdm name="A_V_2_4_addr_1"/></StgValue>
</operation>

<operation id="285" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:56  %A_V_2_4_addr_2 = getelementptr [288 x i12]* @A_V_2_4, i64 0, i64 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="A_V_2_4_addr_2"/></StgValue>
</operation>

<operation id="286" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:57  %A_V_2_4_addr_3 = getelementptr [288 x i12]* @A_V_2_4, i64 0, i64 %tmp_241_cast

]]></Node>
<StgValue><ssdm name="A_V_2_4_addr_3"/></StgValue>
</operation>

<operation id="287" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:58  %A_V_2_5_addr_1 = getelementptr [288 x i12]* @A_V_2_5, i64 0, i64 %tmp_239_cast

]]></Node>
<StgValue><ssdm name="A_V_2_5_addr_1"/></StgValue>
</operation>

<operation id="288" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:59  %A_V_2_5_addr_2 = getelementptr [288 x i12]* @A_V_2_5, i64 0, i64 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="A_V_2_5_addr_2"/></StgValue>
</operation>

<operation id="289" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:60  %A_V_2_5_addr_3 = getelementptr [288 x i12]* @A_V_2_5, i64 0, i64 %tmp_241_cast

]]></Node>
<StgValue><ssdm name="A_V_2_5_addr_3"/></StgValue>
</operation>

<operation id="290" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:61  %A_V_2_6_addr_1 = getelementptr [288 x i12]* @A_V_2_6, i64 0, i64 %tmp_239_cast

]]></Node>
<StgValue><ssdm name="A_V_2_6_addr_1"/></StgValue>
</operation>

<operation id="291" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:62  %A_V_2_6_addr_2 = getelementptr [288 x i12]* @A_V_2_6, i64 0, i64 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="A_V_2_6_addr_2"/></StgValue>
</operation>

<operation id="292" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:63  %A_V_2_6_addr_3 = getelementptr [288 x i12]* @A_V_2_6, i64 0, i64 %tmp_241_cast

]]></Node>
<StgValue><ssdm name="A_V_2_6_addr_3"/></StgValue>
</operation>

<operation id="293" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:64  %A_V_2_7_addr_1 = getelementptr [288 x i12]* @A_V_2_7, i64 0, i64 %tmp_239_cast

]]></Node>
<StgValue><ssdm name="A_V_2_7_addr_1"/></StgValue>
</operation>

<operation id="294" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:65  %A_V_2_7_addr_2 = getelementptr [288 x i12]* @A_V_2_7, i64 0, i64 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="A_V_2_7_addr_2"/></StgValue>
</operation>

<operation id="295" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:66  %A_V_2_7_addr_3 = getelementptr [288 x i12]* @A_V_2_7, i64 0, i64 %tmp_241_cast

]]></Node>
<StgValue><ssdm name="A_V_2_7_addr_3"/></StgValue>
</operation>

<operation id="296" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:67  %A_V_2_8_addr_1 = getelementptr [288 x i12]* @A_V_2_8, i64 0, i64 %tmp_239_cast

]]></Node>
<StgValue><ssdm name="A_V_2_8_addr_1"/></StgValue>
</operation>

<operation id="297" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:68  %A_V_2_8_addr_2 = getelementptr [288 x i12]* @A_V_2_8, i64 0, i64 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="A_V_2_8_addr_2"/></StgValue>
</operation>

<operation id="298" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:69  %A_V_2_8_addr_3 = getelementptr [288 x i12]* @A_V_2_8, i64 0, i64 %tmp_241_cast

]]></Node>
<StgValue><ssdm name="A_V_2_8_addr_3"/></StgValue>
</operation>

<operation id="299" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="14">
<![CDATA[
.preheader484.loopexit:75  %tmp_244_cast = zext i14 %tmp_242 to i64

]]></Node>
<StgValue><ssdm name="tmp_244_cast"/></StgValue>
</operation>

<operation id="300" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:76  %B_V_2_0_addr_1 = getelementptr [6144 x i12]* @B_V_2_0, i64 0, i64 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="B_V_2_0_addr_1"/></StgValue>
</operation>

<operation id="301" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader484.loopexit:77  %tmp_244 = add i14 1, %tmp_242

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="302" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader484.loopexit:80  %tmp_245 = add i14 2, %tmp_242

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="303" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:83  %B_V_2_1_addr_1 = getelementptr [6144 x i12]* @B_V_2_1, i64 0, i64 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="B_V_2_1_addr_1"/></StgValue>
</operation>

<operation id="304" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:86  %B_V_2_2_addr_1 = getelementptr [6144 x i12]* @B_V_2_2, i64 0, i64 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="B_V_2_2_addr_1"/></StgValue>
</operation>

<operation id="305" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="9">
<![CDATA[
branch77:0  %A_V_2_5_load = load i12* %A_V_2_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_5_load"/></StgValue>
</operation>

<operation id="306" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="9">
<![CDATA[
branch76:0  %A_V_2_4_load = load i12* %A_V_2_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_4_load"/></StgValue>
</operation>

<operation id="307" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="9">
<![CDATA[
branch75:0  %A_V_2_3_load = load i12* %A_V_2_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_3_load"/></StgValue>
</operation>

<operation id="308" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="9">
<![CDATA[
branch74:0  %A_V_2_2_load = load i12* %A_V_2_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_2_load"/></StgValue>
</operation>

<operation id="309" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="9">
<![CDATA[
branch73:0  %A_V_2_1_load = load i12* %A_V_2_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_1_load"/></StgValue>
</operation>

<operation id="310" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="9">
<![CDATA[
branch72:0  %A_V_2_0_load = load i12* %A_V_2_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_0_load"/></StgValue>
</operation>

<operation id="311" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!5"/>
<literal name="ib_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="9">
<![CDATA[
branch78:0  %A_V_2_6_load = load i12* %A_V_2_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_6_load"/></StgValue>
</operation>

<operation id="312" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.0174:2  %B_V_2_0_load = load i12* %B_V_2_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_2_0_load"/></StgValue>
</operation>

<operation id="313" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="9">
<![CDATA[
branch69:0  %A_V_2_6_load_1 = load i12* %A_V_2_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_6_load_1"/></StgValue>
</operation>

<operation id="314" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="9">
<![CDATA[
branch68:0  %A_V_2_5_load_1 = load i12* %A_V_2_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_5_load_1"/></StgValue>
</operation>

<operation id="315" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="9">
<![CDATA[
branch67:0  %A_V_2_4_load_1 = load i12* %A_V_2_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_4_load_1"/></StgValue>
</operation>

<operation id="316" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="9">
<![CDATA[
branch66:0  %A_V_2_3_load_1 = load i12* %A_V_2_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_3_load_1"/></StgValue>
</operation>

<operation id="317" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="9">
<![CDATA[
branch65:0  %A_V_2_2_load_1 = load i12* %A_V_2_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_2_load_1"/></StgValue>
</operation>

<operation id="318" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="9">
<![CDATA[
branch64:0  %A_V_2_1_load_1 = load i12* %A_V_2_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_1_load_1"/></StgValue>
</operation>

<operation id="319" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!5"/>
<literal name="ib_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="9">
<![CDATA[
branch70:0  %A_V_2_7_load = load i12* %A_V_2_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_7_load"/></StgValue>
</operation>

<operation id="320" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.0154:2  %B_V_2_1_load = load i12* %B_V_2_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_2_1_load"/></StgValue>
</operation>

<operation id="321" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="9">
<![CDATA[
branch61:0  %A_V_2_7_load_1 = load i12* %A_V_2_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_7_load_1"/></StgValue>
</operation>

<operation id="322" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="9">
<![CDATA[
branch60:0  %A_V_2_6_load_2 = load i12* %A_V_2_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_6_load_2"/></StgValue>
</operation>

<operation id="323" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="9">
<![CDATA[
branch59:0  %A_V_2_5_load_2 = load i12* %A_V_2_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_5_load_2"/></StgValue>
</operation>

<operation id="324" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="9">
<![CDATA[
branch58:0  %A_V_2_4_load_2 = load i12* %A_V_2_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_4_load_2"/></StgValue>
</operation>

<operation id="325" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="9">
<![CDATA[
branch57:0  %A_V_2_3_load_2 = load i12* %A_V_2_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_3_load_2"/></StgValue>
</operation>

<operation id="326" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="9">
<![CDATA[
branch56:0  %A_V_2_2_load_2 = load i12* %A_V_2_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_2_load_2"/></StgValue>
</operation>

<operation id="327" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!5"/>
<literal name="ib_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="9">
<![CDATA[
branch62:0  %A_V_2_8_load = load i12* %A_V_2_8_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_8_load"/></StgValue>
</operation>

<operation id="328" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.0134:2  %B_V_2_2_load = load i12* %B_V_2_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_2_2_load"/></StgValue>
</operation>

<operation id="329" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="9">
<![CDATA[
branch50:0  %A_V_2_5_load_3 = load i12* %A_V_2_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_5_load_3"/></StgValue>
</operation>

<operation id="330" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="9">
<![CDATA[
branch49:0  %A_V_2_4_load_3 = load i12* %A_V_2_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_4_load_3"/></StgValue>
</operation>

<operation id="331" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="9">
<![CDATA[
branch48:0  %A_V_2_3_load_3 = load i12* %A_V_2_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_3_load_3"/></StgValue>
</operation>

<operation id="332" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="9">
<![CDATA[
branch47:0  %A_V_2_2_load_3 = load i12* %A_V_2_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_2_load_3"/></StgValue>
</operation>

<operation id="333" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="9">
<![CDATA[
branch46:0  %A_V_2_1_load_2 = load i12* %A_V_2_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_1_load_2"/></StgValue>
</operation>

<operation id="334" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="9">
<![CDATA[
branch45:0  %A_V_2_0_load_1 = load i12* %A_V_2_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_0_load_1"/></StgValue>
</operation>

<operation id="335" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!5"/>
<literal name="ib_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="9">
<![CDATA[
branch51:0  %A_V_2_6_load_3 = load i12* %A_V_2_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_6_load_3"/></StgValue>
</operation>

<operation id="336" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="9">
<![CDATA[
branch34:0  %A_V_2_7_load_3 = load i12* %A_V_2_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_7_load_3"/></StgValue>
</operation>

<operation id="337" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="9">
<![CDATA[
branch33:0  %A_V_2_6_load_5 = load i12* %A_V_2_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_6_load_5"/></StgValue>
</operation>

<operation id="338" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="9">
<![CDATA[
branch32:0  %A_V_2_5_load_5 = load i12* %A_V_2_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_5_load_5"/></StgValue>
</operation>

<operation id="339" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="9">
<![CDATA[
branch31:0  %A_V_2_4_load_5 = load i12* %A_V_2_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_4_load_5"/></StgValue>
</operation>

<operation id="340" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="829">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="9">
<![CDATA[
branch30:0  %A_V_2_3_load_5 = load i12* %A_V_2_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_3_load_5"/></StgValue>
</operation>

<operation id="341" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="9">
<![CDATA[
branch29:0  %A_V_2_2_load_5 = load i12* %A_V_2_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_2_load_5"/></StgValue>
</operation>

<operation id="342" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!5"/>
<literal name="ib_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="9">
<![CDATA[
branch35:0  %A_V_2_8_load_1 = load i12* %A_V_2_8_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_8_load_1"/></StgValue>
</operation>

<operation id="343" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="832">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="9">
<![CDATA[
branch15:0  %A_V_2_6_load_7 = load i12* %A_V_2_6_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_6_load_7"/></StgValue>
</operation>

<operation id="344" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="9">
<![CDATA[
branch14:0  %A_V_2_5_load_7 = load i12* %A_V_2_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_5_load_7"/></StgValue>
</operation>

<operation id="345" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="834">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="12" op_0_bw="9">
<![CDATA[
branch13:0  %A_V_2_4_load_7 = load i12* %A_V_2_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_4_load_7"/></StgValue>
</operation>

<operation id="346" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="9">
<![CDATA[
branch12:0  %A_V_2_3_load_7 = load i12* %A_V_2_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_3_load_7"/></StgValue>
</operation>

<operation id="347" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="12" op_0_bw="9">
<![CDATA[
branch11:0  %A_V_2_2_load_7 = load i12* %A_V_2_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_2_load_7"/></StgValue>
</operation>

<operation id="348" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="837">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="9">
<![CDATA[
branch10:0  %A_V_2_1_load_5 = load i12* %A_V_2_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_1_load_5"/></StgValue>
</operation>

<operation id="349" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!5"/>
<literal name="ib_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="12" op_0_bw="9">
<![CDATA[
branch16:0  %A_V_2_7_load_4 = load i12* %A_V_2_7_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_7_load_4"/></StgValue>
</operation>

<operation id="350" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.016:24  %ifzero = icmp eq i6 %j_4, -32

]]></Node>
<StgValue><ssdm name="ifzero"/></StgValue>
</operation>

<operation id="351" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.016:25  br i1 %ifzero, label %ifTrue, label %ifFalse

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="352" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="14">
<![CDATA[
.preheader484.loopexit:78  %tmp_245_cast = zext i14 %tmp_244 to i64

]]></Node>
<StgValue><ssdm name="tmp_245_cast"/></StgValue>
</operation>

<operation id="353" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:79  %B_V_2_0_addr_2 = getelementptr [6144 x i12]* @B_V_2_0, i64 0, i64 %tmp_245_cast

]]></Node>
<StgValue><ssdm name="B_V_2_0_addr_2"/></StgValue>
</operation>

<operation id="354" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="14">
<![CDATA[
.preheader484.loopexit:81  %tmp_246_cast = zext i14 %tmp_245 to i64

]]></Node>
<StgValue><ssdm name="tmp_246_cast"/></StgValue>
</operation>

<operation id="355" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:82  %B_V_2_0_addr_3 = getelementptr [6144 x i12]* @B_V_2_0, i64 0, i64 %tmp_246_cast

]]></Node>
<StgValue><ssdm name="B_V_2_0_addr_3"/></StgValue>
</operation>

<operation id="356" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:84  %B_V_2_1_addr_2 = getelementptr [6144 x i12]* @B_V_2_1, i64 0, i64 %tmp_245_cast

]]></Node>
<StgValue><ssdm name="B_V_2_1_addr_2"/></StgValue>
</operation>

<operation id="357" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:85  %B_V_2_1_addr_3 = getelementptr [6144 x i12]* @B_V_2_1, i64 0, i64 %tmp_246_cast

]]></Node>
<StgValue><ssdm name="B_V_2_1_addr_3"/></StgValue>
</operation>

<operation id="358" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:87  %B_V_2_2_addr_2 = getelementptr [6144 x i12]* @B_V_2_2, i64 0, i64 %tmp_245_cast

]]></Node>
<StgValue><ssdm name="B_V_2_2_addr_2"/></StgValue>
</operation>

<operation id="359" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:88  %B_V_2_2_addr_3 = getelementptr [6144 x i12]* @B_V_2_2, i64 0, i64 %tmp_246_cast

]]></Node>
<StgValue><ssdm name="B_V_2_2_addr_3"/></StgValue>
</operation>

<operation id="360" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="9">
<![CDATA[
branch77:0  %A_V_2_5_load = load i12* %A_V_2_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_5_load"/></StgValue>
</operation>

<operation id="361" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="9">
<![CDATA[
branch76:0  %A_V_2_4_load = load i12* %A_V_2_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_4_load"/></StgValue>
</operation>

<operation id="362" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="9">
<![CDATA[
branch75:0  %A_V_2_3_load = load i12* %A_V_2_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_3_load"/></StgValue>
</operation>

<operation id="363" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="9">
<![CDATA[
branch74:0  %A_V_2_2_load = load i12* %A_V_2_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_2_load"/></StgValue>
</operation>

<operation id="364" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="9">
<![CDATA[
branch73:0  %A_V_2_1_load = load i12* %A_V_2_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_1_load"/></StgValue>
</operation>

<operation id="365" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="9">
<![CDATA[
branch72:0  %A_V_2_0_load = load i12* %A_V_2_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_0_load"/></StgValue>
</operation>

<operation id="366" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!5"/>
<literal name="ib_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="9">
<![CDATA[
branch78:0  %A_V_2_6_load = load i12* %A_V_2_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_6_load"/></StgValue>
</operation>

<operation id="367" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.0174:2  %B_V_2_0_load = load i12* %B_V_2_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_2_0_load"/></StgValue>
</operation>

<operation id="368" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="9">
<![CDATA[
branch69:0  %A_V_2_6_load_1 = load i12* %A_V_2_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_6_load_1"/></StgValue>
</operation>

<operation id="369" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="9">
<![CDATA[
branch68:0  %A_V_2_5_load_1 = load i12* %A_V_2_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_5_load_1"/></StgValue>
</operation>

<operation id="370" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="9">
<![CDATA[
branch67:0  %A_V_2_4_load_1 = load i12* %A_V_2_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_4_load_1"/></StgValue>
</operation>

<operation id="371" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="9">
<![CDATA[
branch66:0  %A_V_2_3_load_1 = load i12* %A_V_2_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_3_load_1"/></StgValue>
</operation>

<operation id="372" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="9">
<![CDATA[
branch65:0  %A_V_2_2_load_1 = load i12* %A_V_2_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_2_load_1"/></StgValue>
</operation>

<operation id="373" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="9">
<![CDATA[
branch64:0  %A_V_2_1_load_1 = load i12* %A_V_2_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_1_load_1"/></StgValue>
</operation>

<operation id="374" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!5"/>
<literal name="ib_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="9">
<![CDATA[
branch70:0  %A_V_2_7_load = load i12* %A_V_2_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_7_load"/></StgValue>
</operation>

<operation id="375" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.0154:2  %B_V_2_1_load = load i12* %B_V_2_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_2_1_load"/></StgValue>
</operation>

<operation id="376" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="9">
<![CDATA[
branch61:0  %A_V_2_7_load_1 = load i12* %A_V_2_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_7_load_1"/></StgValue>
</operation>

<operation id="377" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="9">
<![CDATA[
branch60:0  %A_V_2_6_load_2 = load i12* %A_V_2_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_6_load_2"/></StgValue>
</operation>

<operation id="378" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="9">
<![CDATA[
branch59:0  %A_V_2_5_load_2 = load i12* %A_V_2_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_5_load_2"/></StgValue>
</operation>

<operation id="379" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="9">
<![CDATA[
branch58:0  %A_V_2_4_load_2 = load i12* %A_V_2_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_4_load_2"/></StgValue>
</operation>

<operation id="380" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="9">
<![CDATA[
branch57:0  %A_V_2_3_load_2 = load i12* %A_V_2_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_3_load_2"/></StgValue>
</operation>

<operation id="381" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="9">
<![CDATA[
branch56:0  %A_V_2_2_load_2 = load i12* %A_V_2_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_2_load_2"/></StgValue>
</operation>

<operation id="382" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!5"/>
<literal name="ib_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="9">
<![CDATA[
branch62:0  %A_V_2_8_load = load i12* %A_V_2_8_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_8_load"/></StgValue>
</operation>

<operation id="383" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.0134:2  %B_V_2_2_load = load i12* %B_V_2_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_2_2_load"/></StgValue>
</operation>

<operation id="384" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="9">
<![CDATA[
branch50:0  %A_V_2_5_load_3 = load i12* %A_V_2_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_5_load_3"/></StgValue>
</operation>

<operation id="385" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="9">
<![CDATA[
branch49:0  %A_V_2_4_load_3 = load i12* %A_V_2_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_4_load_3"/></StgValue>
</operation>

<operation id="386" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="9">
<![CDATA[
branch48:0  %A_V_2_3_load_3 = load i12* %A_V_2_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_3_load_3"/></StgValue>
</operation>

<operation id="387" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="9">
<![CDATA[
branch47:0  %A_V_2_2_load_3 = load i12* %A_V_2_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_2_load_3"/></StgValue>
</operation>

<operation id="388" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="9">
<![CDATA[
branch46:0  %A_V_2_1_load_2 = load i12* %A_V_2_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_1_load_2"/></StgValue>
</operation>

<operation id="389" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="9">
<![CDATA[
branch45:0  %A_V_2_0_load_1 = load i12* %A_V_2_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_0_load_1"/></StgValue>
</operation>

<operation id="390" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!5"/>
<literal name="ib_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="9">
<![CDATA[
branch51:0  %A_V_2_6_load_3 = load i12* %A_V_2_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_6_load_3"/></StgValue>
</operation>

<operation id="391" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.0114:2  %B_V_2_0_load_1 = load i12* %B_V_2_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_2_0_load_1"/></StgValue>
</operation>

<operation id="392" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="9">
<![CDATA[
branch42:0  %A_V_2_6_load_4 = load i12* %A_V_2_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_6_load_4"/></StgValue>
</operation>

<operation id="393" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="9">
<![CDATA[
branch41:0  %A_V_2_5_load_4 = load i12* %A_V_2_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_5_load_4"/></StgValue>
</operation>

<operation id="394" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="841">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="9">
<![CDATA[
branch40:0  %A_V_2_4_load_4 = load i12* %A_V_2_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_4_load_4"/></StgValue>
</operation>

<operation id="395" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="12" op_0_bw="9">
<![CDATA[
branch39:0  %A_V_2_3_load_4 = load i12* %A_V_2_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_3_load_4"/></StgValue>
</operation>

<operation id="396" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="9">
<![CDATA[
branch38:0  %A_V_2_2_load_4 = load i12* %A_V_2_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_2_load_4"/></StgValue>
</operation>

<operation id="397" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="844">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="12" op_0_bw="9">
<![CDATA[
branch37:0  %A_V_2_1_load_3 = load i12* %A_V_2_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_1_load_3"/></StgValue>
</operation>

<operation id="398" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!5"/>
<literal name="ib_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="9">
<![CDATA[
branch43:0  %A_V_2_7_load_2 = load i12* %A_V_2_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_7_load_2"/></StgValue>
</operation>

<operation id="399" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.094:2  %B_V_2_1_load_1 = load i12* %B_V_2_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_2_1_load_1"/></StgValue>
</operation>

<operation id="400" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="9">
<![CDATA[
branch34:0  %A_V_2_7_load_3 = load i12* %A_V_2_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_7_load_3"/></StgValue>
</operation>

<operation id="401" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="9">
<![CDATA[
branch33:0  %A_V_2_6_load_5 = load i12* %A_V_2_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_6_load_5"/></StgValue>
</operation>

<operation id="402" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="9">
<![CDATA[
branch32:0  %A_V_2_5_load_5 = load i12* %A_V_2_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_5_load_5"/></StgValue>
</operation>

<operation id="403" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="9">
<![CDATA[
branch31:0  %A_V_2_4_load_5 = load i12* %A_V_2_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_4_load_5"/></StgValue>
</operation>

<operation id="404" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="829">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="9">
<![CDATA[
branch30:0  %A_V_2_3_load_5 = load i12* %A_V_2_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_3_load_5"/></StgValue>
</operation>

<operation id="405" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="9">
<![CDATA[
branch29:0  %A_V_2_2_load_5 = load i12* %A_V_2_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_2_load_5"/></StgValue>
</operation>

<operation id="406" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!5"/>
<literal name="ib_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="9">
<![CDATA[
branch35:0  %A_V_2_8_load_1 = load i12* %A_V_2_8_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_8_load_1"/></StgValue>
</operation>

<operation id="407" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.074:2  %B_V_2_2_load_1 = load i12* %B_V_2_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_2_2_load_1"/></StgValue>
</operation>

<operation id="408" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="12" op_0_bw="9">
<![CDATA[
branch23:0  %A_V_2_5_load_6 = load i12* %A_V_2_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_5_load_6"/></StgValue>
</operation>

<operation id="409" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="9">
<![CDATA[
branch22:0  %A_V_2_4_load_6 = load i12* %A_V_2_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_4_load_6"/></StgValue>
</operation>

<operation id="410" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="848">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="9">
<![CDATA[
branch21:0  %A_V_2_3_load_6 = load i12* %A_V_2_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_3_load_6"/></StgValue>
</operation>

<operation id="411" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="9">
<![CDATA[
branch20:0  %A_V_2_2_load_6 = load i12* %A_V_2_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_2_load_6"/></StgValue>
</operation>

<operation id="412" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="9">
<![CDATA[
branch19:0  %A_V_2_1_load_4 = load i12* %A_V_2_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_1_load_4"/></StgValue>
</operation>

<operation id="413" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="851">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="9">
<![CDATA[
branch18:0  %A_V_2_0_load_2 = load i12* %A_V_2_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_0_load_2"/></StgValue>
</operation>

<operation id="414" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!5"/>
<literal name="ib_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="9">
<![CDATA[
branch24:0  %A_V_2_6_load_6 = load i12* %A_V_2_6_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_6_load_6"/></StgValue>
</operation>

<operation id="415" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.054:2  %B_V_2_0_load_2 = load i12* %B_V_2_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_2_0_load_2"/></StgValue>
</operation>

<operation id="416" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="832">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="9">
<![CDATA[
branch15:0  %A_V_2_6_load_7 = load i12* %A_V_2_6_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_6_load_7"/></StgValue>
</operation>

<operation id="417" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="9">
<![CDATA[
branch14:0  %A_V_2_5_load_7 = load i12* %A_V_2_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_5_load_7"/></StgValue>
</operation>

<operation id="418" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="834">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="12" op_0_bw="9">
<![CDATA[
branch13:0  %A_V_2_4_load_7 = load i12* %A_V_2_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_4_load_7"/></StgValue>
</operation>

<operation id="419" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="9">
<![CDATA[
branch12:0  %A_V_2_3_load_7 = load i12* %A_V_2_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_3_load_7"/></StgValue>
</operation>

<operation id="420" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="12" op_0_bw="9">
<![CDATA[
branch11:0  %A_V_2_2_load_7 = load i12* %A_V_2_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_2_load_7"/></StgValue>
</operation>

<operation id="421" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="837">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="9">
<![CDATA[
branch10:0  %A_V_2_1_load_5 = load i12* %A_V_2_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_1_load_5"/></StgValue>
</operation>

<operation id="422" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!5"/>
<literal name="ib_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="12" op_0_bw="9">
<![CDATA[
branch16:0  %A_V_2_7_load_4 = load i12* %A_V_2_7_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_7_load_4"/></StgValue>
</operation>

<operation id="423" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.035:2  %B_V_2_1_load_2 = load i12* %B_V_2_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_2_1_load_2"/></StgValue>
</operation>

<operation id="424" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="853">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="12" op_0_bw="9">
<![CDATA[
branch7:0  %A_V_2_7_load_5 = load i12* %A_V_2_7_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_7_load_5"/></StgValue>
</operation>

<operation id="425" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="12" op_0_bw="9">
<![CDATA[
branch6:0  %A_V_2_6_load_8 = load i12* %A_V_2_6_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_6_load_8"/></StgValue>
</operation>

<operation id="426" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="12" op_0_bw="9">
<![CDATA[
branch5:0  %A_V_2_5_load_8 = load i12* %A_V_2_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_5_load_8"/></StgValue>
</operation>

<operation id="427" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="856">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="12" op_0_bw="9">
<![CDATA[
branch4:0  %A_V_2_4_load_8 = load i12* %A_V_2_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_4_load_8"/></StgValue>
</operation>

<operation id="428" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="12" op_0_bw="9">
<![CDATA[
branch3:0  %A_V_2_3_load_8 = load i12* %A_V_2_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_3_load_8"/></StgValue>
</operation>

<operation id="429" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="12" op_0_bw="9">
<![CDATA[
branch2:0  %A_V_2_2_load_8 = load i12* %A_V_2_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_2_load_8"/></StgValue>
</operation>

<operation id="430" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!5"/>
<literal name="ib_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="12" op_0_bw="9">
<![CDATA[
branch8:0  %A_V_2_8_load_2 = load i12* %A_V_2_8_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_8_load_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="431" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %.preheader.preheader.0174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %.preheader.preheader.0174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %.preheader.preheader.0174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %.preheader.preheader.0174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %.preheader.preheader.0174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %.preheader.preheader.0174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!5"/>
<literal name="ib_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %.preheader.preheader.0174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %.preheader.preheader.0154

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %.preheader.preheader.0154

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %.preheader.preheader.0154

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %.preheader.preheader.0154

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %.preheader.preheader.0154

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %.preheader.preheader.0154

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!5"/>
<literal name="ib_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %.preheader.preheader.0154

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %.preheader.preheader.0134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %.preheader.preheader.0134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %.preheader.preheader.0134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %.preheader.preheader.0134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %.preheader.preheader.0134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %.preheader.preheader.0134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!5"/>
<literal name="ib_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %.preheader.preheader.0134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %.preheader.preheader.0114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %.preheader.preheader.0114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %.preheader.preheader.0114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %.preheader.preheader.0114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %.preheader.preheader.0114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %.preheader.preheader.0114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!5"/>
<literal name="ib_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %.preheader.preheader.0114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.0114:2  %B_V_2_0_load_1 = load i12* %B_V_2_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_2_0_load_1"/></StgValue>
</operation>

<operation id="460" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="9">
<![CDATA[
branch42:0  %A_V_2_6_load_4 = load i12* %A_V_2_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_6_load_4"/></StgValue>
</operation>

<operation id="461" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="9">
<![CDATA[
branch41:0  %A_V_2_5_load_4 = load i12* %A_V_2_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_5_load_4"/></StgValue>
</operation>

<operation id="462" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="841">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="9">
<![CDATA[
branch40:0  %A_V_2_4_load_4 = load i12* %A_V_2_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_4_load_4"/></StgValue>
</operation>

<operation id="463" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="12" op_0_bw="9">
<![CDATA[
branch39:0  %A_V_2_3_load_4 = load i12* %A_V_2_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_3_load_4"/></StgValue>
</operation>

<operation id="464" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="9">
<![CDATA[
branch38:0  %A_V_2_2_load_4 = load i12* %A_V_2_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_2_load_4"/></StgValue>
</operation>

<operation id="465" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="844">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="12" op_0_bw="9">
<![CDATA[
branch37:0  %A_V_2_1_load_3 = load i12* %A_V_2_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_1_load_3"/></StgValue>
</operation>

<operation id="466" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!5"/>
<literal name="ib_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="9">
<![CDATA[
branch43:0  %A_V_2_7_load_2 = load i12* %A_V_2_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_7_load_2"/></StgValue>
</operation>

<operation id="467" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.094:2  %B_V_2_1_load_1 = load i12* %B_V_2_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_2_1_load_1"/></StgValue>
</operation>

<operation id="468" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %.preheader.preheader.074

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %.preheader.preheader.074

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %.preheader.preheader.074

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %.preheader.preheader.074

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="829">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %.preheader.preheader.074

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %.preheader.preheader.074

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!5"/>
<literal name="ib_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %.preheader.preheader.074

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.074:2  %B_V_2_2_load_1 = load i12* %B_V_2_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_2_2_load_1"/></StgValue>
</operation>

<operation id="476" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="12" op_0_bw="9">
<![CDATA[
branch23:0  %A_V_2_5_load_6 = load i12* %A_V_2_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_5_load_6"/></StgValue>
</operation>

<operation id="477" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="9">
<![CDATA[
branch22:0  %A_V_2_4_load_6 = load i12* %A_V_2_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_4_load_6"/></StgValue>
</operation>

<operation id="478" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="848">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="9">
<![CDATA[
branch21:0  %A_V_2_3_load_6 = load i12* %A_V_2_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_3_load_6"/></StgValue>
</operation>

<operation id="479" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="9">
<![CDATA[
branch20:0  %A_V_2_2_load_6 = load i12* %A_V_2_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_2_load_6"/></StgValue>
</operation>

<operation id="480" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="9">
<![CDATA[
branch19:0  %A_V_2_1_load_4 = load i12* %A_V_2_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_1_load_4"/></StgValue>
</operation>

<operation id="481" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="851">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="9">
<![CDATA[
branch18:0  %A_V_2_0_load_2 = load i12* %A_V_2_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_0_load_2"/></StgValue>
</operation>

<operation id="482" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!5"/>
<literal name="ib_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="9">
<![CDATA[
branch24:0  %A_V_2_6_load_6 = load i12* %A_V_2_6_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_6_load_6"/></StgValue>
</operation>

<operation id="483" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.054:2  %B_V_2_0_load_2 = load i12* %B_V_2_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_2_0_load_2"/></StgValue>
</operation>

<operation id="484" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="832">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %.preheader.preheader.035

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %.preheader.preheader.035

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="834">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %.preheader.preheader.035

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %.preheader.preheader.035

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %.preheader.preheader.035

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="837">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %.preheader.preheader.035

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!5"/>
<literal name="ib_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %.preheader.preheader.035

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.035:2  %B_V_2_1_load_2 = load i12* %B_V_2_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_2_1_load_2"/></StgValue>
</operation>

<operation id="492" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="853">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="12" op_0_bw="9">
<![CDATA[
branch7:0  %A_V_2_7_load_5 = load i12* %A_V_2_7_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_7_load_5"/></StgValue>
</operation>

<operation id="493" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="12" op_0_bw="9">
<![CDATA[
branch6:0  %A_V_2_6_load_8 = load i12* %A_V_2_6_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_6_load_8"/></StgValue>
</operation>

<operation id="494" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="12" op_0_bw="9">
<![CDATA[
branch5:0  %A_V_2_5_load_8 = load i12* %A_V_2_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_5_load_8"/></StgValue>
</operation>

<operation id="495" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="856">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="12" op_0_bw="9">
<![CDATA[
branch4:0  %A_V_2_4_load_8 = load i12* %A_V_2_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_4_load_8"/></StgValue>
</operation>

<operation id="496" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="12" op_0_bw="9">
<![CDATA[
branch3:0  %A_V_2_3_load_8 = load i12* %A_V_2_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_3_load_8"/></StgValue>
</operation>

<operation id="497" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="12" op_0_bw="9">
<![CDATA[
branch2:0  %A_V_2_2_load_8 = load i12* %A_V_2_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_2_load_8"/></StgValue>
</operation>

<operation id="498" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!5"/>
<literal name="ib_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="12" op_0_bw="9">
<![CDATA[
branch8:0  %A_V_2_8_load_2 = load i12* %A_V_2_8_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2_8_load_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="499" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12">
<![CDATA[
.preheader.preheader.0174:0  %A_V_2_load_0_0_phi = phi i12 [ %A_V_2_0_load, %branch72 ], [ %A_V_2_1_load, %branch73 ], [ %A_V_2_2_load, %branch74 ], [ %A_V_2_3_load, %branch75 ], [ %A_V_2_4_load, %branch76 ], [ %A_V_2_5_load, %branch77 ], [ %A_V_2_6_load, %branch78 ]

]]></Node>
<StgValue><ssdm name="A_V_2_load_0_0_phi"/></StgValue>
</operation>

<operation id="500" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0174:1  %lhs_V_s = sext i12 %A_V_2_load_0_0_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_s"/></StgValue>
</operation>

<operation id="501" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0174:3  %rhs_V_2 = sext i12 %B_V_2_0_load to i24

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="502" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0174:4  %r_V_2 = mul i24 %lhs_V_s, %rhs_V_2

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="503" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12">
<![CDATA[
.preheader.preheader.0154:0  %A_V_2_load_0_1_phi = phi i12 [ %A_V_2_1_load_1, %branch64 ], [ %A_V_2_2_load_1, %branch65 ], [ %A_V_2_3_load_1, %branch66 ], [ %A_V_2_4_load_1, %branch67 ], [ %A_V_2_5_load_1, %branch68 ], [ %A_V_2_6_load_1, %branch69 ], [ %A_V_2_7_load, %branch70 ]

]]></Node>
<StgValue><ssdm name="A_V_2_load_0_1_phi"/></StgValue>
</operation>

<operation id="504" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0154:1  %lhs_V_15_0_1 = sext i12 %A_V_2_load_0_1_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_15_0_1"/></StgValue>
</operation>

<operation id="505" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0154:3  %rhs_V_15_0_1 = sext i12 %B_V_2_1_load to i24

]]></Node>
<StgValue><ssdm name="rhs_V_15_0_1"/></StgValue>
</operation>

<operation id="506" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0154:4  %r_V_15_0_1 = mul i24 %rhs_V_15_0_1, %lhs_V_15_0_1

]]></Node>
<StgValue><ssdm name="r_V_15_0_1"/></StgValue>
</operation>

<operation id="507" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12">
<![CDATA[
.preheader.preheader.0134:0  %A_V_2_load_0_2_phi = phi i12 [ %A_V_2_2_load_2, %branch56 ], [ %A_V_2_3_load_2, %branch57 ], [ %A_V_2_4_load_2, %branch58 ], [ %A_V_2_5_load_2, %branch59 ], [ %A_V_2_6_load_2, %branch60 ], [ %A_V_2_7_load_1, %branch61 ], [ %A_V_2_8_load, %branch62 ]

]]></Node>
<StgValue><ssdm name="A_V_2_load_0_2_phi"/></StgValue>
</operation>

<operation id="508" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0134:1  %lhs_V_15_0_2 = sext i12 %A_V_2_load_0_2_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_15_0_2"/></StgValue>
</operation>

<operation id="509" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0134:3  %rhs_V_15_0_2 = sext i12 %B_V_2_2_load to i24

]]></Node>
<StgValue><ssdm name="rhs_V_15_0_2"/></StgValue>
</operation>

<operation id="510" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0134:4  %r_V_15_0_2 = mul i24 %lhs_V_15_0_2, %rhs_V_15_0_2

]]></Node>
<StgValue><ssdm name="r_V_15_0_2"/></StgValue>
</operation>

<operation id="511" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12">
<![CDATA[
.preheader.preheader.0114:0  %A_V_2_load_1_0_phi = phi i12 [ %A_V_2_0_load_1, %branch45 ], [ %A_V_2_1_load_2, %branch46 ], [ %A_V_2_2_load_3, %branch47 ], [ %A_V_2_3_load_3, %branch48 ], [ %A_V_2_4_load_3, %branch49 ], [ %A_V_2_5_load_3, %branch50 ], [ %A_V_2_6_load_3, %branch51 ]

]]></Node>
<StgValue><ssdm name="A_V_2_load_1_0_phi"/></StgValue>
</operation>

<operation id="512" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0114:1  %lhs_V_15_1 = sext i12 %A_V_2_load_1_0_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_15_1"/></StgValue>
</operation>

<operation id="513" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0114:3  %rhs_V_15_1 = sext i12 %B_V_2_0_load_1 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_15_1"/></StgValue>
</operation>

<operation id="514" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0114:4  %r_V_15_1 = mul i24 %lhs_V_15_1, %rhs_V_15_1

]]></Node>
<StgValue><ssdm name="r_V_15_1"/></StgValue>
</operation>

<operation id="515" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %.preheader.preheader.094

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %.preheader.preheader.094

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="841">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %.preheader.preheader.094

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %.preheader.preheader.094

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %.preheader.preheader.094

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="844">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %.preheader.preheader.094

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!5"/>
<literal name="ib_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %.preheader.preheader.094

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12">
<![CDATA[
.preheader.preheader.074:0  %A_V_2_load_1_2_phi = phi i12 [ %A_V_2_2_load_5, %branch29 ], [ %A_V_2_3_load_5, %branch30 ], [ %A_V_2_4_load_5, %branch31 ], [ %A_V_2_5_load_5, %branch32 ], [ %A_V_2_6_load_5, %branch33 ], [ %A_V_2_7_load_3, %branch34 ], [ %A_V_2_8_load_1, %branch35 ]

]]></Node>
<StgValue><ssdm name="A_V_2_load_1_2_phi"/></StgValue>
</operation>

<operation id="523" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %.preheader.preheader.054

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %.preheader.preheader.054

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="848">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %.preheader.preheader.054

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %.preheader.preheader.054

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %.preheader.preheader.054

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="851">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %.preheader.preheader.054

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!5"/>
<literal name="ib_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %.preheader.preheader.054

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12">
<![CDATA[
.preheader.preheader.035:0  %A_V_2_load_2_1_phi = phi i12 [ %A_V_2_1_load_5, %branch10 ], [ %A_V_2_2_load_7, %branch11 ], [ %A_V_2_3_load_7, %branch12 ], [ %A_V_2_4_load_7, %branch13 ], [ %A_V_2_5_load_7, %branch14 ], [ %A_V_2_6_load_7, %branch15 ], [ %A_V_2_7_load_4, %branch16 ]

]]></Node>
<StgValue><ssdm name="A_V_2_load_2_1_phi"/></StgValue>
</operation>

<operation id="531" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.035:1  %lhs_V_15_2_1 = sext i12 %A_V_2_load_2_1_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_15_2_1"/></StgValue>
</operation>

<operation id="532" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.035:3  %rhs_V_15_2_1 = sext i12 %B_V_2_1_load_2 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_15_2_1"/></StgValue>
</operation>

<operation id="533" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.035:4  %r_V_15_2_1 = mul i24 %lhs_V_15_2_1, %rhs_V_15_2_1

]]></Node>
<StgValue><ssdm name="r_V_15_2_1"/></StgValue>
</operation>

<operation id="534" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="853">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %.preheader.preheader.016

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %.preheader.preheader.016

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %.preheader.preheader.016

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="856">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %.preheader.preheader.016

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %.preheader.preheader.016

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %.preheader.preheader.016

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!5"/>
<literal name="ib_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %.preheader.preheader.016

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.016:2  %B_V_2_2_load_2 = load i12* %B_V_2_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_2_2_load_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="542" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0174:4  %r_V_2 = mul i24 %lhs_V_s, %rhs_V_2

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="543" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0154:4  %r_V_15_0_1 = mul i24 %rhs_V_15_0_1, %lhs_V_15_0_1

]]></Node>
<StgValue><ssdm name="r_V_15_0_1"/></StgValue>
</operation>

<operation id="544" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0134:4  %r_V_15_0_2 = mul i24 %lhs_V_15_0_2, %rhs_V_15_0_2

]]></Node>
<StgValue><ssdm name="r_V_15_0_2"/></StgValue>
</operation>

<operation id="545" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0114:4  %r_V_15_1 = mul i24 %lhs_V_15_1, %rhs_V_15_1

]]></Node>
<StgValue><ssdm name="r_V_15_1"/></StgValue>
</operation>

<operation id="546" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12">
<![CDATA[
.preheader.preheader.094:0  %A_V_2_load_1_1_phi = phi i12 [ %A_V_2_1_load_3, %branch37 ], [ %A_V_2_2_load_4, %branch38 ], [ %A_V_2_3_load_4, %branch39 ], [ %A_V_2_4_load_4, %branch40 ], [ %A_V_2_5_load_4, %branch41 ], [ %A_V_2_6_load_4, %branch42 ], [ %A_V_2_7_load_2, %branch43 ]

]]></Node>
<StgValue><ssdm name="A_V_2_load_1_1_phi"/></StgValue>
</operation>

<operation id="547" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.094:1  %lhs_V_15_1_1 = sext i12 %A_V_2_load_1_1_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_15_1_1"/></StgValue>
</operation>

<operation id="548" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.094:3  %rhs_V_15_1_1 = sext i12 %B_V_2_1_load_1 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_15_1_1"/></StgValue>
</operation>

<operation id="549" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.094:4  %r_V_15_1_1 = mul i24 %lhs_V_15_1_1, %rhs_V_15_1_1

]]></Node>
<StgValue><ssdm name="r_V_15_1_1"/></StgValue>
</operation>

<operation id="550" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.074:1  %lhs_V_15_1_2 = sext i12 %A_V_2_load_1_2_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_15_1_2"/></StgValue>
</operation>

<operation id="551" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.074:3  %rhs_V_15_1_2 = sext i12 %B_V_2_2_load_1 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_15_1_2"/></StgValue>
</operation>

<operation id="552" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.074:4  %r_V_15_1_2 = mul i24 %lhs_V_15_1_2, %rhs_V_15_1_2

]]></Node>
<StgValue><ssdm name="r_V_15_1_2"/></StgValue>
</operation>

<operation id="553" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12">
<![CDATA[
.preheader.preheader.054:0  %A_V_2_load_2_0_phi = phi i12 [ %A_V_2_0_load_2, %branch18 ], [ %A_V_2_1_load_4, %branch19 ], [ %A_V_2_2_load_6, %branch20 ], [ %A_V_2_3_load_6, %branch21 ], [ %A_V_2_4_load_6, %branch22 ], [ %A_V_2_5_load_6, %branch23 ], [ %A_V_2_6_load_6, %branch24 ]

]]></Node>
<StgValue><ssdm name="A_V_2_load_2_0_phi"/></StgValue>
</operation>

<operation id="554" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.054:1  %lhs_V_15_2 = sext i12 %A_V_2_load_2_0_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_15_2"/></StgValue>
</operation>

<operation id="555" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.054:3  %rhs_V_15_2 = sext i12 %B_V_2_0_load_2 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_15_2"/></StgValue>
</operation>

<operation id="556" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.054:4  %r_V_15_2 = mul i24 %lhs_V_15_2, %rhs_V_15_2

]]></Node>
<StgValue><ssdm name="r_V_15_2"/></StgValue>
</operation>

<operation id="557" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.035:4  %r_V_15_2_1 = mul i24 %lhs_V_15_2_1, %rhs_V_15_2_1

]]></Node>
<StgValue><ssdm name="r_V_15_2_1"/></StgValue>
</operation>

<operation id="558" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12">
<![CDATA[
.preheader.preheader.016:0  %A_V_2_load_2_2_phi = phi i12 [ %A_V_2_2_load_8, %branch2 ], [ %A_V_2_3_load_8, %branch3 ], [ %A_V_2_4_load_8, %branch4 ], [ %A_V_2_5_load_8, %branch5 ], [ %A_V_2_6_load_8, %branch6 ], [ %A_V_2_7_load_5, %branch7 ], [ %A_V_2_8_load_2, %branch8 ]

]]></Node>
<StgValue><ssdm name="A_V_2_load_2_2_phi"/></StgValue>
</operation>

<operation id="559" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.016:1  %lhs_V_15_2_2 = sext i12 %A_V_2_load_2_2_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_15_2_2"/></StgValue>
</operation>

<operation id="560" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.016:2  %B_V_2_2_load_2 = load i12* %B_V_2_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_2_2_load_2"/></StgValue>
</operation>

<operation id="561" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.016:3  %rhs_V_15_2_2 = sext i12 %B_V_2_2_load_2 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_15_2_2"/></StgValue>
</operation>

<operation id="562" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.016:4  %r_V_15_2_2 = mul i24 %lhs_V_15_2_2, %rhs_V_15_2_2

]]></Node>
<StgValue><ssdm name="r_V_15_2_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="563" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0174:4  %r_V_2 = mul i24 %lhs_V_s, %rhs_V_2

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="564" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0154:4  %r_V_15_0_1 = mul i24 %rhs_V_15_0_1, %lhs_V_15_0_1

]]></Node>
<StgValue><ssdm name="r_V_15_0_1"/></StgValue>
</operation>

<operation id="565" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0134:4  %r_V_15_0_2 = mul i24 %lhs_V_15_0_2, %rhs_V_15_0_2

]]></Node>
<StgValue><ssdm name="r_V_15_0_2"/></StgValue>
</operation>

<operation id="566" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0114:4  %r_V_15_1 = mul i24 %lhs_V_15_1, %rhs_V_15_1

]]></Node>
<StgValue><ssdm name="r_V_15_1"/></StgValue>
</operation>

<operation id="567" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.094:4  %r_V_15_1_1 = mul i24 %lhs_V_15_1_1, %rhs_V_15_1_1

]]></Node>
<StgValue><ssdm name="r_V_15_1_1"/></StgValue>
</operation>

<operation id="568" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.074:4  %r_V_15_1_2 = mul i24 %lhs_V_15_1_2, %rhs_V_15_1_2

]]></Node>
<StgValue><ssdm name="r_V_15_1_2"/></StgValue>
</operation>

<operation id="569" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.054:4  %r_V_15_2 = mul i24 %lhs_V_15_2, %rhs_V_15_2

]]></Node>
<StgValue><ssdm name="r_V_15_2"/></StgValue>
</operation>

<operation id="570" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.035:4  %r_V_15_2_1 = mul i24 %lhs_V_15_2_1, %rhs_V_15_2_1

]]></Node>
<StgValue><ssdm name="r_V_15_2_1"/></StgValue>
</operation>

<operation id="571" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.016:4  %r_V_15_2_2 = mul i24 %lhs_V_15_2_2, %rhs_V_15_2_2

]]></Node>
<StgValue><ssdm name="r_V_15_2_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="572" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0174:5  %tmp_196_cast = sext i24 %r_V_2 to i25

]]></Node>
<StgValue><ssdm name="tmp_196_cast"/></StgValue>
</operation>

<operation id="573" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0154:5  %tmp_196_0_1_cast = sext i24 %r_V_15_0_1 to i25

]]></Node>
<StgValue><ssdm name="tmp_196_0_1_cast"/></StgValue>
</operation>

<operation id="574" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0134:5  %tmp_196_0_2_cast = sext i24 %r_V_15_0_2 to i25

]]></Node>
<StgValue><ssdm name="tmp_196_0_2_cast"/></StgValue>
</operation>

<operation id="575" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0114:5  %tmp_196_1_cast = sext i24 %r_V_15_1 to i25

]]></Node>
<StgValue><ssdm name="tmp_196_1_cast"/></StgValue>
</operation>

<operation id="576" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.094:4  %r_V_15_1_1 = mul i24 %lhs_V_15_1_1, %rhs_V_15_1_1

]]></Node>
<StgValue><ssdm name="r_V_15_1_1"/></StgValue>
</operation>

<operation id="577" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.074:4  %r_V_15_1_2 = mul i24 %lhs_V_15_1_2, %rhs_V_15_1_2

]]></Node>
<StgValue><ssdm name="r_V_15_1_2"/></StgValue>
</operation>

<operation id="578" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.054:4  %r_V_15_2 = mul i24 %lhs_V_15_2, %rhs_V_15_2

]]></Node>
<StgValue><ssdm name="r_V_15_2"/></StgValue>
</operation>

<operation id="579" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.035:5  %tmp_196_2_1_cast = sext i24 %r_V_15_2_1 to i25

]]></Node>
<StgValue><ssdm name="tmp_196_2_1_cast"/></StgValue>
</operation>

<operation id="580" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.016:4  %r_V_15_2_2 = mul i24 %lhs_V_15_2_2, %rhs_V_15_2_2

]]></Node>
<StgValue><ssdm name="r_V_15_2_2"/></StgValue>
</operation>

<operation id="581" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.016:5  %tmp_196_2_2_cast = sext i24 %r_V_15_2_2 to i25

]]></Node>
<StgValue><ssdm name="tmp_196_2_2_cast"/></StgValue>
</operation>

<operation id="582" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.016:6  %tmp2 = add i25 %tmp_196_cast, %tmp_196_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="583" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.016:8  %tmp3 = add i25 %tmp_196_0_2_cast, %tmp_196_1_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="584" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.016:14  %tmp7 = add i25 %tmp_196_2_1_cast, %tmp_196_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="585" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.094:5  %tmp_196_1_1_cast = sext i24 %r_V_15_1_1 to i25

]]></Node>
<StgValue><ssdm name="tmp_196_1_1_cast"/></StgValue>
</operation>

<operation id="586" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.074:5  %tmp_196_1_2_cast = sext i24 %r_V_15_1_2 to i25

]]></Node>
<StgValue><ssdm name="tmp_196_1_2_cast"/></StgValue>
</operation>

<operation id="587" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.054:5  %tmp_196_2_cast = sext i24 %r_V_15_2 to i25

]]></Node>
<StgValue><ssdm name="tmp_196_2_cast"/></StgValue>
</operation>

<operation id="588" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="26" op_0_bw="25">
<![CDATA[
.preheader.preheader.016:7  %tmp2_cast = sext i25 %tmp2 to i26

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="589" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="26" op_0_bw="25">
<![CDATA[
.preheader.preheader.016:9  %tmp3_cast = sext i25 %tmp3 to i26

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="590" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader.preheader.016:10  %tmp1 = add i26 %tmp3_cast, %tmp2_cast

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="591" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.016:12  %tmp5 = add i25 %tmp_196_1_1_cast, %tmp_196_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="592" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.016:15  %tmp6 = add i25 %tmp7, %tmp_196_2_cast

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="593" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="26" op_0_bw="25">
<![CDATA[
.preheader.preheader.016:13  %tmp5_cast = sext i25 %tmp5 to i26

]]></Node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="594" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="26" op_0_bw="25">
<![CDATA[
.preheader.preheader.016:16  %tmp6_cast = sext i25 %tmp6 to i26

]]></Node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="595" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader.preheader.016:17  %tmp4 = add i26 %tmp6_cast, %tmp5_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="596" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader484.loopexit:24  %p_6_mid2 = select i1 %tmp_250, i32 0, i32 %p_6

]]></Node>
<StgValue><ssdm name="p_6_mid2"/></StgValue>
</operation>

<operation id="597" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="7">
<![CDATA[
.preheader484.loopexit:27  %tmp_144_mid2_cast = zext i7 %tmp_144_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_144_mid2_cast"/></StgValue>
</operation>

<operation id="598" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader484.loopexit:30  %tmp_150 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="599" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader484.loopexit:31  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="27" op_0_bw="26">
<![CDATA[
.preheader.preheader.016:11  %tmp1_cast = sext i26 %tmp1 to i27

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="601" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="27" op_0_bw="26">
<![CDATA[
.preheader.preheader.016:18  %tmp4_cast = sext i26 %tmp4 to i27

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="602" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.preheader.016:19  %tmp_157 = add i27 %tmp4_cast, %tmp1_cast

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="603" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifTrue:0  %bias_V_8_addr_1 = getelementptr [64 x i12]* @bias_V_8, i64 0, i64 %tmp_144_mid2_cast

]]></Node>
<StgValue><ssdm name="bias_V_8_addr_1"/></StgValue>
</operation>

<operation id="604" st_id="38" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="12" op_0_bw="6">
<![CDATA[
ifTrue:1  %bias_V_8_load = load i12* %bias_V_8_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bias_V_8_load"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="605" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="27">
<![CDATA[
.preheader.preheader.016:20  %p_cast = sext i27 %tmp_157 to i32

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="606" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.016:21  %buf_V_6_2_2 = add nsw i32 %p_6_mid2, %p_cast

]]></Node>
<StgValue><ssdm name="buf_V_6_2_2"/></StgValue>
</operation>

<operation id="607" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader.016:22  %empty_129 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp_150)

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="608" st_id="39" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="12" op_0_bw="6">
<![CDATA[
ifTrue:1  %bias_V_8_load = load i12* %bias_V_8_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bias_V_8_load"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="609" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="12">
<![CDATA[
ifTrue:2  %rhs_V_5_cast = sext i12 %bias_V_8_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_5_cast"/></StgValue>
</operation>

<operation id="610" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:3  %r_V = add i32 %rhs_V_5_cast, %buf_V_6_2_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="611" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ifTrue:4  %tmp_254 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="612" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:10  %tmp_155 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %r_V, i32 12, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="613" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1301">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:5  %p_neg = sub i32 0, %r_V

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="614" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1300">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:6  %tmp_152 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %p_neg, i32 12, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="615" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1299">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="21" op_0_bw="20">
<![CDATA[
ifTrue:7  %tmp_153 = sext i20 %tmp_152 to i21

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="616" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="22" op_0_bw="21">
<![CDATA[
ifTrue:8  %p_lshr_cast = zext i21 %tmp_153 to i22

]]></Node>
<StgValue><ssdm name="p_lshr_cast"/></StgValue>
</operation>

<operation id="617" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1297">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
ifTrue:9  %p_neg_t = sub i22 0, %p_lshr_cast

]]></Node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="618" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1303">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="21" op_0_bw="20">
<![CDATA[
ifTrue:11  %tmp_156 = sext i20 %tmp_155 to i21

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="619" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1302">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="22" op_0_bw="21">
<![CDATA[
ifTrue:12  %p_lshr_f_cast = zext i21 %tmp_156 to i22

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="620" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
ifTrue:13  %tmp_148 = select i1 %tmp_254, i22 %p_neg_t, i22 %p_lshr_f_cast

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="621" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="33" op_0_bw="22">
<![CDATA[
ifTrue:14  %tmp_155_cast = sext i22 %tmp_148 to i33

]]></Node>
<StgValue><ssdm name="tmp_155_cast"/></StgValue>
</operation>

<operation id="622" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="12">
<![CDATA[
ifTrue:15  %multiple_V_8_load = load i12* @multiple_V_8, align 2

]]></Node>
<StgValue><ssdm name="multiple_V_8_load"/></StgValue>
</operation>

<operation id="623" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="33" op_0_bw="12">
<![CDATA[
ifTrue:16  %rhs_V_s = sext i12 %multiple_V_8_load to i33

]]></Node>
<StgValue><ssdm name="rhs_V_s"/></StgValue>
</operation>

<operation id="624" st_id="43" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ifTrue:17  %r_V_s = mul i33 %rhs_V_s, %tmp_155_cast

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="625" st_id="44" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ifTrue:17  %r_V_s = mul i33 %rhs_V_s, %tmp_155_cast

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="626" st_id="45" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ifTrue:17  %r_V_s = mul i33 %rhs_V_s, %tmp_155_cast

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="627" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
ifTrue:21  %tmp_255 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_s, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="628" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="67" op_0_bw="33">
<![CDATA[
ifTrue:18  %sext_cast = sext i33 %r_V_s to i67

]]></Node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="629" st_id="46" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:19  %mul = mul i67 13743895348, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="630" st_id="47" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:19  %mul = mul i67 13743895348, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="631" st_id="48" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:19  %mul = mul i67 13743895348, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="632" st_id="49" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:19  %mul = mul i67 13743895348, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="633" st_id="50" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:19  %mul = mul i67 13743895348, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="634" st_id="51" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:19  %mul = mul i67 13743895348, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="635" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="29" op_0_bw="29" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:24  %tmp_257 = call i29 @_ssdm_op_PartSelect.i29.i67.i32.i32(i67 %mul, i32 38, i32 66)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="636" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1311">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:20  %neg_mul = sub i67 0, %mul

]]></Node>
<StgValue><ssdm name="neg_mul"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="637" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1310">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="29" op_0_bw="29" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:22  %tmp_256 = call i29 @_ssdm_op_PartSelect.i29.i67.i32.i32(i67 %neg_mul, i32 38, i32 66)

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="638" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1309">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="33" op_0_bw="29">
<![CDATA[
ifTrue:23  %tmp_246 = sext i29 %tmp_256 to i33

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="639" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="33" op_0_bw="29">
<![CDATA[
ifTrue:25  %tmp_247 = sext i29 %tmp_257 to i33

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="640" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1308">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
ifTrue:26  %tmp_248 = select i1 %tmp_255, i33 %tmp_246, i33 %tmp_247

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="641" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1307">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ifTrue:27  %neg_ti = sub i33 0, %tmp_248

]]></Node>
<StgValue><ssdm name="neg_ti"/></StgValue>
</operation>

<operation id="642" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
ifTrue:28  %tmp_149 = select i1 %tmp_255, i33 %neg_ti, i33 %tmp_247

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="643" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
ifTrue:29  %tmp_258 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %tmp_149, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="644" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="33">
<![CDATA[
ifTrue:30  %tmp_259 = trunc i33 %tmp_149 to i16

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="645" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
ifTrue:31  %Outbuf_V = select i1 %tmp_258, i16 0, i16 %tmp_259

]]></Node>
<StgValue><ssdm name="Outbuf_V"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="646" st_id="54" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
ifTrue:32  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %Outbuf_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:33  br label %ifFalse

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="648" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_130 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str37, i32 %tmp_130)

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="649" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader487

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="650" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader491:0  %indvar_flatten14 = phi i15 [ 0, %0 ], [ %indvar_flatten_next2, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten14"/></StgValue>
</operation>

<operation id="651" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader491:1  %ka = phi i3 [ 2, %0 ], [ %tmp_126_mid2_v_v, %1 ]

]]></Node>
<StgValue><ssdm name="ka"/></StgValue>
</operation>

<operation id="652" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader491:2  %indvar_flatten13 = phi i14 [ 0, %0 ], [ %indvar_flatten_next1, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="653" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader491:3  %kb = phi i3 [ 2, %0 ], [ %kb_mid2, %1 ]

]]></Node>
<StgValue><ssdm name="kb"/></StgValue>
</operation>

<operation id="654" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader491:4  %indvar_flatten = phi i13 [ 0, %0 ], [ %indvar_flatten_next, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="655" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader491:5  %j = phi i6 [ 0, %0 ], [ %tmp_135_mid2, %1 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="656" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader491:6  %i23 = phi i7 [ 0, %0 ], [ %i_25, %1 ]

]]></Node>
<StgValue><ssdm name="i23"/></StgValue>
</operation>

<operation id="657" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader491:7  %exitcond_flatten = icmp eq i15 %indvar_flatten14, -14336

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="658" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader491:8  %indvar_flatten_next2 = add i15 %indvar_flatten14, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>

<operation id="659" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader491:9  br i1 %exitcond_flatten, label %.preheader489.preheader, label %.preheader493.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="660" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader493.preheader:1  %exitcond_flatten21 = icmp eq i14 %indvar_flatten13, 6144

]]></Node>
<StgValue><ssdm name="exitcond_flatten21"/></StgValue>
</operation>

<operation id="661" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %indvar_flatten13_op = add i14 %indvar_flatten13, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten13_op"/></StgValue>
</operation>

<operation id="662" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:6  %indvar_flatten_next1 = select i1 %exitcond_flatten21, i14 1, i14 %indvar_flatten13_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="663" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader493.preheader:2  %kb_mid = select i1 %exitcond_flatten21, i3 2, i3 %kb

]]></Node>
<StgValue><ssdm name="kb_mid"/></StgValue>
</operation>

<operation id="664" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1312">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="2" op_0_bw="3">
<![CDATA[
.preheader493.preheader:5  %tmp_221 = trunc i3 %kb to i2

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="665" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader493.preheader:6  %kb_t_mid = select i1 %exitcond_flatten21, i2 -2, i2 %tmp_221

]]></Node>
<StgValue><ssdm name="kb_t_mid"/></StgValue>
</operation>

<operation id="666" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader493.preheader:7  %not_exitcond_flatten_8 = xor i1 %exitcond_flatten21, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_8"/></StgValue>
</operation>

<operation id="667" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader493.preheader:10  %exitcond_flatten22 = icmp eq i13 %indvar_flatten, 2048

]]></Node>
<StgValue><ssdm name="exitcond_flatten22"/></StgValue>
</operation>

<operation id="668" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader493.preheader:11  %exitcond_flatten_mid = and i1 %exitcond_flatten22, %not_exitcond_flatten_8

]]></Node>
<StgValue><ssdm name="exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="669" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader493.preheader:12  %kb_3 = add i3 -1, %kb_mid

]]></Node>
<StgValue><ssdm name="kb_3"/></StgValue>
</operation>

<operation id="670" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader493.preheader:13  %tmp_216 = or i1 %exitcond_flatten_mid, %exitcond_flatten21

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="671" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="2" op_0_bw="3">
<![CDATA[
.preheader493.preheader:15  %tmp_223 = trunc i3 %kb_3 to i2

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="672" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader493.preheader:16  %kb_t_mid2 = select i1 %exitcond_flatten_mid, i2 %tmp_223, i2 %kb_t_mid

]]></Node>
<StgValue><ssdm name="kb_t_mid2"/></StgValue>
</operation>

<operation id="673" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader493.preheader:20  %kb_mid2 = select i1 %exitcond_flatten_mid, i3 %kb_3, i3 %kb_mid

]]></Node>
<StgValue><ssdm name="kb_mid2"/></StgValue>
</operation>

<operation id="674" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %indvar_flatten_op = add i13 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="675" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:4  %indvar_flatten_next = select i1 %tmp_216, i13 1, i13 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="676" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1313">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader493.preheader:0  %ka_4 = add i3 -1, %ka

]]></Node>
<StgValue><ssdm name="ka_4"/></StgValue>
</operation>

<operation id="677" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader493.preheader:3  %tmp_126_mid2_v_v = select i1 %exitcond_flatten21, i3 %ka_4, i3 %ka

]]></Node>
<StgValue><ssdm name="tmp_126_mid2_v_v"/></StgValue>
</operation>

<operation id="678" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader493.preheader:8  %exitcond15 = icmp eq i7 %i23, -64

]]></Node>
<StgValue><ssdm name="exitcond15"/></StgValue>
</operation>

<operation id="679" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader493.preheader:9  %exitcond6_mid = and i1 %exitcond15, %not_exitcond_flatten_8

]]></Node>
<StgValue><ssdm name="exitcond6_mid"/></StgValue>
</operation>

<operation id="680" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader493.preheader:14  %j_mid = select i1 %tmp_216, i6 0, i6 %j

]]></Node>
<StgValue><ssdm name="j_mid"/></StgValue>
</operation>

<operation id="681" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader493.preheader:17  %exitcond_flatten_not = xor i1 %exitcond_flatten22, true

]]></Node>
<StgValue><ssdm name="exitcond_flatten_not"/></StgValue>
</operation>

<operation id="682" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader493.preheader:18  %not_exitcond_flatten_5 = or i1 %exitcond_flatten21, %exitcond_flatten_not

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_5"/></StgValue>
</operation>

<operation id="683" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader493.preheader:19  %exitcond6_mid2 = and i1 %exitcond6_mid, %not_exitcond_flatten_5

]]></Node>
<StgValue><ssdm name="exitcond6_mid2"/></StgValue>
</operation>

<operation id="684" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader493.preheader:21  %j_13 = add i6 1, %j_mid

]]></Node>
<StgValue><ssdm name="j_13"/></StgValue>
</operation>

<operation id="685" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader493.preheader:22  %tmp_217 = or i1 %exitcond6_mid2, %exitcond_flatten_mid

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="686" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader493.preheader:23  %tmp_226 = or i1 %tmp_217, %exitcond_flatten21

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="687" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader493.preheader:24  %i23_mid2 = select i1 %tmp_226, i7 0, i7 %i23

]]></Node>
<StgValue><ssdm name="i23_mid2"/></StgValue>
</operation>

<operation id="688" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader493.preheader:25  %tmp_135_mid2 = select i1 %exitcond6_mid2, i6 %j_13, i6 %j_mid

]]></Node>
<StgValue><ssdm name="tmp_135_mid2"/></StgValue>
</operation>

<operation id="689" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.preheader493.preheader:43  switch i2 %kb_t_mid2, label %branch92 [
    i2 0, label %branch90
    i2 1, label %branch91
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %i_25 = add i7 %i23_mid2, 1

]]></Node>
<StgValue><ssdm name="i_25"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="691" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="13" op_0_bw="6">
<![CDATA[
.preheader493.preheader:26  %tmp_135_mid2_cast = zext i6 %tmp_135_mid2 to i13

]]></Node>
<StgValue><ssdm name="tmp_135_mid2_cast"/></StgValue>
</operation>

<operation id="692" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
.preheader493.preheader:30  %tmp_219 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %i23_mid2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="693" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="13" op_0_bw="12">
<![CDATA[
.preheader493.preheader:31  %tmp_221_cast = zext i12 %tmp_219 to i13

]]></Node>
<StgValue><ssdm name="tmp_221_cast"/></StgValue>
</operation>

<operation id="694" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader493.preheader:32  %tmp_220 = add i13 %tmp_135_mid2_cast, %tmp_221_cast

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="695" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="12" op_0_bw="13">
<![CDATA[
.preheader493.preheader:34  %tmp_232 = trunc i13 %tmp_220 to i12

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="696" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="14" op_0_bw="3">
<![CDATA[
.preheader493.preheader:4  %tmp_126_mid2_cast = sext i3 %tmp_126_mid2_v_v to i14

]]></Node>
<StgValue><ssdm name="tmp_126_mid2_cast"/></StgValue>
</operation>

<operation id="697" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader493.preheader:27  %tmp_138 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str35)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="698" st_id="60" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader493.preheader:29  %tmp_V_154 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_154"/></StgValue>
</operation>

<operation id="699" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="14" op_0_bw="13">
<![CDATA[
.preheader493.preheader:33  %tmp_222_cast = zext i13 %tmp_220 to i14

]]></Node>
<StgValue><ssdm name="tmp_222_cast"/></StgValue>
</operation>

<operation id="700" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
.preheader493.preheader:35  %p_shl_cast = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_232, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="701" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader493.preheader:36  %tmp_222 = sub i14 %p_shl_cast, %tmp_222_cast

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="702" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader493.preheader:37  %tmp_224 = add i14 %tmp_126_mid2_cast, %tmp_222

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="703" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="12" op_0_bw="16">
<![CDATA[
.preheader493.preheader:42  %tmp_234 = trunc i16 %tmp_V_154 to i12

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="704" st_id="60" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_154)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="705" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str35, i32 %tmp_138)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="706" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader491

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="707" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader493.preheader:28  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="708" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="14">
<![CDATA[
.preheader493.preheader:38  %tmp_225_cast = zext i14 %tmp_224 to i64

]]></Node>
<StgValue><ssdm name="tmp_225_cast"/></StgValue>
</operation>

<operation id="709" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader493.preheader:39  %B_V_2_0_addr = getelementptr [6144 x i12]* @B_V_2_0, i64 0, i64 %tmp_225_cast

]]></Node>
<StgValue><ssdm name="B_V_2_0_addr"/></StgValue>
</operation>

<operation id="710" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader493.preheader:40  %B_V_2_1_addr = getelementptr [6144 x i12]* @B_V_2_1, i64 0, i64 %tmp_225_cast

]]></Node>
<StgValue><ssdm name="B_V_2_1_addr"/></StgValue>
</operation>

<operation id="711" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader493.preheader:41  %B_V_2_2_addr = getelementptr [6144 x i12]* @B_V_2_2, i64 0, i64 %tmp_225_cast

]]></Node>
<StgValue><ssdm name="B_V_2_2_addr"/></StgValue>
</operation>

<operation id="712" st_id="61" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="874">
<or_exp><and_exp><literal name="kb_t_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="12" op_1_bw="13">
<![CDATA[
branch91:0  store i12 %tmp_234, i12* %B_V_2_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="713" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="874">
<or_exp><and_exp><literal name="kb_t_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
branch91:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="61" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp><literal name="kb_t_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="12" op_1_bw="13">
<![CDATA[
branch90:0  store i12 %tmp_234, i12* %B_V_2_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp><literal name="kb_t_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0">
<![CDATA[
branch90:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="716" st_id="61" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="kb_t_mid2" val="!0"/>
<literal name="kb_t_mid2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="12" op_1_bw="13">
<![CDATA[
branch92:0  store i12 %tmp_234, i12* %B_V_2_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="717" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="kb_t_mid2" val="!0"/>
<literal name="kb_t_mid2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
branch92:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="718" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="881">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
.preheader489.preheader:0  br label %.preheader489

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="719" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader489:0  %i1 = phi i7 [ %i_24, %2 ], [ 0, %.preheader489.preheader ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="720" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader489:1  %exitcond = icmp eq i7 %i1, -64

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="721" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader489:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="722" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader489:3  %i_24 = add i7 %i1, 1

]]></Node>
<StgValue><ssdm name="i_24"/></StgValue>
</operation>

<operation id="723" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader489:4  br i1 %exitcond, label %.loopexit490.loopexit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="724" st_id="64" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_V_153 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_153"/></StgValue>
</operation>

<operation id="725" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="12" op_0_bw="16">
<![CDATA[
:4  %tmp_235 = trunc i16 %tmp_V_153 to i12

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="726" st_id="64" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_153)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="727" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str36)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="728" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="7">
<![CDATA[
:3  %tmp_132 = zext i7 %i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="730" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_V_8_addr = getelementptr [64 x i12]* @bias_V_8, i64 0, i64 %tmp_132

]]></Node>
<StgValue><ssdm name="bias_V_8_addr"/></StgValue>
</operation>

<operation id="731" st_id="65" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
:6  store i12 %tmp_235, i12* %bias_V_8_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="732" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:8  %empty_127 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str36, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="733" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader489

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="734" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
.loopexit490.loopexit:0  br label %.loopexit490

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
