# ğŸ§  RISC-V Simulator â€“ 3 Phase Project

This is a modular RISC-V simulation toolchain developed in **three structured phases**:
1. **Assembler (Phase 1)** â€“ Converts RISC-V assembly into machine code
2. **Simulator (Phase 2)** â€“ Executes machine code instruction by instruction
3. **Pipelined Simulator (Phase 3)** â€“ Runs a cycle-accurate 5-stage pipelined architecture with data forwarding and branch prediction

ğŸ› ï¸ Developed as a course project for **Computer Architecture (CS)** at **IIT Ropar**.

---

## ğŸ‘¨â€ğŸ’» Team Members

| Name           | Roll Number     |
|----------------|-----------------|
| Aadit Mahajan  | 2023CSB1091     |
| Aksh Sihag     | 2023CSB1097     |
| Rahul Goyal    | 2023CSB1150     |

---

## ğŸ“¦ Repository Structure

```bash
Risc-V-Simulator/
â”œâ”€â”€ phase1/           # Phase 1: Assembler
â”‚   â””â”€â”€ README.md
â”‚
â”œâ”€â”€ phase2/           # Phase 2: Instruction Executor
â”‚   â””â”€â”€ README.md
â”‚
â”œâ”€â”€ phase3/           # Phase 3: Pipeline Simulator
â”‚   â””â”€â”€ README.md
â”‚
â”œâ”€â”€ input.asm         # Sample input for assembler
â”œâ”€â”€ input.mc          # Output of assembler / Input for simulator
â”œâ”€â”€ output.mc         # Final register and memory state
â”œâ”€â”€ stats.txt         # (Phase 3) CPI, stalls, branch prediction stats
â”œâ”€â”€ logs.txt          # (Phase 3) Cycle-by-cycle pipeline trace
â””â”€â”€ README.md         # ğŸ”¥ You're here!
