// Seed: 349393406
module module_0 (
    input wand id_0,
    input uwire id_1,
    input tri1 id_2,
    input wand id_3,
    input wor id_4,
    input tri1 id_5,
    input supply1 id_6,
    output supply0 id_7,
    input tri1 id_8
);
  wire id_10;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    input wand id_2,
    input uwire id_3,
    input wor id_4,
    input supply0 id_5,
    input wire id_6,
    inout wand id_7,
    input wor id_8,
    input supply0 id_9,
    input uwire id_10,
    output supply0 id_11,
    inout tri id_12
    , id_14, id_15
);
  assign id_14 = 1;
  wire id_16 = id_7, id_17;
  module_0(
      id_6, id_5, id_3, id_5, id_1, id_5, id_8, id_12, id_17
  );
endmodule
