#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Apr 17 16:04:36 2024
# Process ID: 15164
# Current directory: C:/Users/ay140/Desktop/Boids_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1568 C:\Users\ay140\Desktop\Boids_FPGA\version_1.xpr
# Log file: C:/Users/ay140/Desktop/Boids_FPGA/vivado.log
# Journal file: C:/Users/ay140/Desktop/Boids_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ay140/Desktop/Boids_FPGA/version_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ay140/Desktop/Boids_FPGA/version_1.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/ay140/Desktop/Boids_FPGA/version_1.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1353.066 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
WARNING: [HDL 9-3756] overwriting previous definition of module 'RAM' [C:/Users/ay140/Desktop/Boids_FPGA/VGA_files/RAM.v:2]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'RAM()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file C:/Users/ay140/Desktop/Boids_FPGA/RAM.v
	(Active) Duplicate found at line 2 of file C:/Users/ay140/Desktop/Boids_FPGA/VGA_files/RAM.v
[Wed Apr 17 16:06:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/Boids_FPGA/version_1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 6
WARNING: [HDL 9-3756] overwriting previous definition of module 'RAM' [C:/Users/ay140/Desktop/Boids_FPGA/VGA_files/RAM.v:2]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'RAM()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file C:/Users/ay140/Desktop/Boids_FPGA/RAM.v
	(Active) Duplicate found at line 2 of file C:/Users/ay140/Desktop/Boids_FPGA/VGA_files/RAM.v
[Wed Apr 17 16:13:34 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/Boids_FPGA/version_1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 6
WARNING: [HDL 9-3756] overwriting previous definition of module 'RAM' [C:/Users/ay140/Desktop/Boids_FPGA/VGA_files/RAM.v:2]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'RAM()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file C:/Users/ay140/Desktop/Boids_FPGA/RAM.v
	(Active) Duplicate found at line 2 of file C:/Users/ay140/Desktop/Boids_FPGA/VGA_files/RAM.v
[Wed Apr 17 16:18:08 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/Boids_FPGA/version_1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 6
WARNING: [HDL 9-3756] overwriting previous definition of module 'RAM' [C:/Users/ay140/Desktop/Boids_FPGA/VGA_files/RAM.v:2]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'RAM()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file C:/Users/ay140/Desktop/Boids_FPGA/RAM.v
	(Active) Duplicate found at line 2 of file C:/Users/ay140/Desktop/Boids_FPGA/VGA_files/RAM.v
[Wed Apr 17 16:21:12 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/Boids_FPGA/version_1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 16:24:46 2024...
