#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Jun  5 17:50:35 2018
# Process ID: 29199
# Current directory: /home/am9215/memory_io_unit
# Command line: vivado
# Log file: /home/am9215/memory_io_unit/vivado.log
# Journal file: /home/am9215/memory_io_unit/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/am9215/memory_io_unit/mem_io_unit_testing.xpr
INFO: [Project 1-313] Project file moved from '/home/juju/mem_io_unit_testing' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory '/home/am9215/memory_io_unit/mem_io_unit_testing.ip_user_files', nor could it be found using path '/home/juju/mem_io_unit_testing/mem_io_unit_testing.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/am9215/memory_io_unit/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/applications/Xilinx/17.1/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 6218.527 ; gain = 152.156 ; free physical = 1903 ; free virtual = 68898
update_compile_order -fileset sources_1
make_wrapper -files [get_files /home/am9215/memory_io_unit/mem_io_unit_testing.srcs/sources_1/bd/design_1/design_1.bd] -top
Adding cell -- xilinx.com:hls:mem_hw:1.0 - mem_hw_0
Adding cell -- xilinx.com:hls:mem_hw:1.0 - mem_hw_1
Adding cell -- xilinx.com:hls:mem_hw:1.0 - mem_hw_2
Adding cell -- xilinx.com:hls:mem_hw:1.0 - mem_hw_3
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_0/M_AXIS_MM2S. Setting parameter on /axi_dma_0/M_AXIS_MM2S failed
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_1/M_AXIS_MM2S. Setting parameter on /axi_dma_1/M_AXIS_MM2S failed
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_2
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_2/M_AXIS_MM2S. Setting parameter on /axi_dma_2/M_AXIS_MM2S failed
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_3
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_3/M_AXIS_MM2S. Setting parameter on /axi_dma_3/M_AXIS_MM2S failed
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Successfully read diagram <design_1> from BD file </home/am9215/memory_io_unit/mem_io_unit_testing.srcs/sources_1/bd/design_1/design_1.bd>
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /mem_hw_0/in_r(8) and /axi_dma_0/M_AXIS_MM2S(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /mem_hw_1/in_r(8) and /axi_dma_1/M_AXIS_MM2S(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /mem_hw_2/in_r(8) and /axi_dma_2/M_AXIS_MM2S(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /mem_hw_3/in_r(8) and /axi_dma_3/M_AXIS_MM2S(4)
Wrote  : </home/am9215/memory_io_unit/mem_io_unit_testing.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_2/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_2/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mem_hw_3/in_r_TKEEP'(8) to net 'axi_dma_3_M_AXIS_MM2S_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mem_hw_3/in_r_TDATA'(64) to net 'axi_dma_3_M_AXIS_MM2S_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mem_hw_2/in_r_TKEEP'(8) to net 'axi_dma_2_M_AXIS_MM2S_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mem_hw_2/in_r_TDATA'(64) to net 'axi_dma_2_M_AXIS_MM2S_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mem_hw_1/in_r_TKEEP'(8) to net 'axi_dma_1_M_AXIS_MM2S_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mem_hw_1/in_r_TDATA'(64) to net 'axi_dma_1_M_AXIS_MM2S_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mem_hw_0/in_r_TKEEP'(8) to net 'axi_dma_0_M_AXIS_MM2S_TKEEP'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mem_hw_0/in_r_TDATA'(64) to net 'axi_dma_0_M_AXIS_MM2S_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_AWID'(6) to net 'axi_interconnect_3_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_ARID'(6) to net 'axi_interconnect_3_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_WID'(6) to net 'axi_interconnect_3_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_AWID'(6) to net 'axi_interconnect_2_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_ARID'(6) to net 'axi_interconnect_2_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_WID'(6) to net 'axi_interconnect_2_M00_AXI_WID'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/am9215/memory_io_unit/mem_io_unit_testing.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/am9215/memory_io_unit/mem_io_unit_testing.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 6362.484 ; gain = 116.445 ; free physical = 1723 ; free virtual = 68713
add_files -norecurse /home/am9215/memory_io_unit/mem_io_unit_testing.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
open_bd_design {/home/am9215/memory_io_unit/mem_io_unit_testing.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:hls:mem_hw:1.0 - mem_hw_0
Adding cell -- xilinx.com:hls:mem_hw:1.0 - mem_hw_1
Adding cell -- xilinx.com:hls:mem_hw:1.0 - mem_hw_2
Adding cell -- xilinx.com:hls:mem_hw:1.0 - mem_hw_3
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_2
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_3
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Successfully read diagram <design_1> from BD file </home/am9215/memory_io_unit/mem_io_unit_testing.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 6491.324 ; gain = 72.871 ; free physical = 1619 ; free virtual = 68630
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {64}] [get_bd_cells axi_dma_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {64}] [get_bd_cells axi_dma_2]
endgroup
startgroup
set_property -dict [list CONFIG.c_sg_length_width {23} CONFIG.c_m_axis_mm2s_tdata_width {64}] [get_bd_cells axi_dma_1]
endgroup
startgroup
set_property -dict [list CONFIG.c_sg_length_width {23}] [get_bd_cells axi_dma_2]
endgroup
startgroup
set_property -dict [list CONFIG.c_sg_length_width {23}] [get_bd_cells axi_dma_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_sg_length_width {23} CONFIG.c_m_axis_mm2s_tdata_width {64}] [get_bd_cells axi_dma_3]
endgroup
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 6565.031 ; gain = 0.000 ; free physical = 1494 ; free virtual = 68502
save_bd_design
Wrote  : </home/am9215/memory_io_unit/mem_io_unit_testing.srcs/sources_1/bd/design_1/design_1.bd> 
save_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 6585.039 ; gain = 0.000 ; free physical = 1514 ; free virtual = 68526
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_2/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_2/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_AWID'(6) to net 'axi_interconnect_3_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_ARID'(6) to net 'axi_interconnect_3_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_WID'(6) to net 'axi_interconnect_3_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_AWID'(6) to net 'axi_interconnect_2_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_ARID'(6) to net 'axi_interconnect_2_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_WID'(6) to net 'axi_interconnect_2_M00_AXI_WID'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/am9215/memory_io_unit/mem_io_unit_testing.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/am9215/memory_io_unit/mem_io_unit_testing.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_hw_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_hw_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_hw_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_hw_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_4/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/am9215/memory_io_unit/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_4/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/am9215/memory_io_unit/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/am9215/memory_io_unit/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_3/design_1_s01_data_fifo_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/am9215/memory_io_unit/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_3/design_1_s00_data_fifo_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/am9215/memory_io_unit/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/am9215/memory_io_unit/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_2/design_1_s01_data_fifo_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/am9215/memory_io_unit/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_2/design_1_s00_data_fifo_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/am9215/memory_io_unit/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/am9215/memory_io_unit/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_1/design_1_s01_data_fifo_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/am9215/memory_io_unit/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_1/design_1_s00_data_fifo_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/am9215/memory_io_unit/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/am9215/memory_io_unit/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/am9215/memory_io_unit/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/s00_data_fifo .
Exporting to file /home/am9215/memory_io_unit/mem_io_unit_testing.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/am9215/memory_io_unit/mem_io_unit_testing.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/am9215/memory_io_unit/mem_io_unit_testing.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Tue Jun  5 17:59:48 2018] Launched design_1_axi_dma_0_0_synth_1, design_1_mem_hw_2_0_synth_1, design_1_axi_dma_0_1_synth_1, design_1_axi_dma_1_0_synth_1, design_1_axi_dma_2_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_mem_hw_1_0_synth_1, design_1_mem_hw_0_1_synth_1, design_1_mem_hw_0_0_synth_1, design_1_xlconcat_0_0_synth_1, design_1_axi_timer_0_0_synth_1, design_1_rst_ps7_0_50M_0_synth_1, design_1_xbar_5_synth_1, design_1_xbar_4_synth_1, design_1_xbar_3_synth_1, design_1_xbar_2_synth_1, design_1_xbar_0_synth_1, design_1_s01_data_fifo_0_synth_1, design_1_auto_pc_0_synth_1, design_1_s00_data_fifo_0_synth_1, design_1_s00_data_fifo_1_synth_1, design_1_s01_data_fifo_1_synth_1, design_1_s00_data_fifo_2_synth_1, design_1_auto_pc_1_synth_1, design_1_s01_data_fifo_3_synth_1, design_1_s01_data_fifo_2_synth_1, design_1_auto_pc_2_synth_1, design_1_auto_pc_4_synth_1, design_1_auto_pc_3_synth_1, design_1_s00_data_fifo_3_synth_1, synth_1...
Run output will be captured here:
design_1_axi_dma_0_0_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_mem_hw_2_0_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_mem_hw_2_0_synth_1/runme.log
design_1_axi_dma_0_1_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_axi_dma_0_1_synth_1/runme.log
design_1_axi_dma_1_0_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_axi_dma_1_0_synth_1/runme.log
design_1_axi_dma_2_0_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_axi_dma_2_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_mem_hw_1_0_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_mem_hw_1_0_synth_1/runme.log
design_1_mem_hw_0_1_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_mem_hw_0_1_synth_1/runme.log
design_1_mem_hw_0_0_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_mem_hw_0_0_synth_1/runme.log
design_1_xlconcat_0_0_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_xlconcat_0_0_synth_1/runme.log
design_1_axi_timer_0_0_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_axi_timer_0_0_synth_1/runme.log
design_1_rst_ps7_0_50M_0_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.log
design_1_xbar_5_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_xbar_5_synth_1/runme.log
design_1_xbar_4_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_xbar_4_synth_1/runme.log
design_1_xbar_3_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_xbar_3_synth_1/runme.log
design_1_xbar_2_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_xbar_2_synth_1/runme.log
design_1_xbar_0_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_xbar_0_synth_1/runme.log
design_1_s01_data_fifo_0_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_s01_data_fifo_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_s00_data_fifo_0_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_s00_data_fifo_0_synth_1/runme.log
design_1_s00_data_fifo_1_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_s00_data_fifo_1_synth_1/runme.log
design_1_s01_data_fifo_1_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_s01_data_fifo_1_synth_1/runme.log
design_1_s00_data_fifo_2_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_s00_data_fifo_2_synth_1/runme.log
design_1_auto_pc_1_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_s01_data_fifo_3_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_s01_data_fifo_3_synth_1/runme.log
design_1_s01_data_fifo_2_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_s01_data_fifo_2_synth_1/runme.log
design_1_auto_pc_2_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_auto_pc_2_synth_1/runme.log
design_1_auto_pc_4_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_auto_pc_4_synth_1/runme.log
design_1_auto_pc_3_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_auto_pc_3_synth_1/runme.log
design_1_s00_data_fifo_3_synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/design_1_s00_data_fifo_3_synth_1/runme.log
synth_1: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/synth_1/runme.log
[Tue Jun  5 17:59:50 2018] Launched impl_1...
Run output will be captured here: /home/am9215/memory_io_unit/mem_io_unit_testing.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:42 ; elapsed = 00:01:42 . Memory (MB): peak = 6843.102 ; gain = 238.055 ; free physical = 1253 ; free virtual = 68313
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
file mkdir /home/am9215/memory_io_unit/mem_io_unit_testing.sdk
file copy -force /home/am9215/memory_io_unit/mem_io_unit_testing.runs/impl_1/design_1_wrapper.sysdef /home/am9215/memory_io_unit/mem_io_unit_testing.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/am9215/memory_io_unit/mem_io_unit_testing.sdk -hwspec /home/am9215/memory_io_unit/mem_io_unit_testing.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/am9215/memory_io_unit/mem_io_unit_testing.sdk -hwspec /home/am9215/memory_io_unit/mem_io_unit_testing.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun  6 11:12:33 2018...
