("RO:/\tRO ECE755_new schematic" (("open" (nil hierarchy "/{ECE755_new RO schematic }:a"))) (((-4.525 -5.84375) (16.5375 9.63125)) "a" "Schematics" 0))("3_edge_RO:/\t3_edge_RO ECE755_new schematic" (("open" (nil hierarchy "/{ECE755_new 3_edge_RO schematic }:a"))) (((-7.1875 -6.7) (21.2875 9.2875)) "a" "Schematics" 2))("3_edge_RO_tb:/\t3_edge_RO_tb ECE755_new schematic" (("open" (nil hierarchy "/{ECE755_new 3_edge_RO_tb schematic }:a"))) (((-2.06875 -0.69375) (2.18125 2.36875)) "a" "analogArtist-Schematic" 1))("INV:/\tINV ECE755_new schematic" (("open" (nil hierarchy "/{ECE755_new INV schematic }:a"))) (((-2.28125 -0.25625) (0.4125 1.1875)) "r" "Schematics" 2))("NAND:/\tNAND ECE755 schematic" (("open" (nil hierarchy "/{ECE755 NAND schematic }:a"))) (((-2.2375 -2.0) (2.8625 1.75)) "a" "Schematics" 0))("INV_2bit_tb:/\tINV_2bit_tb ECE755_new schematic" (("open" (nil hierarchy "/{ECE755_new INV_2bit_tb schematic }:a"))) (((-2.7 -2.58125) (2.69375 1.55625)) "a" "Schematics" 0))("NAND:/\tNAND ECE755_new schematic" (("open" (nil hierarchy "/{ECE755_new NAND schematic }:a"))) (((0.2625 -1.69375) (2.8125 1.9875)) "a" "Schematics" 10))("INV_2bit:/\tINV_2bit ECE755_new schematic" (("open" (nil hierarchy "/{ECE755_new INV_2bit schematic }:a"))) (((-2.23125 -0.3875) (0.4875 3.5625)) "a" "Schematics" 10))("INV_2bit:/\tINV_2bit ECE755_new symbol" (("open" (nil hierarchy "/{ECE755_new INV_2bit symbol }:a"))) (((-0.44375 -2.125) (2.7 2.2875)) "a" "Symbol" 5))("RO:/\tRO ECE755 schematic" (("open" (nil hierarchy "/{ECE755 RO schematic }:a"))) (((-7.00625 -7.775) (10.19375 17.225)) "a" "Schematics" 9))