	; Module start
	.compiler_version	"TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler v1.1r8 Build 22011964"
	.compiler_invocation	"ctc -f cc15248a --dep-file=Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.d -c99 --fp-model=3cflnrSTz -D__CPU__=tc39xb -D__CPU_TC39XB__ --core=tc1.6.2 --fp-model=+float -D__CPU__=tc39xb -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Configurations -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Ethernet -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Ethernet\\\\Phy_Rtl8211f -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Ethernet\\\\lwip -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Ethernet\\\\lwip\\\\port -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Ethernet\\\\lwip\\\\port\\\\include -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Ethernet\\\\lwip\\\\port\\\\include\\\\arch -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Ethernet\\\\lwip\\\\src -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Ethernet\\\\lwip\\\\src\\\\include -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Ethernet\\\\lwip\\\\src\\\\include\\\\compat -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Ethernet\\\\lwip\\\\src\\\\include\\\\compat\\\\posix -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Ethernet\\\\lwip\\\\src\\\\include\\\\compat\\\\posix\\\\arpa -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Ethernet\\\\lwip\\\\src\\\\include\\\\compat\\\\posix\\\\net -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Ethernet\\\\lwip\\\\src\\\\include\\\\compat\\\\posix\\\\sys -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Ethernet\\\\lwip\\\\src\\\\include\\\\compat\\\\stdc -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Ethernet\\\\lwip\\\\src\\\\include\\\\lwip -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Ethernet\\\\lwip\\\\src\\\\include\\\\lwip\\\\apps -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Ethernet\\\\lwip\\\\src\\\\include\\\\lwip\\\\priv -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Ethernet\\\\lwip\\\\src\\\\include\\\\lwip\\\\prot -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Ethernet\\\\lwip\\\\src\\\\include\\\\netif -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Ethernet\\\\lwip\\\\src\\\\include\\\\netif\\\\ppp -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Ethernet\\\\lwip\\\\src\\\\include\\\\netif\\\\ppp\\\\polarssl -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Infra -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Infra\\\\Platform -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Infra\\\\Platform\\\\Tricore -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Infra\\\\Platform\\\\Tricore\\\\Compilers -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Infra\\\\Sfr -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Infra\\\\Sfr\\\\TC39B -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Infra\\\\Sfr\\\\TC39B\\\\_Reg -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Infra\\\\Ssw -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Infra\\\\Ssw\\\\TC39B -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Infra\\\\Ssw\\\\TC39B\\\\Tricore -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Service -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Service\\\\CpuGeneric -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Service\\\\CpuGeneric\\\\If -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Service\\\\CpuGeneric\\\\If\\\\Ccu6If -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Service\\\\CpuGeneric\\\\StdIf -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Service\\\\CpuGeneric\\\\SysSe -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Service\\\\CpuGeneric\\\\SysSe\\\\Bsp -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Service\\\\CpuGeneric\\\\SysSe\\\\Comm -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Service\\\\CpuGeneric\\\\SysSe\\\\General -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Service\\\\CpuGeneric\\\\SysSe\\\\Math -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Service\\\\CpuGeneric\\\\SysSe\\\\Time -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Service\\\\CpuGeneric\\\\_Utilities -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\UART -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Asclin -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Asclin\\\\Asc -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Asclin\\\\Lin -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Asclin\\\\Spi -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Asclin\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Can -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Can\\\\Can -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Can\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Ccu6 -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Ccu6\\\\Icu -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Ccu6\\\\PwmBc -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Ccu6\\\\PwmHl -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Ccu6\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Ccu6\\\\TPwm -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Ccu6\\\\Timer -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Ccu6\\\\TimerWithTrigger -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Convctrl -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Convctrl\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Cpu -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Cpu\\\\Irq -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Cpu\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Cpu\\\\Trap -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Dma -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Dma\\\\Dma -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Dma\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Dts -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Dts\\\\Dts -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Dts\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Ebu -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Ebu\\\\BFlashSpansion -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Ebu\\\\BFlashSt -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Ebu\\\\Dram -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Ebu\\\\Sram -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Ebu\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Edsadc -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Edsadc\\\\Edsadc -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Edsadc\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Emem -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Emem\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Eray -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Eray\\\\Eray -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Eray\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Evadc -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Evadc\\\\Adc -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Evadc\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Fce -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Fce\\\\Crc -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Fce\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Flash -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Flash\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Geth -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Geth\\\\Eth -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Geth\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Gpt12 -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Gpt12\\\\IncrEnc -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Gpt12\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Gtm -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Gtm\\\\Atom -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Gtm\\\\Atom\\\\Dtm_PwmHl -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Gtm\\\\Atom\\\\Pwm -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Gtm\\\\Atom\\\\PwmHl -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Gtm\\\\Atom\\\\Timer -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Gtm\\\\Pwm -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Gtm\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Gtm\\\\Tim -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Gtm\\\\Tim\\\\In -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Gtm\\\\Tim\\\\Timer -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Gtm\\\\Tom -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Gtm\\\\Tom\\\\Dtm_PwmHl -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Gtm\\\\Tom\\\\Pwm -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Gtm\\\\Tom\\\\PwmHl -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Gtm\\\\Tom\\\\Timer -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Gtm\\\\Trig -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Hspdm -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Hspdm\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Hssl -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Hssl\\\\Hssl -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Hssl\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\I2c -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\I2c\\\\I2c -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\I2c\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Iom -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Iom\\\\Driver -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Iom\\\\Iom -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Iom\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Msc -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Msc\\\\Msc -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Msc\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Mtu -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Mtu\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Pms -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Pms\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Port -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Port\\\\Io -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Port\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Psi5 -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Psi5\\\\Psi5 -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Psi5\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Psi5s -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Psi5s\\\\Psi5s -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Psi5s\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Qspi -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Qspi\\\\SpiMaster -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Qspi\\\\SpiSlave -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Qspi\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Rif -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Rif\\\\Rif -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Rif\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Scu -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Scu\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Sdmmc -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Sdmmc\\\\Emmc -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Sdmmc\\\\Sd -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Sdmmc\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Sent -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Sent\\\\Sent -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Sent\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Smu -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Smu\\\\Smu -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Smu\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Spu -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Spu\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Src -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Src\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Stm -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Stm\\\\Std -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\Stm\\\\Timer -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\_Impl -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\_Lib -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\_Lib\\\\DataHandling -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\_Lib\\\\InternalMux -IC:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\\\_PinMap -g2 -w544 -w557 -t4 --language=+volatile -N0 -O0 -Y0 -Z0 --compact-max-size=200 --misrac-version=2004 -o Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.src ../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c"
	.compiler_name		"ctc"
	;source	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c'

	
$TC162
	
	.sdecl	'.text.IfxSpu.IfxSpu_checkConfigSlot',code,cluster('IfxSpu_checkConfigSlot')
	.sect	'.text.IfxSpu.IfxSpu_checkConfigSlot'
	.align	2
	
	.global	IfxSpu_checkConfigSlot
; Function IfxSpu_checkConfigSlot
.L134:
IfxSpu_checkConfigSlot:	.type	func
	jeq	d4,#0,.L2
.L2:
	jz.a	a5,.L3
.L3:
	jz.a	a4,.L4
.L4:
	ret
.L442:
	
__IfxSpu_checkConfigSlot_function_end:
	.size	IfxSpu_checkConfigSlot,__IfxSpu_checkConfigSlot_function_end-IfxSpu_checkConfigSlot
.L227:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_disableModule',code,cluster('IfxSpu_disableModule')
	.sect	'.text.IfxSpu.IfxSpu_disableModule'
	.align	2
	
	.global	IfxSpu_disableModule
; Function IfxSpu_disableModule
.L136:
IfxSpu_disableModule:	.type	func
	mov.aa	a15,a4
.L784:
	call	IfxScuWdt_getCpuWatchdogPassword
.L783:
	mov	d8,d2
.L786:
	mov	d4,d8
.L785:
	call	IfxScuWdt_clearCpuEndinit
.L787:
	ld.bu	d15,[a15]
.L952:
	or	d15,#1
	st.b	[a15],d15
.L953:
	mov	d4,d8
.L788:
	call	IfxScuWdt_setCpuEndinit
.L789:
	ret
.L449:
	
__IfxSpu_disableModule_function_end:
	.size	IfxSpu_disableModule,__IfxSpu_disableModule_function_end-IfxSpu_disableModule
.L232:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_getAddress',code,cluster('IfxSpu_getAddress')
	.sect	'.text.IfxSpu.IfxSpu_getAddress'
	.align	2
	
	.global	IfxSpu_getAddress
; Function IfxSpu_getAddress
.L138:
IfxSpu_getAddress:	.type	func
	jge	d4,#2,.L5
.L958:
	mul	d15,d4,#8
.L959:
	movh.a	a15,#@his(IfxSpu_cfg_indexMap)
	lea	a15,[a15]@los(IfxSpu_cfg_indexMap)
.L960:
	addsc.a	a15,a15,d15,#0
.L961:
	ld.a	a2,[a15]
.L790:
	j	.L6
.L5:
	mov.a	a2,#0
.L6:
	j	.L7
.L7:
	ret
.L454:
	
__IfxSpu_getAddress_function_end:
	.size	IfxSpu_getAddress,__IfxSpu_getAddress_function_end-IfxSpu_getAddress
.L237:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_getConfigSlot',code,cluster('IfxSpu_getConfigSlot')
	.sect	'.text.IfxSpu.IfxSpu_getConfigSlot'
	.align	2
	
	.global	IfxSpu_getConfigSlot
; Function IfxSpu_getConfigSlot
.L140:
IfxSpu_getConfigSlot:	.type	func
	mov.a	a2,#0
.L792:
	jne	d4,#0,.L8
.L966:
	lea	a2,[a4]48
.L967:
	j	.L9
.L8:
	mov	d15,#128
.L968:
	jlt.u	d15,d4,.L10
.L969:
	movh.a	a15,#64128
.L970:
	jne.a	a4,a15,.L11
.L971:
	movh.a	a15,#64160
.L793:
	add	d4,#-1
.L791:
	mov	d15,#512
	mul	d4,d15
	addsc.a	a2,a15,d4,#0
.L794:
	j	.L12
.L11:
	movh.a	a15,#64192
.L972:
	jne.a	a4,a15,.L13
.L973:
	movh.a	a15,#64224
.L795:
	add	d4,#-1
.L796:
	mov	d15,#512
	mul	d4,d15
	addsc.a	a2,a15,d4,#0
.L13:
.L12:
.L10:
.L9:
	j	.L14
.L14:
	ret
.L458:
	
__IfxSpu_getConfigSlot_function_end:
	.size	IfxSpu_getConfigSlot,__IfxSpu_getConfigSlot_function_end-IfxSpu_getConfigSlot
.L242:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_getDataSource',code,cluster('IfxSpu_getDataSource')
	.sect	'.text.IfxSpu.IfxSpu_getDataSource'
	.align	2
	
	.global	IfxSpu_getDataSource
; Function IfxSpu_getDataSource
.L142:
IfxSpu_getDataSource:	.type	func
	ld.w	d15,[a4]
.L797:
	extr.u	d2,d15,#0,#2
.L978:
	j	.L15
.L15:
	ret
.L463:
	
__IfxSpu_getDataSource_function_end:
	.size	IfxSpu_getDataSource,__IfxSpu_getDataSource_function_end-IfxSpu_getDataSource
.L247:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_getIndex',code,cluster('IfxSpu_getIndex')
	.sect	'.text.IfxSpu.IfxSpu_getIndex'
	.align	2
	
	.global	IfxSpu_getIndex
; Function IfxSpu_getIndex
.L144:
IfxSpu_getIndex:	.type	func
	mov	d2,#-1
.L798:
	mov	d0,#0
.L799:
	j	.L16
.L17:
	mul	d15,d0,#8
.L983:
	movh.a	a15,#@his(IfxSpu_cfg_indexMap)
	lea	a15,[a15]@los(IfxSpu_cfg_indexMap)
.L984:
	addsc.a	a15,a15,d15,#0
.L985:
	ld.a	a15,[a15]
.L986:
	jne.a	a15,a4,.L18
.L987:
	mul	d15,d0,#8
.L988:
	movh.a	a15,#@his(IfxSpu_cfg_indexMap)
	lea	a15,[a15]@los(IfxSpu_cfg_indexMap)
.L989:
	addsc.a	a15,a15,d15,#0
.L990:
	ld.w	d15,[a15]4
.L991:
	extr	d2,d15,#0,#8
.L992:
	j	.L19
.L18:
	add	d0,#1
.L16:
	jlt.u	d0,#2,.L17
.L19:
	j	.L20
.L20:
	ret
.L467:
	
__IfxSpu_getIndex_function_end:
	.size	IfxSpu_getIndex,__IfxSpu_getIndex_function_end-IfxSpu_getIndex
.L252:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_getNumConnectedAntennae',code,cluster('IfxSpu_getNumConnectedAntennae')
	.sect	'.text.IfxSpu.IfxSpu_getNumConnectedAntennae'
	.align	2
	
	.global	IfxSpu_getNumConnectedAntennae
; Function IfxSpu_getNumConnectedAntennae
.L146:
IfxSpu_getNumConnectedAntennae:	.type	func
	mov.aa	a15,a4
.L801:
	mov	d15,#0
.L802:
	ld.w	d8,[a15]
.L803:
	mov.aa	a4,a15
	call	IfxSpu_getDataSource
.L800:
	jeq	d2,#3,.L21
.L997:
	extr.u	d15,d8,#2,#2
.L998:
	add	d15,#1
.L999:
	mov.aa	a4,a15
.L804:
	call	IfxSpu_getDataSource
.L805:
	jne	d2,#2,.L22
.L1000:
	mul	d15,d15,#2
.L22:
.L21:
	mov	d2,d15
.L806:
	j	.L23
.L23:
	ret
.L471:
	
__IfxSpu_getNumConnectedAntennae_function_end:
	.size	IfxSpu_getNumConnectedAntennae,__IfxSpu_getNumConnectedAntennae_function_end-IfxSpu_getNumConnectedAntennae
.L257:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_getNumInputSamples',code,cluster('IfxSpu_getNumInputSamples')
	.sect	'.text.IfxSpu.IfxSpu_getNumInputSamples'
	.align	2
	
	.global	IfxSpu_getNumInputSamples
; Function IfxSpu_getNumInputSamples
.L148:
IfxSpu_getNumInputSamples:	.type	func
	ld.w	d8,[a4]
.L808:
	ld.w	d15,[a4]28
.L809:
	call	IfxSpu_getDataSource
.L807:
	jeq	d2,#3,.L24
.L1005:
	extr.u	d2,d8,#4,#11
.L810:
	add	d2,#1
.L1006:
	j	.L25
.L24:
	extr.u	d2,d15,#0,#13
.L811:
	add	d2,#1
.L25:
	j	.L26
.L26:
	ret
.L475:
	
__IfxSpu_getNumInputSamples_function_end:
	.size	IfxSpu_getNumInputSamples,__IfxSpu_getNumInputSamples_function_end-IfxSpu_getNumInputSamples
.L262:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_getNumRamps',code,cluster('IfxSpu_getNumRamps')
	.sect	'.text.IfxSpu.IfxSpu_getNumRamps'
	.align	2
	
	.global	IfxSpu_getNumRamps
; Function IfxSpu_getNumRamps
.L150:
IfxSpu_getNumRamps:	.type	func
	mov	d15,#0
.L813:
	ld.w	d8,[a4]
.L814:
	call	IfxSpu_getDataSource
.L812:
	jeq	d2,#3,.L27
.L1011:
	extr.u	d15,d8,#16,#11
.L1012:
	add	d15,#1
.L27:
	mov	d2,d15
.L815:
	j	.L28
.L28:
	ret
.L481:
	
__IfxSpu_getNumRamps_function_end:
	.size	IfxSpu_getNumRamps,__IfxSpu_getNumRamps_function_end-IfxSpu_getNumRamps
.L267:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_initModule',code,cluster('IfxSpu_initModule')
	.sect	'.text.IfxSpu.IfxSpu_initModule'
	.align	2
	
	.global	IfxSpu_initModule
; Function IfxSpu_initModule
.L152:
IfxSpu_initModule:	.type	func
	ld.bu	d15,[a4]
.L1017:
	jz.t	d15:1,.L29
.L1018:
	ld.bu	d15,[a4]
.L1019:
	insert	d15,d15,#0,#0,#1
	st.b	[a4],d15
.L1020:
	j	.L30
.L31:
.L30:
	ld.bu	d15,[a4]
.L1021:
	jnz.t	d15:1,.L31
.L29:
	ld.w	d15,[a4]540
.L816:
	ld.bu	d0,[a5]
.L1022:
	insert	d15,d15,d0,#24,#2
.L1023:
	st.w	[a4]540,d15
.L489:
	ld.w	d2,[a4]8
.L818:
	ld.bu	d15,[a5]9
.L817:
	sha	d0,d15,#5
.L1024:
	ld.bu	d15,[a5]8
.L1025:
	sha	d1,d15,#4
.L1026:
	or	d0,d1
.L1027:
	ld.bu	d15,[a5]7
.L1028:
	sha	d1,d15,#3
.L1029:
	or	d0,d1
.L1030:
	ld.bu	d15,[a5]6
.L1031:
	sha	d1,d15,#2
.L1032:
	or	d0,d1
.L1033:
	ld.bu	d15,[a5]5
.L1034:
	sha	d1,d15,#1
.L1035:
	or	d0,d1
.L1036:
	ld.bu	d15,[a5]4
.L1037:
	or	d0,d15
.L1038:
	extr.u	d15,d0,#0,#8
.L1039:
	insert	d2,d2,d15,#10,#6
.L1040:
	ld.bu	d15,[a5]15
.L1041:
	sha	d0,d15,#5
.L1042:
	ld.bu	d15,[a5]14
.L1043:
	sha	d15,#4
.L1044:
	or	d0,d15
.L1045:
	ld.bu	d15,[a5]13
.L1046:
	sha	d15,#3
.L1047:
	or	d0,d15
.L1048:
	ld.bu	d15,[a5]12
.L1049:
	sha	d15,#2
.L1050:
	or	d0,d15
.L1051:
	ld.bu	d15,[a5]11
.L1052:
	sha	d15,#1
.L1053:
	or	d0,d15
.L1054:
	ld.bu	d15,[a5]10
.L1055:
	or	d0,d15
.L1056:
	extr.u	d15,d0,#0,#8
.L1057:
	insert	d2,d2,d15,#2,#6
.L1058:
	st.w	[a4]8,d2
.L492:
	ret
.L485:
	
__IfxSpu_initModule_function_end:
	.size	IfxSpu_initModule,__IfxSpu_initModule_function_end-IfxSpu_initModule
.L272:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_initModuleConfig',code,cluster('IfxSpu_initModuleConfig')
	.sect	'.text.IfxSpu.IfxSpu_initModuleConfig'
	.align	2
	
	.global	IfxSpu_initModuleConfig
; Function IfxSpu_initModuleConfig
.L154:
IfxSpu_initModuleConfig:	.type	func
	mov	d15,#0
.L1063:
	st.b	[a4],d15
.L1064:
	mov	d15,#0
.L1065:
	st.b	[a4]9,d15
.L1066:
	mov	d15,#0
.L1067:
	st.b	[a4]7,d15
.L1068:
	mov	d15,#0
.L1069:
	st.b	[a4]6,d15
.L1070:
	mov	d15,#0
.L1071:
	st.b	[a4]5,d15
.L1072:
	mov	d15,#0
.L1073:
	st.b	[a4]4,d15
.L1074:
	mov	d15,#0
.L1075:
	st.b	[a4]15,d15
.L1076:
	mov	d15,#0
.L1077:
	st.b	[a4]13,d15
.L1078:
	mov	d15,#0
.L1079:
	st.b	[a4]12,d15
.L1080:
	mov	d15,#0
.L1081:
	st.b	[a4]11,d15
.L1082:
	mov	d15,#0
.L1083:
	st.b	[a4]10,d15
.L1084:
	ret
.L495:
	
__IfxSpu_initModuleConfig_function_end:
	.size	IfxSpu_initModuleConfig,__IfxSpu_initModuleConfig_function_end-IfxSpu_initModuleConfig
.L277:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_loadConfigRAM',code,cluster('IfxSpu_loadConfigRAM')
	.sect	'.text.IfxSpu.IfxSpu_loadConfigRAM'
	.align	2
	
	.global	IfxSpu_loadConfigRAM
; Function IfxSpu_loadConfigRAM
.L156:
IfxSpu_loadConfigRAM:	.type	func
	mov.a	a15,#0
.L819:
	movh.a	a2,#64128
.L1089:
	jne.a	a4,a2,.L32
.L1090:
	movh.a	a15,#64160
.L1091:
	j	.L33
.L32:
	movh.a	a2,#64192
.L1092:
	jne.a	a4,a2,.L34
.L1093:
	movh.a	a15,#64224
.L1094:
	j	.L35
.L34:
.L35:
.L33:
	mul	d15,d4,#4
	addsc.a	a15,a15,d15,#0
.L1095:
	mov	d0,#0
.L820:
	j	.L36
.L37:
	mul	d15,d0,#4
	addsc.a	a2,a5,d15,#0
	ld.w	d15,[a2]
.L1096:
	st.w	[a15],d15
.L1097:
	add.a	a15,#4
.L1098:
	add	d0,#1
.L36:
	jlt.u	d0,d5,.L37
.L1099:
	ret
.L498:
	
__IfxSpu_loadConfigRAM_function_end:
	.size	IfxSpu_loadConfigRAM,__IfxSpu_loadConfigRAM_function_end-IfxSpu_loadConfigRAM
.L282:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_reloadConfig',code,cluster('IfxSpu_reloadConfig')
	.sect	'.text.IfxSpu.IfxSpu_reloadConfig'
	.align	2
	
	.global	IfxSpu_reloadConfig
; Function IfxSpu_reloadConfig
.L158:
IfxSpu_reloadConfig:	.type	func
	mov	d15,#0
.L822:
	mov	d0,#5
.L1104:
	insert	d15,d15,d0,#2,#3
.L1105:
	add	d4,#-1
.L821:
	mov	d0,#512
.L1106:
	mul	d4,d0
.L1107:
	insert	d15,d15,d4,#5,#19
.L1108:
	st.w	[a4]540,d15
.L1109:
	ret
.L507:
	
__IfxSpu_reloadConfig_function_end:
	.size	IfxSpu_reloadConfig,__IfxSpu_reloadConfig_function_end-IfxSpu_reloadConfig
.L287:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_resetNciWeights',code,cluster('IfxSpu_resetNciWeights')
	.sect	'.text.IfxSpu.IfxSpu_resetNciWeights'
	.align	2
	
	.global	IfxSpu_resetNciWeights
; Function IfxSpu_resetNciWeights
.L160:
IfxSpu_resetNciWeights:	.type	func
	mov	d15,#-1
.L1114:
	st.w	[a4]436,d15
.L1115:
	mov	d15,#-1
.L1116:
	st.w	[a4]440,d15
.L1117:
	mov	d15,#-1
.L1118:
	st.w	[a4]444,d15
.L1119:
	mov	d15,#-1
.L1120:
	st.w	[a4]448,d15
.L1121:
	ret
.L511:
	
__IfxSpu_resetNciWeights_function_end:
	.size	IfxSpu_resetNciWeights,__IfxSpu_resetNciWeights_function_end-IfxSpu_resetNciWeights
.L292:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setPassMode',code,cluster('IfxSpu_setPassMode')
	.sect	'.text.IfxSpu.IfxSpu_setPassMode'
	.align	2
	
	.global	IfxSpu_setPassMode
; Function IfxSpu_setPassMode
.L162:
IfxSpu_setPassMode:	.type	func
	ld.w	d0,[a4]44
.L823:
	mov	d15,#1
	jeq	d15,d4,.L38
.L1126:
	mov	d15,#2
	jeq	d15,d4,.L39
	j	.L40
.L38:
	mov	d15,#1
.L1127:
	insert	d0,d0,d15,#0,#1
.L1128:
	mov	d15,#0
.L1129:
	insert	d0,d0,d15,#1,#1
.L1130:
	j	.L41
.L39:
	mov	d15,#1
.L1131:
	insert	d0,d0,d15,#0,#1
.L1132:
	mov	d15,#1
.L1133:
	insert	d0,d0,d15,#1,#1
.L1134:
	j	.L42
.L40:
	mov	d15,#0
.L1135:
	insert	d0,d0,d15,#0,#1
.L1136:
	mov	d15,#0
.L1137:
	insert	d0,d0,d15,#1,#1
.L1138:
	j	.L43
.L43:
.L42:
.L41:
	st.w	[a4]44,d0
.L1139:
	ret
.L513:
	
__IfxSpu_setPassMode_function_end:
	.size	IfxSpu_setPassMode,__IfxSpu_setPassMode_function_end-IfxSpu_setPassMode
.L297:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupBinRejection',code,cluster('IfxSpu_setupBinRejection')
	.sect	'.text.IfxSpu.IfxSpu_setupBinRejection'
	.align	2
	
	.global	IfxSpu_setupBinRejection
; Function IfxSpu_setupBinRejection
.L164:
IfxSpu_setupBinRejection:	.type	func
	jz.a	a5,.L44
.L525:
	ld.w	d0,[a4]472
.L824:
	ld.bu	d15,[a5]
.L1144:
	insert	d0,d0,d15,#0,#2
.L1145:
	ld.bu	d15,[a5]1
.L1146:
	insert	d0,d0,d15,#2,#1
.L1147:
	ld.w	d15,[a5]2
.L1148:
	insert	d0,d0,d15,#4,#24
.L1149:
	ld.bu	d15,[a5]8
.L1150:
	insert	d0,d0,d15,#3,#1
.L1151:
	st.w	[a4]472,d0
.L526:
	ld.hu	d15,[a5]6
.L1152:
	mov	d0,#2048
.L825:
	jge.u	d15,d0,.L45
.L1153:
	ld.hu	d0,[a5]6
.L1154:
	j	.L46
.L45:
	mov	d0,#2048
.L46:
	mov	d15,#32
.L1155:
	div.u	e0,d0,d15
.L826:
	ld.bu	d15,[a5]
.L1156:
	jeq	d15,#0,.L47
.L1157:
	mov	d2,#0
.L828:
	j	.L48
.L49:
	mul	d15,d2,#4
	addsc.a	a15,a4,d15,#0
.L1158:
	mov	d15,#-1
.L1159:
	st.w	[a15]176,d15
.L1160:
	add	d2,#1
.L48:
	jlt.u	d2,d0,.L49
.L1161:
	mul	d15,d2,#4
	addsc.a	a15,a4,d15,#0
.L1162:
	mov	d15,#0
.L1163:
	st.w	[a15]176,d15
.L532:
	ld.hu	d0,[a5]6
.L827:
	mov	d15,#32
.L1164:
	div	e4,d0,d15
.L829:
	mov	d0,#0
.L830:
	j	.L50
.L51:
	mul	d15,d2,#4
	addsc.a	a15,a4,d15,#0
	mul	d15,d2,#4
	addsc.a	a2,a4,d15,#0
.L1165:
	ld.w	d15,[a2]176
.L1166:
	mov	d1,#1
.L1167:
	sh	d1,d1,d0
.L1168:
	or	d15,d1
	st.w	[a15]176,d15
.L1169:
	add	d0,#1
.L50:
	jlt.u	d0,d5,.L51
.L1170:
	add	d2,#1
.L1171:
	j	.L52
.L53:
	mul	d15,d2,#4
	addsc.a	a15,a4,d15,#0
.L1172:
	mov	d15,#0
.L1173:
	st.w	[a15]176,d15
.L1174:
	add	d2,#1
.L52:
	mov	d15,#64
.L1175:
	jlt.u	d2,d15,.L53
.L47:
	ld.w	d0,[a4]452
.L831:
	ld.bu	d15,[a5]9
.L1176:
	insert	d0,d0,d15,#14,#2
.L1177:
	st.w	[a4]452,d0
.L529:
	j	.L54
.L44:
	mov	d15,#0
.L832:
	mov.u	d0,#65535
.L1178:
	insert	d15,d15,d0,#4,#24
.L1179:
	st.w	[a4]472,d15
.L536:
	mov	d0,#0
.L833:
	j	.L55
.L56:
	mul	d15,d0,#4
	addsc.a	a15,a4,d15,#0
.L1180:
	mov	d15,#-1
.L1181:
	st.w	[a15]176,d15
.L1182:
	add	d0,#1
.L55:
	mov	d15,#64
.L1183:
	jlt.u	d0,d15,.L56
.L538:
	ld.w	d15,[a4]452
.L835:
	mov	d0,#3
.L834:
	insert	d15,d15,d0,#14,#2
.L1184:
	st.w	[a4]452,d15
.L54:
	ret
.L519:
	
__IfxSpu_setupBinRejection_function_end:
	.size	IfxSpu_setupBinRejection,__IfxSpu_setupBinRejection_function_end-IfxSpu_setupBinRejection
.L302:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupCfar',code,cluster('IfxSpu_setupCfar')
	.sect	'.text.IfxSpu.IfxSpu_setupCfar'
	.align	2
	
	.global	IfxSpu_setupCfar
; Function IfxSpu_setupCfar
.L166:
IfxSpu_setupCfar:	.type	func
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1189:
	ld.w	d0,[a15]104
.L836:
	jz.a	a5,.L57
.L1190:
	ld.bu	d15,[a5]
.L1191:
	insert	d0,d0,d15,#29,#3
.L1192:
	ld.bu	d15,[a5]8
.L1193:
	insert	d0,d0,d15,#27,#1
.L1194:
	ld.bu	d15,[a5]9
.L1195:
	insert	d0,d0,d15,#28,#1
.L1196:
	ld.w	d1,[a5]2
.L1197:
	mov	d15,#32
.L1198:
	div.u	e2,d1,d15
.L1199:
	insert	d0,d0,d2,#0,#19
.L1200:
	ld.bu	d15,[a5]6
.L1201:
	insert	d0,d0,d15,#25,#2
.L1202:
	ld.bu	d15,[a5]7
.L1203:
	insert	d0,d0,d15,#19,#6
.L1204:
	j	.L58
.L57:
	mov	d0,#0
.L58:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1205:
	st.w	[a15]104,d0
.L1206:
	ret
.L540:
	
__IfxSpu_setupCfar_function_end:
	.size	IfxSpu_setupCfar,__IfxSpu_setupCfar_function_end-IfxSpu_setupCfar
.L307:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupCfarCA',code,cluster('IfxSpu_setupCfarCA')
	.sect	'.text.IfxSpu.IfxSpu_setupCfarCA'
	.align	2
	
	.global	IfxSpu_setupCfarCA
; Function IfxSpu_setupCfarCA
.L168:
IfxSpu_setupCfarCA:	.type	func
	ld.w	d0,[a4]452
.L837:
	jz.a	a5,.L59
.L1211:
	ld.bu	d15,[a5]
.L1212:
	insert	d0,d0,d15,#0,#2
.L1213:
	ld.bu	d15,[a5]1
.L1214:
	insert	d0,d0,d15,#4,#6
.L1215:
	ld.bu	d15,[a5]2
.L1216:
	insert	d0,d0,d15,#10,#3
.L1217:
	ld.hu	d15,[a5]4
.L1218:
	insert	d0,d0,d15,#16,#16
.L1219:
	j	.L60
.L59:
	mov	d15,#0
.L1220:
	insert	d0,d0,d15,#0,#2
.L1221:
	mov	d15,#0
.L1222:
	insert	d0,d0,d15,#4,#6
.L1223:
	mov	d15,#0
.L1224:
	insert	d0,d0,d15,#10,#3
.L1225:
	mov	d15,#0
.L1226:
	insert	d0,d0,d15,#16,#16
.L60:
	st.w	[a4]452,d0
.L553:
	ld.w	d0,[a4]456
.L838:
	jnz.a	a5,.L61
.L1227:
	mov	d15,#0
.L1228:
	insert	d0,d0,d15,#22,#3
.L1229:
	j	.L62
.L61:
	ld.bu	d15,[a5]
.L1230:
	jne	d15,#0,.L63
.L1231:
	ld.bu	d15,[a5]3
.L1232:
	insert	d0,d0,d15,#22,#3
.L1233:
	j	.L64
.L63:
	ld.bu	d15,[a5]2
.L1234:
	insert	d0,d0,d15,#22,#3
.L64:
.L62:
	st.w	[a4]456,d0
.L554:
	ret
.L548:
	
__IfxSpu_setupCfarCA_function_end:
	.size	IfxSpu_setupCfarCA,__IfxSpu_setupCfarCA_function_end-IfxSpu_setupCfarCA
.L312:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupCfarGOS',code,cluster('IfxSpu_setupCfarGOS')
	.sect	'.text.IfxSpu.IfxSpu_setupCfarGOS'
	.align	2
	
	.global	IfxSpu_setupCfarGOS
; Function IfxSpu_setupCfarGOS
.L170:
IfxSpu_setupCfarGOS:	.type	func
	jz.a	a5,.L65
.L561:
	ld.w	d15,[a4]452
.L839:
	ld.bu	d0,[a5]
.L1239:
	insert	d15,d15,d0,#2,#2
.L1240:
	st.w	[a4]452,d15
.L562:
	ld.w	d0,[a4]456
.L841:
	ld.bu	d15,[a5]1
.L840:
	insert	d0,d0,d15,#0,#6
.L1241:
	ld.bu	d15,[a5]2
.L1242:
	insert	d0,d0,d15,#6,#5
.L1243:
	ld.bu	d15,[a5]3
.L1244:
	insert	d0,d0,d15,#11,#5
.L1245:
	ld.bu	d15,[a5]4
.L1246:
	insert	d0,d0,d15,#16,#6
.L1247:
	st.w	[a4]456,d0
.L564:
	ld.w	d0,[a4]460
.L842:
	ld.hu	d15,[a5]6
.L1248:
	insert	d0,d0,d15,#0,#16
.L1249:
	ld.hu	d1,[a5]8
.L1250:
	mov	d15,#32
.L1251:
	div	e2,d1,d15
.L1252:
	insert	d0,d0,d2,#16,#16
.L1253:
	st.w	[a4]460,d0
.L566:
	j	.L66
.L65:
	ld.w	d15,[a4]452
.L843:
	mov	d0,#0
.L1254:
	insert	d15,d15,d0,#2,#2
.L1255:
	st.w	[a4]452,d15
.L569:
	mov	d15,#0
.L844:
	st.w	[a4]460,d15
.L66:
	ret
.L557:
	
__IfxSpu_setupCfarGOS_function_end:
	.size	IfxSpu_setupCfarGOS,__IfxSpu_setupCfarGOS_function_end-IfxSpu_setupCfarGOS
.L317:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupConfigSequence',code,cluster('IfxSpu_setupConfigSequence')
	.sect	'.text.IfxSpu.IfxSpu_setupConfigSequence'
	.align	2
	
	.global	IfxSpu_setupConfigSequence
; Function IfxSpu_setupConfigSequence
.L172:
IfxSpu_setupConfigSequence:	.type	func
	mov.aa	a12,a4
.L846:
	mov	d8,d5
.L847:
	mov.aa	a15,a5
.L849:
	mov.aa	a4,a12
	call	IfxSpu_getConfigSlot
.L845:
	mov.aa	a13,a2
.L851:
	eq	d9,d8,#0
.L852:
	jne	d9,#0,.L67
.L1260:
	mov.aa	a4,a12
.L853:
	mov	d4,d8
.L854:
	call	IfxSpu_getConfigSlot
.L850:
	mov.d	d8,a2
.L848:
	mov	d4,#1
	mov.aa	a4,a12
.L856:
	call	IfxSpu_getConfigSlot
.L855:
	mov.d	d0,a2
.L1261:
	sub	d8,d0
.L1262:
	j	.L68
.L67:
	mov	d8,#0
.L68:
	ld.w	d0,[a13]492
.L857:
	ld.bu	d1,[a15]
.L1263:
	insert	d0,d0,d1,#2,#3
.L1264:
	ld.bu	d15,[a15]2
.L1265:
	insert	d0,d0,d15,#0,#1
.L1266:
	ld.bu	d15,[a15]1
.L1267:
	insert	d0,d0,d15,#24,#2
.L1268:
	ld.bu	d15,[a15]3
.L1269:
	insert	d0,d0,d15,#26,#1
.L1270:
	ld.bu	d15,[a15]4
.L1271:
	insert	d0,d0,d15,#27,#1
.L1272:
	insert	d15,d0,d8,#5,#19
.L858:
	insert	d15,d15,d9,#31,#1
.L1273:
	st.w	[a13]492,d15
.L581:
	ret
.L571:
	
__IfxSpu_setupConfigSequence_function_end:
	.size	IfxSpu_setupConfigSequence,__IfxSpu_setupConfigSequence_function_end-IfxSpu_setupConfigSequence
.L322:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupFft',code,cluster('IfxSpu_setupFft')
	.sect	'.text.IfxSpu.IfxSpu_setupFft'
	.align	2
	
	.global	IfxSpu_setupFft
; Function IfxSpu_setupFft
.L174:
IfxSpu_setupFft:	.type	func
	jz.a	a5,.L69
.L588:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1278:
	ld.w	d0,[a15]48
.L859:
	ld.bu	d15,[a5]
.L1279:
	jeq	d15,#0,.L70
.L1280:
	mov	d15,#0
.L1281:
	j	.L71
.L70:
	mov	d15,#1
.L71:
	insert	d0,d0,d15,#30,#1
.L1282:
	ld.bu	d15,[a5]1
.L1283:
	insert	d0,d0,d15,#31,#1
.L1284:
	ld.bu	d15,[a5]2
.L1285:
	add	d15,#-3
	extr.u	d15,d15,#0,#8
.L1286:
	insert	d0,d0,d15,#24,#4
.L1287:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1288:
	st.w	[a15]48,d0
.L589:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1289:
	ld.w	d0,[a15]72
.L860:
	ld.bu	d15,[a5]3
.L1290:
	insert	d0,d0,d15,#5,#1
.L1291:
	ld.bu	d15,[a5]5
.L1292:
	insert	d0,d0,d15,#0,#5
.L1293:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1294:
	st.w	[a15]72,d0
.L592:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1295:
	ld.w	d0,[a15]84
.L861:
	ld.bu	d15,[a5]4
.L1296:
	insert	d0,d0,d15,#20,#1
.L1297:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1298:
	st.w	[a15]84,d0
.L595:
	j	.L72
.L69:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1299:
	ld.w	d15,[a15]48
.L862:
	mov	d0,#1
.L1300:
	insert	d15,d15,d0,#30,#1
.L1301:
	mov	d0,#0
.L1302:
	insert	d15,d15,d0,#31,#1
.L1303:
	mov	d0,#0
.L1304:
	insert	d15,d15,d0,#24,#4
.L1305:
	mul	d0,d4,#64
	addsc.a	a15,a4,d0,#0
.L1306:
	st.w	[a15]48,d15
.L598:
	mul	d15,d4,#64
.L863:
	addsc.a	a15,a4,d15,#0
.L1307:
	ld.w	d0,[a15]72
.L864:
	mov	d15,#0
.L1308:
	insert	d0,d0,d15,#5,#1
.L1309:
	mov	d15,#16
.L1310:
	insert	d0,d0,d15,#0,#5
.L1311:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1312:
	st.w	[a15]72,d0
.L600:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1313:
	ld.w	d0,[a15]84
.L865:
	mov	d15,#0
.L1314:
	insert	d0,d0,d15,#20,#1
.L1315:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1316:
	st.w	[a15]84,d0
.L72:
	ret
.L583:
	
__IfxSpu_setupFft_function_end:
	.size	IfxSpu_setupFft,__IfxSpu_setupFft_function_end-IfxSpu_setupFft
.L327:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupFftOutput',code,cluster('IfxSpu_setupFftOutput')
	.sect	'.text.IfxSpu.IfxSpu_setupFftOutput'
	.align	2
	
	.global	IfxSpu_setupFftOutput
; Function IfxSpu_setupFftOutput
.L176:
IfxSpu_setupFftOutput:	.type	func
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1321:
	ld.w	d0,[a15]84
.L866:
	jz.a	a5,.L73
.L1322:
	ld.bu	d15,[a5]
.L1323:
	insert	d0,d0,d15,#19,#1
.L1324:
	ld.w	d1,[a5]2
.L1325:
	mov	d15,#32
.L1326:
	div.u	e2,d1,d15
.L1327:
	insert	d1,d0,d2,#0,#19
.L867:
	mov	d0,#0
.L1328:
	ld.bu	d15,[a5]6
.L1329:
	jeq	d15,#3,.L74
.L1330:
	ld.bu	d15,[a5]6
.L1331:
	jne	d15,#2,.L75
.L74:
	mov	d0,#1
.L75:
	insert	d1,d1,d0,#21,#1
.L1332:
	mov	d0,#0
.L1333:
	ld.bu	d15,[a5]6
.L1334:
	jeq	d15,#1,.L76
.L1335:
	ld.bu	d15,[a5]6
.L1336:
	jeq	d15,#3,.L77
.L1337:
	ld.bu	d15,[a5]6
.L1338:
	jne	d15,#5,.L78
.L77:
.L76:
	mov	d0,#1
.L78:
	insert	d1,d1,d0,#28,#1
.L1339:
	mov	d0,#0
.L1340:
	ld.bu	d15,[a5]6
.L1341:
	jeq	d15,#5,.L79
.L1342:
	ld.bu	d15,[a5]6
.L1343:
	jne	d15,#4,.L80
.L79:
	mov	d0,#1
.L80:
	insert	d1,d1,d0,#29,#1
.L1344:
	ld.hu	d15,[a5]8
.L1345:
	insert	d1,d1,d15,#22,#5
.L1346:
	ld.bu	d15,[a5]10
.L1347:
	insert	d1,d1,d15,#27,#1
.L1348:
	j	.L81
.L73:
	mov	d15,#0
.L1349:
	insert	d0,d0,d15,#19,#1
.L1350:
	insert	d1,d0,#0,#0,#19
.L868:
	mov	d15,#0
.L1351:
	insert	d1,d1,d15,#21,#1
.L1352:
	mov	d15,#0
.L1353:
	insert	d1,d1,d15,#22,#5
.L1354:
	mov	d15,#0
.L1355:
	insert	d1,d1,d15,#27,#1
.L1356:
	mov	d15,#0
.L1357:
	insert	d1,d1,d15,#28,#1
.L1358:
	mov	d15,#0
.L1359:
	insert	d1,d1,d15,#29,#1
.L81:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1360:
	st.w	[a15]84,d1
.L1361:
	ret
.L603:
	
__IfxSpu_setupFftOutput_function_end:
	.size	IfxSpu_setupFftOutput,__IfxSpu_setupFftOutput_function_end-IfxSpu_setupFftOutput
.L332:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupHistogram',code,cluster('IfxSpu_setupHistogram')
	.sect	'.text.IfxSpu.IfxSpu_setupHistogram'
	.align	2
	
	.global	IfxSpu_setupHistogram
; Function IfxSpu_setupHistogram
.L178:
IfxSpu_setupHistogram:	.type	func
	jz.a	a5,.L82
.L614:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1366:
	ld.w	d0,[a15]72
.L869:
	ld.bu	d15,[a5]
.L1367:
	insert	d0,d0,d15,#6,#1
.L1368:
	ld.bu	d15,[a5]1
.L1369:
	insert	d0,d0,d15,#13,#3
.L1370:
	ld.w	d15,[a5]2
	extr.u	d15,d15,#0,#16
.L1371:
	insert	d0,d0,d15,#16,#16
.L1372:
	ld.bu	d15,[a5]10
.L1373:
	insert	d0,d0,d15,#7,#1
.L1374:
	ld.bu	d15,[a5]11
.L1375:
	insert	d0,d0,d15,#8,#3
.L1376:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1377:
	st.w	[a15]72,d0
.L615:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1378:
	ld.w	d0,[a15]76
.L870:
	ld.hu	d15,[a5]6
.L1379:
	insert	d0,d0,d15,#0,#16
.L1380:
	ld.hu	d15,[a5]8
.L1381:
	insert	d0,d0,d15,#16,#16
.L1382:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1383:
	st.w	[a15]76,d0
.L617:
	j	.L83
.L82:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1384:
	ld.w	d0,[a15]72
.L871:
	mov	d15,#0
.L1385:
	insert	d0,d0,d15,#6,#1
.L1386:
	mov	d15,#0
.L1387:
	insert	d0,d0,d15,#13,#3
.L1388:
	mov	d15,#0
.L1389:
	insert	d0,d0,d15,#16,#16
.L1390:
	mov	d15,#0
.L1391:
	insert	d0,d0,d15,#7,#1
.L1392:
	mov	d15,#0
.L1393:
	insert	d0,d0,d15,#8,#3
.L1394:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1395:
	st.w	[a15]72,d0
.L620:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1396:
	ld.w	d0,[a15]76
.L872:
	mov	d15,#0
.L1397:
	insert	d0,d0,d15,#0,#16
.L1398:
	mov.u	d15,#65535
.L1399:
	insert	d0,d0,d15,#16,#16
.L1400:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1401:
	st.w	[a15]76,d0
.L83:
	ret
.L609:
	
__IfxSpu_setupHistogram_function_end:
	.size	IfxSpu_setupHistogram,__IfxSpu_setupHistogram_function_end-IfxSpu_setupHistogram
.L337:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupInput',code,cluster('IfxSpu_setupInput')
	.sect	'.text.IfxSpu.IfxSpu_setupInput'
	.align	2
	
	.global	IfxSpu_setupInput
; Function IfxSpu_setupInput
.L180:
IfxSpu_setupInput:	.type	func
	ld.w	d1,[a4]
.L873:
	ld.bu	d15,[a5]
.L1406:
	insert	d1,d1,d15,#0,#2
.L1407:
	ld.bu	d15,[a5]
.L1408:
	jeq	d15,#3,.L84
.L1409:
	ld.bu	d15,[a5]4
.L1410:
	insert	d1,d1,d15,#31,#1
.L1411:
	ld.bu	d15,[a5]5
.L1412:
	insert	d1,d1,d15,#30,#1
.L1413:
	ld.hu	d15,[a5]10
.L1414:
	add	d15,#-1
	extr.u	d15,d15,#0,#16
.L1415:
	insert	d1,d1,d15,#4,#11
.L1416:
	ld.hu	d15,[a5]6
.L1417:
	add	d15,#-1
	extr.u	d15,d15,#0,#16
.L1418:
	insert	d1,d1,d15,#16,#11
.L1419:
	ld.bu	d15,[a5]8
.L1420:
	add	d15,#-1
	extr.u	d15,d15,#0,#8
.L1421:
	insert	d1,d1,d15,#2,#2
.L628:
	ld.w	d0,[a4]4
.L875:
	ld.bu	d15,[a5]14
.L1422:
	insert	d0,d0,d15,#24,#1
.L1423:
	ld.w	d2,[a5]16
.L1424:
	mov	d15,#32
.L1425:
	div.u	e2,d2,d15
.L1426:
	insert	d15,d0,d2,#0,#19
.L876:
	ld.bu	d0,[a5]20
.L1427:
	insert	d15,d15,d0,#25,#1
.L1428:
	st.w	[a4]4,d15
.L629:
	ld.w	d0,[a4]40
.L878:
	ld.bu	d15,[a5]12
.L877:
	insert	d0,d0,d15,#1,#1
.L1429:
	ld.bu	d15,[a5]13
.L1430:
	insert	d0,d0,d15,#2,#11
.L1431:
	ld.bu	d15,[a5]22
.L1432:
	insert	d0,d0,d15,#0,#1
.L1433:
	ld.bu	d15,[a5]23
.L1434:
	insert	d0,d0,d15,#13,#1
.L1435:
	ld.bu	d15,[a5]25
.L1436:
	insert	d0,d0,d15,#15,#1
.L1437:
	ld.bu	d15,[a5]24
.L1438:
	insert	d0,d0,d15,#14,#1
.L1439:
	st.w	[a4]40,d0
.L84:
	st.w	[a4],d1
.L634:
	ld.w	d0,[a4]8
.L879:
	ld.bu	d15,[a5]28
.L1440:
	insert	d0,d0,d15,#19,#3
.L1441:
	ld.w	d1,[a5]30
.L874:
	mov	d15,#32
.L1442:
	div.u	e2,d1,d15
.L1443:
	insert	d15,d0,d2,#0,#19
.L880:
	ld.bu	d0,[a5]52
.L1444:
	insert	d15,d15,d0,#22,#1
.L1445:
	ld.bu	d0,[a5]53
.L1446:
	insert	d15,d15,d0,#31,#1
.L1447:
	ld.bu	d0,[a5]54
.L1448:
	add	d0,#-1
	extr.u	d0,d0,#0,#8
.L1449:
	insert	d15,d15,d0,#28,#3
.L1450:
	ld.bu	d0,[a5]55
.L1451:
	insert	d15,d15,d0,#24,#3
.L1452:
	st.w	[a4]8,d15
.L635:
	ld.w	d15,[a4]12
.L881:
	ld.w	d0,[a5]34
.L1453:
	insert	d15,d15,d0,#0,#24
.L1454:
	st.w	[a4]12,d15
.L638:
	ld.w	d15,[a4]16
.L882:
	ld.w	d0,[a5]38
.L1455:
	insert	d15,d15,d0,#0,#24
.L1456:
	st.w	[a4]16,d15
.L641:
	ld.w	d15,[a4]20
.L883:
	ld.w	d0,[a5]42
.L1457:
	insert	d15,d15,d0,#0,#24
.L1458:
	st.w	[a4]20,d15
.L644:
	ld.w	d15,[a4]24
.L884:
	ld.hu	d0,[a5]46
.L1459:
	add	d0,#-1
	extr.u	d0,d0,#0,#16
.L1460:
	insert	d15,d15,d0,#0,#13
.L1461:
	ld.hu	d0,[a5]48
.L1462:
	add	d0,#-1
	extr.u	d0,d0,#0,#16
.L1463:
	insert	d15,d15,d0,#16,#13
.L1464:
	st.w	[a4]24,d15
.L647:
	ld.w	d15,[a4]28
.L885:
	ld.hu	d0,[a5]50
.L1465:
	add	d0,#-1
	extr.u	d0,d0,#0,#16
.L1466:
	insert	d15,d15,d0,#0,#13
.L1467:
	st.w	[a4]28,d15
.L650:
	ret
.L623:
	
__IfxSpu_setupInput_function_end:
	.size	IfxSpu_setupInput,__IfxSpu_setupInput_function_end-IfxSpu_setupInput
.L342:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupLocalMax',code,cluster('IfxSpu_setupLocalMax')
	.sect	'.text.IfxSpu.IfxSpu_setupLocalMax'
	.align	2
	
	.global	IfxSpu_setupLocalMax
; Function IfxSpu_setupLocalMax
.L182:
IfxSpu_setupLocalMax:	.type	func
	mov	d15,#0
.L886:
	jz.a	a5,.L85
.L1472:
	ld.w	d0,[a4]476
.L887:
	ld.bu	d15,[a5]1
.L1473:
	insert	d0,d0,d15,#4,#2
.L1474:
	ld.bu	d15,[a5]2
.L1475:
	insert	d0,d0,d15,#2,#2
.L1476:
	ld.bu	d15,[a5]
.L1477:
	insert	d0,d0,d15,#0,#2
.L1478:
	ld.bu	d15,[a5]8
.L1479:
	insert	d0,d0,d15,#7,#1
.L1480:
	ld.w	d15,[a5]4
.L1481:
	insert	d15,d0,d15,#8,#24
.L85:
	st.w	[a4]476,d15
.L1482:
	ret
.L652:
	
__IfxSpu_setupLocalMax_function_end:
	.size	IfxSpu_setupLocalMax,__IfxSpu_setupLocalMax_function_end-IfxSpu_setupLocalMax
.L347:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupMagnitude',code,cluster('IfxSpu_setupMagnitude')
	.sect	'.text.IfxSpu.IfxSpu_setupMagnitude'
	.align	2
	
	.global	IfxSpu_setupMagnitude
; Function IfxSpu_setupMagnitude
.L184:
IfxSpu_setupMagnitude:	.type	func
	jz.a	a5,.L86
.L662:
	mov	d15,#0
.L888:
	ld.hu	d0,[a5]0
.L1487:
	insert	d15,d15,d0,#0,#16
.L1488:
	ld.hu	d0,[a5]2
.L1489:
	insert	d15,d15,d0,#16,#16
.L1490:
	st.w	[a4]432,d15
.L663:
	j	.L87
.L86:
	mov	d15,#-1
.L1491:
	st.w	[a4]432,d15
.L87:
	ret
.L658:
	
__IfxSpu_setupMagnitude_function_end:
	.size	IfxSpu_setupMagnitude,__IfxSpu_setupMagnitude_function_end-IfxSpu_setupMagnitude
.L352:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupMath1',code,cluster('IfxSpu_setupMath1')
	.sect	'.text.IfxSpu.IfxSpu_setupMath1'
	.align	2
	
	.global	IfxSpu_setupMath1
; Function IfxSpu_setupMath1
.L186:
IfxSpu_setupMath1:	.type	func
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1496:
	ld.w	d0,[a15]48
.L889:
	ld.bu	d15,[a5]1
.L1497:
	insert	d0,d0,d15,#0,#8
.L1498:
	ld.bu	d15,[a5]2
.L1499:
	insert	d0,d0,d15,#8,#8
.L1500:
	ld.bu	d15,[a5]
.L1501:
	insert	d0,d0,d15,#16,#6
.L1502:
	ld.bu	d15,[a5]28
.L1503:
	insert	d0,d0,d15,#22,#2
.L1504:
	ld.bu	d15,[a5]9
.L1505:
	insert	d0,d0,d15,#28,#2
.L1506:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1507:
	st.w	[a15]48,d0
.L671:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1508:
	ld.w	d15,[a15]52
.L891:
	ld.hu	d0,[a5]10
.L890:
	insert	d15,d15,d0,#0,#16
.L1509:
	ld.hu	d0,[a5]4
.L1510:
	insert	d15,d15,d0,#16,#13
.L1511:
	ld.bu	d0,[a5]8
.L1512:
	insert	d15,d15,d0,#31,#1
.L1513:
	mul	d0,d4,#64
	addsc.a	a15,a4,d0,#0
.L1514:
	st.w	[a15]52,d15
.L673:
	mov	d0,#0
.L892:
	j	.L88
.L89:
	mul	d1,d0,#2
.L1515:
	mul	d15,d1,#2
	addsc.a	a15,a5,d15,#0
	ld.hu	d1,[a15]12
.L893:
	insert	d2,d2,d1,#0,#16
.L1516:
	mul	d15,d0,#2
.L1517:
	add	d15,#1
.L1518:
	mul	d15,d15,#2
	addsc.a	a15,a5,d15,#0
	ld.hu	d15,[a15]12
.L1519:
	insert	d2,d2,d15,#16,#16
.L1520:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1521:
	mul	d15,d0,#4
	addsc.a	a15,a15,d15,#0
.L1522:
	st.w	[a15]56,d2
.L677:
	add	d0,#1
.L88:
	jlt.u	d0,#4,.L89
.L1523:
	ret
.L666:
	
__IfxSpu_setupMath1_function_end:
	.size	IfxSpu_setupMath1,__IfxSpu_setupMath1_function_end-IfxSpu_setupMath1
.L357:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupNci',code,cluster('IfxSpu_setupNci')
	.sect	'.text.IfxSpu.IfxSpu_setupNci'
	.align	2
	
	.global	IfxSpu_setupNci
; Function IfxSpu_setupNci
.L188:
IfxSpu_setupNci:	.type	func
	mov	d0,#0
.L894:
	jz.a	a5,.L90
.L1528:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1529:
	ld.w	d0,[a15]88
.L1530:
	ld.bu	d15,[a5]
.L1531:
	insert	d0,d0,d15,#19,#1
.L1532:
	ld.w	d1,[a5]2
.L1533:
	mov	d15,#32
.L1534:
	div.u	e2,d1,d15
.L1535:
	insert	d0,d0,d2,#0,#19
.L1536:
	ld.bu	d15,[a5]6
.L1537:
	insert	d0,d0,d15,#20,#2
.L1538:
	ld.bu	d15,[a5]7
.L1539:
	insert	d0,d0,d15,#22,#2
.L90:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1540:
	st.w	[a15]88,d0
.L1541:
	ret
.L680:
	
__IfxSpu_setupNci_function_end:
	.size	IfxSpu_setupNci,__IfxSpu_setupNci_function_end-IfxSpu_setupNci
.L362:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupNciWeights',code,cluster('IfxSpu_setupNciWeights')
	.sect	'.text.IfxSpu.IfxSpu_setupNciWeights'
	.align	2
	
	.global	IfxSpu_setupNciWeights
; Function IfxSpu_setupNciWeights
.L190:
IfxSpu_setupNciWeights:	.type	func
	ld.w	d15,[a4]436
.L895:
	ld.w	d0,[a4]440
.L896:
	ld.w	d1,[a4]444
.L897:
	ld.w	d2,[a4]448
.L898:
	jz.a	a5,.L91
.L1546:
	ld.hu	d3,[a5]0
.L1547:
	insert	d15,d15,d3,#0,#16
.L1548:
	ld.hu	d3,[a5]2
.L1549:
	insert	d15,d15,d3,#16,#16
.L1550:
	ld.hu	d3,[a5]4
.L1551:
	insert	d0,d0,d3,#0,#16
.L1552:
	ld.hu	d3,[a5]6
.L1553:
	insert	d0,d0,d3,#16,#16
.L1554:
	ld.hu	d3,[a5]8
.L1555:
	insert	d1,d1,d3,#0,#16
.L1556:
	ld.hu	d3,[a5]10
.L1557:
	insert	d1,d1,d3,#16,#16
.L1558:
	ld.hu	d3,[a5]12
.L1559:
	insert	d2,d2,d3,#0,#16
.L1560:
	ld.hu	d3,[a5]14
.L1561:
	insert	d2,d2,d3,#16,#16
.L1562:
	j	.L92
.L91:
	mov	d15,#-1
.L1563:
	mov	d0,#-1
.L1564:
	mov	d1,#-1
.L1565:
	mov	d2,#-1
.L92:
	st.w	[a4]436,d15
.L1566:
	st.w	[a4]440,d0
.L1567:
	st.w	[a4]444,d1
.L1568:
	st.w	[a4]448,d2
.L1569:
	ret
.L687:
	
__IfxSpu_setupNciWeights_function_end:
	.size	IfxSpu_setupNciWeights,__IfxSpu_setupNciWeights_function_end-IfxSpu_setupNciWeights
.L367:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupPowerChannel',code,cluster('IfxSpu_setupPowerChannel')
	.sect	'.text.IfxSpu.IfxSpu_setupPowerChannel'
	.align	2
	
	.global	IfxSpu_setupPowerChannel
; Function IfxSpu_setupPowerChannel
.L192:
IfxSpu_setupPowerChannel:	.type	func
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1574:
	ld.w	d0,[a15]100
.L899:
	jz.a	a5,.L93
.L1575:
	ld.bu	d15,[a5]
.L1576:
	insert	d0,d0,d15,#31,#1
.L1577:
	ld.w	d1,[a5]2
.L1578:
	mov	d15,#32
.L1579:
	div.u	e2,d1,d15
.L1580:
	insert	d0,d0,d2,#0,#19
.L1581:
	j	.L94
.L93:
	mov	d15,#0
.L1582:
	insert	d0,d0,d15,#31,#1
.L1583:
	insert	d0,d0,#0,#0,#19
.L94:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1584:
	st.w	[a15]100,d0
.L1585:
	ret
.L699:
	
__IfxSpu_setupPowerChannel_function_end:
	.size	IfxSpu_setupPowerChannel,__IfxSpu_setupPowerChannel_function_end-IfxSpu_setupPowerChannel
.L372:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupSidebandStatistics',code,cluster('IfxSpu_setupSidebandStatistics')
	.sect	'.text.IfxSpu.IfxSpu_setupSidebandStatistics'
	.align	2
	
	.global	IfxSpu_setupSidebandStatistics
; Function IfxSpu_setupSidebandStatistics
.L194:
IfxSpu_setupSidebandStatistics:	.type	func
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1590:
	ld.w	d0,[a15]108
.L900:
	jz.a	a5,.L95
.L1591:
	ld.bu	d15,[a5]
.L1592:
	insert	d0,d0,d15,#31,#1
.L1593:
	ld.w	d1,[a5]2
.L1594:
	mov	d15,#32
.L1595:
	div.u	e2,d1,d15
.L1596:
	insert	d0,d0,d2,#0,#19
.L1597:
	j	.L96
.L95:
	mov	d15,#0
.L1598:
	insert	d0,d0,d15,#31,#1
.L1599:
	insert	d0,d0,#0,#0,#19
.L96:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1600:
	st.w	[a15]108,d0
.L1601:
	ret
.L706:
	
__IfxSpu_setupSidebandStatistics_function_end:
	.size	IfxSpu_setupSidebandStatistics,__IfxSpu_setupSidebandStatistics_function_end-IfxSpu_setupSidebandStatistics
.L377:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupSummation',code,cluster('IfxSpu_setupSummation')
	.sect	'.text.IfxSpu.IfxSpu_setupSummation'
	.align	2
	
	.global	IfxSpu_setupSummation
; Function IfxSpu_setupSummation
.L196:
IfxSpu_setupSummation:	.type	func
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1606:
	ld.w	d0,[a15]92
.L901:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1607:
	ld.w	d5,[a15]96
.L902:
	jz.a	a5,.L97
.L1608:
	ld.w	d1,[a5]
.L1609:
	mov	d15,#32
.L1610:
	div.u	e2,d1,d15
.L1611:
	insert	d0,d0,d2,#0,#19
.L1612:
	ld.bu	d15,[a5]4
.L1613:
	insert	d0,d0,d15,#20,#2
.L1614:
	ld.bu	d15,[a5]5
.L1615:
	insert	d0,d0,d15,#22,#1
.L1616:
	ld.bu	d15,[a5]6
.L1617:
	insert	d0,d0,d15,#23,#8
.L1618:
	ld.bu	d15,[a5]8
.L1619:
	insert	d5,d5,d15,#21,#1
.L1620:
	ld.bu	d15,[a5]7
.L1621:
	insert	d5,d5,d15,#19,#2
.L1622:
	j	.L98
.L97:
	insert	d0,d0,#0,#0,#19
.L1623:
	mov	d15,#0
.L1624:
	insert	d0,d0,d15,#20,#2
.L1625:
	mov	d15,#0
.L1626:
	insert	d0,d0,d15,#22,#1
.L1627:
	mov	d15,#0
.L1628:
	insert	d0,d0,d15,#23,#8
.L1629:
	mov	d15,#0
.L1630:
	insert	d5,d5,d15,#21,#1
.L1631:
	mov	d15,#0
.L1632:
	insert	d5,d5,d15,#19,#2
.L98:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1633:
	st.w	[a15]92,d0
.L1634:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1635:
	st.w	[a15]96,d5
.L1636:
	ret
.L713:
	
__IfxSpu_setupSummation_function_end:
	.size	IfxSpu_setupSummation,__IfxSpu_setupSummation_function_end-IfxSpu_setupSummation
.L382:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_swTrigger',code,cluster('IfxSpu_swTrigger')
	.sect	'.text.IfxSpu.IfxSpu_swTrigger'
	.align	2
	
	.global	IfxSpu_swTrigger
; Function IfxSpu_swTrigger
.L198:
IfxSpu_swTrigger:	.type	func
	ld.w	d15,[a4]540
.L903:
	mov	d0,#6
.L1641:
	insert	d15,d15,d0,#2,#3
.L1642:
	mov	d0,#1
.L1643:
	insert	d15,d15,d0,#0,#1
.L1644:
	st.w	[a4]540,d15
.L1645:
	ret
.L722:
	
__IfxSpu_swTrigger_function_end:
	.size	IfxSpu_swTrigger,__IfxSpu_swTrigger_function_end-IfxSpu_swTrigger
.L387:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_crc32single',code,cluster('IfxSpu_crc32single')
	.sect	'.text.IfxSpu.IfxSpu_crc32single'
	.align	2
	
; Function IfxSpu_crc32single
.L200:
IfxSpu_crc32single:	.type	func
	sub.a	a10,#8
.L904:
	st.w	[a10],d4
.L1814:
	lea	a15,[a10]0
.L906:
	mov	d0,#0
.L907:
	j	.L99
.L100:
	rsub	d15,d0,#3
.L1815:
	addsc.a	a2,a15,d15,#0
	ld.bu	d15,[a2]
.L1816:
	movh.a	a2,#@his(IfxSpu_reflect8)
	lea	a2,[a2]@los(IfxSpu_reflect8)
.L1817:
	addsc.a	a2,a2,d15,#0
	ld.bu	d15,[a2]
.L1818:
	sh	d15,d15,#24
.L908:
	xor	d15,d5
.L1819:
	sh	d5,d15,#8
.L905:
	sh	d15,d15,#-24
.L909:
	mul	d15,d15,#4
.L1820:
	movh.a	a2,#@his(IfxSpu_crcTable)
	lea	a2,[a2]@los(IfxSpu_crcTable)
.L1821:
	addsc.a	a2,a2,d15,#0
	ld.w	d15,[a2]
.L910:
	xor	d5,d15
.L1822:
	add	d0,#1
.L99:
	jlt	d0,#4,.L100
.L1823:
	mov	d2,d5
.L911:
	j	.L101
.L101:
	ret
.L761:
	
__IfxSpu_crc32single_function_end:
	.size	IfxSpu_crc32single,__IfxSpu_crc32single_function_end-IfxSpu_crc32single
.L427:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_crc32final',code,cluster('IfxSpu_crc32final')
	.sect	'.text.IfxSpu.IfxSpu_crc32final'
	.align	2
	
; Function IfxSpu_crc32final
.L202:
IfxSpu_crc32final:	.type	func
	sub.a	a10,#8
.L912:
	st.w	[a10],d4
.L1828:
	lea	a15,[a10]4
.L913:
	lea	a2,[a10]0
.L915:
	ld.bu	d15,[a10]3
.L1829:
	movh.a	a4,#@his(IfxSpu_reflect8)
	lea	a4,[a4]@los(IfxSpu_reflect8)
.L1830:
	addsc.a	a4,a4,d15,#0
	ld.bu	d15,[a4]
.L1831:
	st.b	[a15],d15
.L1832:
	ld.bu	d15,[a10]2
.L1833:
	movh.a	a15,#@his(IfxSpu_reflect8)
.L914:
	lea	a15,[a15]@los(IfxSpu_reflect8)
.L1834:
	addsc.a	a15,a15,d15,#0
	ld.bu	d15,[a15]
.L1835:
	st.b	[a10]5,d15
.L1836:
	ld.bu	d15,[a10]1
.L1837:
	movh.a	a15,#@his(IfxSpu_reflect8)
	lea	a15,[a15]@los(IfxSpu_reflect8)
.L1838:
	addsc.a	a15,a15,d15,#0
	ld.bu	d15,[a15]
.L1839:
	st.b	[a10]6,d15
.L1840:
	ld.bu	d15,[a2]
.L1841:
	movh.a	a15,#@his(IfxSpu_reflect8)
	lea	a15,[a15]@los(IfxSpu_reflect8)
.L1842:
	addsc.a	a15,a15,d15,#0
	ld.bu	d15,[a15]
.L1843:
	st.b	[a10]7,d15
.L1844:
	ld.w	d15,[a10]4
.L1845:
	mov	d2,#-1
.L1846:
	xor	d2,d15
.L1847:
	j	.L102
.L102:
	ret
.L769:
	
__IfxSpu_crc32final_function_end:
	.size	IfxSpu_crc32final,__IfxSpu_crc32final_function_end-IfxSpu_crc32final
.L432:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_crc32calculate',code,cluster('IfxSpu_crc32calculate')
	.sect	'.text.IfxSpu.IfxSpu_crc32calculate'
	.align	2
	
; Function IfxSpu_crc32calculate
.L204:
IfxSpu_crc32calculate:	.type	func
	mov.aa	a15,a4
.L916:
	mov	d8,d4
.L917:
	mov	d5,#-1
.L918:
	mov	d9,#0
.L920:
	j	.L103
.L104:
	mul	d15,d9,#4
	addsc.a	a2,a15,d15,#0
	ld.w	d4,[a2]
.L1852:
	call	IfxSpu_crc32single
.L919:
	mov	d5,d2
.L921:
	add	d9,#1
.L103:
	jlt.u	d9,d8,.L104
.L1853:
	mov	d4,d5
.L923:
	call	IfxSpu_crc32final
.L922:
	j	.L105
.L105:
	ret
.L774:
	
__IfxSpu_crc32calculate_function_end:
	.size	IfxSpu_crc32calculate,__IfxSpu_crc32calculate_function_end-IfxSpu_crc32calculate
.L437:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_calculateRegisterCrc',code,cluster('IfxSpu_calculateRegisterCrc')
	.sect	'.text.IfxSpu.IfxSpu_calculateRegisterCrc'
	.align	2
	
	.global	IfxSpu_calculateRegisterCrc
; Function IfxSpu_calculateRegisterCrc
.L206:
IfxSpu_calculateRegisterCrc:	.type	func
	lea	a10,[a10]-512
.L924:
	mov	d4,#124
.L926:
	lea	a15,[a10]0
.L928:
	mov	d0,#0
.L929:
	j	.L106
.L107:
	mul	d15,d0,#4
	addsc.a	a2,a15,d15,#0
.L1650:
	mul	d15,d0,#4
	addsc.a	a5,a4,d15,#0
	ld.w	d1,[a5]
.L1651:
	st.w	[a2],d1
.L1652:
	add	d0,#1
.L106:
	jlt.u	d0,d4,.L107
.L1653:
	mov	d15,#0
.L1654:
	st.w	[a10]80,d15
.L1655:
	mov	d15,#0
.L1656:
	st.w	[a10]144,d15
.L1657:
	mov	d15,#0
.L1658:
	st.w	[a10]32,d15
.L1659:
	mov	d15,#0
.L1660:
	st.w	[a10]36,d15
.L1661:
	mov	d15,#0
.L1662:
	st.w	[a10]480,d15
.L1663:
	mov	d15,#0
.L1664:
	st.w	[a10]484,d15
.L1665:
	mov	d15,#0
.L1666:
	st.w	[a10]488,d15
.L1667:
	ld.bu	d15,[a10]1
.L1668:
	insert	d15,d15,#0,#7,#1
	st.b	[a10]1,d15
.L1669:
	ld.bu	d15,[a10]3
.L1670:
	insert	d15,d15,#0,#3,#3
	st.b	[a10]3,d15
.L1671:
	ld.bu	d15,[a10]6
.L1672:
	insert	d15,d15,#0,#3,#5
	st.b	[a10]6,d15
.L1673:
	ld.bu	d15,[a10]7
.L1674:
	insert	d15,d15,#0,#2,#6
	st.b	[a10]7,d15
.L1675:
	ld.bu	d15,[a10]23
.L1676:
	insert	d15,d15,#0,#0,#8
	st.b	[a10]23,d15
.L1677:
	ld.w	d15,[a10]28
.L1678:
	insert	d15,d15,#0,#13,#19
	st.w	[a10]28,d15
.L1679:
	ld.bu	d15,[a10]10
.L1680:
	insert	d15,d15,#0,#7,#1
	st.b	[a10]10,d15
.L1681:
	ld.bu	d15,[a10]11
.L1682:
	insert	d15,d15,#0,#3,#1
	st.b	[a10]11,d15
.L1683:
	ld.bu	d15,[a10]15
.L1684:
	insert	d15,d15,#0,#0,#8
	st.b	[a10]15,d15
.L1685:
	ld.bu	d15,[a10]25
.L1686:
	insert	d15,d15,#0,#5,#3
	st.b	[a10]25,d15
.L1687:
	ld.bu	d15,[a10]27
.L1688:
	insert	d15,d15,#0,#5,#3
	st.b	[a10]27,d15
.L1689:
	ld.bu	d15,[a10]19
.L1690:
	insert	d15,d15,#0,#0,#8
	st.b	[a10]19,d15
.L1691:
	ld.bu	d15,[a10]43
.L1692:
	insert	d15,d15,#0,#3,#5
	st.b	[a10]43,d15
.L1693:
	ld.hu	d15,[a10]42
.L1694:
	insert	d15,d15,#0,#0,#11
	st.h	[a10]42,d15
.L1695:
	ld.bu	d15,[a10]40
.L1696:
	insert	d15,d15,#0,#0,#1
	st.b	[a10]40,d15
.L1697:
	ld.w	d15,[a10]44
.L1698:
	and	d15,#63
	st.w	[a10]44,d15
.L1699:
	mov	d0,#0
.L1700:
	j	.L108
.L109:
	mul	d15,d0,#64
	addsc.a	a15,a10,d15,#0
	mul	d15,d0,#64
	addsc.a	a2,a10,d15,#0
.L1701:
	ld.bu	d15,[a2]55
.L1702:
	insert	d15,d15,#0,#5,#2
	st.b	[a15]55,d15
.L1703:
	mul	d15,d0,#64
	addsc.a	a15,a10,d15,#0
	mul	d15,d0,#64
	addsc.a	a2,a10,d15,#0
.L1704:
	ld.bu	d15,[a2]73
.L1705:
	insert	d15,d15,#0,#3,#2
	st.b	[a15]73,d15
.L1706:
	mul	d15,d0,#64
	addsc.a	a15,a10,d15,#0
	mul	d15,d0,#64
	addsc.a	a2,a10,d15,#0
.L1707:
	ld.bu	d15,[a2]87
.L1708:
	insert	d15,d15,#0,#6,#2
	st.b	[a15]87,d15
.L1709:
	mul	d15,d0,#64
	addsc.a	a15,a10,d15,#0
	mul	d15,d0,#64
	addsc.a	a2,a10,d15,#0
.L1710:
	ld.bu	d15,[a2]91
.L1711:
	insert	d15,d15,#0,#0,#8
	st.b	[a15]91,d15
.L1712:
	mul	d15,d0,#64
	addsc.a	a15,a10,d15,#0
	mul	d15,d0,#64
	addsc.a	a2,a10,d15,#0
.L1713:
	ld.bu	d15,[a2]95
.L1714:
	insert	d15,d15,#0,#7,#1
	st.b	[a15]95,d15
.L1715:
	mul	d15,d0,#64
	addsc.a	a15,a10,d15,#0
	mul	d15,d0,#64
	addsc.a	a2,a10,d15,#0
.L1716:
	ld.hu	d15,[a2]98
.L1717:
	insert	d15,d15,#0,#6,#10
	st.h	[a15]98,d15
.L1718:
	mul	d15,d0,#64
	addsc.a	a15,a10,d15,#0
	mul	d15,d0,#64
	addsc.a	a2,a10,d15,#0
.L1719:
	ld.hu	d15,[a2]102
.L1720:
	insert	d15,d15,#0,#3,#12
	st.h	[a15]102,d15
.L1721:
	mul	d15,d0,#64
	addsc.a	a15,a10,d15,#0
	mul	d15,d0,#64
	addsc.a	a2,a10,d15,#0
.L1722:
	ld.hu	d15,[a2]110
.L1723:
	insert	d15,d15,#0,#3,#12
	st.h	[a15]110,d15
.L1724:
	add	d0,#1
.L108:
	jlt.u	d0,#2,.L109
.L1725:
	ld.bu	d15,[a10]453
.L1726:
	insert	d15,d15,#0,#5,#1
	st.b	[a10]453,d15
.L1727:
	ld.bu	d15,[a10]459
.L1728:
	insert	d15,d15,#0,#1,#7
	st.b	[a10]459,d15
.L1729:
	ld.bu	d15,[a10]475
.L1730:
	insert	d15,d15,#0,#4,#4
	st.b	[a10]475,d15
.L1731:
	ld.bu	d15,[a10]492
.L1732:
	insert	d15,d15,#0,#0,#1
	st.b	[a10]492,d15
.L1733:
	ld.bu	d15,[a10]492
.L1734:
	insert	d15,d15,#0,#1,#1
	st.b	[a10]492,d15
.L1735:
	ld.bu	d15,[a10]495
.L1736:
	insert	d15,d15,#0,#4,#3
	st.b	[a10]495,d15
.L1737:
	lea	a4,[a10]0
.L925:
	call	IfxSpu_crc32calculate
.L927:
	j	.L110
.L110:
	ret
.L725:
	
__IfxSpu_calculateRegisterCrc_function_end:
	.size	IfxSpu_calculateRegisterCrc,__IfxSpu_calculateRegisterCrc_function_end-IfxSpu_calculateRegisterCrc
.L392:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_writeConfigSlot',code,cluster('IfxSpu_writeConfigSlot')
	.sect	'.text.IfxSpu.IfxSpu_writeConfigSlot'
	.align	2
	
	.global	IfxSpu_writeConfigSlot
; Function IfxSpu_writeConfigSlot
.L208:
IfxSpu_writeConfigSlot:	.type	func
	mov.aa	a15,a5
.L931:
	call	IfxSpu_getConfigSlot
.L930:
	mov.aa	a4,a2
.L932:
	lea	a5,[a2]492
.L933:
	j	.L111
.L112:
	ld.w	d15,[a15]
.L1742:
	st.w	[a4],d15
.L1743:
	add.a	a15,#4
.L1744:
	add.a	a4,#4
.L111:
	ge.a	d15,a5,a4
.L1745:
	jne	d15,#0,.L112
.L1746:
	ld.bu	d15,[a2]492
.L1747:
	insert	d15,d15,#0,#1,#1
	st.b	[a2]492,d15
.L1748:
	ret
.L733:
	
__IfxSpu_writeConfigSlot_function_end:
	.size	IfxSpu_writeConfigSlot,__IfxSpu_writeConfigSlot_function_end-IfxSpu_writeConfigSlot
.L397:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_setupLog2PowerSummation',code,cluster('IfxSpu_setupLog2PowerSummation')
	.sect	'.text.IfxSpu.IfxSpu_setupLog2PowerSummation'
	.align	2
	
	.global	IfxSpu_setupLog2PowerSummation
; Function IfxSpu_setupLog2PowerSummation
.L210:
IfxSpu_setupLog2PowerSummation:	.type	func
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1753:
	ld.w	d0,[a15]92
.L934:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1754:
	ld.w	d1,[a15]96
.L935:
	jz.a	a5,.L113
.L1755:
	ld.w	d2,[a5]2
.L1756:
	mov	d15,#32
.L1757:
	div.u	e2,d2,d15
.L1758:
	insert	d1,d1,d2,#0,#19
.L1759:
	ld.bu	d15,[a5]
.L1760:
	insert	d0,d0,d15,#19,#1
.L1761:
	j	.L114
.L113:
	insert	d1,d1,#0,#0,#19
.L1762:
	mov	d15,#0
.L1763:
	insert	d0,d0,d15,#19,#1
.L114:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1764:
	st.w	[a15]92,d0
.L1765:
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1766:
	st.w	[a15]96,d1
.L1767:
	ret
.L742:
	
__IfxSpu_setupLog2PowerSummation_function_end:
	.size	IfxSpu_setupLog2PowerSummation,__IfxSpu_setupLog2PowerSummation_function_end-IfxSpu_setupLog2PowerSummation
.L402:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_enableModule',code,cluster('IfxSpu_enableModule')
	.sect	'.text.IfxSpu.IfxSpu_enableModule'
	.align	2
	
	.global	IfxSpu_enableModule
; Function IfxSpu_enableModule
.L212:
IfxSpu_enableModule:	.type	func
	ld.bu	d15,[a4]
.L1772:
	jz.t	d15:1,.L115
.L1773:
	ld.bu	d15,[a4]
.L1774:
	insert	d15,d15,#0,#0,#1
	st.b	[a4],d15
.L1775:
	j	.L116
.L117:
.L116:
	ld.bu	d15,[a4]
.L1776:
	jnz.t	d15:1,.L117
.L115:
	ret
.L749:
	
__IfxSpu_enableModule_function_end:
	.size	IfxSpu_enableModule,__IfxSpu_enableModule_function_end-IfxSpu_enableModule
.L407:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_resetModule',code,cluster('IfxSpu_resetModule')
	.sect	'.text.IfxSpu.IfxSpu_resetModule'
	.align	2
	
	.global	IfxSpu_resetModule
; Function IfxSpu_resetModule
.L214:
IfxSpu_resetModule:	.type	func
	ld.bu	d15,[a4]2040
.L1781:
	or	d15,#1
	st.b	[a4]2040,d15
.L1782:
	ld.bu	d15,[a4]2036
.L1783:
	or	d15,#1
	st.b	[a4]2036,d15
.L1784:
	j	.L118
.L119:
.L118:
	ld.bu	d15,[a4]2036
.L1785:
	jz.t	d15:1,.L119
.L1786:
	ld.bu	d15,[a4]2044
.L1787:
	or	d15,#1
	st.b	[a4]2044,d15
.L1788:
	ret
.L751:
	
__IfxSpu_resetModule_function_end:
	.size	IfxSpu_resetModule,__IfxSpu_resetModule_function_end-IfxSpu_resetModule
.L412:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_waitReload',code,cluster('IfxSpu_waitReload')
	.sect	'.text.IfxSpu.IfxSpu_waitReload'
	.align	2
	
	.global	IfxSpu_waitReload
; Function IfxSpu_waitReload
.L216:
IfxSpu_waitReload:	.type	func
	j	.L120
.L121:
.L120:
	ld.bu	d15,[a4]540
	extr.u	d15,d15,#2,#3
.L1793:
	jeq	d15,#5,.L121
.L1794:
	ret
.L753:
	
__IfxSpu_waitReload_function_end:
	.size	IfxSpu_waitReload,__IfxSpu_waitReload_function_end-IfxSpu_waitReload
.L417:
	; End of function
	
	.sdecl	'.text.IfxSpu.IfxSpu_getFftOutputFormat',code,cluster('IfxSpu_getFftOutputFormat')
	.sect	'.text.IfxSpu.IfxSpu_getFftOutputFormat'
	.align	2
	
	.global	IfxSpu_getFftOutputFormat
; Function IfxSpu_getFftOutputFormat
.L218:
IfxSpu_getFftOutputFormat:	.type	func
	mul	d15,d4,#64
	addsc.a	a15,a4,d15,#0
.L1799:
	ld.w	d0,[a15]84
.L936:
	extr.u	d15,d0,#24,#8
.L1800:
	jz.t	d15:5,.L122
.L1801:
	extr.u	d15,d0,#24,#8
.L1802:
	jz.t	d15:4,.L123
.L1803:
	mov	d2,#5
.L937:
	j	.L124
.L123:
	mov	d2,#4
.L124:
	j	.L125
.L122:
	extr.u	d15,d0,#24,#8
.L1804:
	jz.t	d15:4,.L126
.L1805:
	extr.u	d15,d0,#16,#8
.L1806:
	jz.t	d15:5,.L127
.L1807:
	mov	d2,#3
.L938:
	j	.L128
.L127:
	mov	d2,#1
.L128:
	j	.L129
.L126:
	extr.u	d15,d0,#16,#8
.L1808:
	jz.t	d15:5,.L130
.L1809:
	mov	d2,#2
.L939:
	j	.L131
.L130:
	mov	d2,#0
.L131:
.L129:
.L125:
	j	.L132
.L132:
	ret
.L756:
	
__IfxSpu_getFftOutputFormat_function_end:
	.size	IfxSpu_getFftOutputFormat,__IfxSpu_getFftOutputFormat_function_end-IfxSpu_getFftOutputFormat
.L422:
	; End of function
	
	.sdecl	'.rodata.IfxSpu.IfxSpu_crcTable',data,rom,cluster('IfxSpu_crcTable')
	.sect	'.rodata.IfxSpu.IfxSpu_crcTable'
	.global	IfxSpu_crcTable
	.align	2
IfxSpu_crcTable:	.type	object
	.size	IfxSpu_crcTable,1024
	.space	4
	.word	79764919,159529838,222504665,319059676,398814059,445009330,507990021,638119352
	.word	583659535,797628118,726387553,890018660,835552979,1015980042,944750013,1276238704
	.word	1221641927,1167319070,1095957929,1595256236,1540665371,1452775106,1381403509,1780037320
	.word	1859660671,1671105958,1733955601,2031960084,2111593891,1889500026,1952343757,-1742489888
	.word	-1662866601,-1851683442,-1788833735,-1960329156,-1880695413,-2103051438,-2040207643,-1104454824
	.word	-1159051537,-1213636554,-1284997759,-1389417084,-1444007885,-1532160278,-1603531939,-734892656
	.word	-789352409,-575645954,-646886583,-952755380,-1007220997,-827056094,-898286187,-231047128
	.word	-151282273,-71779514,-8804623,-515967244,-436212925,-390279782,-327299027,881225847
	.word	809987520,1023691545,969234094,662832811,591600412,771767749,717299826,311336399
	.word	374308984,453813921,533576470,25881363,88864420,134795389,214552010,2023205639
	.word	2086057648,1897238633,1976864222,1804852699,1867694188,1645340341,1724971778,1587496639
	.word	1516133128,1461550545,1406951526,1302016099,1230646740,1142491917,1087903418,-1398421865
	.word	-1469785312,-1524105735,-1578704818,-1079922613,-1151291908,-1239184603,-1293773166,-1968362705
	.word	-1905510760,-2094067647,-2014441994,-1716953613,-1654112188,-1876203875,-1796572374,-525066777
	.word	-462094256,-382327159,-302564546,-206542021,-143559028,-97365931,-17609246,-960696225
	.word	-1031934488,-817968335,-872425850,-709327229,-780559564,-600130067,-654598054,1762451694
	.word	1842216281,1619975040,1682949687,2047383090,2127137669,1938468188,2001449195,1325665622
	.word	1271206113,1183200824,1111960463,1543535498,1489069629,1434599652,1363369299,622672798
	.word	568075817,748617968,677256519,907627842,853037301,1067152940,995781531,51762726
	.word	131386257,177728840,240578815,269590778,349224269,429104020,491947555,-248556018
	.word	-168932423,-122852000,-60002089,-500490030,-420856475,-341238852,-278395381,-685261898
	.word	-739858943,-559578920,-630940305,-1004286614,-1058877219,-845023740,-916395085,-1119974018
	.word	-1174433591,-1262701040,-1333941337,-1371866206,-1426332139,-1481064244,-1552294533,-1690935098
	.word	-1611170447,-1833673816,-1770699233,-2009983462,-1930228819,-2119160460,-2056179517,1569362073
	.word	1498123566,1409854455,1355396672,1317987909,1246755826,1192025387,1137557660,2072149281
	.word	2135122070,1912620623,1992383480,1753615357,1816598090,1627664531,1707420964,295390185
	.word	358241886,404320391,483945776,43990325,106832002,186451547,266083308,932423249
	.word	861060070,1041341759,986742920,613929101,542559546,756411363,701822548,-978770311
	.word	-1050133554,-869589737,-924188512,-693284699,-764654318,-550540341,-605129092,-475935807
	.word	-413084042,-366743377,-287118056,-257573603,-194731862,-114850189,-35218492,-1984365303
	.word	-1921392450,-2143631769,-2063868976,-1698919467,-1635936670,-1824608069,-1744851700,-1347415887
	.word	-1418654458,-1506661409,-1561119128,-1129027987
	.word	-1200260134,-1254728445,-1309196108
	.sdecl	'.rodata.IfxSpu.IfxSpu_reflect8',data,rom,cluster('IfxSpu_reflect8')
	.sect	'.rodata.IfxSpu.IfxSpu_reflect8'
	.global	IfxSpu_reflect8
IfxSpu_reflect8:	.type	object
	.size	IfxSpu_reflect8,256
	.space	1
	.byte	128,64,192,32,160,96,224,16
	.byte	144,80,208,48,176,112,240,8
	.byte	136,72,200,40,168,104,232,24
	.byte	152,88,216,56,184,120,248,4
	.byte	132,68,196,36,164,100,228,20
	.byte	148,84,212,52,180,116,244,12
	.byte	140,76,204,44,172,108,236,28
	.byte	156,92,220,60,188,124,252,2
	.byte	130,66,194,34,162,98,226,18
	.byte	146,82,210,50,178,114,242,10
	.byte	138,74,202,42,170,106,234,26
	.byte	154,90,218,58,186,122,250,6
	.byte	134,70,198,38,166,102,230,22
	.byte	150,86,214,54,182,118,246,14
	.byte	142,78,206,46,174,110,238,30
	.byte	158,94,222,62,190,126,254,1
	.byte	129,65,193,33,161,97,225,17
	.byte	145,81,209,49,177,113,241,9
	.byte	137,73,201,41,169,105,233,25
	.byte	153,89,217,57,185,121,249,5
	.byte	133,69,197,37,165,101,229,21
	.byte	149,85,213,53,181,117,245,13
	.byte	141,77,205,45,173,109,237,29
	.byte	157,93,221,61,189,125,253,3
	.byte	131,67,195,35,163,99,227,19
	.byte	147,83,211,51,179,115,243,11
	.byte	139,75,203,43,171,107,235,27
	.byte	155,91,219,59,187,123,251,7
	.byte	135,71,199,39,167,103,231,23
	.byte	151,87,215,55,183,119,247,15
	.byte	143,79,207,47,175,111,239,31
	.byte	159,95,223,63
	.byte	191,127,255
	.calls	'IfxSpu_disableModule','IfxScuWdt_getCpuWatchdogPassword'
	.calls	'IfxSpu_disableModule','IfxScuWdt_clearCpuEndinit'
	.calls	'IfxSpu_disableModule','IfxScuWdt_setCpuEndinit'
	.calls	'IfxSpu_getNumConnectedAntennae','IfxSpu_getDataSource'
	.calls	'IfxSpu_getNumInputSamples','IfxSpu_getDataSource'
	.calls	'IfxSpu_getNumRamps','IfxSpu_getDataSource'
	.calls	'IfxSpu_setupConfigSequence','IfxSpu_getConfigSlot'
	.calls	'IfxSpu_crc32calculate','IfxSpu_crc32single'
	.calls	'IfxSpu_crc32calculate','IfxSpu_crc32final'
	.calls	'IfxSpu_calculateRegisterCrc','IfxSpu_crc32calculate'
	.calls	'IfxSpu_writeConfigSlot','IfxSpu_getConfigSlot'
	.calls	'IfxSpu_checkConfigSlot','',0
	.calls	'IfxSpu_disableModule','',0
	.calls	'IfxSpu_getAddress','',0
	.calls	'IfxSpu_getConfigSlot','',0
	.calls	'IfxSpu_getDataSource','',0
	.calls	'IfxSpu_getIndex','',0
	.calls	'IfxSpu_getNumConnectedAntennae','',0
	.calls	'IfxSpu_getNumInputSamples','',0
	.calls	'IfxSpu_getNumRamps','',0
	.calls	'IfxSpu_initModule','',0
	.calls	'IfxSpu_initModuleConfig','',0
	.calls	'IfxSpu_loadConfigRAM','',0
	.calls	'IfxSpu_reloadConfig','',0
	.calls	'IfxSpu_resetNciWeights','',0
	.calls	'IfxSpu_setPassMode','',0
	.calls	'IfxSpu_setupBinRejection','',0
	.calls	'IfxSpu_setupCfar','',0
	.calls	'IfxSpu_setupCfarCA','',0
	.calls	'IfxSpu_setupCfarGOS','',0
	.calls	'IfxSpu_setupConfigSequence','',0
	.calls	'IfxSpu_setupFft','',0
	.calls	'IfxSpu_setupFftOutput','',0
	.calls	'IfxSpu_setupHistogram','',0
	.calls	'IfxSpu_setupInput','',0
	.calls	'IfxSpu_setupLocalMax','',0
	.calls	'IfxSpu_setupMagnitude','',0
	.calls	'IfxSpu_setupMath1','',0
	.calls	'IfxSpu_setupNci','',0
	.calls	'IfxSpu_setupNciWeights','',0
	.calls	'IfxSpu_setupPowerChannel','',0
	.calls	'IfxSpu_setupSidebandStatistics','',0
	.calls	'IfxSpu_setupSummation','',0
	.calls	'IfxSpu_swTrigger','',0
	.calls	'IfxSpu_crc32single','',8
	.calls	'IfxSpu_crc32final','',8
	.calls	'IfxSpu_crc32calculate','',0
	.calls	'IfxSpu_calculateRegisterCrc','',512
	.calls	'IfxSpu_writeConfigSlot','',0
	.calls	'IfxSpu_setupLog2PowerSummation','',0
	.calls	'IfxSpu_enableModule','',0
	.calls	'IfxSpu_resetModule','',0
	.calls	'IfxSpu_waitReload','',0
	.extern	IfxSpu_cfg_indexMap
	.extern	IfxScuWdt_clearCpuEndinit
	.extern	IfxScuWdt_setCpuEndinit
	.extern	IfxScuWdt_getCpuWatchdogPassword
	.calls	'IfxSpu_getFftOutputFormat','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L220:
	.word	56005
	.half	3
	.word	.L221
	.byte	4
.L219:
	.byte	1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L222
	.byte	2,1,1,3
	.word	234
	.byte	4
	.byte	'Ifx__jump_and_link',0,3,1,58,17,1,1,5
	.byte	'fun',0,1,58,43
	.word	237
	.byte	6,0,7
	.byte	'__fract',0,4,128,1,7
	.byte	'float',0,4,4,8
	.byte	'Ifx__float_to_fract',0,3,1,149,2,18
	.word	282
	.byte	1,1,5
	.byte	'a',0,1,149,2,44
	.word	294
	.byte	6,0,7
	.byte	'unsigned long long int',0,8,7,9
	.byte	'void',0
.L775:
	.byte	3
	.word	374
	.byte	8
	.byte	'__ld64',0,3,2,135,1,19
	.word	348
	.byte	1,1,5
	.byte	'addr',0,2,135,1,32
	.word	380
	.byte	6,0,4
	.byte	'__st64',0,3,2,143,1,17,1,1,5
	.byte	'addr',0,2,143,1,30
	.word	380
	.byte	5
	.byte	'value',0,2,143,1,43
	.word	348
	.byte	6,0
.L578:
	.byte	7
	.byte	'unsigned char',0,1,8,7
	.byte	'unsigned int',0,4,7,7
	.byte	'int',0,4,5
.L452:
	.byte	7
	.byte	'unsigned short int',0,2,7,10
	.byte	'_Ifx_SPU_ID_CONF_Bits',0,4,162,3,16,4,11
	.byte	'SRC',0,1
	.word	466
	.byte	2,6,2,35,0,11
	.byte	'ANT',0,1
	.word	466
	.byte	2,4,2,35,0,11
	.byte	'SMPLCNT',0,2
	.word	506
	.byte	11,1,2,35,0,11
	.byte	'reserved_15',0,1
	.word	466
	.byte	1,0,2,35,1,11
	.byte	'RAMPS',0,2
	.word	506
	.byte	11,5,2,35,2,11
	.byte	'reserved_27',0,1
	.word	466
	.byte	3,2,2,35,3,11
	.byte	'SIGNED',0,1
	.word	466
	.byte	1,1,2,35,3,11
	.byte	'FORMAT',0,1
	.word	466
	.byte	1,0,2,35,3,0
.L465:
	.byte	12,4,162,8,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	528
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ID_CONF2_Bits',0,4,175,3,16,4,11
	.byte	'BPADDR',0,4
	.word	483
	.byte	19,13,2,35,0,11
	.byte	'reserved_19',0,1
	.word	466
	.byte	5,0,2,35,2,11
	.byte	'BYPASS',0,1
	.word	466
	.byte	1,7,2,35,3,11
	.byte	'BPRLD',0,1
	.word	466
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	466
	.byte	6,0,2,35,3,0
.L630:
	.byte	12,4,170,8,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	745
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ID_RM_CONF_Bits',0,4,211,3,16,4,11
	.byte	'BASE',0,4
	.word	483
	.byte	19,13,2,35,0,11
	.byte	'FORMAT',0,1
	.word	466
	.byte	3,2,2,35,2,11
	.byte	'TRNSPS',0,1
	.word	466
	.byte	1,1,2,35,2,11
	.byte	'reserved_23',0,1
	.word	466
	.byte	1,0,2,35,2,11
	.byte	'AM',0,1
	.word	466
	.byte	3,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	466
	.byte	1,4,2,35,3,11
	.byte	'BLOCKS',0,1
	.word	466
	.byte	3,1,2,35,3,11
	.byte	'PM',0,1
	.word	466
	.byte	1,0,2,35,3,0
.L636:
	.byte	12,4,210,8,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	914
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ID_RM_ILO_Bits',0,4,224,3,16,4,11
	.byte	'ILO',0,4
	.word	483
	.byte	24,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	466
	.byte	8,0,2,35,3,0
.L639:
	.byte	12,4,218,8,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1130
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ID_RM_OLO_Bits',0,4,240,3,16,4,11
	.byte	'OLO',0,4
	.word	483
	.byte	24,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	466
	.byte	8,0,2,35,3,0
.L642:
	.byte	12,4,234,8,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1239
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ID_RM_BLO_Bits',0,4,197,3,16,4,11
	.byte	'BLO',0,4
	.word	483
	.byte	24,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	466
	.byte	8,0,2,35,3,0
.L645:
	.byte	12,4,194,8,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1348
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ID_RM_IOLR_Bits',0,4,231,3,16,4,11
	.byte	'ILR',0,2
	.word	506
	.byte	13,3,2,35,0,11
	.byte	'reserved_13',0,1
	.word	466
	.byte	3,0,2,35,1,11
	.byte	'OLR',0,2
	.word	506
	.byte	13,3,2,35,2,11
	.byte	'reserved_29',0,1
	.word	466
	.byte	3,0,2,35,3,0
.L648:
	.byte	12,4,226,8,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1457
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ID_RM_BLR_Bits',0,4,204,3,16,4,11
	.byte	'BLR',0,2
	.word	506
	.byte	13,3,2,35,0,11
	.byte	'reserved_13',0,4
	.word	483
	.byte	19,0,2,35,0,0
.L479:
	.byte	12,4,202,8,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1605
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ID_RM_ACFG0_Bits',0,4,185,3,16,4,11
	.byte	'reserved_0',0,4
	.word	483
	.byte	32,0,2,35,0,0,12,4,178,8,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1714
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ID_RM_ACFG1_Bits',0,4,191,3,16,4,11
	.byte	'reserved_0',0,4
	.word	483
	.byte	32,0,2,35,0,0,12,4,186,8,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1809
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ID',0,4,227,10,25,40,13
	.byte	'CONF',0
	.word	705
	.byte	4,2,35,0,13
	.byte	'CONF2',0
	.word	874
	.byte	4,2,35,4,13
	.byte	'RM_CONF',0
	.word	1090
	.byte	4,2,35,8,13
	.byte	'RM_ILO',0
	.word	1199
	.byte	4,2,35,12,13
	.byte	'RM_OLO',0
	.word	1308
	.byte	4,2,35,16,13
	.byte	'RM_BLO',0
	.word	1417
	.byte	4,2,35,20,13
	.byte	'RM_IOLR',0
	.word	1565
	.byte	4,2,35,24,13
	.byte	'RM_BLR',0
	.word	1674
	.byte	4,2,35,28,13
	.byte	'RM_ACFG0',0
	.word	1769
	.byte	4,2,35,32,13
	.byte	'RM_ACFG1',0
	.word	1864
	.byte	4,2,35,36,0,14
	.word	1904
	.byte	10
	.byte	'_Ifx_SPU_PACTR_Bits',0,4,179,5,16,4,11
	.byte	'RST',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'EN',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'LIMIT',0,2
	.word	506
	.byte	11,3,2,35,0,11
	.byte	'TRIG',0,1
	.word	466
	.byte	1,2,2,35,1,11
	.byte	'ERR',0,1
	.word	466
	.byte	1,1,2,35,1,11
	.byte	'ATTN',0,1
	.word	466
	.byte	1,0,2,35,1,11
	.byte	'COUNT',0,2
	.word	506
	.byte	11,5,2,35,2,11
	.byte	'reserved_27',0,1
	.word	466
	.byte	5,0,2,35,3,0
.L632:
	.byte	12,4,138,10,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2091
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_DPASS_CONF_Bits',0,4,252,2,16,4,11
	.byte	'EN',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'SWITCH',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'COUNT',0,1
	.word	466
	.byte	3,3,2,35,0,11
	.byte	'EN_CNT',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	483
	.byte	26,0,2,35,0,0
.L517:
	.byte	12,4,250,7,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2291
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BE_LDR_CONF_Bits',0,4,135,1,16,4,11
	.byte	'DRPL',0,1
	.word	466
	.byte	8,0,2,35,0,11
	.byte	'DRPF',0,1
	.word	466
	.byte	8,0,2,35,1,11
	.byte	'EXPNT',0,1
	.word	466
	.byte	6,2,2,35,2,11
	.byte	'PHSHFT',0,1
	.word	466
	.byte	2,0,2,35,2,11
	.byte	'SIZE',0,1
	.word	466
	.byte	4,4,2,35,3,11
	.byte	'FORMAT',0,1
	.word	466
	.byte	2,2,2,35,3,11
	.byte	'FFTBYPS',0,1
	.word	466
	.byte	1,1,2,35,3,11
	.byte	'IFFT',0,1
	.word	466
	.byte	1,0,2,35,3,0
.L590:
	.byte	12,4,194,6,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2452
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BE_LDR_CONF2_Bits',0,4,148,1,16,4,11
	.byte	'WBASE',0,2
	.word	506
	.byte	16,0,2,35,0,11
	.byte	'PADF',0,2
	.word	506
	.byte	13,3,2,35,2,11
	.byte	'reserved_29',0,1
	.word	466
	.byte	2,1,2,35,3,11
	.byte	'WINEN',0,1
	.word	466
	.byte	1,0,2,35,3,0
.L674:
	.byte	12,4,202,6,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2661
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BE_ANTOFST_Bits',0,4,117,16,4,11
	.byte	'ADROFST0_ANT',0,2
	.word	506
	.byte	16,0,2,35,0,11
	.byte	'ADROFST1_ANT',0,2
	.word	506
	.byte	16,0,2,35,2,0
.L678:
	.byte	12,4,178,6,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2808
	.byte	4,2,35,0,0,15,16
	.word	2887
	.byte	16,3,0,10
	.byte	'_Ifx_SPU_BE_UNLDR_CONF_Bits',0,4,223,1,16,4,11
	.byte	'EXPNT',0,1
	.word	466
	.byte	5,3,2,35,0,11
	.byte	'FORMAT',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'HISTEN',0,1
	.word	466
	.byte	1,1,2,35,0,11
	.byte	'HAFE',0,1
	.word	466
	.byte	1,0,2,35,0,11
	.byte	'AFV',0,1
	.word	466
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	466
	.byte	2,3,2,35,1,11
	.byte	'HISTBINS',0,1
	.word	466
	.byte	3,0,2,35,1,11
	.byte	'HISTBASE',0,2
	.word	506
	.byte	16,0,2,35,2,0
.L593:
	.byte	12,4,138,7,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2936
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BE_UNLDR_CONF2_Bits',0,4,236,1,16,4,11
	.byte	'STRT',0,2
	.word	506
	.byte	16,0,2,35,0,11
	.byte	'END',0,2
	.word	506
	.byte	16,0,2,35,2,0
.L618:
	.byte	12,4,146,7,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3158
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BE_UNLDR_ACFG_Bits',0,4,217,1,16,4,11
	.byte	'reserved_0',0,4
	.word	483
	.byte	32,0,2,35,0,0,12,4,130,7,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3265
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BE_ODP_CONF_Bits',0,4,167,1,16,4,11
	.byte	'BASE',0,4
	.word	483
	.byte	19,13,2,35,0,11
	.byte	'MODE',0,1
	.word	466
	.byte	1,4,2,35,2,11
	.byte	'FTR',0,1
	.word	466
	.byte	1,3,2,35,2,11
	.byte	'SCALE',0,1
	.word	466
	.byte	1,2,2,35,2,11
	.byte	'EXPNT',0,2
	.word	506
	.byte	5,5,2,35,2,11
	.byte	'IPF',0,1
	.word	466
	.byte	1,4,2,35,3,11
	.byte	'ROF',0,1
	.word	466
	.byte	1,3,2,35,3,11
	.byte	'HPFP',0,1
	.word	466
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	466
	.byte	2,0,2,35,3,0
.L596:
	.byte	12,4,218,6,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3362
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BE_NCICTRL_Bits',0,4,157,1,16,4,11
	.byte	'BASE',0,4
	.word	483
	.byte	19,13,2,35,0,11
	.byte	'EN',0,1
	.word	466
	.byte	1,4,2,35,2,11
	.byte	'FORMAT',0,1
	.word	466
	.byte	2,2,2,35,2,11
	.byte	'SCALE',0,1
	.word	466
	.byte	2,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	466
	.byte	8,0,2,35,3,0
.L685:
	.byte	12,4,210,6,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3585
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BE_SUMCTRL_Bits',0,4,206,1,16,4,11
	.byte	'BASE',0,4
	.word	483
	.byte	19,13,2,35,0,11
	.byte	'PWRMODE',0,1
	.word	466
	.byte	1,4,2,35,2,11
	.byte	'SUMMODE',0,1
	.word	466
	.byte	2,2,2,35,2,11
	.byte	'REAL',0,1
	.word	466
	.byte	1,1,2,35,2,11
	.byte	'USEANT',0,2
	.word	506
	.byte	8,1,2,35,2,11
	.byte	'reserved_31',0,1
	.word	466
	.byte	1,0,2,35,3,0
.L720:
	.byte	12,4,250,6,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3745
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BE_PWRSUM_Bits',0,4,189,1,16,4,11
	.byte	'BASE',0,4
	.word	483
	.byte	19,13,2,35,0,11
	.byte	'SCALE',0,1
	.word	466
	.byte	2,3,2,35,2,11
	.byte	'PRECISION',0,1
	.word	466
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,2
	.word	506
	.byte	10,0,2,35,2,0
.L718:
	.byte	12,4,234,6,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3928
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BE_PWRCTRL_Bits',0,4,181,1,16,4,11
	.byte	'BASE',0,4
	.word	483
	.byte	19,13,2,35,0,11
	.byte	'reserved_19',0,2
	.word	506
	.byte	12,1,2,35,2,11
	.byte	'EN',0,1
	.word	466
	.byte	1,0,2,35,3,0
.L704:
	.byte	12,4,226,6,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4076
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BE_CFARCTRL_Bits',0,4,124,16,4,11
	.byte	'BASE',0,4
	.word	483
	.byte	19,13,2,35,0,11
	.byte	'SEWIN',0,2
	.word	506
	.byte	6,7,2,35,2,11
	.byte	'EXTNSN',0,1
	.word	466
	.byte	2,5,2,35,3,11
	.byte	'CFAR_CAE',0,1
	.word	466
	.byte	1,4,2,35,3,11
	.byte	'CFAR_GOSE',0,1
	.word	466
	.byte	1,3,2,35,3,11
	.byte	'CFAREN',0,1
	.word	466
	.byte	3,0,2,35,3,0
.L546:
	.byte	12,4,186,6,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4201
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BE_SBCTRL_Bits',0,4,198,1,16,4,11
	.byte	'BASE',0,4
	.word	483
	.byte	19,13,2,35,0,11
	.byte	'reserved_19',0,2
	.word	506
	.byte	12,1,2,35,2,11
	.byte	'EN',0,1
	.word	466
	.byte	1,0,2,35,3,0
.L711:
	.byte	12,4,242,6,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4383
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BE',0,4,254,10,25,64,13
	.byte	'LDR_CONF',0
	.word	2621
	.byte	4,2,35,0,13
	.byte	'LDR_CONF2',0
	.word	2768
	.byte	4,2,35,4,13
	.byte	'ANTOFST',0
	.word	2927
	.byte	16,2,35,8,13
	.byte	'UNLDR_CONF',0
	.word	3118
	.byte	4,2,35,24,13
	.byte	'UNLDR_CONF2',0
	.word	3225
	.byte	4,2,35,28,13
	.byte	'UNLDR_ACFG',0
	.word	3322
	.byte	4,2,35,32,13
	.byte	'ODP_CONF',0
	.word	3545
	.byte	4,2,35,36,13
	.byte	'NCICTRL',0
	.word	3705
	.byte	4,2,35,40,13
	.byte	'SUMCTRL',0
	.word	3888
	.byte	4,2,35,44,13
	.byte	'PWRSUM',0
	.word	4036
	.byte	4,2,35,48,13
	.byte	'PWRCTRL',0
	.word	4161
	.byte	4,2,35,52,13
	.byte	'CFARCTRL',0
	.word	4343
	.byte	4,2,35,56,13
	.byte	'SBCTRL',0
	.word	4467
	.byte	4,2,35,60,0,15,128,1
	.word	4507
	.byte	16,1,0,14
	.word	4760
	.byte	10
	.byte	'_Ifx_SPU_BIN_REJ_Bits',0,4,253,1,16,4,11
	.byte	'B_R0',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'B_R1',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'B_R2',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'B_R3',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'B_R4',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'B_R5',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'B_R6',0,1
	.word	466
	.byte	1,1,2,35,0,11
	.byte	'B_R7',0,1
	.word	466
	.byte	1,0,2,35,0,11
	.byte	'B_R8',0,1
	.word	466
	.byte	1,7,2,35,1,11
	.byte	'B_R9',0,1
	.word	466
	.byte	1,6,2,35,1,11
	.byte	'B_R10',0,1
	.word	466
	.byte	1,5,2,35,1,11
	.byte	'B_R11',0,1
	.word	466
	.byte	1,4,2,35,1,11
	.byte	'B_R12',0,1
	.word	466
	.byte	1,3,2,35,1,11
	.byte	'B_R13',0,1
	.word	466
	.byte	1,2,2,35,1,11
	.byte	'B_R14',0,1
	.word	466
	.byte	1,1,2,35,1,11
	.byte	'B_R15',0,1
	.word	466
	.byte	1,0,2,35,1,11
	.byte	'B_R16',0,1
	.word	466
	.byte	1,7,2,35,2,11
	.byte	'B_R17',0,1
	.word	466
	.byte	1,6,2,35,2,11
	.byte	'B_R18',0,1
	.word	466
	.byte	1,5,2,35,2,11
	.byte	'B_R19',0,1
	.word	466
	.byte	1,4,2,35,2,11
	.byte	'B_R20',0,1
	.word	466
	.byte	1,3,2,35,2,11
	.byte	'B_R21',0,1
	.word	466
	.byte	1,2,2,35,2,11
	.byte	'B_R22',0,1
	.word	466
	.byte	1,1,2,35,2,11
	.byte	'B_R23',0,1
	.word	466
	.byte	1,0,2,35,2,11
	.byte	'B_R24',0,1
	.word	466
	.byte	1,7,2,35,3,11
	.byte	'B_R25',0,1
	.word	466
	.byte	1,6,2,35,3,11
	.byte	'B_R26',0,1
	.word	466
	.byte	1,5,2,35,3,11
	.byte	'B_R27',0,1
	.word	466
	.byte	1,4,2,35,3,11
	.byte	'B_R28',0,1
	.word	466
	.byte	1,3,2,35,3,11
	.byte	'B_R29',0,1
	.word	466
	.byte	1,2,2,35,3,11
	.byte	'B_R30',0,1
	.word	466
	.byte	1,1,2,35,3,11
	.byte	'B_R31',0,1
	.word	466
	.byte	1,0,2,35,3,0,12,4,162,7,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4775
	.byte	4,2,35,0,0,15,128,2
	.word	5338
	.byte	16,63,0,10
	.byte	'_Ifx_SPU_MAGAPPROX_Bits',0,4,159,4,16,4,11
	.byte	'ALPHA',0,2
	.word	506
	.byte	16,0,2,35,0,11
	.byte	'BETA',0,2
	.word	506
	.byte	16,0,2,35,2,0
.L664:
	.byte	12,4,154,9,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5388
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_NCI_SCALAR0_Bits',0,4,244,4,16,4,11
	.byte	'ANT0',0,2
	.word	506
	.byte	16,0,2,35,0,11
	.byte	'ANT1',0,2
	.word	506
	.byte	16,0,2,35,2,0
.L691:
	.byte	12,4,202,9,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5492
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_NCI_SCALAR1_Bits',0,4,251,4,16,4,11
	.byte	'ANT2',0,2
	.word	506
	.byte	16,0,2,35,0,11
	.byte	'ANT3',0,2
	.word	506
	.byte	16,0,2,35,2,0
.L693:
	.byte	12,4,210,9,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5597
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_NCI_SCALAR2_Bits',0,4,130,5,16,4,11
	.byte	'ANT4',0,2
	.word	506
	.byte	16,0,2,35,0,11
	.byte	'ANT5',0,2
	.word	506
	.byte	16,0,2,35,2,0
.L695:
	.byte	12,4,218,9,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5702
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_NCI_SCALAR3_Bits',0,4,137,5,16,4,11
	.byte	'ANT6',0,2
	.word	506
	.byte	16,0,2,35,0,11
	.byte	'ANT7',0,2
	.word	506
	.byte	16,0,2,35,2,0
.L697:
	.byte	12,4,226,9,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5807
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_NCI',0,4,156,11,25,16,13
	.byte	'SCALAR0',0
	.word	5557
	.byte	4,2,35,0,13
	.byte	'SCALAR1',0
	.word	5662
	.byte	4,2,35,4,13
	.byte	'SCALAR2',0
	.word	5767
	.byte	4,2,35,8,13
	.byte	'SCALAR3',0
	.word	5872
	.byte	4,2,35,12,0,14
	.word	5912
	.byte	10
	.byte	'_Ifx_SPU_CFAR_CFG1_Bits',0,4,176,2,16,4,11
	.byte	'CAALGO',0,1
	.word	466
	.byte	2,6,2,35,0,11
	.byte	'GOSALGO',0,1
	.word	466
	.byte	2,4,2,35,0,11
	.byte	'CAGUARD',0,2
	.word	506
	.byte	6,6,2,35,0,11
	.byte	'CAWINCELL',0,1
	.word	466
	.byte	3,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	466
	.byte	1,2,2,35,1,11
	.byte	'CFARSEL',0,1
	.word	466
	.byte	2,0,2,35,1,11
	.byte	'CABETA',0,2
	.word	506
	.byte	16,0,2,35,2,0
.L534:
	.byte	12,4,186,7,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6005
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_CFAR_CFG2_Bits',0,4,188,2,16,4,11
	.byte	'GOSGUARD',0,1
	.word	466
	.byte	6,2,2,35,0,11
	.byte	'IDXLD',0,2
	.word	506
	.byte	5,5,2,35,0,11
	.byte	'IDXLG',0,1
	.word	466
	.byte	5,0,2,35,1,11
	.byte	'GOSWINCELL',0,1
	.word	466
	.byte	6,2,2,35,2,11
	.byte	'CASHWIN',0,2
	.word	506
	.byte	3,7,2,35,2,11
	.byte	'reserved_25',0,1
	.word	466
	.byte	7,0,2,35,3,0
.L555:
	.byte	12,4,194,7,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6213
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_CFAR_CFG3_Bits',0,4,199,2,16,4,11
	.byte	'GOSBETA',0,2
	.word	506
	.byte	16,0,2,35,0,11
	.byte	'CHAN5OFFST',0,2
	.word	506
	.byte	16,0,2,35,2,0
.L567:
	.byte	12,4,202,7,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6402
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_CFAR',0,4,177,11,25,12,13
	.byte	'CFG1',0
	.word	6173
	.byte	4,2,35,0,13
	.byte	'CFG2',0
	.word	6362
	.byte	4,2,35,4,13
	.byte	'CFG3',0
	.word	6474
	.byte	4,2,35,8,0,14
	.word	6514
	.byte	10
	.byte	'_Ifx_SPU_SCALARADD_Bits',0,4,198,5,16,4,11
	.byte	'OPERAND',0,4
	.word	483
	.byte	32,0,2,35,0,0,12,4,154,10,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6582
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_SCALARMULT_Bits',0,4,204,5,16,4,11
	.byte	'OPERAND',0,4
	.word	483
	.byte	32,0,2,35,0,0,12,4,162,10,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6672
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BINREJCTRL_Bits',0,4,243,1,16,4,11
	.byte	'RMODE',0,1
	.word	466
	.byte	2,6,2,35,0,11
	.byte	'ZMODE',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'LJUST',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'VALUE',0,4
	.word	483
	.byte	24,4,2,35,0,11
	.byte	'reserved_28',0,1
	.word	466
	.byte	4,0,2,35,3,0
.L527:
	.byte	12,4,154,7,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6763
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_LCLMAX_Bits',0,4,141,4,16,4,11
	.byte	'WIDTH',0,1
	.word	466
	.byte	2,6,2,35,0,11
	.byte	'TMODE',0,1
	.word	466
	.byte	2,4,2,35,0,11
	.byte	'LMODE',0,1
	.word	466
	.byte	2,2,2,35,0,11
	.byte	'CMBN',0,1
	.word	466
	.byte	1,1,2,35,0,11
	.byte	'LJUST',0,1
	.word	466
	.byte	1,0,2,35,0,11
	.byte	'TSHLD',0,4
	.word	483
	.byte	24,0,2,35,0,0
.L656:
	.byte	12,4,138,9,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6926
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ACFG2_Bits',0,4,111,16,4,11
	.byte	'reserved_0',0,4
	.word	483
	.byte	32,0,2,35,0,0,12,4,170,6,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7095
	.byte	4,2,35,0,0
.L447:
	.byte	7
	.byte	'unsigned long int',0,4,7,10
	.byte	'_Ifx_SPU_REGCRC_Bits',0,4,192,5,16,4,11
	.byte	'CRC',0,4
	.word	483
	.byte	32,0,2,35,0,0,12,4,146,10,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7204
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_CTRL_Bits',0,4,238,2,16,4,11
	.byte	'TRIG',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'BUSY',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'MODE',0,1
	.word	466
	.byte	3,3,2,35,0,11
	.byte	'NXT_CONF',0,4
	.word	483
	.byte	19,8,2,35,0,11
	.byte	'DIV',0,1
	.word	466
	.byte	2,6,2,35,3,11
	.byte	'ATTN',0,1
	.word	466
	.byte	1,5,2,35,3,11
	.byte	'XTRIG',0,1
	.word	466
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	466
	.byte	3,1,2,35,3,11
	.byte	'LAST',0,1
	.word	466
	.byte	1,0,2,35,3,0
.L490:
	.byte	12,4,242,7,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7287
	.byte	4,2,35,0,0,15,16
	.word	7183
	.byte	16,3,0
.L727:
	.byte	17,3,212,5,9,128,4,13
	.byte	'ID',0
	.word	2086
	.byte	40,2,35,0,13
	.byte	'PACTR',0
	.word	2251
	.byte	4,2,35,40,13
	.byte	'DPASS_CONF',0
	.word	2412
	.byte	4,2,35,44,13
	.byte	'BE',0
	.word	4770
	.byte	128,1,2,35,48,13
	.byte	'BIN_REJ',0
	.word	5378
	.byte	128,2,3,35,176,1,13
	.byte	'MAGAPPROX',0
	.word	5452
	.byte	4,3,35,176,3,13
	.byte	'NCI',0
	.word	6000
	.byte	16,3,35,180,3,13
	.byte	'CFAR',0
	.word	6577
	.byte	12,3,35,196,3,13
	.byte	'SCALARADD',0
	.word	6632
	.byte	4,3,35,208,3,13
	.byte	'SCALARMULT',0
	.word	6723
	.byte	4,3,35,212,3,13
	.byte	'BINREJCTRL',0
	.word	6886
	.byte	4,3,35,216,3,13
	.byte	'LCLMAX',0
	.word	7055
	.byte	4,3,35,220,3,13
	.byte	'ACFG2',0
	.word	7143
	.byte	4,3,35,224,3,13
	.byte	'reserved',0
	.word	7183
	.byte	4,3,35,228,3,13
	.byte	'REGCRC',0
	.word	7247
	.byte	4,3,35,232,3,13
	.byte	'CTRL',0
	.word	7468
	.byte	4,3,35,236,3,13
	.byte	'reserved1',0
	.word	7508
	.byte	16,3,35,240,3,0
.L443:
	.byte	3
	.word	7517
	.byte	8
	.byte	'IfxSpu_isRifInput',0,3,3,190,10,20
	.word	466
	.byte	1,1,5
	.byte	'slot',0,3,190,10,57
	.word	7819
	.byte	6,0,8
	.byte	'IfxSpu_alignToBusSize',0,3,3,225,10,19
	.word	7183
	.byte	1,1,5
	.byte	'datasetSize',0,3,225,10,48
	.word	7183
	.byte	6,0
.L755:
	.byte	18,3,160,3,9,1,19
	.byte	'IfxSpu_ODP_Format_complex32Bit',0,0,19
	.byte	'IfxSpu_ODP_Format_real32Bit',0,1,19
	.byte	'IfxSpu_ODP_Format_complex16Bit',0,2,19
	.byte	'IfxSpu_ODP_Format_real16Bit',0,3,19
	.byte	'IfxSpu_ODP_Format_complexHalfFloat',0,4,19
	.byte	'IfxSpu_ODP_Format_realHalfFloat',0,5,0,8
	.byte	'IfxSpu_getFftSampleSize',0,3,3,135,11,19
	.word	7183
	.byte	1,1,5
	.byte	'format',0,3,135,11,61
	.word	7927
	.byte	6,0,20
	.word	242
	.byte	21
	.word	268
	.byte	6,0,20
	.word	303
	.byte	21
	.word	335
	.byte	6,0,20
	.word	385
	.byte	21
	.word	404
	.byte	6,0,20
	.word	420
	.byte	21
	.word	435
	.byte	21
	.word	449
	.byte	6,0,22
	.byte	'IfxScuWdt_clearCpuEndinit',0,5,239,1,17,1,1,1,1,5
	.byte	'password',0,5,239,1,50
	.word	506
	.byte	0,22
	.byte	'IfxScuWdt_setCpuEndinit',0,5,159,2,17,1,1,1,1,5
	.byte	'password',0,5,159,2,48
	.word	506
	.byte	0,23
	.byte	'IfxScuWdt_getCpuWatchdogPassword',0,5,217,3,19
	.word	506
	.byte	1,1,1,1,20
	.word	7824
	.byte	21
	.word	7854
	.byte	6,0,20
	.word	7870
	.byte	21
	.word	7904
	.byte	6,0,20
	.word	8131
	.byte	21
	.word	8167
	.byte	6,0,7
	.byte	'char',0,1,6,24
	.word	8426
.L445:
	.byte	3
	.word	8434
	.byte	10
	.byte	'_Ifx_SPU_CLC_Bits',0,4,206,2,16,4,11
	.byte	'DISR',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'DISS',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'FDIS',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'EDIS',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	483
	.byte	28,0,2,35,0,0,12,4,210,7,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8444
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_MODID_Bits',0,4,220,4,16,4,11
	.byte	'MOD_REV',0,1
	.word	466
	.byte	8,0,2,35,0,11
	.byte	'MOD_TYPE',0,1
	.word	466
	.byte	8,0,2,35,1,11
	.byte	'MOD_NUMBER',0,2
	.word	506
	.byte	16,0,2,35,2,0,12,4,186,9,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8595
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_STAT_Bits',0,4,247,5,16,4,11
	.byte	'ERRSTS',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'ERRCLR',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'ERRMSK',0,1
	.word	466
	.byte	6,0,2,35,0,11
	.byte	'INTSTS',0,1
	.word	466
	.byte	1,7,2,35,1,11
	.byte	'INTCLR',0,1
	.word	466
	.byte	1,6,2,35,1,11
	.byte	'INTMSK',0,1
	.word	466
	.byte	6,0,2,35,1,11
	.byte	'OVRRN',0,1
	.word	466
	.byte	3,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	466
	.byte	1,4,2,35,2,11
	.byte	'ERRTRG',0,2
	.word	506
	.byte	6,6,2,35,2,11
	.byte	'INTTRG',0,1
	.word	466
	.byte	6,0,2,35,3,0
.L493:
	.byte	12,4,194,10,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8723
	.byte	4,2,35,0,0,15,20
	.word	466
	.byte	16,19,0,15,16
	.word	466
	.byte	16,15,0,14
	.word	1904
	.byte	14
	.word	4760
	.byte	14
	.word	5912
	.byte	15,12
	.word	6514
	.byte	16,0,0,14
	.word	9006
	.byte	15,4
	.word	466
	.byte	16,3,0,10
	.byte	'_Ifx_SPU_MD_METADATA_Bits',0,4,211,4,16,4,11
	.byte	'SMPLCNT',0,2
	.word	506
	.byte	12,4,2,35,0,11
	.byte	'reserved_12',0,1
	.word	466
	.byte	4,0,2,35,1,11
	.byte	'EXPNT',0,1
	.word	466
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,2
	.word	506
	.byte	11,0,2,35,2,0,12,4,178,9,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	9029
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_MD_BINCOUNT_Bits',0,4,166,4,16,4,11
	.byte	'REJCNT',0,2
	.word	506
	.byte	12,4,2,35,0,11
	.byte	'THSLDCNT',0,4
	.word	483
	.byte	12,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	466
	.byte	8,0,2,35,3,0,12,4,162,9,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	9184
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_MD_MASK_ACCEPT_Bits',0,4,174,4,16,4,11
	.byte	'B_A0',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'B_A1',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'B_A2',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'B_A3',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'B_A4',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'B_A5',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'B_A6',0,1
	.word	466
	.byte	1,1,2,35,0,11
	.byte	'B_A7',0,1
	.word	466
	.byte	1,0,2,35,0,11
	.byte	'B_A8',0,1
	.word	466
	.byte	1,7,2,35,1,11
	.byte	'B_A9',0,1
	.word	466
	.byte	1,6,2,35,1,11
	.byte	'B_A10',0,1
	.word	466
	.byte	1,5,2,35,1,11
	.byte	'B_A11',0,1
	.word	466
	.byte	1,4,2,35,1,11
	.byte	'B_A12',0,1
	.word	466
	.byte	1,3,2,35,1,11
	.byte	'B_A13',0,1
	.word	466
	.byte	1,2,2,35,1,11
	.byte	'B_A14',0,1
	.word	466
	.byte	1,1,2,35,1,11
	.byte	'B_A15',0,1
	.word	466
	.byte	1,0,2,35,1,11
	.byte	'B_A16',0,1
	.word	466
	.byte	1,7,2,35,2,11
	.byte	'B_A17',0,1
	.word	466
	.byte	1,6,2,35,2,11
	.byte	'B_A18',0,1
	.word	466
	.byte	1,5,2,35,2,11
	.byte	'B_A19',0,1
	.word	466
	.byte	1,4,2,35,2,11
	.byte	'B_A20',0,1
	.word	466
	.byte	1,3,2,35,2,11
	.byte	'B_A21',0,1
	.word	466
	.byte	1,2,2,35,2,11
	.byte	'B_A22',0,1
	.word	466
	.byte	1,1,2,35,2,11
	.byte	'B_A23',0,1
	.word	466
	.byte	1,0,2,35,2,11
	.byte	'B_A24',0,1
	.word	466
	.byte	1,7,2,35,3,11
	.byte	'B_A25',0,1
	.word	466
	.byte	1,6,2,35,3,11
	.byte	'B_A26',0,1
	.word	466
	.byte	1,5,2,35,3,11
	.byte	'B_A27',0,1
	.word	466
	.byte	1,4,2,35,3,11
	.byte	'B_A28',0,1
	.word	466
	.byte	1,3,2,35,3,11
	.byte	'B_A29',0,1
	.word	466
	.byte	1,2,2,35,3,11
	.byte	'B_A30',0,1
	.word	466
	.byte	1,1,2,35,3,11
	.byte	'B_A31',0,1
	.word	466
	.byte	1,0,2,35,3,0,12,4,170,9,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	9318
	.byte	4,2,35,0,0,15,128,1
	.word	9888
	.byte	16,31,0,10
	.byte	'_Ifx_SPU_MD',0,4,197,11,25,136,1,13
	.byte	'METADATA',0
	.word	9144
	.byte	4,2,35,0,13
	.byte	'BINCOUNT',0
	.word	9278
	.byte	4,2,35,4,13
	.byte	'MASK_ACCEPT',0
	.word	9928
	.byte	128,1,2,35,8,0,15,144,2
	.word	9938
	.byte	16,1,0,14
	.word	10016
	.byte	10
	.byte	'_Ifx_SPU_IDMCNT_Bits',0,4,155,3,16,4,11
	.byte	'CNT',0,4
	.word	483
	.byte	20,12,2,35,0,11
	.byte	'reserved_20',0,2
	.word	506
	.byte	12,0,2,35,2,0,12,4,154,8,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10031
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_IBMCNT_Bits',0,4,148,3,16,4,11
	.byte	'CNT',0,4
	.word	483
	.byte	20,12,2,35,0,11
	.byte	'reserved_20',0,2
	.word	506
	.byte	12,0,2,35,2,0,12,4,146,8,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10137
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_LDRCNT_Bits',0,4,152,4,16,4,11
	.byte	'CNT',0,4
	.word	483
	.byte	20,12,2,35,0,11
	.byte	'reserved_20',0,2
	.word	506
	.byte	12,0,2,35,2,0,12,4,146,9,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10243
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_FFTWCNT_Bits',0,4,141,3,16,4,11
	.byte	'CNT',0,4
	.word	483
	.byte	20,12,2,35,0,11
	.byte	'reserved_20',0,2
	.word	506
	.byte	12,0,2,35,2,0,12,4,138,8,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10349
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_FFTRCNT_Bits',0,4,134,3,16,4,11
	.byte	'CNT',0,4
	.word	483
	.byte	20,12,2,35,0,11
	.byte	'reserved_20',0,2
	.word	506
	.byte	12,0,2,35,2,0,12,4,130,8,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10456
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ULDRCNT_Bits',0,4,134,6,16,4,11
	.byte	'CNT',0,4
	.word	483
	.byte	20,12,2,35,0,11
	.byte	'reserved_20',0,2
	.word	506
	.byte	12,0,2,35,2,0,12,4,202,10,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10563
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ODMCNT_Bits',0,4,172,5,16,4,11
	.byte	'CNT',0,4
	.word	483
	.byte	21,11,2,35,0,11
	.byte	'reserved_21',0,2
	.word	506
	.byte	11,0,2,35,2,0,12,4,130,10,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10670
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_BRCNT_Bits',0,4,162,2,16,4,11
	.byte	'CNT',0,4
	.word	483
	.byte	20,12,2,35,0,11
	.byte	'reserved_20',0,2
	.word	506
	.byte	12,0,2,35,2,0,12,4,170,7,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10776
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_CFARCNT_Bits',0,4,169,2,16,4,11
	.byte	'CNT',0,4
	.word	483
	.byte	21,11,2,35,0,11
	.byte	'reserved_21',0,2
	.word	506
	.byte	11,0,2,35,2,0,12,4,178,7,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10881
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ODMACNT_Bits',0,4,165,5,16,4,11
	.byte	'CNT',0,4
	.word	483
	.byte	20,12,2,35,0,11
	.byte	'reserved_20',0,2
	.word	506
	.byte	12,0,2,35,2,0,12,4,250,9,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10988
	.byte	4,2,35,0,0,15,32
	.word	11055
	.byte	16,7,0,10
	.byte	'_Ifx_SPU_CNTCLR_Bits',0,4,216,2,16,4,11
	.byte	'CLR',0,1
	.word	466
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,2
	.word	506
	.byte	14,0,2,35,0,11
	.byte	'CNTTST',0,1
	.word	466
	.byte	2,6,2,35,2,11
	.byte	'SELECT',0,1
	.word	466
	.byte	5,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	506
	.byte	9,0,2,35,2,0,12,4,218,7,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11104
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_MONITOR_Bits',0,4,228,4,16,4,11
	.byte	'RAMP',0,2
	.word	506
	.byte	11,5,2,35,0,11
	.byte	'reserved_11',0,1
	.word	466
	.byte	1,4,2,35,1,11
	.byte	'SAMPLE',0,4
	.word	483
	.byte	11,9,2,35,0,11
	.byte	'reserved_23',0,1
	.word	466
	.byte	1,0,2,35,2,11
	.byte	'IDM_BUSY',0,1
	.word	466
	.byte	1,7,2,35,3,11
	.byte	'LDR_BUSY',0,1
	.word	466
	.byte	1,6,2,35,3,11
	.byte	'M1_BUSY',0,1
	.word	466
	.byte	1,5,2,35,3,11
	.byte	'UL_BUSY',0,1
	.word	466
	.byte	1,4,2,35,3,11
	.byte	'M2_BUSY',0,1
	.word	466
	.byte	1,3,2,35,3,11
	.byte	'ODM_BUSY',0,1
	.word	466
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	466
	.byte	2,0,2,35,3,0,12,4,194,9,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11268
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_SMCTRL_Bits',0,4,210,5,16,4,11
	.byte	'CTRLCRCEN',0,1
	.word	466
	.byte	2,6,2,35,0,11
	.byte	'DATACRCEN',0,1
	.word	466
	.byte	2,4,2,35,0,11
	.byte	'REGCRCEN',0,1
	.word	466
	.byte	2,2,2,35,0,11
	.byte	'RIFCRC',0,1
	.word	466
	.byte	2,0,2,35,0,11
	.byte	'BPCRC',0,1
	.word	466
	.byte	2,6,2,35,1,11
	.byte	'RMTAERR',0,1
	.word	466
	.byte	2,4,2,35,1,11
	.byte	'reserved_12',0,4
	.word	483
	.byte	20,0,2,35,0,0,12,4,170,10,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11557
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_SMSTAT_Bits',0,4,222,5,16,4,11
	.byte	'SMSTAT',0,1
	.word	466
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	466
	.byte	2,0,2,35,0,11
	.byte	'SMSCLR',0,1
	.word	466
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	466
	.byte	7,0,2,35,1,11
	.byte	'SMCTRLSTS',0,1
	.word	466
	.byte	1,7,2,35,2,11
	.byte	'SMCTRLCLR',0,1
	.word	466
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	506
	.byte	14,0,2,35,2,0,12,4,178,10,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11764
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_SMUSER_Bits',0,4,234,5,16,4,11
	.byte	'CINIT',0,1
	.word	466
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,2
	.word	506
	.byte	14,0,2,35,0,11
	.byte	'RIFCRCTST',0,1
	.word	466
	.byte	2,6,2,35,2,11
	.byte	'BPCRCTST',0,1
	.word	466
	.byte	2,4,2,35,2,11
	.byte	'RMCTRLTST',0,1
	.word	466
	.byte	2,2,2,35,2,11
	.byte	'RDECCTST',0,1
	.word	466
	.byte	2,0,2,35,2,11
	.byte	'RMTAERRTST',0,1
	.word	466
	.byte	2,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	466
	.byte	6,0,2,35,3,0,12,4,186,10,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11977
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_CRC_DATA_Bits',0,4,232,2,16,4,11
	.byte	'CRC',0,4
	.word	483
	.byte	32,0,2,35,0,0,12,4,234,7,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12211
	.byte	4,2,35,0,0,15,216,2
	.word	12256
	.byte	16,85,0,15,32
	.word	466
	.byte	16,31,0,10
	.byte	'_Ifx_SPU_CRC_CTRL_Bits',0,4,226,2,16,4,11
	.byte	'CRC',0,4
	.word	483
	.byte	32,0,2,35,0,0,12,4,226,7,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12315
	.byte	4,2,35,0,0,15,100
	.word	12360
	.byte	16,24,0,10
	.byte	'_Ifx_SPU_CRC',0,4,217,11,25,220,3,13
	.byte	'DATA',0
	.word	12296
	.byte	216,2,2,35,0,13
	.byte	'reserved_158',0
	.word	12306
	.byte	32,3,35,216,2,13
	.byte	'CTRL',0
	.word	12400
	.byte	100,3,35,248,2,0,14
	.word	12409
	.byte	15,252,4
	.word	466
	.byte	16,251,4,0,10
	.byte	'_Ifx_SPU_USROTC_Bits',0,4,141,6,16,4,11
	.byte	'reserved_0',0,2
	.word	506
	.byte	16,0,2,35,0,11
	.byte	'TRSCTRL',0,1
	.word	466
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	466
	.byte	8,0,2,35,3,0,12,4,210,10,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12499
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ACCEN0_Bits',0,4,68,16,4,11
	.byte	'EN0',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	466
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	466
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	466
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	466
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	466
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	466
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	466
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	466
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	466
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	466
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	466
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	466
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	466
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	466
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	466
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	466
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	466
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	466
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	466
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	466
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	466
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	466
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	466
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	466
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	466
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	466
	.byte	1,0,2,35,3,0,12,4,154,6,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12631
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ACCEN1_Bits',0,4,105,16,4,11
	.byte	'reserved_0',0,4
	.word	483
	.byte	32,0,2,35,0,0,12,4,162,6,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13200
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_OCS_Bits',0,4,144,5,16,4,11
	.byte	'TGS',0,1
	.word	466
	.byte	2,6,2,35,0,11
	.byte	'TGB',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'TG_P',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	483
	.byte	20,8,2,35,0,11
	.byte	'SUS',0,1
	.word	466
	.byte	4,4,2,35,3,11
	.byte	'SUS_P',0,1
	.word	466
	.byte	1,3,2,35,3,11
	.byte	'SUSSTA',0,1
	.word	466
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	466
	.byte	2,0,2,35,3,0,12,4,234,9,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13289
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_ODA_Bits',0,4,157,5,16,4,11
	.byte	'DDREN',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'DREN',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	483
	.byte	30,0,2,35,0,0,12,4,242,9,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13495
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_KRST0_Bits',0,4,247,3,16,4,11
	.byte	'RST',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'RSTSTAT',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	483
	.byte	30,0,2,35,0,0,12,4,242,8,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13615
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_KRST1_Bits',0,4,255,3,16,4,11
	.byte	'RST',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	483
	.byte	31,0,2,35,0,0,12,4,250,8,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13738
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU_KRSTCLR_Bits',0,4,134,4,16,4,11
	.byte	'CLR',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	483
	.byte	31,0,2,35,0,0,12,4,130,9,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13842
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SPU',0,4,237,11,25,128,16,13
	.byte	'CLC',0
	.word	8555
	.byte	4,2,35,0,13
	.byte	'MODID',0
	.word	8683
	.byte	4,2,35,4,13
	.byte	'STAT',0
	.word	8933
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	8973
	.byte	20,2,35,12,13
	.byte	'reserved_20',0
	.word	8982
	.byte	16,2,35,32,13
	.byte	'ID',0
	.word	8991
	.byte	40,2,35,48,13
	.byte	'PACTR',0
	.word	2251
	.byte	4,2,35,88,13
	.byte	'DPASS_CONF',0
	.word	2412
	.byte	4,2,35,92,13
	.byte	'BE',0
	.word	8996
	.byte	128,1,2,35,96,13
	.byte	'BIN_REJ',0
	.word	5378
	.byte	128,2,3,35,224,1,13
	.byte	'MAGAPPROX',0
	.word	5452
	.byte	4,3,35,224,3,13
	.byte	'NCI',0
	.word	9001
	.byte	16,3,35,228,3,13
	.byte	'CFAR',0
	.word	9015
	.byte	12,3,35,244,3,13
	.byte	'SCALARADD',0
	.word	6632
	.byte	4,3,35,128,4,13
	.byte	'SCALARMULT',0
	.word	6723
	.byte	4,3,35,132,4,13
	.byte	'BINREJCTRL',0
	.word	6886
	.byte	4,3,35,136,4,13
	.byte	'LCLMAX',0
	.word	7055
	.byte	4,3,35,140,4,13
	.byte	'ACFG2',0
	.word	7143
	.byte	4,3,35,144,4,13
	.byte	'reserved_214',0
	.word	9020
	.byte	4,3,35,148,4,13
	.byte	'REGCRC',0
	.word	7247
	.byte	4,3,35,152,4,13
	.byte	'CTRL',0
	.word	7468
	.byte	4,3,35,156,4,13
	.byte	'MD',0
	.word	10026
	.byte	144,2,3,35,160,4,13
	.byte	'IDMCNT',0
	.word	10097
	.byte	4,3,35,176,6,13
	.byte	'IBMCNT',0
	.word	10203
	.byte	4,3,35,180,6,13
	.byte	'LDRCNT',0
	.word	10309
	.byte	4,3,35,184,6,13
	.byte	'FFTWCNT',0
	.word	10416
	.byte	4,3,35,188,6,13
	.byte	'FFTRCNT',0
	.word	10523
	.byte	4,3,35,192,6,13
	.byte	'ULDRCNT',0
	.word	10630
	.byte	4,3,35,196,6,13
	.byte	'ODMCNT',0
	.word	10736
	.byte	4,3,35,200,6,13
	.byte	'BRCNT',0
	.word	10841
	.byte	4,3,35,204,6,13
	.byte	'CFARCNT',0
	.word	10948
	.byte	4,3,35,208,6,13
	.byte	'ODMACNT',0
	.word	11095
	.byte	32,3,35,212,6,13
	.byte	'CNTCLR',0
	.word	11228
	.byte	4,3,35,244,6,13
	.byte	'MONITOR',0
	.word	11517
	.byte	4,3,35,248,6,13
	.byte	'SMCTRL',0
	.word	11724
	.byte	4,3,35,252,6,13
	.byte	'SMSTAT',0
	.word	11937
	.byte	4,3,35,128,7,13
	.byte	'SMUSER',0
	.word	12171
	.byte	4,3,35,132,7,13
	.byte	'CRC',0
	.word	12483
	.byte	220,3,3,35,136,7,13
	.byte	'reserved_564',0
	.word	12488
	.byte	252,4,3,35,228,10,13
	.byte	'USROTC',0
	.word	12591
	.byte	4,3,35,224,15,13
	.byte	'ACCEN0',0
	.word	13160
	.byte	4,3,35,228,15,13
	.byte	'ACCEN1',0
	.word	13249
	.byte	4,3,35,232,15,13
	.byte	'OCS',0
	.word	13455
	.byte	4,3,35,236,15,13
	.byte	'ODA',0
	.word	13575
	.byte	4,3,35,240,15,13
	.byte	'KRST0',0
	.word	13698
	.byte	4,3,35,244,15,13
	.byte	'KRST1',0
	.word	13802
	.byte	4,3,35,248,15,13
	.byte	'KRSTCLR',0
	.word	13908
	.byte	4,3,35,252,15,0,14
	.word	13948
.L450:
	.byte	3
	.word	14768
.L455:
	.byte	18,6,104,9,1,19
	.byte	'IfxSpu_Index_none',0,127,19
	.byte	'IfxSpu_Index_0',0,0,19
	.byte	'IfxSpu_Index_1',0,1,0
.L462:
	.byte	18,3,148,1,9,1,19
	.byte	'IfxSpu_DataSource_rif0',0,0,19
	.byte	'IfxSpu_DataSource_rif1',0,1,19
	.byte	'IfxSpu_DataSource_rifBoth',0,2,19
	.byte	'IfxSpu_DataSource_emem',0,3,0,18,3,137,1,9,1,19
	.byte	'IfxSpu_ClockDivisionRatio_unity',0,0,19
	.byte	'IfxSpu_ClockDivisionRatio_div2',0,1,19
	.byte	'IfxSpu_ClockDivisionRatio_div4',0,2,19
	.byte	'IfxSpu_ClockDivisionRatio_div8',0,3,0,17,3,153,5,9,12,13
	.byte	'powerDataWrite',0
	.word	466
	.byte	1,2,35,0,13
	.byte	'complexDataWrite',0
	.word	466
	.byte	1,2,35,1,13
	.byte	'inputDmaUnit',0
	.word	466
	.byte	1,2,35,2,13
	.byte	'linkedListEnd',0
	.word	466
	.byte	1,2,35,3,13
	.byte	'pactrTrigger',0
	.word	466
	.byte	1,2,35,4,13
	.byte	'anyStatus',0
	.word	466
	.byte	1,2,35,5,13
	.byte	'inputDmaReadError',0
	.word	466
	.byte	1,2,35,6,13
	.byte	'inputDmaWriteError',0
	.word	466
	.byte	1,2,35,7,13
	.byte	'outputDmaEngineError',0
	.word	466
	.byte	1,2,35,8,13
	.byte	'fifoOverrun',0
	.word	466
	.byte	1,2,35,9,13
	.byte	'pactrError',0
	.word	466
	.byte	1,2,35,10,13
	.byte	'math2UnitOverrun',0
	.word	466
	.byte	1,2,35,11,0,17,3,235,5,9,16,13
	.byte	'clockDivisionRatio',0
	.word	14948
	.byte	1,2,35,0,13
	.byte	'interrupt',0
	.word	15088
	.byte	12,2,35,4,0,24
	.word	15383
.L487:
	.byte	3
	.word	15437
.L496:
	.byte	3
	.word	15383
	.byte	24
	.word	374
.L500:
	.byte	3
	.word	15452
.L505:
	.byte	3
	.word	7183
.L515:
	.byte	18,3,167,2,9,1,19
	.byte	'IfxSpu_PassMode_single',0,0,19
	.byte	'IfxSpu_PassMode_double',0,1,19
	.byte	'IfxSpu_PassMode_alternate',0,2,0,18,3,71,9,1,19
	.byte	'IfxSpu_BinRejection_Mode_off',0,0,19
	.byte	'IfxSpu_BinRejection_Mode_reject',0,1,19
	.byte	'IfxSpu_BinRejection_Mode_zero',0,2,0,18,3,92,9,1,19
	.byte	'IfxSpu_CFAR_Engine_ca',0,0,19
	.byte	'IfxSpu_CFAR_Engine_gos',0,1,19
	.byte	'IfxSpu_CFAR_Engine_both',0,2,19
	.byte	'IfxSpu_CFAR_Engine_auto',0,3,0,17,3,132,5,9,12,13
	.byte	'mode',0
	.word	15552
	.byte	1,2,35,0,13
	.byte	'thresholdEnabled',0
	.word	466
	.byte	1,2,35,1,13
	.byte	'thresholdValue',0
	.word	7183
	.byte	4,2,35,2,13
	.byte	'numAllowedBins',0
	.word	506
	.byte	2,2,35,6,13
	.byte	'leftJustify',0
	.word	466
	.byte	1,2,35,8,13
	.byte	'inlineCfarSelect',0
	.word	15655
	.byte	1,2,35,9,0,24
	.word	15762
.L521:
	.byte	3
	.word	15904
.L542:
	.byte	18,3,158,2,9,1,19
	.byte	'IfxSpu_PassId_0',0,0,19
	.byte	'IfxSpu_PassId_1',0,1,0,18,3,113,9,1,19
	.byte	'IfxSpu_CFAR_Mode_off',0,0,19
	.byte	'IfxSpu_CFAR_Mode_inline',0,1,19
	.byte	'IfxSpu_CFAR_Mode_offline',0,2,19
	.byte	'IfxSpu_CFAR_Mode_localMaxInline',0,3,19
	.byte	'IfxSpu_CFAR_Mode_localMaxOffline',0,4,19
	.byte	'IfxSpu_CFAR_Mode_nci',0,5,19
	.byte	'IfxSpu_CFAR_Mode_localMaxNci',0,6,0,18,3,127,9,1,19
	.byte	'IfxSpu_CFAR_SpectrumExtension_off',0,0,19
	.byte	'IfxSpu_CFAR_SpectrumExtension_range',0,1,19
	.byte	'IfxSpu_CFAR_SpectrumExtension_velocity',0,2,0,17,3,232,3,9,12,13
	.byte	'mode',0
	.word	15957
	.byte	1,2,35,0,13
	.byte	'baseAddress',0
	.word	7183
	.byte	4,2,35,2,13
	.byte	'spectrumExtension',0
	.word	16162
	.byte	1,2,35,6,13
	.byte	'spectrumExtensionSize',0
	.word	466
	.byte	1,2,35,7,13
	.byte	'caCfarEnabled',0
	.word	466
	.byte	1,2,35,8,13
	.byte	'gosCfarEnabled',0
	.word	466
	.byte	1,2,35,9,0,24
	.word	16283
.L544:
	.byte	3
	.word	16430
	.byte	18,3,81,9,1,19
	.byte	'IfxSpu_CFAR_CA_Algorithm_cash',0,0,19
	.byte	'IfxSpu_CFAR_CA_Algorithm_ca',0,1,19
	.byte	'IfxSpu_CFAR_CA_Algorithm_cago',0,2,19
	.byte	'IfxSpu_CFAR_CA_Algorithm_caso',0,3,0,17,3,221,3,9,6,13
	.byte	'algorithm',0
	.word	16440
	.byte	1,2,35,0,13
	.byte	'guardCells',0
	.word	466
	.byte	1,2,35,1,13
	.byte	'windowCellsExponent',0
	.word	466
	.byte	1,2,35,2,13
	.byte	'cashSubWindowExponent',0
	.word	466
	.byte	1,2,35,3,13
	.byte	'beta',0
	.word	506
	.byte	2,2,35,4,0,24
	.word	16572
.L550:
	.byte	3
	.word	16692
	.byte	18,3,103,9,1,19
	.byte	'IfxSpu_CFAR_GOS_Algorithm_gos',0,0,19
	.byte	'IfxSpu_CFAR_GOS_Algorithm_gosgo',0,1,19
	.byte	'IfxSpu_CFAR_GOS_Algorithm_gosso',0,2,0,17,3,244,3,9,12,13
	.byte	'algorithm',0
	.word	16702
	.byte	1,2,35,0,13
	.byte	'guardCells',0
	.word	466
	.byte	1,2,35,1,13
	.byte	'indexLead',0
	.word	466
	.byte	1,2,35,2,13
	.byte	'indexLag',0
	.word	466
	.byte	1,2,35,3,13
	.byte	'windowCells',0
	.word	466
	.byte	1,2,35,4,13
	.byte	'beta',0
	.word	506
	.byte	2,2,35,6,13
	.byte	'addressOffset',0
	.word	506
	.byte	2,2,35,8,0,24
	.word	16808
.L559:
	.byte	3
	.word	16949
	.byte	18,3,132,3,9,1,19
	.byte	'IfxSpu_TriggerMode_off',0,0,19
	.byte	'IfxSpu_TriggerMode_internal',0,1,19
	.byte	'IfxSpu_TriggerMode_external',0,2,19
	.byte	'IfxSpu_TriggerMode_spu0Done',0,3,19
	.byte	'IfxSpu_TriggerMode_spu1Done',0,4,19
	.byte	'IfxSpu_TriggerMode_reload',0,5,19
	.byte	'IfxSpu_TriggerMode_software',0,6,19
	.byte	'IfxSpu_TriggerMode_stop',0,7,0,17,3,142,6,9,6,13
	.byte	'mode',0
	.word	16959
	.byte	1,2,35,0,13
	.byte	'clkDiv',0
	.word	14948
	.byte	1,2,35,1,13
	.byte	'trigger',0
	.word	466
	.byte	1,2,35,2,13
	.byte	'attentionRequest',0
	.word	466
	.byte	1,2,35,3,13
	.byte	'crossTrigger',0
	.word	466
	.byte	1,2,35,4,0
.L575:
	.byte	3
	.word	17195
	.byte	18,3,168,1,9,1,19
	.byte	'IfxSpu_FftSize_8',0,3,19
	.byte	'IfxSpu_FftSize_16',0,4,19
	.byte	'IfxSpu_FftSize_32',0,5,19
	.byte	'IfxSpu_FftSize_64',0,6,19
	.byte	'IfxSpu_FftSize_128',0,7,19
	.byte	'IfxSpu_FftSize_256',0,8,19
	.byte	'IfxSpu_FftSize_512',0,9,19
	.byte	'IfxSpu_FftSize_1024',0,10,19
	.byte	'IfxSpu_FftSize_2048',0,11,0,18,3,159,1,9,1,19
	.byte	'IfxSpu_FftDataFormat_complex16Bit',0,0,19
	.byte	'IfxSpu_FftDataFormat_complex32Bit',0,1,0,17,3,129,4,9,6,13
	.byte	'enabled',0
	.word	466
	.byte	1,2,35,0,13
	.byte	'inversed',0
	.word	466
	.byte	1,2,35,1,13
	.byte	'size',0
	.word	17302
	.byte	1,2,35,2,13
	.byte	'dataFormat',0
	.word	17495
	.byte	1,2,35,3,13
	.byte	'forceToReal',0
	.word	466
	.byte	1,2,35,4,13
	.byte	'exponent',0
	.word	466
	.byte	1,2,35,5,0,24
	.word	17574
.L586:
	.byte	3
	.word	17689
	.byte	17,3,141,4,9,12,13
	.byte	'enabled',0
	.word	466
	.byte	1,2,35,0,13
	.byte	'baseAddress',0
	.word	7183
	.byte	4,2,35,2,13
	.byte	'format',0
	.word	7927
	.byte	1,2,35,6,13
	.byte	'exponent',0
	.word	506
	.byte	2,2,35,8,13
	.byte	'inPlace',0
	.word	466
	.byte	1,2,35,10,0,24
	.word	17699
.L606:
	.byte	3
	.word	17795
	.byte	18,3,183,1,9,1,19
	.byte	'IfxSpu_Histogram_Bins_32',0,0,19
	.byte	'IfxSpu_Histogram_Bins_64',0,1,19
	.byte	'IfxSpu_Histogram_Bins_128',0,2,19
	.byte	'IfxSpu_Histogram_Bins_256',0,3,19
	.byte	'IfxSpu_Histogram_Bins_512',0,4,19
	.byte	'IfxSpu_Histogram_Bins_1024',0,5,19
	.byte	'IfxSpu_Histogram_Bins_2048',0,6,19
	.byte	'IfxSpu_Histogram_Bins_4096',0,7,0,17,3,152,4,9,12,13
	.byte	'enabled',0
	.word	466
	.byte	1,2,35,0,13
	.byte	'numClasses',0
	.word	17805
	.byte	1,2,35,1,13
	.byte	'baseAddress',0
	.word	7183
	.byte	4,2,35,2,13
	.byte	'startDelay',0
	.word	506
	.byte	2,2,35,6,13
	.byte	'endDelay',0
	.word	506
	.byte	2,2,35,8,13
	.byte	'antennaFilterEnabled',0
	.word	466
	.byte	1,2,35,10,13
	.byte	'antennaFilterMask',0
	.word	466
	.byte	1,2,35,11,0,24
	.word	18037
.L612:
	.byte	3
	.word	18197
	.byte	18,3,198,1,9,1,19
	.byte	'IfxSpu_InputDataFormat_real',0,0,19
	.byte	'IfxSpu_InputDataFormat_complex',0,1,0,18,3,207,1,9,1,19
	.byte	'IfxSpu_InputDataType_unsigned',0,0,19
	.byte	'IfxSpu_InputDataType_signed',0,1,0,18,3,148,2,9,1,19
	.byte	'IfxSpu_Num_Antennae_1',0,1,19
	.byte	'IfxSpu_Num_Antennae_2',0,2,19
	.byte	'IfxSpu_Num_Antennae_3',0,3,19
	.byte	'IfxSpu_Num_Antennae_4',0,4,0,17,3,195,4,9,24,13
	.byte	'dataFormat',0
	.word	18207
	.byte	1,2,35,0,13
	.byte	'dataType',0
	.word	18277
	.byte	1,2,35,1,13
	.byte	'numRamps',0
	.word	506
	.byte	2,2,35,2,13
	.byte	'numAntennae',0
	.word	18346
	.byte	1,2,35,4,13
	.byte	'sampleCount',0
	.word	506
	.byte	2,2,35,6,13
	.byte	'preAcquisitionCounterEnabled',0
	.word	466
	.byte	1,2,35,8,13
	.byte	'preAcquisitionCounterLimit',0
	.word	466
	.byte	1,2,35,9,13
	.byte	'bypassModeEnabled',0
	.word	466
	.byte	1,2,35,10,13
	.byte	'bypassAddress',0
	.word	7183
	.byte	4,2,35,12,13
	.byte	'bypassReloadEnabled',0
	.word	466
	.byte	1,2,35,16,13
	.byte	'triggerOnLimit',0
	.word	466
	.byte	1,2,35,17,13
	.byte	'preAcquisitionCounterReset',0
	.word	466
	.byte	1,2,35,18,13
	.byte	'preAcquisitionCounterTrigger',0
	.word	466
	.byte	1,2,35,19,13
	.byte	'preAcquisitionCounterError',0
	.word	466
	.byte	1,2,35,20,13
	.byte	'preAcquisitionCounterAttention',0
	.word	466
	.byte	1,2,35,21,0,18,3,209,2,9,1,19
	.byte	'IfxSpu_RM_InputDataFormat_complex16Bit',0,0,19
	.byte	'IfxSpu_RM_InputDataFormat_complex32Bit',0,1,19
	.byte	'IfxSpu_RM_InputDataFormat_power32Bit',0,2,19
	.byte	'IfxSpu_RM_InputDataFormat_real16Bit',0,4,19
	.byte	'IfxSpu_RM_InputDataFormat_real32Bit',0,5,19
	.byte	'IfxSpu_RM_InputDataFormat_realHalfFloat',0,6,19
	.byte	'IfxSpu_RM_InputDataFormat_complexHalfFloat',0,7,0,18,3,188,2,9,1,19
	.byte	'IfxSpu_RM_AddressingMode_linear',0,0,19
	.byte	'IfxSpu_RM_AddressingMode_transpose',0,1,0,18,3,223,2,9,1,19
	.byte	'IfxSpu_RM_ProcessingMode_default',0,0,19
	.byte	'IfxSpu_RM_ProcessingMode_integration',0,1,0,18,3,197,2,9,1,19
	.byte	'IfxSpu_RM_AntennaMapping_default',0,0,19
	.byte	'IfxSpu_RM_AntennaMapping_indexMode',0,1,19
	.byte	'IfxSpu_RM_AntennaMapping_innerLoopRepeat',0,2,19
	.byte	'IfxSpu_RM_AntennaMapping_outerLoopRepeat',0,3,19
	.byte	'IfxSpu_RM_AntennaMapping_binLoopRepeat',0,4,0,17,3,218,4,9,28,13
	.byte	'dataFormat',0
	.word	18881
	.byte	1,2,35,0,13
	.byte	'baseAddress',0
	.word	7183
	.byte	4,2,35,2,13
	.byte	'innerLoopOffset',0
	.word	7183
	.byte	4,2,35,6,13
	.byte	'outerLoopOffset',0
	.word	7183
	.byte	4,2,35,10,13
	.byte	'binLoopOffset',0
	.word	7183
	.byte	4,2,35,14,13
	.byte	'innerLoopRepeat',0
	.word	506
	.byte	2,2,35,18,13
	.byte	'outerLoopRepeat',0
	.word	506
	.byte	2,2,35,20,13
	.byte	'binLoopRepeat',0
	.word	506
	.byte	2,2,35,22,13
	.byte	'addressingMode',0
	.word	19172
	.byte	1,2,35,24,13
	.byte	'processingMode',0
	.word	19250
	.byte	1,2,35,25,13
	.byte	'numBlocks',0
	.word	466
	.byte	1,2,35,26,13
	.byte	'antennaMapping',0
	.word	19331
	.byte	1,2,35,27,0,17,3,144,5,9,56,13
	.byte	'dataSource',0
	.word	14838
	.byte	1,2,35,0,13
	.byte	'rif',0
	.word	18449
	.byte	24,2,35,4,13
	.byte	'rm',0
	.word	19537
	.byte	28,2,35,28,0,24
	.word	19822
.L625:
	.byte	3
	.word	19874
	.byte	18,3,245,1,9,1,19
	.byte	'IfxSpu_LocalMax_WindowWidth_off',0,0,19
	.byte	'IfxSpu_LocalMax_WindowWidth_three',0,1,19
	.byte	'IfxSpu_LocalMax_WindowWidth_five',0,2,0,18,3,225,1,9,1,19
	.byte	'IfxSpu_LocalMax_Mode_off',0,0,19
	.byte	'IfxSpu_LocalMax_Mode_under',0,1,19
	.byte	'IfxSpu_LocalMax_Mode_over',0,2,0,18,3,235,1,9,1,19
	.byte	'IfxSpu_LocalMax_ThresholdMode_off',0,0,19
	.byte	'IfxSpu_LocalMax_ThresholdMode_under',0,1,19
	.byte	'IfxSpu_LocalMax_ThresholdMode_over',0,2,0,18,3,216,1,9,1,19
	.byte	'IfxSpu_LocalMax_CombinedMode_or',0,0,19
	.byte	'IfxSpu_LocalMax_CombinedMode_and',0,1,0,17,3,171,5,9,12,13
	.byte	'windowWidth',0
	.word	19884
	.byte	1,2,35,0,13
	.byte	'localMaxMode',0
	.word	19996
	.byte	1,2,35,1,13
	.byte	'thresholdMode',0
	.word	20087
	.byte	1,2,35,2,13
	.byte	'combinedMode',0
	.word	20205
	.byte	1,2,35,3,13
	.byte	'thresholdValue',0
	.word	7183
	.byte	4,2,35,4,13
	.byte	'leftJustify',0
	.word	466
	.byte	1,2,35,8,0,24
	.word	20281
.L654:
	.byte	3
	.word	20421
	.byte	17,3,183,5,9,4,13
	.byte	'alpha',0
	.word	506
	.byte	2,2,35,0,13
	.byte	'beta',0
	.word	506
	.byte	2,2,35,2,0
.L660:
	.byte	3
	.word	20431
	.byte	18,3,147,3,9,1,19
	.byte	'IfxSpu_WindowDataFormat_real16',0,0,19
	.byte	'IfxSpu_WindowDataFormat_real32',0,1,19
	.byte	'IfxSpu_WindowDataFormat_complex16',0,2,19
	.byte	'IfxSpu_WindowDataFormat_complex32',0,3,0,15,16
	.word	506
	.byte	16,7,0,17,3,207,3,9,20,13
	.byte	'enabled',0
	.word	466
	.byte	1,2,35,0,13
	.byte	'dataFormat',0
	.word	20472
	.byte	1,2,35,1,13
	.byte	'baseAddress',0
	.word	506
	.byte	2,2,35,2,13
	.byte	'antennaOffsets',0
	.word	20617
	.byte	16,2,35,4,0,18,3,177,2,9,1,19
	.byte	'IfxSpu_PhaseShift_0',0,0,19
	.byte	'IfxSpu_PhaseShift_90',0,1,19
	.byte	'IfxSpu_PhaseShift_180',0,2,19
	.byte	'IfxSpu_PhaseShift_270',0,3,0,17,3,165,4,9,32,13
	.byte	'loaderExponent',0
	.word	466
	.byte	1,2,35,0,13
	.byte	'numDropLastSamples',0
	.word	466
	.byte	1,2,35,1,13
	.byte	'numDropFirstSamples',0
	.word	466
	.byte	1,2,35,2,13
	.byte	'numPadFrontSamples',0
	.word	506
	.byte	2,2,35,4,13
	.byte	'window',0
	.word	20626
	.byte	20,2,35,8,13
	.byte	'phaseShift',0
	.word	20715
	.byte	1,2,35,28,0,24
	.word	20815
.L669:
	.byte	3
	.word	20967
	.byte	18,3,255,1,9,1,19
	.byte	'IfxSpu_NCI_OutputFormat_off',0,0,19
	.byte	'IfxSpu_NCI_OutputFormat_real16Bit',0,1,19
	.byte	'IfxSpu_NCI_OutputFormat_real32Bit',0,2,0,18,3,137,2,9,1,19
	.byte	'IfxSpu_NCI_ScalingFactor_off',0,0,19
	.byte	'IfxSpu_NCI_ScalingFactor_div2',0,1,19
	.byte	'IfxSpu_NCI_ScalingFactor_div4',0,2,19
	.byte	'IfxSpu_NCI_ScalingFactor_div8',0,3,0,17,3,177,4,9,8,13
	.byte	'enabled',0
	.word	466
	.byte	1,2,35,0,13
	.byte	'baseAddress',0
	.word	7183
	.byte	4,2,35,2,13
	.byte	'outputFormat',0
	.word	20977
	.byte	1,2,35,6,13
	.byte	'scalingFactor',0
	.word	21086
	.byte	1,2,35,7,0,24
	.word	21220
.L683:
	.byte	3
	.word	21310
.L689:
	.byte	3
	.word	506
	.byte	17,3,187,4,9,6,13
	.byte	'enabled',0
	.word	466
	.byte	1,2,35,0,13
	.byte	'baseAddress',0
	.word	7183
	.byte	4,2,35,2,0,24
	.word	21325
.L702:
	.byte	3
	.word	21370
	.byte	17,3,236,4,9,6,13
	.byte	'enabled',0
	.word	466
	.byte	1,2,35,0,13
	.byte	'baseAddress',0
	.word	7183
	.byte	4,2,35,2,0,24
	.word	21380
.L709:
	.byte	3
	.word	21425
	.byte	18,3,173,3,9,1,19
	.byte	'IfxSpu_Summation_Mode_off',0,0,19
	.byte	'IfxSpu_Summation_Mode_sum',0,1,19
	.byte	'IfxSpu_Summation_Mode_sumLinP',0,2,19
	.byte	'IfxSpu_Summation_Mode_sumAnt',0,3,0,18,3,232,2,9,1,19
	.byte	'IfxSpu_Summation_DataFormat_complex',0,0,19
	.byte	'IfxSpu_Summation_DataFormat_real',0,1,0,18,3,191,3,9,1,19
	.byte	'IfxSpu_Summation_Scale_off',0,0,19
	.byte	'IfxSpu_Summation_Scale_div2',0,1,19
	.byte	'IfxSpu_Summation_Scale_div4',0,2,19
	.byte	'IfxSpu_Summation_Scale_div8',0,3,0,18,3,183,3,9,1,19
	.byte	'IfxSpu_Summation_Precision_32bit',0,0,19
	.byte	'IfxSpu_Summation_Precision_16bit',0,1,0,17,3,244,4,9,12,13
	.byte	'baseAddress',0
	.word	7183
	.byte	4,2,35,0,13
	.byte	'mode',0
	.word	21435
	.byte	1,2,35,4,13
	.byte	'dataFormat',0
	.word	21561
	.byte	1,2,35,5,13
	.byte	'antennaeToUse',0
	.word	466
	.byte	1,2,35,6,13
	.byte	'shift',0
	.word	21641
	.byte	1,2,35,7,13
	.byte	'precision',0
	.word	21767
	.byte	1,2,35,8,0,24
	.word	21844
.L716:
	.byte	3
	.word	21963
	.byte	24
	.word	7183
.L736:
	.byte	3
	.word	21973
	.byte	14
	.word	7183
.L739:
	.byte	3
	.word	21983
	.byte	17,3,153,6,9,6,13
	.byte	'enabled',0
	.word	466
	.byte	1,2,35,0,13
	.byte	'baseAddress',0
	.word	7183
	.byte	4,2,35,2,0,24
	.word	21993
.L745:
	.byte	3
	.word	22038
.L764:
	.byte	3
	.word	466
.L766:
	.byte	7
	.byte	'long int',0,4,5,7
	.byte	'short int',0,2,5,25
	.byte	'__wchar_t',0,7,1,1
	.word	22065
	.byte	25
	.byte	'__size_t',0,7,1,1
	.word	483
	.byte	25
	.byte	'__ptrdiff_t',0,7,1,1
	.word	499
	.byte	26,1,3
	.word	22133
	.byte	25
	.byte	'__codeptr',0,7,1,1
	.word	22135
	.byte	25
	.byte	'boolean',0,8,104,29
	.word	466
	.byte	25
	.byte	'uint8',0,8,108,29
	.word	466
	.byte	25
	.byte	'uint16',0,8,112,29
	.word	506
	.byte	25
	.byte	'uint32',0,8,116,29
	.word	7183
	.byte	25
	.byte	'uint64',0,8,121,29
	.word	348
	.byte	25
	.byte	'sint16',0,8,129,1,29
	.word	22065
	.byte	25
	.byte	'sint32',0,8,134,1,29
	.word	22053
	.byte	7
	.byte	'long long int',0,8,5,25
	.byte	'sint64',0,8,141,1,29
	.word	22265
	.byte	25
	.byte	'float32',0,8,170,1,29
	.word	294
	.byte	25
	.byte	'pvoid',0,9,54,28
	.word	380
	.byte	25
	.byte	'Ifx_TickTime',0,9,76,28
	.word	22265
	.byte	14
	.word	374
	.byte	3
	.word	22350
	.byte	17,9,140,1,9,8,13
	.byte	'module',0
	.word	22355
	.byte	4,2,35,0,13
	.byte	'index',0
	.word	22053
	.byte	4,2,35,4,0,25
	.byte	'IfxModule_IndexMap',0,9,144,1,3
	.word	22360
	.byte	25
	.byte	'Ifx_UReg_8Bit',0,10,96,24
	.word	466
	.byte	25
	.byte	'Ifx_UReg_32Bit',0,10,98,24
	.word	483
	.byte	25
	.byte	'Ifx_SReg_32Bit',0,10,101,24
	.word	499
	.byte	25
	.byte	'Ifx_SPU_ACCEN0_Bits',0,4,102,3
	.word	12631
	.byte	25
	.byte	'Ifx_SPU_ACCEN1_Bits',0,4,108,3
	.word	13200
	.byte	25
	.byte	'Ifx_SPU_ACFG2_Bits',0,4,114,3
	.word	7095
	.byte	25
	.byte	'Ifx_SPU_BE_ANTOFST_Bits',0,4,121,3
	.word	2808
	.byte	25
	.byte	'Ifx_SPU_BE_CFARCTRL_Bits',0,4,132,1,3
	.word	4201
	.byte	25
	.byte	'Ifx_SPU_BE_LDR_CONF_Bits',0,4,145,1,3
	.word	2452
	.byte	25
	.byte	'Ifx_SPU_BE_LDR_CONF2_Bits',0,4,154,1,3
	.word	2661
	.byte	25
	.byte	'Ifx_SPU_BE_NCICTRL_Bits',0,4,164,1,3
	.word	3585
	.byte	25
	.byte	'Ifx_SPU_BE_ODP_CONF_Bits',0,4,178,1,3
	.word	3362
	.byte	25
	.byte	'Ifx_SPU_BE_PWRCTRL_Bits',0,4,186,1,3
	.word	4076
	.byte	25
	.byte	'Ifx_SPU_BE_PWRSUM_Bits',0,4,195,1,3
	.word	3928
	.byte	25
	.byte	'Ifx_SPU_BE_SBCTRL_Bits',0,4,203,1,3
	.word	4383
	.byte	25
	.byte	'Ifx_SPU_BE_SUMCTRL_Bits',0,4,214,1,3
	.word	3745
	.byte	25
	.byte	'Ifx_SPU_BE_UNLDR_ACFG_Bits',0,4,220,1,3
	.word	3265
	.byte	25
	.byte	'Ifx_SPU_BE_UNLDR_CONF_Bits',0,4,233,1,3
	.word	2936
	.byte	25
	.byte	'Ifx_SPU_BE_UNLDR_CONF2_Bits',0,4,240,1,3
	.word	3158
	.byte	25
	.byte	'Ifx_SPU_BINREJCTRL_Bits',0,4,250,1,3
	.word	6763
	.byte	25
	.byte	'Ifx_SPU_BIN_REJ_Bits',0,4,159,2,3
	.word	4775
	.byte	25
	.byte	'Ifx_SPU_BRCNT_Bits',0,4,166,2,3
	.word	10776
	.byte	25
	.byte	'Ifx_SPU_CFARCNT_Bits',0,4,173,2,3
	.word	10881
	.byte	25
	.byte	'Ifx_SPU_CFAR_CFG1_Bits',0,4,185,2,3
	.word	6005
	.byte	25
	.byte	'Ifx_SPU_CFAR_CFG2_Bits',0,4,196,2,3
	.word	6213
	.byte	25
	.byte	'Ifx_SPU_CFAR_CFG3_Bits',0,4,203,2,3
	.word	6402
	.byte	25
	.byte	'Ifx_SPU_CLC_Bits',0,4,213,2,3
	.word	8444
	.byte	25
	.byte	'Ifx_SPU_CNTCLR_Bits',0,4,223,2,3
	.word	11104
	.byte	25
	.byte	'Ifx_SPU_CRC_CTRL_Bits',0,4,229,2,3
	.word	12315
	.byte	25
	.byte	'Ifx_SPU_CRC_DATA_Bits',0,4,235,2,3
	.word	12211
	.byte	25
	.byte	'Ifx_SPU_CTRL_Bits',0,4,249,2,3
	.word	7287
	.byte	25
	.byte	'Ifx_SPU_DPASS_CONF_Bits',0,4,131,3,3
	.word	2291
	.byte	25
	.byte	'Ifx_SPU_FFTRCNT_Bits',0,4,138,3,3
	.word	10456
	.byte	25
	.byte	'Ifx_SPU_FFTWCNT_Bits',0,4,145,3,3
	.word	10349
	.byte	25
	.byte	'Ifx_SPU_IBMCNT_Bits',0,4,152,3,3
	.word	10137
	.byte	25
	.byte	'Ifx_SPU_IDMCNT_Bits',0,4,159,3,3
	.word	10031
	.byte	25
	.byte	'Ifx_SPU_ID_CONF_Bits',0,4,172,3,3
	.word	528
	.byte	25
	.byte	'Ifx_SPU_ID_CONF2_Bits',0,4,182,3,3
	.word	745
	.byte	25
	.byte	'Ifx_SPU_ID_RM_ACFG0_Bits',0,4,188,3,3
	.word	1714
	.byte	25
	.byte	'Ifx_SPU_ID_RM_ACFG1_Bits',0,4,194,3,3
	.word	1809
	.byte	25
	.byte	'Ifx_SPU_ID_RM_BLO_Bits',0,4,201,3,3
	.word	1348
	.byte	25
	.byte	'Ifx_SPU_ID_RM_BLR_Bits',0,4,208,3,3
	.word	1605
	.byte	25
	.byte	'Ifx_SPU_ID_RM_CONF_Bits',0,4,221,3,3
	.word	914
	.byte	25
	.byte	'Ifx_SPU_ID_RM_ILO_Bits',0,4,228,3,3
	.word	1130
	.byte	25
	.byte	'Ifx_SPU_ID_RM_IOLR_Bits',0,4,237,3,3
	.word	1457
	.byte	25
	.byte	'Ifx_SPU_ID_RM_OLO_Bits',0,4,244,3,3
	.word	1239
	.byte	25
	.byte	'Ifx_SPU_KRST0_Bits',0,4,252,3,3
	.word	13615
	.byte	25
	.byte	'Ifx_SPU_KRST1_Bits',0,4,131,4,3
	.word	13738
	.byte	25
	.byte	'Ifx_SPU_KRSTCLR_Bits',0,4,138,4,3
	.word	13842
	.byte	25
	.byte	'Ifx_SPU_LCLMAX_Bits',0,4,149,4,3
	.word	6926
	.byte	25
	.byte	'Ifx_SPU_LDRCNT_Bits',0,4,156,4,3
	.word	10243
	.byte	25
	.byte	'Ifx_SPU_MAGAPPROX_Bits',0,4,163,4,3
	.word	5388
	.byte	25
	.byte	'Ifx_SPU_MD_BINCOUNT_Bits',0,4,171,4,3
	.word	9184
	.byte	25
	.byte	'Ifx_SPU_MD_MASK_ACCEPT_Bits',0,4,208,4,3
	.word	9318
	.byte	25
	.byte	'Ifx_SPU_MD_METADATA_Bits',0,4,217,4,3
	.word	9029
	.byte	25
	.byte	'Ifx_SPU_MODID_Bits',0,4,225,4,3
	.word	8595
	.byte	25
	.byte	'Ifx_SPU_MONITOR_Bits',0,4,241,4,3
	.word	11268
	.byte	25
	.byte	'Ifx_SPU_NCI_SCALAR0_Bits',0,4,248,4,3
	.word	5492
	.byte	25
	.byte	'Ifx_SPU_NCI_SCALAR1_Bits',0,4,255,4,3
	.word	5597
	.byte	25
	.byte	'Ifx_SPU_NCI_SCALAR2_Bits',0,4,134,5,3
	.word	5702
	.byte	25
	.byte	'Ifx_SPU_NCI_SCALAR3_Bits',0,4,141,5,3
	.word	5807
	.byte	25
	.byte	'Ifx_SPU_OCS_Bits',0,4,154,5,3
	.word	13289
	.byte	25
	.byte	'Ifx_SPU_ODA_Bits',0,4,162,5,3
	.word	13495
	.byte	25
	.byte	'Ifx_SPU_ODMACNT_Bits',0,4,169,5,3
	.word	10988
	.byte	25
	.byte	'Ifx_SPU_ODMCNT_Bits',0,4,176,5,3
	.word	10670
	.byte	25
	.byte	'Ifx_SPU_PACTR_Bits',0,4,189,5,3
	.word	2091
	.byte	25
	.byte	'Ifx_SPU_REGCRC_Bits',0,4,195,5,3
	.word	7204
	.byte	25
	.byte	'Ifx_SPU_SCALARADD_Bits',0,4,201,5,3
	.word	6582
	.byte	25
	.byte	'Ifx_SPU_SCALARMULT_Bits',0,4,207,5,3
	.word	6672
	.byte	25
	.byte	'Ifx_SPU_SMCTRL_Bits',0,4,219,5,3
	.word	11557
	.byte	25
	.byte	'Ifx_SPU_SMSTAT_Bits',0,4,231,5,3
	.word	11764
	.byte	25
	.byte	'Ifx_SPU_SMUSER_Bits',0,4,244,5,3
	.word	11977
	.byte	25
	.byte	'Ifx_SPU_STAT_Bits',0,4,131,6,3
	.word	8723
	.byte	25
	.byte	'Ifx_SPU_ULDRCNT_Bits',0,4,138,6,3
	.word	10563
	.byte	25
	.byte	'Ifx_SPU_USROTC_Bits',0,4,146,6,3
	.word	12499
	.byte	25
	.byte	'Ifx_SPU_ACCEN0',0,4,159,6,3
	.word	13160
	.byte	25
	.byte	'Ifx_SPU_ACCEN1',0,4,167,6,3
	.word	13249
	.byte	25
	.byte	'Ifx_SPU_ACFG2',0,4,175,6,3
	.word	7143
	.byte	25
	.byte	'Ifx_SPU_BE_ANTOFST',0,4,183,6,3
	.word	2887
	.byte	25
	.byte	'Ifx_SPU_BE_CFARCTRL',0,4,191,6,3
	.word	4343
	.byte	25
	.byte	'Ifx_SPU_BE_LDR_CONF',0,4,199,6,3
	.word	2621
	.byte	25
	.byte	'Ifx_SPU_BE_LDR_CONF2',0,4,207,6,3
	.word	2768
	.byte	25
	.byte	'Ifx_SPU_BE_NCICTRL',0,4,215,6,3
	.word	3705
	.byte	25
	.byte	'Ifx_SPU_BE_ODP_CONF',0,4,223,6,3
	.word	3545
	.byte	25
	.byte	'Ifx_SPU_BE_PWRCTRL',0,4,231,6,3
	.word	4161
	.byte	25
	.byte	'Ifx_SPU_BE_PWRSUM',0,4,239,6,3
	.word	4036
	.byte	25
	.byte	'Ifx_SPU_BE_SBCTRL',0,4,247,6,3
	.word	4467
	.byte	25
	.byte	'Ifx_SPU_BE_SUMCTRL',0,4,255,6,3
	.word	3888
	.byte	25
	.byte	'Ifx_SPU_BE_UNLDR_ACFG',0,4,135,7,3
	.word	3322
	.byte	25
	.byte	'Ifx_SPU_BE_UNLDR_CONF',0,4,143,7,3
	.word	3118
	.byte	25
	.byte	'Ifx_SPU_BE_UNLDR_CONF2',0,4,151,7,3
	.word	3225
	.byte	25
	.byte	'Ifx_SPU_BINREJCTRL',0,4,159,7,3
	.word	6886
	.byte	25
	.byte	'Ifx_SPU_BIN_REJ',0,4,167,7,3
	.word	5338
	.byte	25
	.byte	'Ifx_SPU_BRCNT',0,4,175,7,3
	.word	10841
	.byte	25
	.byte	'Ifx_SPU_CFARCNT',0,4,183,7,3
	.word	10948
	.byte	25
	.byte	'Ifx_SPU_CFAR_CFG1',0,4,191,7,3
	.word	6173
	.byte	25
	.byte	'Ifx_SPU_CFAR_CFG2',0,4,199,7,3
	.word	6362
	.byte	25
	.byte	'Ifx_SPU_CFAR_CFG3',0,4,207,7,3
	.word	6474
	.byte	25
	.byte	'Ifx_SPU_CLC',0,4,215,7,3
	.word	8555
	.byte	25
	.byte	'Ifx_SPU_CNTCLR',0,4,223,7,3
	.word	11228
	.byte	25
	.byte	'Ifx_SPU_CRC_CTRL',0,4,231,7,3
	.word	12360
	.byte	25
	.byte	'Ifx_SPU_CRC_DATA',0,4,239,7,3
	.word	12256
	.byte	25
	.byte	'Ifx_SPU_CTRL',0,4,247,7,3
	.word	7468
	.byte	25
	.byte	'Ifx_SPU_DPASS_CONF',0,4,255,7,3
	.word	2412
	.byte	25
	.byte	'Ifx_SPU_FFTRCNT',0,4,135,8,3
	.word	10523
	.byte	25
	.byte	'Ifx_SPU_FFTWCNT',0,4,143,8,3
	.word	10416
	.byte	25
	.byte	'Ifx_SPU_IBMCNT',0,4,151,8,3
	.word	10203
	.byte	25
	.byte	'Ifx_SPU_IDMCNT',0,4,159,8,3
	.word	10097
	.byte	25
	.byte	'Ifx_SPU_ID_CONF',0,4,167,8,3
	.word	705
	.byte	25
	.byte	'Ifx_SPU_ID_CONF2',0,4,175,8,3
	.word	874
	.byte	25
	.byte	'Ifx_SPU_ID_RM_ACFG0',0,4,183,8,3
	.word	1769
	.byte	25
	.byte	'Ifx_SPU_ID_RM_ACFG1',0,4,191,8,3
	.word	1864
	.byte	25
	.byte	'Ifx_SPU_ID_RM_BLO',0,4,199,8,3
	.word	1417
	.byte	25
	.byte	'Ifx_SPU_ID_RM_BLR',0,4,207,8,3
	.word	1674
	.byte	25
	.byte	'Ifx_SPU_ID_RM_CONF',0,4,215,8,3
	.word	1090
	.byte	25
	.byte	'Ifx_SPU_ID_RM_ILO',0,4,223,8,3
	.word	1199
	.byte	25
	.byte	'Ifx_SPU_ID_RM_IOLR',0,4,231,8,3
	.word	1565
	.byte	25
	.byte	'Ifx_SPU_ID_RM_OLO',0,4,239,8,3
	.word	1308
	.byte	25
	.byte	'Ifx_SPU_KRST0',0,4,247,8,3
	.word	13698
	.byte	25
	.byte	'Ifx_SPU_KRST1',0,4,255,8,3
	.word	13802
	.byte	25
	.byte	'Ifx_SPU_KRSTCLR',0,4,135,9,3
	.word	13908
	.byte	25
	.byte	'Ifx_SPU_LCLMAX',0,4,143,9,3
	.word	7055
	.byte	25
	.byte	'Ifx_SPU_LDRCNT',0,4,151,9,3
	.word	10309
	.byte	25
	.byte	'Ifx_SPU_MAGAPPROX',0,4,159,9,3
	.word	5452
	.byte	25
	.byte	'Ifx_SPU_MD_BINCOUNT',0,4,167,9,3
	.word	9278
	.byte	25
	.byte	'Ifx_SPU_MD_MASK_ACCEPT',0,4,175,9,3
	.word	9888
	.byte	25
	.byte	'Ifx_SPU_MD_METADATA',0,4,183,9,3
	.word	9144
	.byte	25
	.byte	'Ifx_SPU_MODID',0,4,191,9,3
	.word	8683
	.byte	25
	.byte	'Ifx_SPU_MONITOR',0,4,199,9,3
	.word	11517
	.byte	25
	.byte	'Ifx_SPU_NCI_SCALAR0',0,4,207,9,3
	.word	5557
	.byte	25
	.byte	'Ifx_SPU_NCI_SCALAR1',0,4,215,9,3
	.word	5662
	.byte	25
	.byte	'Ifx_SPU_NCI_SCALAR2',0,4,223,9,3
	.word	5767
	.byte	25
	.byte	'Ifx_SPU_NCI_SCALAR3',0,4,231,9,3
	.word	5872
	.byte	25
	.byte	'Ifx_SPU_OCS',0,4,239,9,3
	.word	13455
	.byte	25
	.byte	'Ifx_SPU_ODA',0,4,247,9,3
	.word	13575
	.byte	25
	.byte	'Ifx_SPU_ODMACNT',0,4,255,9,3
	.word	11055
	.byte	25
	.byte	'Ifx_SPU_ODMCNT',0,4,135,10,3
	.word	10736
	.byte	25
	.byte	'Ifx_SPU_PACTR',0,4,143,10,3
	.word	2251
	.byte	25
	.byte	'Ifx_SPU_REGCRC',0,4,151,10,3
	.word	7247
	.byte	25
	.byte	'Ifx_SPU_SCALARADD',0,4,159,10,3
	.word	6632
	.byte	25
	.byte	'Ifx_SPU_SCALARMULT',0,4,167,10,3
	.word	6723
	.byte	25
	.byte	'Ifx_SPU_SMCTRL',0,4,175,10,3
	.word	11724
	.byte	25
	.byte	'Ifx_SPU_SMSTAT',0,4,183,10,3
	.word	11937
	.byte	25
	.byte	'Ifx_SPU_SMUSER',0,4,191,10,3
	.word	12171
	.byte	25
	.byte	'Ifx_SPU_STAT',0,4,199,10,3
	.word	8933
	.byte	25
	.byte	'Ifx_SPU_ULDRCNT',0,4,207,10,3
	.word	10630
	.byte	25
	.byte	'Ifx_SPU_USROTC',0,4,215,10,3
	.word	12591
	.byte	14
	.word	1904
	.byte	25
	.byte	'Ifx_SPU_ID',0,4,239,10,3
	.word	26618
	.byte	14
	.word	4507
	.byte	25
	.byte	'Ifx_SPU_BE',0,4,141,11,3
	.word	26643
	.byte	14
	.word	5912
	.byte	25
	.byte	'Ifx_SPU_NCI',0,4,162,11,3
	.word	26668
	.byte	14
	.word	6514
	.byte	25
	.byte	'Ifx_SPU_CFAR',0,4,182,11,3
	.word	26694
	.byte	14
	.word	9938
	.byte	25
	.byte	'Ifx_SPU_MD',0,4,202,11,3
	.word	26721
	.byte	14
	.word	12409
	.byte	25
	.byte	'Ifx_SPU_CRC',0,4,222,11,3
	.word	26746
	.byte	14
	.word	13948
	.byte	25
	.byte	'Ifx_SPU',0,4,158,12,3
	.word	26772
	.byte	25
	.byte	'IfxSpu_Index',0,6,109,3
	.word	14778
	.byte	15,16
	.word	22360
	.byte	16,1,0,24
	.word	26815
	.byte	27
	.byte	'IfxSpu_cfg_indexMap',0,6,117,41
	.word	26824
	.byte	1,1,18,11,150,11,9,1,19
	.byte	'IfxScu_WDTCON1_IR_divBy16384',0,0,19
	.byte	'IfxScu_WDTCON1_IR_divBy256',0,1,19
	.byte	'IfxScu_WDTCON1_IR_divBy64',0,2,0,25
	.byte	'IfxScu_WDTCON1_IR',0,11,155,11,3
	.word	26859
	.byte	10
	.byte	'_Ifx_SCU_ACCEN00_Bits',0,12,68,16,4,11
	.byte	'EN0',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	466
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	466
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	466
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	466
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	466
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	466
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	466
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	466
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	466
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	466
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	466
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	466
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	466
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	466
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	466
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	466
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	466
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	466
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	466
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	466
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	466
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	466
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	466
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	466
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	466
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	466
	.byte	1,0,2,35,3,0,25
	.byte	'Ifx_SCU_ACCEN00_Bits',0,12,102,3
	.word	26981
	.byte	10
	.byte	'_Ifx_SCU_ACCEN01_Bits',0,12,105,16,4,11
	.byte	'reserved_0',0,4
	.word	483
	.byte	32,0,2,35,0,0,25
	.byte	'Ifx_SCU_ACCEN01_Bits',0,12,108,3
	.word	27540
	.byte	10
	.byte	'_Ifx_SCU_ACCEN10_Bits',0,12,111,16,4,11
	.byte	'EN0',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	466
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	466
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	466
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	466
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	466
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	466
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	466
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	466
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	466
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	466
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	466
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	466
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	466
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	466
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	466
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	466
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	466
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	466
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	466
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	466
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	466
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	466
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	466
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	466
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	466
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	466
	.byte	1,0,2,35,3,0,25
	.byte	'Ifx_SCU_ACCEN10_Bits',0,12,145,1,3
	.word	27619
	.byte	10
	.byte	'_Ifx_SCU_ACCEN11_Bits',0,12,148,1,16,4,11
	.byte	'reserved_0',0,4
	.word	483
	.byte	32,0,2,35,0,0,25
	.byte	'Ifx_SCU_ACCEN11_Bits',0,12,151,1,3
	.word	28179
	.byte	10
	.byte	'_Ifx_SCU_ARSTDIS_Bits',0,12,154,1,16,4,11
	.byte	'STM0DIS',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'STM1DIS',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'STM2DIS',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'STM3DIS',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'STM4DIS',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'STM5DIS',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	466
	.byte	2,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	483
	.byte	24,0,2,35,0,0,25
	.byte	'Ifx_SCU_ARSTDIS_Bits',0,12,164,1,3
	.word	28260
	.byte	10
	.byte	'_Ifx_SCU_CCUCON0_Bits',0,12,167,1,16,4,11
	.byte	'STMDIV',0,1
	.word	466
	.byte	4,4,2,35,0,11
	.byte	'GTMDIV',0,1
	.word	466
	.byte	4,0,2,35,0,11
	.byte	'SRIDIV',0,1
	.word	466
	.byte	4,4,2,35,1,11
	.byte	'LPDIV',0,1
	.word	466
	.byte	3,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	466
	.byte	1,0,2,35,1,11
	.byte	'SPBDIV',0,1
	.word	466
	.byte	4,4,2,35,2,11
	.byte	'BBBDIV',0,1
	.word	466
	.byte	4,0,2,35,2,11
	.byte	'FSIDIV',0,1
	.word	466
	.byte	2,6,2,35,3,11
	.byte	'FSI2DIV',0,1
	.word	466
	.byte	2,4,2,35,3,11
	.byte	'CLKSEL',0,1
	.word	466
	.byte	2,2,2,35,3,11
	.byte	'UP',0,1
	.word	466
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	466
	.byte	1,0,2,35,3,0,25
	.byte	'Ifx_SCU_CCUCON0_Bits',0,12,181,1,3
	.word	28477
	.byte	10
	.byte	'_Ifx_SCU_CCUCON1_Bits',0,12,184,1,16,4,11
	.byte	'MCANDIV',0,1
	.word	466
	.byte	4,4,2,35,0,11
	.byte	'CLKSELMCAN',0,1
	.word	466
	.byte	2,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	466
	.byte	1,1,2,35,0,11
	.byte	'PLL1DIVDIS',0,1
	.word	466
	.byte	1,0,2,35,0,11
	.byte	'I2CDIV',0,1
	.word	466
	.byte	4,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	466
	.byte	4,0,2,35,1,11
	.byte	'MSCDIV',0,1
	.word	466
	.byte	4,4,2,35,2,11
	.byte	'CLKSELMSC',0,1
	.word	466
	.byte	2,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	466
	.byte	2,0,2,35,2,11
	.byte	'QSPIDIV',0,1
	.word	466
	.byte	4,4,2,35,3,11
	.byte	'CLKSELQSPI',0,1
	.word	466
	.byte	2,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	466
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	466
	.byte	1,0,2,35,3,0,25
	.byte	'Ifx_SCU_CCUCON1_Bits',0,12,199,1,3
	.word	28750
	.byte	10
	.byte	'_Ifx_SCU_CCUCON10_Bits',0,12,202,1,16,4,11
	.byte	'CPU4DIV',0,1
	.word	466
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	483
	.byte	26,0,2,35,0,0,25
	.byte	'Ifx_SCU_CCUCON10_Bits',0,12,206,1,3
	.word	29076
	.byte	10
	.byte	'_Ifx_SCU_CCUCON11_Bits',0,12,209,1,16,4,11
	.byte	'CPU5DIV',0,1
	.word	466
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	483
	.byte	26,0,2,35,0,0,25
	.byte	'Ifx_SCU_CCUCON11_Bits',0,12,213,1,3
	.word	29178
	.byte	10
	.byte	'_Ifx_SCU_CCUCON2_Bits',0,12,216,1,16,4,11
	.byte	'ASCLINFDIV',0,1
	.word	466
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	466
	.byte	4,0,2,35,0,11
	.byte	'ASCLINSDIV',0,1
	.word	466
	.byte	4,4,2,35,1,11
	.byte	'CLKSELASCLINS',0,1
	.word	466
	.byte	2,2,2,35,1,11
	.byte	'reserved_14',0,4
	.word	483
	.byte	10,8,2,35,0,11
	.byte	'EBUPERON',0,1
	.word	466
	.byte	1,7,2,35,3,11
	.byte	'ERAYPERON',0,1
	.word	466
	.byte	1,6,2,35,3,11
	.byte	'HSPDMPERON',0,1
	.word	466
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	466
	.byte	4,1,2,35,3,11
	.byte	'LCK',0,1
	.word	466
	.byte	1,0,2,35,3,0,25
	.byte	'Ifx_SCU_CCUCON2_Bits',0,12,228,1,3
	.word	29280
	.byte	10
	.byte	'_Ifx_SCU_CCUCON3_Bits',0,12,231,1,16,4,11
	.byte	'PLL0MONEN',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'PLL1MONEN',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'PLL2MONEN',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'SPBMONEN',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'BACKMONEN',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	466
	.byte	3,0,2,35,0,11
	.byte	'PLL0MONTST',0,1
	.word	466
	.byte	1,7,2,35,1,11
	.byte	'PLL1MONTST',0,1
	.word	466
	.byte	1,6,2,35,1,11
	.byte	'PLL2MONTST',0,1
	.word	466
	.byte	1,5,2,35,1,11
	.byte	'SPBMONTST',0,1
	.word	466
	.byte	1,4,2,35,1,11
	.byte	'BACKMONTST',0,1
	.word	466
	.byte	1,3,2,35,1,11
	.byte	'reserved_13',0,4
	.word	483
	.byte	11,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	466
	.byte	6,2,2,35,3,11
	.byte	'UP',0,1
	.word	466
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	466
	.byte	1,0,2,35,3,0,25
	.byte	'Ifx_SCU_CCUCON3_Bits',0,12,248,1,3
	.word	29554
	.byte	10
	.byte	'_Ifx_SCU_CCUCON4_Bits',0,12,251,1,16,4,11
	.byte	'LOTHR',0,2
	.word	506
	.byte	12,4,2,35,0,11
	.byte	'UPTHR',0,4
	.word	483
	.byte	12,8,2,35,0,11
	.byte	'MONEN',0,1
	.word	466
	.byte	1,7,2,35,3,11
	.byte	'MONTST',0,1
	.word	466
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	466
	.byte	4,2,2,35,3,11
	.byte	'UP',0,1
	.word	466
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	466
	.byte	1,0,2,35,3,0,25
	.byte	'Ifx_SCU_CCUCON4_Bits',0,12,132,2,3
	.word	29923
	.byte	10
	.byte	'_Ifx_SCU_CCUCON5_Bits',0,12,135,2,16,4,11
	.byte	'GETHDIV',0,1
	.word	466
	.byte	4,4,2,35,0,11
	.byte	'MCANHDIV',0,1
	.word	466
	.byte	4,0,2,35,0,11
	.byte	'ADASDIV',0,1
	.word	466
	.byte	4,4,2,35,1,11
	.byte	'reserved_12',0,4
	.word	483
	.byte	18,2,2,35,0,11
	.byte	'UP',0,1
	.word	466
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	466
	.byte	1,0,2,35,3,0,25
	.byte	'Ifx_SCU_CCUCON5_Bits',0,12,143,2,3
	.word	30103
	.byte	10
	.byte	'_Ifx_SCU_CCUCON6_Bits',0,12,146,2,16,4,11
	.byte	'CPU0DIV',0,1
	.word	466
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	483
	.byte	26,0,2,35,0,0,25
	.byte	'Ifx_SCU_CCUCON6_Bits',0,12,150,2,3
	.word	30272
	.byte	10
	.byte	'_Ifx_SCU_CCUCON7_Bits',0,12,153,2,16,4,11
	.byte	'CPU1DIV',0,1
	.word	466
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	483
	.byte	26,0,2,35,0,0,25
	.byte	'Ifx_SCU_CCUCON7_Bits',0,12,157,2,3
	.word	30372
	.byte	10
	.byte	'_Ifx_SCU_CCUCON8_Bits',0,12,160,2,16,4,11
	.byte	'CPU2DIV',0,1
	.word	466
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	483
	.byte	26,0,2,35,0,0,25
	.byte	'Ifx_SCU_CCUCON8_Bits',0,12,164,2,3
	.word	30472
	.byte	10
	.byte	'_Ifx_SCU_CCUCON9_Bits',0,12,167,2,16,4,11
	.byte	'CPU3DIV',0,1
	.word	466
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	483
	.byte	26,0,2,35,0,0,25
	.byte	'Ifx_SCU_CCUCON9_Bits',0,12,171,2,3
	.word	30572
	.byte	10
	.byte	'_Ifx_SCU_CHIPID_Bits',0,12,174,2,16,4,11
	.byte	'CHREV',0,1
	.word	466
	.byte	6,2,2,35,0,11
	.byte	'CHTEC',0,1
	.word	466
	.byte	2,0,2,35,0,11
	.byte	'CHPK',0,1
	.word	466
	.byte	4,4,2,35,1,11
	.byte	'CHID',0,1
	.word	466
	.byte	4,0,2,35,1,11
	.byte	'EEA',0,1
	.word	466
	.byte	1,7,2,35,2,11
	.byte	'UCODE',0,1
	.word	466
	.byte	7,0,2,35,2,11
	.byte	'FSIZE',0,1
	.word	466
	.byte	4,4,2,35,3,11
	.byte	'VART',0,1
	.word	466
	.byte	3,1,2,35,3,11
	.byte	'SEC',0,1
	.word	466
	.byte	1,0,2,35,3,0,25
	.byte	'Ifx_SCU_CHIPID_Bits',0,12,185,2,3
	.word	30672
	.byte	10
	.byte	'_Ifx_SCU_DTSCLIM_Bits',0,12,188,2,16,4,11
	.byte	'LOWER',0,2
	.word	506
	.byte	12,4,2,35,0,11
	.byte	'reserved_12',0,1
	.word	466
	.byte	1,3,2,35,1,11
	.byte	'BGPOK',0,1
	.word	466
	.byte	1,2,2,35,1,11
	.byte	'EN',0,1
	.word	466
	.byte	1,1,2,35,1,11
	.byte	'LLU',0,1
	.word	466
	.byte	1,0,2,35,1,11
	.byte	'UPPER',0,2
	.word	506
	.byte	12,4,2,35,2,11
	.byte	'INTEN',0,1
	.word	466
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	466
	.byte	1,2,2,35,3,11
	.byte	'INT',0,1
	.word	466
	.byte	1,1,2,35,3,11
	.byte	'UOF',0,1
	.word	466
	.byte	1,0,2,35,3,0,25
	.byte	'Ifx_SCU_DTSCLIM_Bits',0,12,200,2,3
	.word	30875
	.byte	10
	.byte	'_Ifx_SCU_DTSCSTAT_Bits',0,12,203,2,16,4,11
	.byte	'RESULT',0,2
	.word	506
	.byte	12,4,2,35,0,11
	.byte	'reserved_12',0,4
	.word	483
	.byte	20,0,2,35,0,0,25
	.byte	'Ifx_SCU_DTSCSTAT_Bits',0,12,207,2,3
	.word	31107
	.byte	7
	.byte	'unsigned int',0,4,7,10
	.byte	'_Ifx_SCU_EICON0_Bits',0,12,210,2,16,4,11
	.byte	'reserved_0',0,4
	.word	31209
	.byte	1,31,2,35,0,11
	.byte	'ENDINIT',0,4
	.word	31209
	.byte	1,30,2,35,0,11
	.byte	'EPW',0,4
	.word	31209
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	31209
	.byte	16,0,2,35,0,0,25
	.byte	'Ifx_SCU_EICON0_Bits',0,12,216,2,3
	.word	31225
	.byte	10
	.byte	'_Ifx_SCU_EICON1_Bits',0,12,219,2,16,4,11
	.byte	'reserved_0',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'IR0',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	483
	.byte	26,0,2,35,0,0,25
	.byte	'Ifx_SCU_EICON1_Bits',0,12,228,2,3
	.word	31353
	.byte	10
	.byte	'_Ifx_SCU_EICR_Bits',0,12,231,2,16,4,11
	.byte	'reserved_0',0,1
	.word	466
	.byte	4,4,2,35,0,11
	.byte	'EXIS0',0,1
	.word	466
	.byte	3,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	466
	.byte	1,0,2,35,0,11
	.byte	'FEN0',0,1
	.word	466
	.byte	1,7,2,35,1,11
	.byte	'REN0',0,1
	.word	466
	.byte	1,6,2,35,1,11
	.byte	'LDEN0',0,1
	.word	466
	.byte	1,5,2,35,1,11
	.byte	'EIEN0',0,1
	.word	466
	.byte	1,4,2,35,1,11
	.byte	'INP0',0,1
	.word	466
	.byte	3,1,2,35,1,11
	.byte	'reserved_15',0,4
	.word	483
	.byte	5,12,2,35,0,11
	.byte	'EXIS1',0,1
	.word	466
	.byte	3,1,2,35,2,11
	.byte	'reserved_23',0,1
	.word	466
	.byte	1,0,2,35,2,11
	.byte	'FEN1',0,1
	.word	466
	.byte	1,7,2,35,3,11
	.byte	'REN1',0,1
	.word	466
	.byte	1,6,2,35,3,11
	.byte	'LDEN1',0,1
	.word	466
	.byte	1,5,2,35,3,11
	.byte	'EIEN1',0,1
	.word	466
	.byte	1,4,2,35,3,11
	.byte	'INP1',0,1
	.word	466
	.byte	3,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	466
	.byte	1,0,2,35,3,0,25
	.byte	'Ifx_SCU_EICR_Bits',0,12,250,2,3
	.word	31542
	.byte	10
	.byte	'_Ifx_SCU_EIFILT_Bits',0,12,253,2,16,4,11
	.byte	'FILRQ0A',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'FILRQ5A',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'FILRQ2A',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'FILRQ3A',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'FILRQ0C',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'FILRQ1C',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'FILRQ3C',0,1
	.word	466
	.byte	1,1,2,35,0,11
	.byte	'FILRQ2C',0,1
	.word	466
	.byte	1,0,2,35,0,11
	.byte	'FILRQ4A',0,1
	.word	466
	.byte	1,7,2,35,1,11
	.byte	'FILRQ6A',0,1
	.word	466
	.byte	1,6,2,35,1,11
	.byte	'FILRQ1A',0,1
	.word	466
	.byte	1,5,2,35,1,11
	.byte	'FILRQ7A',0,1
	.word	466
	.byte	1,4,2,35,1,11
	.byte	'FILRQ6D',0,1
	.word	466
	.byte	1,3,2,35,1,11
	.byte	'FILRQ4D',0,1
	.word	466
	.byte	1,2,2,35,1,11
	.byte	'FILRQ2B',0,1
	.word	466
	.byte	1,1,2,35,1,11
	.byte	'FILRQ3B',0,1
	.word	466
	.byte	1,0,2,35,1,11
	.byte	'FILRQ7C',0,1
	.word	466
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	466
	.byte	7,0,2,35,2,11
	.byte	'FILTDIV',0,1
	.word	466
	.byte	4,4,2,35,3,11
	.byte	'DEPTH',0,1
	.word	466
	.byte	4,0,2,35,3,0,25
	.byte	'Ifx_SCU_EIFILT_Bits',0,12,147,3,3
	.word	31906
	.byte	10
	.byte	'_Ifx_SCU_EIFR_Bits',0,12,150,3,16,4,11
	.byte	'INTF0',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'INTF1',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'INTF2',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'INTF3',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'INTF4',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'INTF5',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'INTF6',0,1
	.word	466
	.byte	1,1,2,35,0,11
	.byte	'INTF7',0,1
	.word	466
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	483
	.byte	24,0,2,35,0,0,25
	.byte	'Ifx_SCU_EIFR_Bits',0,12,161,3,3
	.word	32345
	.byte	10
	.byte	'_Ifx_SCU_EISR_Bits',0,12,164,3,16,4,11
	.byte	'AE',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	506
	.byte	10,0,2,35,0,11
	.byte	'TIM',0,2
	.word	506
	.byte	16,0,2,35,2,0,25
	.byte	'Ifx_SCU_EISR_Bits',0,12,174,3,3
	.word	32556
	.byte	10
	.byte	'_Ifx_SCU_EMSR_Bits',0,12,177,3,16,4,11
	.byte	'POL',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'MODE',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'ENON',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'PSEL',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,2
	.word	506
	.byte	12,0,2,35,0,11
	.byte	'EMSF',0,1
	.word	466
	.byte	1,7,2,35,2,11
	.byte	'SEMSF',0,1
	.word	466
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	506
	.byte	14,0,2,35,2,0,25
	.byte	'Ifx_SCU_EMSR_Bits',0,12,187,3,3
	.word	32732
	.byte	10
	.byte	'_Ifx_SCU_EMSSW_Bits',0,12,190,3,16,4,11
	.byte	'reserved_0',0,4
	.word	483
	.byte	24,8,2,35,0,11
	.byte	'EMSFM',0,1
	.word	466
	.byte	2,6,2,35,3,11
	.byte	'SEMSFM',0,1
	.word	466
	.byte	2,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	466
	.byte	4,0,2,35,3,0,25
	.byte	'Ifx_SCU_EMSSW_Bits',0,12,196,3,3
	.word	32926
	.byte	10
	.byte	'_Ifx_SCU_ESRCFGX_ESRCFGX_Bits',0,12,199,3,16,4,11
	.byte	'reserved_0',0,1
	.word	466
	.byte	7,1,2,35,0,11
	.byte	'EDCON',0,2
	.word	506
	.byte	2,7,2,35,0,11
	.byte	'reserved_9',0,4
	.word	483
	.byte	23,0,2,35,0,0,25
	.byte	'Ifx_SCU_ESRCFGX_ESRCFGX_Bits',0,12,204,3,3
	.word	33061
	.byte	10
	.byte	'_Ifx_SCU_ESROCFG_Bits',0,12,207,3,16,4,11
	.byte	'ARI',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'ARC',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	483
	.byte	30,0,2,35,0,0,25
	.byte	'Ifx_SCU_ESROCFG_Bits',0,12,212,3,3
	.word	33197
	.byte	10
	.byte	'_Ifx_SCU_EXTCON_Bits',0,12,215,3,16,4,11
	.byte	'EN0',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'SEL0',0,1
	.word	466
	.byte	4,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	506
	.byte	10,0,2,35,0,11
	.byte	'EN1',0,1
	.word	466
	.byte	1,7,2,35,2,11
	.byte	'NSEL',0,1
	.word	466
	.byte	1,6,2,35,2,11
	.byte	'SEL1',0,1
	.word	466
	.byte	4,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	466
	.byte	2,0,2,35,2,11
	.byte	'DIV1',0,1
	.word	466
	.byte	8,0,2,35,3,0,25
	.byte	'Ifx_SCU_EXTCON_Bits',0,12,226,3,3
	.word	33308
	.byte	10
	.byte	'_Ifx_SCU_FDR_Bits',0,12,229,3,16,4,11
	.byte	'STEP',0,2
	.word	506
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	466
	.byte	4,2,2,35,1,11
	.byte	'DM',0,1
	.word	466
	.byte	2,0,2,35,1,11
	.byte	'RESULT',0,2
	.word	506
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	466
	.byte	5,1,2,35,3,11
	.byte	'DISCLK',0,1
	.word	466
	.byte	1,0,2,35,3,0,25
	.byte	'Ifx_SCU_FDR_Bits',0,12,237,3,3
	.word	33526
	.byte	10
	.byte	'_Ifx_SCU_FMR_Bits',0,12,240,3,16,4,11
	.byte	'FS0',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'FS1',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'FS2',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'FS3',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'FS4',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'FS5',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'FS6',0,1
	.word	466
	.byte	1,1,2,35,0,11
	.byte	'FS7',0,1
	.word	466
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	466
	.byte	8,0,2,35,1,11
	.byte	'FC0',0,1
	.word	466
	.byte	1,7,2,35,2,11
	.byte	'FC1',0,1
	.word	466
	.byte	1,6,2,35,2,11
	.byte	'FC2',0,1
	.word	466
	.byte	1,5,2,35,2,11
	.byte	'FC3',0,1
	.word	466
	.byte	1,4,2,35,2,11
	.byte	'FC4',0,1
	.word	466
	.byte	1,3,2,35,2,11
	.byte	'FC5',0,1
	.word	466
	.byte	1,2,2,35,2,11
	.byte	'FC6',0,1
	.word	466
	.byte	1,1,2,35,2,11
	.byte	'FC7',0,1
	.word	466
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	466
	.byte	8,0,2,35,3,0,25
	.byte	'Ifx_SCU_FMR_Bits',0,12,132,4,3
	.word	33689
	.byte	10
	.byte	'_Ifx_SCU_ID_Bits',0,12,135,4,16,4,11
	.byte	'MODREV',0,1
	.word	466
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	466
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	506
	.byte	16,0,2,35,2,0,25
	.byte	'Ifx_SCU_ID_Bits',0,12,140,4,3
	.word	34025
	.byte	10
	.byte	'_Ifx_SCU_IGCR_Bits',0,12,143,4,16,4,11
	.byte	'IPEN00',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'IPEN01',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'IPEN02',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'IPEN03',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'IPEN04',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'IPEN05',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'IPEN06',0,1
	.word	466
	.byte	1,1,2,35,0,11
	.byte	'IPEN07',0,1
	.word	466
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	466
	.byte	5,3,2,35,1,11
	.byte	'GEEN0',0,1
	.word	466
	.byte	1,2,2,35,1,11
	.byte	'IGP0',0,1
	.word	466
	.byte	2,0,2,35,1,11
	.byte	'IPEN10',0,1
	.word	466
	.byte	1,7,2,35,2,11
	.byte	'IPEN11',0,1
	.word	466
	.byte	1,6,2,35,2,11
	.byte	'IPEN12',0,1
	.word	466
	.byte	1,5,2,35,2,11
	.byte	'IPEN13',0,1
	.word	466
	.byte	1,4,2,35,2,11
	.byte	'IPEN14',0,1
	.word	466
	.byte	1,3,2,35,2,11
	.byte	'IPEN15',0,1
	.word	466
	.byte	1,2,2,35,2,11
	.byte	'IPEN16',0,1
	.word	466
	.byte	1,1,2,35,2,11
	.byte	'IPEN17',0,1
	.word	466
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	466
	.byte	5,3,2,35,3,11
	.byte	'GEEN1',0,1
	.word	466
	.byte	1,2,2,35,3,11
	.byte	'IGP1',0,1
	.word	466
	.byte	2,0,2,35,3,0,25
	.byte	'Ifx_SCU_IGCR_Bits',0,12,167,4,3
	.word	34132
	.byte	10
	.byte	'_Ifx_SCU_IN_Bits',0,12,170,4,16,4,11
	.byte	'P0',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	483
	.byte	30,0,2,35,0,0,25
	.byte	'Ifx_SCU_IN_Bits',0,12,175,4,3
	.word	34584
	.byte	10
	.byte	'_Ifx_SCU_IOCR_Bits',0,12,178,4,16,4,11
	.byte	'reserved_0',0,1
	.word	466
	.byte	4,4,2,35,0,11
	.byte	'PC0',0,1
	.word	466
	.byte	4,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	466
	.byte	4,4,2,35,1,11
	.byte	'PC1',0,1
	.word	466
	.byte	4,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	506
	.byte	16,0,2,35,2,0,25
	.byte	'Ifx_SCU_IOCR_Bits',0,12,185,4,3
	.word	34683
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL0_Bits',0,12,188,4,16,4,11
	.byte	'LBISTREQ',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'LBISTRES',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'PATTERNS',0,4
	.word	483
	.byte	18,12,2,35,0,11
	.byte	'reserved_20',0,2
	.word	506
	.byte	8,4,2,35,2,11
	.byte	'LBISTDONE',0,1
	.word	466
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	466
	.byte	1,2,2,35,3,11
	.byte	'LBISTERRINJ',0,1
	.word	466
	.byte	1,1,2,35,3,11
	.byte	'LBISTREQRED',0,1
	.word	466
	.byte	1,0,2,35,3,0,25
	.byte	'Ifx_SCU_LBISTCTRL0_Bits',0,12,198,4,3
	.word	34833
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL1_Bits',0,12,201,4,16,4,11
	.byte	'SEED',0,4
	.word	483
	.byte	19,13,2,35,0,11
	.byte	'reserved_19',0,1
	.word	466
	.byte	5,0,2,35,2,11
	.byte	'SPLITSH',0,1
	.word	466
	.byte	3,5,2,35,3,11
	.byte	'BODY',0,1
	.word	466
	.byte	1,4,2,35,3,11
	.byte	'LBISTFREQU',0,1
	.word	466
	.byte	4,0,2,35,3,0,25
	.byte	'Ifx_SCU_LBISTCTRL1_Bits',0,12,208,4,3
	.word	35071
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL2_Bits',0,12,211,4,16,4,11
	.byte	'LENGTH',0,2
	.word	506
	.byte	12,4,2,35,0,11
	.byte	'reserved_12',0,4
	.word	483
	.byte	20,0,2,35,0,0,25
	.byte	'Ifx_SCU_LBISTCTRL2_Bits',0,12,215,4,3
	.word	35232
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL3_Bits',0,12,218,4,16,4,11
	.byte	'SIGNATURE',0,4
	.word	483
	.byte	32,0,2,35,0,0,25
	.byte	'Ifx_SCU_LBISTCTRL3_Bits',0,12,221,4,3
	.word	35338
	.byte	10
	.byte	'_Ifx_SCU_LCLCON0_Bits',0,12,224,4,16,4,11
	.byte	'LS2',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,2
	.word	506
	.byte	14,1,2,35,0,11
	.byte	'LSEN2',0,1
	.word	466
	.byte	1,0,2,35,1,11
	.byte	'LS0',0,1
	.word	466
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,2
	.word	506
	.byte	14,1,2,35,2,11
	.byte	'LSEN0',0,1
	.word	466
	.byte	1,0,2,35,3,0,25
	.byte	'Ifx_SCU_LCLCON0_Bits',0,12,232,4,3
	.word	35424
	.byte	10
	.byte	'_Ifx_SCU_LCLCON1_Bits',0,12,235,4,16,4,11
	.byte	'LS3',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,2
	.word	506
	.byte	14,1,2,35,0,11
	.byte	'LSEN3',0,1
	.word	466
	.byte	1,0,2,35,1,11
	.byte	'LS1',0,1
	.word	466
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,2
	.word	506
	.byte	14,1,2,35,2,11
	.byte	'LSEN1',0,1
	.word	466
	.byte	1,0,2,35,3,0,25
	.byte	'Ifx_SCU_LCLCON1_Bits',0,12,243,4,3
	.word	35592
	.byte	10
	.byte	'_Ifx_SCU_LCLTEST_Bits',0,12,246,4,16,4,11
	.byte	'LCLT0',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'LCLT1',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'LCLT2',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'LCLT3',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'LCLT4',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'LCLT5',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	506
	.byte	10,0,2,35,0,11
	.byte	'PLCLT0',0,1
	.word	466
	.byte	1,7,2,35,2,11
	.byte	'PLCLT1',0,1
	.word	466
	.byte	1,6,2,35,2,11
	.byte	'PLCLT2',0,1
	.word	466
	.byte	1,5,2,35,2,11
	.byte	'PLCLT3',0,1
	.word	466
	.byte	1,4,2,35,2,11
	.byte	'PLCLT4',0,1
	.word	466
	.byte	1,3,2,35,2,11
	.byte	'PLCLT5',0,1
	.word	466
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,2
	.word	506
	.byte	10,0,2,35,2,0,25
	.byte	'Ifx_SCU_LCLTEST_Bits',0,12,134,5,3
	.word	35760
	.byte	10
	.byte	'_Ifx_SCU_MANID_Bits',0,12,137,5,16,4,11
	.byte	'DEPT',0,1
	.word	466
	.byte	5,3,2,35,0,11
	.byte	'MANUF',0,2
	.word	506
	.byte	11,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	506
	.byte	16,0,2,35,2,0,25
	.byte	'Ifx_SCU_MANID_Bits',0,12,142,5,3
	.word	36074
	.byte	10
	.byte	'_Ifx_SCU_OMR_Bits',0,12,145,5,16,4,11
	.byte	'PS0',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,2
	.word	506
	.byte	14,0,2,35,0,11
	.byte	'PCL0',0,1
	.word	466
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	466
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	506
	.byte	14,0,2,35,2,0,25
	.byte	'Ifx_SCU_OMR_Bits',0,12,153,5,3
	.word	36185
	.byte	10
	.byte	'_Ifx_SCU_OSCCON_Bits',0,12,156,5,16,4,11
	.byte	'reserved_0',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'PLLLV',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'OSCRES',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'GAINSEL',0,1
	.word	466
	.byte	2,3,2,35,0,11
	.byte	'MODE',0,1
	.word	466
	.byte	2,1,2,35,0,11
	.byte	'SHBY',0,1
	.word	466
	.byte	1,0,2,35,0,11
	.byte	'PLLHV',0,1
	.word	466
	.byte	1,7,2,35,1,11
	.byte	'HYSEN',0,1
	.word	466
	.byte	1,6,2,35,1,11
	.byte	'HYSCTL',0,1
	.word	466
	.byte	2,4,2,35,1,11
	.byte	'AMPCTL',0,1
	.word	466
	.byte	2,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	466
	.byte	2,0,2,35,1,11
	.byte	'OSCVAL',0,1
	.word	466
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	466
	.byte	2,1,2,35,2,11
	.byte	'APREN',0,1
	.word	466
	.byte	1,0,2,35,2,11
	.byte	'CAP0EN',0,1
	.word	466
	.byte	1,7,2,35,3,11
	.byte	'CAP1EN',0,1
	.word	466
	.byte	1,6,2,35,3,11
	.byte	'CAP2EN',0,1
	.word	466
	.byte	1,5,2,35,3,11
	.byte	'CAP3EN',0,1
	.word	466
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	466
	.byte	4,0,2,35,3,0,25
	.byte	'Ifx_SCU_OSCCON_Bits',0,12,177,5,3
	.word	36343
	.byte	10
	.byte	'_Ifx_SCU_OUT_Bits',0,12,180,5,16,4,11
	.byte	'P0',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	483
	.byte	30,0,2,35,0,0,25
	.byte	'Ifx_SCU_OUT_Bits',0,12,185,5,3
	.word	36754
	.byte	10
	.byte	'_Ifx_SCU_OVCCON_Bits',0,12,188,5,16,4,11
	.byte	'CSEL0',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'CSEL1',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'CSEL2',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'CSEL3',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'CSEL4',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'CSEL5',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	506
	.byte	10,0,2,35,0,11
	.byte	'OVSTRT',0,1
	.word	466
	.byte	1,7,2,35,2,11
	.byte	'OVSTP',0,1
	.word	466
	.byte	1,6,2,35,2,11
	.byte	'DCINVAL',0,1
	.word	466
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	466
	.byte	5,0,2,35,2,11
	.byte	'OVCONF',0,1
	.word	466
	.byte	1,7,2,35,3,11
	.byte	'POVCONF',0,1
	.word	466
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	466
	.byte	6,0,2,35,3,0,25
	.byte	'Ifx_SCU_OVCCON_Bits',0,12,204,5,3
	.word	36855
	.byte	10
	.byte	'_Ifx_SCU_OVCENABLE_Bits',0,12,207,5,16,4,11
	.byte	'OVEN0',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'OVEN1',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'OVEN2',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'OVEN3',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'OVEN4',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'OVEN5',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	483
	.byte	26,0,2,35,0,0,25
	.byte	'Ifx_SCU_OVCENABLE_Bits',0,12,216,5,3
	.word	37173
	.byte	10
	.byte	'_Ifx_SCU_PDISC_Bits',0,12,219,5,16,4,11
	.byte	'PDIS0',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'PDIS1',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	483
	.byte	30,0,2,35,0,0,25
	.byte	'Ifx_SCU_PDISC_Bits',0,12,224,5,3
	.word	37360
	.byte	10
	.byte	'_Ifx_SCU_PDR_Bits',0,12,227,5,16,4,11
	.byte	'PD0',0,1
	.word	466
	.byte	2,6,2,35,0,11
	.byte	'PL0',0,1
	.word	466
	.byte	2,4,2,35,0,11
	.byte	'PD1',0,1
	.word	466
	.byte	2,2,2,35,0,11
	.byte	'PL1',0,1
	.word	466
	.byte	2,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	483
	.byte	24,0,2,35,0,0,25
	.byte	'Ifx_SCU_PDR_Bits',0,12,234,5,3
	.word	37471
	.byte	10
	.byte	'_Ifx_SCU_PDRR_Bits',0,12,237,5,16,4,11
	.byte	'PDR0',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'PDR1',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'PDR2',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'PDR3',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'PDR4',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'PDR5',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'PDR6',0,1
	.word	466
	.byte	1,1,2,35,0,11
	.byte	'PDR7',0,1
	.word	466
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	483
	.byte	24,0,2,35,0,0,25
	.byte	'Ifx_SCU_PDRR_Bits',0,12,248,5,3
	.word	37604
	.byte	10
	.byte	'_Ifx_SCU_PERPLLCON0_Bits',0,12,251,5,16,4,11
	.byte	'DIVBY',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,2
	.word	506
	.byte	8,7,2,35,0,11
	.byte	'NDIV',0,1
	.word	466
	.byte	7,0,2,35,1,11
	.byte	'PLLPWD',0,1
	.word	466
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	466
	.byte	1,6,2,35,2,11
	.byte	'RESLD',0,1
	.word	466
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	466
	.byte	5,0,2,35,2,11
	.byte	'PDIV',0,1
	.word	466
	.byte	3,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	466
	.byte	5,0,2,35,3,0,25
	.byte	'Ifx_SCU_PERPLLCON0_Bits',0,12,134,6,3
	.word	37807
	.byte	10
	.byte	'_Ifx_SCU_PERPLLCON1_Bits',0,12,137,6,16,4,11
	.byte	'K2DIV',0,1
	.word	466
	.byte	3,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	466
	.byte	5,0,2,35,0,11
	.byte	'K3DIV',0,1
	.word	466
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	483
	.byte	21,0,2,35,0,0,25
	.byte	'Ifx_SCU_PERPLLCON1_Bits',0,12,143,6,3
	.word	38047
	.byte	10
	.byte	'_Ifx_SCU_PERPLLSTAT_Bits',0,12,146,6,16,4,11
	.byte	'reserved_0',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'PWDSTAT',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'LOCK',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'K3RDY',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'K2RDY',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	466
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,4
	.word	483
	.byte	25,0,2,35,0,0,25
	.byte	'Ifx_SCU_PERPLLSTAT_Bits',0,12,156,6,3
	.word	38191
	.byte	10
	.byte	'_Ifx_SCU_PMCSR0_Bits',0,12,159,6,16,4,11
	.byte	'REQSLP',0,1
	.word	466
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	466
	.byte	6,0,2,35,0,11
	.byte	'PMST',0,1
	.word	466
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	483
	.byte	21,0,2,35,0,0,25
	.byte	'Ifx_SCU_PMCSR0_Bits',0,12,165,6,3
	.word	38413
	.byte	10
	.byte	'_Ifx_SCU_PMCSR1_Bits',0,12,168,6,16,4,11
	.byte	'REQSLP',0,1
	.word	466
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	466
	.byte	6,0,2,35,0,11
	.byte	'PMST',0,1
	.word	466
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	483
	.byte	21,0,2,35,0,0,25
	.byte	'Ifx_SCU_PMCSR1_Bits',0,12,174,6,3
	.word	38549
	.byte	10
	.byte	'_Ifx_SCU_PMCSR2_Bits',0,12,177,6,16,4,11
	.byte	'REQSLP',0,1
	.word	466
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	466
	.byte	6,0,2,35,0,11
	.byte	'PMST',0,1
	.word	466
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	483
	.byte	21,0,2,35,0,0,25
	.byte	'Ifx_SCU_PMCSR2_Bits',0,12,183,6,3
	.word	38685
	.byte	10
	.byte	'_Ifx_SCU_PMCSR3_Bits',0,12,186,6,16,4,11
	.byte	'REQSLP',0,1
	.word	466
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	466
	.byte	6,0,2,35,0,11
	.byte	'PMST',0,1
	.word	466
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	483
	.byte	21,0,2,35,0,0,25
	.byte	'Ifx_SCU_PMCSR3_Bits',0,12,192,6,3
	.word	38821
	.byte	10
	.byte	'_Ifx_SCU_PMCSR4_Bits',0,12,195,6,16,4,11
	.byte	'REQSLP',0,1
	.word	466
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	466
	.byte	6,0,2,35,0,11
	.byte	'PMST',0,1
	.word	466
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	483
	.byte	21,0,2,35,0,0,25
	.byte	'Ifx_SCU_PMCSR4_Bits',0,12,201,6,3
	.word	38957
	.byte	10
	.byte	'_Ifx_SCU_PMCSR5_Bits',0,12,204,6,16,4,11
	.byte	'REQSLP',0,1
	.word	466
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	466
	.byte	6,0,2,35,0,11
	.byte	'PMST',0,1
	.word	466
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	483
	.byte	21,0,2,35,0,0,25
	.byte	'Ifx_SCU_PMCSR5_Bits',0,12,210,6,3
	.word	39093
	.byte	10
	.byte	'_Ifx_SCU_PMSTAT0_Bits',0,12,213,6,16,4,11
	.byte	'CPU0',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'CPU1',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'CPU2',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'CPU3',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'CPU4',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'CPU5',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	506
	.byte	10,0,2,35,0,11
	.byte	'CPU0LS',0,1
	.word	466
	.byte	1,7,2,35,2,11
	.byte	'CPU1LS',0,1
	.word	466
	.byte	1,6,2,35,2,11
	.byte	'CPU2LS',0,1
	.word	466
	.byte	1,5,2,35,2,11
	.byte	'CPU3LS',0,1
	.word	466
	.byte	1,4,2,35,2,11
	.byte	'reserved_20',0,2
	.word	506
	.byte	12,0,2,35,2,0,25
	.byte	'Ifx_SCU_PMSTAT0_Bits',0,12,227,6,3
	.word	39229
	.byte	10
	.byte	'_Ifx_SCU_PMSWCR1_Bits',0,12,230,6,16,4,11
	.byte	'reserved_0',0,1
	.word	466
	.byte	8,0,2,35,0,11
	.byte	'CPUIDLSEL',0,1
	.word	466
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	466
	.byte	1,4,2,35,1,11
	.byte	'IRADIS',0,1
	.word	466
	.byte	1,3,2,35,1,11
	.byte	'reserved_13',0,4
	.word	483
	.byte	11,8,2,35,0,11
	.byte	'CPUSEL',0,1
	.word	466
	.byte	3,5,2,35,3,11
	.byte	'STBYEVEN',0,1
	.word	466
	.byte	1,4,2,35,3,11
	.byte	'STBYEV',0,1
	.word	466
	.byte	3,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	466
	.byte	1,0,2,35,3,0,25
	.byte	'Ifx_SCU_PMSWCR1_Bits',0,12,241,6,3
	.word	39501
	.byte	10
	.byte	'_Ifx_SCU_PMTRCSR0_Bits',0,12,244,6,16,4,11
	.byte	'LJTEN',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'LJTOVEN',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'LJTOVIEN',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'LJTSTRT',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'LJTSTP',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'LJTCLR',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	506
	.byte	6,4,2,35,0,11
	.byte	'SDSTEP',0,1
	.word	466
	.byte	4,0,2,35,1,11
	.byte	'VDTEN',0,1
	.word	466
	.byte	1,7,2,35,2,11
	.byte	'VDTOVEN',0,1
	.word	466
	.byte	1,6,2,35,2,11
	.byte	'VDTOVIEN',0,1
	.word	466
	.byte	1,5,2,35,2,11
	.byte	'VDTSTRT',0,1
	.word	466
	.byte	1,4,2,35,2,11
	.byte	'VDTSTP',0,1
	.word	466
	.byte	1,3,2,35,2,11
	.byte	'VDTCLR',0,1
	.word	466
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,2
	.word	506
	.byte	7,3,2,35,2,11
	.byte	'LPSLPEN',0,1
	.word	466
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	466
	.byte	2,0,2,35,3,0,25
	.byte	'Ifx_SCU_PMTRCSR0_Bits',0,12,135,7,3
	.word	39746
	.byte	10
	.byte	'_Ifx_SCU_PMTRCSR1_Bits',0,12,138,7,16,4,11
	.byte	'LJTCV',0,2
	.word	506
	.byte	16,0,2,35,0,11
	.byte	'VDTCV',0,2
	.word	506
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	466
	.byte	6,0,2,35,3,0,25
	.byte	'Ifx_SCU_PMTRCSR1_Bits',0,12,143,7,3
	.word	40134
	.byte	10
	.byte	'_Ifx_SCU_PMTRCSR2_Bits',0,12,146,7,16,4,11
	.byte	'LDJMPREQ',0,1
	.word	466
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	466
	.byte	2,4,2,35,0,11
	.byte	'LJTRUN',0,1
	.word	466
	.byte	2,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	466
	.byte	2,0,2,35,0,11
	.byte	'LJTOV',0,1
	.word	466
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	466
	.byte	3,4,2,35,1,11
	.byte	'LJTOVCLR',0,1
	.word	466
	.byte	1,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	466
	.byte	3,0,2,35,1,11
	.byte	'LJTCNT',0,2
	.word	506
	.byte	16,0,2,35,2,0,25
	.byte	'Ifx_SCU_PMTRCSR2_Bits',0,12,157,7,3
	.word	40252
	.byte	10
	.byte	'_Ifx_SCU_PMTRCSR3_Bits',0,12,160,7,16,4,11
	.byte	'VDROOPREQ',0,1
	.word	466
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	466
	.byte	2,4,2,35,0,11
	.byte	'VDTRUN',0,1
	.word	466
	.byte	2,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	466
	.byte	2,0,2,35,0,11
	.byte	'VDTOV',0,1
	.word	466
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	466
	.byte	3,4,2,35,1,11
	.byte	'VDTOVCLR',0,1
	.word	466
	.byte	1,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	466
	.byte	3,0,2,35,1,11
	.byte	'VDTCNT',0,2
	.word	506
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	466
	.byte	6,0,2,35,3,0,25
	.byte	'Ifx_SCU_PMTRCSR3_Bits',0,12,172,7,3
	.word	40495
	.byte	10
	.byte	'_Ifx_SCU_RSTCON_Bits',0,12,175,7,16,4,11
	.byte	'ESR0',0,1
	.word	466
	.byte	2,6,2,35,0,11
	.byte	'ESR1',0,1
	.word	466
	.byte	2,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	466
	.byte	2,2,2,35,0,11
	.byte	'SMU',0,1
	.word	466
	.byte	2,0,2,35,0,11
	.byte	'SW',0,1
	.word	466
	.byte	2,6,2,35,1,11
	.byte	'STM0',0,1
	.word	466
	.byte	2,4,2,35,1,11
	.byte	'STM1',0,1
	.word	466
	.byte	2,2,2,35,1,11
	.byte	'STM2',0,1
	.word	466
	.byte	2,0,2,35,1,11
	.byte	'STM3',0,1
	.word	466
	.byte	2,6,2,35,2,11
	.byte	'STM4',0,1
	.word	466
	.byte	2,4,2,35,2,11
	.byte	'STM5',0,1
	.word	466
	.byte	2,2,2,35,2,11
	.byte	'reserved_22',0,2
	.word	506
	.byte	10,0,2,35,2,0,25
	.byte	'Ifx_SCU_RSTCON_Bits',0,12,189,7,3
	.word	40762
	.byte	10
	.byte	'_Ifx_SCU_RSTCON2_Bits',0,12,192,7,16,4,11
	.byte	'FRTO',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'CLRC',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	466
	.byte	1,1,2,35,0,11
	.byte	'CSSX',0,2
	.word	506
	.byte	6,3,2,35,0,11
	.byte	'reserved_13',0,1
	.word	466
	.byte	1,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	466
	.byte	1,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	466
	.byte	1,0,2,35,1,11
	.byte	'USRINFO',0,2
	.word	506
	.byte	16,0,2,35,2,0,25
	.byte	'Ifx_SCU_RSTCON2_Bits',0,12,206,7,3
	.word	41021
	.byte	10
	.byte	'_Ifx_SCU_RSTCON3_Bits',0,12,209,7,16,4,11
	.byte	'reserved_0',0,4
	.word	483
	.byte	32,0,2,35,0,0,25
	.byte	'Ifx_SCU_RSTCON3_Bits',0,12,212,7,3
	.word	41326
	.byte	10
	.byte	'_Ifx_SCU_RSTSTAT_Bits',0,12,215,7,16,4,11
	.byte	'ESR0',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'ESR1',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'SMU',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'SW',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'STM0',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'STM1',0,1
	.word	466
	.byte	1,1,2,35,0,11
	.byte	'STM2',0,1
	.word	466
	.byte	1,0,2,35,0,11
	.byte	'STM3',0,1
	.word	466
	.byte	1,7,2,35,1,11
	.byte	'STM4',0,1
	.word	466
	.byte	1,6,2,35,1,11
	.byte	'STM5',0,1
	.word	466
	.byte	1,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	466
	.byte	5,0,2,35,1,11
	.byte	'PORST',0,1
	.word	466
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	466
	.byte	1,6,2,35,2,11
	.byte	'CB0',0,1
	.word	466
	.byte	1,5,2,35,2,11
	.byte	'CB1',0,1
	.word	466
	.byte	1,4,2,35,2,11
	.byte	'CB3',0,1
	.word	466
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	466
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	466
	.byte	1,1,2,35,2,11
	.byte	'EVRC',0,1
	.word	466
	.byte	1,0,2,35,2,11
	.byte	'EVR33',0,1
	.word	466
	.byte	1,7,2,35,3,11
	.byte	'SWD',0,1
	.word	466
	.byte	1,6,2,35,3,11
	.byte	'HSMS',0,1
	.word	466
	.byte	1,5,2,35,3,11
	.byte	'HSMA',0,1
	.word	466
	.byte	1,4,2,35,3,11
	.byte	'STBYR',0,1
	.word	466
	.byte	1,3,2,35,3,11
	.byte	'LBPORST',0,1
	.word	466
	.byte	1,2,2,35,3,11
	.byte	'LBTERM',0,1
	.word	466
	.byte	1,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	466
	.byte	1,0,2,35,3,0,25
	.byte	'Ifx_SCU_RSTSTAT_Bits',0,12,245,7,3
	.word	41407
	.byte	10
	.byte	'_Ifx_SCU_SEICON0_Bits',0,12,248,7,16,4,11
	.byte	'reserved_0',0,4
	.word	31209
	.byte	1,31,2,35,0,11
	.byte	'ENDINIT',0,4
	.word	31209
	.byte	1,30,2,35,0,11
	.byte	'EPW',0,4
	.word	31209
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	31209
	.byte	16,0,2,35,0,0,25
	.byte	'Ifx_SCU_SEICON0_Bits',0,12,254,7,3
	.word	41956
	.byte	10
	.byte	'_Ifx_SCU_SEICON1_Bits',0,12,129,8,16,4,11
	.byte	'reserved_0',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'IR0',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	483
	.byte	26,0,2,35,0,0,25
	.byte	'Ifx_SCU_SEICON1_Bits',0,12,138,8,3
	.word	42086
	.byte	10
	.byte	'_Ifx_SCU_SEISR_Bits',0,12,141,8,16,4,11
	.byte	'AE',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	506
	.byte	10,0,2,35,0,11
	.byte	'TIM',0,2
	.word	506
	.byte	16,0,2,35,2,0,25
	.byte	'Ifx_SCU_SEISR_Bits',0,12,151,8,3
	.word	42277
	.byte	10
	.byte	'_Ifx_SCU_STCON_Bits',0,12,154,8,16,4,11
	.byte	'reserved_0',0,2
	.word	506
	.byte	13,3,2,35,0,11
	.byte	'SFCBAE',0,1
	.word	466
	.byte	1,2,2,35,1,11
	.byte	'CFCBAE',0,1
	.word	466
	.byte	1,1,2,35,1,11
	.byte	'STP',0,1
	.word	466
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	506
	.byte	16,0,2,35,2,0,25
	.byte	'Ifx_SCU_STCON_Bits',0,12,161,8,3
	.word	42455
	.byte	10
	.byte	'_Ifx_SCU_STMEM1_Bits',0,12,164,8,16,4,11
	.byte	'MEM',0,4
	.word	483
	.byte	32,0,2,35,0,0,25
	.byte	'Ifx_SCU_STMEM1_Bits',0,12,167,8,3
	.word	42606
	.byte	10
	.byte	'_Ifx_SCU_STMEM2_Bits',0,12,170,8,16,4,11
	.byte	'MEM',0,4
	.word	483
	.byte	32,0,2,35,0,0,25
	.byte	'Ifx_SCU_STMEM2_Bits',0,12,173,8,3
	.word	42678
	.byte	10
	.byte	'_Ifx_SCU_STMEM3_Bits',0,12,176,8,16,4,11
	.byte	'MEM',0,4
	.word	483
	.byte	32,0,2,35,0,0,25
	.byte	'Ifx_SCU_STMEM3_Bits',0,12,179,8,3
	.word	42750
	.byte	10
	.byte	'_Ifx_SCU_STMEM4_Bits',0,12,182,8,16,4,11
	.byte	'MEM',0,4
	.word	483
	.byte	32,0,2,35,0,0,25
	.byte	'Ifx_SCU_STMEM4_Bits',0,12,185,8,3
	.word	42822
	.byte	10
	.byte	'_Ifx_SCU_STMEM5_Bits',0,12,188,8,16,4,11
	.byte	'MEM',0,4
	.word	483
	.byte	32,0,2,35,0,0,25
	.byte	'Ifx_SCU_STMEM5_Bits',0,12,191,8,3
	.word	42894
	.byte	10
	.byte	'_Ifx_SCU_STMEM6_Bits',0,12,194,8,16,4,11
	.byte	'MEM',0,4
	.word	483
	.byte	32,0,2,35,0,0,25
	.byte	'Ifx_SCU_STMEM6_Bits',0,12,197,8,3
	.word	42966
	.byte	10
	.byte	'_Ifx_SCU_STSTAT_Bits',0,12,200,8,16,4,11
	.byte	'HWCFG',0,1
	.word	466
	.byte	8,0,2,35,0,11
	.byte	'FTM',0,1
	.word	466
	.byte	7,1,2,35,1,11
	.byte	'MODE',0,1
	.word	466
	.byte	1,0,2,35,1,11
	.byte	'FCBAE',0,1
	.word	466
	.byte	1,7,2,35,2,11
	.byte	'LUDIS',0,1
	.word	466
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	466
	.byte	1,5,2,35,2,11
	.byte	'TRSTL',0,1
	.word	466
	.byte	1,4,2,35,2,11
	.byte	'SPDEN',0,1
	.word	466
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	466
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	466
	.byte	1,1,2,35,2,11
	.byte	'reserved_23',0,1
	.word	466
	.byte	1,0,2,35,2,11
	.byte	'RAMINT',0,1
	.word	466
	.byte	1,7,2,35,3,11
	.byte	'reserved_25',0,1
	.word	466
	.byte	3,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	466
	.byte	4,0,2,35,3,0,25
	.byte	'Ifx_SCU_STSTAT_Bits',0,12,216,8,3
	.word	43038
	.byte	10
	.byte	'_Ifx_SCU_SWAPCTRL_Bits',0,12,219,8,16,4,11
	.byte	'ADDRCFG',0,1
	.word	466
	.byte	2,6,2,35,0,11
	.byte	'SPARE',0,2
	.word	506
	.byte	14,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	506
	.byte	16,0,2,35,2,0,25
	.byte	'Ifx_SCU_SWAPCTRL_Bits',0,12,224,8,3
	.word	43367
	.byte	10
	.byte	'_Ifx_SCU_SWRSTCON_Bits',0,12,227,8,16,4,11
	.byte	'reserved_0',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'SWRSTREQ',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	466
	.byte	6,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	466
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	506
	.byte	16,0,2,35,2,0,25
	.byte	'Ifx_SCU_SWRSTCON_Bits',0,12,234,8,3
	.word	43487
	.byte	10
	.byte	'_Ifx_SCU_SYSCON_Bits',0,12,237,8,16,4,11
	.byte	'CCTRIG0',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'RAMINTM',0,1
	.word	466
	.byte	2,4,2,35,0,11
	.byte	'SETLUDIS',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	466
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	466
	.byte	1,0,2,35,0,11
	.byte	'DDC',0,1
	.word	466
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	466
	.byte	7,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	506
	.byte	16,0,2,35,2,0,25
	.byte	'Ifx_SCU_SYSCON_Bits',0,12,249,8,3
	.word	43657
	.byte	10
	.byte	'_Ifx_SCU_SYSPLLCON0_Bits',0,12,252,8,16,4,11
	.byte	'reserved_0',0,1
	.word	466
	.byte	2,6,2,35,0,11
	.byte	'MODEN',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,2
	.word	506
	.byte	6,7,2,35,0,11
	.byte	'NDIV',0,1
	.word	466
	.byte	7,0,2,35,1,11
	.byte	'PLLPWD',0,1
	.word	466
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	466
	.byte	1,6,2,35,2,11
	.byte	'RESLD',0,1
	.word	466
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	466
	.byte	5,0,2,35,2,11
	.byte	'PDIV',0,1
	.word	466
	.byte	3,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	466
	.byte	3,2,2,35,3,11
	.byte	'INSEL',0,1
	.word	466
	.byte	2,0,2,35,3,0,25
	.byte	'Ifx_SCU_SYSPLLCON0_Bits',0,12,137,9,3
	.word	43920
	.byte	10
	.byte	'_Ifx_SCU_SYSPLLCON1_Bits',0,12,140,9,16,4,11
	.byte	'K2DIV',0,1
	.word	466
	.byte	3,5,2,35,0,11
	.byte	'reserved_3',0,4
	.word	483
	.byte	29,0,2,35,0,0,25
	.byte	'Ifx_SCU_SYSPLLCON1_Bits',0,12,144,9,3
	.word	44199
	.byte	10
	.byte	'_Ifx_SCU_SYSPLLCON2_Bits',0,12,147,9,16,4,11
	.byte	'MODCFG',0,2
	.word	506
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	506
	.byte	16,0,2,35,2,0,25
	.byte	'Ifx_SCU_SYSPLLCON2_Bits',0,12,151,9,3
	.word	44303
	.byte	10
	.byte	'_Ifx_SCU_SYSPLLSTAT_Bits',0,12,154,9,16,4,11
	.byte	'reserved_0',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'PWDSTAT',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'LOCK',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	466
	.byte	2,3,2,35,0,11
	.byte	'K2RDY',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	466
	.byte	1,1,2,35,0,11
	.byte	'MODRUN',0,1
	.word	466
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	483
	.byte	24,0,2,35,0,0,25
	.byte	'Ifx_SCU_SYSPLLSTAT_Bits',0,12,164,9,3
	.word	44409
	.byte	10
	.byte	'_Ifx_SCU_TRAPCLR_Bits',0,12,167,9,16,4,11
	.byte	'ESR0T',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'TRAP2',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	483
	.byte	28,0,2,35,0,0,25
	.byte	'Ifx_SCU_TRAPCLR_Bits',0,12,174,9,3
	.word	44632
	.byte	10
	.byte	'_Ifx_SCU_TRAPDIS0_Bits',0,12,177,9,16,4,11
	.byte	'CPU0ESR0T',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'CPU0ESR1T',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'CPU0TRAP2T',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'CPU0SMUT',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	466
	.byte	4,0,2,35,0,11
	.byte	'CPU1ESR0T',0,1
	.word	466
	.byte	1,7,2,35,1,11
	.byte	'CPU1ESR1T',0,1
	.word	466
	.byte	1,6,2,35,1,11
	.byte	'CPU1TRAP2T',0,1
	.word	466
	.byte	1,5,2,35,1,11
	.byte	'CPU1SMUT',0,1
	.word	466
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	466
	.byte	4,0,2,35,1,11
	.byte	'CPU2ESR0T',0,1
	.word	466
	.byte	1,7,2,35,2,11
	.byte	'CPU2ESR1T',0,1
	.word	466
	.byte	1,6,2,35,2,11
	.byte	'CPU2TRAP2T',0,1
	.word	466
	.byte	1,5,2,35,2,11
	.byte	'CPU2SMUT',0,1
	.word	466
	.byte	1,4,2,35,2,11
	.byte	'reserved_20',0,1
	.word	466
	.byte	4,0,2,35,2,11
	.byte	'CPU3ESR0T',0,1
	.word	466
	.byte	1,7,2,35,3,11
	.byte	'CPU3ESR1T',0,1
	.word	466
	.byte	1,6,2,35,3,11
	.byte	'CPU3TRAP2T',0,1
	.word	466
	.byte	1,5,2,35,3,11
	.byte	'CPU3SMUT',0,1
	.word	466
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	466
	.byte	4,0,2,35,3,0,25
	.byte	'Ifx_SCU_TRAPDIS0_Bits',0,12,199,9,3
	.word	44780
	.byte	10
	.byte	'_Ifx_SCU_TRAPDIS1_Bits',0,12,202,9,16,4,11
	.byte	'CPU4ESR0T',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'CPU4ESR1T',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'CPU4TRAP2T',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'CPU4SMUT',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	466
	.byte	4,0,2,35,0,11
	.byte	'CPU5ESR0T',0,1
	.word	466
	.byte	1,7,2,35,1,11
	.byte	'CPU5ESR1T',0,1
	.word	466
	.byte	1,6,2,35,1,11
	.byte	'CPU5TRAP2T',0,1
	.word	466
	.byte	1,5,2,35,1,11
	.byte	'CPU5SMUT',0,1
	.word	466
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	466
	.byte	4,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	506
	.byte	16,0,2,35,2,0,25
	.byte	'Ifx_SCU_TRAPDIS1_Bits',0,12,215,9,3
	.word	45268
	.byte	10
	.byte	'_Ifx_SCU_TRAPSET_Bits',0,12,218,9,16,4,11
	.byte	'ESR0T',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'TRAP2',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	483
	.byte	28,0,2,35,0,0,25
	.byte	'Ifx_SCU_TRAPSET_Bits',0,12,225,9,3
	.word	45565
	.byte	10
	.byte	'_Ifx_SCU_TRAPSTAT_Bits',0,12,228,9,16,4,11
	.byte	'ESR0T',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'TRAP2',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	483
	.byte	28,0,2,35,0,0,25
	.byte	'Ifx_SCU_TRAPSTAT_Bits',0,12,235,9,3
	.word	45713
	.byte	10
	.byte	'_Ifx_SCU_WDTCPU_CON0_Bits',0,12,238,9,16,4,11
	.byte	'ENDINIT',0,4
	.word	31209
	.byte	1,31,2,35,0,11
	.byte	'LCK',0,4
	.word	31209
	.byte	1,30,2,35,0,11
	.byte	'PW',0,4
	.word	31209
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	31209
	.byte	16,0,2,35,0,0,25
	.byte	'Ifx_SCU_WDTCPU_CON0_Bits',0,12,244,9,3
	.word	45863
	.byte	10
	.byte	'_Ifx_SCU_WDTCPU_CON1_Bits',0,12,247,9,16,4,11
	.byte	'reserved_0',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'IR0',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'UR',0,1
	.word	466
	.byte	1,1,2,35,0,11
	.byte	'PAR',0,1
	.word	466
	.byte	1,0,2,35,0,11
	.byte	'TCR',0,1
	.word	466
	.byte	1,7,2,35,1,11
	.byte	'TCTR',0,1
	.word	466
	.byte	7,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	506
	.byte	16,0,2,35,2,0,25
	.byte	'Ifx_SCU_WDTCPU_CON1_Bits',0,12,132,10,3
	.word	45993
	.byte	10
	.byte	'_Ifx_SCU_WDTCPU_SR_Bits',0,12,135,10,16,4,11
	.byte	'AE',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'US',0,1
	.word	466
	.byte	1,1,2,35,0,11
	.byte	'PAS',0,1
	.word	466
	.byte	1,0,2,35,0,11
	.byte	'TCS',0,1
	.word	466
	.byte	1,7,2,35,1,11
	.byte	'TCT',0,1
	.word	466
	.byte	7,0,2,35,1,11
	.byte	'TIM',0,2
	.word	506
	.byte	16,0,2,35,2,0,25
	.byte	'Ifx_SCU_WDTCPU_SR_Bits',0,12,148,10,3
	.word	46253
	.byte	10
	.byte	'_Ifx_SCU_WDTS_CON0_Bits',0,12,151,10,16,4,11
	.byte	'ENDINIT',0,4
	.word	31209
	.byte	1,31,2,35,0,11
	.byte	'LCK',0,4
	.word	31209
	.byte	1,30,2,35,0,11
	.byte	'PW',0,4
	.word	31209
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	31209
	.byte	16,0,2,35,0,0,25
	.byte	'Ifx_SCU_WDTS_CON0_Bits',0,12,157,10,3
	.word	46476
	.byte	10
	.byte	'_Ifx_SCU_WDTS_CON1_Bits',0,12,160,10,16,4,11
	.byte	'CLRIRF',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'IR0',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'UR',0,1
	.word	466
	.byte	1,1,2,35,0,11
	.byte	'PAR',0,1
	.word	466
	.byte	1,0,2,35,0,11
	.byte	'TCR',0,1
	.word	466
	.byte	1,7,2,35,1,11
	.byte	'TCTR',0,1
	.word	466
	.byte	7,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	506
	.byte	16,0,2,35,2,0,25
	.byte	'Ifx_SCU_WDTS_CON1_Bits',0,12,173,10,3
	.word	46602
	.byte	10
	.byte	'_Ifx_SCU_WDTS_SR_Bits',0,12,176,10,16,4,11
	.byte	'AE',0,1
	.word	466
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	466
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	466
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	466
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	466
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	466
	.byte	1,2,2,35,0,11
	.byte	'US',0,1
	.word	466
	.byte	1,1,2,35,0,11
	.byte	'PAS',0,1
	.word	466
	.byte	1,0,2,35,0,11
	.byte	'TCS',0,1
	.word	466
	.byte	1,7,2,35,1,11
	.byte	'TCT',0,1
	.word	466
	.byte	7,0,2,35,1,11
	.byte	'TIM',0,2
	.word	506
	.byte	16,0,2,35,2,0,25
	.byte	'Ifx_SCU_WDTS_SR_Bits',0,12,189,10,3
	.word	46854
	.byte	12,12,197,10,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	26981
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_ACCEN00',0,12,202,10,3
	.word	47073
	.byte	12,12,205,10,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27540
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_ACCEN01',0,12,210,10,3
	.word	47138
	.byte	12,12,213,10,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27619
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_ACCEN10',0,12,218,10,3
	.word	47203
	.byte	12,12,221,10,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28179
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_ACCEN11',0,12,226,10,3
	.word	47268
	.byte	12,12,229,10,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28260
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_ARSTDIS',0,12,234,10,3
	.word	47333
	.byte	12,12,237,10,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28477
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_CCUCON0',0,12,242,10,3
	.word	47398
	.byte	12,12,245,10,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28750
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_CCUCON1',0,12,250,10,3
	.word	47463
	.byte	12,12,253,10,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	29076
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_CCUCON10',0,12,130,11,3
	.word	47528
	.byte	12,12,133,11,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	29178
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_CCUCON11',0,12,138,11,3
	.word	47594
	.byte	12,12,141,11,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	29280
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_CCUCON2',0,12,146,11,3
	.word	47660
	.byte	12,12,149,11,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	29554
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_CCUCON3',0,12,154,11,3
	.word	47725
	.byte	12,12,157,11,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	29923
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_CCUCON4',0,12,162,11,3
	.word	47790
	.byte	12,12,165,11,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30103
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_CCUCON5',0,12,170,11,3
	.word	47855
	.byte	12,12,173,11,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30272
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_CCUCON6',0,12,178,11,3
	.word	47920
	.byte	12,12,181,11,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30372
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_CCUCON7',0,12,186,11,3
	.word	47985
	.byte	12,12,189,11,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30472
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_CCUCON8',0,12,194,11,3
	.word	48050
	.byte	12,12,197,11,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30572
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_CCUCON9',0,12,202,11,3
	.word	48115
	.byte	12,12,205,11,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30672
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_CHIPID',0,12,210,11,3
	.word	48180
	.byte	12,12,213,11,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30875
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_DTSCLIM',0,12,218,11,3
	.word	48244
	.byte	12,12,221,11,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31107
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_DTSCSTAT',0,12,226,11,3
	.word	48309
	.byte	12,12,229,11,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31225
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_EICON0',0,12,234,11,3
	.word	48375
	.byte	12,12,237,11,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31353
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_EICON1',0,12,242,11,3
	.word	48439
	.byte	12,12,245,11,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31542
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_EICR',0,12,250,11,3
	.word	48503
	.byte	12,12,253,11,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31906
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_EIFILT',0,12,130,12,3
	.word	48565
	.byte	12,12,133,12,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32345
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_EIFR',0,12,138,12,3
	.word	48629
	.byte	12,12,141,12,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32556
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_EISR',0,12,146,12,3
	.word	48691
	.byte	12,12,149,12,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32732
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_EMSR',0,12,154,12,3
	.word	48753
	.byte	12,12,157,12,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32926
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_EMSSW',0,12,162,12,3
	.word	48815
	.byte	12,12,165,12,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	33061
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_ESRCFGX_ESRCFGX',0,12,170,12,3
	.word	48878
	.byte	12,12,173,12,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	33197
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_ESROCFG',0,12,178,12,3
	.word	48951
	.byte	12,12,181,12,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	33308
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_EXTCON',0,12,186,12,3
	.word	49016
	.byte	12,12,189,12,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	33526
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_FDR',0,12,194,12,3
	.word	49080
	.byte	12,12,197,12,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	33689
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_FMR',0,12,202,12,3
	.word	49141
	.byte	12,12,205,12,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	34025
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_ID',0,12,210,12,3
	.word	49202
	.byte	12,12,213,12,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	34132
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_IGCR',0,12,218,12,3
	.word	49262
	.byte	12,12,221,12,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	34584
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_IN',0,12,226,12,3
	.word	49324
	.byte	12,12,229,12,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	34683
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_IOCR',0,12,234,12,3
	.word	49384
	.byte	12,12,237,12,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	34833
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_LBISTCTRL0',0,12,242,12,3
	.word	49446
	.byte	12,12,245,12,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	35071
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_LBISTCTRL1',0,12,250,12,3
	.word	49514
	.byte	12,12,253,12,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	35232
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_LBISTCTRL2',0,12,130,13,3
	.word	49582
	.byte	12,12,133,13,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	35338
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_LBISTCTRL3',0,12,138,13,3
	.word	49650
	.byte	12,12,141,13,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	35424
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_LCLCON0',0,12,146,13,3
	.word	49718
	.byte	12,12,149,13,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	35592
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_LCLCON1',0,12,154,13,3
	.word	49783
	.byte	12,12,157,13,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	35760
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_LCLTEST',0,12,162,13,3
	.word	49848
	.byte	12,12,165,13,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	36074
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_MANID',0,12,170,13,3
	.word	49913
	.byte	12,12,173,13,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	36185
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_OMR',0,12,178,13,3
	.word	49976
	.byte	12,12,181,13,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	36343
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_OSCCON',0,12,186,13,3
	.word	50037
	.byte	12,12,189,13,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	36754
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_OUT',0,12,194,13,3
	.word	50101
	.byte	12,12,197,13,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	36855
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_OVCCON',0,12,202,13,3
	.word	50162
	.byte	12,12,205,13,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	37173
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_OVCENABLE',0,12,210,13,3
	.word	50226
	.byte	12,12,213,13,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	37360
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_PDISC',0,12,218,13,3
	.word	50293
	.byte	12,12,221,13,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	37471
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_PDR',0,12,226,13,3
	.word	50356
	.byte	12,12,229,13,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	37604
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_PDRR',0,12,234,13,3
	.word	50417
	.byte	12,12,237,13,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	37807
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_PERPLLCON0',0,12,242,13,3
	.word	50479
	.byte	12,12,245,13,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38047
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_PERPLLCON1',0,12,250,13,3
	.word	50547
	.byte	12,12,253,13,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38191
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_PERPLLSTAT',0,12,130,14,3
	.word	50615
	.byte	12,12,133,14,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38413
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_PMCSR0',0,12,138,14,3
	.word	50683
	.byte	12,12,141,14,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38549
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_PMCSR1',0,12,146,14,3
	.word	50747
	.byte	12,12,149,14,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38685
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_PMCSR2',0,12,154,14,3
	.word	50811
	.byte	12,12,157,14,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38821
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_PMCSR3',0,12,162,14,3
	.word	50875
	.byte	12,12,165,14,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38957
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_PMCSR4',0,12,170,14,3
	.word	50939
	.byte	12,12,173,14,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39093
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_PMCSR5',0,12,178,14,3
	.word	51003
	.byte	12,12,181,14,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39229
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_PMSTAT0',0,12,186,14,3
	.word	51067
	.byte	12,12,189,14,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39501
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_PMSWCR1',0,12,194,14,3
	.word	51132
	.byte	12,12,197,14,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39746
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_PMTRCSR0',0,12,202,14,3
	.word	51197
	.byte	12,12,205,14,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40134
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_PMTRCSR1',0,12,210,14,3
	.word	51263
	.byte	12,12,213,14,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40252
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_PMTRCSR2',0,12,218,14,3
	.word	51329
	.byte	12,12,221,14,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40495
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_PMTRCSR3',0,12,226,14,3
	.word	51395
	.byte	12,12,229,14,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40762
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_RSTCON',0,12,234,14,3
	.word	51461
	.byte	12,12,237,14,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	41021
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_RSTCON2',0,12,242,14,3
	.word	51525
	.byte	12,12,245,14,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	41326
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_RSTCON3',0,12,250,14,3
	.word	51590
	.byte	12,12,253,14,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	41407
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_RSTSTAT',0,12,130,15,3
	.word	51655
	.byte	12,12,133,15,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	41956
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_SEICON0',0,12,138,15,3
	.word	51720
	.byte	12,12,141,15,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42086
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_SEICON1',0,12,146,15,3
	.word	51785
	.byte	12,12,149,15,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42277
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_SEISR',0,12,154,15,3
	.word	51850
	.byte	12,12,157,15,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42455
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_STCON',0,12,162,15,3
	.word	51913
	.byte	12,12,165,15,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42606
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_STMEM1',0,12,170,15,3
	.word	51976
	.byte	12,12,173,15,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42678
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_STMEM2',0,12,178,15,3
	.word	52040
	.byte	12,12,181,15,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42750
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_STMEM3',0,12,186,15,3
	.word	52104
	.byte	12,12,189,15,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42822
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_STMEM4',0,12,194,15,3
	.word	52168
	.byte	12,12,197,15,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42894
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_STMEM5',0,12,202,15,3
	.word	52232
	.byte	12,12,205,15,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42966
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_STMEM6',0,12,210,15,3
	.word	52296
	.byte	12,12,213,15,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43038
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_STSTAT',0,12,218,15,3
	.word	52360
	.byte	12,12,221,15,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43367
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_SWAPCTRL',0,12,226,15,3
	.word	52424
	.byte	12,12,229,15,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43487
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_SWRSTCON',0,12,234,15,3
	.word	52490
	.byte	12,12,237,15,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43657
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_SYSCON',0,12,242,15,3
	.word	52556
	.byte	12,12,245,15,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43920
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_SYSPLLCON0',0,12,250,15,3
	.word	52620
	.byte	12,12,253,15,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44199
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_SYSPLLCON1',0,12,130,16,3
	.word	52688
	.byte	12,12,133,16,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44303
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_SYSPLLCON2',0,12,138,16,3
	.word	52756
	.byte	12,12,141,16,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44409
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_SYSPLLSTAT',0,12,146,16,3
	.word	52824
	.byte	12,12,149,16,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44632
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_TRAPCLR',0,12,154,16,3
	.word	52892
	.byte	12,12,157,16,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44780
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_TRAPDIS0',0,12,162,16,3
	.word	52957
	.byte	12,12,165,16,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	45268
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_TRAPDIS1',0,12,170,16,3
	.word	53023
	.byte	12,12,173,16,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	45565
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_TRAPSET',0,12,178,16,3
	.word	53089
	.byte	12,12,181,16,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	45713
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_TRAPSTAT',0,12,186,16,3
	.word	53154
	.byte	12,12,189,16,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	45863
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_WDTCPU_CON0',0,12,194,16,3
	.word	53220
	.byte	12,12,197,16,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	45993
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_WDTCPU_CON1',0,12,202,16,3
	.word	53289
	.byte	12,12,205,16,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46253
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_WDTCPU_SR',0,12,210,16,3
	.word	53358
	.byte	12,12,213,16,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46476
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_WDTS_CON0',0,12,218,16,3
	.word	53425
	.byte	12,12,221,16,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46602
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_WDTS_CON1',0,12,226,16,3
	.word	53492
	.byte	12,12,229,16,9,4,13
	.byte	'U',0
	.word	483
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	499
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46854
	.byte	4,2,35,0,0,25
	.byte	'Ifx_SCU_WDTS_SR',0,12,234,16,3
	.word	53559
	.byte	10
	.byte	'_Ifx_SCU_ESRCFGX',0,12,246,16,25,4,13
	.byte	'ESRCFGX',0
	.word	48878
	.byte	4,2,35,0,0,14
	.word	53624
	.byte	25
	.byte	'Ifx_SCU_ESRCFGX',0,12,249,16,3
	.word	53665
	.byte	10
	.byte	'_Ifx_SCU_WDTCPU',0,12,136,17,25,12,13
	.byte	'CON0',0
	.word	53220
	.byte	4,2,35,0,13
	.byte	'CON1',0
	.word	53289
	.byte	4,2,35,4,13
	.byte	'SR',0
	.word	53358
	.byte	4,2,35,8,0,14
	.word	53695
	.byte	25
	.byte	'Ifx_SCU_WDTCPU',0,12,141,17,3
	.word	53758
	.byte	10
	.byte	'_Ifx_SCU_WDTS',0,12,156,17,25,12,13
	.byte	'CON0',0
	.word	53425
	.byte	4,2,35,0,13
	.byte	'CON1',0
	.word	53492
	.byte	4,2,35,4,13
	.byte	'SR',0
	.word	53559
	.byte	4,2,35,8,0,14
	.word	53787
	.byte	25
	.byte	'Ifx_SCU_WDTS',0,12,161,17,3
	.word	53848
	.byte	25
	.byte	'IfxSpu_BinRejection_Mode',0,3,76,3
	.word	15552
	.byte	25
	.byte	'IfxSpu_CFAR_CA_Algorithm',0,3,87,3
	.word	16440
	.byte	25
	.byte	'IfxSpu_CFAR_Engine',0,3,98,3
	.word	15655
	.byte	25
	.byte	'IfxSpu_CFAR_GOS_Algorithm',0,3,108,3
	.word	16702
	.byte	25
	.byte	'IfxSpu_CFAR_Mode',0,3,122,3
	.word	15957
	.byte	25
	.byte	'IfxSpu_CFAR_SpectrumExtension',0,3,132,1,3
	.word	16162
	.byte	25
	.byte	'IfxSpu_ClockDivisionRatio',0,3,143,1,3
	.word	14948
	.byte	25
	.byte	'IfxSpu_DataSource',0,3,154,1,3
	.word	14838
	.byte	25
	.byte	'IfxSpu_FftDataFormat',0,3,163,1,3
	.word	17495
	.byte	25
	.byte	'IfxSpu_FftSize',0,3,179,1,3
	.word	17302
	.byte	25
	.byte	'IfxSpu_Histogram_Bins',0,3,193,1,3
	.word	17805
	.byte	25
	.byte	'IfxSpu_InputDataFormat',0,3,202,1,3
	.word	18207
	.byte	25
	.byte	'IfxSpu_InputDataType',0,3,211,1,3
	.word	18277
	.byte	25
	.byte	'IfxSpu_LocalMax_CombinedMode',0,3,220,1,3
	.word	20205
	.byte	25
	.byte	'IfxSpu_LocalMax_Mode',0,3,230,1,3
	.word	19996
	.byte	25
	.byte	'IfxSpu_LocalMax_ThresholdMode',0,3,240,1,3
	.word	20087
	.byte	25
	.byte	'IfxSpu_LocalMax_WindowWidth',0,3,250,1,3
	.word	19884
	.byte	25
	.byte	'IfxSpu_NCI_OutputFormat',0,3,132,2,3
	.word	20977
	.byte	25
	.byte	'IfxSpu_NCI_ScalingFactor',0,3,143,2,3
	.word	21086
	.byte	25
	.byte	'IfxSpu_Num_Antennae',0,3,154,2,3
	.word	18346
	.byte	25
	.byte	'IfxSpu_PassId',0,3,162,2,3
	.word	15914
	.byte	25
	.byte	'IfxSpu_PassMode',0,3,172,2,3
	.word	15467
	.byte	25
	.byte	'IfxSpu_PhaseShift',0,3,183,2,3
	.word	20715
	.byte	25
	.byte	'IfxSpu_RM_AddressingMode',0,3,192,2,3
	.word	19172
	.byte	25
	.byte	'IfxSpu_RM_AntennaMapping',0,3,204,2,3
	.word	19331
	.byte	25
	.byte	'IfxSpu_RM_InputDataFormat',0,3,218,2,3
	.word	18881
	.byte	25
	.byte	'IfxSpu_RM_ProcessingMode',0,3,227,2,3
	.word	19250
	.byte	25
	.byte	'IfxSpu_Summation_DataFormat',0,3,237,2,3
	.word	21561
	.byte	18,3,250,2,9,1,19
	.byte	'IfxSpu_SuspendMode_none',0,0,19
	.byte	'IfxSpu_SuspendMode_hard',0,1,19
	.byte	'IfxSpu_SuspendMode_soft',0,2,0,25
	.byte	'IfxSpu_SuspendMode',0,3,255,2,3
	.word	54764
	.byte	25
	.byte	'IfxSpu_TriggerMode',0,3,142,3,3
	.word	16959
	.byte	25
	.byte	'IfxSpu_WindowDataFormat',0,3,153,3,3
	.word	20472
	.byte	25
	.byte	'IfxSpu_ODP_Format',0,3,168,3,3
	.word	7927
	.byte	25
	.byte	'IfxSpu_Summation_Mode',0,3,179,3,3
	.word	21435
	.byte	25
	.byte	'IfxSpu_Summation_Precision',0,3,187,3,3
	.word	21767
	.byte	25
	.byte	'IfxSpu_Summation_Scale',0,3,197,3,3
	.word	21641
	.byte	25
	.byte	'IfxSpu_WindowingConfig',0,3,213,3,3
	.word	20626
	.byte	25
	.byte	'IfxSpu_CfarCAConfig',0,3,228,3,3
	.word	16572
	.byte	25
	.byte	'IfxSpu_CfarConfig',0,3,240,3,3
	.word	16283
	.byte	25
	.byte	'IfxSpu_CfarGOSConfig',0,3,253,3,3
	.word	16808
	.byte	25
	.byte	'IfxSpu_FftConfig',0,3,137,4,3
	.word	17574
	.byte	25
	.byte	'IfxSpu_FftOutputConfig',0,3,148,4,3
	.word	17699
	.byte	25
	.byte	'IfxSpu_HistogramConfig',0,3,161,4,3
	.word	18037
	.byte	25
	.byte	'IfxSpu_Math1Config',0,3,173,4,3
	.word	20815
	.byte	25
	.byte	'IfxSpu_NciConfig',0,3,183,4,3
	.word	21220
	.byte	25
	.byte	'IfxSpu_PowerOutputConfig',0,3,191,4,3
	.word	21325
	.byte	25
	.byte	'IfxSpu_RifConfig',0,3,214,4,3
	.word	18449
	.byte	25
	.byte	'IfxSpu_RmConfig',0,3,232,4,3
	.word	19537
	.byte	25
	.byte	'IfxSpu_SidebandStatisticsConfig',0,3,240,4,3
	.word	21380
	.byte	25
	.byte	'IfxSpu_SummationConfig',0,3,252,4,3
	.word	21844
	.byte	25
	.byte	'IfxSpu_BinRejectionConfig',0,3,140,5,3
	.word	15762
	.byte	25
	.byte	'IfxSpu_FftInputConfig',0,3,149,5,3
	.word	19822
	.byte	25
	.byte	'IfxSpu_InterruptConfig',0,3,167,5,3
	.word	15088
	.byte	25
	.byte	'IfxSpu_LocalMaxConfig',0,3,179,5,3
	.word	20281
	.byte	25
	.byte	'IfxSpu_MagnitudeConfig',0,3,187,5,3
	.word	20431
	.byte	17,3,191,5,9,132,1,13
	.byte	'fft',0
	.word	17574
	.byte	6,2,35,0,13
	.byte	'math1',0
	.word	20815
	.byte	32,2,35,8,13
	.byte	'histogram',0
	.word	18037
	.byte	12,2,35,40,13
	.byte	'nci',0
	.word	21220
	.byte	8,2,35,52,13
	.byte	'csum',0
	.word	21844
	.byte	12,2,35,60,13
	.byte	'cfar',0
	.word	16283
	.byte	12,2,35,72,13
	.byte	'cfarCA',0
	.word	16572
	.byte	6,2,35,84,13
	.byte	'cfarGOS',0
	.word	16808
	.byte	12,2,35,92,13
	.byte	'power',0
	.word	21325
	.byte	6,2,35,104,13
	.byte	'fftOut',0
	.word	17699
	.byte	12,2,35,112,13
	.byte	'statistics',0
	.word	21380
	.byte	6,2,35,124,0,25
	.byte	'IfxSpu_PassConfig',0,3,204,5,3
	.word	55645
	.byte	25
	.byte	'IfxSpu_ConfigSlot',0,3,231,5,3
	.word	7517
	.byte	25
	.byte	'IfxSpu_ModuleConfig',0,3,239,5,3
	.word	15383
	.byte	25
	.byte	'IfxSpu_CtrlConfig',0,3,149,6,3
	.word	17195
	.byte	25
	.byte	'IfxSpu_Log2PowerSummationConfig',0,3,157,6,3
	.word	21993
	.byte	15,128,8
	.word	7183
	.byte	16,255,1,0
.L781:
	.byte	24
	.word	55976
	.byte	15,128,2
	.word	466
	.byte	16,255,1,0
.L782:
	.byte	24
	.word	55992
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L221:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,21,0,54,15,39,12,0,0,3,15,0,73,19,0,0,4,46,1,3,8,32,13
	.byte	58,15,59,15,57,15,54,15,39,12,0,0,5,5,0,3,8,58,15,59,15,57,15,73,19,0,0,6,11,0,0,0,7,36,0,3,8,11,15,62
	.byte	15,0,0,8,46,1,3,8,32,13,58,15,59,15,57,15,73,19,54,15,39,12,0,0,9,59,0,3,8,0,0,10,19,1,3,8,58,15,59,15
	.byte	57,15,11,15,0,0,11,13,0,3,8,11,15,73,19,13,15,12,15,56,9,0,0,12,23,1,58,15,59,15,57,15,11,15,0,0,13,13
	.byte	0,3,8,73,19,11,15,56,9,0,0,14,53,0,73,19,0,0,15,1,1,11,15,73,19,0,0,16,33,0,47,15,0,0,17,19,1,58,15,59
	.byte	15,57,15,11,15,0,0,18,4,1,58,15,59,15,57,15,11,15,0,0,19,40,0,3,8,28,13,0,0,20,46,1,49,19,0,0,21,5,0,49
	.byte	19,0,0,22,46,1,3,8,58,15,59,15,57,15,54,15,39,12,63,12,60,12,0,0,23,46,0,3,8,58,15,59,15,57,15,73,19,54
	.byte	15,39,12,63,12,60,12,0,0,24,38,0,73,19,0,0,25,22,0,3,8,58,15,59,15,57,15,73,19,0,0,26,21,0,54,15,0,0,27
	.byte	52,0,3,8,58,15,59,15,57,15,73,19,63,12,60,12,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L222:
	.word	.L941-.L940
.L940:
	.half	3
	.word	.L943-.L942
.L942:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'C:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\Infra\\\\Sfr\\\\TC39B\\\\_Reg',0
	.byte	0
	.byte	'C:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\Cpu\\Std\\IfxCpu_IntrinsicsTasking.h',0
	.byte	0,0,0
	.byte	'C:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\Cpu\\Std\\IfxCpu_Intrinsics.h',0
	.byte	0,0,0
	.byte	'..\\Libraries\\iLLD\\TC39B\\Tricore\\Spu\\Std\\IfxSpu.h',0,0,0,0
	.byte	'IfxSpu_regdef.h',0,1,0,0
	.byte	'C:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\Scu\\Std\\IfxScuWdt.h',0
	.byte	0,0,0
	.byte	'C:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\_Impl\\IfxSpu_cfg.h',0
	.byte	0,0,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0
	.byte	'C:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\Cpu\\Std\\Platform_Types.h',0
	.byte	0,0,0
	.byte	'C:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\Cpu\\Std\\Ifx_Types.h',0
	.byte	0,0,0
	.byte	'Ifx_TypesReg.h',0,1,0,0
	.byte	'C:\\\\project\\\\Blinky_LED_1_KIT_TC397_TFT\\\\Ethernet_1_KIT_TC397_TFT\\\\Libraries\\\\iLLD\\\\TC39B\\\\Tricore\\_Impl\\IfxScu_cfg.h',0
	.byte	0,0,0
	.byte	'IfxScu_regdef.h',0,1,0,0,0
.L943:
.L941:
	.sdecl	'.debug_info',debug,cluster('IfxSpu_checkConfigSlot')
	.sect	'.debug_info'
.L223:
	.word	349
	.half	3
	.word	.L224
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L226,.L225
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_checkConfigSlot',0,1,131,1,6,1,1,1
	.word	.L134,.L442,.L133
	.byte	4
	.byte	'slot',0,1,131,1,48
	.word	.L443,.L444
	.byte	4
	.byte	'caller',0,1,131,1,66
	.word	.L445,.L446
	.byte	4
	.byte	'line',0,1,131,1,81
	.word	.L447,.L448
	.byte	5
	.word	.L134,.L442
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_checkConfigSlot')
	.sect	'.debug_abbrev'
.L224:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_checkConfigSlot')
	.sect	'.debug_line'
.L225:
	.word	.L945-.L944
.L944:
	.half	3
	.word	.L947-.L946
.L946:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L947:
	.byte	5,5,7,0,5,2
	.word	.L134
	.byte	3,132,1,1,7,9
	.half	.L2-.L134
	.byte	3,1,1,7,9
	.half	.L3-.L2
	.byte	3,1,1,5,1,7,9
	.half	.L4-.L3
	.byte	3,11,1,7,9
	.half	.L227-.L4
	.byte	0,1,1
.L945:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_checkConfigSlot')
	.sect	'.debug_ranges'
.L226:
	.word	-1,.L134,0,.L227-.L134,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_disableModule')
	.sect	'.debug_info'
.L228:
	.word	331
	.half	3
	.word	.L229
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L231,.L230
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_disableModule',0,1,149,1,6,1,1,1
	.word	.L136,.L449,.L135
	.byte	4
	.byte	'spu',0,1,149,1,36
	.word	.L450,.L451
	.byte	5
	.word	.L136,.L449
	.byte	6
	.byte	'password',0,1,151,1,12
	.word	.L452,.L453
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_disableModule')
	.sect	'.debug_abbrev'
.L229:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_disableModule')
	.sect	'.debug_line'
.L230:
	.word	.L949-.L948
.L948:
	.half	3
	.word	.L951-.L950
.L950:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L951:
	.byte	5,6,7,0,5,2
	.word	.L136
	.byte	3,148,1,1,5,55,9
	.half	.L784-.L136
	.byte	3,2,1,5,21,9
	.half	.L783-.L784
	.byte	1,5,31,9
	.half	.L786-.L783
	.byte	3,1,1,5,15,9
	.half	.L787-.L786
	.byte	3,1,1,5,21,9
	.half	.L952-.L787
	.byte	1,5,29,9
	.half	.L953-.L952
	.byte	3,1,1,5,1,9
	.half	.L789-.L953
	.byte	3,1,1,7,9
	.half	.L232-.L789
	.byte	0,1,1
.L949:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_disableModule')
	.sect	'.debug_ranges'
.L231:
	.word	-1,.L136,0,.L232-.L136,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_getAddress')
	.sect	'.debug_info'
.L233:
	.word	330
	.half	3
	.word	.L234
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L236,.L235
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_getAddress',0,1,158,1,10
	.word	.L450
	.byte	1,1,1
	.word	.L138,.L454,.L137
	.byte	4
	.byte	'spu',0,1,158,1,41
	.word	.L455,.L456
	.byte	5
	.word	.L138,.L454
	.byte	6
	.byte	'module',0,1,160,1,14
	.word	.L450,.L457
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_getAddress')
	.sect	'.debug_abbrev'
.L234:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_getAddress')
	.sect	'.debug_line'
.L235:
	.word	.L955-.L954
.L954:
	.half	3
	.word	.L957-.L956
.L956:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L957:
	.byte	5,5,7,0,5,2
	.word	.L138
	.byte	3,161,1,1,5,48,7,9
	.half	.L958-.L138
	.byte	3,2,1,5,29,9
	.half	.L959-.L958
	.byte	1,5,48,9
	.half	.L960-.L959
	.byte	1,5,53,9
	.half	.L961-.L960
	.byte	1,5,60,9
	.half	.L790-.L961
	.byte	1,5,16,9
	.half	.L5-.L790
	.byte	3,4,1,5,5,9
	.half	.L6-.L5
	.byte	3,3,1,5,1,9
	.half	.L7-.L6
	.byte	3,1,1,7,9
	.half	.L237-.L7
	.byte	0,1,1
.L955:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_getAddress')
	.sect	'.debug_ranges'
.L236:
	.word	-1,.L138,0,.L237-.L138,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_getConfigSlot')
	.sect	'.debug_info'
.L238:
	.word	351
	.half	3
	.word	.L239
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L241,.L240
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_getConfigSlot',0,1,175,1,20
	.word	.L443
	.byte	1,1,1
	.word	.L140,.L458,.L139
	.byte	4
	.byte	'spu',0,1,175,1,50
	.word	.L450,.L459
	.byte	4
	.byte	'slotNr',0,1,175,1,62
	.word	.L447,.L460
	.byte	5
	.word	.L140,.L458
	.byte	6
	.byte	'slot',0,1,177,1,24
	.word	.L443,.L461
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_getConfigSlot')
	.sect	'.debug_abbrev'
.L239:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_getConfigSlot')
	.sect	'.debug_line'
.L240:
	.word	.L963-.L962
.L962:
	.half	3
	.word	.L965-.L964
.L964:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L965:
	.byte	5,29,7,0,5,2
	.word	.L140
	.byte	3,176,1,1,5,5,9
	.half	.L792-.L140
	.byte	3,2,1,5,42,7,9
	.half	.L966-.L792
	.byte	3,2,1,5,52,9
	.half	.L967-.L966
	.byte	1,5,23,9
	.half	.L8-.L967
	.byte	3,4,1,5,9,9
	.half	.L968-.L8
	.byte	1,5,25,7,9
	.half	.L969-.L968
	.byte	3,2,1,5,13,9
	.half	.L970-.L969
	.byte	1,5,24,7,9
	.half	.L971-.L970
	.byte	3,2,1,5,38,9
	.half	.L793-.L971
	.byte	3,1,1,5,30,9
	.half	.L791-.L793
	.byte	1,5,68,9
	.half	.L794-.L791
	.byte	3,127,1,5,30,9
	.half	.L11-.L794
	.byte	3,5,1,5,18,9
	.half	.L972-.L11
	.byte	1,5,24,7,9
	.half	.L973-.L972
	.byte	3,2,1,5,38,9
	.half	.L795-.L973
	.byte	3,1,1,5,30,9
	.half	.L796-.L795
	.byte	1,5,5,9
	.half	.L9-.L796
	.byte	3,6,1,5,1,9
	.half	.L14-.L9
	.byte	3,1,1,7,9
	.half	.L242-.L14
	.byte	0,1,1
.L963:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_getConfigSlot')
	.sect	'.debug_ranges'
.L241:
	.word	-1,.L140,0,.L242-.L140,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_getDataSource')
	.sect	'.debug_info'
.L243:
	.word	334
	.half	3
	.word	.L244
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L246,.L245
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_getDataSource',0,1,207,1,19
	.word	.L462
	.byte	1,1,1
	.word	.L142,.L463,.L141
	.byte	4
	.byte	'slot',0,1,207,1,59
	.word	.L443,.L464
	.byte	5
	.word	.L142,.L463
	.byte	6
	.byte	'idConf',0,1,209,1,21
	.word	.L465,.L466
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_getDataSource')
	.sect	'.debug_abbrev'
.L244:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_getDataSource')
	.sect	'.debug_line'
.L245:
	.word	.L975-.L974
.L974:
	.half	3
	.word	.L977-.L976
.L976:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L977:
	.byte	5,29,7,0,5,2
	.word	.L142
	.byte	3,209,1,1,5,39,9
	.half	.L797-.L142
	.byte	3,1,1,5,5,9
	.half	.L978-.L797
	.byte	1,5,1,9
	.half	.L15-.L978
	.byte	3,1,1,7,9
	.half	.L247-.L15
	.byte	0,1,1
.L975:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_getDataSource')
	.sect	'.debug_ranges'
.L246:
	.word	-1,.L142,0,.L247-.L142,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_getIndex')
	.sect	'.debug_info'
.L248:
	.word	347
	.half	3
	.word	.L249
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L251,.L250
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_getIndex',0,1,215,1,14
	.word	.L455
	.byte	1,1,1
	.word	.L144,.L467,.L143
	.byte	4
	.byte	'spu',0,1,215,1,39
	.word	.L450,.L468
	.byte	5
	.word	.L144,.L467
	.byte	6
	.byte	'index',0,1,217,1,18
	.word	.L447,.L469
	.byte	6
	.byte	'result',0,1,218,1,18
	.word	.L455,.L470
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_getIndex')
	.sect	'.debug_abbrev'
.L249:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_getIndex')
	.sect	'.debug_line'
.L250:
	.word	.L980-.L979
.L979:
	.half	3
	.word	.L982-.L981
.L981:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L982:
	.byte	5,12,7,0,5,2
	.word	.L144
	.byte	3,219,1,1,5,16,9
	.half	.L798-.L144
	.byte	3,2,1,5,47,9
	.half	.L799-.L798
	.byte	1,5,32,9
	.half	.L17-.L799
	.byte	3,2,1,5,13,9
	.half	.L983-.L17
	.byte	1,5,32,9
	.half	.L984-.L983
	.byte	1,5,39,9
	.half	.L985-.L984
	.byte	1,5,9,9
	.half	.L986-.L985
	.byte	1,5,55,7,9
	.half	.L987-.L986
	.byte	3,2,1,5,36,9
	.half	.L988-.L987
	.byte	1,5,55,9
	.half	.L989-.L988
	.byte	1,5,62,9
	.half	.L990-.L989
	.byte	1,5,22,9
	.half	.L991-.L990
	.byte	1,5,13,9
	.half	.L992-.L991
	.byte	3,1,1,5,54,9
	.half	.L18-.L992
	.byte	3,123,1,5,47,9
	.half	.L16-.L18
	.byte	1,5,5,7,9
	.half	.L19-.L16
	.byte	3,9,1,5,1,9
	.half	.L20-.L19
	.byte	3,1,1,7,9
	.half	.L252-.L20
	.byte	0,1,1
.L980:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_getIndex')
	.sect	'.debug_ranges'
.L251:
	.word	-1,.L144,0,.L252-.L144,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_getNumConnectedAntennae')
	.sect	'.debug_info'
.L253:
	.word	364
	.half	3
	.word	.L254
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L256,.L255
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_getNumConnectedAntennae',0,1,235,1,8
	.word	.L452
	.byte	1,1,1
	.word	.L146,.L471,.L145
	.byte	4
	.byte	'slot',0,1,235,1,58
	.word	.L443,.L472
	.byte	5
	.word	.L146,.L471
	.byte	6
	.byte	'result',0,1,237,1,21
	.word	.L452,.L473
	.byte	6
	.byte	'idConf',0,1,238,1,21
	.word	.L465,.L474
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_getNumConnectedAntennae')
	.sect	'.debug_abbrev'
.L254:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_getNumConnectedAntennae')
	.sect	'.debug_line'
.L255:
	.word	.L994-.L993
.L993:
	.half	3
	.word	.L996-.L995
.L995:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L996:
	.byte	5,8,7,0,5,2
	.word	.L146
	.byte	3,234,1,1,5,28,9
	.half	.L801-.L146
	.byte	3,2,1,5,29,9
	.half	.L802-.L801
	.byte	3,2,1,5,30,9
	.half	.L803-.L802
	.byte	3,2,1,5,5,9
	.half	.L800-.L803
	.byte	1,5,35,7,9
	.half	.L997-.L800
	.byte	3,2,1,5,40,9
	.half	.L998-.L997
	.byte	1,5,34,9
	.half	.L999-.L998
	.byte	3,2,1,5,9,9
	.half	.L805-.L999
	.byte	1,5,29,7,9
	.half	.L1000-.L805
	.byte	3,2,1,5,5,9
	.half	.L21-.L1000
	.byte	3,4,1,5,1,9
	.half	.L23-.L21
	.byte	3,1,1,7,9
	.half	.L257-.L23
	.byte	0,1,1
.L994:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_getNumConnectedAntennae')
	.sect	'.debug_ranges'
.L256:
	.word	-1,.L146,0,.L257-.L146,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_getNumInputSamples')
	.sect	'.debug_info'
.L258:
	.word	380
	.half	3
	.word	.L259
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L261,.L260
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_getNumInputSamples',0,1,255,1,8
	.word	.L452
	.byte	1,1,1
	.word	.L148,.L475,.L147
	.byte	4
	.byte	'slot',0,1,255,1,53
	.word	.L443,.L476
	.byte	5
	.word	.L148,.L475
	.byte	6
	.byte	'result',0,1,129,2,23
	.word	.L452,.L477
	.byte	6
	.byte	'idConf',0,1,130,2,23
	.word	.L465,.L478
	.byte	6
	.byte	'idRmBlr',0,1,131,2,23
	.word	.L479,.L480
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_getNumInputSamples')
	.sect	'.debug_abbrev'
.L259:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_getNumInputSamples')
	.sect	'.debug_line'
.L260:
	.word	.L1002-.L1001
.L1001:
	.half	3
	.word	.L1004-.L1003
.L1003:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1004:
	.byte	5,30,7,0,5,2
	.word	.L148
	.byte	3,132,2,1,5,32,9
	.half	.L808-.L148
	.byte	3,1,1,5,30,9
	.half	.L809-.L808
	.byte	3,2,1,5,5,9
	.half	.L807-.L809
	.byte	1,5,26,7,9
	.half	.L1005-.L807
	.byte	3,2,1,5,35,9
	.half	.L810-.L1005
	.byte	1,5,38,9
	.half	.L1006-.L810
	.byte	1,5,27,9
	.half	.L24-.L1006
	.byte	3,4,1,5,32,9
	.half	.L811-.L24
	.byte	1,5,5,9
	.half	.L25-.L811
	.byte	3,3,1,5,1,9
	.half	.L26-.L25
	.byte	3,1,1,7,9
	.half	.L262-.L26
	.byte	0,1,1
.L1002:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_getNumInputSamples')
	.sect	'.debug_ranges'
.L261:
	.word	-1,.L148,0,.L262-.L148,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_getNumRamps')
	.sect	'.debug_info'
.L263:
	.word	352
	.half	3
	.word	.L264
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L266,.L265
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_getNumRamps',0,1,149,2,8
	.word	.L452
	.byte	1,1,1
	.word	.L150,.L481,.L149
	.byte	4
	.byte	'slot',0,1,149,2,46
	.word	.L443,.L482
	.byte	5
	.word	.L150,.L481
	.byte	6
	.byte	'result',0,1,151,2,21
	.word	.L452,.L483
	.byte	6
	.byte	'idConf',0,1,152,2,21
	.word	.L465,.L484
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_getNumRamps')
	.sect	'.debug_abbrev'
.L264:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_getNumRamps')
	.sect	'.debug_line'
.L265:
	.word	.L1008-.L1007
.L1007:
	.half	3
	.word	.L1010-.L1009
.L1009:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1010:
	.byte	5,28,7,0,5,2
	.word	.L150
	.byte	3,150,2,1,5,29,9
	.half	.L813-.L150
	.byte	3,2,1,5,30,9
	.half	.L814-.L813
	.byte	3,2,1,5,5,9
	.half	.L812-.L814
	.byte	1,5,26,7,9
	.half	.L1011-.L812
	.byte	3,2,1,5,33,9
	.half	.L1012-.L1011
	.byte	1,5,5,9
	.half	.L27-.L1012
	.byte	3,3,1,5,1,9
	.half	.L28-.L27
	.byte	3,1,1,7,9
	.half	.L267-.L28
	.byte	0,1,1
.L1008:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_getNumRamps')
	.sect	'.debug_ranges'
.L266:
	.word	-1,.L150,0,.L267-.L150,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_initModule')
	.sect	'.debug_info'
.L268:
	.word	382
	.half	3
	.word	.L269
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L271,.L270
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_initModule',0,1,164,2,6,1,1,1
	.word	.L152,.L485,.L151
	.byte	4
	.byte	'spu',0,1,164,2,33
	.word	.L450,.L486
	.byte	4
	.byte	'config',0,1,164,2,65
	.word	.L487,.L488
	.byte	5
	.word	.L152,.L485
	.byte	5
	.word	.L29,.L489
	.byte	6
	.byte	'ctrl',0,1,177,2,22
	.word	.L490,.L491
	.byte	0,5
	.word	.L489,.L492
	.byte	6
	.byte	'stat',0,1,183,2,22
	.word	.L493,.L494
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_initModule')
	.sect	'.debug_abbrev'
.L269:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_initModule')
	.sect	'.debug_line'
.L270:
	.word	.L1014-.L1013
.L1013:
	.half	3
	.word	.L1016-.L1015
.L1015:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1016:
	.byte	5,19,7,0,5,2
	.word	.L152
	.byte	3,166,2,1,5,5,9
	.half	.L1017-.L152
	.byte	1,5,19,7,9
	.half	.L1018-.L1017
	.byte	3,2,1,5,25,9
	.half	.L1019-.L1018
	.byte	1,5,36,9
	.half	.L1020-.L1019
	.byte	3,2,1,5,26,9
	.half	.L30-.L1020
	.byte	1,5,36,9
	.half	.L1021-.L30
	.byte	1,5,32,7,9
	.half	.L29-.L1021
	.byte	3,7,1,5,29,9
	.half	.L816-.L29
	.byte	3,1,1,5,21,9
	.half	.L1022-.L816
	.byte	1,9
	.half	.L1023-.L1022
	.byte	3,1,1,5,27,9
	.half	.L489-.L1023
	.byte	3,4,1,5,51,9
	.half	.L818-.L489
	.byte	3,3,1,5,62,9
	.half	.L817-.L818
	.byte	1,5,51,9
	.half	.L1024-.L817
	.byte	3,1,1,5,65,9
	.half	.L1025-.L1024
	.byte	1,5,68,9
	.half	.L1026-.L1025
	.byte	3,127,1,5,51,9
	.half	.L1027-.L1026
	.byte	3,2,1,5,66,9
	.half	.L1028-.L1027
	.byte	1,5,71,9
	.half	.L1029-.L1028
	.byte	3,127,1,5,51,9
	.half	.L1030-.L1029
	.byte	3,2,1,5,65,9
	.half	.L1031-.L1030
	.byte	1,5,72,9
	.half	.L1032-.L1031
	.byte	3,127,1,5,51,9
	.half	.L1033-.L1032
	.byte	3,2,1,5,69,9
	.half	.L1034-.L1033
	.byte	1,5,71,9
	.half	.L1035-.L1034
	.byte	3,127,1,5,51,9
	.half	.L1036-.L1035
	.byte	3,2,1,5,75,9
	.half	.L1037-.L1036
	.byte	3,127,1,5,25,9
	.half	.L1038-.L1037
	.byte	3,124,1,5,23,9
	.half	.L1039-.L1038
	.byte	1,5,51,9
	.half	.L1040-.L1039
	.byte	3,8,1,5,69,9
	.half	.L1041-.L1040
	.byte	1,5,51,9
	.half	.L1042-.L1041
	.byte	3,1,1,5,63,9
	.half	.L1043-.L1042
	.byte	1,5,75,9
	.half	.L1044-.L1043
	.byte	3,127,1,5,51,9
	.half	.L1045-.L1044
	.byte	3,2,1,5,64,9
	.half	.L1046-.L1045
	.byte	1,5,69,9
	.half	.L1047-.L1046
	.byte	3,127,1,5,51,9
	.half	.L1048-.L1047
	.byte	3,2,1,5,73,9
	.half	.L1049-.L1048
	.byte	1,5,70,9
	.half	.L1050-.L1049
	.byte	3,127,1,5,51,9
	.half	.L1051-.L1050
	.byte	3,2,1,5,71,9
	.half	.L1052-.L1051
	.byte	1,5,79,9
	.half	.L1053-.L1052
	.byte	3,127,1,5,51,9
	.half	.L1054-.L1053
	.byte	3,2,1,5,77,9
	.half	.L1055-.L1054
	.byte	3,127,1,5,25,9
	.half	.L1056-.L1055
	.byte	3,124,1,5,23,9
	.half	.L1057-.L1056
	.byte	1,5,21,9
	.half	.L1058-.L1057
	.byte	3,7,1,5,1,9
	.half	.L492-.L1058
	.byte	3,2,1,7,9
	.half	.L272-.L492
	.byte	0,1,1
.L1014:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_initModule')
	.sect	'.debug_ranges'
.L271:
	.word	-1,.L152,0,.L272-.L152,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_initModuleConfig')
	.sect	'.debug_info'
.L273:
	.word	314
	.half	3
	.word	.L274
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L276,.L275
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_initModuleConfig',0,1,207,2,6,1,1,1
	.word	.L154,.L495,.L153
	.byte	4
	.byte	'config',0,1,207,2,51
	.word	.L496,.L497
	.byte	5
	.word	.L154,.L495
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_initModuleConfig')
	.sect	'.debug_abbrev'
.L274:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_initModuleConfig')
	.sect	'.debug_line'
.L275:
	.word	.L1060-.L1059
.L1059:
	.half	3
	.word	.L1062-.L1061
.L1061:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1062:
	.byte	5,46,7,0,5,2
	.word	.L154
	.byte	3,208,2,1,5,44,9
	.half	.L1063-.L154
	.byte	1,5,46,9
	.half	.L1064-.L1063
	.byte	3,2,1,5,44,9
	.half	.L1065-.L1064
	.byte	1,5,46,9
	.half	.L1066-.L1065
	.byte	3,1,1,5,44,9
	.half	.L1067-.L1066
	.byte	1,5,46,9
	.half	.L1068-.L1067
	.byte	3,1,1,5,44,9
	.half	.L1069-.L1068
	.byte	1,5,46,9
	.half	.L1070-.L1069
	.byte	3,1,1,5,44,9
	.half	.L1071-.L1070
	.byte	1,5,46,9
	.half	.L1072-.L1071
	.byte	3,1,1,5,44,9
	.half	.L1073-.L1072
	.byte	1,5,46,9
	.half	.L1074-.L1073
	.byte	3,2,1,5,44,9
	.half	.L1075-.L1074
	.byte	1,5,46,9
	.half	.L1076-.L1075
	.byte	3,1,1,5,44,9
	.half	.L1077-.L1076
	.byte	1,5,46,9
	.half	.L1078-.L1077
	.byte	3,1,1,5,44,9
	.half	.L1079-.L1078
	.byte	1,5,46,9
	.half	.L1080-.L1079
	.byte	3,1,1,5,44,9
	.half	.L1081-.L1080
	.byte	1,5,46,9
	.half	.L1082-.L1081
	.byte	3,1,1,5,44,9
	.half	.L1083-.L1082
	.byte	1,5,1,9
	.half	.L1084-.L1083
	.byte	3,1,1,7,9
	.half	.L277-.L1084
	.byte	0,1,1
.L1060:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_initModuleConfig')
	.sect	'.debug_ranges'
.L276:
	.word	-1,.L154,0,.L277-.L154,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_loadConfigRAM')
	.sect	'.debug_info'
.L278:
	.word	409
	.half	3
	.word	.L279
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L281,.L280
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_loadConfigRAM',0,1,225,2,6,1,1,1
	.word	.L156,.L498,.L155
	.byte	4
	.byte	'spu',0,1,225,2,36
	.word	.L450,.L499
	.byte	4
	.byte	'dataPtr',0,1,225,2,53
	.word	.L500,.L501
	.byte	4
	.byte	'offset32',0,1,225,2,69
	.word	.L447,.L502
	.byte	4
	.byte	'count32',0,1,225,2,86
	.word	.L447,.L503
	.byte	5
	.word	.L156,.L498
	.byte	6
	.byte	'i',0,1,227,2,13
	.word	.L447,.L504
	.byte	6
	.byte	'destPtr',0,1,228,2,13
	.word	.L505,.L506
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_loadConfigRAM')
	.sect	'.debug_abbrev'
.L279:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_loadConfigRAM')
	.sect	'.debug_line'
.L280:
	.word	.L1086-.L1085
.L1085:
	.half	3
	.word	.L1088-.L1087
.L1087:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1088:
	.byte	5,21,7,0,5,2
	.word	.L156
	.byte	3,227,2,1,5,17,9
	.half	.L819-.L156
	.byte	3,2,1,5,5,9
	.half	.L1089-.L819
	.byte	1,5,19,7,9
	.half	.L1090-.L1089
	.byte	3,2,1,5,52,9
	.half	.L1091-.L1090
	.byte	1,5,22,9
	.half	.L32-.L1091
	.byte	3,2,1,5,10,9
	.half	.L1092-.L32
	.byte	1,5,19,7,9
	.half	.L1093-.L1092
	.byte	3,2,1,5,52,9
	.half	.L1094-.L1093
	.byte	1,5,23,9
	.half	.L33-.L1094
	.byte	3,7,1,5,12,9
	.half	.L1095-.L33
	.byte	3,2,1,5,28,9
	.half	.L820-.L1095
	.byte	1,5,41,9
	.half	.L37-.L820
	.byte	3,2,1,5,20,9
	.half	.L1096-.L37
	.byte	1,5,17,9
	.half	.L1097-.L1096
	.byte	1,5,31,9
	.half	.L1098-.L1097
	.byte	3,126,1,5,28,9
	.half	.L36-.L1098
	.byte	1,5,1,7,9
	.half	.L1099-.L36
	.byte	3,4,1,7,9
	.half	.L282-.L1099
	.byte	0,1,1
.L1086:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_loadConfigRAM')
	.sect	'.debug_ranges'
.L281:
	.word	-1,.L156,0,.L282-.L156,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_reloadConfig')
	.sect	'.debug_info'
.L283:
	.word	356
	.half	3
	.word	.L284
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L286,.L285
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_reloadConfig',0,1,252,2,6,1,1,1
	.word	.L158,.L507,.L157
	.byte	4
	.byte	'spu',0,1,252,2,35
	.word	.L450,.L508
	.byte	4
	.byte	'slotNr',0,1,252,2,47
	.word	.L447,.L509
	.byte	5
	.word	.L158,.L507
	.byte	5
	.word	.L158,.L507
	.byte	6
	.byte	'ctrl',0,1,129,3,18
	.word	.L490,.L510
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_reloadConfig')
	.sect	'.debug_abbrev'
.L284:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_reloadConfig')
	.sect	'.debug_line'
.L285:
	.word	.L1101-.L1100
.L1100:
	.half	3
	.word	.L1103-.L1102
.L1102:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1103:
	.byte	5,12,7,0,5,2
	.word	.L158
	.byte	3,129,3,1,5,19,9
	.half	.L822-.L158
	.byte	3,3,1,5,17,9
	.half	.L1104-.L822
	.byte	1,5,31,9
	.half	.L1105-.L1104
	.byte	3,3,1,5,38,9
	.half	.L821-.L1105
	.byte	1,5,36,9
	.half	.L1106-.L821
	.byte	1,5,21,9
	.half	.L1107-.L1106
	.byte	1,5,17,9
	.half	.L1108-.L1107
	.byte	3,3,1,5,1,9
	.half	.L1109-.L1108
	.byte	3,1,1,7,9
	.half	.L287-.L1109
	.byte	0,1,1
.L1101:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_reloadConfig')
	.sect	'.debug_ranges'
.L286:
	.word	-1,.L158,0,.L287-.L158,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_resetNciWeights')
	.sect	'.debug_info'
.L288:
	.word	311
	.half	3
	.word	.L289
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L291,.L290
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_resetNciWeights',0,1,143,3,6,1,1,1
	.word	.L160,.L511,.L159
	.byte	4
	.byte	'slot',0,1,143,3,48
	.word	.L443,.L512
	.byte	5
	.word	.L160,.L511
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_resetNciWeights')
	.sect	'.debug_abbrev'
.L289:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_resetNciWeights')
	.sect	'.debug_line'
.L290:
	.word	.L1111-.L1110
.L1110:
	.half	3
	.word	.L1113-.L1112
.L1112:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1113:
	.byte	5,27,7,0,5,2
	.word	.L160
	.byte	3,144,3,1,5,25,9
	.half	.L1114-.L160
	.byte	1,5,27,9
	.half	.L1115-.L1114
	.byte	3,1,1,5,25,9
	.half	.L1116-.L1115
	.byte	1,5,27,9
	.half	.L1117-.L1116
	.byte	3,1,1,5,25,9
	.half	.L1118-.L1117
	.byte	1,5,27,9
	.half	.L1119-.L1118
	.byte	3,1,1,5,25,9
	.half	.L1120-.L1119
	.byte	1,5,1,9
	.half	.L1121-.L1120
	.byte	3,1,1,7,9
	.half	.L292-.L1121
	.byte	0,1,1
.L1111:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_resetNciWeights')
	.sect	'.debug_ranges'
.L291:
	.word	-1,.L160,0,.L292-.L160,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setPassMode')
	.sect	'.debug_info'
.L293:
	.word	353
	.half	3
	.word	.L294
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L296,.L295
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_setPassMode',0,1,152,3,6,1,1,1
	.word	.L162,.L513,.L161
	.byte	4
	.byte	'slot',0,1,152,3,44
	.word	.L443,.L514
	.byte	4
	.byte	'passMode',0,1,152,3,66
	.word	.L515,.L516
	.byte	5
	.word	.L162,.L513
	.byte	6
	.byte	'dpassConf',0,1,154,3,24
	.word	.L517,.L518
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setPassMode')
	.sect	'.debug_abbrev'
.L294:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setPassMode')
	.sect	'.debug_line'
.L295:
	.word	.L1123-.L1122
.L1122:
	.half	3
	.word	.L1125-.L1124
.L1124:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1125:
	.byte	5,35,7,0,5,2
	.word	.L162
	.byte	3,154,3,1,5,10,9
	.half	.L823-.L162
	.byte	3,4,1,9
	.half	.L1126-.L823
	.byte	3,4,1,5,30,9
	.half	.L38-.L1126
	.byte	3,125,1,5,28,9
	.half	.L1127-.L38
	.byte	1,5,30,9
	.half	.L1128-.L1127
	.byte	3,1,1,5,28,9
	.half	.L1129-.L1128
	.byte	1,5,9,9
	.half	.L1130-.L1129
	.byte	3,1,1,5,30,9
	.half	.L39-.L1130
	.byte	3,2,1,5,28,9
	.half	.L1131-.L39
	.byte	1,5,30,9
	.half	.L1132-.L1131
	.byte	3,1,1,5,28,9
	.half	.L1133-.L1132
	.byte	1,5,9,9
	.half	.L1134-.L1133
	.byte	3,1,1,5,30,9
	.half	.L40-.L1134
	.byte	3,2,1,5,28,9
	.half	.L1135-.L40
	.byte	1,5,30,9
	.half	.L1136-.L1135
	.byte	3,1,1,5,28,9
	.half	.L1137-.L1136
	.byte	1,5,9,9
	.half	.L1138-.L1137
	.byte	3,1,1,5,24,9
	.half	.L41-.L1138
	.byte	3,3,1,5,1,9
	.half	.L1139-.L41
	.byte	3,1,1,7,9
	.half	.L297-.L1139
	.byte	0,1,1
.L1123:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setPassMode')
	.sect	'.debug_ranges'
.L296:
	.word	-1,.L162,0,.L297-.L162,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupBinRejection')
	.sect	'.debug_info'
.L298:
	.word	590
	.half	3
	.word	.L299
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L301,.L300
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_setupBinRejection',0,1,177,3,6,1,1,1
	.word	.L164,.L519,.L163
	.byte	4
	.byte	'slot',0,1,177,3,50
	.word	.L443,.L520
	.byte	4
	.byte	'config',0,1,177,3,89
	.word	.L521,.L522
	.byte	5
	.word	.L164,.L519
	.byte	6
	.byte	'ix',0,1,179,3,12
	.word	.L447,.L523
	.byte	6
	.byte	'jx',0,1,179,3,16
	.word	.L447,.L524
	.byte	5
	.word	.L525,.L526
	.byte	6
	.byte	'binrejctrl',0,1,184,3,32
	.word	.L527,.L528
	.byte	0,5
	.word	.L526,.L529
	.byte	6
	.byte	'numAllowedBins',0,1,206,3,16
	.word	.L447,.L530
	.byte	6
	.byte	'count32',0,1,207,3,16
	.word	.L447,.L531
	.byte	5
	.word	.L532,.L47
	.byte	6
	.byte	'remainder',0,1,218,3,20
	.word	.L447,.L533
	.byte	0,5
	.word	.L47,.L529
	.byte	6
	.byte	'cfarCfg1',0,1,233,3,27
	.word	.L534,.L535
	.byte	0,0,5
	.word	.L44,.L536
	.byte	6
	.byte	'binrejctrl',0,1,241,3,32
	.word	.L527,.L537
	.byte	0,5
	.word	.L538,.L54
	.byte	6
	.byte	'cfarCfg1',0,1,253,3,27
	.word	.L534,.L539
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupBinRejection')
	.sect	'.debug_abbrev'
.L299:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupBinRejection')
	.sect	'.debug_line'
.L300:
	.word	.L1141-.L1140
.L1140:
	.half	3
	.word	.L1143-.L1142
.L1142:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1143:
	.byte	5,5,7,0,5,2
	.word	.L164
	.byte	3,180,3,1,5,44,7,9
	.half	.L525-.L164
	.byte	3,4,1,5,40,9
	.half	.L824-.L525
	.byte	3,3,1,5,32,9
	.half	.L1144-.L824
	.byte	1,5,40,9
	.half	.L1145-.L1144
	.byte	3,3,1,5,32,9
	.half	.L1146-.L1145
	.byte	1,5,40,9
	.half	.L1147-.L1146
	.byte	3,3,1,5,32,9
	.half	.L1148-.L1147
	.byte	1,5,40,9
	.half	.L1149-.L1148
	.byte	3,3,1,5,32,9
	.half	.L1150-.L1149
	.byte	1,9
	.half	.L1151-.L1150
	.byte	3,2,1,5,40,9
	.half	.L526-.L1151
	.byte	3,7,1,5,59,9
	.half	.L1152-.L526
	.byte	1,5,33,9
	.half	.L825-.L1152
	.byte	1,5,90,7,9
	.half	.L1153-.L825
	.byte	1,5,107,9
	.half	.L1154-.L1153
	.byte	1,5,82,9
	.half	.L45-.L1154
	.byte	1,5,50,9
	.half	.L46-.L45
	.byte	3,1,1,5,48,9
	.half	.L1155-.L46
	.byte	1,5,19,9
	.half	.L826-.L1155
	.byte	3,3,1,5,9,9
	.half	.L1156-.L826
	.byte	1,5,21,7,9
	.half	.L1157-.L1156
	.byte	3,2,1,5,38,9
	.half	.L828-.L1157
	.byte	1,5,30,9
	.half	.L49-.L828
	.byte	3,2,1,5,39,9
	.half	.L1158-.L49
	.byte	1,5,37,9
	.half	.L1159-.L1158
	.byte	1,5,42,9
	.half	.L1160-.L1159
	.byte	3,126,1,5,38,9
	.half	.L48-.L1160
	.byte	1,5,26,7,9
	.half	.L1161-.L48
	.byte	3,5,1,5,35,9
	.half	.L1162-.L1161
	.byte	1,5,33,9
	.half	.L1163-.L1162
	.byte	1,5,38,9
	.half	.L532-.L1163
	.byte	3,1,1,5,57,9
	.half	.L827-.L532
	.byte	1,5,55,9
	.half	.L1164-.L827
	.byte	1,5,21,9
	.half	.L829-.L1164
	.byte	3,2,1,5,40,9
	.half	.L830-.L829
	.byte	1,5,30,9
	.half	.L51-.L830
	.byte	3,2,1,5,34,9
	.half	.L1165-.L51
	.byte	1,5,41,9
	.half	.L1166-.L1165
	.byte	1,5,44,9
	.half	.L1167-.L1166
	.byte	1,5,37,9
	.half	.L1168-.L1167
	.byte	1,5,44,9
	.half	.L1169-.L1168
	.byte	3,126,1,5,40,9
	.half	.L50-.L1169
	.byte	1,5,26,7,9
	.half	.L1170-.L50
	.byte	3,5,1,5,38,9
	.half	.L1171-.L1170
	.byte	1,5,30,9
	.half	.L53-.L1171
	.byte	3,2,1,5,39,9
	.half	.L1172-.L53
	.byte	1,5,37,9
	.half	.L1173-.L1172
	.byte	1,5,42,9
	.half	.L1174-.L1173
	.byte	3,126,1,5,36,9
	.half	.L52-.L1174
	.byte	1,5,38,9
	.half	.L1175-.L52
	.byte	1,5,45,7,9
	.half	.L47-.L1175
	.byte	3,9,1,5,36,9
	.half	.L831-.L47
	.byte	3,1,1,5,28,9
	.half	.L1176-.L831
	.byte	1,9
	.half	.L1177-.L1176
	.byte	3,1,1,5,47,9
	.half	.L529-.L1177
	.byte	3,126,1,5,32,9
	.half	.L44-.L529
	.byte	3,8,1,5,34,9
	.half	.L832-.L44
	.byte	3,1,1,5,32,9
	.half	.L1178-.L832
	.byte	1,9
	.half	.L1179-.L1178
	.byte	3,2,1,5,17,9
	.half	.L536-.L1179
	.byte	3,3,1,5,29,9
	.half	.L833-.L536
	.byte	1,5,26,9
	.half	.L56-.L833
	.byte	3,2,1,5,35,9
	.half	.L1180-.L56
	.byte	1,5,33,9
	.half	.L1181-.L1180
	.byte	1,9
	.half	.L1182-.L1181
	.byte	3,126,1,5,27,9
	.half	.L55-.L1182
	.byte	1,5,29,9
	.half	.L1183-.L55
	.byte	1,5,45,7,9
	.half	.L538-.L1183
	.byte	3,6,1,5,30,9
	.half	.L835-.L538
	.byte	3,1,1,5,28,9
	.half	.L834-.L835
	.byte	1,9
	.half	.L1184-.L834
	.byte	3,1,1,5,1,9
	.half	.L54-.L1184
	.byte	3,2,1,7,9
	.half	.L302-.L54
	.byte	0,1,1
.L1141:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupBinRejection')
	.sect	'.debug_ranges'
.L301:
	.word	-1,.L164,0,.L302-.L164,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupCfar')
	.sect	'.debug_info'
.L303:
	.word	368
	.half	3
	.word	.L304
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L306,.L305
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_setupCfar',0,1,133,4,6,1,1,1
	.word	.L166,.L540,.L165
	.byte	4
	.byte	'slot',0,1,133,4,42
	.word	.L443,.L541
	.byte	4
	.byte	'passId',0,1,133,4,62
	.word	.L542,.L543
	.byte	4
	.byte	'config',0,1,133,4,95
	.word	.L544,.L545
	.byte	5
	.word	.L166,.L540
	.byte	6
	.byte	'cfarctrl',0,1,135,4,25
	.word	.L546,.L547
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupCfar')
	.sect	'.debug_abbrev'
.L304:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupCfar')
	.sect	'.debug_line'
.L305:
	.word	.L1186-.L1185
.L1185:
	.half	3
	.word	.L1188-.L1187
.L1187:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1188:
	.byte	5,26,7,0,5,2
	.word	.L166
	.byte	3,136,4,1,5,43,9
	.half	.L1189-.L166
	.byte	1,5,5,9
	.half	.L836-.L1189
	.byte	3,2,1,5,35,7,9
	.half	.L1190-.L836
	.byte	3,3,1,5,27,9
	.half	.L1191-.L1190
	.byte	1,5,38,9
	.half	.L1192-.L1191
	.byte	3,3,1,5,30,9
	.half	.L1193-.L1192
	.byte	1,5,38,9
	.half	.L1194-.L1193
	.byte	3,1,1,5,30,9
	.half	.L1195-.L1194
	.byte	1,5,33,9
	.half	.L1196-.L1195
	.byte	3,3,1,5,49,9
	.half	.L1197-.L1196
	.byte	1,5,47,9
	.half	.L1198-.L1197
	.byte	1,5,25,9
	.half	.L1199-.L1198
	.byte	1,5,35,9
	.half	.L1200-.L1199
	.byte	3,3,1,5,27,9
	.half	.L1201-.L1200
	.byte	1,5,34,9
	.half	.L1202-.L1201
	.byte	3,3,1,5,26,9
	.half	.L1203-.L1202
	.byte	1,5,41,9
	.half	.L1204-.L1203
	.byte	3,115,1,5,20,9
	.half	.L57-.L1204
	.byte	3,17,1,5,13,9
	.half	.L58-.L57
	.byte	3,3,1,5,33,9
	.half	.L1205-.L58
	.byte	1,5,1,9
	.half	.L1206-.L1205
	.byte	3,1,1,7,9
	.half	.L307-.L1206
	.byte	0,1,1
.L1186:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupCfar')
	.sect	'.debug_ranges'
.L306:
	.word	-1,.L166,0,.L307-.L166,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupCfarCA')
	.sect	'.debug_info'
.L308:
	.word	381
	.half	3
	.word	.L309
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L311,.L310
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_setupCfarCA',0,1,166,4,6,1,1,1
	.word	.L168,.L548,.L167
	.byte	4
	.byte	'slot',0,1,166,4,44
	.word	.L443,.L549
	.byte	4
	.byte	'config',0,1,166,4,77
	.word	.L550,.L551
	.byte	5
	.word	.L168,.L548
	.byte	6
	.byte	'cfarcfg',0,1,168,4,23
	.word	.L534,.L552
	.byte	5
	.word	.L553,.L554
	.byte	6
	.byte	'cfarcfg2',0,1,196,4,27
	.word	.L555,.L556
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupCfarCA')
	.sect	'.debug_abbrev'
.L309:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupCfarCA')
	.sect	'.debug_line'
.L310:
	.word	.L1208-.L1207
.L1207:
	.half	3
	.word	.L1210-.L1209
.L1209:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1210:
	.byte	5,32,7,0,5,2
	.word	.L168
	.byte	3,168,4,1,5,5,9
	.half	.L837-.L168
	.byte	3,2,1,5,34,7,9
	.half	.L1211-.L837
	.byte	3,3,1,5,26,9
	.half	.L1212-.L1211
	.byte	1,5,35,9
	.half	.L1213-.L1212
	.byte	3,3,1,5,27,9
	.half	.L1214-.L1213
	.byte	1,5,37,9
	.half	.L1215-.L1214
	.byte	3,3,1,5,29,9
	.half	.L1216-.L1215
	.byte	1,5,34,9
	.half	.L1217-.L1216
	.byte	3,3,1,5,26,9
	.half	.L1218-.L1217
	.byte	1,5,45,9
	.half	.L1219-.L1218
	.byte	3,119,1,5,31,9
	.half	.L59-.L1219
	.byte	3,13,1,5,29,9
	.half	.L1220-.L59
	.byte	1,5,31,9
	.half	.L1221-.L1220
	.byte	3,1,1,5,29,9
	.half	.L1222-.L1221
	.byte	1,5,31,9
	.half	.L1223-.L1222
	.byte	3,1,1,5,29,9
	.half	.L1224-.L1223
	.byte	1,5,31,9
	.half	.L1225-.L1224
	.byte	3,1,1,5,29,9
	.half	.L1226-.L1225
	.byte	1,5,23,9
	.half	.L60-.L1226
	.byte	3,3,1,5,37,9
	.half	.L553-.L60
	.byte	3,4,1,5,9,9
	.half	.L838-.L553
	.byte	3,2,1,5,34,7,9
	.half	.L1227-.L838
	.byte	3,2,1,5,32,9
	.half	.L1228-.L1227
	.byte	1,5,35,9
	.half	.L1229-.L1228
	.byte	1,5,24,9
	.half	.L61-.L1229
	.byte	3,2,1,5,14,9
	.half	.L1230-.L61
	.byte	1,5,40,7,9
	.half	.L1231-.L1230
	.byte	3,2,1,5,32,9
	.half	.L1232-.L1231
	.byte	1,5,63,9
	.half	.L1233-.L1232
	.byte	1,5,40,9
	.half	.L63-.L1233
	.byte	3,4,1,5,32,9
	.half	.L1234-.L63
	.byte	1,5,27,9
	.half	.L62-.L1234
	.byte	3,3,1,5,1,9
	.half	.L554-.L62
	.byte	3,2,1,7,9
	.half	.L312-.L554
	.byte	0,1,1
.L1208:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupCfarCA')
	.sect	'.debug_ranges'
.L311:
	.word	-1,.L168,0,.L312-.L168,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupCfarGOS')
	.sect	'.debug_info'
.L313:
	.word	457
	.half	3
	.word	.L314
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L316,.L315
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_setupCfarGOS',0,1,217,4,6,1,1,1
	.word	.L170,.L557,.L169
	.byte	4
	.byte	'slot',0,1,217,4,45
	.word	.L443,.L558
	.byte	4
	.byte	'config',0,1,217,4,79
	.word	.L559,.L560
	.byte	5
	.word	.L170,.L557
	.byte	5
	.word	.L561,.L562
	.byte	6
	.byte	'cfarcfg1',0,1,222,4,31
	.word	.L534,.L563
	.byte	0,5
	.word	.L562,.L564
	.byte	6
	.byte	'cfarcfg2',0,1,232,4,31
	.word	.L555,.L565
	.byte	0,5
	.word	.L564,.L566
	.byte	6
	.byte	'cfarcfg3',0,1,251,4,31
	.word	.L567,.L568
	.byte	0,5
	.word	.L65,.L569
	.byte	6
	.byte	'cfarcfg1',0,1,136,5,31
	.word	.L534,.L570
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupCfarGOS')
	.sect	'.debug_abbrev'
.L314:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupCfarGOS')
	.sect	'.debug_line'
.L315:
	.word	.L1236-.L1235
.L1235:
	.half	3
	.word	.L1238-.L1237
.L1237:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1238:
	.byte	5,5,7,0,5,2
	.word	.L170
	.byte	3,218,4,1,5,41,7,9
	.half	.L561-.L170
	.byte	3,4,1,5,40,9
	.half	.L839-.L561
	.byte	3,3,1,5,32,9
	.half	.L1239-.L839
	.byte	1,9
	.half	.L1240-.L1239
	.byte	3,2,1,5,41,9
	.half	.L562-.L1240
	.byte	3,5,1,9
	.half	.L841-.L562
	.byte	3,3,1,5,33,9
	.half	.L840-.L841
	.byte	1,5,38,9
	.half	.L1241-.L840
	.byte	3,3,1,5,30,9
	.half	.L1242-.L1241
	.byte	1,5,38,9
	.half	.L1243-.L1242
	.byte	3,3,1,5,30,9
	.half	.L1244-.L1243
	.byte	1,5,43,9
	.half	.L1245-.L1244
	.byte	3,3,1,5,35,9
	.half	.L1246-.L1245
	.byte	1,9
	.half	.L1247-.L1246
	.byte	3,2,1,5,41,9
	.half	.L564-.L1247
	.byte	3,5,1,5,43,9
	.half	.L842-.L564
	.byte	3,3,1,5,35,9
	.half	.L1248-.L842
	.byte	1,5,43,9
	.half	.L1249-.L1248
	.byte	3,1,1,5,61,9
	.half	.L1250-.L1249
	.byte	1,5,59,9
	.half	.L1251-.L1250
	.byte	1,5,35,9
	.half	.L1252-.L1251
	.byte	1,9
	.half	.L1253-.L1252
	.byte	3,2,1,5,43,9
	.half	.L566-.L1253
	.byte	3,93,1,5,49,9
	.half	.L65-.L566
	.byte	3,42,1,5,34,9
	.half	.L843-.L65
	.byte	3,1,1,5,32,9
	.half	.L1254-.L843
	.byte	1,9
	.half	.L1255-.L1254
	.byte	3,1,1,5,29,9
	.half	.L569-.L1255
	.byte	3,3,1,5,27,9
	.half	.L844-.L569
	.byte	1,5,1,9
	.half	.L66-.L844
	.byte	3,2,1,7,9
	.half	.L317-.L66
	.byte	0,1,1
.L1236:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupCfarGOS')
	.sect	'.debug_ranges'
.L316:
	.word	-1,.L170,0,.L317-.L170,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupConfigSequence')
	.sect	'.debug_info'
.L318:
	.word	471
	.half	3
	.word	.L319
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L321,.L320
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_setupConfigSequence',0,1,147,5,6,1,1,1
	.word	.L172,.L571,.L171
	.byte	4
	.byte	'spu',0,1,147,5,42
	.word	.L450,.L572
	.byte	4
	.byte	'slotNr',0,1,147,5,54
	.word	.L447,.L573
	.byte	4
	.byte	'nextSlotNr',0,1,147,5,69
	.word	.L447,.L574
	.byte	4
	.byte	'ctrlConfig',0,1,147,5,100
	.word	.L575,.L576
	.byte	5
	.word	.L172,.L571
	.byte	6
	.byte	'slot',0,1,150,5,24
	.word	.L443,.L577
	.byte	6
	.byte	'lastSlot',0,1,152,5,24
	.word	.L578,.L579
	.byte	6
	.byte	'offset',0,1,153,5,24
	.word	.L447,.L580
	.byte	5
	.word	.L68,.L581
	.byte	6
	.byte	'ctrl',0,1,167,5,22
	.word	.L490,.L582
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupConfigSequence')
	.sect	'.debug_abbrev'
.L319:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupConfigSequence')
	.sect	'.debug_line'
.L320:
	.word	.L1257-.L1256
.L1256:
	.half	3
	.word	.L1259-.L1258
.L1258:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1259:
	.byte	5,6,7,0,5,2
	.word	.L172
	.byte	3,146,5,1,5,61,9
	.half	.L849-.L172
	.byte	3,3,1,5,33,9
	.half	.L845-.L849
	.byte	1,5,47,9
	.half	.L851-.L845
	.byte	3,2,1,5,5,9
	.half	.L852-.L851
	.byte	3,3,1,5,52,7,9
	.half	.L1260-.L852
	.byte	3,3,1,5,46,9
	.half	.L850-.L1260
	.byte	1,5,61,9
	.half	.L848-.L850
	.byte	3,1,1,5,55,9
	.half	.L855-.L848
	.byte	1,5,25,9
	.half	.L1261-.L855
	.byte	1,5,63,9
	.half	.L1262-.L1261
	.byte	3,127,1,5,16,9
	.half	.L67-.L1262
	.byte	3,5,1,5,33,9
	.half	.L68-.L67
	.byte	3,5,1,9
	.half	.L857-.L68
	.byte	3,2,1,5,21,9
	.half	.L1263-.L857
	.byte	1,5,33,9
	.half	.L1264-.L1263
	.byte	3,3,1,5,21,9
	.half	.L1265-.L1264
	.byte	1,5,32,9
	.half	.L1266-.L1265
	.byte	3,3,1,5,20,9
	.half	.L1267-.L1266
	.byte	1,5,33,9
	.half	.L1268-.L1267
	.byte	3,3,1,5,21,9
	.half	.L1269-.L1268
	.byte	1,5,37,9
	.half	.L1270-.L1269
	.byte	3,3,1,5,25,9
	.half	.L1271-.L1270
	.byte	1,9
	.half	.L1272-.L1271
	.byte	3,1,1,9
	.half	.L858-.L1272
	.byte	3,1,1,9
	.half	.L1273-.L858
	.byte	3,2,1,5,1,9
	.half	.L581-.L1273
	.byte	3,2,1,7,9
	.half	.L322-.L581
	.byte	0,1,1
.L1257:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupConfigSequence')
	.sect	'.debug_ranges'
.L321:
	.word	-1,.L172,0,.L322-.L172,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupFft')
	.sect	'.debug_info'
.L323:
	.word	535
	.half	3
	.word	.L324
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L326,.L325
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_setupFft',0,1,191,5,6,1,1,1
	.word	.L174,.L583,.L173
	.byte	4
	.byte	'slot',0,1,191,5,41
	.word	.L443,.L584
	.byte	4
	.byte	'passId',0,1,191,5,61
	.word	.L542,.L585
	.byte	4
	.byte	'config',0,1,191,5,93
	.word	.L586,.L587
	.byte	5
	.word	.L174,.L583
	.byte	5
	.word	.L588,.L589
	.byte	6
	.byte	'ldrConf',0,1,196,5,33
	.word	.L590,.L591
	.byte	0,5
	.word	.L589,.L592
	.byte	6
	.byte	'unldrConf',0,1,212,5,35
	.word	.L593,.L594
	.byte	0,5
	.word	.L592,.L595
	.byte	6
	.byte	'odpConf',0,1,224,5,33
	.word	.L596,.L597
	.byte	0,5
	.word	.L69,.L598
	.byte	6
	.byte	'ldrConf',0,1,233,5,33
	.word	.L590,.L599
	.byte	0,5
	.word	.L598,.L600
	.byte	6
	.byte	'unldrConf',0,1,244,5,35
	.word	.L593,.L601
	.byte	0,5
	.word	.L600,.L72
	.byte	6
	.byte	'odpConf',0,1,253,5,33
	.word	.L596,.L602
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupFft')
	.sect	'.debug_abbrev'
.L324:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupFft')
	.sect	'.debug_line'
.L325:
	.word	.L1275-.L1274
.L1274:
	.half	3
	.word	.L1277-.L1276
.L1276:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1277:
	.byte	5,5,7,0,5,2
	.word	.L174
	.byte	3,192,5,1,5,33,7,9
	.half	.L588-.L174
	.byte	3,4,1,5,50,9
	.half	.L1278-.L588
	.byte	1,5,39,9
	.half	.L859-.L1278
	.byte	3,3,1,5,33,9
	.half	.L1279-.L859
	.byte	1,5,49,7,9
	.half	.L1280-.L1279
	.byte	1,5,53,9
	.half	.L1281-.L1280
	.byte	1,5,49,9
	.half	.L70-.L1281
	.byte	1,5,31,9
	.half	.L71-.L70
	.byte	1,5,36,9
	.half	.L1282-.L71
	.byte	3,3,1,5,28,9
	.half	.L1283-.L1282
	.byte	1,5,49,9
	.half	.L1284-.L1283
	.byte	3,3,1,5,56,9
	.half	.L1285-.L1284
	.byte	1,5,41,9
	.half	.L1286-.L1285
	.byte	1,5,21,9
	.half	.L1287-.L1286
	.byte	3,2,1,5,41,9
	.half	.L1288-.L1287
	.byte	1,5,35,9
	.half	.L589-.L1288
	.byte	3,5,1,5,54,9
	.half	.L1289-.L589
	.byte	1,5,51,9
	.half	.L860-.L1289
	.byte	3,3,1,5,43,9
	.half	.L1290-.L860
	.byte	1,5,51,9
	.half	.L1291-.L1290
	.byte	3,1,1,5,43,9
	.half	.L1292-.L1291
	.byte	1,5,21,9
	.half	.L1293-.L1292
	.byte	3,2,1,5,43,9
	.half	.L1294-.L1293
	.byte	1,5,51,9
	.half	.L592-.L1294
	.byte	3,6,1,5,68,9
	.half	.L1295-.L592
	.byte	1,5,49,9
	.half	.L861-.L1295
	.byte	3,1,1,5,41,9
	.half	.L1296-.L861
	.byte	1,5,21,9
	.half	.L1297-.L1296
	.byte	3,1,1,5,41,9
	.half	.L1298-.L1297
	.byte	1,5,56,9
	.half	.L595-.L1298
	.byte	3,101,1,5,51,9
	.half	.L69-.L595
	.byte	3,34,1,5,68,9
	.half	.L1299-.L69
	.byte	1,5,43,9
	.half	.L862-.L1299
	.byte	3,2,1,5,41,9
	.half	.L1300-.L862
	.byte	1,5,43,9
	.half	.L1301-.L1300
	.byte	3,1,1,5,41,9
	.half	.L1302-.L1301
	.byte	1,5,60,9
	.half	.L1303-.L1302
	.byte	3,1,1,5,41,9
	.half	.L1304-.L1303
	.byte	1,5,21,9
	.half	.L1305-.L1304
	.byte	3,2,1,5,41,9
	.half	.L1306-.L1305
	.byte	1,5,53,9
	.half	.L598-.L1306
	.byte	3,5,1,5,72,9
	.half	.L1307-.L598
	.byte	1,5,45,9
	.half	.L864-.L1307
	.byte	3,2,1,5,43,9
	.half	.L1308-.L864
	.byte	1,5,45,9
	.half	.L1309-.L1308
	.byte	3,1,1,5,43,9
	.half	.L1310-.L1309
	.byte	1,5,21,9
	.half	.L1311-.L1310
	.byte	3,1,1,5,43,9
	.half	.L1312-.L1311
	.byte	1,5,51,9
	.half	.L600-.L1312
	.byte	3,5,1,5,68,9
	.half	.L1313-.L600
	.byte	1,5,43,9
	.half	.L865-.L1313
	.byte	3,1,1,5,41,9
	.half	.L1314-.L865
	.byte	1,5,21,9
	.half	.L1315-.L1314
	.byte	3,1,1,5,41,9
	.half	.L1316-.L1315
	.byte	1,5,1,9
	.half	.L72-.L1316
	.byte	3,3,1,7,9
	.half	.L327-.L72
	.byte	0,1,1
.L1275:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupFft')
	.sect	'.debug_ranges'
.L326:
	.word	-1,.L174,0,.L327-.L174,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupFftOutput')
	.sect	'.debug_info'
.L328:
	.word	372
	.half	3
	.word	.L329
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L331,.L330
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_setupFftOutput',0,1,134,6,6,1,1,1
	.word	.L176,.L603,.L175
	.byte	4
	.byte	'slot',0,1,134,6,47
	.word	.L443,.L604
	.byte	4
	.byte	'passId',0,1,134,6,67
	.word	.L542,.L605
	.byte	4
	.byte	'config',0,1,134,6,105
	.word	.L606,.L607
	.byte	5
	.word	.L176,.L603
	.byte	6
	.byte	'odpConf',0,1,136,6,25
	.word	.L596,.L608
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupFftOutput')
	.sect	'.debug_abbrev'
.L329:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupFftOutput')
	.sect	'.debug_line'
.L330:
	.word	.L1318-.L1317
.L1317:
	.half	3
	.word	.L1320-.L1319
.L1319:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1320:
	.byte	5,25,7,0,5,2
	.word	.L176
	.byte	3,136,6,1,5,42,9
	.half	.L1321-.L176
	.byte	1,5,5,9
	.half	.L866-.L1321
	.byte	3,2,1,5,32,7,9
	.half	.L1322-.L866
	.byte	3,3,1,5,24,9
	.half	.L1323-.L1322
	.byte	1,5,32,9
	.half	.L1324-.L1323
	.byte	3,3,1,5,48,9
	.half	.L1325-.L1324
	.byte	1,5,46,9
	.half	.L1326-.L1325
	.byte	1,5,24,9
	.half	.L1327-.L1326
	.byte	1,5,27,9
	.half	.L867-.L1327
	.byte	3,4,1,5,34,9
	.half	.L1328-.L867
	.byte	3,127,1,5,27,9
	.half	.L1329-.L1328
	.byte	1,5,37,7,9
	.half	.L1330-.L1329
	.byte	3,1,1,5,46,9
	.half	.L1331-.L1330
	.byte	1,5,27,7,9
	.half	.L74-.L1331
	.byte	1,5,25,9
	.half	.L75-.L74
	.byte	3,127,1,9
	.half	.L1332-.L75
	.byte	3,5,1,5,32,9
	.half	.L1333-.L1332
	.byte	3,126,1,5,25,9
	.half	.L1334-.L1333
	.byte	1,5,35,7,9
	.half	.L1335-.L1334
	.byte	3,1,1,5,44,9
	.half	.L1336-.L1335
	.byte	1,5,35,7,9
	.half	.L1337-.L1336
	.byte	3,1,1,5,44,9
	.half	.L1338-.L1337
	.byte	1,5,25,7,9
	.half	.L76-.L1338
	.byte	1,5,23,9
	.half	.L78-.L76
	.byte	3,126,1,5,26,9
	.half	.L1339-.L78
	.byte	3,6,1,5,33,9
	.half	.L1340-.L1339
	.byte	3,127,1,5,26,9
	.half	.L1341-.L1340
	.byte	1,5,36,7,9
	.half	.L1342-.L1341
	.byte	3,1,1,5,45,9
	.half	.L1343-.L1342
	.byte	1,5,26,7,9
	.half	.L79-.L1343
	.byte	1,5,24,9
	.half	.L80-.L79
	.byte	3,127,1,5,33,9
	.half	.L1344-.L80
	.byte	3,3,1,5,25,9
	.half	.L1345-.L1344
	.byte	1,5,31,9
	.half	.L1346-.L1345
	.byte	3,3,1,5,23,9
	.half	.L1347-.L1346
	.byte	1,5,83,9
	.half	.L1348-.L1347
	.byte	3,123,1,5,27,9
	.half	.L73-.L1348
	.byte	3,9,1,5,25,9
	.half	.L1349-.L73
	.byte	1,9
	.half	.L1350-.L1349
	.byte	3,1,1,5,27,9
	.half	.L868-.L1350
	.byte	3,1,1,5,25,9
	.half	.L1351-.L868
	.byte	1,5,27,9
	.half	.L1352-.L1351
	.byte	3,1,1,5,25,9
	.half	.L1353-.L1352
	.byte	1,5,27,9
	.half	.L1354-.L1353
	.byte	3,1,1,5,25,9
	.half	.L1355-.L1354
	.byte	1,5,27,9
	.half	.L1356-.L1355
	.byte	3,1,1,5,25,9
	.half	.L1357-.L1356
	.byte	1,5,27,9
	.half	.L1358-.L1357
	.byte	3,1,1,5,25,9
	.half	.L1359-.L1358
	.byte	1,5,13,9
	.half	.L81-.L1359
	.byte	3,3,1,5,33,9
	.half	.L1360-.L81
	.byte	1,5,1,9
	.half	.L1361-.L1360
	.byte	3,1,1,7,9
	.half	.L332-.L1361
	.byte	0,1,1
.L1318:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupFftOutput')
	.sect	'.debug_ranges'
.L331:
	.word	-1,.L176,0,.L332-.L176,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupHistogram')
	.sect	'.debug_info'
.L333:
	.word	485
	.half	3
	.word	.L334
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L336,.L335
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_setupHistogram',0,1,179,6,6,1,1,1
	.word	.L178,.L609,.L177
	.byte	4
	.byte	'slot',0,1,179,6,47
	.word	.L443,.L610
	.byte	4
	.byte	'passId',0,1,179,6,67
	.word	.L542,.L611
	.byte	4
	.byte	'config',0,1,179,6,105
	.word	.L612,.L613
	.byte	5
	.word	.L178,.L609
	.byte	5
	.word	.L614,.L615
	.byte	6
	.byte	'unldrConf',0,1,184,6,35
	.word	.L593,.L616
	.byte	0,5
	.word	.L615,.L617
	.byte	6
	.byte	'unldrConf2',0,1,206,6,36
	.word	.L618,.L619
	.byte	0,5
	.word	.L82,.L620
	.byte	6
	.byte	'unldrConf',0,1,221,6,35
	.word	.L593,.L621
	.byte	0,5
	.word	.L620,.L83
	.byte	6
	.byte	'unldrConf2',0,1,234,6,36
	.word	.L618,.L622
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupHistogram')
	.sect	'.debug_abbrev'
.L334:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupHistogram')
	.sect	'.debug_line'
.L335:
	.word	.L1363-.L1362
.L1362:
	.half	3
	.word	.L1365-.L1364
.L1364:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1365:
	.byte	5,5,7,0,5,2
	.word	.L178
	.byte	3,180,6,1,5,35,7,9
	.half	.L614-.L178
	.byte	3,4,1,5,54,9
	.half	.L1366-.L614
	.byte	1,5,40,9
	.half	.L869-.L1366
	.byte	3,3,1,5,32,9
	.half	.L1367-.L869
	.byte	1,5,42,9
	.half	.L1368-.L1367
	.byte	3,3,1,5,34,9
	.half	.L1369-.L1368
	.byte	1,5,42,9
	.half	.L1370-.L1369
	.byte	3,3,1,5,34,9
	.half	.L1371-.L1370
	.byte	1,5,38,9
	.half	.L1372-.L1371
	.byte	3,3,1,5,30,9
	.half	.L1373-.L1372
	.byte	1,5,51,9
	.half	.L1374-.L1373
	.byte	3,3,1,5,43,9
	.half	.L1375-.L1374
	.byte	1,5,21,9
	.half	.L1376-.L1375
	.byte	3,2,1,5,43,9
	.half	.L1377-.L1376
	.byte	1,5,36,9
	.half	.L615-.L1377
	.byte	3,5,1,5,56,9
	.half	.L1378-.L615
	.byte	1,5,39,9
	.half	.L870-.L1378
	.byte	3,3,1,5,31,9
	.half	.L1379-.L870
	.byte	1,5,52,9
	.half	.L1380-.L1379
	.byte	3,3,1,5,44,9
	.half	.L1381-.L1380
	.byte	1,5,21,9
	.half	.L1382-.L1381
	.byte	3,2,1,5,44,9
	.half	.L1383-.L1382
	.byte	1,5,56,9
	.half	.L617-.L1383
	.byte	3,98,1,5,53,9
	.half	.L82-.L617
	.byte	3,37,1,5,72,9
	.half	.L1384-.L82
	.byte	1,5,45,9
	.half	.L871-.L1384
	.byte	3,2,1,5,43,9
	.half	.L1385-.L871
	.byte	1,5,45,9
	.half	.L1386-.L1385
	.byte	3,1,1,5,43,9
	.half	.L1387-.L1386
	.byte	1,5,45,9
	.half	.L1388-.L1387
	.byte	3,1,1,5,43,9
	.half	.L1389-.L1388
	.byte	1,5,45,9
	.half	.L1390-.L1389
	.byte	3,1,1,5,43,9
	.half	.L1391-.L1390
	.byte	1,5,45,9
	.half	.L1392-.L1391
	.byte	3,1,1,5,43,9
	.half	.L1393-.L1392
	.byte	1,5,21,9
	.half	.L1394-.L1393
	.byte	3,2,1,5,43,9
	.half	.L1395-.L1394
	.byte	1,5,54,9
	.half	.L620-.L1395
	.byte	3,5,1,5,74,9
	.half	.L1396-.L620
	.byte	1,5,46,9
	.half	.L872-.L1396
	.byte	3,1,1,5,44,9
	.half	.L1397-.L872
	.byte	1,5,46,9
	.half	.L1398-.L1397
	.byte	3,1,1,5,44,9
	.half	.L1399-.L1398
	.byte	1,5,21,9
	.half	.L1400-.L1399
	.byte	3,1,1,5,44,9
	.half	.L1401-.L1400
	.byte	1,5,1,9
	.half	.L83-.L1401
	.byte	3,3,1,7,9
	.half	.L337-.L83
	.byte	0,1,1
.L1363:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupHistogram')
	.sect	'.debug_ranges'
.L336:
	.word	-1,.L178,0,.L337-.L178,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupInput')
	.sect	'.debug_info'
.L338:
	.word	575
	.half	3
	.word	.L339
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L341,.L340
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_setupInput',0,1,244,6,6,1,1,1
	.word	.L180,.L623,.L179
	.byte	4
	.byte	'slot',0,1,244,6,43
	.word	.L443,.L624
	.byte	4
	.byte	'config',0,1,244,6,78
	.word	.L625,.L626
	.byte	5
	.word	.L180,.L623
	.byte	6
	.byte	'idConf',0,1,247,6,21
	.word	.L465,.L627
	.byte	5
	.word	.L628,.L629
	.byte	6
	.byte	'idConf2',0,1,144,7,30
	.word	.L630,.L631
	.byte	0,5
	.word	.L629,.L84
	.byte	6
	.byte	'pactr',0,1,160,7,27
	.word	.L632,.L633
	.byte	0,5
	.word	.L634,.L635
	.byte	6
	.byte	'idRmConf',0,1,190,7,32
	.word	.L636,.L637
	.byte	0,5
	.word	.L635,.L638
	.byte	6
	.byte	'ilo',0,1,216,7,31
	.word	.L639,.L640
	.byte	0,5
	.word	.L638,.L641
	.byte	6
	.byte	'olo',0,1,223,7,31
	.word	.L642,.L643
	.byte	0,5
	.word	.L641,.L644
	.byte	6
	.byte	'blo',0,1,230,7,31
	.word	.L645,.L646
	.byte	0,5
	.word	.L644,.L647
	.byte	6
	.byte	'iolr',0,1,238,7,32
	.word	.L648,.L649
	.byte	0,5
	.word	.L647,.L650
	.byte	6
	.byte	'blr',0,1,246,7,31
	.word	.L479,.L651
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupInput')
	.sect	'.debug_abbrev'
.L339:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupInput')
	.sect	'.debug_line'
.L340:
	.word	.L1403-.L1402
.L1402:
	.half	3
	.word	.L1405-.L1404
.L1404:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1405:
	.byte	5,33,7,0,5,2
	.word	.L180
	.byte	3,247,6,1,5,26,9
	.half	.L873-.L180
	.byte	3,1,1,5,18,9
	.half	.L1406-.L873
	.byte	1,5,15,9
	.half	.L1407-.L1406
	.byte	3,2,1,5,5,9
	.half	.L1408-.L1407
	.byte	1,5,42,7,9
	.half	.L1409-.L1408
	.byte	3,5,1,5,29,9
	.half	.L1410-.L1409
	.byte	1,5,42,9
	.half	.L1411-.L1410
	.byte	3,3,1,5,29,9
	.half	.L1412-.L1411
	.byte	1,5,43,9
	.half	.L1413-.L1412
	.byte	3,3,1,5,56,9
	.half	.L1414-.L1413
	.byte	1,5,30,9
	.half	.L1415-.L1414
	.byte	1,5,41,9
	.half	.L1416-.L1415
	.byte	3,3,1,5,51,9
	.half	.L1417-.L1416
	.byte	1,5,28,9
	.half	.L1418-.L1417
	.byte	1,5,39,9
	.half	.L1419-.L1418
	.byte	3,3,1,5,52,9
	.half	.L1420-.L1419
	.byte	1,5,26,9
	.half	.L1421-.L1420
	.byte	1,5,39,9
	.half	.L628-.L1421
	.byte	3,5,1,5,43,9
	.half	.L875-.L628
	.byte	3,3,1,5,30,9
	.half	.L1422-.L875
	.byte	1,5,43,9
	.half	.L1423-.L1422
	.byte	3,3,1,5,60,9
	.half	.L1424-.L1423
	.byte	1,5,58,9
	.half	.L1425-.L1424
	.byte	1,5,30,9
	.half	.L1426-.L1425
	.byte	1,5,43,9
	.half	.L876-.L1426
	.byte	3,3,1,5,30,9
	.half	.L1427-.L876
	.byte	1,9
	.half	.L1428-.L1427
	.byte	3,2,1,5,34,9
	.half	.L629-.L1428
	.byte	3,5,1,5,37,9
	.half	.L878-.L629
	.byte	3,3,1,5,24,9
	.half	.L877-.L878
	.byte	1,5,40,9
	.half	.L1429-.L877
	.byte	3,3,1,5,27,9
	.half	.L1430-.L1429
	.byte	1,5,38,9
	.half	.L1431-.L1430
	.byte	3,3,1,5,25,9
	.half	.L1432-.L1431
	.byte	1,5,39,9
	.half	.L1433-.L1432
	.byte	3,3,1,5,26,9
	.half	.L1434-.L1433
	.byte	1,5,39,9
	.half	.L1435-.L1434
	.byte	3,3,1,5,26,9
	.half	.L1436-.L1435
	.byte	1,5,40,9
	.half	.L1437-.L1436
	.byte	3,3,1,5,27,9
	.half	.L1438-.L1437
	.byte	1,9
	.half	.L1439-.L1438
	.byte	3,2,1,5,21,9
	.half	.L84-.L1439
	.byte	3,4,1,5,42,9
	.half	.L634-.L84
	.byte	3,6,1,5,43,9
	.half	.L879-.L634
	.byte	3,3,1,5,31,9
	.half	.L1440-.L879
	.byte	1,5,41,9
	.half	.L1441-.L1440
	.byte	3,3,1,5,56,9
	.half	.L874-.L1441
	.byte	1,5,54,9
	.half	.L1442-.L874
	.byte	1,5,29,9
	.half	.L1443-.L1442
	.byte	1,5,43,9
	.half	.L880-.L1443
	.byte	3,3,1,5,31,9
	.half	.L1444-.L880
	.byte	1,5,39,9
	.half	.L1445-.L1444
	.byte	3,3,1,5,27,9
	.half	.L1446-.L1445
	.byte	1,5,43,9
	.half	.L1447-.L1446
	.byte	3,3,1,5,54,9
	.half	.L1448-.L1447
	.byte	1,5,31,9
	.half	.L1449-.L1448
	.byte	1,5,44,9
	.half	.L1450-.L1449
	.byte	3,3,1,5,32,9
	.half	.L1451-.L1450
	.byte	1,9
	.half	.L1452-.L1451
	.byte	3,2,1,5,48,9
	.half	.L635-.L1452
	.byte	3,6,1,5,43,9
	.half	.L881-.L635
	.byte	3,1,1,5,31,9
	.half	.L1453-.L881
	.byte	1,9
	.half	.L1454-.L1453
	.byte	3,1,1,5,48,9
	.half	.L638-.L1454
	.byte	3,5,1,5,43,9
	.half	.L882-.L638
	.byte	3,1,1,5,31,9
	.half	.L1455-.L882
	.byte	1,9
	.half	.L1456-.L1455
	.byte	3,1,1,5,48,9
	.half	.L641-.L1456
	.byte	3,5,1,5,43,9
	.half	.L883-.L641
	.byte	3,1,1,5,31,9
	.half	.L1457-.L883
	.byte	1,9
	.half	.L1458-.L1457
	.byte	3,1,1,5,50,9
	.half	.L644-.L1458
	.byte	3,6,1,5,44,9
	.half	.L884-.L644
	.byte	3,1,1,5,61,9
	.half	.L1459-.L884
	.byte	1,5,32,9
	.half	.L1460-.L1459
	.byte	1,5,44,9
	.half	.L1461-.L1460
	.byte	3,1,1,5,61,9
	.half	.L1462-.L1461
	.byte	1,5,32,9
	.half	.L1463-.L1462
	.byte	1,9
	.half	.L1464-.L1463
	.byte	3,1,1,5,48,9
	.half	.L647-.L1464
	.byte	3,5,1,5,43,9
	.half	.L885-.L647
	.byte	3,1,1,5,58,9
	.half	.L1465-.L885
	.byte	1,5,31,9
	.half	.L1466-.L1465
	.byte	1,9
	.half	.L1467-.L1466
	.byte	3,1,1,5,1,9
	.half	.L650-.L1467
	.byte	3,3,1,7,9
	.half	.L342-.L650
	.byte	0,1,1
.L1403:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupInput')
	.sect	'.debug_ranges'
.L341:
	.word	-1,.L180,0,.L342-.L180,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupLocalMax')
	.sect	'.debug_info'
.L343:
	.word	350
	.half	3
	.word	.L344
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L346,.L345
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_setupLocalMax',0,1,255,7,6,1,1,1
	.word	.L182,.L652,.L181
	.byte	4
	.byte	'slot',0,1,255,7,46
	.word	.L443,.L653
	.byte	4
	.byte	'config',0,1,255,7,81
	.word	.L654,.L655
	.byte	5
	.word	.L182,.L652
	.byte	6
	.byte	'lclmax',0,1,129,8,20
	.word	.L656,.L657
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupLocalMax')
	.sect	'.debug_abbrev'
.L344:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupLocalMax')
	.sect	'.debug_line'
.L345:
	.word	.L1469-.L1468
.L1468:
	.half	3
	.word	.L1471-.L1470
.L1470:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1471:
	.byte	5,14,7,0,5,2
	.word	.L182
	.byte	3,129,8,1,5,5,9
	.half	.L886-.L182
	.byte	3,2,1,5,32,7,9
	.half	.L1472-.L886
	.byte	3,2,1,9
	.half	.L887-.L1472
	.byte	3,3,1,5,24,9
	.half	.L1473-.L887
	.byte	1,5,32,9
	.half	.L1474-.L1473
	.byte	3,3,1,5,24,9
	.half	.L1475-.L1474
	.byte	1,5,32,9
	.half	.L1476-.L1475
	.byte	3,3,1,5,24,9
	.half	.L1477-.L1476
	.byte	1,5,32,9
	.half	.L1478-.L1477
	.byte	3,3,1,5,24,9
	.half	.L1479-.L1478
	.byte	1,5,32,9
	.half	.L1480-.L1479
	.byte	3,3,1,5,24,9
	.half	.L1481-.L1480
	.byte	1,5,20,9
	.half	.L85-.L1481
	.byte	3,3,1,5,1,9
	.half	.L1482-.L85
	.byte	3,1,1,7,9
	.half	.L347-.L1482
	.byte	0,1,1
.L1469:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupLocalMax')
	.sect	'.debug_ranges'
.L346:
	.word	-1,.L182,0,.L347-.L182,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupMagnitude')
	.sect	'.debug_info'
.L348:
	.word	364
	.half	3
	.word	.L349
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L351,.L350
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_setupMagnitude',0,1,156,8,6,1,1,1
	.word	.L184,.L658,.L183
	.byte	4
	.byte	'slot',0,1,156,8,47
	.word	.L443,.L659
	.byte	4
	.byte	'config',0,1,156,8,77
	.word	.L660,.L661
	.byte	5
	.word	.L184,.L658
	.byte	5
	.word	.L662,.L663
	.byte	6
	.byte	'magapprox',0,1,160,8,27
	.word	.L664,.L665
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupMagnitude')
	.sect	'.debug_abbrev'
.L349:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupMagnitude')
	.sect	'.debug_line'
.L350:
	.word	.L1484-.L1483
.L1483:
	.half	3
	.word	.L1486-.L1485
.L1485:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1486:
	.byte	5,5,7,0,5,2
	.word	.L184
	.byte	3,157,8,1,5,27,7,9
	.half	.L662-.L184
	.byte	3,3,1,5,35,9
	.half	.L888-.L662
	.byte	3,2,1,5,27,9
	.half	.L1487-.L888
	.byte	1,5,35,9
	.half	.L1488-.L1487
	.byte	3,1,1,5,27,9
	.half	.L1489-.L1488
	.byte	1,9
	.half	.L1490-.L1489
	.byte	3,2,1,5,30,9
	.half	.L663-.L1490
	.byte	3,123,1,5,29,9
	.half	.L86-.L663
	.byte	3,9,1,5,27,9
	.half	.L1491-.L86
	.byte	1,5,1,9
	.half	.L87-.L1491
	.byte	3,2,1,7,9
	.half	.L352-.L87
	.byte	0,1,1
.L1484:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupMagnitude')
	.sect	'.debug_ranges'
.L351:
	.word	-1,.L184,0,.L352-.L184,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupMath1')
	.sect	'.debug_info'
.L353:
	.word	464
	.half	3
	.word	.L354
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L356,.L355
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_setupMath1',0,1,175,8,6,1,1,1
	.word	.L186,.L666,.L185
	.byte	4
	.byte	'slot',0,1,175,8,43
	.word	.L443,.L667
	.byte	4
	.byte	'passId',0,1,175,8,63
	.word	.L542,.L668
	.byte	4
	.byte	'config',0,1,175,8,97
	.word	.L669,.L670
	.byte	5
	.word	.L186,.L666
	.byte	5
	.word	.L186,.L671
	.byte	6
	.byte	'ldrConf',0,1,178,8,29
	.word	.L590,.L672
	.byte	0,5
	.word	.L671,.L673
	.byte	6
	.byte	'ldrConf2',0,1,199,8,30
	.word	.L674,.L675
	.byte	0,5
	.word	.L673,.L666
	.byte	6
	.byte	'i',0,1,209,8,12
	.word	.L447,.L676
	.byte	5
	.word	.L89,.L677
	.byte	6
	.byte	'ant01',0,1,213,8,28
	.word	.L678,.L679
	.byte	0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupMath1')
	.sect	'.debug_abbrev'
.L354:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupMath1')
	.sect	'.debug_line'
.L355:
	.word	.L1493-.L1492
.L1492:
	.half	3
	.word	.L1495-.L1494
.L1494:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1495:
	.byte	5,29,7,0,5,2
	.word	.L186
	.byte	3,178,8,1,5,46,9
	.half	.L1496-.L186
	.byte	1,5,32,9
	.half	.L889-.L1496
	.byte	3,3,1,5,24,9
	.half	.L1497-.L889
	.byte	1,5,32,9
	.half	.L1498-.L1497
	.byte	3,1,1,5,24,9
	.half	.L1499-.L1498
	.byte	1,5,33,9
	.half	.L1500-.L1499
	.byte	3,3,1,5,25,9
	.half	.L1501-.L1500
	.byte	1,5,34,9
	.half	.L1502-.L1501
	.byte	3,3,1,5,26,9
	.half	.L1503-.L1502
	.byte	1,5,53,9
	.half	.L1504-.L1503
	.byte	3,3,1,5,37,9
	.half	.L1505-.L1504
	.byte	1,5,17,9
	.half	.L1506-.L1505
	.byte	3,2,1,5,37,9
	.half	.L1507-.L1506
	.byte	1,5,48,9
	.half	.L671-.L1507
	.byte	3,6,1,5,66,9
	.half	.L1508-.L671
	.byte	1,5,54,9
	.half	.L891-.L1508
	.byte	3,1,1,5,38,9
	.half	.L890-.L891
	.byte	1,5,46,9
	.half	.L1509-.L890
	.byte	3,1,1,5,38,9
	.half	.L1510-.L1509
	.byte	1,5,54,9
	.half	.L1511-.L1510
	.byte	3,1,1,5,38,9
	.half	.L1512-.L1511
	.byte	1,5,17,9
	.half	.L1513-.L1512
	.byte	3,1,1,5,38,9
	.half	.L1514-.L1513
	.byte	1,5,12,9
	.half	.L673-.L1514
	.byte	3,7,1,5,46,9
	.half	.L892-.L673
	.byte	1,5,73,9
	.half	.L89-.L892
	.byte	3,3,1,5,70,9
	.half	.L1515-.L89
	.byte	1,5,39,9
	.half	.L893-.L1515
	.byte	1,5,73,9
	.half	.L1516-.L893
	.byte	3,1,1,5,77,9
	.half	.L1517-.L1516
	.byte	1,5,70,9
	.half	.L1518-.L1517
	.byte	1,5,39,9
	.half	.L1519-.L1518
	.byte	1,5,17,9
	.half	.L1520-.L1519
	.byte	3,1,1,5,33,9
	.half	.L1521-.L1520
	.byte	1,5,39,9
	.half	.L1522-.L1521
	.byte	1,5,49,9
	.half	.L677-.L1522
	.byte	3,123,1,5,46,9
	.half	.L88-.L677
	.byte	1,5,1,7,9
	.half	.L1523-.L88
	.byte	3,7,1,7,9
	.half	.L357-.L1523
	.byte	0,1,1
.L1493:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupMath1')
	.sect	'.debug_ranges'
.L356:
	.word	-1,.L186,0,.L357-.L186,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupNci')
	.sect	'.debug_info'
.L358:
	.word	366
	.half	3
	.word	.L359
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L361,.L360
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_setupNci',0,1,221,8,6,1,1,1
	.word	.L188,.L680,.L187
	.byte	4
	.byte	'slot',0,1,221,8,41
	.word	.L443,.L681
	.byte	4
	.byte	'passId',0,1,221,8,61
	.word	.L542,.L682
	.byte	4
	.byte	'config',0,1,221,8,93
	.word	.L683,.L684
	.byte	5
	.word	.L188,.L680
	.byte	6
	.byte	'ncictrl',0,1,223,8,24
	.word	.L685,.L686
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupNci')
	.sect	'.debug_abbrev'
.L359:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupNci')
	.sect	'.debug_line'
.L360:
	.word	.L1525-.L1524
.L1524:
	.half	3
	.word	.L1527-.L1526
.L1526:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1527:
	.byte	5,15,7,0,5,2
	.word	.L188
	.byte	3,223,8,1,5,5,9
	.half	.L894-.L188
	.byte	3,2,1,5,29,7,9
	.half	.L1528-.L894
	.byte	3,2,1,5,45,9
	.half	.L1529-.L1528
	.byte	1,5,30,9
	.half	.L1530-.L1529
	.byte	3,3,1,5,22,9
	.half	.L1531-.L1530
	.byte	1,5,32,9
	.half	.L1532-.L1531
	.byte	3,3,1,5,48,9
	.half	.L1533-.L1532
	.byte	1,5,46,9
	.half	.L1534-.L1533
	.byte	1,5,24,9
	.half	.L1535-.L1534
	.byte	1,5,34,9
	.half	.L1536-.L1535
	.byte	3,3,1,5,26,9
	.half	.L1537-.L1536
	.byte	1,5,33,9
	.half	.L1538-.L1537
	.byte	3,3,1,5,25,9
	.half	.L1539-.L1538
	.byte	1,5,13,9
	.half	.L90-.L1539
	.byte	3,3,1,5,32,9
	.half	.L1540-.L90
	.byte	1,5,1,9
	.half	.L1541-.L1540
	.byte	3,1,1,7,9
	.half	.L362-.L1541
	.byte	0,1,1
.L1525:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupNci')
	.sect	'.debug_ranges'
.L361:
	.word	-1,.L188,0,.L362-.L188,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupNciWeights')
	.sect	'.debug_info'
.L363:
	.word	429
	.half	3
	.word	.L364
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L366,.L365
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_setupNciWeights',0,1,247,8,6,1,1,1
	.word	.L190,.L687,.L189
	.byte	4
	.byte	'slot',0,1,247,8,48
	.word	.L443,.L688
	.byte	4
	.byte	'weights',0,1,247,8,61
	.word	.L689,.L690
	.byte	5
	.word	.L190,.L687
	.byte	6
	.byte	'nciScalar0',0,1,249,8,25
	.word	.L691,.L692
	.byte	6
	.byte	'nciScalar1',0,1,250,8,25
	.word	.L693,.L694
	.byte	6
	.byte	'nciScalar2',0,1,251,8,25
	.word	.L695,.L696
	.byte	6
	.byte	'nciScalar3',0,1,252,8,25
	.word	.L697,.L698
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupNciWeights')
	.sect	'.debug_abbrev'
.L364:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupNciWeights')
	.sect	'.debug_line'
.L365:
	.word	.L1543-.L1542
.L1542:
	.half	3
	.word	.L1545-.L1544
.L1544:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1545:
	.byte	5,37,7,0,5,2
	.word	.L190
	.byte	3,253,8,1,9
	.half	.L895-.L190
	.byte	3,1,1,9
	.half	.L896-.L895
	.byte	3,1,1,9
	.half	.L897-.L896
	.byte	3,1,1,5,5,9
	.half	.L898-.L897
	.byte	3,2,1,5,36,7,9
	.half	.L1546-.L898
	.byte	3,3,1,5,27,9
	.half	.L1547-.L1546
	.byte	1,5,36,9
	.half	.L1548-.L1547
	.byte	3,1,1,5,27,9
	.half	.L1549-.L1548
	.byte	1,5,36,9
	.half	.L1550-.L1549
	.byte	3,1,1,5,27,9
	.half	.L1551-.L1550
	.byte	1,5,36,9
	.half	.L1552-.L1551
	.byte	3,1,1,5,27,9
	.half	.L1553-.L1552
	.byte	1,5,36,9
	.half	.L1554-.L1553
	.byte	3,1,1,5,27,9
	.half	.L1555-.L1554
	.byte	1,5,36,9
	.half	.L1556-.L1555
	.byte	3,1,1,5,27,9
	.half	.L1557-.L1556
	.byte	1,5,36,9
	.half	.L1558-.L1557
	.byte	3,1,1,5,27,9
	.half	.L1559-.L1558
	.byte	1,5,36,9
	.half	.L1560-.L1559
	.byte	3,1,1,5,27,9
	.half	.L1561-.L1560
	.byte	1,5,39,9
	.half	.L1562-.L1561
	.byte	3,121,1,5,22,9
	.half	.L91-.L1562
	.byte	3,11,1,9
	.half	.L1563-.L91
	.byte	3,1,1,9
	.half	.L1564-.L1563
	.byte	3,1,1,9
	.half	.L1565-.L1564
	.byte	3,1,1,5,25,9
	.half	.L92-.L1565
	.byte	3,3,1,9
	.half	.L1566-.L92
	.byte	3,1,1,9
	.half	.L1567-.L1566
	.byte	3,1,1,9
	.half	.L1568-.L1567
	.byte	3,1,1,5,1,9
	.half	.L1569-.L1568
	.byte	3,1,1,7,9
	.half	.L367-.L1569
	.byte	0,1,1
.L1543:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupNciWeights')
	.sect	'.debug_ranges'
.L366:
	.word	-1,.L190,0,.L367-.L190,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupPowerChannel')
	.sect	'.debug_info'
.L368:
	.word	375
	.half	3
	.word	.L369
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L371,.L370
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_setupPowerChannel',0,1,158,9,6,1,1,1
	.word	.L192,.L699,.L191
	.byte	4
	.byte	'slot',0,1,158,9,50
	.word	.L443,.L700
	.byte	4
	.byte	'passId',0,1,158,9,70
	.word	.L542,.L701
	.byte	4
	.byte	'config',0,1,158,9,110
	.word	.L702,.L703
	.byte	5
	.word	.L192,.L699
	.byte	6
	.byte	'pwrctrl',0,1,160,9,24
	.word	.L704,.L705
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupPowerChannel')
	.sect	'.debug_abbrev'
.L369:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupPowerChannel')
	.sect	'.debug_line'
.L370:
	.word	.L1571-.L1570
.L1570:
	.half	3
	.word	.L1573-.L1572
.L1572:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1573:
	.byte	5,25,7,0,5,2
	.word	.L192
	.byte	3,160,9,1,5,41,9
	.half	.L1574-.L192
	.byte	1,5,5,9
	.half	.L899-.L1574
	.byte	3,2,1,5,30,7,9
	.half	.L1575-.L899
	.byte	3,3,1,5,22,9
	.half	.L1576-.L1575
	.byte	1,5,32,9
	.half	.L1577-.L1576
	.byte	3,3,1,5,48,9
	.half	.L1578-.L1577
	.byte	1,5,46,9
	.half	.L1579-.L1578
	.byte	1,5,24,9
	.half	.L1580-.L1579
	.byte	1,5,39,9
	.half	.L1581-.L1580
	.byte	3,125,1,5,26,9
	.half	.L93-.L1581
	.byte	3,7,1,5,24,9
	.half	.L1582-.L93
	.byte	1,9
	.half	.L1583-.L1582
	.byte	3,1,1,5,13,9
	.half	.L94-.L1583
	.byte	3,3,1,5,32,9
	.half	.L1584-.L94
	.byte	1,5,1,9
	.half	.L1585-.L1584
	.byte	3,1,1,7,9
	.half	.L372-.L1585
	.byte	0,1,1
.L1571:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupPowerChannel')
	.sect	'.debug_ranges'
.L371:
	.word	-1,.L192,0,.L372-.L192,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupSidebandStatistics')
	.sect	'.debug_info'
.L373:
	.word	380
	.half	3
	.word	.L374
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L376,.L375
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_setupSidebandStatistics',0,1,181,9,6,1,1,1
	.word	.L194,.L706,.L193
	.byte	4
	.byte	'slot',0,1,181,9,56
	.word	.L443,.L707
	.byte	4
	.byte	'passId',0,1,181,9,76
	.word	.L542,.L708
	.byte	4
	.byte	'config',0,1,181,9,123
	.word	.L709,.L710
	.byte	5
	.word	.L194,.L706
	.byte	6
	.byte	'sbctrl',0,1,183,9,23
	.word	.L711,.L712
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupSidebandStatistics')
	.sect	'.debug_abbrev'
.L374:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupSidebandStatistics')
	.sect	'.debug_line'
.L375:
	.word	.L1587-.L1586
.L1586:
	.half	3
	.word	.L1589-.L1588
.L1588:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1589:
	.byte	5,24,7,0,5,2
	.word	.L194
	.byte	3,183,9,1,5,39,9
	.half	.L1590-.L194
	.byte	1,5,5,9
	.half	.L900-.L1590
	.byte	3,2,1,5,29,7,9
	.half	.L1591-.L900
	.byte	3,3,1,5,21,9
	.half	.L1592-.L1591
	.byte	1,5,31,9
	.half	.L1593-.L1592
	.byte	3,3,1,5,47,9
	.half	.L1594-.L1593
	.byte	1,5,45,9
	.half	.L1595-.L1594
	.byte	1,5,23,9
	.half	.L1596-.L1595
	.byte	1,5,38,9
	.half	.L1597-.L1596
	.byte	3,125,1,5,25,9
	.half	.L95-.L1597
	.byte	3,7,1,5,23,9
	.half	.L1598-.L95
	.byte	1,9
	.half	.L1599-.L1598
	.byte	3,1,1,5,13,9
	.half	.L96-.L1599
	.byte	3,3,1,5,31,9
	.half	.L1600-.L96
	.byte	1,5,1,9
	.half	.L1601-.L1600
	.byte	3,1,1,7,9
	.half	.L377-.L1601
	.byte	0,1,1
.L1587:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupSidebandStatistics')
	.sect	'.debug_ranges'
.L376:
	.word	-1,.L194,0,.L377-.L194,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupSummation')
	.sect	'.debug_info'
.L378:
	.word	392
	.half	3
	.word	.L379
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L381,.L380
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_setupSummation',0,1,204,9,6,1,1,1
	.word	.L196,.L713,.L195
	.byte	4
	.byte	'slot',0,1,204,9,47
	.word	.L443,.L714
	.byte	4
	.byte	'passId',0,1,204,9,67
	.word	.L542,.L715
	.byte	4
	.byte	'config',0,1,204,9,105
	.word	.L716,.L717
	.byte	5
	.word	.L196,.L713
	.byte	6
	.byte	'pwrSum',0,1,206,9,24
	.word	.L718,.L719
	.byte	6
	.byte	'sumctrl',0,1,207,9,24
	.word	.L720,.L721
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupSummation')
	.sect	'.debug_abbrev'
.L379:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupSummation')
	.sect	'.debug_line'
.L380:
	.word	.L1603-.L1602
.L1602:
	.half	3
	.word	.L1605-.L1604
.L1604:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1605:
	.byte	5,25,7,0,5,2
	.word	.L196
	.byte	3,207,9,1,5,41,9
	.half	.L1606-.L196
	.byte	1,5,25,9
	.half	.L901-.L1606
	.byte	3,1,1,5,40,9
	.half	.L1607-.L901
	.byte	1,5,5,9
	.half	.L902-.L1607
	.byte	3,2,1,5,32,7,9
	.half	.L1608-.L902
	.byte	3,3,1,5,48,9
	.half	.L1609-.L1608
	.byte	1,5,46,9
	.half	.L1610-.L1609
	.byte	1,5,24,9
	.half	.L1611-.L1610
	.byte	1,5,35,9
	.half	.L1612-.L1611
	.byte	3,3,1,5,27,9
	.half	.L1613-.L1612
	.byte	1,5,32,9
	.half	.L1614-.L1613
	.byte	3,3,1,5,24,9
	.half	.L1615-.L1614
	.byte	1,5,34,9
	.half	.L1616-.L1615
	.byte	3,3,1,5,26,9
	.half	.L1617-.L1616
	.byte	1,5,36,9
	.half	.L1618-.L1617
	.byte	3,3,1,5,28,9
	.half	.L1619-.L1618
	.byte	1,5,32,9
	.half	.L1620-.L1619
	.byte	3,3,1,5,24,9
	.half	.L1621-.L1620
	.byte	1,5,50,9
	.half	.L1622-.L1621
	.byte	3,113,1,5,28,9
	.half	.L97-.L1622
	.byte	3,19,1,5,30,9
	.half	.L1623-.L97
	.byte	3,1,1,5,28,9
	.half	.L1624-.L1623
	.byte	1,5,30,9
	.half	.L1625-.L1624
	.byte	3,1,1,5,28,9
	.half	.L1626-.L1625
	.byte	1,5,30,9
	.half	.L1627-.L1626
	.byte	3,1,1,5,28,9
	.half	.L1628-.L1627
	.byte	1,5,30,9
	.half	.L1629-.L1628
	.byte	3,1,1,5,28,9
	.half	.L1630-.L1629
	.byte	1,5,30,9
	.half	.L1631-.L1630
	.byte	3,1,1,5,28,9
	.half	.L1632-.L1631
	.byte	1,5,13,9
	.half	.L98-.L1632
	.byte	3,3,1,5,32,9
	.half	.L1633-.L98
	.byte	1,5,13,9
	.half	.L1634-.L1633
	.byte	3,1,1,5,32,9
	.half	.L1635-.L1634
	.byte	1,5,1,9
	.half	.L1636-.L1635
	.byte	3,1,1,7,9
	.half	.L382-.L1636
	.byte	0,1,1
.L1603:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupSummation')
	.sect	'.debug_ranges'
.L381:
	.word	-1,.L196,0,.L382-.L196,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_swTrigger')
	.sect	'.debug_info'
.L383:
	.word	323
	.half	3
	.word	.L384
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L386,.L385
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_swTrigger',0,1,246,9,6,1,1,1
	.word	.L198,.L722,.L197
	.byte	4
	.byte	'spu',0,1,246,9,32
	.word	.L450,.L723
	.byte	5
	.word	.L198,.L722
	.byte	6
	.byte	'ctrl',0,1,248,9,18
	.word	.L490,.L724
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_swTrigger')
	.sect	'.debug_abbrev'
.L384:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_swTrigger')
	.sect	'.debug_line'
.L385:
	.word	.L1638-.L1637
.L1637:
	.half	3
	.word	.L1640-.L1639
.L1639:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1640:
	.byte	5,23,7,0,5,2
	.word	.L198
	.byte	3,248,9,1,5,19,9
	.half	.L903-.L198
	.byte	3,3,1,5,17,9
	.half	.L1641-.L903
	.byte	1,5,19,9
	.half	.L1642-.L1641
	.byte	3,3,1,5,17,9
	.half	.L1643-.L1642
	.byte	1,9
	.half	.L1644-.L1643
	.byte	3,3,1,5,1,9
	.half	.L1645-.L1644
	.byte	3,1,1,7,9
	.half	.L387-.L1645
	.byte	0,1,1
.L1638:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_swTrigger')
	.sect	'.debug_ranges'
.L386:
	.word	-1,.L198,0,.L387-.L198,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_calculateRegisterCrc')
	.sect	'.debug_info'
.L388:
	.word	410
	.half	3
	.word	.L389
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L391,.L390
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_calculateRegisterCrc',0,1,183,10,8
	.word	.L447
	.byte	1,1,1
	.word	.L206,.L725,.L205
	.byte	4
	.byte	'slot',0,1,183,10,55
	.word	.L443,.L726
	.byte	5
	.word	.L206,.L725
	.byte	6
	.byte	'slotTmp',0,1,185,10,23
	.word	.L727,.L728
	.byte	6
	.byte	'k',0,1,186,10,23
	.word	.L447,.L729
	.byte	6
	.byte	'count',0,1,187,10,23
	.word	.L447,.L730
	.byte	6
	.byte	'dst',0,1,189,10,23
	.word	.L505,.L731
	.byte	6
	.byte	'src',0,1,190,10,23
	.word	.L505,.L732
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_calculateRegisterCrc')
	.sect	'.debug_abbrev'
.L389:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_calculateRegisterCrc')
	.sect	'.debug_line'
.L390:
	.word	.L1647-.L1646
.L1646:
	.half	3
	.word	.L1649-.L1648
.L1648:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1649:
	.byte	5,8,7,0,5,2
	.word	.L206
	.byte	3,182,10,1,5,29,9
	.half	.L924-.L206
	.byte	3,4,1,5,40,9
	.half	.L926-.L924
	.byte	3,2,1,5,12,9
	.half	.L928-.L926
	.byte	3,3,1,5,26,9
	.half	.L929-.L928
	.byte	1,5,12,9
	.half	.L107-.L929
	.byte	3,2,1,5,21,9
	.half	.L1650-.L107
	.byte	1,5,16,9
	.half	.L1651-.L1650
	.byte	1,5,29,9
	.half	.L1652-.L1651
	.byte	3,126,1,5,26,9
	.half	.L106-.L1652
	.byte	1,5,67,7,9
	.half	.L1653-.L106
	.byte	3,6,1,5,65,9
	.half	.L1654-.L1653
	.byte	1,5,67,9
	.half	.L1655-.L1654
	.byte	3,1,1,5,65,9
	.half	.L1656-.L1655
	.byte	1,5,67,9
	.half	.L1657-.L1656
	.byte	3,1,1,5,65,9
	.half	.L1658-.L1657
	.byte	1,5,67,9
	.half	.L1659-.L1658
	.byte	3,1,1,5,65,9
	.half	.L1660-.L1659
	.byte	1,5,67,9
	.half	.L1661-.L1660
	.byte	3,1,1,5,65,9
	.half	.L1662-.L1661
	.byte	1,5,67,9
	.half	.L1663-.L1662
	.byte	3,1,1,5,65,9
	.half	.L1664-.L1663
	.byte	1,5,67,9
	.half	.L1665-.L1664
	.byte	3,1,1,5,65,9
	.half	.L1666-.L1665
	.byte	1,5,22,9
	.half	.L1667-.L1666
	.byte	3,3,1,5,38,9
	.half	.L1668-.L1667
	.byte	1,5,22,9
	.half	.L1669-.L1668
	.byte	3,1,1,5,38,9
	.half	.L1670-.L1669
	.byte	1,5,23,9
	.half	.L1671-.L1670
	.byte	3,1,1,5,38,9
	.half	.L1672-.L1671
	.byte	1,5,23,9
	.half	.L1673-.L1672
	.byte	3,1,1,5,38,9
	.half	.L1674-.L1673
	.byte	1,5,24,9
	.half	.L1675-.L1674
	.byte	3,1,1,5,38,9
	.half	.L1676-.L1675
	.byte	1,5,24,9
	.half	.L1677-.L1676
	.byte	3,1,1,5,38,9
	.half	.L1678-.L1677
	.byte	1,5,25,9
	.half	.L1679-.L1678
	.byte	3,1,1,5,38,9
	.half	.L1680-.L1679
	.byte	1,5,25,9
	.half	.L1681-.L1680
	.byte	3,1,1,5,38,9
	.half	.L1682-.L1681
	.byte	1,5,24,9
	.half	.L1683-.L1682
	.byte	3,1,1,5,38,9
	.half	.L1684-.L1683
	.byte	1,5,25,9
	.half	.L1685-.L1684
	.byte	3,1,1,5,38,9
	.half	.L1686-.L1685
	.byte	1,5,25,9
	.half	.L1687-.L1686
	.byte	3,1,1,5,38,9
	.half	.L1688-.L1687
	.byte	1,5,24,9
	.half	.L1689-.L1688
	.byte	3,1,1,5,38,9
	.half	.L1690-.L1689
	.byte	1,5,20,9
	.half	.L1691-.L1690
	.byte	3,1,1,5,38,9
	.half	.L1692-.L1691
	.byte	1,5,20,9
	.half	.L1693-.L1692
	.byte	3,1,1,5,38,9
	.half	.L1694-.L1693
	.byte	1,5,20,9
	.half	.L1695-.L1694
	.byte	3,1,1,5,38,9
	.half	.L1696-.L1695
	.byte	1,5,25,9
	.half	.L1697-.L1696
	.byte	3,1,1,5,38,9
	.half	.L1698-.L1697
	.byte	1,5,12,9
	.half	.L1699-.L1698
	.byte	3,2,1,5,22,9
	.half	.L1700-.L1699
	.byte	1,5,19,9
	.half	.L109-.L1700
	.byte	3,2,1,5,34,9
	.half	.L1701-.L109
	.byte	1,5,48,9
	.half	.L1702-.L1701
	.byte	1,5,19,9
	.half	.L1703-.L1702
	.byte	3,1,1,5,35,9
	.half	.L1704-.L1703
	.byte	1,5,48,9
	.half	.L1705-.L1704
	.byte	1,5,19,9
	.half	.L1706-.L1705
	.byte	3,1,1,5,33,9
	.half	.L1707-.L1706
	.byte	1,5,48,9
	.half	.L1708-.L1707
	.byte	1,5,19,9
	.half	.L1709-.L1708
	.byte	3,1,1,5,32,9
	.half	.L1710-.L1709
	.byte	1,5,48,9
	.half	.L1711-.L1710
	.byte	1,5,19,9
	.half	.L1712-.L1711
	.byte	3,1,1,5,32,9
	.half	.L1713-.L1712
	.byte	1,5,48,9
	.half	.L1714-.L1713
	.byte	1,5,19,9
	.half	.L1715-.L1714
	.byte	3,1,1,5,31,9
	.half	.L1716-.L1715
	.byte	1,5,48,9
	.half	.L1717-.L1716
	.byte	1,5,19,9
	.half	.L1718-.L1717
	.byte	3,1,1,5,32,9
	.half	.L1719-.L1718
	.byte	1,5,48,9
	.half	.L1720-.L1719
	.byte	1,5,19,9
	.half	.L1721-.L1720
	.byte	3,1,1,5,31,9
	.half	.L1722-.L1721
	.byte	1,5,48,9
	.half	.L1723-.L1722
	.byte	1,5,25,9
	.half	.L1724-.L1723
	.byte	3,119,1,5,22,9
	.half	.L108-.L1724
	.byte	1,5,24,7,9
	.half	.L1725-.L108
	.byte	3,12,1,5,38,9
	.half	.L1726-.L1725
	.byte	1,5,24,9
	.half	.L1727-.L1726
	.byte	3,1,1,5,38,9
	.half	.L1728-.L1727
	.byte	1,5,25,9
	.half	.L1729-.L1728
	.byte	3,1,1,5,38,9
	.half	.L1730-.L1729
	.byte	1,5,19,9
	.half	.L1731-.L1730
	.byte	3,1,1,5,38,9
	.half	.L1732-.L1731
	.byte	1,5,19,9
	.half	.L1733-.L1732
	.byte	3,1,1,5,38,9
	.half	.L1734-.L1733
	.byte	1,5,19,9
	.half	.L1735-.L1734
	.byte	3,1,1,5,38,9
	.half	.L1736-.L1735
	.byte	1,5,43,9
	.half	.L1737-.L1736
	.byte	3,2,1,5,52,9
	.half	.L925-.L1737
	.byte	1,5,5,9
	.half	.L927-.L925
	.byte	1,5,1,9
	.half	.L110-.L927
	.byte	3,1,1,7,9
	.half	.L392-.L110
	.byte	0,1,1
.L1647:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_calculateRegisterCrc')
	.sect	'.debug_ranges'
.L391:
	.word	-1,.L206,0,.L392-.L206,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_writeConfigSlot')
	.sect	'.debug_info'
.L393:
	.word	416
	.half	3
	.word	.L394
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L396,.L395
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_writeConfigSlot',0,1,247,10,6,1,1,1
	.word	.L208,.L733,.L207
	.byte	4
	.byte	'spu',0,1,247,10,38
	.word	.L450,.L734
	.byte	4
	.byte	'slotNr',0,1,247,10,50
	.word	.L447,.L735
	.byte	4
	.byte	'slotValues',0,1,247,10,72
	.word	.L736,.L737
	.byte	5
	.word	.L208,.L733
	.byte	6
	.byte	'slot',0,1,249,10,24
	.word	.L443,.L738
	.byte	6
	.byte	'destReg',0,1,250,10,24
	.word	.L739,.L740
	.byte	6
	.byte	'finalReg',0,1,251,10,24
	.word	.L739,.L741
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_writeConfigSlot')
	.sect	'.debug_abbrev'
.L394:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_writeConfigSlot')
	.sect	'.debug_line'
.L395:
	.word	.L1739-.L1738
.L1738:
	.half	3
	.word	.L1741-.L1740
.L1740:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1741:
	.byte	5,6,7,0,5,2
	.word	.L208
	.byte	3,246,10,1,5,61,9
	.half	.L931-.L208
	.byte	3,2,1,5,33,9
	.half	.L930-.L931
	.byte	3,1,1,5,60,9
	.half	.L932-.L930
	.byte	3,1,1,5,32,9
	.half	.L933-.L932
	.byte	3,2,1,5,22,9
	.half	.L112-.L933
	.byte	3,2,1,5,20,9
	.half	.L1742-.L112
	.byte	1,5,34,9
	.half	.L1743-.L1742
	.byte	3,1,1,5,41,9
	.half	.L1744-.L1743
	.byte	3,125,1,5,21,9
	.half	.L111-.L1744
	.byte	1,5,32,9
	.half	.L1745-.L111
	.byte	1,5,17,7,9
	.half	.L1746-.L1745
	.byte	3,6,1,5,23,9
	.half	.L1747-.L1746
	.byte	1,5,1,9
	.half	.L1748-.L1747
	.byte	3,1,1,7,9
	.half	.L397-.L1748
	.byte	0,1,1
.L1739:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_writeConfigSlot')
	.sect	'.debug_ranges'
.L396:
	.word	-1,.L208,0,.L397-.L208,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_setupLog2PowerSummation')
	.sect	'.debug_info'
.L398:
	.word	401
	.half	3
	.word	.L399
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L401,.L400
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_setupLog2PowerSummation',0,1,135,11,6,1,1,1
	.word	.L210,.L742,.L209
	.byte	4
	.byte	'slot',0,1,135,11,56
	.word	.L443,.L743
	.byte	4
	.byte	'passId',0,1,135,11,76
	.word	.L542,.L744
	.byte	4
	.byte	'config',0,1,135,11,123
	.word	.L745,.L746
	.byte	5
	.word	.L210,.L742
	.byte	6
	.byte	'pwrSum',0,1,137,11,24
	.word	.L718,.L747
	.byte	6
	.byte	'sumctrl',0,1,138,11,24
	.word	.L720,.L748
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_setupLog2PowerSummation')
	.sect	'.debug_abbrev'
.L399:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_setupLog2PowerSummation')
	.sect	'.debug_line'
.L400:
	.word	.L1750-.L1749
.L1749:
	.half	3
	.word	.L1752-.L1751
.L1751:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1752:
	.byte	5,25,7,0,5,2
	.word	.L210
	.byte	3,138,11,1,5,41,9
	.half	.L1753-.L210
	.byte	1,5,25,9
	.half	.L934-.L1753
	.byte	3,1,1,5,40,9
	.half	.L1754-.L934
	.byte	1,5,5,9
	.half	.L935-.L1754
	.byte	3,2,1,5,31,7,9
	.half	.L1755-.L935
	.byte	3,3,1,5,47,9
	.half	.L1756-.L1755
	.byte	1,5,45,9
	.half	.L1757-.L1756
	.byte	1,5,23,9
	.half	.L1758-.L1757
	.byte	1,5,35,9
	.half	.L1759-.L1758
	.byte	3,3,1,5,27,9
	.half	.L1760-.L1759
	.byte	1,5,49,9
	.half	.L1761-.L1760
	.byte	3,125,1,5,27,9
	.half	.L113-.L1761
	.byte	3,7,1,5,29,9
	.half	.L1762-.L113
	.byte	3,1,1,5,27,9
	.half	.L1763-.L1762
	.byte	1,5,13,9
	.half	.L114-.L1763
	.byte	3,3,1,5,32,9
	.half	.L1764-.L114
	.byte	1,5,13,9
	.half	.L1765-.L1764
	.byte	3,1,1,5,32,9
	.half	.L1766-.L1765
	.byte	1,5,1,9
	.half	.L1767-.L1766
	.byte	3,1,1,7,9
	.half	.L402-.L1767
	.byte	0,1,1
.L1750:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_setupLog2PowerSummation')
	.sect	'.debug_ranges'
.L401:
	.word	-1,.L210,0,.L402-.L210,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_enableModule')
	.sect	'.debug_info'
.L403:
	.word	307
	.half	3
	.word	.L404
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L406,.L405
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_enableModule',0,1,161,11,6,1,1,1
	.word	.L212,.L749,.L211
	.byte	4
	.byte	'spu',0,1,161,11,35
	.word	.L450,.L750
	.byte	5
	.word	.L212,.L749
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_enableModule')
	.sect	'.debug_abbrev'
.L404:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_enableModule')
	.sect	'.debug_line'
.L405:
	.word	.L1769-.L1768
.L1768:
	.half	3
	.word	.L1771-.L1770
.L1770:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1771:
	.byte	5,19,7,0,5,2
	.word	.L212
	.byte	3,162,11,1,5,5,9
	.half	.L1772-.L212
	.byte	1,5,19,7,9
	.half	.L1773-.L1772
	.byte	3,2,1,5,25,9
	.half	.L1774-.L1773
	.byte	1,5,36,9
	.half	.L1775-.L1774
	.byte	3,2,1,5,26,9
	.half	.L116-.L1775
	.byte	1,5,36,9
	.half	.L1776-.L116
	.byte	1,5,1,7,9
	.half	.L115-.L1776
	.byte	3,3,1,7,9
	.half	.L407-.L115
	.byte	0,1,1
.L1769:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_enableModule')
	.sect	'.debug_ranges'
.L406:
	.word	-1,.L212,0,.L407-.L212,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_resetModule')
	.sect	'.debug_info'
.L408:
	.word	306
	.half	3
	.word	.L409
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L411,.L410
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_resetModule',0,1,173,11,6,1,1,1
	.word	.L214,.L751,.L213
	.byte	4
	.byte	'spu',0,1,173,11,34
	.word	.L450,.L752
	.byte	5
	.word	.L214,.L751
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_resetModule')
	.sect	'.debug_abbrev'
.L409:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_resetModule')
	.sect	'.debug_line'
.L410:
	.word	.L1778-.L1777
.L1777:
	.half	3
	.word	.L1780-.L1779
.L1779:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1780:
	.byte	5,17,7,0,5,2
	.word	.L214
	.byte	3,175,11,1,5,22,9
	.half	.L1781-.L214
	.byte	1,5,17,9
	.half	.L1782-.L1781
	.byte	3,1,1,5,22,9
	.half	.L1783-.L1782
	.byte	1,5,37,9
	.half	.L1784-.L1783
	.byte	3,2,1,5,24,9
	.half	.L118-.L1784
	.byte	1,5,37,9
	.half	.L1785-.L118
	.byte	1,5,19,7,9
	.half	.L1786-.L1785
	.byte	3,3,1,5,24,9
	.half	.L1787-.L1786
	.byte	1,5,1,9
	.half	.L1788-.L1787
	.byte	3,1,1,7,9
	.half	.L412-.L1788
	.byte	0,1,1
.L1778:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_resetModule')
	.sect	'.debug_ranges'
.L411:
	.word	-1,.L214,0,.L412-.L214,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_waitReload')
	.sect	'.debug_info'
.L413:
	.word	305
	.half	3
	.word	.L414
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L416,.L415
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_waitReload',0,1,186,11,6,1,1,1
	.word	.L216,.L753,.L215
	.byte	4
	.byte	'spu',0,1,186,11,33
	.word	.L450,.L754
	.byte	5
	.word	.L216,.L753
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_waitReload')
	.sect	'.debug_abbrev'
.L414:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_waitReload')
	.sect	'.debug_line'
.L415:
	.word	.L1790-.L1789
.L1789:
	.half	3
	.word	.L1792-.L1791
.L1791:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1792:
	.byte	5,57,7,0,5,2
	.word	.L216
	.byte	3,187,11,1,5,23,9
	.half	.L120-.L216
	.byte	1,5,57,9
	.half	.L1793-.L120
	.byte	1,5,1,7,9
	.half	.L1794-.L1793
	.byte	3,2,1,7,9
	.half	.L417-.L1794
	.byte	0,1,1
.L1790:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_waitReload')
	.sect	'.debug_ranges'
.L416:
	.word	-1,.L216,0,.L417-.L216,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_getFftOutputFormat')
	.sect	'.debug_info'
.L418:
	.word	380
	.half	3
	.word	.L419
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L421,.L420
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_getFftOutputFormat',0,1,193,11,19
	.word	.L755
	.byte	1,1,1
	.word	.L218,.L756,.L217
	.byte	4
	.byte	'slot',0,1,193,11,64
	.word	.L443,.L757
	.byte	4
	.byte	'passNr',0,1,193,11,76
	.word	.L578,.L758
	.byte	5
	.word	.L218,.L756
	.byte	6
	.byte	'odpConf',0,1,195,11,25
	.word	.L596,.L759
	.byte	6
	.byte	'format',0,1,197,11,25
	.word	.L755,.L760
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_getFftOutputFormat')
	.sect	'.debug_abbrev'
.L419:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_getFftOutputFormat')
	.sect	'.debug_line'
.L420:
	.word	.L1796-.L1795
.L1795:
	.half	3
	.word	.L1798-.L1797
.L1797:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1798:
	.byte	5,43,7,0,5,2
	.word	.L218
	.byte	3,194,11,1,5,51,9
	.half	.L1799-.L218
	.byte	1,5,18,9
	.half	.L936-.L1799
	.byte	3,4,1,5,5,9
	.half	.L1800-.L936
	.byte	1,5,22,7,9
	.half	.L1801-.L1800
	.byte	3,2,1,5,9,9
	.half	.L1802-.L1801
	.byte	1,5,20,7,9
	.half	.L1803-.L1802
	.byte	3,2,1,5,53,9
	.half	.L937-.L1803
	.byte	1,5,20,9
	.half	.L123-.L937
	.byte	3,4,1,5,9,9
	.half	.L124-.L123
	.byte	3,126,1,5,22,9
	.half	.L122-.L124
	.byte	3,7,1,5,9,9
	.half	.L1804-.L122
	.byte	1,5,26,7,9
	.half	.L1805-.L1804
	.byte	3,2,1,5,13,9
	.half	.L1806-.L1805
	.byte	1,5,24,7,9
	.half	.L1807-.L1806
	.byte	3,2,1,5,53,9
	.half	.L938-.L1807
	.byte	1,5,24,9
	.half	.L127-.L938
	.byte	3,4,1,5,13,9
	.half	.L128-.L127
	.byte	3,126,1,5,26,9
	.half	.L126-.L128
	.byte	3,7,1,5,13,9
	.half	.L1808-.L126
	.byte	1,5,24,7,9
	.half	.L1809-.L1808
	.byte	3,2,1,5,56,9
	.half	.L939-.L1809
	.byte	1,5,24,9
	.half	.L130-.L939
	.byte	3,4,1,5,5,9
	.half	.L125-.L130
	.byte	3,5,1,5,1,9
	.half	.L132-.L125
	.byte	3,1,1,7,9
	.half	.L422-.L132
	.byte	0,1,1
.L1796:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_getFftOutputFormat')
	.sect	'.debug_ranges'
.L421:
	.word	-1,.L218,0,.L422-.L218,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_crc32single')
	.sect	'.debug_info'
.L423:
	.word	377
	.half	3
	.word	.L424
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L426,.L425
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_crc32single',0,1,134,10,19
	.word	.L447
	.byte	1,1
	.word	.L200,.L761,.L199
	.byte	4
	.byte	'data',0,1,134,10,45
	.word	.L447,.L762
	.byte	4
	.byte	'crc',0,1,134,10,58
	.word	.L447,.L763
	.byte	5
	.word	.L200,.L761
	.byte	6
	.byte	'bytes',0,1,136,10,12
	.word	.L764,.L765
	.byte	6
	.byte	'i',0,1,137,10,12
	.word	.L766,.L767
	.byte	6
	.byte	'c',0,1,138,10,12
	.word	.L447,.L768
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_crc32single')
	.sect	'.debug_abbrev'
.L424:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_crc32single')
	.sect	'.debug_line'
.L425:
	.word	.L1811-.L1810
.L1810:
	.half	3
	.word	.L1813-.L1812
.L1812:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1813:
	.byte	5,19,7,0,5,2
	.word	.L200
	.byte	3,133,10,1,5,30,9
	.half	.L1814-.L200
	.byte	3,2,1,5,12,9
	.half	.L906-.L1814
	.byte	3,4,1,5,22,9
	.half	.L907-.L906
	.byte	1,5,55,9
	.half	.L100-.L907
	.byte	3,2,1,5,52,9
	.half	.L1815-.L100
	.byte	1,5,31,9
	.half	.L1816-.L1815
	.byte	1,5,46,9
	.half	.L1817-.L1816
	.byte	1,5,62,9
	.half	.L1818-.L1817
	.byte	1,5,19,9
	.half	.L908-.L1818
	.byte	1,5,18,9
	.half	.L1819-.L908
	.byte	3,1,1,5,46,9
	.half	.L905-.L1819
	.byte	1,5,42,9
	.half	.L909-.L905
	.byte	1,5,27,9
	.half	.L1820-.L909
	.byte	1,5,42,9
	.half	.L1821-.L1820
	.byte	1,5,25,9
	.half	.L910-.L1821
	.byte	1,9
	.half	.L1822-.L910
	.byte	3,125,1,5,22,9
	.half	.L99-.L1822
	.byte	1,5,5,7,9
	.half	.L1823-.L99
	.byte	3,6,1,5,1,9
	.half	.L101-.L1823
	.byte	3,1,1,7,9
	.half	.L427-.L101
	.byte	0,1,1
.L1811:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_crc32single')
	.sect	'.debug_ranges'
.L426:
	.word	-1,.L200,0,.L427-.L200,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_crc32final')
	.sect	'.debug_info'
.L428:
	.word	368
	.half	3
	.word	.L429
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L431,.L430
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_crc32final',0,1,150,10,19
	.word	.L447
	.byte	1,1
	.word	.L202,.L769,.L201
	.byte	4
	.byte	'crc',0,1,150,10,44
	.word	.L447,.L770
	.byte	5
	.word	.L202,.L769
	.byte	6
	.byte	'crcTmp',0,1,152,10,12
	.word	.L447,.L771
	.byte	6
	.byte	'obytes',0,1,154,10,12
	.word	.L764,.L772
	.byte	6
	.byte	'bytes',0,1,155,10,12
	.word	.L764,.L773
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_crc32final')
	.sect	'.debug_abbrev'
.L429:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_crc32final')
	.sect	'.debug_line'
.L430:
	.word	.L1825-.L1824
.L1824:
	.half	3
	.word	.L1827-.L1826
.L1826:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1827:
	.byte	5,19,7,0,5,2
	.word	.L202
	.byte	3,149,10,1,5,30,9
	.half	.L1828-.L202
	.byte	3,4,1,9
	.half	.L913-.L1828
	.byte	3,1,1,5,38,9
	.half	.L915-.L913
	.byte	3,2,1,5,17,9
	.half	.L1829-.L915
	.byte	1,5,32,9
	.half	.L1830-.L1829
	.byte	1,5,15,9
	.half	.L1831-.L1830
	.byte	1,5,38,9
	.half	.L1832-.L1831
	.byte	3,1,1,5,17,9
	.half	.L1833-.L1832
	.byte	1,5,32,9
	.half	.L1834-.L1833
	.byte	1,5,15,9
	.half	.L1835-.L1834
	.byte	1,5,38,9
	.half	.L1836-.L1835
	.byte	3,1,1,5,17,9
	.half	.L1837-.L1836
	.byte	1,5,32,9
	.half	.L1838-.L1837
	.byte	1,5,15,9
	.half	.L1839-.L1838
	.byte	1,5,38,9
	.half	.L1840-.L1839
	.byte	3,1,1,5,17,9
	.half	.L1841-.L1840
	.byte	1,5,32,9
	.half	.L1842-.L1841
	.byte	1,5,15,9
	.half	.L1843-.L1842
	.byte	1,5,12,9
	.half	.L1844-.L1843
	.byte	3,2,1,5,21,9
	.half	.L1845-.L1844
	.byte	1,5,19,9
	.half	.L1846-.L1845
	.byte	1,5,5,9
	.half	.L1847-.L1846
	.byte	1,5,1,9
	.half	.L102-.L1847
	.byte	3,1,1,7,9
	.half	.L432-.L102
	.byte	0,1,1
.L1825:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_crc32final')
	.sect	'.debug_ranges'
.L431:
	.word	-1,.L202,0,.L432-.L202,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_crc32calculate')
	.sect	'.debug_info'
.L433:
	.word	385
	.half	3
	.word	.L434
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1
	.word	.L436,.L435
	.byte	2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_crc32calculate',0,1,166,10,19
	.word	.L447
	.byte	1,1
	.word	.L204,.L774,.L203
	.byte	4
	.byte	'data',0,1,166,10,47
	.word	.L775,.L776
	.byte	4
	.byte	'count',0,1,166,10,60
	.word	.L447,.L777
	.byte	5
	.word	.L204,.L774
	.byte	6
	.byte	'crc',0,1,168,10,13
	.word	.L447,.L778
	.byte	6
	.byte	'i',0,1,169,10,13
	.word	.L447,.L779
	.byte	6
	.byte	'data32',0,1,170,10,13
	.word	.L505,.L780
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_crc32calculate')
	.sect	'.debug_abbrev'
.L434:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSpu_crc32calculate')
	.sect	'.debug_line'
.L435:
	.word	.L1849-.L1848
.L1848:
	.half	3
	.word	.L1851-.L1850
.L1850:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0,0,0,0,0
.L1851:
	.byte	5,19,7,0,5,2
	.word	.L204
	.byte	3,165,10,1,5,20,9
	.half	.L917-.L204
	.byte	3,2,1,5,12,9
	.half	.L918-.L917
	.byte	3,4,1,5,26,9
	.half	.L920-.L918
	.byte	1,5,40,9
	.half	.L104-.L920
	.byte	3,2,1,5,45,9
	.half	.L1852-.L104
	.byte	1,5,13,9
	.half	.L919-.L1852
	.byte	1,5,29,9
	.half	.L921-.L919
	.byte	3,126,1,5,26,9
	.half	.L103-.L921
	.byte	1,5,29,7,9
	.half	.L1853-.L103
	.byte	3,5,1,5,5,9
	.half	.L922-.L1853
	.byte	3,2,1,5,1,9
	.half	.L105-.L922
	.byte	3,1,1,7,9
	.half	.L437-.L105
	.byte	0,1,1
.L1849:
	.sdecl	'.debug_ranges',debug,cluster('IfxSpu_crc32calculate')
	.sect	'.debug_ranges'
.L436:
	.word	-1,.L204,0,.L437-.L204,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_crcTable')
	.sect	'.debug_info'
.L438:
	.word	263
	.half	3
	.word	.L439
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1,2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_crcTable',0,7,75,18
	.word	.L781
	.byte	1,5,3
	.word	IfxSpu_crcTable
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_crcTable')
	.sect	'.debug_abbrev'
.L439:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSpu_reflect8')
	.sect	'.debug_info'
.L440:
	.word	263
	.half	3
	.word	.L441
	.byte	4,1
	.byte	'../Libraries/iLLD/TC39B/Tricore/Spu/Std/IfxSpu.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\project\\Blinky_LED_1_KIT_TC397_TFT\\Ethernet_1_KIT_TC397_TFT\\TriCore Release (TASKING)\\',0,12
	.byte	1,2
	.word	.L219
	.byte	3
	.byte	'IfxSpu_reflect8',0,7,109,18
	.word	.L782
	.byte	1,5,3
	.word	IfxSpu_reflect8
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSpu_reflect8')
	.sect	'.debug_abbrev'
.L441:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_calculateRegisterCrc')
	.sect	'.debug_loc'
.L205:
	.word	-1,.L206,0,.L924-.L206
	.half	2
	.byte	138,0
	.word	.L924-.L206,.L725-.L206
	.half	3
	.byte	138,128,4
	.word	.L725-.L206,.L725-.L206
	.half	2
	.byte	138,0
	.word	0,0
.L730:
	.word	-1,.L206,.L926-.L206,.L927-.L206
	.half	1
	.byte	84
	.word	0,0
.L731:
	.word	-1,.L206,.L928-.L206,.L109-.L206
	.half	1
	.byte	111
	.word	0,0
.L729:
	.word	-1,.L206,.L929-.L206,.L927-.L206
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L726:
	.word	-1,.L206,0,.L925-.L206
	.half	1
	.byte	100
	.word	0,0
.L728:
	.word	-1,.L206,0,.L725-.L206
	.half	3
	.byte	145,128,124
	.word	0,0
.L732:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_checkConfigSlot')
	.sect	'.debug_loc'
.L133:
	.word	-1,.L134,0,.L442-.L134
	.half	2
	.byte	138,0
	.word	0,0
.L446:
	.word	-1,.L134,0,.L442-.L134
	.half	1
	.byte	101
	.word	0,0
.L448:
	.word	-1,.L134,0,.L442-.L134
	.half	1
	.byte	84
	.word	0,0
.L444:
	.word	-1,.L134,0,.L442-.L134
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_crc32calculate')
	.sect	'.debug_loc'
.L203:
	.word	-1,.L204,0,.L774-.L204
	.half	2
	.byte	138,0
	.word	0,0
.L777:
	.word	-1,.L204,0,.L104-.L204
	.half	1
	.byte	84
	.word	.L917-.L204,.L774-.L204
	.half	1
	.byte	88
	.word	0,0
.L778:
	.word	-1,.L204,.L918-.L204,.L919-.L204
	.half	1
	.byte	85
	.word	.L919-.L204,.L103-.L204
	.half	1
	.byte	82
	.word	.L921-.L204,.L922-.L204
	.half	1
	.byte	85
	.word	.L923-.L204,.L922-.L204
	.half	1
	.byte	84
	.word	.L922-.L204,.L774-.L204
	.half	1
	.byte	82
	.word	0,0
.L776:
	.word	-1,.L204,0,.L104-.L204
	.half	1
	.byte	100
	.word	.L916-.L204,.L774-.L204
	.half	1
	.byte	111
	.word	0,0
.L780:
	.word	0,0
.L779:
	.word	-1,.L204,.L920-.L204,.L774-.L204
	.half	1
	.byte	89
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_crc32final')
	.sect	'.debug_loc'
.L201:
	.word	-1,.L202,0,.L912-.L202
	.half	2
	.byte	138,0
	.word	.L912-.L202,.L769-.L202
	.half	2
	.byte	138,8
	.word	.L769-.L202,.L769-.L202
	.half	2
	.byte	138,0
	.word	0,0
.L773:
	.word	-1,.L202,.L915-.L202,.L769-.L202
	.half	1
	.byte	98
	.word	0,0
.L770:
	.word	-1,.L202,0,.L769-.L202
	.half	2
	.byte	145,120
	.word	0,.L769-.L202
	.half	1
	.byte	84
	.word	0,0
.L771:
	.word	-1,.L202,0,.L769-.L202
	.half	2
	.byte	145,124
	.word	0,0
.L772:
	.word	-1,.L202,.L913-.L202,.L914-.L202
	.half	1
	.byte	111
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_crc32single')
	.sect	'.debug_loc'
.L199:
	.word	-1,.L200,0,.L904-.L200
	.half	2
	.byte	138,0
	.word	.L904-.L200,.L761-.L200
	.half	2
	.byte	138,8
	.word	.L761-.L200,.L761-.L200
	.half	2
	.byte	138,0
	.word	0,0
.L765:
	.word	-1,.L200,.L906-.L200,.L761-.L200
	.half	1
	.byte	111
	.word	0,0
.L768:
	.word	-1,.L200,.L908-.L200,.L909-.L200
	.half	1
	.byte	95
	.word	0,0
.L763:
	.word	-1,.L200,0,.L905-.L200
	.half	1
	.byte	85
	.word	.L910-.L200,.L761-.L200
	.half	1
	.byte	85
	.word	.L911-.L200,.L761-.L200
	.half	1
	.byte	82
	.word	0,0
.L762:
	.word	-1,.L200,0,.L761-.L200
	.half	2
	.byte	145,120
	.word	0,.L761-.L200
	.half	1
	.byte	84
	.word	0,0
.L767:
	.word	-1,.L200,.L907-.L200,.L761-.L200
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_disableModule')
	.sect	'.debug_loc'
.L135:
	.word	-1,.L136,0,.L449-.L136
	.half	2
	.byte	138,0
	.word	0,0
.L453:
	.word	-1,.L136,.L783-.L136,.L785-.L136
	.half	1
	.byte	82
	.word	.L786-.L136,.L449-.L136
	.half	1
	.byte	88
	.word	.L785-.L136,.L787-.L136
	.half	1
	.byte	84
	.word	.L788-.L136,.L789-.L136
	.half	1
	.byte	84
	.word	0,0
.L451:
	.word	-1,.L136,0,.L783-.L136
	.half	1
	.byte	100
	.word	.L784-.L136,.L449-.L136
	.half	1
	.byte	111
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_enableModule')
	.sect	'.debug_loc'
.L211:
	.word	-1,.L212,0,.L749-.L212
	.half	2
	.byte	138,0
	.word	0,0
.L750:
	.word	-1,.L212,0,.L749-.L212
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_getAddress')
	.sect	'.debug_loc'
.L137:
	.word	-1,.L138,0,.L454-.L138
	.half	2
	.byte	138,0
	.word	0,0
.L457:
	.word	-1,.L138,.L790-.L138,.L5-.L138
	.half	1
	.byte	98
	.word	.L6-.L138,.L454-.L138
	.half	1
	.byte	98
	.word	0,0
.L456:
	.word	-1,.L138,0,.L454-.L138
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_getConfigSlot')
	.sect	'.debug_loc'
.L139:
	.word	-1,.L140,0,.L458-.L140
	.half	2
	.byte	138,0
	.word	0,0
.L461:
	.word	-1,.L140,.L792-.L140,.L793-.L140
	.half	1
	.byte	98
	.word	.L793-.L140,.L794-.L140
	.half	1
	.byte	111
	.word	.L794-.L140,.L795-.L140
	.half	1
	.byte	98
	.word	.L795-.L140,.L9-.L140
	.half	1
	.byte	111
	.word	.L9-.L140,.L458-.L140
	.half	1
	.byte	98
	.word	0,0
.L460:
	.word	-1,.L140,0,.L791-.L140
	.half	1
	.byte	84
	.word	.L11-.L140,.L796-.L140
	.half	1
	.byte	84
	.word	0,0
.L459:
	.word	-1,.L140,0,.L458-.L140
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_getDataSource')
	.sect	'.debug_loc'
.L141:
	.word	-1,.L142,0,.L463-.L142
	.half	2
	.byte	138,0
	.word	0,0
.L466:
	.word	-1,.L142,.L797-.L142,.L463-.L142
	.half	1
	.byte	95
	.word	0,0
.L464:
	.word	-1,.L142,0,.L463-.L142
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_getFftOutputFormat')
	.sect	'.debug_loc'
.L217:
	.word	-1,.L218,0,.L756-.L218
	.half	2
	.byte	138,0
	.word	0,0
.L760:
	.word	-1,.L218,.L937-.L218,.L123-.L218
	.half	1
	.byte	82
	.word	.L124-.L218,.L122-.L218
	.half	1
	.byte	82
	.word	.L938-.L218,.L127-.L218
	.half	1
	.byte	82
	.word	.L128-.L218,.L126-.L218
	.half	1
	.byte	82
	.word	.L939-.L218,.L130-.L218
	.half	1
	.byte	82
	.word	.L125-.L218,.L756-.L218
	.half	1
	.byte	82
	.word	0,0
.L759:
	.word	-1,.L218,.L936-.L218,.L756-.L218
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L758:
	.word	-1,.L218,0,.L756-.L218
	.half	1
	.byte	84
	.word	0,0
.L757:
	.word	-1,.L218,0,.L756-.L218
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_getIndex')
	.sect	'.debug_loc'
.L143:
	.word	-1,.L144,0,.L467-.L144
	.half	2
	.byte	138,0
	.word	0,0
.L469:
	.word	-1,.L144,.L799-.L144,.L467-.L144
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L470:
	.word	-1,.L144,.L798-.L144,.L467-.L144
	.half	1
	.byte	82
	.word	0,0
.L468:
	.word	-1,.L144,0,.L467-.L144
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_getNumConnectedAntennae')
	.sect	'.debug_loc'
.L145:
	.word	-1,.L146,0,.L471-.L146
	.half	2
	.byte	138,0
	.word	0,0
.L474:
	.word	-1,.L146,.L803-.L146,.L471-.L146
	.half	1
	.byte	88
	.word	0,0
.L473:
	.word	-1,.L146,.L802-.L146,.L471-.L146
	.half	1
	.byte	95
	.word	.L806-.L146,.L471-.L146
	.half	1
	.byte	82
	.word	0,0
.L472:
	.word	-1,.L146,0,.L800-.L146
	.half	1
	.byte	100
	.word	.L801-.L146,.L471-.L146
	.half	1
	.byte	111
	.word	.L804-.L146,.L805-.L146
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_getNumInputSamples')
	.sect	'.debug_loc'
.L147:
	.word	-1,.L148,0,.L475-.L148
	.half	2
	.byte	138,0
	.word	0,0
.L478:
	.word	-1,.L148,.L808-.L148,.L475-.L148
	.half	1
	.byte	88
	.word	0,0
.L480:
	.word	-1,.L148,.L809-.L148,.L475-.L148
	.half	1
	.byte	95
	.word	0,0
.L477:
	.word	-1,.L148,.L810-.L148,.L24-.L148
	.half	1
	.byte	82
	.word	.L811-.L148,.L475-.L148
	.half	1
	.byte	82
	.word	0,0
.L476:
	.word	-1,.L148,0,.L807-.L148
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_getNumRamps')
	.sect	'.debug_loc'
.L149:
	.word	-1,.L150,0,.L481-.L150
	.half	2
	.byte	138,0
	.word	0,0
.L484:
	.word	-1,.L150,.L814-.L150,.L481-.L150
	.half	1
	.byte	88
	.word	0,0
.L483:
	.word	-1,.L150,.L813-.L150,.L481-.L150
	.half	1
	.byte	95
	.word	.L815-.L150,.L481-.L150
	.half	1
	.byte	82
	.word	0,0
.L482:
	.word	-1,.L150,0,.L812-.L150
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_initModule')
	.sect	'.debug_loc'
.L151:
	.word	-1,.L152,0,.L485-.L152
	.half	2
	.byte	138,0
	.word	0,0
.L488:
	.word	-1,.L152,0,.L485-.L152
	.half	1
	.byte	101
	.word	0,0
.L491:
	.word	-1,.L152,.L816-.L152,.L817-.L152
	.half	1
	.byte	95
	.word	0,0
.L486:
	.word	-1,.L152,0,.L485-.L152
	.half	1
	.byte	100
	.word	0,0
.L494:
	.word	-1,.L152,.L818-.L152,.L485-.L152
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_initModuleConfig')
	.sect	'.debug_loc'
.L153:
	.word	-1,.L154,0,.L495-.L154
	.half	2
	.byte	138,0
	.word	0,0
.L497:
	.word	-1,.L154,0,.L495-.L154
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_loadConfigRAM')
	.sect	'.debug_loc'
.L155:
	.word	-1,.L156,0,.L498-.L156
	.half	2
	.byte	138,0
	.word	0,0
.L503:
	.word	-1,.L156,0,.L498-.L156
	.half	1
	.byte	85
	.word	0,0
.L501:
	.word	-1,.L156,0,.L498-.L156
	.half	1
	.byte	101
	.word	0,0
.L506:
	.word	-1,.L156,.L819-.L156,.L498-.L156
	.half	1
	.byte	111
	.word	0,0
.L504:
	.word	-1,.L156,.L820-.L156,.L498-.L156
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L502:
	.word	-1,.L156,0,.L498-.L156
	.half	1
	.byte	84
	.word	0,0
.L499:
	.word	-1,.L156,0,.L498-.L156
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_reloadConfig')
	.sect	'.debug_loc'
.L157:
	.word	-1,.L158,0,.L507-.L158
	.half	2
	.byte	138,0
	.word	0,0
.L510:
	.word	-1,.L158,.L822-.L158,.L507-.L158
	.half	1
	.byte	95
	.word	0,0
.L509:
	.word	-1,.L158,0,.L821-.L158
	.half	1
	.byte	84
	.word	0,0
.L508:
	.word	-1,.L158,0,.L507-.L158
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_resetModule')
	.sect	'.debug_loc'
.L213:
	.word	-1,.L214,0,.L751-.L214
	.half	2
	.byte	138,0
	.word	0,0
.L752:
	.word	-1,.L214,0,.L751-.L214
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_resetNciWeights')
	.sect	'.debug_loc'
.L159:
	.word	-1,.L160,0,.L511-.L160
	.half	2
	.byte	138,0
	.word	0,0
.L512:
	.word	-1,.L160,0,.L511-.L160
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setPassMode')
	.sect	'.debug_loc'
.L161:
	.word	-1,.L162,0,.L513-.L162
	.half	2
	.byte	138,0
	.word	0,0
.L518:
	.word	-1,.L162,.L823-.L162,.L513-.L162
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L516:
	.word	-1,.L162,0,.L513-.L162
	.half	1
	.byte	84
	.word	0,0
.L514:
	.word	-1,.L162,0,.L513-.L162
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupBinRejection')
	.sect	'.debug_loc'
.L163:
	.word	-1,.L164,0,.L519-.L164
	.half	2
	.byte	138,0
	.word	0,0
.L528:
	.word	-1,.L164,.L824-.L164,.L825-.L164
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L537:
	.word	-1,.L164,.L832-.L164,.L56-.L164
	.half	1
	.byte	95
	.word	0,0
.L535:
	.word	-1,.L164,.L831-.L164,.L44-.L164
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L539:
	.word	-1,.L164,.L835-.L164,.L54-.L164
	.half	1
	.byte	95
	.word	0,0
.L522:
	.word	-1,.L164,0,.L519-.L164
	.half	1
	.byte	101
	.word	0,0
.L531:
	.word	-1,.L164,.L826-.L164,.L827-.L164
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L523:
	.word	-1,.L164,.L828-.L164,.L47-.L164
	.half	1
	.byte	82
	.word	.L833-.L164,.L834-.L164
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L524:
	.word	-1,.L164,.L830-.L164,.L47-.L164
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L530:
	.word	0,0
.L533:
	.word	-1,.L164,.L829-.L164,.L47-.L164
	.half	1
	.byte	85
	.word	0,0
.L520:
	.word	-1,.L164,0,.L519-.L164
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupCfar')
	.sect	'.debug_loc'
.L165:
	.word	-1,.L166,0,.L540-.L166
	.half	2
	.byte	138,0
	.word	0,0
.L547:
	.word	-1,.L166,.L836-.L166,.L540-.L166
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L545:
	.word	-1,.L166,0,.L540-.L166
	.half	1
	.byte	101
	.word	0,0
.L543:
	.word	-1,.L166,0,.L540-.L166
	.half	1
	.byte	84
	.word	0,0
.L541:
	.word	-1,.L166,0,.L540-.L166
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupCfarCA')
	.sect	'.debug_loc'
.L167:
	.word	-1,.L168,0,.L548-.L168
	.half	2
	.byte	138,0
	.word	0,0
.L552:
	.word	-1,.L168,.L837-.L168,.L838-.L168
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L556:
	.word	-1,.L168,.L838-.L168,.L548-.L168
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L551:
	.word	-1,.L168,0,.L548-.L168
	.half	1
	.byte	101
	.word	0,0
.L549:
	.word	-1,.L168,0,.L548-.L168
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupCfarGOS')
	.sect	'.debug_loc'
.L169:
	.word	-1,.L170,0,.L557-.L170
	.half	2
	.byte	138,0
	.word	0,0
.L563:
	.word	-1,.L170,.L839-.L170,.L840-.L170
	.half	1
	.byte	95
	.word	0,0
.L570:
	.word	-1,.L170,.L843-.L170,.L844-.L170
	.half	1
	.byte	95
	.word	0,0
.L565:
	.word	-1,.L170,.L841-.L170,.L842-.L170
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L568:
	.word	-1,.L170,.L842-.L170,.L65-.L170
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L560:
	.word	-1,.L170,0,.L557-.L170
	.half	1
	.byte	101
	.word	0,0
.L558:
	.word	-1,.L170,0,.L557-.L170
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupConfigSequence')
	.sect	'.debug_loc'
.L171:
	.word	-1,.L172,0,.L571-.L172
	.half	2
	.byte	138,0
	.word	0,0
.L582:
	.word	-1,.L172,.L857-.L172,.L858-.L172
	.half	5
	.byte	144,32,157,32,0
	.word	.L858-.L172,.L571-.L172
	.half	1
	.byte	95
	.word	0,0
.L576:
	.word	-1,.L172,0,.L845-.L172
	.half	1
	.byte	101
	.word	.L849-.L172,.L571-.L172
	.half	1
	.byte	111
	.word	0,0
.L579:
	.word	-1,.L172,.L852-.L172,.L571-.L172
	.half	1
	.byte	89
	.word	0,0
.L574:
	.word	-1,.L172,0,.L845-.L172
	.half	1
	.byte	85
	.word	.L847-.L172,.L848-.L172
	.half	1
	.byte	88
	.word	.L854-.L172,.L850-.L172
	.half	1
	.byte	84
	.word	.L67-.L172,.L68-.L172
	.half	1
	.byte	88
	.word	0,0
.L580:
	.word	-1,.L172,.L850-.L172,.L855-.L172
	.half	1
	.byte	98
	.word	.L848-.L172,.L67-.L172
	.half	1
	.byte	88
	.word	.L68-.L172,.L571-.L172
	.half	1
	.byte	88
	.word	0,0
.L577:
	.word	-1,.L172,.L845-.L172,.L850-.L172
	.half	1
	.byte	98
	.word	.L851-.L172,.L571-.L172
	.half	1
	.byte	109
	.word	.L67-.L172,.L68-.L172
	.half	1
	.byte	98
	.word	0,0
.L573:
	.word	-1,.L172,0,.L845-.L172
	.half	1
	.byte	84
	.word	0,0
.L572:
	.word	-1,.L172,0,.L845-.L172
	.half	1
	.byte	100
	.word	.L846-.L172,.L571-.L172
	.half	1
	.byte	108
	.word	.L853-.L172,.L850-.L172
	.half	1
	.byte	100
	.word	.L856-.L172,.L855-.L172
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupFft')
	.sect	'.debug_loc'
.L173:
	.word	-1,.L174,0,.L583-.L174
	.half	2
	.byte	138,0
	.word	0,0
.L587:
	.word	-1,.L174,0,.L583-.L174
	.half	1
	.byte	101
	.word	0,0
.L591:
	.word	-1,.L174,.L859-.L174,.L860-.L174
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L599:
	.word	-1,.L174,.L862-.L174,.L863-.L174
	.half	1
	.byte	95
	.word	0,0
.L597:
	.word	-1,.L174,.L861-.L174,.L69-.L174
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L602:
	.word	-1,.L174,.L865-.L174,.L72-.L174
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L585:
	.word	-1,.L174,0,.L583-.L174
	.half	1
	.byte	84
	.word	0,0
.L584:
	.word	-1,.L174,0,.L583-.L174
	.half	1
	.byte	100
	.word	0,0
.L594:
	.word	-1,.L174,.L860-.L174,.L861-.L174
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L601:
	.word	-1,.L174,.L864-.L174,.L865-.L174
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupFftOutput')
	.sect	'.debug_loc'
.L175:
	.word	-1,.L176,0,.L603-.L176
	.half	2
	.byte	138,0
	.word	0,0
.L607:
	.word	-1,.L176,0,.L603-.L176
	.half	1
	.byte	101
	.word	0,0
.L608:
	.word	-1,.L176,.L866-.L176,.L867-.L176
	.half	5
	.byte	144,32,157,32,0
	.word	.L867-.L176,.L73-.L176
	.half	1
	.byte	81
	.word	.L73-.L176,.L868-.L176
	.half	5
	.byte	144,32,157,32,0
	.word	.L868-.L176,.L603-.L176
	.half	1
	.byte	81
	.word	0,0
.L605:
	.word	-1,.L176,0,.L603-.L176
	.half	1
	.byte	84
	.word	0,0
.L604:
	.word	-1,.L176,0,.L603-.L176
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupHistogram')
	.sect	'.debug_loc'
.L177:
	.word	-1,.L178,0,.L609-.L178
	.half	2
	.byte	138,0
	.word	0,0
.L613:
	.word	-1,.L178,0,.L609-.L178
	.half	1
	.byte	101
	.word	0,0
.L611:
	.word	-1,.L178,0,.L609-.L178
	.half	1
	.byte	84
	.word	0,0
.L610:
	.word	-1,.L178,0,.L609-.L178
	.half	1
	.byte	100
	.word	0,0
.L616:
	.word	-1,.L178,.L869-.L178,.L870-.L178
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L621:
	.word	-1,.L178,.L871-.L178,.L872-.L178
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L619:
	.word	-1,.L178,.L870-.L178,.L82-.L178
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L622:
	.word	-1,.L178,.L872-.L178,.L83-.L178
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupInput')
	.sect	'.debug_loc'
.L179:
	.word	-1,.L180,0,.L623-.L180
	.half	2
	.byte	138,0
	.word	0,0
.L646:
	.word	-1,.L180,.L883-.L180,.L884-.L180
	.half	1
	.byte	95
	.word	0,0
.L651:
	.word	-1,.L180,.L885-.L180,.L623-.L180
	.half	1
	.byte	95
	.word	0,0
.L626:
	.word	-1,.L180,0,.L623-.L180
	.half	1
	.byte	101
	.word	0,0
.L627:
	.word	-1,.L180,.L873-.L180,.L874-.L180
	.half	1
	.byte	81
	.word	0,0
.L631:
	.word	-1,.L180,.L875-.L180,.L876-.L180
	.half	5
	.byte	144,32,157,32,0
	.word	.L876-.L180,.L877-.L180
	.half	1
	.byte	95
	.word	0,0
.L637:
	.word	-1,.L180,.L879-.L180,.L880-.L180
	.half	5
	.byte	144,32,157,32,0
	.word	.L880-.L180,.L881-.L180
	.half	1
	.byte	95
	.word	0,0
.L640:
	.word	-1,.L180,.L881-.L180,.L882-.L180
	.half	1
	.byte	95
	.word	0,0
.L649:
	.word	-1,.L180,.L884-.L180,.L885-.L180
	.half	1
	.byte	95
	.word	0,0
.L643:
	.word	-1,.L180,.L882-.L180,.L883-.L180
	.half	1
	.byte	95
	.word	0,0
.L633:
	.word	-1,.L180,.L878-.L180,.L84-.L180
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L624:
	.word	-1,.L180,0,.L623-.L180
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupLocalMax')
	.sect	'.debug_loc'
.L181:
	.word	-1,.L182,0,.L652-.L182
	.half	2
	.byte	138,0
	.word	0,0
.L655:
	.word	-1,.L182,0,.L652-.L182
	.half	1
	.byte	101
	.word	0,0
.L657:
	.word	-1,.L182,.L886-.L182,.L887-.L182
	.half	1
	.byte	95
	.word	.L887-.L182,.L85-.L182
	.half	5
	.byte	144,32,157,32,0
	.word	.L85-.L182,.L652-.L182
	.half	1
	.byte	95
	.word	0,0
.L653:
	.word	-1,.L182,0,.L652-.L182
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupLog2PowerSummation')
	.sect	'.debug_loc'
.L209:
	.word	-1,.L210,0,.L742-.L210
	.half	2
	.byte	138,0
	.word	0,0
.L746:
	.word	-1,.L210,0,.L742-.L210
	.half	1
	.byte	101
	.word	0,0
.L744:
	.word	-1,.L210,0,.L742-.L210
	.half	1
	.byte	84
	.word	0,0
.L747:
	.word	-1,.L210,.L935-.L210,.L742-.L210
	.half	1
	.byte	81
	.word	0,0
.L743:
	.word	-1,.L210,0,.L742-.L210
	.half	1
	.byte	100
	.word	0,0
.L748:
	.word	-1,.L210,.L934-.L210,.L742-.L210
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupMagnitude')
	.sect	'.debug_loc'
.L183:
	.word	-1,.L184,0,.L658-.L184
	.half	2
	.byte	138,0
	.word	0,0
.L661:
	.word	-1,.L184,0,.L658-.L184
	.half	1
	.byte	101
	.word	0,0
.L665:
	.word	-1,.L184,.L888-.L184,.L86-.L184
	.half	1
	.byte	95
	.word	0,0
.L659:
	.word	-1,.L184,0,.L658-.L184
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupMath1')
	.sect	'.debug_loc'
.L185:
	.word	-1,.L186,0,.L666-.L186
	.half	2
	.byte	138,0
	.word	0,0
.L679:
	.word	-1,.L186,.L893-.L186,.L88-.L186
	.half	1
	.byte	82
	.word	0,0
.L670:
	.word	-1,.L186,0,.L666-.L186
	.half	1
	.byte	101
	.word	0,0
.L676:
	.word	-1,.L186,.L892-.L186,.L666-.L186
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L672:
	.word	-1,.L186,.L889-.L186,.L890-.L186
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L675:
	.word	-1,.L186,.L891-.L186,.L89-.L186
	.half	1
	.byte	95
	.word	0,0
.L668:
	.word	-1,.L186,0,.L666-.L186
	.half	1
	.byte	84
	.word	0,0
.L667:
	.word	-1,.L186,0,.L666-.L186
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupNci')
	.sect	'.debug_loc'
.L187:
	.word	-1,.L188,0,.L680-.L188
	.half	2
	.byte	138,0
	.word	0,0
.L684:
	.word	-1,.L188,0,.L680-.L188
	.half	1
	.byte	101
	.word	0,0
.L686:
	.word	-1,.L188,.L894-.L188,.L680-.L188
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L682:
	.word	-1,.L188,0,.L680-.L188
	.half	1
	.byte	84
	.word	0,0
.L681:
	.word	-1,.L188,0,.L680-.L188
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupNciWeights')
	.sect	'.debug_loc'
.L189:
	.word	-1,.L190,0,.L687-.L190
	.half	2
	.byte	138,0
	.word	0,0
.L692:
	.word	-1,.L190,.L895-.L190,.L687-.L190
	.half	1
	.byte	95
	.word	0,0
.L694:
	.word	-1,.L190,.L896-.L190,.L687-.L190
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L696:
	.word	-1,.L190,.L897-.L190,.L687-.L190
	.half	1
	.byte	81
	.word	0,0
.L698:
	.word	-1,.L190,.L898-.L190,.L687-.L190
	.half	1
	.byte	82
	.word	0,0
.L688:
	.word	-1,.L190,0,.L687-.L190
	.half	1
	.byte	100
	.word	0,0
.L690:
	.word	-1,.L190,0,.L687-.L190
	.half	1
	.byte	101
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupPowerChannel')
	.sect	'.debug_loc'
.L191:
	.word	-1,.L192,0,.L699-.L192
	.half	2
	.byte	138,0
	.word	0,0
.L703:
	.word	-1,.L192,0,.L699-.L192
	.half	1
	.byte	101
	.word	0,0
.L701:
	.word	-1,.L192,0,.L699-.L192
	.half	1
	.byte	84
	.word	0,0
.L705:
	.word	-1,.L192,.L899-.L192,.L699-.L192
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L700:
	.word	-1,.L192,0,.L699-.L192
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupSidebandStatistics')
	.sect	'.debug_loc'
.L193:
	.word	-1,.L194,0,.L706-.L194
	.half	2
	.byte	138,0
	.word	0,0
.L710:
	.word	-1,.L194,0,.L706-.L194
	.half	1
	.byte	101
	.word	0,0
.L708:
	.word	-1,.L194,0,.L706-.L194
	.half	1
	.byte	84
	.word	0,0
.L712:
	.word	-1,.L194,.L900-.L194,.L706-.L194
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L707:
	.word	-1,.L194,0,.L706-.L194
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_setupSummation')
	.sect	'.debug_loc'
.L195:
	.word	-1,.L196,0,.L713-.L196
	.half	2
	.byte	138,0
	.word	0,0
.L717:
	.word	-1,.L196,0,.L713-.L196
	.half	1
	.byte	101
	.word	0,0
.L715:
	.word	-1,.L196,0,.L713-.L196
	.half	1
	.byte	84
	.word	0,0
.L719:
	.word	-1,.L196,.L902-.L196,.L713-.L196
	.half	1
	.byte	85
	.word	0,0
.L714:
	.word	-1,.L196,0,.L713-.L196
	.half	1
	.byte	100
	.word	0,0
.L721:
	.word	-1,.L196,.L901-.L196,.L713-.L196
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_swTrigger')
	.sect	'.debug_loc'
.L197:
	.word	-1,.L198,0,.L722-.L198
	.half	2
	.byte	138,0
	.word	0,0
.L724:
	.word	-1,.L198,.L903-.L198,.L722-.L198
	.half	1
	.byte	95
	.word	0,0
.L723:
	.word	-1,.L198,0,.L722-.L198
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_waitReload')
	.sect	'.debug_loc'
.L215:
	.word	-1,.L216,0,.L753-.L216
	.half	2
	.byte	138,0
	.word	0,0
.L754:
	.word	-1,.L216,0,.L753-.L216
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSpu_writeConfigSlot')
	.sect	'.debug_loc'
.L207:
	.word	-1,.L208,0,.L733-.L208
	.half	2
	.byte	138,0
	.word	0,0
.L740:
	.word	-1,.L208,.L932-.L208,.L733-.L208
	.half	1
	.byte	100
	.word	0,0
.L741:
	.word	-1,.L208,.L933-.L208,.L733-.L208
	.half	1
	.byte	101
	.word	0,0
.L738:
	.word	-1,.L208,.L930-.L208,.L733-.L208
	.half	1
	.byte	98
	.word	0,0
.L735:
	.word	-1,.L208,0,.L930-.L208
	.half	1
	.byte	84
	.word	0,0
.L737:
	.word	-1,.L208,0,.L930-.L208
	.half	1
	.byte	101
	.word	.L931-.L208,.L733-.L208
	.half	1
	.byte	111
	.word	0,0
.L734:
	.word	-1,.L208,0,.L930-.L208
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L1854:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,26,8,27,8,30,8,29,8,28,8,16,8,17,8,24,8,25,8,31,8,32,8,33,8,34,8,35,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_checkConfigSlot')
	.sect	'.debug_frame'
	.word	20
	.word	.L1854,.L134,.L442-.L134
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_disableModule')
	.sect	'.debug_frame'
	.word	12
	.word	.L1854,.L136,.L449-.L136
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_getAddress')
	.sect	'.debug_frame'
	.word	24
	.word	.L1854,.L138,.L454-.L138
	.byte	8,19,8,20,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_getConfigSlot')
	.sect	'.debug_frame'
	.word	20
	.word	.L1854,.L140,.L458-.L140
	.byte	8,19,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_getDataSource')
	.sect	'.debug_frame'
	.word	24
	.word	.L1854,.L142,.L463-.L142
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_getIndex')
	.sect	'.debug_frame'
	.word	24
	.word	.L1854,.L144,.L467-.L144
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_getNumConnectedAntennae')
	.sect	'.debug_frame'
	.word	12
	.word	.L1854,.L146,.L471-.L146
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_getNumInputSamples')
	.sect	'.debug_frame'
	.word	12
	.word	.L1854,.L148,.L475-.L148
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_getNumRamps')
	.sect	'.debug_frame'
	.word	12
	.word	.L1854,.L150,.L481-.L150
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_initModule')
	.sect	'.debug_frame'
	.word	20
	.word	.L1854,.L152,.L485-.L152
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_initModuleConfig')
	.sect	'.debug_frame'
	.word	24
	.word	.L1854,.L154,.L495-.L154
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_loadConfigRAM')
	.sect	'.debug_frame'
	.word	20
	.word	.L1854,.L156,.L498-.L156
	.byte	8,19,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_reloadConfig')
	.sect	'.debug_frame'
	.word	24
	.word	.L1854,.L158,.L507-.L158
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_resetNciWeights')
	.sect	'.debug_frame'
	.word	24
	.word	.L1854,.L160,.L511-.L160
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setPassMode')
	.sect	'.debug_frame'
	.word	24
	.word	.L1854,.L162,.L513-.L162
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupBinRejection')
	.sect	'.debug_frame'
	.word	20
	.word	.L1854,.L164,.L519-.L164
	.byte	8,19,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupCfar')
	.sect	'.debug_frame'
	.word	20
	.word	.L1854,.L166,.L540-.L166
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupCfarCA')
	.sect	'.debug_frame'
	.word	20
	.word	.L1854,.L168,.L548-.L168
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupCfarGOS')
	.sect	'.debug_frame'
	.word	20
	.word	.L1854,.L170,.L557-.L170
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupConfigSequence')
	.sect	'.debug_frame'
	.word	12
	.word	.L1854,.L172,.L571-.L172
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupFft')
	.sect	'.debug_frame'
	.word	20
	.word	.L1854,.L174,.L583-.L174
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupFftOutput')
	.sect	'.debug_frame'
	.word	20
	.word	.L1854,.L176,.L603-.L176
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupHistogram')
	.sect	'.debug_frame'
	.word	20
	.word	.L1854,.L178,.L609-.L178
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupInput')
	.sect	'.debug_frame'
	.word	20
	.word	.L1854,.L180,.L623-.L180
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupLocalMax')
	.sect	'.debug_frame'
	.word	20
	.word	.L1854,.L182,.L652-.L182
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupMagnitude')
	.sect	'.debug_frame'
	.word	20
	.word	.L1854,.L184,.L658-.L184
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupMath1')
	.sect	'.debug_frame'
	.word	20
	.word	.L1854,.L186,.L666-.L186
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupNci')
	.sect	'.debug_frame'
	.word	20
	.word	.L1854,.L188,.L680-.L188
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupNciWeights')
	.sect	'.debug_frame'
	.word	20
	.word	.L1854,.L190,.L687-.L190
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupPowerChannel')
	.sect	'.debug_frame'
	.word	20
	.word	.L1854,.L192,.L699-.L192
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupSidebandStatistics')
	.sect	'.debug_frame'
	.word	20
	.word	.L1854,.L194,.L706-.L194
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupSummation')
	.sect	'.debug_frame'
	.word	20
	.word	.L1854,.L196,.L713-.L196
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_swTrigger')
	.sect	'.debug_frame'
	.word	24
	.word	.L1854,.L198,.L722-.L198
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_crc32single')
	.sect	'.debug_frame'
	.word	44
	.word	.L1854,.L200,.L761-.L200
	.byte	8,19,8,20,8,21,8,22,8,23,4
	.word	(.L904-.L200)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L761-.L904)/2
	.byte	19,0,8,26
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_crc32final')
	.sect	'.debug_frame'
	.word	44
	.word	.L1854,.L202,.L769-.L202
	.byte	8,19,8,21,8,22,8,23,4
	.word	(.L912-.L202)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L769-.L912)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_crc32calculate')
	.sect	'.debug_frame'
	.word	12
	.word	.L1854,.L204,.L774-.L204
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_calculateRegisterCrc')
	.sect	'.debug_frame'
	.word	36
	.word	.L1854,.L206,.L725-.L206
	.byte	4
	.word	(.L924-.L206)/2
	.byte	19,128,4,22,26,4,19,138,128,4,4
	.word	(.L725-.L924)/2
	.byte	19,0,8,26
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_writeConfigSlot')
	.sect	'.debug_frame'
	.word	12
	.word	.L1854,.L208,.L733-.L208
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_setupLog2PowerSummation')
	.sect	'.debug_frame'
	.word	20
	.word	.L1854,.L210,.L742-.L210
	.byte	8,18,8,19,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_enableModule')
	.sect	'.debug_frame'
	.word	24
	.word	.L1854,.L212,.L749-.L212
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_resetModule')
	.sect	'.debug_frame'
	.word	24
	.word	.L1854,.L214,.L751-.L214
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_waitReload')
	.sect	'.debug_frame'
	.word	24
	.word	.L1854,.L216,.L753-.L216
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxSpu_getFftOutputFormat')
	.sect	'.debug_frame'
	.word	24
	.word	.L1854,.L218,.L756-.L218
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	; Module end
