Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Reading design: uart.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart"
Output Format                      : NGC
Target Device                      : xc3s2000-5-fg676

---- Source Options
Top Module Name                    : uart
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "tx.v" in library work
Compiling verilog file "rx.v" in library work
Module <tx> compiled
Compiling verilog file "bps_generate.v" in library work
Module <rx> compiled
Compiling verilog file "uart.v" in library work
Module <bps_generate> compiled
Module <uart> compiled
No errors in compilation
Analysis of file <"uart.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <uart> in library <work>.

Analyzing hierarchy for module <bps_generate> in library <work> with parameters.
	CNT_NUM = "00000000000000000000000110110010"
	CNT_NUM_2 = "00000000000000000000000011011000"

Analyzing hierarchy for module <rx> in library <work>.

Analyzing hierarchy for module <tx> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <uart>.
Module <uart> is correct for synthesis.
 
Analyzing module <bps_generate> in library <work>.
	CNT_NUM = 32'sb00000000000000000000000110110010
	CNT_NUM_2 = 32'sb00000000000000000000000011011000
Module <bps_generate> is correct for synthesis.
 
Analyzing module <rx> in library <work>.
Module <rx> is correct for synthesis.
 
Analyzing module <tx> in library <work>.
Module <tx> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <bps_generate>.
    Related source file is "bps_generate.v".
    Found 1-bit register for signal <bps_clk_r>.
    Found 16-bit register for signal <cnt>.
    Found 16-bit adder for signal <cnt$addsub0000> created at line 40.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <bps_generate> synthesized.


Synthesizing Unit <rx>.
    Related source file is "rx.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 31                                             |
    | Inputs             | 1                                              |
    | Outputs            | 10                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | state$not0000             (positive)           |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <bps_start_r>.
    Found 8-bit register for signal <data_temp>.
    Found 1-bit register for signal <reg_rxd0>.
    Found 1-bit register for signal <reg_rxd1>.
    Found 1-bit register for signal <reg_rxd2>.
    Found 1-bit register for signal <rx_done_r>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  13 D-type flip-flop(s).
Unit <rx> synthesized.


Synthesizing Unit <tx>.
    Related source file is "tx.v".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 11                                             |
    | Inputs             | 0                                              |
    | Outputs            | 10                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | bps_clk                   (positive)           |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <bps_start_r>.
    Found 8-bit register for signal <tx_data>.
    Found 1-bit register for signal <txd_r>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  10 D-type flip-flop(s).
Unit <tx> synthesized.


Synthesizing Unit <uart>.
    Related source file is "uart.v".
Unit <uart> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 2
# Registers                                            : 20
 1-bit register                                        : 17
 16-bit register                                       : 2
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <tx/state/FSM> on signal <state[1:11]> with one-hot encoding.
----------------------
 State | Encoding
----------------------
 0000  | 00000000001
 0001  | 00000000010
 0010  | 00000000100
 0011  | 00000001000
 0100  | 00000010000
 0101  | 00000100000
 0110  | 00001000000
 0111  | 00010000000
 1000  | 00100000000
 1001  | 01000000000
 1011  | 10000000000
----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <rx/state/FSM> on signal <state[1:11]> with one-hot encoding.
----------------------
 State | Encoding
----------------------
 0000  | 00000000001
 0001  | 00000000100
 0010  | 00000001000
 0011  | 00000010000
 0100  | 00000100000
 0101  | 00001000000
 0110  | 00010000000
 0111  | 00100000000
 1000  | 01000000000
 1001  | 10000000000
 1010  | 00000000010
----------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 2
# Registers                                            : 57
 Flip-Flops                                            : 57

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <uart> ...

Optimizing unit <bps_generate> ...

Optimizing unit <rx> ...

Optimizing unit <tx> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 79
 Flip-Flops                                            : 79

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : uart.ngr
Top Level Output File Name         : uart
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 4

Cell Usage :
# BELS                             : 180
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 30
#      LUT2                        : 45
#      LUT2_L                      : 1
#      LUT3                        : 8
#      LUT3_L                      : 2
#      LUT4                        : 23
#      LUT4_D                      : 2
#      LUT4_L                      : 2
#      MUXCY                       : 30
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 79
#      FDC                         : 34
#      FDCE                        : 39
#      FDP                         : 3
#      FDPE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s2000fg676-5 

 Number of Slices:                       68  out of  20480     0%  
 Number of Slice Flip Flops:             79  out of  40960     0%  
 Number of 4 input LUTs:                116  out of  40960     0%  
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    489     0%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 79    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rx/rst_inv(tx_clk/rst_inv1_INV_0:O)| NONE(rx/bps_start_r)   | 78    |
rst                                | IBUF                   | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.558ns (Maximum Frequency: 152.496MHz)
   Minimum input arrival time before clock: 1.846ns
   Maximum output required time after clock: 6.280ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.558ns (frequency: 152.496MHz)
  Total number of paths / destination ports: 1009 / 112
-------------------------------------------------------------------------
Delay:               6.558ns (Levels of Logic = 4)
  Source:            tx_clk/cnt_10 (FF)
  Destination:       tx_clk/cnt_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: tx_clk/cnt_10 to tx_clk/cnt_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   1.040  tx_clk/cnt_10 (tx_clk/cnt_10)
     LUT4:I0->O            1   0.479   0.851  tx_clk/bps_clk_r_cmp_eq0000117 (tx_clk/bps_clk_r_cmp_eq0000117)
     LUT3:I1->O            2   0.479   0.768  tx_clk/bps_clk_r_cmp_eq0000141 (tx_clk/N01)
     LUT4_D:I3->O         15   0.479   1.180  tx_clk/cnt_mux0000<0>1 (tx_clk/N11)
     LUT2:I1->O            1   0.479   0.000  tx_clk/cnt_mux0000<9>1 (tx_clk/cnt_mux0000<9>)
     FDC:D                     0.176          tx_clk/cnt_6
    ----------------------------------------
    Total                      6.558ns (2.718ns logic, 3.840ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 1)
  Source:            rxd (PAD)
  Destination:       rx/data_temp_1 (FF)
  Destination Clock: clk rising

  Data Path: rxd to rx/data_temp_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.715   0.955  rxd_IBUF (rxd_IBUF)
     FDP:D                     0.176          rx/reg_rxd0
    ----------------------------------------
    Total                      1.846ns (0.891ns logic, 0.955ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.280ns (Levels of Logic = 1)
  Source:            tx/txd_r (FF)
  Destination:       txd (PAD)
  Source Clock:      clk rising

  Data Path: tx/txd_r to txd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             2   0.626   0.745  tx/txd_r (tx/txd_r)
     OBUF:I->O                 4.909          txd_OBUF (txd)
    ----------------------------------------
    Total                      6.280ns (5.535ns logic, 0.745ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.37 secs
 
--> 

Total memory usage is 256748 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

