
BikeLocker.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001157c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006c4  08011710  08011710  00012710  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011dd4  08011dd4  00013214  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011dd4  08011dd4  00012dd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011ddc  08011ddc  00013214  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011ddc  08011ddc  00012ddc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011de0  08011de0  00012de0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000214  20000000  08011de4  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002ef8  20000214  08011ff8  00013214  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000310c  08011ff8  0001410c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00013214  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002f423  00000000  00000000  00013244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006839  00000000  00000000  00042667  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002af8  00000000  00000000  00048ea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00002166  00000000  00000000  0004b998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00032e03  00000000  00000000  0004dafe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00036171  00000000  00000000  00080901  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011bbdc  00000000  00000000  000b6a72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001d264e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000cb60  00000000  00000000  001d2694  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  001df1f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000214 	.word	0x20000214
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080116f4 	.word	0x080116f4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000218 	.word	0x20000218
 80001cc:	080116f4 	.word	0x080116f4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <aci_gatt_attribute_modified_event>:
static void User_Process(void);
static void User_Init(void);
tBleStatus Add_BikeLocker_Service(void);
/* USER CODE BEGIN PFP */
void aci_gatt_attribute_modified_event(uint16_t Connection_Handle, uint16_t Attr_Handle, uint16_t Offset, uint16_t Attr_Data_Length, uint8_t *Attr_Data)
{
 8001020:	b590      	push	{r4, r7, lr}
 8001022:	b08d      	sub	sp, #52	@ 0x34
 8001024:	af02      	add	r7, sp, #8
 8001026:	4604      	mov	r4, r0
 8001028:	4608      	mov	r0, r1
 800102a:	4611      	mov	r1, r2
 800102c:	461a      	mov	r2, r3
 800102e:	4623      	mov	r3, r4
 8001030:	80fb      	strh	r3, [r7, #6]
 8001032:	4603      	mov	r3, r0
 8001034:	80bb      	strh	r3, [r7, #4]
 8001036:	460b      	mov	r3, r1
 8001038:	807b      	strh	r3, [r7, #2]
 800103a:	4613      	mov	r3, r2
 800103c:	803b      	strh	r3, [r7, #0]
    //  Lock Control  (+1  Value Handle)
    if (Attr_Handle == lock_char_handle + 1)
 800103e:	88ba      	ldrh	r2, [r7, #4]
 8001040:	4b52      	ldr	r3, [pc, #328]	@ (800118c <aci_gatt_attribute_modified_event+0x16c>)
 8001042:	881b      	ldrh	r3, [r3, #0]
 8001044:	3301      	adds	r3, #1
 8001046:	429a      	cmp	r2, r3
 8001048:	f040 809c 	bne.w	8001184 <aci_gatt_attribute_modified_event+0x164>
    {
        uint8_t command = Attr_Data[0];
 800104c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

        if (command == 0x01) {      // Lock 
 8001054:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001058:	2b01      	cmp	r3, #1
 800105a:	d111      	bne.n	8001080 <aci_gatt_attribute_modified_event+0x60>
            currentState = STATE_LOCKED;
 800105c:	4b4c      	ldr	r3, [pc, #304]	@ (8001190 <aci_gatt_attribute_modified_event+0x170>)
 800105e:	2200      	movs	r2, #0
 8001060:	701a      	strb	r2, [r3, #0]

            // 
            uint8_t status = 0x01;
 8001062:	2301      	movs	r3, #1
 8001064:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
            aci_gatt_update_char_value(bikelocker_serv_handle, lock_char_handle, 0, 1, &status);
 8001068:	4b4a      	ldr	r3, [pc, #296]	@ (8001194 <aci_gatt_attribute_modified_event+0x174>)
 800106a:	8818      	ldrh	r0, [r3, #0]
 800106c:	4b47      	ldr	r3, [pc, #284]	@ (800118c <aci_gatt_attribute_modified_event+0x16c>)
 800106e:	8819      	ldrh	r1, [r3, #0]
 8001070:	f107 0322 	add.w	r3, r7, #34	@ 0x22
 8001074:	9300      	str	r3, [sp, #0]
 8001076:	2301      	movs	r3, #1
 8001078:	2200      	movs	r2, #0
 800107a:	f009 ff0d 	bl	800ae98 <aci_gatt_update_char_value>
        else if (command == 0x03) { // Ringing
        	// [] 
            request_buzzer = 1;
        }
    }
}
 800107e:	e081      	b.n	8001184 <aci_gatt_attribute_modified_event+0x164>
        else if (command == 0x02) { // UNLOCK 
 8001080:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001084:	2b02      	cmp	r3, #2
 8001086:	d176      	bne.n	8001176 <aci_gatt_attribute_modified_event+0x156>
                uint8_t status = 0x02;
 8001088:	2302      	movs	r3, #2
 800108a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
                aci_gatt_update_char_value(bikelocker_serv_handle, lock_char_handle, 0, 1, &status);
 800108e:	4b41      	ldr	r3, [pc, #260]	@ (8001194 <aci_gatt_attribute_modified_event+0x174>)
 8001090:	8818      	ldrh	r0, [r3, #0]
 8001092:	4b3e      	ldr	r3, [pc, #248]	@ (800118c <aci_gatt_attribute_modified_event+0x16c>)
 8001094:	8819      	ldrh	r1, [r3, #0]
 8001096:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800109a:	9300      	str	r3, [sp, #0]
 800109c:	2301      	movs	r3, #1
 800109e:	2200      	movs	r2, #0
 80010a0:	f009 fefa 	bl	800ae98 <aci_gatt_update_char_value>
                for(volatile int k = 0; k < 500000; k++) { __NOP(); }
 80010a4:	2300      	movs	r3, #0
 80010a6:	61fb      	str	r3, [r7, #28]
 80010a8:	e003      	b.n	80010b2 <aci_gatt_attribute_modified_event+0x92>
 80010aa:	bf00      	nop
 80010ac:	69fb      	ldr	r3, [r7, #28]
 80010ae:	3301      	adds	r3, #1
 80010b0:	61fb      	str	r3, [r7, #28]
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	4a38      	ldr	r2, [pc, #224]	@ (8001198 <aci_gatt_attribute_modified_event+0x178>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	ddf7      	ble.n	80010aa <aci_gatt_attribute_modified_event+0x8a>
                if (history_count == 0) {
 80010ba:	4b38      	ldr	r3, [pc, #224]	@ (800119c <aci_gatt_attribute_modified_event+0x17c>)
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d10d      	bne.n	80010de <aci_gatt_attribute_modified_event+0xbe>
                    uint32_t safe_val = 0;
 80010c2:	2300      	movs	r3, #0
 80010c4:	61bb      	str	r3, [r7, #24]
                    aci_gatt_update_char_value(bikelocker_serv_handle, history_char_handle, 0, 4, (uint8_t*)&safe_val);
 80010c6:	4b33      	ldr	r3, [pc, #204]	@ (8001194 <aci_gatt_attribute_modified_event+0x174>)
 80010c8:	8818      	ldrh	r0, [r3, #0]
 80010ca:	4b35      	ldr	r3, [pc, #212]	@ (80011a0 <aci_gatt_attribute_modified_event+0x180>)
 80010cc:	8819      	ldrh	r1, [r3, #0]
 80010ce:	f107 0318 	add.w	r3, r7, #24
 80010d2:	9300      	str	r3, [sp, #0]
 80010d4:	2304      	movs	r3, #4
 80010d6:	2200      	movs	r2, #0
 80010d8:	f009 fede 	bl	800ae98 <aci_gatt_update_char_value>
 80010dc:	e044      	b.n	8001168 <aci_gatt_attribute_modified_event+0x148>
                    for (int i = 0; i < history_count; i++) {
 80010de:	2300      	movs	r3, #0
 80010e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80010e2:	e01d      	b.n	8001120 <aci_gatt_attribute_modified_event+0x100>
                        uint32_t history_sec = motion_history[i];
 80010e4:	4a2f      	ldr	r2, [pc, #188]	@ (80011a4 <aci_gatt_attribute_modified_event+0x184>)
 80010e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ec:	613b      	str	r3, [r7, #16]
                        aci_gatt_update_char_value(bikelocker_serv_handle, history_char_handle, 0, 4, (uint8_t*)&history_sec);
 80010ee:	4b29      	ldr	r3, [pc, #164]	@ (8001194 <aci_gatt_attribute_modified_event+0x174>)
 80010f0:	8818      	ldrh	r0, [r3, #0]
 80010f2:	4b2b      	ldr	r3, [pc, #172]	@ (80011a0 <aci_gatt_attribute_modified_event+0x180>)
 80010f4:	8819      	ldrh	r1, [r3, #0]
 80010f6:	f107 0310 	add.w	r3, r7, #16
 80010fa:	9300      	str	r3, [sp, #0]
 80010fc:	2304      	movs	r3, #4
 80010fe:	2200      	movs	r2, #0
 8001100:	f009 feca 	bl	800ae98 <aci_gatt_update_char_value>
                        for(volatile int k = 0; k < 200000; k++) { __NOP(); }
 8001104:	2300      	movs	r3, #0
 8001106:	60fb      	str	r3, [r7, #12]
 8001108:	e003      	b.n	8001112 <aci_gatt_attribute_modified_event+0xf2>
 800110a:	bf00      	nop
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	3301      	adds	r3, #1
 8001110:	60fb      	str	r3, [r7, #12]
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	4a24      	ldr	r2, [pc, #144]	@ (80011a8 <aci_gatt_attribute_modified_event+0x188>)
 8001116:	4293      	cmp	r3, r2
 8001118:	ddf7      	ble.n	800110a <aci_gatt_attribute_modified_event+0xea>
                    for (int i = 0; i < history_count; i++) {
 800111a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800111c:	3301      	adds	r3, #1
 800111e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001120:	4b1e      	ldr	r3, [pc, #120]	@ (800119c <aci_gatt_attribute_modified_event+0x17c>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	461a      	mov	r2, r3
 8001126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001128:	4293      	cmp	r3, r2
 800112a:	dbdb      	blt.n	80010e4 <aci_gatt_attribute_modified_event+0xc4>
                    uint32_t current_uptime_sec = HAL_GetTick() / 1000;
 800112c:	f003 f89c 	bl	8004268 <HAL_GetTick>
 8001130:	4603      	mov	r3, r0
 8001132:	4a1e      	ldr	r2, [pc, #120]	@ (80011ac <aci_gatt_attribute_modified_event+0x18c>)
 8001134:	fba2 2303 	umull	r2, r3, r2, r3
 8001138:	099b      	lsrs	r3, r3, #6
 800113a:	617b      	str	r3, [r7, #20]
                    aci_gatt_update_char_value(bikelocker_serv_handle, history_char_handle, 0, 4, (uint8_t*)&current_uptime_sec);
 800113c:	4b15      	ldr	r3, [pc, #84]	@ (8001194 <aci_gatt_attribute_modified_event+0x174>)
 800113e:	8818      	ldrh	r0, [r3, #0]
 8001140:	4b17      	ldr	r3, [pc, #92]	@ (80011a0 <aci_gatt_attribute_modified_event+0x180>)
 8001142:	8819      	ldrh	r1, [r3, #0]
 8001144:	f107 0314 	add.w	r3, r7, #20
 8001148:	9300      	str	r3, [sp, #0]
 800114a:	2304      	movs	r3, #4
 800114c:	2200      	movs	r2, #0
 800114e:	f009 fea3 	bl	800ae98 <aci_gatt_update_char_value>
                    for(volatile int k = 0; k < 200000; k++) { __NOP(); }
 8001152:	2300      	movs	r3, #0
 8001154:	60bb      	str	r3, [r7, #8]
 8001156:	e003      	b.n	8001160 <aci_gatt_attribute_modified_event+0x140>
 8001158:	bf00      	nop
 800115a:	68bb      	ldr	r3, [r7, #8]
 800115c:	3301      	adds	r3, #1
 800115e:	60bb      	str	r3, [r7, #8]
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	4a11      	ldr	r2, [pc, #68]	@ (80011a8 <aci_gatt_attribute_modified_event+0x188>)
 8001164:	4293      	cmp	r3, r2
 8001166:	ddf7      	ble.n	8001158 <aci_gatt_attribute_modified_event+0x138>
                history_count = 0;
 8001168:	4b0c      	ldr	r3, [pc, #48]	@ (800119c <aci_gatt_attribute_modified_event+0x17c>)
 800116a:	2200      	movs	r2, #0
 800116c:	701a      	strb	r2, [r3, #0]
                currentState = STATE_UNLOCKED;
 800116e:	4b08      	ldr	r3, [pc, #32]	@ (8001190 <aci_gatt_attribute_modified_event+0x170>)
 8001170:	2201      	movs	r2, #1
 8001172:	701a      	strb	r2, [r3, #0]
}
 8001174:	e006      	b.n	8001184 <aci_gatt_attribute_modified_event+0x164>
        else if (command == 0x03) { // Ringing
 8001176:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800117a:	2b03      	cmp	r3, #3
 800117c:	d102      	bne.n	8001184 <aci_gatt_attribute_modified_event+0x164>
            request_buzzer = 1;
 800117e:	4b0c      	ldr	r3, [pc, #48]	@ (80011b0 <aci_gatt_attribute_modified_event+0x190>)
 8001180:	2201      	movs	r2, #1
 8001182:	701a      	strb	r2, [r3, #0]
}
 8001184:	bf00      	nop
 8001186:	372c      	adds	r7, #44	@ 0x2c
 8001188:	46bd      	mov	sp, r7
 800118a:	bd90      	pop	{r4, r7, pc}
 800118c:	20000242 	.word	0x20000242
 8001190:	20001ebc 	.word	0x20001ebc
 8001194:	20000240 	.word	0x20000240
 8001198:	0007a11f 	.word	0x0007a11f
 800119c:	20001f04 	.word	0x20001f04
 80011a0:	20000244 	.word	0x20000244
 80011a4:	20001edc 	.word	0x20001edc
 80011a8:	00030d3f 	.word	0x00030d3f
 80011ac:	10624dd3 	.word	0x10624dd3
 80011b0:	2000023a 	.word	0x2000023a

080011b4 <MX_BlueNRG_MS_Init>:
  PRINT_CSV("%02ld:%02ld:%02ld.%03ld", (long)(ms/(60*60*1000)%24), (long)(ms/(60*1000)%60), (long)((ms/1000)%60), (long)(ms%1000));
}
#endif

void MX_BlueNRG_MS_Init(void)
{
 80011b4:	b5b0      	push	{r4, r5, r7, lr}
 80011b6:	b08a      	sub	sp, #40	@ 0x28
 80011b8:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN BlueNRG_MS_Init_PreTreatment */

  /* USER CODE END BlueNRG_MS_Init_PreTreatment */

  /* Initialize the peripherals and the BLE Stack */
  const char *name = "BlueNRG";
 80011ba:	4b44      	ldr	r3, [pc, #272]	@ (80012cc <MX_BlueNRG_MS_Init+0x118>)
 80011bc:	617b      	str	r3, [r7, #20]
  uint8_t  bdaddr_len_out;
  uint8_t  hwVersion;
  uint16_t fwVersion;
  int ret;

  User_Init();
 80011be:	f000 f897 	bl	80012f0 <User_Init>

  /* Get the User Button initial state */
  //user_button_init_state = BSP_PB_GetState(BUTTON_KEY);

  hci_init(user_notify, NULL);
 80011c2:	2100      	movs	r1, #0
 80011c4:	4842      	ldr	r0, [pc, #264]	@ (80012d0 <MX_BlueNRG_MS_Init+0x11c>)
 80011c6:	f00a f935 	bl	800b434 <hci_init>

  /* get the BlueNRG HW and FW versions */
  getBlueNRGVersion(&hwVersion, &fwVersion);
 80011ca:	1dba      	adds	r2, r7, #6
 80011cc:	f107 0308 	add.w	r3, r7, #8
 80011d0:	4611      	mov	r1, r2
 80011d2:	4618      	mov	r0, r3
 80011d4:	f009 ffa3 	bl	800b11e <getBlueNRGVersion>
   * Reset BlueNRG again otherwise we won't
   * be able to change its MAC address.
   * aci_hal_write_config_data() must be the first
   * command after reset otherwise it will fail.
   */
  hci_reset();
 80011d8:	f009 ffe3 	bl	800b1a2 <hci_reset>
  HAL_Delay(100);
 80011dc:	2064      	movs	r0, #100	@ 0x64
 80011de:	f003 f84f 	bl	8004280 <HAL_Delay>

  PRINTF("HWver %d\nFWver %d\n", hwVersion, fwVersion);
  if (hwVersion > 0x30) { /* X-NUCLEO-IDB05A1 expansion board is used */
 80011e2:	7a3b      	ldrb	r3, [r7, #8]
 80011e4:	2b30      	cmp	r3, #48	@ 0x30
 80011e6:	d902      	bls.n	80011ee <MX_BlueNRG_MS_Init+0x3a>
    bnrg_expansion_board = IDB05A1;
 80011e8:	4b3a      	ldr	r3, [pc, #232]	@ (80012d4 <MX_BlueNRG_MS_Init+0x120>)
 80011ea:	2201      	movs	r2, #1
 80011ec:	701a      	strb	r2, [r3, #0]
  }

  ret = aci_hal_read_config_data(CONFIG_DATA_RANDOM_ADDRESS, BDADDR_SIZE, &bdaddr_len_out, bdaddr);
 80011ee:	f107 0209 	add.w	r2, r7, #9
 80011f2:	4b39      	ldr	r3, [pc, #228]	@ (80012d8 <MX_BlueNRG_MS_Init+0x124>)
 80011f4:	2106      	movs	r1, #6
 80011f6:	2080      	movs	r0, #128	@ 0x80
 80011f8:	f009 ff0b 	bl	800b012 <aci_hal_read_config_data>
 80011fc:	4603      	mov	r3, r0
 80011fe:	613b      	str	r3, [r7, #16]

  if (ret) {
    PRINTF("Read Static Random address failed.\n");
  }

  if ((bdaddr[5] & 0xC0) != 0xC0) {
 8001200:	4b35      	ldr	r3, [pc, #212]	@ (80012d8 <MX_BlueNRG_MS_Init+0x124>)
 8001202:	795b      	ldrb	r3, [r3, #5]
 8001204:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001208:	2bc0      	cmp	r3, #192	@ 0xc0
 800120a:	d001      	beq.n	8001210 <MX_BlueNRG_MS_Init+0x5c>
    PRINTF("Static Random address not well formed.\n");
    while(1);
 800120c:	bf00      	nop
 800120e:	e7fd      	b.n	800120c <MX_BlueNRG_MS_Init+0x58>
  }

  /* GATT Init */
  ret = aci_gatt_init();
 8001210:	f009 fccb 	bl	800abaa <aci_gatt_init>
 8001214:	4603      	mov	r3, r0
 8001216:	613b      	str	r3, [r7, #16]
  if(ret){
    PRINTF("GATT_Init failed.\n");
  }

  /* GAP Init */
  if (bnrg_expansion_board == IDB05A1) {
 8001218:	4b2e      	ldr	r3, [pc, #184]	@ (80012d4 <MX_BlueNRG_MS_Init+0x120>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	2b01      	cmp	r3, #1
 800121e:	d110      	bne.n	8001242 <MX_BlueNRG_MS_Init+0x8e>
    ret = aci_gap_init_IDB05A1(GAP_PERIPHERAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8001220:	f107 020e 	add.w	r2, r7, #14
 8001224:	f107 030a 	add.w	r3, r7, #10
 8001228:	9301      	str	r3, [sp, #4]
 800122a:	f107 030c 	add.w	r3, r7, #12
 800122e:	9300      	str	r3, [sp, #0]
 8001230:	4613      	mov	r3, r2
 8001232:	2207      	movs	r2, #7
 8001234:	2100      	movs	r1, #0
 8001236:	2001      	movs	r0, #1
 8001238:	f009 fa8b 	bl	800a752 <aci_gap_init_IDB05A1>
 800123c:	4603      	mov	r3, r0
 800123e:	613b      	str	r3, [r7, #16]
 8001240:	e00a      	b.n	8001258 <MX_BlueNRG_MS_Init+0xa4>
  }
  else {
    ret = aci_gap_init_IDB04A1(GAP_PERIPHERAL_ROLE_IDB04A1, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8001242:	f107 030a 	add.w	r3, r7, #10
 8001246:	f107 020c 	add.w	r2, r7, #12
 800124a:	f107 010e 	add.w	r1, r7, #14
 800124e:	2001      	movs	r0, #1
 8001250:	f009 facf 	bl	800a7f2 <aci_gap_init_IDB04A1>
 8001254:	4603      	mov	r3, r0
 8001256:	613b      	str	r3, [r7, #16]
  if (ret != BLE_STATUS_SUCCESS) {
    PRINTF("GAP_Init failed.\n");
  }

  /* Update device name */
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0,
 8001258:	89fc      	ldrh	r4, [r7, #14]
 800125a:	89bd      	ldrh	r5, [r7, #12]
                                   strlen(name), (uint8_t *)name);
 800125c:	6978      	ldr	r0, [r7, #20]
 800125e:	f7ff f807 	bl	8000270 <strlen>
 8001262:	4603      	mov	r3, r0
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0,
 8001264:	b2da      	uxtb	r2, r3
 8001266:	697b      	ldr	r3, [r7, #20]
 8001268:	9300      	str	r3, [sp, #0]
 800126a:	4613      	mov	r3, r2
 800126c:	2200      	movs	r2, #0
 800126e:	4629      	mov	r1, r5
 8001270:	4620      	mov	r0, r4
 8001272:	f009 fe11 	bl	800ae98 <aci_gatt_update_char_value>
 8001276:	4603      	mov	r3, r0
 8001278:	613b      	str	r3, [r7, #16]
  if (ret) {
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <MX_BlueNRG_MS_Init+0xd0>
    PRINTF("aci_gatt_update_char_value failed.\n");
    while(1);
 8001280:	bf00      	nop
 8001282:	e7fd      	b.n	8001280 <MX_BlueNRG_MS_Init+0xcc>
  }

  ret = aci_gap_set_auth_requirement(MITM_PROTECTION_REQUIRED,
 8001284:	2301      	movs	r3, #1
 8001286:	9303      	str	r3, [sp, #12]
 8001288:	4b14      	ldr	r3, [pc, #80]	@ (80012dc <MX_BlueNRG_MS_Init+0x128>)
 800128a:	9302      	str	r3, [sp, #8]
 800128c:	2300      	movs	r3, #0
 800128e:	9301      	str	r3, [sp, #4]
 8001290:	2310      	movs	r3, #16
 8001292:	9300      	str	r3, [sp, #0]
 8001294:	2307      	movs	r3, #7
 8001296:	2200      	movs	r2, #0
 8001298:	2100      	movs	r1, #0
 800129a:	2001      	movs	r0, #1
 800129c:	f009 fbdd 	bl	800aa5a <aci_gap_set_auth_requirement>
 80012a0:	4603      	mov	r3, r0
 80012a2:	613b      	str	r3, [r7, #16]
                                     7,
                                     16,
                                     USE_FIXED_PIN_FOR_PAIRING,
                                     123456,
                                     BONDING);
  if (ret) {
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <MX_BlueNRG_MS_Init+0xfa>
    PRINTF("aci_gap_set_authentication_requirement failed.\n");
    while(1);
 80012aa:	bf00      	nop
 80012ac:	e7fd      	b.n	80012aa <MX_BlueNRG_MS_Init+0xf6>
  }

  PRINTF("BLE Stack Initialized\n");

  ret = Add_BikeLocker_Service(); // <--- 
 80012ae:	f000 f8ab 	bl	8001408 <Add_BikeLocker_Service>
 80012b2:	4603      	mov	r3, r0
 80012b4:	613b      	str	r3, [r7, #16]
      //  while(1)
      // 
    }

  /* Set output power level */
  ret = aci_hal_set_tx_power_level(1,4);
 80012b6:	2104      	movs	r1, #4
 80012b8:	2001      	movs	r0, #1
 80012ba:	f009 feff 	bl	800b0bc <aci_hal_set_tx_power_level>
 80012be:	4603      	mov	r3, r0
 80012c0:	613b      	str	r3, [r7, #16]

  /* USER CODE BEGIN BlueNRG_MS_Init_PostTreatment */

  /* USER CODE END BlueNRG_MS_Init_PostTreatment */
}
 80012c2:	bf00      	nop
 80012c4:	3718      	adds	r7, #24
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bdb0      	pop	{r4, r5, r7, pc}
 80012ca:	bf00      	nop
 80012cc:	08011710 	.word	0x08011710
 80012d0:	080018c5 	.word	0x080018c5
 80012d4:	20000230 	.word	0x20000230
 80012d8:	20000234 	.word	0x20000234
 80012dc:	0001e240 	.word	0x0001e240

080012e0 <MX_BlueNRG_MS_Process>:

/*
 * BlueNRG-MS background task
 */
void MX_BlueNRG_MS_Process(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BlueNRG_MS_Process_PreTreatment */

  /* USER CODE END BlueNRG_MS_Process_PreTreatment */

  User_Process();
 80012e4:	f000 f80c 	bl	8001300 <User_Process>
  hci_user_evt_proc();
 80012e8:	f00a fa1e 	bl	800b728 <hci_user_evt_proc>

  /* USER CODE BEGIN BlueNRG_MS_Process_PostTreatment */

  /* USER CODE END BlueNRG_MS_Process_PostTreatment */
}
 80012ec:	bf00      	nop
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <User_Init>:
 *
 * @param  None
 * @retval None
 */
static void User_Init(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  //BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
  BSP_LED_Init(LED2);
 80012f4:	2000      	movs	r0, #0
 80012f6:	f002 fbff 	bl	8003af8 <BSP_LED_Init>

  //BSP_COM_Init(COM1);
}
 80012fa:	bf00      	nop
 80012fc:	bd80      	pop	{r7, pc}
	...

08001300 <User_Process>:
 *
 * @param  None
 * @retval None
 */
static void User_Process(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af02      	add	r7, sp, #8
  if (set_connectable) {
 8001306:	4b35      	ldr	r3, [pc, #212]	@ (80013dc <User_Process+0xdc>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	b2db      	uxtb	r3, r3
 800130c:	2b00      	cmp	r3, #0
 800130e:	d004      	beq.n	800131a <User_Process+0x1a>
    Set_DeviceConnectable();
 8001310:	f000 fa92 	bl	8001838 <Set_DeviceConnectable>
    set_connectable = FALSE;
 8001314:	4b31      	ldr	r3, [pc, #196]	@ (80013dc <User_Process+0xdc>)
 8001316:	2200      	movs	r2, #0
 8001318:	701a      	strb	r2, [r3, #0]
  }

  // 
  if (connected) {
 800131a:	4b31      	ldr	r3, [pc, #196]	@ (80013e0 <User_Process+0xe0>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d057      	beq.n	80013d2 <User_Process+0xd2>

    // []  ()
    if (currentState == STATE_LOCKED && bike_speed_kmh > 1.0f && abnormal_timestamp == 0) {
 8001322:	4b30      	ldr	r3, [pc, #192]	@ (80013e4 <User_Process+0xe4>)
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	b2db      	uxtb	r3, r3
 8001328:	2b00      	cmp	r3, #0
 800132a:	d116      	bne.n	800135a <User_Process+0x5a>
 800132c:	4b2e      	ldr	r3, [pc, #184]	@ (80013e8 <User_Process+0xe8>)
 800132e:	edd3 7a00 	vldr	s15, [r3]
 8001332:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001336:	eef4 7ac7 	vcmpe.f32	s15, s14
 800133a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800133e:	dd0c      	ble.n	800135a <User_Process+0x5a>
 8001340:	4b2a      	ldr	r3, [pc, #168]	@ (80013ec <User_Process+0xec>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d108      	bne.n	800135a <User_Process+0x5a>
        abnormal_timestamp = HAL_GetTick() / 1000;
 8001348:	f002 ff8e 	bl	8004268 <HAL_GetTick>
 800134c:	4603      	mov	r3, r0
 800134e:	4a28      	ldr	r2, [pc, #160]	@ (80013f0 <User_Process+0xf0>)
 8001350:	fba2 2303 	umull	r2, r3, r2, r3
 8001354:	099b      	lsrs	r3, r3, #6
 8001356:	4a25      	ldr	r2, [pc, #148]	@ (80013ec <User_Process+0xec>)
 8001358:	6013      	str	r3, [r2, #0]
    }

    static uint32_t last_update = 0;

    //  500ms 
    if (HAL_GetTick() - last_update > 1000) {
 800135a:	f002 ff85 	bl	8004268 <HAL_GetTick>
 800135e:	4602      	mov	r2, r0
 8001360:	4b24      	ldr	r3, [pc, #144]	@ (80013f4 <User_Process+0xf4>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	1ad3      	subs	r3, r2, r3
 8001366:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800136a:	d932      	bls.n	80013d2 <User_Process+0xd2>


        // 1.  Speed (UInt16, 0.1km/h)
        uint16_t speed_val = (uint16_t)(bike_speed_kmh * 10);
 800136c:	4b1e      	ldr	r3, [pc, #120]	@ (80013e8 <User_Process+0xe8>)
 800136e:	edd3 7a00 	vldr	s15, [r3]
 8001372:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001376:	ee67 7a87 	vmul.f32	s15, s15, s14
 800137a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800137e:	ee17 3a90 	vmov	r3, s15
 8001382:	b29b      	uxth	r3, r3
 8001384:	80fb      	strh	r3, [r7, #6]
        aci_gatt_update_char_value(bikelocker_serv_handle, speed_char_handle, 0, 2, (uint8_t*)&speed_val);
 8001386:	4b1c      	ldr	r3, [pc, #112]	@ (80013f8 <User_Process+0xf8>)
 8001388:	8818      	ldrh	r0, [r3, #0]
 800138a:	4b1c      	ldr	r3, [pc, #112]	@ (80013fc <User_Process+0xfc>)
 800138c:	8819      	ldrh	r1, [r3, #0]
 800138e:	1dbb      	adds	r3, r7, #6
 8001390:	9300      	str	r3, [sp, #0]
 8001392:	2302      	movs	r3, #2
 8001394:	2200      	movs	r2, #0
 8001396:	f009 fd7f 	bl	800ae98 <aci_gatt_update_char_value>

        // 2.  Calorie (UInt16, 0.1cal)
        uint16_t cal_val = (uint16_t)(total_kcal * 10);
 800139a:	4b19      	ldr	r3, [pc, #100]	@ (8001400 <User_Process+0x100>)
 800139c:	edd3 7a00 	vldr	s15, [r3]
 80013a0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80013a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013ac:	ee17 3a90 	vmov	r3, s15
 80013b0:	b29b      	uxth	r3, r3
 80013b2:	80bb      	strh	r3, [r7, #4]
        aci_gatt_update_char_value(bikelocker_serv_handle, calorie_char_handle, 0, 2, (uint8_t*)&cal_val);
 80013b4:	4b10      	ldr	r3, [pc, #64]	@ (80013f8 <User_Process+0xf8>)
 80013b6:	8818      	ldrh	r0, [r3, #0]
 80013b8:	4b12      	ldr	r3, [pc, #72]	@ (8001404 <User_Process+0x104>)
 80013ba:	8819      	ldrh	r1, [r3, #0]
 80013bc:	1d3b      	adds	r3, r7, #4
 80013be:	9300      	str	r3, [sp, #0]
 80013c0:	2302      	movs	r3, #2
 80013c2:	2200      	movs	r2, #0
 80013c4:	f009 fd68 	bl	800ae98 <aci_gatt_update_char_value>

        last_update = HAL_GetTick();
 80013c8:	f002 ff4e 	bl	8004268 <HAL_GetTick>
 80013cc:	4603      	mov	r3, r0
 80013ce:	4a09      	ldr	r2, [pc, #36]	@ (80013f4 <User_Process+0xf4>)
 80013d0:	6013      	str	r3, [r2, #0]
    }
  }
}
 80013d2:	bf00      	nop
 80013d4:	3708      	adds	r7, #8
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	20000000 	.word	0x20000000
 80013e0:	2000025c 	.word	0x2000025c
 80013e4:	20001ebc 	.word	0x20001ebc
 80013e8:	20001f20 	.word	0x20001f20
 80013ec:	2000023c 	.word	0x2000023c
 80013f0:	10624dd3 	.word	0x10624dd3
 80013f4:	2000024c 	.word	0x2000024c
 80013f8:	20000240 	.word	0x20000240
 80013fc:	20000246 	.word	0x20000246
 8001400:	20001ecc 	.word	0x20001ecc
 8001404:	20000248 	.word	0x20000248

08001408 <Add_BikeLocker_Service>:
/* [] 2.  BikeLocker  */
tBleStatus Add_BikeLocker_Service(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b088      	sub	sp, #32
 800140c:	af06      	add	r7, sp, #24
    tBleStatus ret;

    // 1.  Service
    ret = aci_gatt_add_serv(UUID_TYPE_128, bikelocker_service_uuid, PRIMARY_SERVICE, 20, &bikelocker_serv_handle);
 800140e:	4b34      	ldr	r3, [pc, #208]	@ (80014e0 <Add_BikeLocker_Service+0xd8>)
 8001410:	9300      	str	r3, [sp, #0]
 8001412:	2314      	movs	r3, #20
 8001414:	2201      	movs	r2, #1
 8001416:	4933      	ldr	r1, [pc, #204]	@ (80014e4 <Add_BikeLocker_Service+0xdc>)
 8001418:	2002      	movs	r0, #2
 800141a:	f009 fbe9 	bl	800abf0 <aci_gatt_add_serv>
 800141e:	4603      	mov	r3, r0
 8001420:	71fb      	strb	r3, [r7, #7]
    if (ret != BLE_STATUS_SUCCESS) return BLE_STATUS_ERROR;
 8001422:	79fb      	ldrb	r3, [r7, #7]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <Add_BikeLocker_Service+0x24>
 8001428:	2347      	movs	r3, #71	@ 0x47
 800142a:	e054      	b.n	80014d6 <Add_BikeLocker_Service+0xce>

    // 2.  Lock Control (Write, Notify)
    ret = aci_gatt_add_char(bikelocker_serv_handle, UUID_TYPE_128, lock_char_uuid, 1,
 800142c:	4b2c      	ldr	r3, [pc, #176]	@ (80014e0 <Add_BikeLocker_Service+0xd8>)
 800142e:	8818      	ldrh	r0, [r3, #0]
 8001430:	4b2d      	ldr	r3, [pc, #180]	@ (80014e8 <Add_BikeLocker_Service+0xe0>)
 8001432:	9305      	str	r3, [sp, #20]
 8001434:	2301      	movs	r3, #1
 8001436:	9304      	str	r3, [sp, #16]
 8001438:	2310      	movs	r3, #16
 800143a:	9303      	str	r3, [sp, #12]
 800143c:	2301      	movs	r3, #1
 800143e:	9302      	str	r3, [sp, #8]
 8001440:	2300      	movs	r3, #0
 8001442:	9301      	str	r3, [sp, #4]
 8001444:	2318      	movs	r3, #24
 8001446:	9300      	str	r3, [sp, #0]
 8001448:	2301      	movs	r3, #1
 800144a:	4a28      	ldr	r2, [pc, #160]	@ (80014ec <Add_BikeLocker_Service+0xe4>)
 800144c:	2102      	movs	r1, #2
 800144e:	f009 fc58 	bl	800ad02 <aci_gatt_add_char>
 8001452:	4603      	mov	r3, r0
 8001454:	71fb      	strb	r3, [r7, #7]
                            ATTR_PERMISSION_NONE,
                            GATT_NOTIFY_ATTRIBUTE_WRITE,
                            16, 1, &lock_char_handle);

    // 3.  Abnormal History (Notify)
    ret = aci_gatt_add_char(bikelocker_serv_handle, UUID_TYPE_128, history_char_uuid, 4,
 8001456:	4b22      	ldr	r3, [pc, #136]	@ (80014e0 <Add_BikeLocker_Service+0xd8>)
 8001458:	8818      	ldrh	r0, [r3, #0]
 800145a:	4b25      	ldr	r3, [pc, #148]	@ (80014f0 <Add_BikeLocker_Service+0xe8>)
 800145c:	9305      	str	r3, [sp, #20]
 800145e:	2301      	movs	r3, #1
 8001460:	9304      	str	r3, [sp, #16]
 8001462:	2310      	movs	r3, #16
 8001464:	9303      	str	r3, [sp, #12]
 8001466:	2300      	movs	r3, #0
 8001468:	9302      	str	r3, [sp, #8]
 800146a:	2300      	movs	r3, #0
 800146c:	9301      	str	r3, [sp, #4]
 800146e:	2310      	movs	r3, #16
 8001470:	9300      	str	r3, [sp, #0]
 8001472:	2304      	movs	r3, #4
 8001474:	4a1f      	ldr	r2, [pc, #124]	@ (80014f4 <Add_BikeLocker_Service+0xec>)
 8001476:	2102      	movs	r1, #2
 8001478:	f009 fc43 	bl	800ad02 <aci_gatt_add_char>
 800147c:	4603      	mov	r3, r0
 800147e:	71fb      	strb	r3, [r7, #7]
                            CHAR_PROP_NOTIFY, ATTR_PERMISSION_NONE, GATT_DONT_NOTIFY_EVENTS,
                            16, 1, &history_char_handle);

    // 4.  Speed (Notify)
    ret = aci_gatt_add_char(bikelocker_serv_handle, UUID_TYPE_128, speed_char_uuid, 2,
 8001480:	4b17      	ldr	r3, [pc, #92]	@ (80014e0 <Add_BikeLocker_Service+0xd8>)
 8001482:	8818      	ldrh	r0, [r3, #0]
 8001484:	4b1c      	ldr	r3, [pc, #112]	@ (80014f8 <Add_BikeLocker_Service+0xf0>)
 8001486:	9305      	str	r3, [sp, #20]
 8001488:	2301      	movs	r3, #1
 800148a:	9304      	str	r3, [sp, #16]
 800148c:	2310      	movs	r3, #16
 800148e:	9303      	str	r3, [sp, #12]
 8001490:	2300      	movs	r3, #0
 8001492:	9302      	str	r3, [sp, #8]
 8001494:	2300      	movs	r3, #0
 8001496:	9301      	str	r3, [sp, #4]
 8001498:	2310      	movs	r3, #16
 800149a:	9300      	str	r3, [sp, #0]
 800149c:	2302      	movs	r3, #2
 800149e:	4a17      	ldr	r2, [pc, #92]	@ (80014fc <Add_BikeLocker_Service+0xf4>)
 80014a0:	2102      	movs	r1, #2
 80014a2:	f009 fc2e 	bl	800ad02 <aci_gatt_add_char>
 80014a6:	4603      	mov	r3, r0
 80014a8:	71fb      	strb	r3, [r7, #7]
                            CHAR_PROP_NOTIFY, ATTR_PERMISSION_NONE, GATT_DONT_NOTIFY_EVENTS,
                            16, 1, &speed_char_handle);
    PRINTF("Add Speed Char: 0x%02x, Handle: %d\n", ret, speed_char_handle);
    // 5.  Calorie (Notify)
    ret = aci_gatt_add_char(bikelocker_serv_handle, UUID_TYPE_128, calorie_char_uuid, 2,
 80014aa:	4b0d      	ldr	r3, [pc, #52]	@ (80014e0 <Add_BikeLocker_Service+0xd8>)
 80014ac:	8818      	ldrh	r0, [r3, #0]
 80014ae:	4b14      	ldr	r3, [pc, #80]	@ (8001500 <Add_BikeLocker_Service+0xf8>)
 80014b0:	9305      	str	r3, [sp, #20]
 80014b2:	2301      	movs	r3, #1
 80014b4:	9304      	str	r3, [sp, #16]
 80014b6:	2310      	movs	r3, #16
 80014b8:	9303      	str	r3, [sp, #12]
 80014ba:	2300      	movs	r3, #0
 80014bc:	9302      	str	r3, [sp, #8]
 80014be:	2300      	movs	r3, #0
 80014c0:	9301      	str	r3, [sp, #4]
 80014c2:	2310      	movs	r3, #16
 80014c4:	9300      	str	r3, [sp, #0]
 80014c6:	2302      	movs	r3, #2
 80014c8:	4a0e      	ldr	r2, [pc, #56]	@ (8001504 <Add_BikeLocker_Service+0xfc>)
 80014ca:	2102      	movs	r1, #2
 80014cc:	f009 fc19 	bl	800ad02 <aci_gatt_add_char>
 80014d0:	4603      	mov	r3, r0
 80014d2:	71fb      	strb	r3, [r7, #7]
                            CHAR_PROP_NOTIFY, ATTR_PERMISSION_NONE, GATT_DONT_NOTIFY_EVENTS,
                            16, 1, &calorie_char_handle);
    PRINTF("Add Calorie Char: 0x%02x, Handle: %d\n", ret, calorie_char_handle);
    return BLE_STATUS_SUCCESS;
 80014d4:	2300      	movs	r3, #0
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	3708      	adds	r7, #8
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	20000240 	.word	0x20000240
 80014e4:	080118b0 	.word	0x080118b0
 80014e8:	20000242 	.word	0x20000242
 80014ec:	080118c0 	.word	0x080118c0
 80014f0:	20000244 	.word	0x20000244
 80014f4:	080118d0 	.word	0x080118d0
 80014f8:	20000246 	.word	0x20000246
 80014fc:	080118e0 	.word	0x080118e0
 8001500:	20000248 	.word	0x20000248
 8001504:	080118f0 	.word	0x080118f0

08001508 <Acc_Update>:
 * @brief  Update acceleration characteristic value
 * @param  AxesRaw_t structure containing acceleration value in mg.
 * @retval tBleStatus Status
 */
tBleStatus Acc_Update(AxesRaw_t *x_axes, AxesRaw_t *g_axes, AxesRaw_t *m_axes)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b08c      	sub	sp, #48	@ 0x30
 800150c:	af02      	add	r7, sp, #8
 800150e:	60f8      	str	r0, [r7, #12]
 8001510:	60b9      	str	r1, [r7, #8]
 8001512:	607a      	str	r2, [r7, #4]
  uint8_t buff[2+2*3*3];
  tBleStatus ret;

  HOST_TO_LE_16(buff,(HAL_GetTick()>>3));
 8001514:	f002 fea8 	bl	8004268 <HAL_GetTick>
 8001518:	4603      	mov	r3, r0
 800151a:	08db      	lsrs	r3, r3, #3
 800151c:	b2db      	uxtb	r3, r3
 800151e:	743b      	strb	r3, [r7, #16]
 8001520:	f002 fea2 	bl	8004268 <HAL_GetTick>
 8001524:	4603      	mov	r3, r0
 8001526:	0adb      	lsrs	r3, r3, #11
 8001528:	b2db      	uxtb	r3, r3
 800152a:	747b      	strb	r3, [r7, #17]

  HOST_TO_LE_16(buff+2,-x_axes->AXIS_Y);
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	b2db      	uxtb	r3, r3
 8001532:	425b      	negs	r3, r3
 8001534:	b2db      	uxtb	r3, r3
 8001536:	74bb      	strb	r3, [r7, #18]
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	425b      	negs	r3, r3
 800153e:	121b      	asrs	r3, r3, #8
 8001540:	b2db      	uxtb	r3, r3
 8001542:	74fb      	strb	r3, [r7, #19]
  HOST_TO_LE_16(buff+4, x_axes->AXIS_X);
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	b2db      	uxtb	r3, r3
 800154a:	753b      	strb	r3, [r7, #20]
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	121b      	asrs	r3, r3, #8
 8001552:	b2db      	uxtb	r3, r3
 8001554:	757b      	strb	r3, [r7, #21]
  HOST_TO_LE_16(buff+6,-x_axes->AXIS_Z);
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	b2db      	uxtb	r3, r3
 800155c:	425b      	negs	r3, r3
 800155e:	b2db      	uxtb	r3, r3
 8001560:	75bb      	strb	r3, [r7, #22]
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	425b      	negs	r3, r3
 8001568:	121b      	asrs	r3, r3, #8
 800156a:	b2db      	uxtb	r3, r3
 800156c:	75fb      	strb	r3, [r7, #23]

  HOST_TO_LE_16(buff+8,g_axes->AXIS_Y);
 800156e:	68bb      	ldr	r3, [r7, #8]
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	b2db      	uxtb	r3, r3
 8001574:	763b      	strb	r3, [r7, #24]
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	121b      	asrs	r3, r3, #8
 800157c:	b2db      	uxtb	r3, r3
 800157e:	767b      	strb	r3, [r7, #25]
  HOST_TO_LE_16(buff+10,g_axes->AXIS_X);
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	b2db      	uxtb	r3, r3
 8001586:	76bb      	strb	r3, [r7, #26]
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	121b      	asrs	r3, r3, #8
 800158e:	b2db      	uxtb	r3, r3
 8001590:	76fb      	strb	r3, [r7, #27]
  HOST_TO_LE_16(buff+12,g_axes->AXIS_Z);
 8001592:	68bb      	ldr	r3, [r7, #8]
 8001594:	689b      	ldr	r3, [r3, #8]
 8001596:	b2db      	uxtb	r3, r3
 8001598:	773b      	strb	r3, [r7, #28]
 800159a:	68bb      	ldr	r3, [r7, #8]
 800159c:	689b      	ldr	r3, [r3, #8]
 800159e:	121b      	asrs	r3, r3, #8
 80015a0:	b2db      	uxtb	r3, r3
 80015a2:	777b      	strb	r3, [r7, #29]

  HOST_TO_LE_16(buff+14,m_axes->AXIS_Y);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	77bb      	strb	r3, [r7, #30]
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	121b      	asrs	r3, r3, #8
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	77fb      	strb	r3, [r7, #31]
  HOST_TO_LE_16(buff+16,m_axes->AXIS_X);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	f887 3020 	strb.w	r3, [r7, #32]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	121b      	asrs	r3, r3, #8
 80015c6:	b2db      	uxtb	r3, r3
 80015c8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  HOST_TO_LE_16(buff+18,m_axes->AXIS_Z);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	689b      	ldr	r3, [r3, #8]
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	121b      	asrs	r3, r3, #8
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  ret = aci_gatt_update_char_value(HWServW2STHandle, AccGyroMagCharHandle,
 80015e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001614 <Acc_Update+0x10c>)
 80015e4:	8818      	ldrh	r0, [r3, #0]
 80015e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001618 <Acc_Update+0x110>)
 80015e8:	8819      	ldrh	r1, [r3, #0]
 80015ea:	f107 0310 	add.w	r3, r7, #16
 80015ee:	9300      	str	r3, [sp, #0]
 80015f0:	2314      	movs	r3, #20
 80015f2:	2200      	movs	r2, #0
 80015f4:	f009 fc50 	bl	800ae98 <aci_gatt_update_char_value>
 80015f8:	4603      	mov	r3, r0
 80015fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				   0, 2+2*3*3, buff);
  if (ret != BLE_STATUS_SUCCESS){
 80015fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <Acc_Update+0x102>
    PRINTF("Error while updating Acceleration characteristic: 0x%02X\n",ret) ;
    return BLE_STATUS_ERROR ;
 8001606:	2347      	movs	r3, #71	@ 0x47
 8001608:	e000      	b.n	800160c <Acc_Update+0x104>
  }

  return BLE_STATUS_SUCCESS;
 800160a:	2300      	movs	r3, #0
}
 800160c:	4618      	mov	r0, r3
 800160e:	3728      	adds	r7, #40	@ 0x28
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	20000250 	.word	0x20000250
 8001618:	20000254 	.word	0x20000254

0800161c <Read_Request_CB>:
* Description    : Update the sensor values.
* Input          : Handle of the characteristic to update.
* Return         : None.
*******************************************************************************/
void Read_Request_CB(uint16_t handle)
{
 800161c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001620:	b08e      	sub	sp, #56	@ 0x38
 8001622:	af00      	add	r7, sp, #0
 8001624:	4603      	mov	r3, r0
 8001626:	84fb      	strh	r3, [r7, #38]	@ 0x26
  tBleStatus ret;

  if(handle == AccGyroMagCharHandle + 1)
 8001628:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800162a:	4b57      	ldr	r3, [pc, #348]	@ (8001788 <Read_Request_CB+0x16c>)
 800162c:	881b      	ldrh	r3, [r3, #0]
 800162e:	3301      	adds	r3, #1
 8001630:	429a      	cmp	r2, r3
 8001632:	d105      	bne.n	8001640 <Read_Request_CB+0x24>
  {
    Acc_Update(&x_axes, &g_axes, &m_axes);
 8001634:	4a55      	ldr	r2, [pc, #340]	@ (800178c <Read_Request_CB+0x170>)
 8001636:	4956      	ldr	r1, [pc, #344]	@ (8001790 <Read_Request_CB+0x174>)
 8001638:	4856      	ldr	r0, [pc, #344]	@ (8001794 <Read_Request_CB+0x178>)
 800163a:	f7ff ff65 	bl	8001508 <Acc_Update>
 800163e:	e091      	b.n	8001764 <Read_Request_CB+0x148>
  }
  else if (handle == EnvironmentalCharHandle + 1)
 8001640:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001642:	4b55      	ldr	r3, [pc, #340]	@ (8001798 <Read_Request_CB+0x17c>)
 8001644:	881b      	ldrh	r3, [r3, #0]
 8001646:	3301      	adds	r3, #1
 8001648:	429a      	cmp	r2, r3
 800164a:	f040 808b 	bne.w	8001764 <Read_Request_CB+0x148>
  {
    float data_t, data_p;
    data_t = 27.0 + ((uint64_t)rand()*5)/RAND_MAX; //T sensor emulation
 800164e:	f00b fc79 	bl	800cf44 <rand>
 8001652:	4603      	mov	r3, r0
 8001654:	17da      	asrs	r2, r3, #31
 8001656:	61bb      	str	r3, [r7, #24]
 8001658:	61fa      	str	r2, [r7, #28]
 800165a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800165e:	f04f 0000 	mov.w	r0, #0
 8001662:	f04f 0100 	mov.w	r1, #0
 8001666:	0099      	lsls	r1, r3, #2
 8001668:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 800166c:	0090      	lsls	r0, r2, #2
 800166e:	4602      	mov	r2, r0
 8001670:	460b      	mov	r3, r1
 8001672:	69b9      	ldr	r1, [r7, #24]
 8001674:	1851      	adds	r1, r2, r1
 8001676:	6139      	str	r1, [r7, #16]
 8001678:	69f9      	ldr	r1, [r7, #28]
 800167a:	eb43 0101 	adc.w	r1, r3, r1
 800167e:	6179      	str	r1, [r7, #20]
 8001680:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001684:	f04f 0300 	mov.w	r3, #0
 8001688:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800168c:	f7ff fafc 	bl	8000c88 <__aeabi_uldivmod>
 8001690:	4602      	mov	r2, r0
 8001692:	460b      	mov	r3, r1
 8001694:	4610      	mov	r0, r2
 8001696:	4619      	mov	r1, r3
 8001698:	f7fe ff78 	bl	800058c <__aeabi_ul2d>
 800169c:	f04f 0200 	mov.w	r2, #0
 80016a0:	4b3e      	ldr	r3, [pc, #248]	@ (800179c <Read_Request_CB+0x180>)
 80016a2:	f7fe fdf3 	bl	800028c <__adddf3>
 80016a6:	4602      	mov	r2, r0
 80016a8:	460b      	mov	r3, r1
 80016aa:	4610      	mov	r0, r2
 80016ac:	4619      	mov	r1, r3
 80016ae:	f7ff fa9b 	bl	8000be8 <__aeabi_d2f>
 80016b2:	4603      	mov	r3, r0
 80016b4:	637b      	str	r3, [r7, #52]	@ 0x34
    data_p = 1000.0 + ((uint64_t)rand()*100)/RAND_MAX; //P sensor emulation
 80016b6:	f00b fc45 	bl	800cf44 <rand>
 80016ba:	4603      	mov	r3, r0
 80016bc:	17da      	asrs	r2, r3, #31
 80016be:	4698      	mov	r8, r3
 80016c0:	4691      	mov	r9, r2
 80016c2:	4642      	mov	r2, r8
 80016c4:	464b      	mov	r3, r9
 80016c6:	1891      	adds	r1, r2, r2
 80016c8:	6039      	str	r1, [r7, #0]
 80016ca:	415b      	adcs	r3, r3
 80016cc:	607b      	str	r3, [r7, #4]
 80016ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 80016d2:	eb12 0408 	adds.w	r4, r2, r8
 80016d6:	eb43 0509 	adc.w	r5, r3, r9
 80016da:	f04f 0200 	mov.w	r2, #0
 80016de:	f04f 0300 	mov.w	r3, #0
 80016e2:	016b      	lsls	r3, r5, #5
 80016e4:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 80016e8:	0162      	lsls	r2, r4, #5
 80016ea:	eb14 0a02 	adds.w	sl, r4, r2
 80016ee:	eb45 0b03 	adc.w	fp, r5, r3
 80016f2:	eb1a 0308 	adds.w	r3, sl, r8
 80016f6:	60bb      	str	r3, [r7, #8]
 80016f8:	eb4b 0309 	adc.w	r3, fp, r9
 80016fc:	60fb      	str	r3, [r7, #12]
 80016fe:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001702:	f04f 0300 	mov.w	r3, #0
 8001706:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800170a:	f7ff fabd 	bl	8000c88 <__aeabi_uldivmod>
 800170e:	4602      	mov	r2, r0
 8001710:	460b      	mov	r3, r1
 8001712:	4610      	mov	r0, r2
 8001714:	4619      	mov	r1, r3
 8001716:	f7fe ff39 	bl	800058c <__aeabi_ul2d>
 800171a:	f04f 0200 	mov.w	r2, #0
 800171e:	4b20      	ldr	r3, [pc, #128]	@ (80017a0 <Read_Request_CB+0x184>)
 8001720:	f7fe fdb4 	bl	800028c <__adddf3>
 8001724:	4602      	mov	r2, r0
 8001726:	460b      	mov	r3, r1
 8001728:	4610      	mov	r0, r2
 800172a:	4619      	mov	r1, r3
 800172c:	f7ff fa5c 	bl	8000be8 <__aeabi_d2f>
 8001730:	4603      	mov	r3, r0
 8001732:	633b      	str	r3, [r7, #48]	@ 0x30
    BlueMS_Environmental_Update((int32_t)(data_p *100), (int16_t)(data_t * 10));
 8001734:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001738:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80017a4 <Read_Request_CB+0x188>
 800173c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001740:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001744:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001748:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800174c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001750:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001754:	ee17 3a90 	vmov	r3, s15
 8001758:	b21b      	sxth	r3, r3
 800175a:	4619      	mov	r1, r3
 800175c:	ee16 0a90 	vmov	r0, s13
 8001760:	f000 f824 	bl	80017ac <BlueMS_Environmental_Update>
  }

  if(connection_handle !=0)
 8001764:	4b10      	ldr	r3, [pc, #64]	@ (80017a8 <Read_Request_CB+0x18c>)
 8001766:	881b      	ldrh	r3, [r3, #0]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d007      	beq.n	800177c <Read_Request_CB+0x160>
  {
    ret = aci_gatt_allow_read(connection_handle);
 800176c:	4b0e      	ldr	r3, [pc, #56]	@ (80017a8 <Read_Request_CB+0x18c>)
 800176e:	881b      	ldrh	r3, [r3, #0]
 8001770:	4618      	mov	r0, r3
 8001772:	f009 fc21 	bl	800afb8 <aci_gatt_allow_read>
 8001776:	4603      	mov	r3, r0
 8001778:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (ret != BLE_STATUS_SUCCESS)
    {
      PRINTF("aci_gatt_allow_read() failed: 0x%02x\r\n", ret);
    }
  }
}
 800177c:	bf00      	nop
 800177e:	3738      	adds	r7, #56	@ 0x38
 8001780:	46bd      	mov	sp, r7
 8001782:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001786:	bf00      	nop
 8001788:	20000254 	.word	0x20000254
 800178c:	20000278 	.word	0x20000278
 8001790:	2000026c 	.word	0x2000026c
 8001794:	20000260 	.word	0x20000260
 8001798:	20000252 	.word	0x20000252
 800179c:	403b0000 	.word	0x403b0000
 80017a0:	408f4000 	.word	0x408f4000
 80017a4:	42c80000 	.word	0x42c80000
 80017a8:	20000256 	.word	0x20000256

080017ac <BlueMS_Environmental_Update>:

tBleStatus BlueMS_Environmental_Update(int32_t press, int16_t temp)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b088      	sub	sp, #32
 80017b0:	af02      	add	r7, sp, #8
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	460b      	mov	r3, r1
 80017b6:	807b      	strh	r3, [r7, #2]
  tBleStatus ret;
  uint8_t buff[8];
  HOST_TO_LE_16(buff, HAL_GetTick()>>3);
 80017b8:	f002 fd56 	bl	8004268 <HAL_GetTick>
 80017bc:	4603      	mov	r3, r0
 80017be:	08db      	lsrs	r3, r3, #3
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	733b      	strb	r3, [r7, #12]
 80017c4:	f002 fd50 	bl	8004268 <HAL_GetTick>
 80017c8:	4603      	mov	r3, r0
 80017ca:	0adb      	lsrs	r3, r3, #11
 80017cc:	b2db      	uxtb	r3, r3
 80017ce:	737b      	strb	r3, [r7, #13]

  HOST_TO_LE_32(buff+2,press);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	73bb      	strb	r3, [r7, #14]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	121b      	asrs	r3, r3, #8
 80017da:	b2db      	uxtb	r3, r3
 80017dc:	73fb      	strb	r3, [r7, #15]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	141b      	asrs	r3, r3, #16
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	743b      	strb	r3, [r7, #16]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	161b      	asrs	r3, r3, #24
 80017ea:	b2db      	uxtb	r3, r3
 80017ec:	747b      	strb	r3, [r7, #17]
  HOST_TO_LE_16(buff+6,temp);
 80017ee:	887b      	ldrh	r3, [r7, #2]
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	74bb      	strb	r3, [r7, #18]
 80017f4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80017f8:	121b      	asrs	r3, r3, #8
 80017fa:	b21b      	sxth	r3, r3
 80017fc:	b2db      	uxtb	r3, r3
 80017fe:	74fb      	strb	r3, [r7, #19]

  ret = aci_gatt_update_char_value(HWServW2STHandle, EnvironmentalCharHandle,
 8001800:	4b0b      	ldr	r3, [pc, #44]	@ (8001830 <BlueMS_Environmental_Update+0x84>)
 8001802:	8818      	ldrh	r0, [r3, #0]
 8001804:	4b0b      	ldr	r3, [pc, #44]	@ (8001834 <BlueMS_Environmental_Update+0x88>)
 8001806:	8819      	ldrh	r1, [r3, #0]
 8001808:	f107 030c 	add.w	r3, r7, #12
 800180c:	9300      	str	r3, [sp, #0]
 800180e:	2308      	movs	r3, #8
 8001810:	2200      	movs	r2, #0
 8001812:	f009 fb41 	bl	800ae98 <aci_gatt_update_char_value>
 8001816:	4603      	mov	r3, r0
 8001818:	75fb      	strb	r3, [r7, #23]
                                   0, 8, buff);

  if (ret != BLE_STATUS_SUCCESS){
 800181a:	7dfb      	ldrb	r3, [r7, #23]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <BlueMS_Environmental_Update+0x78>
    PRINTF("Error while updating TEMP characteristic: 0x%04X\n",ret) ;
    return BLE_STATUS_ERROR ;
 8001820:	2347      	movs	r3, #71	@ 0x47
 8001822:	e000      	b.n	8001826 <BlueMS_Environmental_Update+0x7a>
  }

  return BLE_STATUS_SUCCESS;
 8001824:	2300      	movs	r3, #0
}
 8001826:	4618      	mov	r0, r3
 8001828:	3718      	adds	r7, #24
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	20000250 	.word	0x20000250
 8001834:	20000252 	.word	0x20000252

08001838 <Set_DeviceConnectable>:
 * Input          : None.
 * Output         : None.
 * Return         : None.
 *******************************************************************************/
void Set_DeviceConnectable(void)
{
 8001838:	b5b0      	push	{r4, r5, r7, lr}
 800183a:	b092      	sub	sp, #72	@ 0x48
 800183c:	af08      	add	r7, sp, #32
  uint8_t ret;
  const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME, 'B','i','k','e','L','o','c','k','e','r'};
 800183e:	4a1f      	ldr	r2, [pc, #124]	@ (80018bc <Set_DeviceConnectable+0x84>)
 8001840:	f107 031c 	add.w	r3, r7, #28
 8001844:	ca07      	ldmia	r2, {r0, r1, r2}
 8001846:	c303      	stmia	r3!, {r0, r1}
 8001848:	801a      	strh	r2, [r3, #0]
 800184a:	3302      	adds	r3, #2
 800184c:	0c12      	lsrs	r2, r2, #16
 800184e:	701a      	strb	r2, [r3, #0]

  uint8_t manuf_data[26] = {
 8001850:	4b1b      	ldr	r3, [pc, #108]	@ (80018c0 <Set_DeviceConnectable+0x88>)
 8001852:	463c      	mov	r4, r7
 8001854:	461d      	mov	r5, r3
 8001856:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001858:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800185a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800185e:	c403      	stmia	r4!, {r0, r1}
 8001860:	8022      	strh	r2, [r4, #0]
        2,0x0A,0x00, /* 0 dBm */
        11,0x09,'B','i','k','e','L','o','c','k','e','r',
        0,0,0,0,0,0,0,0,0,0,0 /*  26 */
      };

  manuf_data[18] |= 0x01; /* Sensor Fusion */
 8001862:	7cbb      	ldrb	r3, [r7, #18]
 8001864:	f043 0301 	orr.w	r3, r3, #1
 8001868:	b2db      	uxtb	r3, r3
 800186a:	74bb      	strb	r3, [r7, #18]

  hci_le_set_scan_resp_data(0, NULL);
 800186c:	2100      	movs	r1, #0
 800186e:	2000      	movs	r0, #0
 8001870:	f009 fd03 	bl	800b27a <hci_le_set_scan_resp_data>

  PRINTF("Set General Discoverable Mode.\n");

  ret = aci_gap_set_discoverable(ADV_DATA_TYPE,
 8001874:	2300      	movs	r3, #0
 8001876:	9306      	str	r3, [sp, #24]
 8001878:	2300      	movs	r3, #0
 800187a:	9305      	str	r3, [sp, #20]
 800187c:	2300      	movs	r3, #0
 800187e:	9304      	str	r3, [sp, #16]
 8001880:	2300      	movs	r3, #0
 8001882:	9303      	str	r3, [sp, #12]
 8001884:	f107 031c 	add.w	r3, r7, #28
 8001888:	9302      	str	r3, [sp, #8]
 800188a:	230b      	movs	r3, #11
 800188c:	9301      	str	r3, [sp, #4]
 800188e:	2300      	movs	r3, #0
 8001890:	9300      	str	r3, [sp, #0]
 8001892:	2301      	movs	r3, #1
 8001894:	f44f 62f0 	mov.w	r2, #1920	@ 0x780
 8001898:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 800189c:	2000      	movs	r0, #0
 800189e:	f008 fff2 	bl	800a886 <aci_gap_set_discoverable>
 80018a2:	4603      	mov	r3, r0
 80018a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                  (ADV_INTERVAL_MIN_MS*1000)/625,(ADV_INTERVAL_MAX_MS*1000)/625,
                                   STATIC_RANDOM_ADDR, NO_WHITE_LIST_USE,
                                   sizeof(local_name), local_name, 0, NULL, 0, 0);

  aci_gap_update_adv_data(26, manuf_data);
 80018a8:	463b      	mov	r3, r7
 80018aa:	4619      	mov	r1, r3
 80018ac:	201a      	movs	r0, #26
 80018ae:	f009 f92b 	bl	800ab08 <aci_gap_update_adv_data>
  {
    PRINTF("aci_gap_set_discoverable() failed: 0x%02x\r\n", ret);
  }
  else
    PRINTF("aci_gap_set_discoverable() --> SUCCESS\r\n");
}
 80018b2:	bf00      	nop
 80018b4:	3728      	adds	r7, #40	@ 0x28
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bdb0      	pop	{r4, r5, r7, pc}
 80018ba:	bf00      	nop
 80018bc:	08011718 	.word	0x08011718
 80018c0:	08011724 	.word	0x08011724

080018c4 <user_notify>:
 *         parsed.
 * @param  void* Pointer to the ACI packet
 * @retval None
 */
void user_notify(void * pData)
{
 80018c4:	b590      	push	{r4, r7, lr}
 80018c6:	b08d      	sub	sp, #52	@ 0x34
 80018c8:	af02      	add	r7, sp, #8
 80018ca:	6078      	str	r0, [r7, #4]
  hci_uart_pckt *hci_pckt = pData;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	627b      	str	r3, [r7, #36]	@ 0x24
  /* obtain event packet */
  hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 80018d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d2:	3301      	adds	r3, #1
 80018d4:	623b      	str	r3, [r7, #32]

  if(hci_pckt->type != HCI_EVENT_PKT)
 80018d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	2b04      	cmp	r3, #4
 80018dc:	d153      	bne.n	8001986 <user_notify+0xc2>
    return;

  switch(event_pckt->evt){
 80018de:	6a3b      	ldr	r3, [r7, #32]
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	2bff      	cmp	r3, #255	@ 0xff
 80018e4:	d01f      	beq.n	8001926 <user_notify+0x62>
 80018e6:	2bff      	cmp	r3, #255	@ 0xff
 80018e8:	dc52      	bgt.n	8001990 <user_notify+0xcc>
 80018ea:	2b05      	cmp	r3, #5
 80018ec:	d002      	beq.n	80018f4 <user_notify+0x30>
 80018ee:	2b3e      	cmp	r3, #62	@ 0x3e
 80018f0:	d003      	beq.n	80018fa <user_notify+0x36>
 80018f2:	e04d      	b.n	8001990 <user_notify+0xcc>

  case EVT_DISCONN_COMPLETE:
    {
      GAP_DisconnectionComplete_CB();
 80018f4:	f000 f850 	bl	8001998 <GAP_DisconnectionComplete_CB>
    }
    break;
 80018f8:	e04a      	b.n	8001990 <user_notify+0xcc>

  case EVT_LE_META_EVENT:
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 80018fa:	6a3b      	ldr	r3, [r7, #32]
 80018fc:	3302      	adds	r3, #2
 80018fe:	613b      	str	r3, [r7, #16]

      switch(evt->subevent){
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	2b01      	cmp	r3, #1
 8001906:	d140      	bne.n	800198a <user_notify+0xc6>
      case EVT_LE_CONN_COMPLETE:
        {
          evt_le_connection_complete *cc = (void *)evt->data;
 8001908:	693b      	ldr	r3, [r7, #16]
 800190a:	3301      	adds	r3, #1
 800190c:	60fb      	str	r3, [r7, #12]
          GAP_ConnectionComplete_CB(cc->peer_bdaddr, cc->handle);
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	1d5a      	adds	r2, r3, #5
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8001918:	b29b      	uxth	r3, r3
 800191a:	4619      	mov	r1, r3
 800191c:	4610      	mov	r0, r2
 800191e:	f000 f851 	bl	80019c4 <GAP_ConnectionComplete_CB>
        }
        break;
 8001922:	bf00      	nop
      }
    }
    break;
 8001924:	e031      	b.n	800198a <user_notify+0xc6>

  case EVT_VENDOR:
    {
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 8001926:	6a3b      	ldr	r3, [r7, #32]
 8001928:	3302      	adds	r3, #2
 800192a:	61fb      	str	r3, [r7, #28]
      switch(blue_evt->ecode){
 800192c:	69fb      	ldr	r3, [r7, #28]
 800192e:	881b      	ldrh	r3, [r3, #0]
 8001930:	b29b      	uxth	r3, r3
 8001932:	f640 4201 	movw	r2, #3073	@ 0xc01
 8001936:	4293      	cmp	r3, r2
 8001938:	d00d      	beq.n	8001956 <user_notify+0x92>
 800193a:	f640 4214 	movw	r2, #3092	@ 0xc14
 800193e:	4293      	cmp	r3, r2
 8001940:	d125      	bne.n	800198e <user_notify+0xca>

      case EVT_BLUE_GATT_READ_PERMIT_REQ:
        {
          evt_gatt_read_permit_req *pr = (void*)blue_evt->data;
 8001942:	69fb      	ldr	r3, [r7, #28]
 8001944:	3302      	adds	r3, #2
 8001946:	61bb      	str	r3, [r7, #24]
          Read_Request_CB(pr->attr_handle);
 8001948:	69bb      	ldr	r3, [r7, #24]
 800194a:	885b      	ldrh	r3, [r3, #2]
 800194c:	b29b      	uxth	r3, r3
 800194e:	4618      	mov	r0, r3
 8001950:	f7ff fe64 	bl	800161c <Read_Request_CB>
        }
        break;
 8001954:	e016      	b.n	8001984 <user_notify+0xc0>

      // ========  () ========
      //  "" (Write) 
      case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED:
        {
          evt_gatt_attr_modified *evt = (evt_gatt_attr_modified*)blue_evt->data;
 8001956:	69fb      	ldr	r3, [r7, #28]
 8001958:	3302      	adds	r3, #2
 800195a:	617b      	str	r3, [r7, #20]
          //  app_bluenrg_ms.c 
          aci_gatt_attribute_modified_event(evt->conn_handle, evt->attr_handle, evt->offset, evt->data_length, evt->att_data);
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	881b      	ldrh	r3, [r3, #0]
 8001960:	b298      	uxth	r0, r3
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	885b      	ldrh	r3, [r3, #2]
 8001966:	b299      	uxth	r1, r3
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800196e:	b29a      	uxth	r2, r3
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	791b      	ldrb	r3, [r3, #4]
 8001974:	461c      	mov	r4, r3
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	3307      	adds	r3, #7
 800197a:	9300      	str	r3, [sp, #0]
 800197c:	4623      	mov	r3, r4
 800197e:	f7ff fb4f 	bl	8001020 <aci_gatt_attribute_modified_event>
        }
        break;
 8001982:	bf00      	nop
      // ========  () ========
      }
    }
    break;
 8001984:	e003      	b.n	800198e <user_notify+0xca>
    return;
 8001986:	bf00      	nop
 8001988:	e002      	b.n	8001990 <user_notify+0xcc>
    break;
 800198a:	bf00      	nop
 800198c:	e000      	b.n	8001990 <user_notify+0xcc>
    break;
 800198e:	bf00      	nop
  }
}
 8001990:	372c      	adds	r7, #44	@ 0x2c
 8001992:	46bd      	mov	sp, r7
 8001994:	bd90      	pop	{r4, r7, pc}
	...

08001998 <GAP_DisconnectionComplete_CB>:
 * @brief  This function is called when the peer device gets disconnected.
 * @param  None
 * @retval None
 */
void GAP_DisconnectionComplete_CB(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  connected = FALSE;
 800199c:	4b06      	ldr	r3, [pc, #24]	@ (80019b8 <GAP_DisconnectionComplete_CB+0x20>)
 800199e:	2200      	movs	r2, #0
 80019a0:	601a      	str	r2, [r3, #0]
  PRINTF("Disconnected\n");
  /* Make the device connectable again. */
  set_connectable = TRUE;
 80019a2:	4b06      	ldr	r3, [pc, #24]	@ (80019bc <GAP_DisconnectionComplete_CB+0x24>)
 80019a4:	2201      	movs	r2, #1
 80019a6:	701a      	strb	r2, [r3, #0]
  notification_enabled = FALSE;
 80019a8:	4b05      	ldr	r3, [pc, #20]	@ (80019c0 <GAP_DisconnectionComplete_CB+0x28>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	701a      	strb	r2, [r3, #0]
}
 80019ae:	bf00      	nop
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr
 80019b8:	2000025c 	.word	0x2000025c
 80019bc:	20000000 	.word	0x20000000
 80019c0:	20000258 	.word	0x20000258

080019c4 <GAP_ConnectionComplete_CB>:
 * @param  uint8_t Address of peer device
 * @param  uint16_t Connection handle
 * @retval None
 */
void GAP_ConnectionComplete_CB(uint8_t addr[6], uint16_t handle)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b085      	sub	sp, #20
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 80019cc:	460b      	mov	r3, r1
 80019ce:	807b      	strh	r3, [r7, #2]
  connected = TRUE;
 80019d0:	4b0a      	ldr	r3, [pc, #40]	@ (80019fc <GAP_ConnectionComplete_CB+0x38>)
 80019d2:	2201      	movs	r2, #1
 80019d4:	601a      	str	r2, [r3, #0]
  connection_handle = handle;
 80019d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001a00 <GAP_ConnectionComplete_CB+0x3c>)
 80019d8:	887b      	ldrh	r3, [r7, #2]
 80019da:	8013      	strh	r3, [r2, #0]

  PRINTF("Connected to device:");
  for(uint32_t i = 5; i > 0; i--){
 80019dc:	2305      	movs	r3, #5
 80019de:	60fb      	str	r3, [r7, #12]
 80019e0:	e002      	b.n	80019e8 <GAP_ConnectionComplete_CB+0x24>
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	3b01      	subs	r3, #1
 80019e6:	60fb      	str	r3, [r7, #12]
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d1f9      	bne.n	80019e2 <GAP_ConnectionComplete_CB+0x1e>
    PRINTF("%02X-", addr[i]);
  }
  PRINTF("%02X\n", addr[0]);
}
 80019ee:	bf00      	nop
 80019f0:	bf00      	nop
 80019f2:	3714      	adds	r7, #20
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr
 80019fc:	2000025c 	.word	0x2000025c
 8001a00:	20000256 	.word	0x20000256

08001a04 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b088      	sub	sp, #32
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a0c:	4b1f      	ldr	r3, [pc, #124]	@ (8001a8c <HCI_TL_SPI_Init+0x88>)
 8001a0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a10:	4a1e      	ldr	r2, [pc, #120]	@ (8001a8c <HCI_TL_SPI_Init+0x88>)
 8001a12:	f043 0301 	orr.w	r3, r3, #1
 8001a16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a18:	4b1c      	ldr	r3, [pc, #112]	@ (8001a8c <HCI_TL_SPI_Init+0x88>)
 8001a1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a1c:	f003 0301 	and.w	r3, r3, #1
 8001a20:	60bb      	str	r3, [r7, #8]
 8001a22:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 8001a24:	2340      	movs	r3, #64	@ 0x40
 8001a26:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a28:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001a2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 8001a32:	f107 030c 	add.w	r3, r7, #12
 8001a36:	4619      	mov	r1, r3
 8001a38:	4815      	ldr	r0, [pc, #84]	@ (8001a90 <HCI_TL_SPI_Init+0x8c>)
 8001a3a:	f003 f8b9 	bl	8004bb0 <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 8001a3e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a42:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a44:	2301      	movs	r3, #1
 8001a46:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 8001a50:	f107 030c 	add.w	r3, r7, #12
 8001a54:	4619      	mov	r1, r3
 8001a56:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a5a:	f003 f8a9 	bl	8004bb0 <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 8001a5e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a62:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a64:	2301      	movs	r3, #1
 8001a66:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 8001a70:	f107 030c 	add.w	r3, r7, #12
 8001a74:	4619      	mov	r1, r3
 8001a76:	4807      	ldr	r0, [pc, #28]	@ (8001a94 <HCI_TL_SPI_Init+0x90>)
 8001a78:	f003 f89a 	bl	8004bb0 <HAL_GPIO_Init>

  return BSP_SPI3_Init();
 8001a7c:	f002 f92c 	bl	8003cd8 <BSP_SPI3_Init>
 8001a80:	4603      	mov	r3, r0
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3720      	adds	r7, #32
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	40021000 	.word	0x40021000
 8001a90:	48001000 	.word	0x48001000
 8001a94:	48000c00 	.word	0x48000c00

08001a98 <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 8001a9c:	2140      	movs	r1, #64	@ 0x40
 8001a9e:	4808      	ldr	r0, [pc, #32]	@ (8001ac0 <HCI_TL_SPI_DeInit+0x28>)
 8001aa0:	f003 fa30 	bl	8004f04 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 8001aa4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001aa8:	4806      	ldr	r0, [pc, #24]	@ (8001ac4 <HCI_TL_SPI_DeInit+0x2c>)
 8001aaa:	f003 fa2b 	bl	8004f04 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 8001aae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ab2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ab6:	f003 fa25 	bl	8004f04 <HAL_GPIO_DeInit>
  return 0;
 8001aba:	2300      	movs	r3, #0
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	48001000 	.word	0x48001000
 8001ac4:	48000c00 	.word	0x48000c00

08001ac8 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001acc:	2201      	movs	r2, #1
 8001ace:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ad2:	480d      	ldr	r0, [pc, #52]	@ (8001b08 <HCI_TL_SPI_Reset+0x40>)
 8001ad4:	f003 fb22 	bl	800511c <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 8001ad8:	2200      	movs	r2, #0
 8001ada:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ade:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ae2:	f003 fb1b 	bl	800511c <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8001ae6:	2005      	movs	r0, #5
 8001ae8:	f002 fbca 	bl	8004280 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 8001aec:	2201      	movs	r2, #1
 8001aee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001af2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001af6:	f003 fb11 	bl	800511c <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8001afa:	2005      	movs	r0, #5
 8001afc:	f002 fbc0 	bl	8004280 <HAL_Delay>
  return 0;
 8001b00:	2300      	movs	r3, #0
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	48000c00 	.word	0x48000c00

08001b0c <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b088      	sub	sp, #32
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
 8001b14:	460b      	mov	r3, r1
 8001b16:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	777b      	strb	r3, [r7, #29]
  uint8_t char_ff = 0xff;
 8001b1c:	23ff      	movs	r3, #255	@ 0xff
 8001b1e:	773b      	strb	r3, [r7, #28]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8001b20:	230b      	movs	r3, #11
 8001b22:	617b      	str	r3, [r7, #20]
 8001b24:	2300      	movs	r3, #0
 8001b26:	763b      	strb	r3, [r7, #24]
  uint8_t header_slave[HEADER_SIZE];

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8001b28:	2200      	movs	r2, #0
 8001b2a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b2e:	4822      	ldr	r0, [pc, #136]	@ (8001bb8 <HCI_TL_SPI_Receive+0xac>)
 8001b30:	f003 faf4 	bl	800511c <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 8001b34:	f107 010c 	add.w	r1, r7, #12
 8001b38:	f107 0314 	add.w	r3, r7, #20
 8001b3c:	2205      	movs	r2, #5
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f002 f8fa 	bl	8003d38 <BSP_SPI3_SendRecv>

  if(header_slave[0] == 0x02)
 8001b44:	7b3b      	ldrb	r3, [r7, #12]
 8001b46:	2b02      	cmp	r3, #2
 8001b48:	d12a      	bne.n	8001ba0 <HCI_TL_SPI_Receive+0x94>
  {
    /* device is ready */
    byte_count = (header_slave[4] << 8)| header_slave[3];
 8001b4a:	7c3b      	ldrb	r3, [r7, #16]
 8001b4c:	b21b      	sxth	r3, r3
 8001b4e:	021b      	lsls	r3, r3, #8
 8001b50:	b21a      	sxth	r2, r3
 8001b52:	7bfb      	ldrb	r3, [r7, #15]
 8001b54:	b21b      	sxth	r3, r3
 8001b56:	4313      	orrs	r3, r2
 8001b58:	b21b      	sxth	r3, r3
 8001b5a:	83fb      	strh	r3, [r7, #30]

    if(byte_count > 0)
 8001b5c:	8bfb      	ldrh	r3, [r7, #30]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d01e      	beq.n	8001ba0 <HCI_TL_SPI_Receive+0x94>
    {
      /* avoid to read more data than the size of the buffer */
      if (byte_count > size){
 8001b62:	8bfa      	ldrh	r2, [r7, #30]
 8001b64:	887b      	ldrh	r3, [r7, #2]
 8001b66:	429a      	cmp	r2, r3
 8001b68:	d901      	bls.n	8001b6e <HCI_TL_SPI_Receive+0x62>
        byte_count = size;
 8001b6a:	887b      	ldrh	r3, [r7, #2]
 8001b6c:	83fb      	strh	r3, [r7, #30]
      }

      for(len = 0; len < byte_count; len++)
 8001b6e:	2300      	movs	r3, #0
 8001b70:	777b      	strb	r3, [r7, #29]
 8001b72:	e010      	b.n	8001b96 <HCI_TL_SPI_Receive+0x8a>
      {
        BSP_SPI3_SendRecv(&char_ff, (uint8_t*)&read_char, 1);
 8001b74:	f107 011b 	add.w	r1, r7, #27
 8001b78:	f107 031c 	add.w	r3, r7, #28
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f002 f8da 	bl	8003d38 <BSP_SPI3_SendRecv>
        buffer[len] = read_char;
 8001b84:	7f7b      	ldrb	r3, [r7, #29]
 8001b86:	687a      	ldr	r2, [r7, #4]
 8001b88:	4413      	add	r3, r2
 8001b8a:	7efa      	ldrb	r2, [r7, #27]
 8001b8c:	b2d2      	uxtb	r2, r2
 8001b8e:	701a      	strb	r2, [r3, #0]
      for(len = 0; len < byte_count; len++)
 8001b90:	7f7b      	ldrb	r3, [r7, #29]
 8001b92:	3301      	adds	r3, #1
 8001b94:	777b      	strb	r3, [r7, #29]
 8001b96:	7f7b      	ldrb	r3, [r7, #29]
 8001b98:	b29b      	uxth	r3, r3
 8001b9a:	8bfa      	ldrh	r2, [r7, #30]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d8e9      	bhi.n	8001b74 <HCI_TL_SPI_Receive+0x68>
      }
    }
  }
  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ba6:	4804      	ldr	r0, [pc, #16]	@ (8001bb8 <HCI_TL_SPI_Receive+0xac>)
 8001ba8:	f003 fab8 	bl	800511c <HAL_GPIO_WritePin>
    }
    PRINT_CSV("\n");
  }
#endif

  return len;
 8001bac:	7f7b      	ldrb	r3, [r7, #29]
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3720      	adds	r7, #32
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	48000c00 	.word	0x48000c00

08001bbc <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b088      	sub	sp, #32
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
 8001bc4:	460b      	mov	r3, r1
 8001bc6:	807b      	strh	r3, [r7, #2]
  int32_t result;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8001bc8:	230a      	movs	r3, #10
 8001bca:	613b      	str	r3, [r7, #16]
 8001bcc:	2300      	movs	r3, #0
 8001bce:	753b      	strb	r3, [r7, #20]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 8001bd0:	f002 fb4a 	bl	8004268 <HAL_GetTick>
 8001bd4:	61b8      	str	r0, [r7, #24]

  do
  {
    result = 0;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	61fb      	str	r3, [r7, #28]

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8001bda:	2200      	movs	r2, #0
 8001bdc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001be0:	481c      	ldr	r0, [pc, #112]	@ (8001c54 <HCI_TL_SPI_Send+0x98>)
 8001be2:	f003 fa9b 	bl	800511c <HAL_GPIO_WritePin>

    /* Read header */
    BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 8001be6:	f107 0108 	add.w	r1, r7, #8
 8001bea:	f107 0310 	add.w	r3, r7, #16
 8001bee:	2205      	movs	r2, #5
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f002 f8a1 	bl	8003d38 <BSP_SPI3_SendRecv>

    if(header_slave[0] == 0x02)
 8001bf6:	7a3b      	ldrb	r3, [r7, #8]
 8001bf8:	2b02      	cmp	r3, #2
 8001bfa:	d10f      	bne.n	8001c1c <HCI_TL_SPI_Send+0x60>
    {
      /* SPI is ready */
      if(header_slave[1] >= size)
 8001bfc:	7a7b      	ldrb	r3, [r7, #9]
 8001bfe:	461a      	mov	r2, r3
 8001c00:	887b      	ldrh	r3, [r7, #2]
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d806      	bhi.n	8001c14 <HCI_TL_SPI_Send+0x58>
      {
        BSP_SPI3_SendRecv(buffer, read_char_buf, size);
 8001c06:	887b      	ldrh	r3, [r7, #2]
 8001c08:	461a      	mov	r2, r3
 8001c0a:	4913      	ldr	r1, [pc, #76]	@ (8001c58 <HCI_TL_SPI_Send+0x9c>)
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f002 f893 	bl	8003d38 <BSP_SPI3_SendRecv>
 8001c12:	e006      	b.n	8001c22 <HCI_TL_SPI_Send+0x66>
      }
      else
      {
        /* Buffer is too small */
        result = -2;
 8001c14:	f06f 0301 	mvn.w	r3, #1
 8001c18:	61fb      	str	r3, [r7, #28]
 8001c1a:	e002      	b.n	8001c22 <HCI_TL_SPI_Send+0x66>
      }
    } else {
      /* SPI is not ready */
      result = -1;
 8001c1c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c20:	61fb      	str	r3, [r7, #28]
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001c22:	2201      	movs	r2, #1
 8001c24:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c28:	480a      	ldr	r0, [pc, #40]	@ (8001c54 <HCI_TL_SPI_Send+0x98>)
 8001c2a:	f003 fa77 	bl	800511c <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 8001c2e:	f002 fb1b 	bl	8004268 <HAL_GetTick>
 8001c32:	4602      	mov	r2, r0
 8001c34:	69bb      	ldr	r3, [r7, #24]
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	2b0f      	cmp	r3, #15
 8001c3a:	d903      	bls.n	8001c44 <HCI_TL_SPI_Send+0x88>
    {
      result = -3;
 8001c3c:	f06f 0302 	mvn.w	r3, #2
 8001c40:	61fb      	str	r3, [r7, #28]
      break;
 8001c42:	e002      	b.n	8001c4a <HCI_TL_SPI_Send+0x8e>
    }
  } while(result < 0);
 8001c44:	69fb      	ldr	r3, [r7, #28]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	dbc5      	blt.n	8001bd6 <HCI_TL_SPI_Send+0x1a>

  return result;
 8001c4a:	69fb      	ldr	r3, [r7, #28]
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	3720      	adds	r7, #32
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	48000c00 	.word	0x48000c00
 8001c58:	2000028c 	.word	0x2000028c

08001c5c <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8001c60:	2140      	movs	r1, #64	@ 0x40
 8001c62:	4805      	ldr	r0, [pc, #20]	@ (8001c78 <IsDataAvailable+0x1c>)
 8001c64:	f003 fa42 	bl	80050ec <HAL_GPIO_ReadPin>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	bf0c      	ite	eq
 8001c6e:	2301      	moveq	r3, #1
 8001c70:	2300      	movne	r3, #0
 8001c72:	b2db      	uxtb	r3, r3
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	48001000 	.word	0x48001000

08001c7c <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b088      	sub	sp, #32
 8001c80:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 8001c82:	4b12      	ldr	r3, [pc, #72]	@ (8001ccc <hci_tl_lowlevel_init+0x50>)
 8001c84:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 8001c86:	4b12      	ldr	r3, [pc, #72]	@ (8001cd0 <hci_tl_lowlevel_init+0x54>)
 8001c88:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 8001c8a:	4b12      	ldr	r3, [pc, #72]	@ (8001cd4 <hci_tl_lowlevel_init+0x58>)
 8001c8c:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 8001c8e:	4b12      	ldr	r3, [pc, #72]	@ (8001cd8 <hci_tl_lowlevel_init+0x5c>)
 8001c90:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 8001c92:	4b12      	ldr	r3, [pc, #72]	@ (8001cdc <hci_tl_lowlevel_init+0x60>)
 8001c94:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 8001c96:	4b12      	ldr	r3, [pc, #72]	@ (8001ce0 <hci_tl_lowlevel_init+0x64>)
 8001c98:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 8001c9a:	1d3b      	adds	r3, r7, #4
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f009 fc0b 	bl	800b4b8 <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti6, EXTI_LINE_6);
 8001ca2:	4910      	ldr	r1, [pc, #64]	@ (8001ce4 <hci_tl_lowlevel_init+0x68>)
 8001ca4:	4810      	ldr	r0, [pc, #64]	@ (8001ce8 <hci_tl_lowlevel_init+0x6c>)
 8001ca6:	f002 ff3e 	bl	8004b26 <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti6, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 8001caa:	4a10      	ldr	r2, [pc, #64]	@ (8001cec <hci_tl_lowlevel_init+0x70>)
 8001cac:	2100      	movs	r1, #0
 8001cae:	480e      	ldr	r0, [pc, #56]	@ (8001ce8 <hci_tl_lowlevel_init+0x6c>)
 8001cb0:	f002 ff1f 	bl	8004af2 <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	2100      	movs	r1, #0
 8001cb8:	2017      	movs	r0, #23
 8001cba:	f002 fbe0 	bl	800447e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001cbe:	2017      	movs	r0, #23
 8001cc0:	f002 fbf9 	bl	80044b6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 8001cc4:	bf00      	nop
 8001cc6:	3720      	adds	r7, #32
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	08001a05 	.word	0x08001a05
 8001cd0:	08001a99 	.word	0x08001a99
 8001cd4:	08001bbd 	.word	0x08001bbd
 8001cd8:	08001b0d 	.word	0x08001b0d
 8001cdc:	08001ac9 	.word	0x08001ac9
 8001ce0:	08003d79 	.word	0x08003d79
 8001ce4:	16000006 	.word	0x16000006
 8001ce8:	20000284 	.word	0x20000284
 8001cec:	08001cf1 	.word	0x08001cf1

08001cf0 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 8001cf4:	e005      	b.n	8001d02 <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 8001cf6:	2000      	movs	r0, #0
 8001cf8:	f009 fd42 	bl	800b780 <hci_notify_asynch_evt>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d105      	bne.n	8001d0e <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 8001d02:	f7ff ffab 	bl	8001c5c <IsDataAvailable>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d1f4      	bne.n	8001cf6 <hci_tl_lowlevel_isr+0x6>
 8001d0c:	e000      	b.n	8001d10 <hci_tl_lowlevel_isr+0x20>
    {
      return;
 8001d0e:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 8001d10:	bd80      	pop	{r7, pc}
	...

08001d14 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001d14:	b480      	push	{r7}
 8001d16:	b085      	sub	sp, #20
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	60f8      	str	r0, [r7, #12]
 8001d1c:	60b9      	str	r1, [r7, #8]
 8001d1e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	4a07      	ldr	r2, [pc, #28]	@ (8001d40 <vApplicationGetIdleTaskMemory+0x2c>)
 8001d24:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	4a06      	ldr	r2, [pc, #24]	@ (8001d44 <vApplicationGetIdleTaskMemory+0x30>)
 8001d2a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2280      	movs	r2, #128	@ 0x80
 8001d30:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001d32:	bf00      	nop
 8001d34:	3714      	adds	r7, #20
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	2000038c 	.word	0x2000038c
 8001d44:	200003e0 	.word	0x200003e0

08001d48 <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 10);
 8001d50:	1d39      	adds	r1, r7, #4
 8001d52:	230a      	movs	r3, #10
 8001d54:	2201      	movs	r2, #1
 8001d56:	4804      	ldr	r0, [pc, #16]	@ (8001d68 <__io_putchar+0x20>)
 8001d58:	f007 fcf2 	bl	8009740 <HAL_UART_Transmit>
	return ch;
 8001d5c:	687b      	ldr	r3, [r7, #4]
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3708      	adds	r7, #8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	200007bc 	.word	0x200007bc

08001d6c <LCD_Send_Nibble>:

// ---  ---
void LCD_Send_Nibble(uint8_t nibble, uint8_t rs) {
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b086      	sub	sp, #24
 8001d70:	af02      	add	r7, sp, #8
 8001d72:	4603      	mov	r3, r0
 8001d74:	460a      	mov	r2, r1
 8001d76:	71fb      	strb	r3, [r7, #7]
 8001d78:	4613      	mov	r3, r2
 8001d7a:	71bb      	strb	r3, [r7, #6]
    uint8_t data = nibble & 0xF0; //  4 
 8001d7c:	79fb      	ldrb	r3, [r7, #7]
 8001d7e:	f023 030f 	bic.w	r3, r3, #15
 8001d82:	73fb      	strb	r3, [r7, #15]
    data |= 0x08;                 //  (Bit 3)
 8001d84:	7bfb      	ldrb	r3, [r7, #15]
 8001d86:	f043 0308 	orr.w	r3, r3, #8
 8001d8a:	73fb      	strb	r3, [r7, #15]
    if (rs) data |= 0x01;         //  RS 
 8001d8c:	79bb      	ldrb	r3, [r7, #6]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d003      	beq.n	8001d9a <LCD_Send_Nibble+0x2e>
 8001d92:	7bfb      	ldrb	r3, [r7, #15]
 8001d94:	f043 0301 	orr.w	r3, r3, #1
 8001d98:	73fb      	strb	r3, [r7, #15]

    uint8_t data_block[2];

    // 1.  + EN=1 (Enable Pulse High)
    data_block[0] = data | 0x04;
 8001d9a:	7bfb      	ldrb	r3, [r7, #15]
 8001d9c:	f043 0304 	orr.w	r3, r3, #4
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	733b      	strb	r3, [r7, #12]
    // 2.  + EN=0 (Enable Pulse Low) -> 
    data_block[1] = data & ~0x04;
 8001da4:	7bfb      	ldrb	r3, [r7, #15]
 8001da6:	f023 0304 	bic.w	r3, r3, #4
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	737b      	strb	r3, [r7, #13]

    //  I2C
    HAL_I2C_Master_Transmit(&hi2c1, LCD_ADDR, data_block, 2, 100);
 8001dae:	f107 020c 	add.w	r2, r7, #12
 8001db2:	2364      	movs	r3, #100	@ 0x64
 8001db4:	9300      	str	r3, [sp, #0]
 8001db6:	2302      	movs	r3, #2
 8001db8:	214e      	movs	r1, #78	@ 0x4e
 8001dba:	4805      	ldr	r0, [pc, #20]	@ (8001dd0 <LCD_Send_Nibble+0x64>)
 8001dbc:	f003 fa7a 	bl	80052b4 <HAL_I2C_Master_Transmit>
    HAL_Delay(1); // 
 8001dc0:	2001      	movs	r0, #1
 8001dc2:	f002 fa5d 	bl	8004280 <HAL_Delay>
}
 8001dc6:	bf00      	nop
 8001dc8:	3710      	adds	r7, #16
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	20000618 	.word	0x20000618

08001dd4 <LCD_Send_Byte>:

//  Byte ()
//  Nibble 
void LCD_Send_Byte(uint8_t val, uint8_t rs) {
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	460a      	mov	r2, r1
 8001dde:	71fb      	strb	r3, [r7, #7]
 8001de0:	4613      	mov	r3, r2
 8001de2:	71bb      	strb	r3, [r7, #6]
    LCD_Send_Nibble(val & 0xF0, rs);        //  4 
 8001de4:	79fb      	ldrb	r3, [r7, #7]
 8001de6:	f023 030f 	bic.w	r3, r3, #15
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	79ba      	ldrb	r2, [r7, #6]
 8001dee:	4611      	mov	r1, r2
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7ff ffbb 	bl	8001d6c <LCD_Send_Nibble>
    LCD_Send_Nibble((val << 4) & 0xF0, rs); //  4 
 8001df6:	79fb      	ldrb	r3, [r7, #7]
 8001df8:	011b      	lsls	r3, r3, #4
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	79ba      	ldrb	r2, [r7, #6]
 8001dfe:	4611      	mov	r1, r2
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7ff ffb3 	bl	8001d6c <LCD_Send_Nibble>
}
 8001e06:	bf00      	nop
 8001e08:	3708      	adds	r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <LCD_Write_Cmd>:

// 
void LCD_Write_Cmd(uint8_t cmd) {
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b082      	sub	sp, #8
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	4603      	mov	r3, r0
 8001e16:	71fb      	strb	r3, [r7, #7]
    LCD_Send_Byte(cmd, 0);
 8001e18:	79fb      	ldrb	r3, [r7, #7]
 8001e1a:	2100      	movs	r1, #0
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff ffd9 	bl	8001dd4 <LCD_Send_Byte>
}
 8001e22:	bf00      	nop
 8001e24:	3708      	adds	r7, #8
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}

08001e2a <LCD_Write_Data>:

//  ()
void LCD_Write_Data(uint8_t data) {
 8001e2a:	b580      	push	{r7, lr}
 8001e2c:	b082      	sub	sp, #8
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	4603      	mov	r3, r0
 8001e32:	71fb      	strb	r3, [r7, #7]
    LCD_Send_Byte(data, 1);
 8001e34:	79fb      	ldrb	r3, [r7, #7]
 8001e36:	2101      	movs	r1, #1
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7ff ffcb 	bl	8001dd4 <LCD_Send_Byte>
}
 8001e3e:	bf00      	nop
 8001e40:	3708      	adds	r7, #8
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}

08001e46 <LCD_String>:

// 
void LCD_String(char *str) {
 8001e46:	b580      	push	{r7, lr}
 8001e48:	b084      	sub	sp, #16
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	6078      	str	r0, [r7, #4]
    int count = 0;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	60fb      	str	r3, [r7, #12]
    //  20 
    while (*str && count < 20) {
 8001e52:	e009      	b.n	8001e68 <LCD_String+0x22>
        LCD_Write_Data(*str++);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	1c5a      	adds	r2, r3, #1
 8001e58:	607a      	str	r2, [r7, #4]
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f7ff ffe4 	bl	8001e2a <LCD_Write_Data>
        count++;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	3301      	adds	r3, #1
 8001e66:	60fb      	str	r3, [r7, #12]
    while (*str && count < 20) {
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d002      	beq.n	8001e76 <LCD_String+0x30>
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	2b13      	cmp	r3, #19
 8001e74:	ddee      	ble.n	8001e54 <LCD_String+0xe>

    }
}
 8001e76:	bf00      	nop
 8001e78:	3710      	adds	r7, #16
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
	...

08001e80 <LCD_SetCursor>:
// 
void LCD_SetCursor(uint8_t row, uint8_t col) {
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b084      	sub	sp, #16
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	4603      	mov	r3, r0
 8001e88:	460a      	mov	r2, r1
 8001e8a:	71fb      	strb	r3, [r7, #7]
 8001e8c:	4613      	mov	r3, r2
 8001e8e:	71bb      	strb	r3, [r7, #6]
    uint8_t row_offsets[] = {0x00, 0x40, 0x14, 0x54};
 8001e90:	4b0d      	ldr	r3, [pc, #52]	@ (8001ec8 <LCD_SetCursor+0x48>)
 8001e92:	60fb      	str	r3, [r7, #12]
    if (row >= 4) row = 0;
 8001e94:	79fb      	ldrb	r3, [r7, #7]
 8001e96:	2b03      	cmp	r3, #3
 8001e98:	d901      	bls.n	8001e9e <LCD_SetCursor+0x1e>
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	71fb      	strb	r3, [r7, #7]
    LCD_Write_Cmd(0x80 | (col + row_offsets[row]));
 8001e9e:	79fb      	ldrb	r3, [r7, #7]
 8001ea0:	3310      	adds	r3, #16
 8001ea2:	443b      	add	r3, r7
 8001ea4:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 8001ea8:	79bb      	ldrb	r3, [r7, #6]
 8001eaa:	4413      	add	r3, r2
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	b25b      	sxtb	r3, r3
 8001eb0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001eb4:	b25b      	sxtb	r3, r3
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7ff ffa8 	bl	8001e0e <LCD_Write_Cmd>
}
 8001ebe:	bf00      	nop
 8001ec0:	3710      	adds	r7, #16
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	54144000 	.word	0x54144000

08001ecc <LCD_Init>:

// ---  () ---
void LCD_Init(void) {
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
    HAL_Delay(50); // 
 8001ed0:	2032      	movs	r0, #50	@ 0x32
 8001ed2:	f002 f9d5 	bl	8004280 <HAL_Delay>

    // 1.  (Magic Sequence)
    //  0x03 ( Nibble Byte!)
    LCD_Send_Nibble(0x30, 0); HAL_Delay(5);
 8001ed6:	2100      	movs	r1, #0
 8001ed8:	2030      	movs	r0, #48	@ 0x30
 8001eda:	f7ff ff47 	bl	8001d6c <LCD_Send_Nibble>
 8001ede:	2005      	movs	r0, #5
 8001ee0:	f002 f9ce 	bl	8004280 <HAL_Delay>
    LCD_Send_Nibble(0x30, 0); HAL_Delay(1);
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	2030      	movs	r0, #48	@ 0x30
 8001ee8:	f7ff ff40 	bl	8001d6c <LCD_Send_Nibble>
 8001eec:	2001      	movs	r0, #1
 8001eee:	f002 f9c7 	bl	8004280 <HAL_Delay>
    LCD_Send_Nibble(0x30, 0); HAL_Delay(1);
 8001ef2:	2100      	movs	r1, #0
 8001ef4:	2030      	movs	r0, #48	@ 0x30
 8001ef6:	f7ff ff39 	bl	8001d6c <LCD_Send_Nibble>
 8001efa:	2001      	movs	r0, #1
 8001efc:	f002 f9c0 	bl	8004280 <HAL_Delay>

    // 2.  4-bit 
    LCD_Send_Nibble(0x20, 0); HAL_Delay(1);
 8001f00:	2100      	movs	r1, #0
 8001f02:	2020      	movs	r0, #32
 8001f04:	f7ff ff32 	bl	8001d6c <LCD_Send_Nibble>
 8001f08:	2001      	movs	r0, #1
 8001f0a:	f002 f9b9 	bl	8004280 <HAL_Delay>

    //  4-bit  Byte 

    // 3. 
    LCD_Write_Cmd(0x28); // 4-bit, 2 lines, 5x7 font
 8001f0e:	2028      	movs	r0, #40	@ 0x28
 8001f10:	f7ff ff7d 	bl	8001e0e <LCD_Write_Cmd>
    HAL_Delay(1);
 8001f14:	2001      	movs	r0, #1
 8001f16:	f002 f9b3 	bl	8004280 <HAL_Delay>
    LCD_Write_Cmd(0x08); // 
 8001f1a:	2008      	movs	r0, #8
 8001f1c:	f7ff ff77 	bl	8001e0e <LCD_Write_Cmd>
    HAL_Delay(1);
 8001f20:	2001      	movs	r0, #1
 8001f22:	f002 f9ad 	bl	8004280 <HAL_Delay>
    LCD_Write_Cmd(0x01); //  (Clear)
 8001f26:	2001      	movs	r0, #1
 8001f28:	f7ff ff71 	bl	8001e0e <LCD_Write_Cmd>
    HAL_Delay(2);        // Clear 
 8001f2c:	2002      	movs	r0, #2
 8001f2e:	f002 f9a7 	bl	8004280 <HAL_Delay>
    LCD_Write_Cmd(0x06); //  ()
 8001f32:	2006      	movs	r0, #6
 8001f34:	f7ff ff6b 	bl	8001e0e <LCD_Write_Cmd>
    HAL_Delay(1);
 8001f38:	2001      	movs	r0, #1
 8001f3a:	f002 f9a1 	bl	8004280 <HAL_Delay>
    LCD_Write_Cmd(0x0C); // , 
 8001f3e:	200c      	movs	r0, #12
 8001f40:	f7ff ff65 	bl	8001e0e <LCD_Write_Cmd>
}
 8001f44:	bf00      	nop
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <I2C_ForceReset>:
// I2C 
//  GPIO  9  Clock  LCD  SDA 
void I2C_ForceReset(void) {
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b088      	sub	sp, #32
 8001f4c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f4e:	f107 0308 	add.w	r3, r7, #8
 8001f52:	2200      	movs	r2, #0
 8001f54:	601a      	str	r2, [r3, #0]
 8001f56:	605a      	str	r2, [r3, #4]
 8001f58:	609a      	str	r2, [r3, #8]
 8001f5a:	60da      	str	r2, [r3, #12]
 8001f5c:	611a      	str	r2, [r3, #16]

    // 1.  GPIO  ( GPIOB)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f5e:	4b2a      	ldr	r3, [pc, #168]	@ (8002008 <I2C_ForceReset+0xc0>)
 8001f60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f62:	4a29      	ldr	r2, [pc, #164]	@ (8002008 <I2C_ForceReset+0xc0>)
 8001f64:	f043 0302 	orr.w	r3, r3, #2
 8001f68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f6a:	4b27      	ldr	r3, [pc, #156]	@ (8002008 <I2C_ForceReset+0xc0>)
 8001f6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f6e:	f003 0302 	and.w	r3, r3, #2
 8001f72:	607b      	str	r3, [r7, #4]
 8001f74:	687b      	ldr	r3, [r7, #4]
    // 2.  SCL (PB6)  SDA (PB7)  Output Open-Drain
    GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8001f76:	23c0      	movs	r3, #192	@ 0xc0
 8001f78:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001f7a:	2311      	movs	r3, #17
 8001f7c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f82:	2302      	movs	r3, #2
 8001f84:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f86:	f107 0308 	add.w	r3, r7, #8
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	481f      	ldr	r0, [pc, #124]	@ (800200c <I2C_ForceReset+0xc4>)
 8001f8e:	f002 fe0f 	bl	8004bb0 <HAL_GPIO_Init>

    // 3.  SDA  High
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8001f92:	2201      	movs	r2, #1
 8001f94:	2180      	movs	r1, #128	@ 0x80
 8001f96:	481d      	ldr	r0, [pc, #116]	@ (800200c <I2C_ForceReset+0xc4>)
 8001f98:	f003 f8c0 	bl	800511c <HAL_GPIO_WritePin>

    // 4.  9  Clock  (Toggle SCL)
    for(int i=0; i<9; i++) {
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	61fb      	str	r3, [r7, #28]
 8001fa0:	e012      	b.n	8001fc8 <I2C_ForceReset+0x80>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET); // SCL Low
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	2140      	movs	r1, #64	@ 0x40
 8001fa6:	4819      	ldr	r0, [pc, #100]	@ (800200c <I2C_ForceReset+0xc4>)
 8001fa8:	f003 f8b8 	bl	800511c <HAL_GPIO_WritePin>
        HAL_Delay(1);
 8001fac:	2001      	movs	r0, #1
 8001fae:	f002 f967 	bl	8004280 <HAL_Delay>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);   // SCL High
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	2140      	movs	r1, #64	@ 0x40
 8001fb6:	4815      	ldr	r0, [pc, #84]	@ (800200c <I2C_ForceReset+0xc4>)
 8001fb8:	f003 f8b0 	bl	800511c <HAL_GPIO_WritePin>
        HAL_Delay(1);
 8001fbc:	2001      	movs	r0, #1
 8001fbe:	f002 f95f 	bl	8004280 <HAL_Delay>
    for(int i=0; i<9; i++) {
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	61fb      	str	r3, [r7, #28]
 8001fc8:	69fb      	ldr	r3, [r7, #28]
 8001fca:	2b08      	cmp	r3, #8
 8001fcc:	dde9      	ble.n	8001fa2 <I2C_ForceReset+0x5a>
    }

    // 5.  STOP condition
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET); // SDA Low
 8001fce:	2200      	movs	r2, #0
 8001fd0:	2180      	movs	r1, #128	@ 0x80
 8001fd2:	480e      	ldr	r0, [pc, #56]	@ (800200c <I2C_ForceReset+0xc4>)
 8001fd4:	f003 f8a2 	bl	800511c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001fd8:	2001      	movs	r0, #1
 8001fda:	f002 f951 	bl	8004280 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);   // SCL High
 8001fde:	2201      	movs	r2, #1
 8001fe0:	2140      	movs	r1, #64	@ 0x40
 8001fe2:	480a      	ldr	r0, [pc, #40]	@ (800200c <I2C_ForceReset+0xc4>)
 8001fe4:	f003 f89a 	bl	800511c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001fe8:	2001      	movs	r0, #1
 8001fea:	f002 f949 	bl	8004280 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);   // SDA High
 8001fee:	2201      	movs	r2, #1
 8001ff0:	2180      	movs	r1, #128	@ 0x80
 8001ff2:	4806      	ldr	r0, [pc, #24]	@ (800200c <I2C_ForceReset+0xc4>)
 8001ff4:	f003 f892 	bl	800511c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001ff8:	2001      	movs	r0, #1
 8001ffa:	f002 f941 	bl	8004280 <HAL_Delay>

    //  MX_I2C1_Init()  I2C 
}
 8001ffe:	bf00      	nop
 8002000:	3720      	adds	r7, #32
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	40021000 	.word	0x40021000
 800200c:	48000400 	.word	0x48000400

08002010 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002010:	b5b0      	push	{r4, r5, r7, lr}
 8002012:	b09c      	sub	sp, #112	@ 0x70
 8002014:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002016:	f002 f8bf 	bl	8004198 <HAL_Init>

  /* USER CODE BEGIN Init */
  I2C_ForceReset(); // 
 800201a:	f7ff ff95 	bl	8001f48 <I2C_ForceReset>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800201e:	f000 f89d 	bl	800215c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002022:	f000 fb37 	bl	8002694 <MX_GPIO_Init>
  MX_DMA_Init();
 8002026:	f000 fb17 	bl	8002658 <MX_DMA_Init>
  MX_DFSDM1_Init();
 800202a:	f000 f8f9 	bl	8002220 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 800202e:	f000 f96f 	bl	8002310 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 8002032:	f000 f9ad 	bl	8002390 <MX_QUADSPI_Init>
  MX_USART3_UART_Init();
 8002036:	f000 fab1 	bl	800259c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800203a:	f000 fadf 	bl	80025fc <MX_USB_OTG_FS_PCD_Init>
  MX_RTC_Init();
 800203e:	f000 f9cd 	bl	80023dc <MX_RTC_Init>
  MX_USART1_UART_Init();
 8002042:	f000 fa7b 	bl	800253c <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8002046:	f000 f923 	bl	8002290 <MX_I2C1_Init>
  MX_TIM2_Init();
 800204a:	f000 fa23 	bl	8002494 <MX_TIM2_Init>
  MX_BlueNRG_MS_Init();
 800204e:	f7ff f8b1 	bl	80011b4 <MX_BlueNRG_MS_Init>

  /* USER CODE BEGIN 2 */
  LCD_Init();
 8002052:	f7ff ff3b 	bl	8001ecc <LCD_Init>
  LCD_SetCursor(0, 0);
 8002056:	2100      	movs	r1, #0
 8002058:	2000      	movs	r0, #0
 800205a:	f7ff ff11 	bl	8001e80 <LCD_SetCursor>
  LCD_String("BikeLocker Ready!");
 800205e:	4833      	ldr	r0, [pc, #204]	@ (800212c <main+0x11c>)
 8002060:	f7ff fef1 	bl	8001e46 <LCD_String>
  LCD_SetCursor(1, 0); // 2 1
 8002064:	2100      	movs	r1, #0
 8002066:	2001      	movs	r0, #1
 8002068:	f7ff ff0a 	bl	8001e80 <LCD_SetCursor>
  LCD_String("Status: LOCKED");
 800206c:	4830      	ldr	r0, [pc, #192]	@ (8002130 <main+0x120>)
 800206e:	f7ff feea 	bl	8001e46 <LCD_String>
  HAL_Delay(500); // 
 8002072:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002076:	f002 f903 	bl	8004280 <HAL_Delay>
  BSP_ACCELERO_Init();
 800207a:	f001 ff1f 	bl	8003ebc <BSP_ACCELERO_Init>
  //  Timer 2 Channel 3  DMA 
  HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_1, hall_buff, 1);
 800207e:	2301      	movs	r3, #1
 8002080:	4a2c      	ldr	r2, [pc, #176]	@ (8002134 <main+0x124>)
 8002082:	2100      	movs	r1, #0
 8002084:	482c      	ldr	r0, [pc, #176]	@ (8002138 <main+0x128>)
 8002086:	f006 fbeb 	bl	8008860 <HAL_TIM_IC_Start_DMA>
  Enable_LSM6DSL_WakeUp(2);
 800208a:	2002      	movs	r0, #2
 800208c:	f000 fc8e 	bl	80029ac <Enable_LSM6DSL_WakeUp>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8002090:	4b2a      	ldr	r3, [pc, #168]	@ (800213c <main+0x12c>)
 8002092:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8002096:	461d      	mov	r5, r3
 8002098:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800209a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800209c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80020a0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80020a4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80020a8:	2100      	movs	r1, #0
 80020aa:	4618      	mov	r0, r3
 80020ac:	f009 fcea 	bl	800ba84 <osThreadCreate>
 80020b0:	4603      	mov	r3, r0
 80020b2:	4a23      	ldr	r2, [pc, #140]	@ (8002140 <main+0x130>)
 80020b4:	6013      	str	r3, [r2, #0]

  /* definition and creation of SystemTask */
  osThreadStaticDef(SystemTask, StartSystemTask, osPriorityHigh, 0, 256, SystemTaskBuffer, &SystemTaskControlBlock);
 80020b6:	4b23      	ldr	r3, [pc, #140]	@ (8002144 <main+0x134>)
 80020b8:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 80020bc:	461d      	mov	r5, r3
 80020be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80020c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80020c2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80020c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SystemTaskHandle = osThreadCreate(osThread(SystemTask), NULL);
 80020ca:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80020ce:	2100      	movs	r1, #0
 80020d0:	4618      	mov	r0, r3
 80020d2:	f009 fcd7 	bl	800ba84 <osThreadCreate>
 80020d6:	4603      	mov	r3, r0
 80020d8:	4a1b      	ldr	r2, [pc, #108]	@ (8002148 <main+0x138>)
 80020da:	6013      	str	r3, [r2, #0]

  /* definition and creation of SensorTask */
  osThreadStaticDef(SensorTask, StartSensorTask, osPriorityNormal, 0, 512, SensorTaskBuffer, &SensorTaskControlBlock);
 80020dc:	4b1b      	ldr	r3, [pc, #108]	@ (800214c <main+0x13c>)
 80020de:	f107 041c 	add.w	r4, r7, #28
 80020e2:	461d      	mov	r5, r3
 80020e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80020e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80020e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80020ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SensorTaskHandle = osThreadCreate(osThread(SensorTask), NULL);
 80020f0:	f107 031c 	add.w	r3, r7, #28
 80020f4:	2100      	movs	r1, #0
 80020f6:	4618      	mov	r0, r3
 80020f8:	f009 fcc4 	bl	800ba84 <osThreadCreate>
 80020fc:	4603      	mov	r3, r0
 80020fe:	4a14      	ldr	r2, [pc, #80]	@ (8002150 <main+0x140>)
 8002100:	6013      	str	r3, [r2, #0]

  /* definition and creation of CommTask */
  osThreadStaticDef(CommTask, StartCommTask, osPriorityIdle, 0, 256, CommTaskBuffer, &CommTaskControlBlock);
 8002102:	4b14      	ldr	r3, [pc, #80]	@ (8002154 <main+0x144>)
 8002104:	463c      	mov	r4, r7
 8002106:	461d      	mov	r5, r3
 8002108:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800210a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800210c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002110:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  CommTaskHandle = osThreadCreate(osThread(CommTask), NULL);
 8002114:	463b      	mov	r3, r7
 8002116:	2100      	movs	r1, #0
 8002118:	4618      	mov	r0, r3
 800211a:	f009 fcb3 	bl	800ba84 <osThreadCreate>
 800211e:	4603      	mov	r3, r0
 8002120:	4a0d      	ldr	r2, [pc, #52]	@ (8002158 <main+0x148>)
 8002122:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8002124:	f009 fca7 	bl	800ba76 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002128:	bf00      	nop
 800212a:	e7fd      	b.n	8002128 <main+0x118>
 800212c:	08011740 	.word	0x08011740
 8002130:	08011754 	.word	0x08011754
 8002134:	20001f18 	.word	0x20001f18
 8002138:	20000728 	.word	0x20000728
 800213c:	08011770 	.word	0x08011770
 8002140:	20000db0 	.word	0x20000db0
 8002144:	08011798 	.word	0x08011798
 8002148:	20000db4 	.word	0x20000db4
 800214c:	080117c0 	.word	0x080117c0
 8002150:	2000120c 	.word	0x2000120c
 8002154:	080117e8 	.word	0x080117e8
 8002158:	20001a64 	.word	0x20001a64

0800215c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b096      	sub	sp, #88	@ 0x58
 8002160:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002162:	f107 0314 	add.w	r3, r7, #20
 8002166:	2244      	movs	r2, #68	@ 0x44
 8002168:	2100      	movs	r1, #0
 800216a:	4618      	mov	r0, r3
 800216c:	f00b fee9 	bl	800df42 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002170:	463b      	mov	r3, r7
 8002172:	2200      	movs	r2, #0
 8002174:	601a      	str	r2, [r3, #0]
 8002176:	605a      	str	r2, [r3, #4]
 8002178:	609a      	str	r2, [r3, #8]
 800217a:	60da      	str	r2, [r3, #12]
 800217c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800217e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002182:	f004 f887 	bl	8006294 <HAL_PWREx_ControlVoltageScaling>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d001      	beq.n	8002190 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800218c:	f000 ffd7 	bl	800313e <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002190:	f004 f862 	bl	8006258 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002194:	4b21      	ldr	r3, [pc, #132]	@ (800221c <SystemClock_Config+0xc0>)
 8002196:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800219a:	4a20      	ldr	r2, [pc, #128]	@ (800221c <SystemClock_Config+0xc0>)
 800219c:	f023 0318 	bic.w	r3, r3, #24
 80021a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80021a4:	2314      	movs	r3, #20
 80021a6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80021a8:	2301      	movs	r3, #1
 80021aa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80021ac:	2301      	movs	r3, #1
 80021ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80021b0:	2300      	movs	r3, #0
 80021b2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80021b4:	2360      	movs	r3, #96	@ 0x60
 80021b6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021b8:	2302      	movs	r3, #2
 80021ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80021bc:	2301      	movs	r3, #1
 80021be:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80021c0:	2301      	movs	r3, #1
 80021c2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80021c4:	2328      	movs	r3, #40	@ 0x28
 80021c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80021c8:	2307      	movs	r3, #7
 80021ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80021cc:	2302      	movs	r3, #2
 80021ce:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80021d0:	2302      	movs	r3, #2
 80021d2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021d4:	f107 0314 	add.w	r3, r7, #20
 80021d8:	4618      	mov	r0, r3
 80021da:	f004 f97d 	bl	80064d8 <HAL_RCC_OscConfig>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d001      	beq.n	80021e8 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80021e4:	f000 ffab 	bl	800313e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021e8:	230f      	movs	r3, #15
 80021ea:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021ec:	2303      	movs	r3, #3
 80021ee:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021f0:	2300      	movs	r3, #0
 80021f2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80021f4:	2300      	movs	r3, #0
 80021f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80021f8:	2300      	movs	r3, #0
 80021fa:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80021fc:	463b      	mov	r3, r7
 80021fe:	2104      	movs	r1, #4
 8002200:	4618      	mov	r0, r3
 8002202:	f004 fd45 	bl	8006c90 <HAL_RCC_ClockConfig>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d001      	beq.n	8002210 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800220c:	f000 ff97 	bl	800313e <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8002210:	f005 fa4c 	bl	80076ac <HAL_RCCEx_EnableMSIPLLMode>
}
 8002214:	bf00      	nop
 8002216:	3758      	adds	r7, #88	@ 0x58
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}
 800221c:	40021000 	.word	0x40021000

08002220 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8002224:	4b18      	ldr	r3, [pc, #96]	@ (8002288 <MX_DFSDM1_Init+0x68>)
 8002226:	4a19      	ldr	r2, [pc, #100]	@ (800228c <MX_DFSDM1_Init+0x6c>)
 8002228:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 800222a:	4b17      	ldr	r3, [pc, #92]	@ (8002288 <MX_DFSDM1_Init+0x68>)
 800222c:	2201      	movs	r2, #1
 800222e:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8002230:	4b15      	ldr	r3, [pc, #84]	@ (8002288 <MX_DFSDM1_Init+0x68>)
 8002232:	2200      	movs	r2, #0
 8002234:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8002236:	4b14      	ldr	r3, [pc, #80]	@ (8002288 <MX_DFSDM1_Init+0x68>)
 8002238:	2202      	movs	r2, #2
 800223a:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 800223c:	4b12      	ldr	r3, [pc, #72]	@ (8002288 <MX_DFSDM1_Init+0x68>)
 800223e:	2200      	movs	r2, #0
 8002240:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8002242:	4b11      	ldr	r3, [pc, #68]	@ (8002288 <MX_DFSDM1_Init+0x68>)
 8002244:	2200      	movs	r2, #0
 8002246:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8002248:	4b0f      	ldr	r3, [pc, #60]	@ (8002288 <MX_DFSDM1_Init+0x68>)
 800224a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800224e:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8002250:	4b0d      	ldr	r3, [pc, #52]	@ (8002288 <MX_DFSDM1_Init+0x68>)
 8002252:	2200      	movs	r2, #0
 8002254:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8002256:	4b0c      	ldr	r3, [pc, #48]	@ (8002288 <MX_DFSDM1_Init+0x68>)
 8002258:	2204      	movs	r2, #4
 800225a:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 800225c:	4b0a      	ldr	r3, [pc, #40]	@ (8002288 <MX_DFSDM1_Init+0x68>)
 800225e:	2200      	movs	r2, #0
 8002260:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8002262:	4b09      	ldr	r3, [pc, #36]	@ (8002288 <MX_DFSDM1_Init+0x68>)
 8002264:	2201      	movs	r2, #1
 8002266:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8002268:	4b07      	ldr	r3, [pc, #28]	@ (8002288 <MX_DFSDM1_Init+0x68>)
 800226a:	2200      	movs	r2, #0
 800226c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 800226e:	4b06      	ldr	r3, [pc, #24]	@ (8002288 <MX_DFSDM1_Init+0x68>)
 8002270:	2200      	movs	r2, #0
 8002272:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8002274:	4804      	ldr	r0, [pc, #16]	@ (8002288 <MX_DFSDM1_Init+0x68>)
 8002276:	f002 f939 	bl	80044ec <HAL_DFSDM_ChannelInit>
 800227a:	4603      	mov	r3, r0
 800227c:	2b00      	cmp	r3, #0
 800227e:	d001      	beq.n	8002284 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 8002280:	f000 ff5d 	bl	800313e <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8002284:	bf00      	nop
 8002286:	bd80      	pop	{r7, pc}
 8002288:	200005e0 	.word	0x200005e0
 800228c:	40016020 	.word	0x40016020

08002290 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002294:	4b1b      	ldr	r3, [pc, #108]	@ (8002304 <MX_I2C1_Init+0x74>)
 8002296:	4a1c      	ldr	r2, [pc, #112]	@ (8002308 <MX_I2C1_Init+0x78>)
 8002298:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 800229a:	4b1a      	ldr	r3, [pc, #104]	@ (8002304 <MX_I2C1_Init+0x74>)
 800229c:	4a1b      	ldr	r2, [pc, #108]	@ (800230c <MX_I2C1_Init+0x7c>)
 800229e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80022a0:	4b18      	ldr	r3, [pc, #96]	@ (8002304 <MX_I2C1_Init+0x74>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80022a6:	4b17      	ldr	r3, [pc, #92]	@ (8002304 <MX_I2C1_Init+0x74>)
 80022a8:	2201      	movs	r2, #1
 80022aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80022ac:	4b15      	ldr	r3, [pc, #84]	@ (8002304 <MX_I2C1_Init+0x74>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80022b2:	4b14      	ldr	r3, [pc, #80]	@ (8002304 <MX_I2C1_Init+0x74>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80022b8:	4b12      	ldr	r3, [pc, #72]	@ (8002304 <MX_I2C1_Init+0x74>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80022be:	4b11      	ldr	r3, [pc, #68]	@ (8002304 <MX_I2C1_Init+0x74>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80022c4:	4b0f      	ldr	r3, [pc, #60]	@ (8002304 <MX_I2C1_Init+0x74>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80022ca:	480e      	ldr	r0, [pc, #56]	@ (8002304 <MX_I2C1_Init+0x74>)
 80022cc:	f002 ff56 	bl	800517c <HAL_I2C_Init>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d001      	beq.n	80022da <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80022d6:	f000 ff32 	bl	800313e <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80022da:	2100      	movs	r1, #0
 80022dc:	4809      	ldr	r0, [pc, #36]	@ (8002304 <MX_I2C1_Init+0x74>)
 80022de:	f003 fdf1 	bl	8005ec4 <HAL_I2CEx_ConfigAnalogFilter>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80022e8:	f000 ff29 	bl	800313e <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80022ec:	2100      	movs	r1, #0
 80022ee:	4805      	ldr	r0, [pc, #20]	@ (8002304 <MX_I2C1_Init+0x74>)
 80022f0:	f003 fe33 	bl	8005f5a <HAL_I2CEx_ConfigDigitalFilter>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d001      	beq.n	80022fe <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80022fa:	f000 ff20 	bl	800313e <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80022fe:	bf00      	nop
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	20000618 	.word	0x20000618
 8002308:	40005400 	.word	0x40005400
 800230c:	10d19ce4 	.word	0x10d19ce4

08002310 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002314:	4b1b      	ldr	r3, [pc, #108]	@ (8002384 <MX_I2C2_Init+0x74>)
 8002316:	4a1c      	ldr	r2, [pc, #112]	@ (8002388 <MX_I2C2_Init+0x78>)
 8002318:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 800231a:	4b1a      	ldr	r3, [pc, #104]	@ (8002384 <MX_I2C2_Init+0x74>)
 800231c:	4a1b      	ldr	r2, [pc, #108]	@ (800238c <MX_I2C2_Init+0x7c>)
 800231e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002320:	4b18      	ldr	r3, [pc, #96]	@ (8002384 <MX_I2C2_Init+0x74>)
 8002322:	2200      	movs	r2, #0
 8002324:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002326:	4b17      	ldr	r3, [pc, #92]	@ (8002384 <MX_I2C2_Init+0x74>)
 8002328:	2201      	movs	r2, #1
 800232a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800232c:	4b15      	ldr	r3, [pc, #84]	@ (8002384 <MX_I2C2_Init+0x74>)
 800232e:	2200      	movs	r2, #0
 8002330:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8002332:	4b14      	ldr	r3, [pc, #80]	@ (8002384 <MX_I2C2_Init+0x74>)
 8002334:	2200      	movs	r2, #0
 8002336:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002338:	4b12      	ldr	r3, [pc, #72]	@ (8002384 <MX_I2C2_Init+0x74>)
 800233a:	2200      	movs	r2, #0
 800233c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800233e:	4b11      	ldr	r3, [pc, #68]	@ (8002384 <MX_I2C2_Init+0x74>)
 8002340:	2200      	movs	r2, #0
 8002342:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002344:	4b0f      	ldr	r3, [pc, #60]	@ (8002384 <MX_I2C2_Init+0x74>)
 8002346:	2200      	movs	r2, #0
 8002348:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800234a:	480e      	ldr	r0, [pc, #56]	@ (8002384 <MX_I2C2_Init+0x74>)
 800234c:	f002 ff16 	bl	800517c <HAL_I2C_Init>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d001      	beq.n	800235a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8002356:	f000 fef2 	bl	800313e <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800235a:	2100      	movs	r1, #0
 800235c:	4809      	ldr	r0, [pc, #36]	@ (8002384 <MX_I2C2_Init+0x74>)
 800235e:	f003 fdb1 	bl	8005ec4 <HAL_I2CEx_ConfigAnalogFilter>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d001      	beq.n	800236c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002368:	f000 fee9 	bl	800313e <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800236c:	2100      	movs	r1, #0
 800236e:	4805      	ldr	r0, [pc, #20]	@ (8002384 <MX_I2C2_Init+0x74>)
 8002370:	f003 fdf3 	bl	8005f5a <HAL_I2CEx_ConfigDigitalFilter>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d001      	beq.n	800237e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800237a:	f000 fee0 	bl	800313e <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800237e:	bf00      	nop
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	2000066c 	.word	0x2000066c
 8002388:	40005800 	.word	0x40005800
 800238c:	10d19ce4 	.word	0x10d19ce4

08002390 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8002394:	4b0f      	ldr	r3, [pc, #60]	@ (80023d4 <MX_QUADSPI_Init+0x44>)
 8002396:	4a10      	ldr	r2, [pc, #64]	@ (80023d8 <MX_QUADSPI_Init+0x48>)
 8002398:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 800239a:	4b0e      	ldr	r3, [pc, #56]	@ (80023d4 <MX_QUADSPI_Init+0x44>)
 800239c:	2202      	movs	r2, #2
 800239e:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 80023a0:	4b0c      	ldr	r3, [pc, #48]	@ (80023d4 <MX_QUADSPI_Init+0x44>)
 80023a2:	2204      	movs	r2, #4
 80023a4:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 80023a6:	4b0b      	ldr	r3, [pc, #44]	@ (80023d4 <MX_QUADSPI_Init+0x44>)
 80023a8:	2210      	movs	r2, #16
 80023aa:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 80023ac:	4b09      	ldr	r3, [pc, #36]	@ (80023d4 <MX_QUADSPI_Init+0x44>)
 80023ae:	2217      	movs	r2, #23
 80023b0:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80023b2:	4b08      	ldr	r3, [pc, #32]	@ (80023d4 <MX_QUADSPI_Init+0x44>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80023b8:	4b06      	ldr	r3, [pc, #24]	@ (80023d4 <MX_QUADSPI_Init+0x44>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80023be:	4805      	ldr	r0, [pc, #20]	@ (80023d4 <MX_QUADSPI_Init+0x44>)
 80023c0:	f003 ffce 	bl	8006360 <HAL_QSPI_Init>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 80023ca:	f000 feb8 	bl	800313e <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80023ce:	bf00      	nop
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	200006c0 	.word	0x200006c0
 80023d8:	a0001000 	.word	0xa0001000

080023dc <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b086      	sub	sp, #24
 80023e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80023e2:	1d3b      	adds	r3, r7, #4
 80023e4:	2200      	movs	r2, #0
 80023e6:	601a      	str	r2, [r3, #0]
 80023e8:	605a      	str	r2, [r3, #4]
 80023ea:	609a      	str	r2, [r3, #8]
 80023ec:	60da      	str	r2, [r3, #12]
 80023ee:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80023f0:	2300      	movs	r3, #0
 80023f2:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80023f4:	4b25      	ldr	r3, [pc, #148]	@ (800248c <MX_RTC_Init+0xb0>)
 80023f6:	4a26      	ldr	r2, [pc, #152]	@ (8002490 <MX_RTC_Init+0xb4>)
 80023f8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80023fa:	4b24      	ldr	r3, [pc, #144]	@ (800248c <MX_RTC_Init+0xb0>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002400:	4b22      	ldr	r3, [pc, #136]	@ (800248c <MX_RTC_Init+0xb0>)
 8002402:	227f      	movs	r2, #127	@ 0x7f
 8002404:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002406:	4b21      	ldr	r3, [pc, #132]	@ (800248c <MX_RTC_Init+0xb0>)
 8002408:	22ff      	movs	r2, #255	@ 0xff
 800240a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800240c:	4b1f      	ldr	r3, [pc, #124]	@ (800248c <MX_RTC_Init+0xb0>)
 800240e:	2200      	movs	r2, #0
 8002410:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002412:	4b1e      	ldr	r3, [pc, #120]	@ (800248c <MX_RTC_Init+0xb0>)
 8002414:	2200      	movs	r2, #0
 8002416:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002418:	4b1c      	ldr	r3, [pc, #112]	@ (800248c <MX_RTC_Init+0xb0>)
 800241a:	2200      	movs	r2, #0
 800241c:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800241e:	4b1b      	ldr	r3, [pc, #108]	@ (800248c <MX_RTC_Init+0xb0>)
 8002420:	2200      	movs	r2, #0
 8002422:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002424:	4819      	ldr	r0, [pc, #100]	@ (800248c <MX_RTC_Init+0xb0>)
 8002426:	f005 fb23 	bl	8007a70 <HAL_RTC_Init>
 800242a:	4603      	mov	r3, r0
 800242c:	2b00      	cmp	r3, #0
 800242e:	d001      	beq.n	8002434 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8002430:	f000 fe85 	bl	800313e <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8002434:	2300      	movs	r3, #0
 8002436:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 8002438:	2300      	movs	r3, #0
 800243a:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 800243c:	2300      	movs	r3, #0
 800243e:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002440:	2300      	movs	r3, #0
 8002442:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002444:	2300      	movs	r3, #0
 8002446:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002448:	1d3b      	adds	r3, r7, #4
 800244a:	2200      	movs	r2, #0
 800244c:	4619      	mov	r1, r3
 800244e:	480f      	ldr	r0, [pc, #60]	@ (800248c <MX_RTC_Init+0xb0>)
 8002450:	f005 fb96 	bl	8007b80 <HAL_RTC_SetTime>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <MX_RTC_Init+0x82>
  {
    Error_Handler();
 800245a:	f000 fe70 	bl	800313e <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800245e:	2301      	movs	r3, #1
 8002460:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002462:	2301      	movs	r3, #1
 8002464:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 8002466:	2301      	movs	r3, #1
 8002468:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 800246a:	2300      	movs	r3, #0
 800246c:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800246e:	463b      	mov	r3, r7
 8002470:	2200      	movs	r2, #0
 8002472:	4619      	mov	r1, r3
 8002474:	4805      	ldr	r0, [pc, #20]	@ (800248c <MX_RTC_Init+0xb0>)
 8002476:	f005 fc20 	bl	8007cba <HAL_RTC_SetDate>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d001      	beq.n	8002484 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 8002480:	f000 fe5d 	bl	800313e <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002484:	bf00      	nop
 8002486:	3718      	adds	r7, #24
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	20000704 	.word	0x20000704
 8002490:	40002800 	.word	0x40002800

08002494 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b088      	sub	sp, #32
 8002498:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800249a:	f107 0314 	add.w	r3, r7, #20
 800249e:	2200      	movs	r2, #0
 80024a0:	601a      	str	r2, [r3, #0]
 80024a2:	605a      	str	r2, [r3, #4]
 80024a4:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80024a6:	1d3b      	adds	r3, r7, #4
 80024a8:	2200      	movs	r2, #0
 80024aa:	601a      	str	r2, [r3, #0]
 80024ac:	605a      	str	r2, [r3, #4]
 80024ae:	609a      	str	r2, [r3, #8]
 80024b0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80024b2:	4b21      	ldr	r3, [pc, #132]	@ (8002538 <MX_TIM2_Init+0xa4>)
 80024b4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80024b8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 80024ba:	4b1f      	ldr	r3, [pc, #124]	@ (8002538 <MX_TIM2_Init+0xa4>)
 80024bc:	224f      	movs	r2, #79	@ 0x4f
 80024be:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024c0:	4b1d      	ldr	r3, [pc, #116]	@ (8002538 <MX_TIM2_Init+0xa4>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80024c6:	4b1c      	ldr	r3, [pc, #112]	@ (8002538 <MX_TIM2_Init+0xa4>)
 80024c8:	f04f 32ff 	mov.w	r2, #4294967295
 80024cc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024ce:	4b1a      	ldr	r3, [pc, #104]	@ (8002538 <MX_TIM2_Init+0xa4>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024d4:	4b18      	ldr	r3, [pc, #96]	@ (8002538 <MX_TIM2_Init+0xa4>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80024da:	4817      	ldr	r0, [pc, #92]	@ (8002538 <MX_TIM2_Init+0xa4>)
 80024dc:	f006 f968 	bl	80087b0 <HAL_TIM_IC_Init>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d001      	beq.n	80024ea <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80024e6:	f000 fe2a 	bl	800313e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024ea:	2300      	movs	r3, #0
 80024ec:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024ee:	2300      	movs	r3, #0
 80024f0:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80024f2:	f107 0314 	add.w	r3, r7, #20
 80024f6:	4619      	mov	r1, r3
 80024f8:	480f      	ldr	r0, [pc, #60]	@ (8002538 <MX_TIM2_Init+0xa4>)
 80024fa:	f007 f82d 	bl	8009558 <HAL_TIMEx_MasterConfigSynchronization>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d001      	beq.n	8002508 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8002504:	f000 fe1b 	bl	800313e <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002508:	2302      	movs	r3, #2
 800250a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800250c:	2301      	movs	r3, #1
 800250e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002510:	2300      	movs	r3, #0
 8002512:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8002514:	2300      	movs	r3, #0
 8002516:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002518:	1d3b      	adds	r3, r7, #4
 800251a:	2200      	movs	r2, #0
 800251c:	4619      	mov	r1, r3
 800251e:	4806      	ldr	r0, [pc, #24]	@ (8002538 <MX_TIM2_Init+0xa4>)
 8002520:	f006 fc71 	bl	8008e06 <HAL_TIM_IC_ConfigChannel>
 8002524:	4603      	mov	r3, r0
 8002526:	2b00      	cmp	r3, #0
 8002528:	d001      	beq.n	800252e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800252a:	f000 fe08 	bl	800313e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800252e:	bf00      	nop
 8002530:	3720      	adds	r7, #32
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	20000728 	.word	0x20000728

0800253c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002540:	4b14      	ldr	r3, [pc, #80]	@ (8002594 <MX_USART1_UART_Init+0x58>)
 8002542:	4a15      	ldr	r2, [pc, #84]	@ (8002598 <MX_USART1_UART_Init+0x5c>)
 8002544:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002546:	4b13      	ldr	r3, [pc, #76]	@ (8002594 <MX_USART1_UART_Init+0x58>)
 8002548:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800254c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800254e:	4b11      	ldr	r3, [pc, #68]	@ (8002594 <MX_USART1_UART_Init+0x58>)
 8002550:	2200      	movs	r2, #0
 8002552:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002554:	4b0f      	ldr	r3, [pc, #60]	@ (8002594 <MX_USART1_UART_Init+0x58>)
 8002556:	2200      	movs	r2, #0
 8002558:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800255a:	4b0e      	ldr	r3, [pc, #56]	@ (8002594 <MX_USART1_UART_Init+0x58>)
 800255c:	2200      	movs	r2, #0
 800255e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002560:	4b0c      	ldr	r3, [pc, #48]	@ (8002594 <MX_USART1_UART_Init+0x58>)
 8002562:	220c      	movs	r2, #12
 8002564:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002566:	4b0b      	ldr	r3, [pc, #44]	@ (8002594 <MX_USART1_UART_Init+0x58>)
 8002568:	2200      	movs	r2, #0
 800256a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800256c:	4b09      	ldr	r3, [pc, #36]	@ (8002594 <MX_USART1_UART_Init+0x58>)
 800256e:	2200      	movs	r2, #0
 8002570:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002572:	4b08      	ldr	r3, [pc, #32]	@ (8002594 <MX_USART1_UART_Init+0x58>)
 8002574:	2200      	movs	r2, #0
 8002576:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002578:	4b06      	ldr	r3, [pc, #24]	@ (8002594 <MX_USART1_UART_Init+0x58>)
 800257a:	2200      	movs	r2, #0
 800257c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800257e:	4805      	ldr	r0, [pc, #20]	@ (8002594 <MX_USART1_UART_Init+0x58>)
 8002580:	f007 f890 	bl	80096a4 <HAL_UART_Init>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d001      	beq.n	800258e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800258a:	f000 fdd8 	bl	800313e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800258e:	bf00      	nop
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	200007bc 	.word	0x200007bc
 8002598:	40013800 	.word	0x40013800

0800259c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80025a0:	4b14      	ldr	r3, [pc, #80]	@ (80025f4 <MX_USART3_UART_Init+0x58>)
 80025a2:	4a15      	ldr	r2, [pc, #84]	@ (80025f8 <MX_USART3_UART_Init+0x5c>)
 80025a4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80025a6:	4b13      	ldr	r3, [pc, #76]	@ (80025f4 <MX_USART3_UART_Init+0x58>)
 80025a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80025ac:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80025ae:	4b11      	ldr	r3, [pc, #68]	@ (80025f4 <MX_USART3_UART_Init+0x58>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80025b4:	4b0f      	ldr	r3, [pc, #60]	@ (80025f4 <MX_USART3_UART_Init+0x58>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80025ba:	4b0e      	ldr	r3, [pc, #56]	@ (80025f4 <MX_USART3_UART_Init+0x58>)
 80025bc:	2200      	movs	r2, #0
 80025be:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80025c0:	4b0c      	ldr	r3, [pc, #48]	@ (80025f4 <MX_USART3_UART_Init+0x58>)
 80025c2:	220c      	movs	r2, #12
 80025c4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025c6:	4b0b      	ldr	r3, [pc, #44]	@ (80025f4 <MX_USART3_UART_Init+0x58>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80025cc:	4b09      	ldr	r3, [pc, #36]	@ (80025f4 <MX_USART3_UART_Init+0x58>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025d2:	4b08      	ldr	r3, [pc, #32]	@ (80025f4 <MX_USART3_UART_Init+0x58>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80025d8:	4b06      	ldr	r3, [pc, #24]	@ (80025f4 <MX_USART3_UART_Init+0x58>)
 80025da:	2200      	movs	r2, #0
 80025dc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80025de:	4805      	ldr	r0, [pc, #20]	@ (80025f4 <MX_USART3_UART_Init+0x58>)
 80025e0:	f007 f860 	bl	80096a4 <HAL_UART_Init>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d001      	beq.n	80025ee <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80025ea:	f000 fda8 	bl	800313e <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80025ee:	bf00      	nop
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	20000844 	.word	0x20000844
 80025f8:	40004800 	.word	0x40004800

080025fc <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002600:	4b14      	ldr	r3, [pc, #80]	@ (8002654 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002602:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002606:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8002608:	4b12      	ldr	r3, [pc, #72]	@ (8002654 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800260a:	2206      	movs	r2, #6
 800260c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800260e:	4b11      	ldr	r3, [pc, #68]	@ (8002654 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002610:	2202      	movs	r2, #2
 8002612:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002614:	4b0f      	ldr	r3, [pc, #60]	@ (8002654 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002616:	2202      	movs	r2, #2
 8002618:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800261a:	4b0e      	ldr	r3, [pc, #56]	@ (8002654 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800261c:	2200      	movs	r2, #0
 800261e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002620:	4b0c      	ldr	r3, [pc, #48]	@ (8002654 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002622:	2200      	movs	r2, #0
 8002624:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002626:	4b0b      	ldr	r3, [pc, #44]	@ (8002654 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002628:	2200      	movs	r2, #0
 800262a:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800262c:	4b09      	ldr	r3, [pc, #36]	@ (8002654 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800262e:	2200      	movs	r2, #0
 8002630:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002632:	4b08      	ldr	r3, [pc, #32]	@ (8002654 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002634:	2200      	movs	r2, #0
 8002636:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8002638:	4b06      	ldr	r3, [pc, #24]	@ (8002654 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800263a:	2200      	movs	r2, #0
 800263c:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800263e:	4805      	ldr	r0, [pc, #20]	@ (8002654 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002640:	f003 fcd7 	bl	8005ff2 <HAL_PCD_Init>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d001      	beq.n	800264e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800264a:	f000 fd78 	bl	800313e <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800264e:	bf00      	nop
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	200008cc 	.word	0x200008cc

08002658 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b082      	sub	sp, #8
 800265c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800265e:	4b0c      	ldr	r3, [pc, #48]	@ (8002690 <MX_DMA_Init+0x38>)
 8002660:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002662:	4a0b      	ldr	r2, [pc, #44]	@ (8002690 <MX_DMA_Init+0x38>)
 8002664:	f043 0301 	orr.w	r3, r3, #1
 8002668:	6493      	str	r3, [r2, #72]	@ 0x48
 800266a:	4b09      	ldr	r3, [pc, #36]	@ (8002690 <MX_DMA_Init+0x38>)
 800266c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800266e:	f003 0301 	and.w	r3, r3, #1
 8002672:	607b      	str	r3, [r7, #4]
 8002674:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8002676:	2200      	movs	r2, #0
 8002678:	2105      	movs	r1, #5
 800267a:	200f      	movs	r0, #15
 800267c:	f001 feff 	bl	800447e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002680:	200f      	movs	r0, #15
 8002682:	f001 ff18 	bl	80044b6 <HAL_NVIC_EnableIRQ>

}
 8002686:	bf00      	nop
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	40021000 	.word	0x40021000

08002694 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b08a      	sub	sp, #40	@ 0x28
 8002698:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800269a:	f107 0314 	add.w	r3, r7, #20
 800269e:	2200      	movs	r2, #0
 80026a0:	601a      	str	r2, [r3, #0]
 80026a2:	605a      	str	r2, [r3, #4]
 80026a4:	609a      	str	r2, [r3, #8]
 80026a6:	60da      	str	r2, [r3, #12]
 80026a8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80026aa:	4bbb      	ldr	r3, [pc, #748]	@ (8002998 <MX_GPIO_Init+0x304>)
 80026ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026ae:	4aba      	ldr	r2, [pc, #744]	@ (8002998 <MX_GPIO_Init+0x304>)
 80026b0:	f043 0310 	orr.w	r3, r3, #16
 80026b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026b6:	4bb8      	ldr	r3, [pc, #736]	@ (8002998 <MX_GPIO_Init+0x304>)
 80026b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026ba:	f003 0310 	and.w	r3, r3, #16
 80026be:	613b      	str	r3, [r7, #16]
 80026c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026c2:	4bb5      	ldr	r3, [pc, #724]	@ (8002998 <MX_GPIO_Init+0x304>)
 80026c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026c6:	4ab4      	ldr	r2, [pc, #720]	@ (8002998 <MX_GPIO_Init+0x304>)
 80026c8:	f043 0304 	orr.w	r3, r3, #4
 80026cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026ce:	4bb2      	ldr	r3, [pc, #712]	@ (8002998 <MX_GPIO_Init+0x304>)
 80026d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026d2:	f003 0304 	and.w	r3, r3, #4
 80026d6:	60fb      	str	r3, [r7, #12]
 80026d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026da:	4baf      	ldr	r3, [pc, #700]	@ (8002998 <MX_GPIO_Init+0x304>)
 80026dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026de:	4aae      	ldr	r2, [pc, #696]	@ (8002998 <MX_GPIO_Init+0x304>)
 80026e0:	f043 0301 	orr.w	r3, r3, #1
 80026e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026e6:	4bac      	ldr	r3, [pc, #688]	@ (8002998 <MX_GPIO_Init+0x304>)
 80026e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026ea:	f003 0301 	and.w	r3, r3, #1
 80026ee:	60bb      	str	r3, [r7, #8]
 80026f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026f2:	4ba9      	ldr	r3, [pc, #676]	@ (8002998 <MX_GPIO_Init+0x304>)
 80026f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026f6:	4aa8      	ldr	r2, [pc, #672]	@ (8002998 <MX_GPIO_Init+0x304>)
 80026f8:	f043 0302 	orr.w	r3, r3, #2
 80026fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026fe:	4ba6      	ldr	r3, [pc, #664]	@ (8002998 <MX_GPIO_Init+0x304>)
 8002700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002702:	f003 0302 	and.w	r3, r3, #2
 8002706:	607b      	str	r3, [r7, #4]
 8002708:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800270a:	4ba3      	ldr	r3, [pc, #652]	@ (8002998 <MX_GPIO_Init+0x304>)
 800270c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800270e:	4aa2      	ldr	r2, [pc, #648]	@ (8002998 <MX_GPIO_Init+0x304>)
 8002710:	f043 0308 	orr.w	r3, r3, #8
 8002714:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002716:	4ba0      	ldr	r3, [pc, #640]	@ (8002998 <MX_GPIO_Init+0x304>)
 8002718:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800271a:	f003 0308 	and.w	r3, r3, #8
 800271e:	603b      	str	r3, [r7, #0]
 8002720:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|LED_RED_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8002722:	2200      	movs	r2, #0
 8002724:	f44f 718e 	mov.w	r1, #284	@ 0x11c
 8002728:	489c      	ldr	r0, [pc, #624]	@ (800299c <MX_GPIO_Init+0x308>)
 800272a:	f002 fcf7 	bl	800511c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 800272e:	2200      	movs	r2, #0
 8002730:	f248 1104 	movw	r1, #33028	@ 0x8104
 8002734:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002738:	f002 fcf0 	bl	800511c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BUZZER_Pin|ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin
 800273c:	2200      	movs	r2, #0
 800273e:	f24f 0116 	movw	r1, #61462	@ 0xf016
 8002742:	4897      	ldr	r0, [pc, #604]	@ (80029a0 <MX_GPIO_Init+0x30c>)
 8002744:	f002 fcea 	bl	800511c <HAL_GPIO_WritePin>
                          |LED2_Pin|SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8002748:	2200      	movs	r2, #0
 800274a:	f241 0181 	movw	r1, #4225	@ 0x1081
 800274e:	4895      	ldr	r0, [pc, #596]	@ (80029a4 <MX_GPIO_Init+0x310>)
 8002750:	f002 fce4 	bl	800511c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8002754:	2201      	movs	r2, #1
 8002756:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800275a:	4892      	ldr	r0, [pc, #584]	@ (80029a4 <MX_GPIO_Init+0x310>)
 800275c:	f002 fcde 	bl	800511c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VL53L0X_XSHUT_GPIO_Port, VL53L0X_XSHUT_Pin, GPIO_PIN_RESET);
 8002760:	2200      	movs	r2, #0
 8002762:	2140      	movs	r1, #64	@ 0x40
 8002764:	4890      	ldr	r0, [pc, #576]	@ (80029a8 <MX_GPIO_Init+0x314>)
 8002766:	f002 fcd9 	bl	800511c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 800276a:	2201      	movs	r2, #1
 800276c:	2120      	movs	r1, #32
 800276e:	488c      	ldr	r0, [pc, #560]	@ (80029a0 <MX_GPIO_Init+0x30c>)
 8002770:	f002 fcd4 	bl	800511c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8002774:	2201      	movs	r2, #1
 8002776:	2101      	movs	r1, #1
 8002778:	4888      	ldr	r0, [pc, #544]	@ (800299c <MX_GPIO_Init+0x308>)
 800277a:	f002 fccf 	bl	800511c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin LED_RED_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin
                           ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|LED_RED_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin
 800277e:	f240 131d 	movw	r3, #285	@ 0x11d
 8002782:	617b      	str	r3, [r7, #20]
                          |ISM43362_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002784:	2301      	movs	r3, #1
 8002786:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002788:	2300      	movs	r3, #0
 800278a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800278c:	2300      	movs	r3, #0
 800278e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002790:	f107 0314 	add.w	r3, r7, #20
 8002794:	4619      	mov	r1, r3
 8002796:	4881      	ldr	r0, [pc, #516]	@ (800299c <MX_GPIO_Init+0x308>)
 8002798:	f002 fa0a 	bl	8004bb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 800279c:	2362      	movs	r3, #98	@ 0x62
 800279e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80027a0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80027a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a6:	2300      	movs	r3, #0
 80027a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80027aa:	f107 0314 	add.w	r3, r7, #20
 80027ae:	4619      	mov	r1, r3
 80027b0:	487a      	ldr	r0, [pc, #488]	@ (800299c <MX_GPIO_Init+0x308>)
 80027b2:	f002 f9fd 	bl	8004bb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80027b6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80027ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80027bc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80027c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c2:	2300      	movs	r3, #0
 80027c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027c6:	f107 0314 	add.w	r3, r7, #20
 80027ca:	4619      	mov	r1, r3
 80027cc:	4876      	ldr	r0, [pc, #472]	@ (80029a8 <MX_GPIO_Init+0x314>)
 80027ce:	f002 f9ef 	bl	8004bb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 80027d2:	233f      	movs	r3, #63	@ 0x3f
 80027d4:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80027d6:	230b      	movs	r3, #11
 80027d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027da:	2300      	movs	r3, #0
 80027dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027de:	f107 0314 	add.w	r3, r7, #20
 80027e2:	4619      	mov	r1, r3
 80027e4:	4870      	ldr	r0, [pc, #448]	@ (80029a8 <MX_GPIO_Init+0x314>)
 80027e6:	f002 f9e3 	bl	8004bb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D0_Pin;
 80027ea:	2302      	movs	r3, #2
 80027ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ee:	2302      	movs	r3, #2
 80027f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f2:	2300      	movs	r3, #0
 80027f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027f6:	2303      	movs	r3, #3
 80027f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80027fa:	2308      	movs	r3, #8
 80027fc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D0_GPIO_Port, &GPIO_InitStruct);
 80027fe:	f107 0314 	add.w	r3, r7, #20
 8002802:	4619      	mov	r1, r3
 8002804:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002808:	f002 f9d2 	bl	8004bb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 800280c:	f248 1304 	movw	r3, #33028	@ 0x8104
 8002810:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002812:	2301      	movs	r3, #1
 8002814:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002816:	2300      	movs	r3, #0
 8002818:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800281a:	2300      	movs	r3, #0
 800281c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800281e:	f107 0314 	add.w	r3, r7, #20
 8002822:	4619      	mov	r1, r3
 8002824:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002828:	f002 f9c2 	bl	8004bb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 800282c:	2310      	movs	r3, #16
 800282e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002830:	230b      	movs	r3, #11
 8002832:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002834:	2300      	movs	r3, #0
 8002836:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8002838:	f107 0314 	add.w	r3, r7, #20
 800283c:	4619      	mov	r1, r3
 800283e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002842:	f002 f9b5 	bl	8004bb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8002846:	23e0      	movs	r3, #224	@ 0xe0
 8002848:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800284a:	2302      	movs	r3, #2
 800284c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800284e:	2300      	movs	r3, #0
 8002850:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002852:	2303      	movs	r3, #3
 8002854:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002856:	2305      	movs	r3, #5
 8002858:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800285a:	f107 0314 	add.w	r3, r7, #20
 800285e:	4619      	mov	r1, r3
 8002860:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002864:	f002 f9a4 	bl	8004bb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8002868:	2301      	movs	r3, #1
 800286a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800286c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002870:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002872:	2300      	movs	r3, #0
 8002874:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8002876:	f107 0314 	add.w	r3, r7, #20
 800287a:	4619      	mov	r1, r3
 800287c:	4848      	ldr	r0, [pc, #288]	@ (80029a0 <MX_GPIO_Init+0x30c>)
 800287e:	f002 f997 	bl	8004bb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUZZER_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin;
 8002882:	2302      	movs	r3, #2
 8002884:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002886:	2301      	movs	r3, #1
 8002888:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800288a:	2302      	movs	r3, #2
 800288c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800288e:	2300      	movs	r3, #0
 8002890:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8002892:	f107 0314 	add.w	r3, r7, #20
 8002896:	4619      	mov	r1, r3
 8002898:	4841      	ldr	r0, [pc, #260]	@ (80029a0 <MX_GPIO_Init+0x30c>)
 800289a:	f002 f989 	bl	8004bb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 800289e:	f24f 0334 	movw	r3, #61492	@ 0xf034
 80028a2:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028a4:	2301      	movs	r3, #1
 80028a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a8:	2300      	movs	r3, #0
 80028aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ac:	2300      	movs	r3, #0
 80028ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028b0:	f107 0314 	add.w	r3, r7, #20
 80028b4:	4619      	mov	r1, r3
 80028b6:	483a      	ldr	r0, [pc, #232]	@ (80029a0 <MX_GPIO_Init+0x30c>)
 80028b8:	f002 f97a 	bl	8004bb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 80028bc:	f64c 4304 	movw	r3, #52228	@ 0xcc04
 80028c0:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80028c2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80028c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c8:	2300      	movs	r3, #0
 80028ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80028cc:	f107 0314 	add.w	r3, r7, #20
 80028d0:	4619      	mov	r1, r3
 80028d2:	4834      	ldr	r0, [pc, #208]	@ (80029a4 <MX_GPIO_Init+0x310>)
 80028d4:	f002 f96c 	bl	8004bb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 80028d8:	f243 0381 	movw	r3, #12417	@ 0x3081
 80028dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028de:	2301      	movs	r3, #1
 80028e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e2:	2300      	movs	r3, #0
 80028e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028e6:	2300      	movs	r3, #0
 80028e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80028ea:	f107 0314 	add.w	r3, r7, #20
 80028ee:	4619      	mov	r1, r3
 80028f0:	482c      	ldr	r0, [pc, #176]	@ (80029a4 <MX_GPIO_Init+0x310>)
 80028f2:	f002 f95d 	bl	8004bb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : VL53L0X_XSHUT_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin;
 80028f6:	2340      	movs	r3, #64	@ 0x40
 80028f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028fa:	2301      	movs	r3, #1
 80028fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028fe:	2300      	movs	r3, #0
 8002900:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002902:	2300      	movs	r3, #0
 8002904:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VL53L0X_XSHUT_GPIO_Port, &GPIO_InitStruct);
 8002906:	f107 0314 	add.w	r3, r7, #20
 800290a:	4619      	mov	r1, r3
 800290c:	4826      	ldr	r0, [pc, #152]	@ (80029a8 <MX_GPIO_Init+0x314>)
 800290e:	f002 f94f 	bl	8004bb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8002912:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002916:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002918:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800291c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800291e:	2300      	movs	r3, #0
 8002920:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002922:	f107 0314 	add.w	r3, r7, #20
 8002926:	4619      	mov	r1, r3
 8002928:	481f      	ldr	r0, [pc, #124]	@ (80029a8 <MX_GPIO_Init+0x314>)
 800292a:	f002 f941 	bl	8004bb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 800292e:	2302      	movs	r3, #2
 8002930:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002932:	2302      	movs	r3, #2
 8002934:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002936:	2300      	movs	r3, #0
 8002938:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800293a:	2303      	movs	r3, #3
 800293c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800293e:	2305      	movs	r3, #5
 8002940:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8002942:	f107 0314 	add.w	r3, r7, #20
 8002946:	4619      	mov	r1, r3
 8002948:	4816      	ldr	r0, [pc, #88]	@ (80029a4 <MX_GPIO_Init+0x310>)
 800294a:	f002 f931 	bl	8004bb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 800294e:	2378      	movs	r3, #120	@ 0x78
 8002950:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002952:	2302      	movs	r3, #2
 8002954:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002956:	2300      	movs	r3, #0
 8002958:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800295a:	2303      	movs	r3, #3
 800295c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800295e:	2307      	movs	r3, #7
 8002960:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002962:	f107 0314 	add.w	r3, r7, #20
 8002966:	4619      	mov	r1, r3
 8002968:	480e      	ldr	r0, [pc, #56]	@ (80029a4 <MX_GPIO_Init+0x310>)
 800296a:	f002 f921 	bl	8004bb0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 800296e:	2200      	movs	r2, #0
 8002970:	2105      	movs	r1, #5
 8002972:	2017      	movs	r0, #23
 8002974:	f001 fd83 	bl	800447e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002978:	2017      	movs	r0, #23
 800297a:	f001 fd9c 	bl	80044b6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800297e:	2200      	movs	r2, #0
 8002980:	2105      	movs	r1, #5
 8002982:	2028      	movs	r0, #40	@ 0x28
 8002984:	f001 fd7b 	bl	800447e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002988:	2028      	movs	r0, #40	@ 0x28
 800298a:	f001 fd94 	bl	80044b6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800298e:	bf00      	nop
 8002990:	3728      	adds	r7, #40	@ 0x28
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	40021000 	.word	0x40021000
 800299c:	48001000 	.word	0x48001000
 80029a0:	48000400 	.word	0x48000400
 80029a4:	48000c00 	.word	0x48000c00
 80029a8:	48000800 	.word	0x48000800

080029ac <Enable_LSM6DSL_WakeUp>:

/* USER CODE BEGIN 4 */
void Enable_LSM6DSL_WakeUp(uint8_t threshold)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b088      	sub	sp, #32
 80029b0:	af04      	add	r7, sp, #16
 80029b2:	4603      	mov	r3, r0
 80029b4:	71fb      	strb	r3, [r7, #7]
    uint8_t regData = 0x02;
 80029b6:	2302      	movs	r3, #2
 80029b8:	73fb      	strb	r3, [r7, #15]

    // 1.  TAP_CFG (0x58)  -> 
    // Bit 7 (INTERRUPTS_ENABLE) = 1
    // Bit 5 (SLOPE_FDS) = 1 ()
    regData = 0x90; // Binary: 1001 0000
 80029ba:	2390      	movs	r3, #144	@ 0x90
 80029bc:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(&hi2c2, LSM6DSL_ADDR, 0x58, I2C_MEMADD_SIZE_8BIT, &regData, 1, 100);
 80029be:	2364      	movs	r3, #100	@ 0x64
 80029c0:	9302      	str	r3, [sp, #8]
 80029c2:	2301      	movs	r3, #1
 80029c4:	9301      	str	r3, [sp, #4]
 80029c6:	f107 030f 	add.w	r3, r7, #15
 80029ca:	9300      	str	r3, [sp, #0]
 80029cc:	2301      	movs	r3, #1
 80029ce:	2258      	movs	r2, #88	@ 0x58
 80029d0:	21d4      	movs	r1, #212	@ 0xd4
 80029d2:	481b      	ldr	r0, [pc, #108]	@ (8002a40 <Enable_LSM6DSL_WakeUp+0x94>)
 80029d4:	f002 fd86 	bl	80054e4 <HAL_I2C_Mem_Write>

    // 2.  WAKE_UP_THS (0x5B) -> 
    //  6 bit (0~63)
    regData = threshold & 0x3F;
 80029d8:	79fb      	ldrb	r3, [r7, #7]
 80029da:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80029de:	b2db      	uxtb	r3, r3
 80029e0:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(&hi2c2, LSM6DSL_ADDR, 0x5B, I2C_MEMADD_SIZE_8BIT, &regData, 1, 100);
 80029e2:	2364      	movs	r3, #100	@ 0x64
 80029e4:	9302      	str	r3, [sp, #8]
 80029e6:	2301      	movs	r3, #1
 80029e8:	9301      	str	r3, [sp, #4]
 80029ea:	f107 030f 	add.w	r3, r7, #15
 80029ee:	9300      	str	r3, [sp, #0]
 80029f0:	2301      	movs	r3, #1
 80029f2:	225b      	movs	r2, #91	@ 0x5b
 80029f4:	21d4      	movs	r1, #212	@ 0xd4
 80029f6:	4812      	ldr	r0, [pc, #72]	@ (8002a40 <Enable_LSM6DSL_WakeUp+0x94>)
 80029f8:	f002 fd74 	bl	80054e4 <HAL_I2C_Mem_Write>

    // 3.  WAKE_UP_DUR (0x5C) -> 
    //  0 
    regData = 0x00;
 80029fc:	2300      	movs	r3, #0
 80029fe:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(&hi2c2, LSM6DSL_ADDR, 0x5C, I2C_MEMADD_SIZE_8BIT, &regData, 1, 100);
 8002a00:	2364      	movs	r3, #100	@ 0x64
 8002a02:	9302      	str	r3, [sp, #8]
 8002a04:	2301      	movs	r3, #1
 8002a06:	9301      	str	r3, [sp, #4]
 8002a08:	f107 030f 	add.w	r3, r7, #15
 8002a0c:	9300      	str	r3, [sp, #0]
 8002a0e:	2301      	movs	r3, #1
 8002a10:	225c      	movs	r2, #92	@ 0x5c
 8002a12:	21d4      	movs	r1, #212	@ 0xd4
 8002a14:	480a      	ldr	r0, [pc, #40]	@ (8002a40 <Enable_LSM6DSL_WakeUp+0x94>)
 8002a16:	f002 fd65 	bl	80054e4 <HAL_I2C_Mem_Write>

    // 4.  MD1_CFG (0x5E) ->  Wake-up  INT1 
    // Bit 5 (INT1_WU) = 1
    regData = 0x20; // Binary: 0010 0000
 8002a1a:	2320      	movs	r3, #32
 8002a1c:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(&hi2c2, LSM6DSL_ADDR, 0x5E, I2C_MEMADD_SIZE_8BIT, &regData, 1, 100);
 8002a1e:	2364      	movs	r3, #100	@ 0x64
 8002a20:	9302      	str	r3, [sp, #8]
 8002a22:	2301      	movs	r3, #1
 8002a24:	9301      	str	r3, [sp, #4]
 8002a26:	f107 030f 	add.w	r3, r7, #15
 8002a2a:	9300      	str	r3, [sp, #0]
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	225e      	movs	r2, #94	@ 0x5e
 8002a30:	21d4      	movs	r1, #212	@ 0xd4
 8002a32:	4803      	ldr	r0, [pc, #12]	@ (8002a40 <Enable_LSM6DSL_WakeUp+0x94>)
 8002a34:	f002 fd56 	bl	80054e4 <HAL_I2C_Mem_Write>

    //printf("LSM6DSL Wake-up Mode Enabled!\r\n");
}
 8002a38:	bf00      	nop
 8002a3a:	3710      	adds	r7, #16
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	2000066c 	.word	0x2000066c

08002a44 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	80fb      	strh	r3, [r7, #6]
    //  PD11 (LSM6DSL INT1) 
    if (GPIO_Pin == GPIO_PIN_11) {
 8002a4e:	88fb      	ldrh	r3, [r7, #6]
 8002a50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002a54:	d102      	bne.n	8002a5c <HAL_GPIO_EXTI_Callback+0x18>
        g_MotionDetected = 1; //  Task 
 8002a56:	4b04      	ldr	r3, [pc, #16]	@ (8002a68 <HAL_GPIO_EXTI_Callback+0x24>)
 8002a58:	2201      	movs	r2, #1
 8002a5a:	701a      	strb	r2, [r3, #0]
    }
}
 8002a5c:	bf00      	nop
 8002a5e:	370c      	adds	r7, #12
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr
 8002a68:	20001f15 	.word	0x20001f15

08002a6c <HAL_TIM_IC_CaptureCallback>:
    */
}
// DMA  (buffer )

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b086      	sub	sp, #24
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a7c:	d138      	bne.n	8002af0 <HAL_TIM_IC_CaptureCallback+0x84>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	7f1b      	ldrb	r3, [r3, #28]
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d134      	bne.n	8002af0 <HAL_TIM_IC_CaptureCallback+0x84>
    {
        // 1.  ( DMA Size=1 buff[0])
        uint32_t current_capture = hall_buff[0];
 8002a86:	4b1c      	ldr	r3, [pc, #112]	@ (8002af8 <HAL_TIM_IC_CaptureCallback+0x8c>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	617b      	str	r3, [r7, #20]
        static uint32_t last_capture = 0;

        // 3. 
        //  unsigned int  Timer  (Overflow)
        //  10 -  4294967290 = 16 ()
        uint32_t diff = current_capture - last_capture;
 8002a8c:	4b1b      	ldr	r3, [pc, #108]	@ (8002afc <HAL_TIM_IC_CaptureCallback+0x90>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	697a      	ldr	r2, [r7, #20]
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	613b      	str	r3, [r7, #16]

        // 4. 
        last_capture = current_capture;
 8002a96:	4a19      	ldr	r2, [pc, #100]	@ (8002afc <HAL_TIM_IC_CaptureCallback+0x90>)
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	6013      	str	r3, [r2, #0]

        // ---  ---
        // :  10ms  ( 720km/h)
        //  diff  ( > 20000000 = 20)
        if (diff > 10000 && diff < 20000000)
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d924      	bls.n	8002af0 <HAL_TIM_IC_CaptureCallback+0x84>
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	4a15      	ldr	r2, [pc, #84]	@ (8002b00 <HAL_TIM_IC_CaptureCallback+0x94>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d820      	bhi.n	8002af0 <HAL_TIM_IC_CaptureCallback+0x84>
        {
            float time_sec = diff / 1000000.0f; // 
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	ee07 3a90 	vmov	s15, r3
 8002ab4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002ab8:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8002b04 <HAL_TIM_IC_CaptureCallback+0x98>
 8002abc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ac0:	edc7 7a03 	vstr	s15, [r7, #12]
            float speed_mps = WHEEL_CIRCUMFERENCE / time_sec;
 8002ac4:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002ac8:	ed97 7a03 	vldr	s14, [r7, #12]
 8002acc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ad0:	edc7 7a02 	vstr	s15, [r7, #8]
            bike_speed_kmh = speed_mps * 3.6f;
 8002ad4:	edd7 7a02 	vldr	s15, [r7, #8]
 8002ad8:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8002b08 <HAL_TIM_IC_CaptureCallback+0x9c>
 8002adc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ae0:	4b0a      	ldr	r3, [pc, #40]	@ (8002b0c <HAL_TIM_IC_CaptureCallback+0xa0>)
 8002ae2:	edc3 7a00 	vstr	s15, [r3]

            //  ( Task )
            last_hall_tick = HAL_GetTick();
 8002ae6:	f001 fbbf 	bl	8004268 <HAL_GetTick>
 8002aea:	4603      	mov	r3, r0
 8002aec:	4a08      	ldr	r2, [pc, #32]	@ (8002b10 <HAL_TIM_IC_CaptureCallback+0xa4>)
 8002aee:	6013      	str	r3, [r2, #0]

            //  ( 500000 ~ 1000000 )
            // printf("[ISR] Valid Diff: %lu, Speed: %.1f\r\n", diff, bike_speed_kmh);
        }
    }
}
 8002af0:	bf00      	nop
 8002af2:	3718      	adds	r7, #24
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	20001f18 	.word	0x20001f18
 8002afc:	20001f28 	.word	0x20001f28
 8002b00:	01312cff 	.word	0x01312cff
 8002b04:	49742400 	.word	0x49742400
 8002b08:	40666666 	.word	0x40666666
 8002b0c:	20001f20 	.word	0x20001f20
 8002b10:	20001f24 	.word	0x20001f24

08002b14 <Alarm_Beep>:
void Alarm_Beep(int times, int duration_ms) {
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b084      	sub	sp, #16
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
 8002b1c:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < times; i++) {
 8002b1e:	2300      	movs	r3, #0
 8002b20:	60fb      	str	r3, [r7, #12]
 8002b22:	e014      	b.n	8002b4e <Alarm_Beep+0x3a>
        // 1.  ()
        HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 8002b24:	2201      	movs	r2, #1
 8002b26:	2102      	movs	r1, #2
 8002b28:	480d      	ldr	r0, [pc, #52]	@ (8002b60 <Alarm_Beep+0x4c>)
 8002b2a:	f002 faf7 	bl	800511c <HAL_GPIO_WritePin>
        HAL_Delay(duration_ms);
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	4618      	mov	r0, r3
 8002b32:	f001 fba5 	bl	8004280 <HAL_Delay>

        // 2.  ()
        HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8002b36:	2200      	movs	r2, #0
 8002b38:	2102      	movs	r1, #2
 8002b3a:	4809      	ldr	r0, [pc, #36]	@ (8002b60 <Alarm_Beep+0x4c>)
 8002b3c:	f002 faee 	bl	800511c <HAL_GPIO_WritePin>
        HAL_Delay(duration_ms); // 
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	4618      	mov	r0, r3
 8002b44:	f001 fb9c 	bl	8004280 <HAL_Delay>
    for (int i = 0; i < times; i++) {
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	3301      	adds	r3, #1
 8002b4c:	60fb      	str	r3, [r7, #12]
 8002b4e:	68fa      	ldr	r2, [r7, #12]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	429a      	cmp	r2, r3
 8002b54:	dbe6      	blt.n	8002b24 <Alarm_Beep+0x10>
    }
}
 8002b56:	bf00      	nop
 8002b58:	bf00      	nop
 8002b5a:	3710      	adds	r7, #16
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	48000400 	.word	0x48000400

08002b64 <LCD_Clear>:
void LCD_Clear(void)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	af00      	add	r7, sp, #0
    // 
    LCD_SetCursor(0, 0);
 8002b68:	2100      	movs	r1, #0
 8002b6a:	2000      	movs	r0, #0
 8002b6c:	f7ff f988 	bl	8001e80 <LCD_SetCursor>
    LCD_String("                    "); // 16 
 8002b70:	4807      	ldr	r0, [pc, #28]	@ (8002b90 <LCD_Clear+0x2c>)
 8002b72:	f7ff f968 	bl	8001e46 <LCD_String>

    LCD_SetCursor(1, 0);
 8002b76:	2100      	movs	r1, #0
 8002b78:	2001      	movs	r0, #1
 8002b7a:	f7ff f981 	bl	8001e80 <LCD_SetCursor>
    LCD_String("                    "); // 16 
 8002b7e:	4804      	ldr	r0, [pc, #16]	@ (8002b90 <LCD_Clear+0x2c>)
 8002b80:	f7ff f961 	bl	8001e46 <LCD_String>

    // 
    LCD_SetCursor(0, 0);
 8002b84:	2100      	movs	r1, #0
 8002b86:	2000      	movs	r0, #0
 8002b88:	f7ff f97a 	bl	8001e80 <LCD_SetCursor>
}
 8002b8c:	bf00      	nop
 8002b8e:	bd80      	pop	{r7, pc}
 8002b90:	08011804 	.word	0x08011804

08002b94 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b082      	sub	sp, #8
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002b9c:	2001      	movs	r0, #1
 8002b9e:	f008 ffbd 	bl	800bb1c <osDelay>
 8002ba2:	e7fb      	b.n	8002b9c <StartDefaultTask+0x8>

08002ba4 <StartSystemTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSystemTask */
void StartSystemTask(void const * argument)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b0aa      	sub	sp, #168	@ 0xa8
 8002ba8:	af02      	add	r7, sp, #8
 8002baa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSystemTask */

  // 
  //  ( 255) 
  SystemState_t last_loop_state = 255;
 8002bac:	23ff      	movs	r3, #255	@ 0xff
 8002bae:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
  for(;;)
  {
    // =========================================================
    // Part 0: []  ( LCD)
    // =========================================================
	  if (currentState != last_loop_state)
 8002bb2:	4ba4      	ldr	r3, [pc, #656]	@ (8002e44 <StartSystemTask+0x2a0>)
 8002bb4:	781b      	ldrb	r3, [r3, #0]
 8002bb6:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d070      	beq.n	8002ca0 <StartSystemTask+0xfc>
	      {
	      LCD_Clear();
 8002bbe:	f7ff ffd1 	bl	8002b64 <LCD_Clear>

	      if (currentState == STATE_LOCKED) {
 8002bc2:	4ba0      	ldr	r3, [pc, #640]	@ (8002e44 <StartSystemTask+0x2a0>)
 8002bc4:	781b      	ldrb	r3, [r3, #0]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d12e      	bne.n	8002c28 <StartSystemTask+0x84>
	          // [] 

	          // 
	          LCD_SetCursor(0, 0);
 8002bca:	2100      	movs	r1, #0
 8002bcc:	2000      	movs	r0, #0
 8002bce:	f7ff f957 	bl	8001e80 <LCD_SetCursor>
	          LCD_String("Locked!       ");
 8002bd2:	489d      	ldr	r0, [pc, #628]	@ (8002e48 <StartSystemTask+0x2a4>)
 8002bd4:	f7ff f937 	bl	8001e46 <LCD_String>

	          // 
	          char msg[20];
	          snprintf(msg, sizeof(msg), "Total: %.2f kcal", total_kcal);
 8002bd8:	4b9c      	ldr	r3, [pc, #624]	@ (8002e4c <StartSystemTask+0x2a8>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f7fd fcb3 	bl	8000548 <__aeabi_f2d>
 8002be2:	4602      	mov	r2, r0
 8002be4:	460b      	mov	r3, r1
 8002be6:	f107 0078 	add.w	r0, r7, #120	@ 0x78
 8002bea:	e9cd 2300 	strd	r2, r3, [sp]
 8002bee:	4a98      	ldr	r2, [pc, #608]	@ (8002e50 <StartSystemTask+0x2ac>)
 8002bf0:	2114      	movs	r1, #20
 8002bf2:	f00b f90b 	bl	800de0c <sniprintf>
	          LCD_SetCursor(1, 0);
 8002bf6:	2100      	movs	r1, #0
 8002bf8:	2001      	movs	r0, #1
 8002bfa:	f7ff f941 	bl	8001e80 <LCD_SetCursor>
	          LCD_String(msg);
 8002bfe:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8002c02:	4618      	mov	r0, r3
 8002c04:	f7ff f91f 	bl	8001e46 <LCD_String>

	          // [] 
	          total_kcal = 0;
 8002c08:	4b90      	ldr	r3, [pc, #576]	@ (8002e4c <StartSystemTask+0x2a8>)
 8002c0a:	f04f 0200 	mov.w	r2, #0
 8002c0e:	601a      	str	r2, [r3, #0]

	          // LED 
	          HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_SET);
 8002c10:	2201      	movs	r2, #1
 8002c12:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002c16:	488f      	ldr	r0, [pc, #572]	@ (8002e54 <StartSystemTask+0x2b0>)
 8002c18:	f002 fa80 	bl	800511c <HAL_GPIO_WritePin>
	          HAL_GPIO_WritePin(GPIOE, LED_RED_Pin, GPIO_PIN_SET);
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	2108      	movs	r1, #8
 8002c20:	488d      	ldr	r0, [pc, #564]	@ (8002e58 <StartSystemTask+0x2b4>)
 8002c22:	f002 fa7b 	bl	800511c <HAL_GPIO_WritePin>
 8002c26:	e037      	b.n	8002c98 <StartSystemTask+0xf4>
	      }
	      else if (currentState == STATE_UNLOCKED) {
 8002c28:	4b86      	ldr	r3, [pc, #536]	@ (8002e44 <StartSystemTask+0x2a0>)
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d133      	bne.n	8002c98 <StartSystemTask+0xf4>
	          //  ()
	    	  LCD_SetCursor(0, 0);
 8002c30:	2100      	movs	r1, #0
 8002c32:	2000      	movs	r0, #0
 8002c34:	f7ff f924 	bl	8001e80 <LCD_SetCursor>
	          LCD_String("Bike Unlocked!  ");
 8002c38:	4888      	ldr	r0, [pc, #544]	@ (8002e5c <StartSystemTask+0x2b8>)
 8002c3a:	f7ff f904 	bl	8001e46 <LCD_String>

	          //  ( 0.00)
	          char msg[20];
	          snprintf(msg, sizeof(msg), "Kcal: %.2f      ", total_kcal);
 8002c3e:	4b83      	ldr	r3, [pc, #524]	@ (8002e4c <StartSystemTask+0x2a8>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7fd fc80 	bl	8000548 <__aeabi_f2d>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	460b      	mov	r3, r1
 8002c4c:	f107 0064 	add.w	r0, r7, #100	@ 0x64
 8002c50:	e9cd 2300 	strd	r2, r3, [sp]
 8002c54:	4a82      	ldr	r2, [pc, #520]	@ (8002e60 <StartSystemTask+0x2bc>)
 8002c56:	2114      	movs	r1, #20
 8002c58:	f00b f8d8 	bl	800de0c <sniprintf>
	          LCD_SetCursor(1, 0);
 8002c5c:	2100      	movs	r1, #0
 8002c5e:	2001      	movs	r0, #1
 8002c60:	f7ff f90e 	bl	8001e80 <LCD_SetCursor>
	          LCD_String(msg);
 8002c64:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f7ff f8ec 	bl	8001e46 <LCD_String>

	          // 
	          last_motion_tick = HAL_GetTick();
 8002c6e:	f001 fafb 	bl	8004268 <HAL_GetTick>
 8002c72:	4603      	mov	r3, r0
 8002c74:	4a7b      	ldr	r2, [pc, #492]	@ (8002e64 <StartSystemTask+0x2c0>)
 8002c76:	6013      	str	r3, [r2, #0]
	          last_kcal_calc_tick = HAL_GetTick();
 8002c78:	f001 faf6 	bl	8004268 <HAL_GetTick>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	4a7a      	ldr	r2, [pc, #488]	@ (8002e68 <StartSystemTask+0x2c4>)
 8002c80:	6013      	str	r3, [r2, #0]

	          HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_RESET);
 8002c82:	2200      	movs	r2, #0
 8002c84:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002c88:	4872      	ldr	r0, [pc, #456]	@ (8002e54 <StartSystemTask+0x2b0>)
 8002c8a:	f002 fa47 	bl	800511c <HAL_GPIO_WritePin>
	          HAL_GPIO_WritePin(GPIOE, LED_RED_Pin, GPIO_PIN_RESET);
 8002c8e:	2200      	movs	r2, #0
 8002c90:	2108      	movs	r1, #8
 8002c92:	4871      	ldr	r0, [pc, #452]	@ (8002e58 <StartSystemTask+0x2b4>)
 8002c94:	f002 fa42 	bl	800511c <HAL_GPIO_WritePin>

	          //Alarm_Beep(2, 100);
	      }
	      last_loop_state = currentState;
 8002c98:	4b6a      	ldr	r3, [pc, #424]	@ (8002e44 <StartSystemTask+0x2a0>)
 8002c9a:	781b      	ldrb	r3, [r3, #0]
 8002c9c:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
	  }

    // =========================================================
    // Part 1:  ( currentState)
    // =========================================================
    GPIO_PinState raw_state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8002ca0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002ca4:	4871      	ldr	r0, [pc, #452]	@ (8002e6c <StartSystemTask+0x2c8>)
 8002ca6:	f002 fa21 	bl	80050ec <HAL_GPIO_ReadPin>
 8002caa:	4603      	mov	r3, r0
 8002cac:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e

    if (raw_state != last_btn_state) {
 8002cb0:	4b6f      	ldr	r3, [pc, #444]	@ (8002e70 <StartSystemTask+0x2cc>)
 8002cb2:	781b      	ldrb	r3, [r3, #0]
 8002cb4:	f897 209e 	ldrb.w	r2, [r7, #158]	@ 0x9e
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d074      	beq.n	8002da6 <StartSystemTask+0x202>
        osDelay(20);
 8002cbc:	2014      	movs	r0, #20
 8002cbe:	f008 ff2d 	bl	800bb1c <osDelay>
        current_btn_state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8002cc2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002cc6:	4869      	ldr	r0, [pc, #420]	@ (8002e6c <StartSystemTask+0x2c8>)
 8002cc8:	f002 fa10 	bl	80050ec <HAL_GPIO_ReadPin>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	461a      	mov	r2, r3
 8002cd0:	4b68      	ldr	r3, [pc, #416]	@ (8002e74 <StartSystemTask+0x2d0>)
 8002cd2:	701a      	strb	r2, [r3, #0]

        if (current_btn_state != last_btn_state) {
 8002cd4:	4b67      	ldr	r3, [pc, #412]	@ (8002e74 <StartSystemTask+0x2d0>)
 8002cd6:	781a      	ldrb	r2, [r3, #0]
 8002cd8:	4b65      	ldr	r3, [pc, #404]	@ (8002e70 <StartSystemTask+0x2cc>)
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	d062      	beq.n	8002da6 <StartSystemTask+0x202>
            //  Pattern
            if ((HAL_GetTick() - last_btn_activity) > PATTERN_TIMEOUT) {
 8002ce0:	f001 fac2 	bl	8004268 <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	4b64      	ldr	r3, [pc, #400]	@ (8002e78 <StartSystemTask+0x2d4>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002cf0:	d906      	bls.n	8002d00 <StartSystemTask+0x15c>
                if (current_btn_state == BTN_PRESSED_STATE) btn_pattern_stage = 0;
 8002cf2:	4b60      	ldr	r3, [pc, #384]	@ (8002e74 <StartSystemTask+0x2d0>)
 8002cf4:	781b      	ldrb	r3, [r3, #0]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d102      	bne.n	8002d00 <StartSystemTask+0x15c>
 8002cfa:	4b60      	ldr	r3, [pc, #384]	@ (8002e7c <StartSystemTask+0x2d8>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	701a      	strb	r2, [r3, #0]
            }

            if (current_btn_state == BTN_PRESSED_STATE) {
 8002d00:	4b5c      	ldr	r3, [pc, #368]	@ (8002e74 <StartSystemTask+0x2d0>)
 8002d02:	781b      	ldrb	r3, [r3, #0]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d105      	bne.n	8002d14 <StartSystemTask+0x170>
                btn_press_start_time = HAL_GetTick();
 8002d08:	f001 faae 	bl	8004268 <HAL_GetTick>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	4a5c      	ldr	r2, [pc, #368]	@ (8002e80 <StartSystemTask+0x2dc>)
 8002d10:	6013      	str	r3, [r2, #0]
 8002d12:	e044      	b.n	8002d9e <StartSystemTask+0x1fa>
            }
            else {
                // 
                uint32_t press_duration = HAL_GetTick() - btn_press_start_time;
 8002d14:	f001 faa8 	bl	8004268 <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	4b59      	ldr	r3, [pc, #356]	@ (8002e80 <StartSystemTask+0x2dc>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
                last_btn_activity = HAL_GetTick();
 8002d24:	f001 faa0 	bl	8004268 <HAL_GetTick>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	4a53      	ldr	r2, [pc, #332]	@ (8002e78 <StartSystemTask+0x2d4>)
 8002d2c:	6013      	str	r3, [r2, #0]

                // 
                if (press_duration < PRESS_SHORT_MAX && press_duration > 50) {
 8002d2e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002d32:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002d36:	d217      	bcs.n	8002d68 <StartSystemTask+0x1c4>
 8002d38:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002d3c:	2b32      	cmp	r3, #50	@ 0x32
 8002d3e:	d913      	bls.n	8002d68 <StartSystemTask+0x1c4>
                    if (btn_pattern_stage == 0) btn_pattern_stage = 1;
 8002d40:	4b4e      	ldr	r3, [pc, #312]	@ (8002e7c <StartSystemTask+0x2d8>)
 8002d42:	781b      	ldrb	r3, [r3, #0]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d103      	bne.n	8002d50 <StartSystemTask+0x1ac>
 8002d48:	4b4c      	ldr	r3, [pc, #304]	@ (8002e7c <StartSystemTask+0x2d8>)
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	701a      	strb	r2, [r3, #0]
 8002d4e:	e026      	b.n	8002d9e <StartSystemTask+0x1fa>
                    else if (btn_pattern_stage == 1) btn_pattern_stage = 2;
 8002d50:	4b4a      	ldr	r3, [pc, #296]	@ (8002e7c <StartSystemTask+0x2d8>)
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d103      	bne.n	8002d60 <StartSystemTask+0x1bc>
 8002d58:	4b48      	ldr	r3, [pc, #288]	@ (8002e7c <StartSystemTask+0x2d8>)
 8002d5a:	2202      	movs	r2, #2
 8002d5c:	701a      	strb	r2, [r3, #0]
                    if (btn_pattern_stage == 0) btn_pattern_stage = 1;
 8002d5e:	e01e      	b.n	8002d9e <StartSystemTask+0x1fa>
                    else btn_pattern_stage = 0;
 8002d60:	4b46      	ldr	r3, [pc, #280]	@ (8002e7c <StartSystemTask+0x2d8>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	701a      	strb	r2, [r3, #0]
                    if (btn_pattern_stage == 0) btn_pattern_stage = 1;
 8002d66:	e01a      	b.n	8002d9e <StartSystemTask+0x1fa>
                }
                //  ()
                else if (press_duration > PRESS_LONG_MIN) {
 8002d68:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002d6c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002d70:	d915      	bls.n	8002d9e <StartSystemTask+0x1fa>
                    if (btn_pattern_stage == 2) {
 8002d72:	4b42      	ldr	r3, [pc, #264]	@ (8002e7c <StartSystemTask+0x2d8>)
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	d10e      	bne.n	8002d98 <StartSystemTask+0x1f4>
                        // [] LCD  Part 0 
                        if (currentState == STATE_LOCKED) {
 8002d7a:	4b32      	ldr	r3, [pc, #200]	@ (8002e44 <StartSystemTask+0x2a0>)
 8002d7c:	781b      	ldrb	r3, [r3, #0]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d103      	bne.n	8002d8a <StartSystemTask+0x1e6>
                            currentState = STATE_UNLOCKED;
 8002d82:	4b30      	ldr	r3, [pc, #192]	@ (8002e44 <StartSystemTask+0x2a0>)
 8002d84:	2201      	movs	r2, #1
 8002d86:	701a      	strb	r2, [r3, #0]
 8002d88:	e002      	b.n	8002d90 <StartSystemTask+0x1ec>
                        }
                        else {
                            //  LCD
                            //  Part 0  "LOCKED"
                            // 
                            currentState = STATE_LOCKED;
 8002d8a:	4b2e      	ldr	r3, [pc, #184]	@ (8002e44 <StartSystemTask+0x2a0>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	701a      	strb	r2, [r3, #0]
                        }
                        btn_pattern_stage = 0;
 8002d90:	4b3a      	ldr	r3, [pc, #232]	@ (8002e7c <StartSystemTask+0x2d8>)
 8002d92:	2200      	movs	r2, #0
 8002d94:	701a      	strb	r2, [r3, #0]
 8002d96:	e002      	b.n	8002d9e <StartSystemTask+0x1fa>
                    } else {
                        btn_pattern_stage = 0;
 8002d98:	4b38      	ldr	r3, [pc, #224]	@ (8002e7c <StartSystemTask+0x2d8>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	701a      	strb	r2, [r3, #0]
                    }
                }
            }
            last_btn_state = current_btn_state;
 8002d9e:	4b35      	ldr	r3, [pc, #212]	@ (8002e74 <StartSystemTask+0x2d0>)
 8002da0:	781a      	ldrb	r2, [r3, #0]
 8002da2:	4b33      	ldr	r3, [pc, #204]	@ (8002e70 <StartSystemTask+0x2cc>)
 8002da4:	701a      	strb	r2, [r3, #0]
    }

    // =========================================================
    // Part 2:  ()
    // =========================================================
    switch (currentState) {
 8002da6:	4b27      	ldr	r3, [pc, #156]	@ (8002e44 <StartSystemTask+0x2a0>)
 8002da8:	781b      	ldrb	r3, [r3, #0]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d002      	beq.n	8002db4 <StartSystemTask+0x210>
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d076      	beq.n	8002ea0 <StartSystemTask+0x2fc>
 8002db2:	e187      	b.n	80030c4 <StartSystemTask+0x520>
        case STATE_LOCKED:
            // 
            if (g_MotionDetected == 1) {
 8002db4:	4b33      	ldr	r3, [pc, #204]	@ (8002e84 <StartSystemTask+0x2e0>)
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d133      	bne.n	8002e26 <StartSystemTask+0x282>
                // 
                LCD_SetCursor(1, 0);
 8002dbe:	2100      	movs	r1, #0
 8002dc0:	2001      	movs	r0, #1
 8002dc2:	f7ff f85d 	bl	8001e80 <LCD_SetCursor>
                LCD_String("!! WARNING !!   ");
 8002dc6:	4830      	ldr	r0, [pc, #192]	@ (8002e88 <StartSystemTask+0x2e4>)
 8002dc8:	f7ff f83d 	bl	8001e46 <LCD_String>
                Alarm_Beep(3, 500);
 8002dcc:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8002dd0:	2003      	movs	r0, #3
 8002dd2:	f7ff fe9f 	bl	8002b14 <Alarm_Beep>
                // [] 
                //  2  (2000ms)
                if ((HAL_GetTick() - last_motion_save_tick) > 2000) {
 8002dd6:	f001 fa47 	bl	8004268 <HAL_GetTick>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	4b2b      	ldr	r3, [pc, #172]	@ (8002e8c <StartSystemTask+0x2e8>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002de6:	d91b      	bls.n	8002e20 <StartSystemTask+0x27c>

                	//  ()
                    //  10 
                    if (history_count < MAX_HISTORY_LEN) {
 8002de8:	4b29      	ldr	r3, [pc, #164]	@ (8002e90 <StartSystemTask+0x2ec>)
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	2b09      	cmp	r3, #9
 8002dee:	d812      	bhi.n	8002e16 <StartSystemTask+0x272>
                    	// 
                        motion_history[history_count] = HAL_GetTick() / 1000;
 8002df0:	f001 fa3a 	bl	8004268 <HAL_GetTick>
 8002df4:	4603      	mov	r3, r0
 8002df6:	4a26      	ldr	r2, [pc, #152]	@ (8002e90 <StartSystemTask+0x2ec>)
 8002df8:	7812      	ldrb	r2, [r2, #0]
 8002dfa:	4611      	mov	r1, r2
 8002dfc:	4a25      	ldr	r2, [pc, #148]	@ (8002e94 <StartSystemTask+0x2f0>)
 8002dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8002e02:	099b      	lsrs	r3, r3, #6
 8002e04:	4a24      	ldr	r2, [pc, #144]	@ (8002e98 <StartSystemTask+0x2f4>)
 8002e06:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
                        history_count++;
 8002e0a:	4b21      	ldr	r3, [pc, #132]	@ (8002e90 <StartSystemTask+0x2ec>)
 8002e0c:	781b      	ldrb	r3, [r3, #0]
 8002e0e:	3301      	adds	r3, #1
 8002e10:	b2da      	uxtb	r2, r3
 8002e12:	4b1f      	ldr	r3, [pc, #124]	@ (8002e90 <StartSystemTask+0x2ec>)
 8002e14:	701a      	strb	r2, [r3, #0]
                    }

                    // 
                    last_motion_save_tick = HAL_GetTick();
 8002e16:	f001 fa27 	bl	8004268 <HAL_GetTick>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	4a1b      	ldr	r2, [pc, #108]	@ (8002e8c <StartSystemTask+0x2e8>)
 8002e1e:	6013      	str	r3, [r2, #0]
                }
                g_MotionDetected = 0; // 
 8002e20:	4b18      	ldr	r3, [pc, #96]	@ (8002e84 <StartSystemTask+0x2e0>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	701a      	strb	r2, [r3, #0]

                //  "WARNING"  "LOCKED" flag
                //  Part 0 
            }
            if (request_buzzer == 1) {
 8002e26:	4b1d      	ldr	r3, [pc, #116]	@ (8002e9c <StartSystemTask+0x2f8>)
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	f040 8146 	bne.w	80030be <StartSystemTask+0x51a>
            	Alarm_Beep(3, 200); //  3  200ms
 8002e32:	21c8      	movs	r1, #200	@ 0xc8
 8002e34:	2003      	movs	r0, #3
 8002e36:	f7ff fe6d 	bl	8002b14 <Alarm_Beep>
                request_buzzer = 0; // 
 8002e3a:	4b18      	ldr	r3, [pc, #96]	@ (8002e9c <StartSystemTask+0x2f8>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	701a      	strb	r2, [r3, #0]
            }

            break;
 8002e40:	e13d      	b.n	80030be <StartSystemTask+0x51a>
 8002e42:	bf00      	nop
 8002e44:	20001ebc 	.word	0x20001ebc
 8002e48:	0801181c 	.word	0x0801181c
 8002e4c:	20001ecc 	.word	0x20001ecc
 8002e50:	0801182c 	.word	0x0801182c
 8002e54:	48000400 	.word	0x48000400
 8002e58:	48001000 	.word	0x48001000
 8002e5c:	08011840 	.word	0x08011840
 8002e60:	08011854 	.word	0x08011854
 8002e64:	20001ed8 	.word	0x20001ed8
 8002e68:	20001f0c 	.word	0x20001f0c
 8002e6c:	48000800 	.word	0x48000800
 8002e70:	20001f14 	.word	0x20001f14
 8002e74:	20001ed6 	.word	0x20001ed6
 8002e78:	20001ec8 	.word	0x20001ec8
 8002e7c:	20001ec4 	.word	0x20001ec4
 8002e80:	20001ec0 	.word	0x20001ec0
 8002e84:	20001f15 	.word	0x20001f15
 8002e88:	08011868 	.word	0x08011868
 8002e8c:	20001f08 	.word	0x20001f08
 8002e90:	20001f04 	.word	0x20001f04
 8002e94:	10624dd3 	.word	0x10624dd3
 8002e98:	20001edc 	.word	0x20001edc
 8002e9c:	2000023a 	.word	0x2000023a

        case STATE_UNLOCKED:
            // 1. 
            BSP_ACCELERO_AccGetXYZ(pDataXYZ);
 8002ea0:	488a      	ldr	r0, [pc, #552]	@ (80030cc <StartSystemTask+0x528>)
 8002ea2:	f001 f84b 	bl	8003f3c <BSP_ACCELERO_AccGetXYZ>

            // 2. 
            if ((HAL_GetTick() - last_hall_tick) > 3000) {
 8002ea6:	f001 f9df 	bl	8004268 <HAL_GetTick>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	4b88      	ldr	r3, [pc, #544]	@ (80030d0 <StartSystemTask+0x52c>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	1ad3      	subs	r3, r2, r3
 8002eb2:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d903      	bls.n	8002ec2 <StartSystemTask+0x31e>
                bike_speed_kmh = 0.0f;
 8002eba:	4b86      	ldr	r3, [pc, #536]	@ (80030d4 <StartSystemTask+0x530>)
 8002ebc:	f04f 0200 	mov.w	r2, #0
 8002ec0:	601a      	str	r2, [r3, #0]
            }

            // 3. METs  ()
            if (bike_speed_kmh < 1.0f) current_mets = 1.0f;
 8002ec2:	4b84      	ldr	r3, [pc, #528]	@ (80030d4 <StartSystemTask+0x530>)
 8002ec4:	edd3 7a00 	vldr	s15, [r3]
 8002ec8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002ecc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ed0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ed4:	d504      	bpl.n	8002ee0 <StartSystemTask+0x33c>
 8002ed6:	4b80      	ldr	r3, [pc, #512]	@ (80030d8 <StartSystemTask+0x534>)
 8002ed8:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002edc:	601a      	str	r2, [r3, #0]
 8002ede:	e03c      	b.n	8002f5a <StartSystemTask+0x3b6>
            else if (bike_speed_kmh < 16.0f) current_mets = 4.0f;
 8002ee0:	4b7c      	ldr	r3, [pc, #496]	@ (80030d4 <StartSystemTask+0x530>)
 8002ee2:	edd3 7a00 	vldr	s15, [r3]
 8002ee6:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 8002eea:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002eee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ef2:	d504      	bpl.n	8002efe <StartSystemTask+0x35a>
 8002ef4:	4b78      	ldr	r3, [pc, #480]	@ (80030d8 <StartSystemTask+0x534>)
 8002ef6:	f04f 4281 	mov.w	r2, #1082130432	@ 0x40800000
 8002efa:	601a      	str	r2, [r3, #0]
 8002efc:	e02d      	b.n	8002f5a <StartSystemTask+0x3b6>
            else if (bike_speed_kmh < 19.0f) current_mets = 6.8f;
 8002efe:	4b75      	ldr	r3, [pc, #468]	@ (80030d4 <StartSystemTask+0x530>)
 8002f00:	edd3 7a00 	vldr	s15, [r3]
 8002f04:	eeb3 7a03 	vmov.f32	s14, #51	@ 0x41980000  19.0
 8002f08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f10:	d503      	bpl.n	8002f1a <StartSystemTask+0x376>
 8002f12:	4b71      	ldr	r3, [pc, #452]	@ (80030d8 <StartSystemTask+0x534>)
 8002f14:	4a71      	ldr	r2, [pc, #452]	@ (80030dc <StartSystemTask+0x538>)
 8002f16:	601a      	str	r2, [r3, #0]
 8002f18:	e01f      	b.n	8002f5a <StartSystemTask+0x3b6>
            else if (bike_speed_kmh < 22.0f) current_mets = 8.0f;
 8002f1a:	4b6e      	ldr	r3, [pc, #440]	@ (80030d4 <StartSystemTask+0x530>)
 8002f1c:	edd3 7a00 	vldr	s15, [r3]
 8002f20:	eeb3 7a06 	vmov.f32	s14, #54	@ 0x41b00000  22.0
 8002f24:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f2c:	d504      	bpl.n	8002f38 <StartSystemTask+0x394>
 8002f2e:	4b6a      	ldr	r3, [pc, #424]	@ (80030d8 <StartSystemTask+0x534>)
 8002f30:	f04f 4282 	mov.w	r2, #1090519040	@ 0x41000000
 8002f34:	601a      	str	r2, [r3, #0]
 8002f36:	e010      	b.n	8002f5a <StartSystemTask+0x3b6>
            else if (bike_speed_kmh < 26.0f) current_mets = 10.0f;
 8002f38:	4b66      	ldr	r3, [pc, #408]	@ (80030d4 <StartSystemTask+0x530>)
 8002f3a:	edd3 7a00 	vldr	s15, [r3]
 8002f3e:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 8002f42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f4a:	d503      	bpl.n	8002f54 <StartSystemTask+0x3b0>
 8002f4c:	4b62      	ldr	r3, [pc, #392]	@ (80030d8 <StartSystemTask+0x534>)
 8002f4e:	4a64      	ldr	r2, [pc, #400]	@ (80030e0 <StartSystemTask+0x53c>)
 8002f50:	601a      	str	r2, [r3, #0]
 8002f52:	e002      	b.n	8002f5a <StartSystemTask+0x3b6>
            else current_mets = 12.0f;
 8002f54:	4b60      	ldr	r3, [pc, #384]	@ (80030d8 <StartSystemTask+0x534>)
 8002f56:	4a63      	ldr	r2, [pc, #396]	@ (80030e4 <StartSystemTask+0x540>)
 8002f58:	601a      	str	r2, [r3, #0]

            uint32_t current_tick = HAL_GetTick();
 8002f5a:	f001 f985 	bl	8004268 <HAL_GetTick>
 8002f5e:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
            float dt_seconds = (current_tick - last_kcal_calc_tick) / 1000.0f;
 8002f62:	4b61      	ldr	r3, [pc, #388]	@ (80030e8 <StartSystemTask+0x544>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002f6a:	1ad3      	subs	r3, r2, r3
 8002f6c:	ee07 3a90 	vmov	s15, r3
 8002f70:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002f74:	eddf 6a5d 	vldr	s13, [pc, #372]	@ 80030ec <StartSystemTask+0x548>
 8002f78:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f7c:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
            if (current_mets > 1.5f && dt_seconds > 0) {
 8002f80:	4b55      	ldr	r3, [pc, #340]	@ (80030d8 <StartSystemTask+0x534>)
 8002f82:	edd3 7a00 	vldr	s15, [r3]
 8002f86:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8002f8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f92:	dd22      	ble.n	8002fda <StartSystemTask+0x436>
 8002f94:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8002f98:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fa0:	dd1b      	ble.n	8002fda <StartSystemTask+0x436>
                float time_hour = dt_seconds / 3600.0f;
 8002fa2:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 8002fa6:	eddf 6a52 	vldr	s13, [pc, #328]	@ 80030f0 <StartSystemTask+0x54c>
 8002faa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002fae:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
                total_kcal += current_mets * user_weight * time_hour;
 8002fb2:	4b49      	ldr	r3, [pc, #292]	@ (80030d8 <StartSystemTask+0x534>)
 8002fb4:	ed93 7a00 	vldr	s14, [r3]
 8002fb8:	4b4e      	ldr	r3, [pc, #312]	@ (80030f4 <StartSystemTask+0x550>)
 8002fba:	edd3 7a00 	vldr	s15, [r3]
 8002fbe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002fc2:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8002fc6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002fca:	4b4b      	ldr	r3, [pc, #300]	@ (80030f8 <StartSystemTask+0x554>)
 8002fcc:	edd3 7a00 	vldr	s15, [r3]
 8002fd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fd4:	4b48      	ldr	r3, [pc, #288]	@ (80030f8 <StartSystemTask+0x554>)
 8002fd6:	edc3 7a00 	vstr	s15, [r3]
            }
            last_kcal_calc_tick = current_tick;
 8002fda:	4a43      	ldr	r2, [pc, #268]	@ (80030e8 <StartSystemTask+0x544>)
 8002fdc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002fe0:	6013      	str	r3, [r2, #0]

            // 4. 
            if (bike_speed_kmh > 0.5f) {
 8002fe2:	4b3c      	ldr	r3, [pc, #240]	@ (80030d4 <StartSystemTask+0x530>)
 8002fe4:	edd3 7a00 	vldr	s15, [r3]
 8002fe8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002fec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ff4:	dd07      	ble.n	8003006 <StartSystemTask+0x462>
                last_motion_tick = HAL_GetTick();
 8002ff6:	f001 f937 	bl	8004268 <HAL_GetTick>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	4a3f      	ldr	r2, [pc, #252]	@ (80030fc <StartSystemTask+0x558>)
 8002ffe:	6013      	str	r3, [r2, #0]
                g_MotionDetected = 0;
 8003000:	4b3f      	ldr	r3, [pc, #252]	@ (8003100 <StartSystemTask+0x55c>)
 8003002:	2200      	movs	r2, #0
 8003004:	701a      	strb	r2, [r3, #0]
            }

            // [] 
            if ((HAL_GetTick() - last_motion_tick) > AUTO_LOCK_TIMEOUT) {
 8003006:	f001 f92f 	bl	8004268 <HAL_GetTick>
 800300a:	4602      	mov	r2, r0
 800300c:	4b3b      	ldr	r3, [pc, #236]	@ (80030fc <StartSystemTask+0x558>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8003016:	4293      	cmp	r3, r2
 8003018:	d902      	bls.n	8003020 <StartSystemTask+0x47c>
                // Part 0  LCD  LED
                currentState = STATE_LOCKED;
 800301a:	4b3a      	ldr	r3, [pc, #232]	@ (8003104 <StartSystemTask+0x560>)
 800301c:	2200      	movs	r2, #0
 800301e:	701a      	strb	r2, [r3, #0]
            }

            // 5.  LCD (/)
            // []  "Bike Unlocked" 
            if (HAL_GetTick() - last_print > 1000) {
 8003020:	f001 f922 	bl	8004268 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	4b38      	ldr	r3, [pc, #224]	@ (8003108 <StartSystemTask+0x564>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003030:	d947      	bls.n	80030c2 <StartSystemTask+0x51e>
                char spd_str[20];
                char row0_buf[22];
                snprintf(spd_str, sizeof(spd_str), "Speed: %.1f km/h", bike_speed_kmh);
 8003032:	4b28      	ldr	r3, [pc, #160]	@ (80030d4 <StartSystemTask+0x530>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4618      	mov	r0, r3
 8003038:	f7fd fa86 	bl	8000548 <__aeabi_f2d>
 800303c:	4602      	mov	r2, r0
 800303e:	460b      	mov	r3, r1
 8003040:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 8003044:	e9cd 2300 	strd	r2, r3, [sp]
 8003048:	4a30      	ldr	r2, [pc, #192]	@ (800310c <StartSystemTask+0x568>)
 800304a:	2114      	movs	r1, #20
 800304c:	f00a fede 	bl	800de0c <sniprintf>
                snprintf(row0_buf, 21, "%-20.20s", spd_str);
 8003050:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8003054:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8003058:	4a2d      	ldr	r2, [pc, #180]	@ (8003110 <StartSystemTask+0x56c>)
 800305a:	2115      	movs	r1, #21
 800305c:	f00a fed6 	bl	800de0c <sniprintf>
                LCD_SetCursor(0, 0);
 8003060:	2100      	movs	r1, #0
 8003062:	2000      	movs	r0, #0
 8003064:	f7fe ff0c 	bl	8001e80 <LCD_SetCursor>
                LCD_String(row0_buf);
 8003068:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800306c:	4618      	mov	r0, r3
 800306e:	f7fe feea 	bl	8001e46 <LCD_String>

                char cal_str[20];
                char row1_buf[22];
                snprintf(cal_str, sizeof(cal_str), "Kcal: %.2f", total_kcal);
 8003072:	4b21      	ldr	r3, [pc, #132]	@ (80030f8 <StartSystemTask+0x554>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4618      	mov	r0, r3
 8003078:	f7fd fa66 	bl	8000548 <__aeabi_f2d>
 800307c:	4602      	mov	r2, r0
 800307e:	460b      	mov	r3, r1
 8003080:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8003084:	e9cd 2300 	strd	r2, r3, [sp]
 8003088:	4a22      	ldr	r2, [pc, #136]	@ (8003114 <StartSystemTask+0x570>)
 800308a:	2114      	movs	r1, #20
 800308c:	f00a febe 	bl	800de0c <sniprintf>
                snprintf(row1_buf, 21, "%-20.20s", cal_str);
 8003090:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003094:	f107 000c 	add.w	r0, r7, #12
 8003098:	4a1d      	ldr	r2, [pc, #116]	@ (8003110 <StartSystemTask+0x56c>)
 800309a:	2115      	movs	r1, #21
 800309c:	f00a feb6 	bl	800de0c <sniprintf>
                LCD_SetCursor(1, 0);
 80030a0:	2100      	movs	r1, #0
 80030a2:	2001      	movs	r0, #1
 80030a4:	f7fe feec 	bl	8001e80 <LCD_SetCursor>
                LCD_String(row1_buf);
 80030a8:	f107 030c 	add.w	r3, r7, #12
 80030ac:	4618      	mov	r0, r3
 80030ae:	f7fe feca 	bl	8001e46 <LCD_String>

                last_print = HAL_GetTick();
 80030b2:	f001 f8d9 	bl	8004268 <HAL_GetTick>
 80030b6:	4603      	mov	r3, r0
 80030b8:	4a13      	ldr	r2, [pc, #76]	@ (8003108 <StartSystemTask+0x564>)
 80030ba:	6013      	str	r3, [r2, #0]
            }
            break;
 80030bc:	e001      	b.n	80030c2 <StartSystemTask+0x51e>
            break;
 80030be:	bf00      	nop
 80030c0:	e000      	b.n	80030c4 <StartSystemTask+0x520>
            break;
 80030c2:	bf00      	nop
    }
    osDelay(10);
 80030c4:	200a      	movs	r0, #10
 80030c6:	f008 fd29 	bl	800bb1c <osDelay>
  {
 80030ca:	e572      	b.n	8002bb2 <StartSystemTask+0xe>
 80030cc:	20001ed0 	.word	0x20001ed0
 80030d0:	20001f24 	.word	0x20001f24
 80030d4:	20001f20 	.word	0x20001f20
 80030d8:	20000004 	.word	0x20000004
 80030dc:	40d9999a 	.word	0x40d9999a
 80030e0:	41200000 	.word	0x41200000
 80030e4:	41400000 	.word	0x41400000
 80030e8:	20001f0c 	.word	0x20001f0c
 80030ec:	447a0000 	.word	0x447a0000
 80030f0:	45610000 	.word	0x45610000
 80030f4:	08011900 	.word	0x08011900
 80030f8:	20001ecc 	.word	0x20001ecc
 80030fc:	20001ed8 	.word	0x20001ed8
 8003100:	20001f15 	.word	0x20001f15
 8003104:	20001ebc 	.word	0x20001ebc
 8003108:	20001f10 	.word	0x20001f10
 800310c:	0801187c 	.word	0x0801187c
 8003110:	08011890 	.word	0x08011890
 8003114:	0801189c 	.word	0x0801189c

08003118 <StartSensorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSensorTask */
void StartSensorTask(void const * argument)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b082      	sub	sp, #8
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSensorTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8003120:	2001      	movs	r0, #1
 8003122:	f008 fcfb 	bl	800bb1c <osDelay>
 8003126:	e7fb      	b.n	8003120 <StartSensorTask+0x8>

08003128 <StartCommTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCommTask */
void StartCommTask(void const * argument)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCommTask */
  /* Infinite loop */
  for(;;)
  {
	// [] 
	MX_BlueNRG_MS_Process();
 8003130:	f7fe f8d6 	bl	80012e0 <MX_BlueNRG_MS_Process>
	osDelay(10); // 
 8003134:	200a      	movs	r0, #10
 8003136:	f008 fcf1 	bl	800bb1c <osDelay>
	MX_BlueNRG_MS_Process();
 800313a:	bf00      	nop
 800313c:	e7f8      	b.n	8003130 <StartCommTask+0x8>

0800313e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800313e:	b480      	push	{r7}
 8003140:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003142:	b672      	cpsid	i
}
 8003144:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003146:	bf00      	nop
 8003148:	e7fd      	b.n	8003146 <Error_Handler+0x8>
	...

0800314c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b082      	sub	sp, #8
 8003150:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003152:	4b11      	ldr	r3, [pc, #68]	@ (8003198 <HAL_MspInit+0x4c>)
 8003154:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003156:	4a10      	ldr	r2, [pc, #64]	@ (8003198 <HAL_MspInit+0x4c>)
 8003158:	f043 0301 	orr.w	r3, r3, #1
 800315c:	6613      	str	r3, [r2, #96]	@ 0x60
 800315e:	4b0e      	ldr	r3, [pc, #56]	@ (8003198 <HAL_MspInit+0x4c>)
 8003160:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003162:	f003 0301 	and.w	r3, r3, #1
 8003166:	607b      	str	r3, [r7, #4]
 8003168:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800316a:	4b0b      	ldr	r3, [pc, #44]	@ (8003198 <HAL_MspInit+0x4c>)
 800316c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800316e:	4a0a      	ldr	r2, [pc, #40]	@ (8003198 <HAL_MspInit+0x4c>)
 8003170:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003174:	6593      	str	r3, [r2, #88]	@ 0x58
 8003176:	4b08      	ldr	r3, [pc, #32]	@ (8003198 <HAL_MspInit+0x4c>)
 8003178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800317a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800317e:	603b      	str	r3, [r7, #0]
 8003180:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003182:	2200      	movs	r2, #0
 8003184:	210f      	movs	r1, #15
 8003186:	f06f 0001 	mvn.w	r0, #1
 800318a:	f001 f978 	bl	800447e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800318e:	bf00      	nop
 8003190:	3708      	adds	r7, #8
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	40021000 	.word	0x40021000

0800319c <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b0ac      	sub	sp, #176	@ 0xb0
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031a4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80031a8:	2200      	movs	r2, #0
 80031aa:	601a      	str	r2, [r3, #0]
 80031ac:	605a      	str	r2, [r3, #4]
 80031ae:	609a      	str	r2, [r3, #8]
 80031b0:	60da      	str	r2, [r3, #12]
 80031b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80031b4:	f107 0314 	add.w	r3, r7, #20
 80031b8:	2288      	movs	r2, #136	@ 0x88
 80031ba:	2100      	movs	r1, #0
 80031bc:	4618      	mov	r0, r3
 80031be:	f00a fec0 	bl	800df42 <memset>
  if(DFSDM1_Init == 0)
 80031c2:	4b25      	ldr	r3, [pc, #148]	@ (8003258 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d142      	bne.n	8003250 <HAL_DFSDM_ChannelMspInit+0xb4>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80031ca:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80031ce:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80031d0:	2300      	movs	r3, #0
 80031d2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80031d6:	f107 0314 	add.w	r3, r7, #20
 80031da:	4618      	mov	r0, r3
 80031dc:	f003 ff7c 	bl	80070d8 <HAL_RCCEx_PeriphCLKConfig>
 80031e0:	4603      	mov	r3, r0
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d001      	beq.n	80031ea <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 80031e6:	f7ff ffaa 	bl	800313e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 80031ea:	4b1c      	ldr	r3, [pc, #112]	@ (800325c <HAL_DFSDM_ChannelMspInit+0xc0>)
 80031ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031ee:	4a1b      	ldr	r2, [pc, #108]	@ (800325c <HAL_DFSDM_ChannelMspInit+0xc0>)
 80031f0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031f4:	6613      	str	r3, [r2, #96]	@ 0x60
 80031f6:	4b19      	ldr	r3, [pc, #100]	@ (800325c <HAL_DFSDM_ChannelMspInit+0xc0>)
 80031f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031fa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031fe:	613b      	str	r3, [r7, #16]
 8003200:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003202:	4b16      	ldr	r3, [pc, #88]	@ (800325c <HAL_DFSDM_ChannelMspInit+0xc0>)
 8003204:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003206:	4a15      	ldr	r2, [pc, #84]	@ (800325c <HAL_DFSDM_ChannelMspInit+0xc0>)
 8003208:	f043 0310 	orr.w	r3, r3, #16
 800320c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800320e:	4b13      	ldr	r3, [pc, #76]	@ (800325c <HAL_DFSDM_ChannelMspInit+0xc0>)
 8003210:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003212:	f003 0310 	and.w	r3, r3, #16
 8003216:	60fb      	str	r3, [r7, #12]
 8003218:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 800321a:	f44f 7320 	mov.w	r3, #640	@ 0x280
 800321e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003222:	2302      	movs	r3, #2
 8003224:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003228:	2300      	movs	r3, #0
 800322a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800322e:	2300      	movs	r3, #0
 8003230:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8003234:	2306      	movs	r3, #6
 8003236:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800323a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800323e:	4619      	mov	r1, r3
 8003240:	4807      	ldr	r0, [pc, #28]	@ (8003260 <HAL_DFSDM_ChannelMspInit+0xc4>)
 8003242:	f001 fcb5 	bl	8004bb0 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8003246:	4b04      	ldr	r3, [pc, #16]	@ (8003258 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	3301      	adds	r3, #1
 800324c:	4a02      	ldr	r2, [pc, #8]	@ (8003258 <HAL_DFSDM_ChannelMspInit+0xbc>)
 800324e:	6013      	str	r3, [r2, #0]
  }

}
 8003250:	bf00      	nop
 8003252:	37b0      	adds	r7, #176	@ 0xb0
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}
 8003258:	20001f2c 	.word	0x20001f2c
 800325c:	40021000 	.word	0x40021000
 8003260:	48001000 	.word	0x48001000

08003264 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b0ae      	sub	sp, #184	@ 0xb8
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800326c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003270:	2200      	movs	r2, #0
 8003272:	601a      	str	r2, [r3, #0]
 8003274:	605a      	str	r2, [r3, #4]
 8003276:	609a      	str	r2, [r3, #8]
 8003278:	60da      	str	r2, [r3, #12]
 800327a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800327c:	f107 031c 	add.w	r3, r7, #28
 8003280:	2288      	movs	r2, #136	@ 0x88
 8003282:	2100      	movs	r1, #0
 8003284:	4618      	mov	r0, r3
 8003286:	f00a fe5c 	bl	800df42 <memset>
  if(hi2c->Instance==I2C1)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a42      	ldr	r2, [pc, #264]	@ (8003398 <HAL_I2C_MspInit+0x134>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d13c      	bne.n	800330e <HAL_I2C_MspInit+0xaa>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003294:	2340      	movs	r3, #64	@ 0x40
 8003296:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003298:	2300      	movs	r3, #0
 800329a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800329c:	f107 031c 	add.w	r3, r7, #28
 80032a0:	4618      	mov	r0, r3
 80032a2:	f003 ff19 	bl	80070d8 <HAL_RCCEx_PeriphCLKConfig>
 80032a6:	4603      	mov	r3, r0
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d001      	beq.n	80032b0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80032ac:	f7ff ff47 	bl	800313e <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032b0:	4b3a      	ldr	r3, [pc, #232]	@ (800339c <HAL_I2C_MspInit+0x138>)
 80032b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032b4:	4a39      	ldr	r2, [pc, #228]	@ (800339c <HAL_I2C_MspInit+0x138>)
 80032b6:	f043 0302 	orr.w	r3, r3, #2
 80032ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80032bc:	4b37      	ldr	r3, [pc, #220]	@ (800339c <HAL_I2C_MspInit+0x138>)
 80032be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032c0:	f003 0302 	and.w	r3, r3, #2
 80032c4:	61bb      	str	r3, [r7, #24]
 80032c6:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 80032c8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80032cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80032d0:	2312      	movs	r3, #18
 80032d2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032d6:	2300      	movs	r3, #0
 80032d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032dc:	2303      	movs	r3, #3
 80032de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80032e2:	2304      	movs	r3, #4
 80032e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032e8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80032ec:	4619      	mov	r1, r3
 80032ee:	482c      	ldr	r0, [pc, #176]	@ (80033a0 <HAL_I2C_MspInit+0x13c>)
 80032f0:	f001 fc5e 	bl	8004bb0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80032f4:	4b29      	ldr	r3, [pc, #164]	@ (800339c <HAL_I2C_MspInit+0x138>)
 80032f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032f8:	4a28      	ldr	r2, [pc, #160]	@ (800339c <HAL_I2C_MspInit+0x138>)
 80032fa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80032fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8003300:	4b26      	ldr	r3, [pc, #152]	@ (800339c <HAL_I2C_MspInit+0x138>)
 8003302:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003304:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003308:	617b      	str	r3, [r7, #20]
 800330a:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 800330c:	e040      	b.n	8003390 <HAL_I2C_MspInit+0x12c>
  else if(hi2c->Instance==I2C2)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a24      	ldr	r2, [pc, #144]	@ (80033a4 <HAL_I2C_MspInit+0x140>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d13b      	bne.n	8003390 <HAL_I2C_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8003318:	2380      	movs	r3, #128	@ 0x80
 800331a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800331c:	2300      	movs	r3, #0
 800331e:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003320:	f107 031c 	add.w	r3, r7, #28
 8003324:	4618      	mov	r0, r3
 8003326:	f003 fed7 	bl	80070d8 <HAL_RCCEx_PeriphCLKConfig>
 800332a:	4603      	mov	r3, r0
 800332c:	2b00      	cmp	r3, #0
 800332e:	d001      	beq.n	8003334 <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 8003330:	f7ff ff05 	bl	800313e <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003334:	4b19      	ldr	r3, [pc, #100]	@ (800339c <HAL_I2C_MspInit+0x138>)
 8003336:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003338:	4a18      	ldr	r2, [pc, #96]	@ (800339c <HAL_I2C_MspInit+0x138>)
 800333a:	f043 0302 	orr.w	r3, r3, #2
 800333e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003340:	4b16      	ldr	r3, [pc, #88]	@ (800339c <HAL_I2C_MspInit+0x138>)
 8003342:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003344:	f003 0302 	and.w	r3, r3, #2
 8003348:	613b      	str	r3, [r7, #16]
 800334a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 800334c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003350:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003354:	2312      	movs	r3, #18
 8003356:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800335a:	2301      	movs	r3, #1
 800335c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003360:	2303      	movs	r3, #3
 8003362:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003366:	2304      	movs	r3, #4
 8003368:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800336c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003370:	4619      	mov	r1, r3
 8003372:	480b      	ldr	r0, [pc, #44]	@ (80033a0 <HAL_I2C_MspInit+0x13c>)
 8003374:	f001 fc1c 	bl	8004bb0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003378:	4b08      	ldr	r3, [pc, #32]	@ (800339c <HAL_I2C_MspInit+0x138>)
 800337a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800337c:	4a07      	ldr	r2, [pc, #28]	@ (800339c <HAL_I2C_MspInit+0x138>)
 800337e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003382:	6593      	str	r3, [r2, #88]	@ 0x58
 8003384:	4b05      	ldr	r3, [pc, #20]	@ (800339c <HAL_I2C_MspInit+0x138>)
 8003386:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003388:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800338c:	60fb      	str	r3, [r7, #12]
 800338e:	68fb      	ldr	r3, [r7, #12]
}
 8003390:	bf00      	nop
 8003392:	37b8      	adds	r7, #184	@ 0xb8
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}
 8003398:	40005400 	.word	0x40005400
 800339c:	40021000 	.word	0x40021000
 80033a0:	48000400 	.word	0x48000400
 80033a4:	40005800 	.word	0x40005800

080033a8 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b08a      	sub	sp, #40	@ 0x28
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033b0:	f107 0314 	add.w	r3, r7, #20
 80033b4:	2200      	movs	r2, #0
 80033b6:	601a      	str	r2, [r3, #0]
 80033b8:	605a      	str	r2, [r3, #4]
 80033ba:	609a      	str	r2, [r3, #8]
 80033bc:	60da      	str	r2, [r3, #12]
 80033be:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a17      	ldr	r2, [pc, #92]	@ (8003424 <HAL_QSPI_MspInit+0x7c>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d128      	bne.n	800341c <HAL_QSPI_MspInit+0x74>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80033ca:	4b17      	ldr	r3, [pc, #92]	@ (8003428 <HAL_QSPI_MspInit+0x80>)
 80033cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033ce:	4a16      	ldr	r2, [pc, #88]	@ (8003428 <HAL_QSPI_MspInit+0x80>)
 80033d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033d4:	6513      	str	r3, [r2, #80]	@ 0x50
 80033d6:	4b14      	ldr	r3, [pc, #80]	@ (8003428 <HAL_QSPI_MspInit+0x80>)
 80033d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033de:	613b      	str	r3, [r7, #16]
 80033e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80033e2:	4b11      	ldr	r3, [pc, #68]	@ (8003428 <HAL_QSPI_MspInit+0x80>)
 80033e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033e6:	4a10      	ldr	r2, [pc, #64]	@ (8003428 <HAL_QSPI_MspInit+0x80>)
 80033e8:	f043 0310 	orr.w	r3, r3, #16
 80033ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80033ee:	4b0e      	ldr	r3, [pc, #56]	@ (8003428 <HAL_QSPI_MspInit+0x80>)
 80033f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033f2:	f003 0310 	and.w	r3, r3, #16
 80033f6:	60fb      	str	r3, [r7, #12]
 80033f8:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 80033fa:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 80033fe:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003400:	2302      	movs	r3, #2
 8003402:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003404:	2300      	movs	r3, #0
 8003406:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003408:	2303      	movs	r3, #3
 800340a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800340c:	230a      	movs	r3, #10
 800340e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003410:	f107 0314 	add.w	r3, r7, #20
 8003414:	4619      	mov	r1, r3
 8003416:	4805      	ldr	r0, [pc, #20]	@ (800342c <HAL_QSPI_MspInit+0x84>)
 8003418:	f001 fbca 	bl	8004bb0 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 800341c:	bf00      	nop
 800341e:	3728      	adds	r7, #40	@ 0x28
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}
 8003424:	a0001000 	.word	0xa0001000
 8003428:	40021000 	.word	0x40021000
 800342c:	48001000 	.word	0x48001000

08003430 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b0a4      	sub	sp, #144	@ 0x90
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003438:	f107 0308 	add.w	r3, r7, #8
 800343c:	2288      	movs	r2, #136	@ 0x88
 800343e:	2100      	movs	r1, #0
 8003440:	4618      	mov	r0, r3
 8003442:	f00a fd7e 	bl	800df42 <memset>
  if(hrtc->Instance==RTC)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a10      	ldr	r2, [pc, #64]	@ (800348c <HAL_RTC_MspInit+0x5c>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d118      	bne.n	8003482 <HAL_RTC_MspInit+0x52>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003450:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003454:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003456:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800345a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800345e:	f107 0308 	add.w	r3, r7, #8
 8003462:	4618      	mov	r0, r3
 8003464:	f003 fe38 	bl	80070d8 <HAL_RCCEx_PeriphCLKConfig>
 8003468:	4603      	mov	r3, r0
 800346a:	2b00      	cmp	r3, #0
 800346c:	d001      	beq.n	8003472 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800346e:	f7ff fe66 	bl	800313e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003472:	4b07      	ldr	r3, [pc, #28]	@ (8003490 <HAL_RTC_MspInit+0x60>)
 8003474:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003478:	4a05      	ldr	r2, [pc, #20]	@ (8003490 <HAL_RTC_MspInit+0x60>)
 800347a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800347e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8003482:	bf00      	nop
 8003484:	3790      	adds	r7, #144	@ 0x90
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop
 800348c:	40002800 	.word	0x40002800
 8003490:	40021000 	.word	0x40021000

08003494 <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b08a      	sub	sp, #40	@ 0x28
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800349c:	f107 0314 	add.w	r3, r7, #20
 80034a0:	2200      	movs	r2, #0
 80034a2:	601a      	str	r2, [r3, #0]
 80034a4:	605a      	str	r2, [r3, #4]
 80034a6:	609a      	str	r2, [r3, #8]
 80034a8:	60da      	str	r2, [r3, #12]
 80034aa:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034b4:	d16c      	bne.n	8003590 <HAL_TIM_IC_MspInit+0xfc>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80034b6:	4b38      	ldr	r3, [pc, #224]	@ (8003598 <HAL_TIM_IC_MspInit+0x104>)
 80034b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ba:	4a37      	ldr	r2, [pc, #220]	@ (8003598 <HAL_TIM_IC_MspInit+0x104>)
 80034bc:	f043 0301 	orr.w	r3, r3, #1
 80034c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80034c2:	4b35      	ldr	r3, [pc, #212]	@ (8003598 <HAL_TIM_IC_MspInit+0x104>)
 80034c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034c6:	f003 0301 	and.w	r3, r3, #1
 80034ca:	613b      	str	r3, [r7, #16]
 80034cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034ce:	4b32      	ldr	r3, [pc, #200]	@ (8003598 <HAL_TIM_IC_MspInit+0x104>)
 80034d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034d2:	4a31      	ldr	r2, [pc, #196]	@ (8003598 <HAL_TIM_IC_MspInit+0x104>)
 80034d4:	f043 0301 	orr.w	r3, r3, #1
 80034d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80034da:	4b2f      	ldr	r3, [pc, #188]	@ (8003598 <HAL_TIM_IC_MspInit+0x104>)
 80034dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034de:	f003 0301 	and.w	r3, r3, #1
 80034e2:	60fb      	str	r3, [r7, #12]
 80034e4:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80034e6:	2301      	movs	r3, #1
 80034e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ea:	2302      	movs	r3, #2
 80034ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80034ee:	2301      	movs	r3, #1
 80034f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034f2:	2300      	movs	r3, #0
 80034f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80034f6:	2301      	movs	r3, #1
 80034f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034fa:	f107 0314 	add.w	r3, r7, #20
 80034fe:	4619      	mov	r1, r3
 8003500:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003504:	f001 fb54 	bl	8004bb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_D4_Pin;
 8003508:	2308      	movs	r3, #8
 800350a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800350c:	2302      	movs	r3, #2
 800350e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003510:	2300      	movs	r3, #0
 8003512:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003514:	2300      	movs	r3, #0
 8003516:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003518:	2301      	movs	r3, #1
 800351a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 800351c:	f107 0314 	add.w	r3, r7, #20
 8003520:	4619      	mov	r1, r3
 8003522:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003526:	f001 fb43 	bl	8004bb0 <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 800352a:	4b1c      	ldr	r3, [pc, #112]	@ (800359c <HAL_TIM_IC_MspInit+0x108>)
 800352c:	4a1c      	ldr	r2, [pc, #112]	@ (80035a0 <HAL_TIM_IC_MspInit+0x10c>)
 800352e:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_4;
 8003530:	4b1a      	ldr	r3, [pc, #104]	@ (800359c <HAL_TIM_IC_MspInit+0x108>)
 8003532:	2204      	movs	r2, #4
 8003534:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003536:	4b19      	ldr	r3, [pc, #100]	@ (800359c <HAL_TIM_IC_MspInit+0x108>)
 8003538:	2200      	movs	r2, #0
 800353a:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_ENABLE;
 800353c:	4b17      	ldr	r3, [pc, #92]	@ (800359c <HAL_TIM_IC_MspInit+0x108>)
 800353e:	2240      	movs	r2, #64	@ 0x40
 8003540:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003542:	4b16      	ldr	r3, [pc, #88]	@ (800359c <HAL_TIM_IC_MspInit+0x108>)
 8003544:	2280      	movs	r2, #128	@ 0x80
 8003546:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003548:	4b14      	ldr	r3, [pc, #80]	@ (800359c <HAL_TIM_IC_MspInit+0x108>)
 800354a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800354e:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003550:	4b12      	ldr	r3, [pc, #72]	@ (800359c <HAL_TIM_IC_MspInit+0x108>)
 8003552:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003556:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8003558:	4b10      	ldr	r3, [pc, #64]	@ (800359c <HAL_TIM_IC_MspInit+0x108>)
 800355a:	2220      	movs	r2, #32
 800355c:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800355e:	4b0f      	ldr	r3, [pc, #60]	@ (800359c <HAL_TIM_IC_MspInit+0x108>)
 8003560:	2200      	movs	r2, #0
 8003562:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8003564:	480d      	ldr	r0, [pc, #52]	@ (800359c <HAL_TIM_IC_MspInit+0x108>)
 8003566:	f001 f8cd 	bl	8004704 <HAL_DMA_Init>
 800356a:	4603      	mov	r3, r0
 800356c:	2b00      	cmp	r3, #0
 800356e:	d001      	beq.n	8003574 <HAL_TIM_IC_MspInit+0xe0>
    {
      Error_Handler();
 8003570:	f7ff fde5 	bl	800313e <Error_Handler>
    }

    __HAL_LINKDMA(htim_ic,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	4a09      	ldr	r2, [pc, #36]	@ (800359c <HAL_TIM_IC_MspInit+0x108>)
 8003578:	625a      	str	r2, [r3, #36]	@ 0x24
 800357a:	4a08      	ldr	r2, [pc, #32]	@ (800359c <HAL_TIM_IC_MspInit+0x108>)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8003580:	2200      	movs	r2, #0
 8003582:	2105      	movs	r1, #5
 8003584:	201c      	movs	r0, #28
 8003586:	f000 ff7a 	bl	800447e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800358a:	201c      	movs	r0, #28
 800358c:	f000 ff93 	bl	80044b6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8003590:	bf00      	nop
 8003592:	3728      	adds	r7, #40	@ 0x28
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}
 8003598:	40021000 	.word	0x40021000
 800359c:	20000774 	.word	0x20000774
 80035a0:	40020058 	.word	0x40020058

080035a4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b0ae      	sub	sp, #184	@ 0xb8
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035ac:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80035b0:	2200      	movs	r2, #0
 80035b2:	601a      	str	r2, [r3, #0]
 80035b4:	605a      	str	r2, [r3, #4]
 80035b6:	609a      	str	r2, [r3, #8]
 80035b8:	60da      	str	r2, [r3, #12]
 80035ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80035bc:	f107 031c 	add.w	r3, r7, #28
 80035c0:	2288      	movs	r2, #136	@ 0x88
 80035c2:	2100      	movs	r1, #0
 80035c4:	4618      	mov	r0, r3
 80035c6:	f00a fcbc 	bl	800df42 <memset>
  if(huart->Instance==USART1)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a42      	ldr	r2, [pc, #264]	@ (80036d8 <HAL_UART_MspInit+0x134>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d13b      	bne.n	800364c <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80035d4:	2301      	movs	r3, #1
 80035d6:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80035d8:	2300      	movs	r3, #0
 80035da:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80035dc:	f107 031c 	add.w	r3, r7, #28
 80035e0:	4618      	mov	r0, r3
 80035e2:	f003 fd79 	bl	80070d8 <HAL_RCCEx_PeriphCLKConfig>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d001      	beq.n	80035f0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80035ec:	f7ff fda7 	bl	800313e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80035f0:	4b3a      	ldr	r3, [pc, #232]	@ (80036dc <HAL_UART_MspInit+0x138>)
 80035f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035f4:	4a39      	ldr	r2, [pc, #228]	@ (80036dc <HAL_UART_MspInit+0x138>)
 80035f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035fa:	6613      	str	r3, [r2, #96]	@ 0x60
 80035fc:	4b37      	ldr	r3, [pc, #220]	@ (80036dc <HAL_UART_MspInit+0x138>)
 80035fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003600:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003604:	61bb      	str	r3, [r7, #24]
 8003606:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003608:	4b34      	ldr	r3, [pc, #208]	@ (80036dc <HAL_UART_MspInit+0x138>)
 800360a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800360c:	4a33      	ldr	r2, [pc, #204]	@ (80036dc <HAL_UART_MspInit+0x138>)
 800360e:	f043 0302 	orr.w	r3, r3, #2
 8003612:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003614:	4b31      	ldr	r3, [pc, #196]	@ (80036dc <HAL_UART_MspInit+0x138>)
 8003616:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003618:	f003 0302 	and.w	r3, r3, #2
 800361c:	617b      	str	r3, [r7, #20]
 800361e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8003620:	23c0      	movs	r3, #192	@ 0xc0
 8003622:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003626:	2302      	movs	r3, #2
 8003628:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800362c:	2300      	movs	r3, #0
 800362e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003632:	2303      	movs	r3, #3
 8003634:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003638:	2307      	movs	r3, #7
 800363a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800363e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003642:	4619      	mov	r1, r3
 8003644:	4826      	ldr	r0, [pc, #152]	@ (80036e0 <HAL_UART_MspInit+0x13c>)
 8003646:	f001 fab3 	bl	8004bb0 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 800364a:	e040      	b.n	80036ce <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a24      	ldr	r2, [pc, #144]	@ (80036e4 <HAL_UART_MspInit+0x140>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d13b      	bne.n	80036ce <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003656:	2304      	movs	r3, #4
 8003658:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800365a:	2300      	movs	r3, #0
 800365c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800365e:	f107 031c 	add.w	r3, r7, #28
 8003662:	4618      	mov	r0, r3
 8003664:	f003 fd38 	bl	80070d8 <HAL_RCCEx_PeriphCLKConfig>
 8003668:	4603      	mov	r3, r0
 800366a:	2b00      	cmp	r3, #0
 800366c:	d001      	beq.n	8003672 <HAL_UART_MspInit+0xce>
      Error_Handler();
 800366e:	f7ff fd66 	bl	800313e <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003672:	4b1a      	ldr	r3, [pc, #104]	@ (80036dc <HAL_UART_MspInit+0x138>)
 8003674:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003676:	4a19      	ldr	r2, [pc, #100]	@ (80036dc <HAL_UART_MspInit+0x138>)
 8003678:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800367c:	6593      	str	r3, [r2, #88]	@ 0x58
 800367e:	4b17      	ldr	r3, [pc, #92]	@ (80036dc <HAL_UART_MspInit+0x138>)
 8003680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003682:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003686:	613b      	str	r3, [r7, #16]
 8003688:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800368a:	4b14      	ldr	r3, [pc, #80]	@ (80036dc <HAL_UART_MspInit+0x138>)
 800368c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800368e:	4a13      	ldr	r2, [pc, #76]	@ (80036dc <HAL_UART_MspInit+0x138>)
 8003690:	f043 0308 	orr.w	r3, r3, #8
 8003694:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003696:	4b11      	ldr	r3, [pc, #68]	@ (80036dc <HAL_UART_MspInit+0x138>)
 8003698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800369a:	f003 0308 	and.w	r3, r3, #8
 800369e:	60fb      	str	r3, [r7, #12]
 80036a0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 80036a2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80036a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036aa:	2302      	movs	r3, #2
 80036ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036b0:	2300      	movs	r3, #0
 80036b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036b6:	2303      	movs	r3, #3
 80036b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80036bc:	2307      	movs	r3, #7
 80036be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80036c2:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80036c6:	4619      	mov	r1, r3
 80036c8:	4807      	ldr	r0, [pc, #28]	@ (80036e8 <HAL_UART_MspInit+0x144>)
 80036ca:	f001 fa71 	bl	8004bb0 <HAL_GPIO_Init>
}
 80036ce:	bf00      	nop
 80036d0:	37b8      	adds	r7, #184	@ 0xb8
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	bf00      	nop
 80036d8:	40013800 	.word	0x40013800
 80036dc:	40021000 	.word	0x40021000
 80036e0:	48000400 	.word	0x48000400
 80036e4:	40004800 	.word	0x40004800
 80036e8:	48000c00 	.word	0x48000c00

080036ec <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b0ac      	sub	sp, #176	@ 0xb0
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036f4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80036f8:	2200      	movs	r2, #0
 80036fa:	601a      	str	r2, [r3, #0]
 80036fc:	605a      	str	r2, [r3, #4]
 80036fe:	609a      	str	r2, [r3, #8]
 8003700:	60da      	str	r2, [r3, #12]
 8003702:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003704:	f107 0314 	add.w	r3, r7, #20
 8003708:	2288      	movs	r2, #136	@ 0x88
 800370a:	2100      	movs	r1, #0
 800370c:	4618      	mov	r0, r3
 800370e:	f00a fc18 	bl	800df42 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800371a:	d17c      	bne.n	8003816 <HAL_PCD_MspInit+0x12a>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800371c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003720:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8003722:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8003726:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800372a:	2301      	movs	r3, #1
 800372c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800372e:	2301      	movs	r3, #1
 8003730:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8003732:	2318      	movs	r3, #24
 8003734:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8003736:	2307      	movs	r3, #7
 8003738:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800373a:	2302      	movs	r3, #2
 800373c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800373e:	2302      	movs	r3, #2
 8003740:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8003742:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003746:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003748:	f107 0314 	add.w	r3, r7, #20
 800374c:	4618      	mov	r0, r3
 800374e:	f003 fcc3 	bl	80070d8 <HAL_RCCEx_PeriphCLKConfig>
 8003752:	4603      	mov	r3, r0
 8003754:	2b00      	cmp	r3, #0
 8003756:	d001      	beq.n	800375c <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8003758:	f7ff fcf1 	bl	800313e <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800375c:	4b30      	ldr	r3, [pc, #192]	@ (8003820 <HAL_PCD_MspInit+0x134>)
 800375e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003760:	4a2f      	ldr	r2, [pc, #188]	@ (8003820 <HAL_PCD_MspInit+0x134>)
 8003762:	f043 0301 	orr.w	r3, r3, #1
 8003766:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003768:	4b2d      	ldr	r3, [pc, #180]	@ (8003820 <HAL_PCD_MspInit+0x134>)
 800376a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800376c:	f003 0301 	and.w	r3, r3, #1
 8003770:	613b      	str	r3, [r7, #16]
 8003772:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8003774:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003778:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800377c:	2300      	movs	r3, #0
 800377e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003782:	2300      	movs	r3, #0
 8003784:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8003788:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800378c:	4619      	mov	r1, r3
 800378e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003792:	f001 fa0d 	bl	8004bb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8003796:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800379a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800379e:	2302      	movs	r3, #2
 80037a0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037a4:	2300      	movs	r3, #0
 80037a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037aa:	2303      	movs	r3, #3
 80037ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80037b0:	230a      	movs	r3, #10
 80037b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037b6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80037ba:	4619      	mov	r1, r3
 80037bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037c0:	f001 f9f6 	bl	8004bb0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80037c4:	4b16      	ldr	r3, [pc, #88]	@ (8003820 <HAL_PCD_MspInit+0x134>)
 80037c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037c8:	4a15      	ldr	r2, [pc, #84]	@ (8003820 <HAL_PCD_MspInit+0x134>)
 80037ca:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80037ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037d0:	4b13      	ldr	r3, [pc, #76]	@ (8003820 <HAL_PCD_MspInit+0x134>)
 80037d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037d8:	60fb      	str	r3, [r7, #12]
 80037da:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037dc:	4b10      	ldr	r3, [pc, #64]	@ (8003820 <HAL_PCD_MspInit+0x134>)
 80037de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d114      	bne.n	8003812 <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037e8:	4b0d      	ldr	r3, [pc, #52]	@ (8003820 <HAL_PCD_MspInit+0x134>)
 80037ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037ec:	4a0c      	ldr	r2, [pc, #48]	@ (8003820 <HAL_PCD_MspInit+0x134>)
 80037ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80037f4:	4b0a      	ldr	r3, [pc, #40]	@ (8003820 <HAL_PCD_MspInit+0x134>)
 80037f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037fc:	60bb      	str	r3, [r7, #8]
 80037fe:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8003800:	f002 fd9e 	bl	8006340 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003804:	4b06      	ldr	r3, [pc, #24]	@ (8003820 <HAL_PCD_MspInit+0x134>)
 8003806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003808:	4a05      	ldr	r2, [pc, #20]	@ (8003820 <HAL_PCD_MspInit+0x134>)
 800380a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800380e:	6593      	str	r3, [r2, #88]	@ 0x58

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8003810:	e001      	b.n	8003816 <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 8003812:	f002 fd95 	bl	8006340 <HAL_PWREx_EnableVddUSB>
}
 8003816:	bf00      	nop
 8003818:	37b0      	adds	r7, #176	@ 0xb0
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}
 800381e:	bf00      	nop
 8003820:	40021000 	.word	0x40021000

08003824 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003824:	b480      	push	{r7}
 8003826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003828:	bf00      	nop
 800382a:	e7fd      	b.n	8003828 <NMI_Handler+0x4>

0800382c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800382c:	b480      	push	{r7}
 800382e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003830:	bf00      	nop
 8003832:	e7fd      	b.n	8003830 <HardFault_Handler+0x4>

08003834 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003834:	b480      	push	{r7}
 8003836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003838:	bf00      	nop
 800383a:	e7fd      	b.n	8003838 <MemManage_Handler+0x4>

0800383c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800383c:	b480      	push	{r7}
 800383e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003840:	bf00      	nop
 8003842:	e7fd      	b.n	8003840 <BusFault_Handler+0x4>

08003844 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003844:	b480      	push	{r7}
 8003846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003848:	bf00      	nop
 800384a:	e7fd      	b.n	8003848 <UsageFault_Handler+0x4>

0800384c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800384c:	b480      	push	{r7}
 800384e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003850:	bf00      	nop
 8003852:	46bd      	mov	sp, r7
 8003854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003858:	4770      	bx	lr

0800385a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800385a:	b580      	push	{r7, lr}
 800385c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800385e:	f000 fcef 	bl	8004240 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003862:	f008 feeb 	bl	800c63c <xTaskGetSchedulerState>
 8003866:	4603      	mov	r3, r0
 8003868:	2b01      	cmp	r3, #1
 800386a:	d001      	beq.n	8003870 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800386c:	f009 f92c 	bl	800cac8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003870:	bf00      	nop
 8003872:	bd80      	pop	{r7, pc}

08003874 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8003878:	4802      	ldr	r0, [pc, #8]	@ (8003884 <DMA1_Channel5_IRQHandler+0x10>)
 800387a:	f001 f85b 	bl	8004934 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800387e:	bf00      	nop
 8003880:	bd80      	pop	{r7, pc}
 8003882:	bf00      	nop
 8003884:	20000774 	.word	0x20000774

08003888 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 800388c:	2020      	movs	r0, #32
 800388e:	f001 fc5d 	bl	800514c <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_6);
 8003892:	4806      	ldr	r0, [pc, #24]	@ (80038ac <EXTI9_5_IRQHandler+0x24>)
 8003894:	f001 f95c 	bl	8004b50 <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8003898:	2080      	movs	r0, #128	@ 0x80
 800389a:	f001 fc57 	bl	800514c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 800389e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80038a2:	f001 fc53 	bl	800514c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80038a6:	bf00      	nop
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	20000284 	.word	0x20000284

080038b0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80038b4:	4802      	ldr	r0, [pc, #8]	@ (80038c0 <TIM2_IRQHandler+0x10>)
 80038b6:	f005 f99f 	bl	8008bf8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80038ba:	bf00      	nop
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	bf00      	nop
 80038c0:	20000728 	.word	0x20000728

080038c4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 80038c8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80038cc:	f001 fc3e 	bl	800514c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 80038d0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80038d4:	f001 fc3a 	bl	800514c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80038d8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80038dc:	f001 fc36 	bl	800514c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 80038e0:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80038e4:	f001 fc32 	bl	800514c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 80038e8:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80038ec:	f001 fc2e 	bl	800514c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80038f0:	bf00      	nop
 80038f2:	bd80      	pop	{r7, pc}

080038f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80038f4:	b480      	push	{r7}
 80038f6:	af00      	add	r7, sp, #0
  return 1;
 80038f8:	2301      	movs	r3, #1
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr

08003904 <_kill>:

int _kill(int pid, int sig)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b082      	sub	sp, #8
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
 800390c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800390e:	f00a fb6b 	bl	800dfe8 <__errno>
 8003912:	4603      	mov	r3, r0
 8003914:	2216      	movs	r2, #22
 8003916:	601a      	str	r2, [r3, #0]
  return -1;
 8003918:	f04f 33ff 	mov.w	r3, #4294967295
}
 800391c:	4618      	mov	r0, r3
 800391e:	3708      	adds	r7, #8
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}

08003924 <_exit>:

void _exit (int status)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b082      	sub	sp, #8
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800392c:	f04f 31ff 	mov.w	r1, #4294967295
 8003930:	6878      	ldr	r0, [r7, #4]
 8003932:	f7ff ffe7 	bl	8003904 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003936:	bf00      	nop
 8003938:	e7fd      	b.n	8003936 <_exit+0x12>

0800393a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800393a:	b580      	push	{r7, lr}
 800393c:	b086      	sub	sp, #24
 800393e:	af00      	add	r7, sp, #0
 8003940:	60f8      	str	r0, [r7, #12]
 8003942:	60b9      	str	r1, [r7, #8]
 8003944:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003946:	2300      	movs	r3, #0
 8003948:	617b      	str	r3, [r7, #20]
 800394a:	e00a      	b.n	8003962 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800394c:	f3af 8000 	nop.w
 8003950:	4601      	mov	r1, r0
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	1c5a      	adds	r2, r3, #1
 8003956:	60ba      	str	r2, [r7, #8]
 8003958:	b2ca      	uxtb	r2, r1
 800395a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	3301      	adds	r3, #1
 8003960:	617b      	str	r3, [r7, #20]
 8003962:	697a      	ldr	r2, [r7, #20]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	429a      	cmp	r2, r3
 8003968:	dbf0      	blt.n	800394c <_read+0x12>
  }

  return len;
 800396a:	687b      	ldr	r3, [r7, #4]
}
 800396c:	4618      	mov	r0, r3
 800396e:	3718      	adds	r7, #24
 8003970:	46bd      	mov	sp, r7
 8003972:	bd80      	pop	{r7, pc}

08003974 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b086      	sub	sp, #24
 8003978:	af00      	add	r7, sp, #0
 800397a:	60f8      	str	r0, [r7, #12]
 800397c:	60b9      	str	r1, [r7, #8]
 800397e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003980:	2300      	movs	r3, #0
 8003982:	617b      	str	r3, [r7, #20]
 8003984:	e009      	b.n	800399a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	1c5a      	adds	r2, r3, #1
 800398a:	60ba      	str	r2, [r7, #8]
 800398c:	781b      	ldrb	r3, [r3, #0]
 800398e:	4618      	mov	r0, r3
 8003990:	f7fe f9da 	bl	8001d48 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	3301      	adds	r3, #1
 8003998:	617b      	str	r3, [r7, #20]
 800399a:	697a      	ldr	r2, [r7, #20]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	429a      	cmp	r2, r3
 80039a0:	dbf1      	blt.n	8003986 <_write+0x12>
  }
  return len;
 80039a2:	687b      	ldr	r3, [r7, #4]
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	3718      	adds	r7, #24
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}

080039ac <_close>:

int _close(int file)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b083      	sub	sp, #12
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80039b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	370c      	adds	r7, #12
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr

080039c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b083      	sub	sp, #12
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
 80039cc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80039d4:	605a      	str	r2, [r3, #4]
  return 0;
 80039d6:	2300      	movs	r3, #0
}
 80039d8:	4618      	mov	r0, r3
 80039da:	370c      	adds	r7, #12
 80039dc:	46bd      	mov	sp, r7
 80039de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e2:	4770      	bx	lr

080039e4 <_isatty>:

int _isatty(int file)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b083      	sub	sp, #12
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80039ec:	2301      	movs	r3, #1
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	370c      	adds	r7, #12
 80039f2:	46bd      	mov	sp, r7
 80039f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f8:	4770      	bx	lr

080039fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80039fa:	b480      	push	{r7}
 80039fc:	b085      	sub	sp, #20
 80039fe:	af00      	add	r7, sp, #0
 8003a00:	60f8      	str	r0, [r7, #12]
 8003a02:	60b9      	str	r1, [r7, #8]
 8003a04:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003a06:	2300      	movs	r3, #0
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	3714      	adds	r7, #20
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a12:	4770      	bx	lr

08003a14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b086      	sub	sp, #24
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003a1c:	4a14      	ldr	r2, [pc, #80]	@ (8003a70 <_sbrk+0x5c>)
 8003a1e:	4b15      	ldr	r3, [pc, #84]	@ (8003a74 <_sbrk+0x60>)
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003a28:	4b13      	ldr	r3, [pc, #76]	@ (8003a78 <_sbrk+0x64>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d102      	bne.n	8003a36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003a30:	4b11      	ldr	r3, [pc, #68]	@ (8003a78 <_sbrk+0x64>)
 8003a32:	4a12      	ldr	r2, [pc, #72]	@ (8003a7c <_sbrk+0x68>)
 8003a34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003a36:	4b10      	ldr	r3, [pc, #64]	@ (8003a78 <_sbrk+0x64>)
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	4413      	add	r3, r2
 8003a3e:	693a      	ldr	r2, [r7, #16]
 8003a40:	429a      	cmp	r2, r3
 8003a42:	d207      	bcs.n	8003a54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003a44:	f00a fad0 	bl	800dfe8 <__errno>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	220c      	movs	r2, #12
 8003a4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8003a52:	e009      	b.n	8003a68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003a54:	4b08      	ldr	r3, [pc, #32]	@ (8003a78 <_sbrk+0x64>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003a5a:	4b07      	ldr	r3, [pc, #28]	@ (8003a78 <_sbrk+0x64>)
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	4413      	add	r3, r2
 8003a62:	4a05      	ldr	r2, [pc, #20]	@ (8003a78 <_sbrk+0x64>)
 8003a64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003a66:	68fb      	ldr	r3, [r7, #12]
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	3718      	adds	r7, #24
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}
 8003a70:	20018000 	.word	0x20018000
 8003a74:	00000400 	.word	0x00000400
 8003a78:	20001f30 	.word	0x20001f30
 8003a7c:	20003110 	.word	0x20003110

08003a80 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003a80:	b480      	push	{r7}
 8003a82:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003a84:	4b06      	ldr	r3, [pc, #24]	@ (8003aa0 <SystemInit+0x20>)
 8003a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a8a:	4a05      	ldr	r2, [pc, #20]	@ (8003aa0 <SystemInit+0x20>)
 8003a8c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003a90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8003a94:	bf00      	nop
 8003a96:	46bd      	mov	sp, r7
 8003a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9c:	4770      	bx	lr
 8003a9e:	bf00      	nop
 8003aa0:	e000ed00 	.word	0xe000ed00

08003aa4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003aa4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003adc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003aa8:	f7ff ffea 	bl	8003a80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003aac:	480c      	ldr	r0, [pc, #48]	@ (8003ae0 <LoopForever+0x6>)
  ldr r1, =_edata
 8003aae:	490d      	ldr	r1, [pc, #52]	@ (8003ae4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003ab0:	4a0d      	ldr	r2, [pc, #52]	@ (8003ae8 <LoopForever+0xe>)
  movs r3, #0
 8003ab2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ab4:	e002      	b.n	8003abc <LoopCopyDataInit>

08003ab6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ab6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ab8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003aba:	3304      	adds	r3, #4

08003abc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003abc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003abe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ac0:	d3f9      	bcc.n	8003ab6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003ac2:	4a0a      	ldr	r2, [pc, #40]	@ (8003aec <LoopForever+0x12>)
  ldr r4, =_ebss
 8003ac4:	4c0a      	ldr	r4, [pc, #40]	@ (8003af0 <LoopForever+0x16>)
  movs r3, #0
 8003ac6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ac8:	e001      	b.n	8003ace <LoopFillZerobss>

08003aca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003aca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003acc:	3204      	adds	r2, #4

08003ace <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003ace:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003ad0:	d3fb      	bcc.n	8003aca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003ad2:	f00a fa8f 	bl	800dff4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003ad6:	f7fe fa9b 	bl	8002010 <main>

08003ada <LoopForever>:

LoopForever:
    b LoopForever
 8003ada:	e7fe      	b.n	8003ada <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003adc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003ae0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003ae4:	20000214 	.word	0x20000214
  ldr r2, =_sidata
 8003ae8:	08011de4 	.word	0x08011de4
  ldr r2, =_sbss
 8003aec:	20000214 	.word	0x20000214
  ldr r4, =_ebss
 8003af0:	2000310c 	.word	0x2000310c

08003af4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003af4:	e7fe      	b.n	8003af4 <ADC1_2_IRQHandler>
	...

08003af8 <BSP_LED_Init>:
 *              This parameter can be one of the following values:
 *              @arg  LED2, LED4, ...
 * @retval HAL status
 */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b082      	sub	sp, #8
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	4603      	mov	r3, r0
 8003b00:	71fb      	strb	r3, [r7, #7]
  static const BSP_LED_GPIO_Init LedGpioInit[LEDn] = {LED_USER_GPIO_Init};
  LedGpioInit[Led]();
 8003b02:	79fb      	ldrb	r3, [r7, #7]
 8003b04:	4a04      	ldr	r2, [pc, #16]	@ (8003b18 <BSP_LED_Init+0x20>)
 8003b06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b0a:	4798      	blx	r3
  return BSP_ERROR_NONE;
 8003b0c:	2300      	movs	r3, #0
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3708      	adds	r7, #8
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	0801194c 	.word	0x0801194c

08003b1c <LED_USER_GPIO_Init>:
}
/**
  * @brief
  * @retval None
  */
static void LED_USER_GPIO_Init(void) {
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b088      	sub	sp, #32
 8003b20:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b22:	4b1c      	ldr	r3, [pc, #112]	@ (8003b94 <LED_USER_GPIO_Init+0x78>)
 8003b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b26:	4a1b      	ldr	r2, [pc, #108]	@ (8003b94 <LED_USER_GPIO_Init+0x78>)
 8003b28:	f043 0304 	orr.w	r3, r3, #4
 8003b2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b2e:	4b19      	ldr	r3, [pc, #100]	@ (8003b94 <LED_USER_GPIO_Init+0x78>)
 8003b30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b32:	f003 0304 	and.w	r3, r3, #4
 8003b36:	60bb      	str	r3, [r7, #8]
 8003b38:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b3a:	f107 030c 	add.w	r3, r7, #12
 8003b3e:	2200      	movs	r2, #0
 8003b40:	601a      	str	r2, [r3, #0]
 8003b42:	605a      	str	r2, [r3, #4]
 8003b44:	609a      	str	r2, [r3, #8]
 8003b46:	60da      	str	r2, [r3, #12]
 8003b48:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b4a:	4b12      	ldr	r3, [pc, #72]	@ (8003b94 <LED_USER_GPIO_Init+0x78>)
 8003b4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b4e:	4a11      	ldr	r2, [pc, #68]	@ (8003b94 <LED_USER_GPIO_Init+0x78>)
 8003b50:	f043 0304 	orr.w	r3, r3, #4
 8003b54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b56:	4b0f      	ldr	r3, [pc, #60]	@ (8003b94 <LED_USER_GPIO_Init+0x78>)
 8003b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b5a:	f003 0304 	and.w	r3, r3, #4
 8003b5e:	607b      	str	r3, [r7, #4]
 8003b60:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUS_BSP_LED_GPIO_PORT, BUS_BSP_LED_GPIO_PIN, GPIO_PIN_RESET);
 8003b62:	2200      	movs	r2, #0
 8003b64:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003b68:	480b      	ldr	r0, [pc, #44]	@ (8003b98 <LED_USER_GPIO_Init+0x7c>)
 8003b6a:	f001 fad7 	bl	800511c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_LED_GPIO_PIN;
 8003b6e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003b72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b74:	2301      	movs	r3, #1
 8003b76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUS_BSP_LED_GPIO_PORT, &GPIO_InitStruct);
 8003b80:	f107 030c 	add.w	r3, r7, #12
 8003b84:	4619      	mov	r1, r3
 8003b86:	4804      	ldr	r0, [pc, #16]	@ (8003b98 <LED_USER_GPIO_Init+0x7c>)
 8003b88:	f001 f812 	bl	8004bb0 <HAL_GPIO_Init>

}
 8003b8c:	bf00      	nop
 8003b8e:	3720      	adds	r7, #32
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bd80      	pop	{r7, pc}
 8003b94:	40021000 	.word	0x40021000
 8003b98:	48000800 	.word	0x48000800

08003b9c <SENSOR_IO_Init>:
int32_t BSP_I2C1_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length);
int32_t BSP_I2C1_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length);

extern I2C_HandleTypeDef hi2c2;
void SENSOR_IO_Init(void)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	af00      	add	r7, sp, #0
  BSP_I2C1_Init();
 8003ba0:	f000 f846 	bl	8003c30 <BSP_I2C1_Init>
}
 8003ba4:	bf00      	nop
 8003ba6:	bd80      	pop	{r7, pc}

08003ba8 <SENSOR_IO_Write>:
  * @param  Reg: Register address
  * @param  Value: Data to write
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b082      	sub	sp, #8
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	4603      	mov	r3, r0
 8003bb0:	71fb      	strb	r3, [r7, #7]
 8003bb2:	460b      	mov	r3, r1
 8003bb4:	71bb      	strb	r3, [r7, #6]
 8003bb6:	4613      	mov	r3, r2
 8003bb8:	717b      	strb	r3, [r7, #5]
  BSP_I2C1_WriteReg(Addr, Reg, &Value, 1);
 8003bba:	79fb      	ldrb	r3, [r7, #7]
 8003bbc:	b298      	uxth	r0, r3
 8003bbe:	79bb      	ldrb	r3, [r7, #6]
 8003bc0:	b299      	uxth	r1, r3
 8003bc2:	1d7a      	adds	r2, r7, #5
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	f000 f83b 	bl	8003c40 <BSP_I2C1_WriteReg>
}
 8003bca:	bf00      	nop
 8003bcc:	3708      	adds	r7, #8
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}

08003bd2 <SENSOR_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Register address
  * @retval Register value
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8003bd2:	b580      	push	{r7, lr}
 8003bd4:	b084      	sub	sp, #16
 8003bd6:	af00      	add	r7, sp, #0
 8003bd8:	4603      	mov	r3, r0
 8003bda:	460a      	mov	r2, r1
 8003bdc:	71fb      	strb	r3, [r7, #7]
 8003bde:	4613      	mov	r3, r2
 8003be0:	71bb      	strb	r3, [r7, #6]
  uint8_t value = 0;
 8003be2:	2300      	movs	r3, #0
 8003be4:	73fb      	strb	r3, [r7, #15]
  BSP_I2C1_ReadReg(Addr, Reg, &value, 1);
 8003be6:	79fb      	ldrb	r3, [r7, #7]
 8003be8:	b298      	uxth	r0, r3
 8003bea:	79bb      	ldrb	r3, [r7, #6]
 8003bec:	b299      	uxth	r1, r3
 8003bee:	f107 020f 	add.w	r2, r7, #15
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	f000 f84a 	bl	8003c8c <BSP_I2C1_ReadReg>
  return value;
 8003bf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3710      	adds	r7, #16
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}

08003c02 <SENSOR_IO_ReadMultiple>:
  * @param  pBuffer: pointer to buffer
  * @param  Length: number of bytes
  * @retval None
  */
void SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 8003c02:	b580      	push	{r7, lr}
 8003c04:	b082      	sub	sp, #8
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	603a      	str	r2, [r7, #0]
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	71fb      	strb	r3, [r7, #7]
 8003c10:	460b      	mov	r3, r1
 8003c12:	71bb      	strb	r3, [r7, #6]
 8003c14:	4613      	mov	r3, r2
 8003c16:	80bb      	strh	r3, [r7, #4]
  BSP_I2C1_ReadReg(Addr, Reg, pBuffer, Length);
 8003c18:	79fb      	ldrb	r3, [r7, #7]
 8003c1a:	b298      	uxth	r0, r3
 8003c1c:	79bb      	ldrb	r3, [r7, #6]
 8003c1e:	b299      	uxth	r1, r3
 8003c20:	88bb      	ldrh	r3, [r7, #4]
 8003c22:	683a      	ldr	r2, [r7, #0]
 8003c24:	f000 f832 	bl	8003c8c <BSP_I2C1_ReadReg>
}
 8003c28:	bf00      	nop
 8003c2a:	3708      	adds	r7, #8
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}

08003c30 <BSP_I2C1_Init>:
{
  HAL_Delay(Delay);
}
/* I2C1 init function */
int32_t BSP_I2C1_Init(void)
{
 8003c30:	b480      	push	{r7}
 8003c32:	af00      	add	r7, sp, #0
   return 0;
 8003c34:	2300      	movs	r3, #0
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3e:	4770      	bx	lr

08003c40 <BSP_I2C1_WriteReg>:
  return (HAL_I2C_IsDeviceReady(&hi2c2, DevAddr, Trials, HAL_MAX_DELAY) == HAL_OK) ? 0 : -1;
}

/* Write one or more bytes to a sensor register */
int32_t BSP_I2C1_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b088      	sub	sp, #32
 8003c44:	af04      	add	r7, sp, #16
 8003c46:	60ba      	str	r2, [r7, #8]
 8003c48:	461a      	mov	r2, r3
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	81fb      	strh	r3, [r7, #14]
 8003c4e:	460b      	mov	r3, r1
 8003c50:	81bb      	strh	r3, [r7, #12]
 8003c52:	4613      	mov	r3, r2
 8003c54:	80fb      	strh	r3, [r7, #6]
  if (HAL_I2C_Mem_Write(&hi2c2, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, HAL_MAX_DELAY) != HAL_OK)
 8003c56:	89ba      	ldrh	r2, [r7, #12]
 8003c58:	89f9      	ldrh	r1, [r7, #14]
 8003c5a:	f04f 33ff 	mov.w	r3, #4294967295
 8003c5e:	9302      	str	r3, [sp, #8]
 8003c60:	88fb      	ldrh	r3, [r7, #6]
 8003c62:	9301      	str	r3, [sp, #4]
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	9300      	str	r3, [sp, #0]
 8003c68:	2301      	movs	r3, #1
 8003c6a:	4807      	ldr	r0, [pc, #28]	@ (8003c88 <BSP_I2C1_WriteReg+0x48>)
 8003c6c:	f001 fc3a 	bl	80054e4 <HAL_I2C_Mem_Write>
 8003c70:	4603      	mov	r3, r0
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d002      	beq.n	8003c7c <BSP_I2C1_WriteReg+0x3c>
    return -1;
 8003c76:	f04f 33ff 	mov.w	r3, #4294967295
 8003c7a:	e000      	b.n	8003c7e <BSP_I2C1_WriteReg+0x3e>
  return 0;
 8003c7c:	2300      	movs	r3, #0
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3710      	adds	r7, #16
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
 8003c86:	bf00      	nop
 8003c88:	2000066c 	.word	0x2000066c

08003c8c <BSP_I2C1_ReadReg>:

/* Read one or more bytes from a sensor register */
int32_t BSP_I2C1_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b088      	sub	sp, #32
 8003c90:	af04      	add	r7, sp, #16
 8003c92:	60ba      	str	r2, [r7, #8]
 8003c94:	461a      	mov	r2, r3
 8003c96:	4603      	mov	r3, r0
 8003c98:	81fb      	strh	r3, [r7, #14]
 8003c9a:	460b      	mov	r3, r1
 8003c9c:	81bb      	strh	r3, [r7, #12]
 8003c9e:	4613      	mov	r3, r2
 8003ca0:	80fb      	strh	r3, [r7, #6]
  if (HAL_I2C_Mem_Read(&hi2c2, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, HAL_MAX_DELAY) != HAL_OK)
 8003ca2:	89ba      	ldrh	r2, [r7, #12]
 8003ca4:	89f9      	ldrh	r1, [r7, #14]
 8003ca6:	f04f 33ff 	mov.w	r3, #4294967295
 8003caa:	9302      	str	r3, [sp, #8]
 8003cac:	88fb      	ldrh	r3, [r7, #6]
 8003cae:	9301      	str	r3, [sp, #4]
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	9300      	str	r3, [sp, #0]
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	4807      	ldr	r0, [pc, #28]	@ (8003cd4 <BSP_I2C1_ReadReg+0x48>)
 8003cb8:	f001 fd28 	bl	800570c <HAL_I2C_Mem_Read>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d002      	beq.n	8003cc8 <BSP_I2C1_ReadReg+0x3c>
    return -1;
 8003cc2:	f04f 33ff 	mov.w	r3, #4294967295
 8003cc6:	e000      	b.n	8003cca <BSP_I2C1_ReadReg+0x3e>
  return 0;
 8003cc8:	2300      	movs	r3, #0
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3710      	adds	r7, #16
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	bf00      	nop
 8003cd4:	2000066c 	.word	0x2000066c

08003cd8 <BSP_SPI3_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI3_Init(void)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b082      	sub	sp, #8
 8003cdc:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	607b      	str	r3, [r7, #4]

  hspi3.Instance  = SPI3;
 8003ce2:	4b12      	ldr	r3, [pc, #72]	@ (8003d2c <BSP_SPI3_Init+0x54>)
 8003ce4:	4a12      	ldr	r2, [pc, #72]	@ (8003d30 <BSP_SPI3_Init+0x58>)
 8003ce6:	601a      	str	r2, [r3, #0]

  if(SPI3InitCounter++ == 0)
 8003ce8:	4b12      	ldr	r3, [pc, #72]	@ (8003d34 <BSP_SPI3_Init+0x5c>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	1c5a      	adds	r2, r3, #1
 8003cee:	4911      	ldr	r1, [pc, #68]	@ (8003d34 <BSP_SPI3_Init+0x5c>)
 8003cf0:	600a      	str	r2, [r1, #0]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d114      	bne.n	8003d20 <BSP_SPI3_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi3) == HAL_SPI_STATE_RESET)
 8003cf6:	480d      	ldr	r0, [pc, #52]	@ (8003d2c <BSP_SPI3_Init+0x54>)
 8003cf8:	f004 fbe8 	bl	80084cc <HAL_SPI_GetState>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d10e      	bne.n	8003d20 <BSP_SPI3_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI3_MspInit(&hspi3);
 8003d02:	480a      	ldr	r0, [pc, #40]	@ (8003d2c <BSP_SPI3_Init+0x54>)
 8003d04:	f000 f882 	bl	8003e0c <SPI3_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d108      	bne.n	8003d20 <BSP_SPI3_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI3_Init(&hspi3) != HAL_OK)
 8003d0e:	4807      	ldr	r0, [pc, #28]	@ (8003d2c <BSP_SPI3_Init+0x54>)
 8003d10:	f000 f83a 	bl	8003d88 <MX_SPI3_Init>
 8003d14:	4603      	mov	r3, r0
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d002      	beq.n	8003d20 <BSP_SPI3_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8003d1a:	f06f 0307 	mvn.w	r3, #7
 8003d1e:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8003d20:	687b      	ldr	r3, [r7, #4]
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3708      	adds	r7, #8
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}
 8003d2a:	bf00      	nop
 8003d2c:	20001f34 	.word	0x20001f34
 8003d30:	40003c00 	.word	0x40003c00
 8003d34:	20001f98 	.word	0x20001f98

08003d38 <BSP_SPI3_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI3_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b088      	sub	sp, #32
 8003d3c:	af02      	add	r7, sp, #8
 8003d3e:	60f8      	str	r0, [r7, #12]
 8003d40:	60b9      	str	r1, [r7, #8]
 8003d42:	4613      	mov	r3, r2
 8003d44:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8003d46:	2300      	movs	r3, #0
 8003d48:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi3, pTxData, pRxData, Length, BUS_SPI3_POLL_TIMEOUT) != HAL_OK)
 8003d4a:	88fb      	ldrh	r3, [r7, #6]
 8003d4c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003d50:	9200      	str	r2, [sp, #0]
 8003d52:	68ba      	ldr	r2, [r7, #8]
 8003d54:	68f9      	ldr	r1, [r7, #12]
 8003d56:	4807      	ldr	r0, [pc, #28]	@ (8003d74 <BSP_SPI3_SendRecv+0x3c>)
 8003d58:	f004 f999 	bl	800808e <HAL_SPI_TransmitReceive>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d002      	beq.n	8003d68 <BSP_SPI3_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 8003d62:	f06f 0305 	mvn.w	r3, #5
 8003d66:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8003d68:	697b      	ldr	r3, [r7, #20]
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3718      	adds	r7, #24
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	bf00      	nop
 8003d74:	20001f34 	.word	0x20001f34

08003d78 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8003d7c:	f000 fa74 	bl	8004268 <HAL_GetTick>
 8003d80:	4603      	mov	r3, r0
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	bd80      	pop	{r7, pc}
	...

08003d88 <MX_SPI3_Init>:

/* SPI3 init function */

__weak HAL_StatusTypeDef MX_SPI3_Init(SPI_HandleTypeDef* hspi)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8003d90:	2300      	movs	r3, #0
 8003d92:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI3;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	4a1c      	ldr	r2, [pc, #112]	@ (8003e08 <MX_SPI3_Init+0x80>)
 8003d98:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003da0:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2200      	movs	r2, #0
 8003da6:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003dae:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2200      	movs	r2, #0
 8003db4:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003dc2:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 7;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2207      	movs	r2, #7
 8003de0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2200      	movs	r2, #0
 8003de6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2208      	movs	r2, #8
 8003dec:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f004 f8a0 	bl	8007f34 <HAL_SPI_Init>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d001      	beq.n	8003dfe <MX_SPI3_Init+0x76>
  {
    ret = HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8003dfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3710      	adds	r7, #16
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}
 8003e08:	40003c00 	.word	0x40003c00

08003e0c <SPI3_MspInit>:

static void SPI3_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b08a      	sub	sp, #40	@ 0x28
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003e14:	4b27      	ldr	r3, [pc, #156]	@ (8003eb4 <SPI3_MspInit+0xa8>)
 8003e16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e18:	4a26      	ldr	r2, [pc, #152]	@ (8003eb4 <SPI3_MspInit+0xa8>)
 8003e1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e1e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e20:	4b24      	ldr	r3, [pc, #144]	@ (8003eb4 <SPI3_MspInit+0xa8>)
 8003e22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e24:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003e28:	613b      	str	r3, [r7, #16]
 8003e2a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e2c:	4b21      	ldr	r3, [pc, #132]	@ (8003eb4 <SPI3_MspInit+0xa8>)
 8003e2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e30:	4a20      	ldr	r2, [pc, #128]	@ (8003eb4 <SPI3_MspInit+0xa8>)
 8003e32:	f043 0304 	orr.w	r3, r3, #4
 8003e36:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e38:	4b1e      	ldr	r3, [pc, #120]	@ (8003eb4 <SPI3_MspInit+0xa8>)
 8003e3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e3c:	f003 0304 	and.w	r3, r3, #4
 8003e40:	60fb      	str	r3, [r7, #12]
 8003e42:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI3_SCK_GPIO_PIN;
 8003e44:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003e48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e4a:	2302      	movs	r3, #2
 8003e4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e52:	2303      	movs	r3, #3
 8003e54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_SCK_GPIO_AF;
 8003e56:	2306      	movs	r3, #6
 8003e58:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_SCK_GPIO_PORT, &GPIO_InitStruct);
 8003e5a:	f107 0314 	add.w	r3, r7, #20
 8003e5e:	4619      	mov	r1, r3
 8003e60:	4815      	ldr	r0, [pc, #84]	@ (8003eb8 <SPI3_MspInit+0xac>)
 8003e62:	f000 fea5 	bl	8004bb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MISO_GPIO_PIN;
 8003e66:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003e6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e6c:	2302      	movs	r3, #2
 8003e6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e70:	2300      	movs	r3, #0
 8003e72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e74:	2303      	movs	r3, #3
 8003e76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MISO_GPIO_AF;
 8003e78:	2306      	movs	r3, #6
 8003e7a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_MISO_GPIO_PORT, &GPIO_InitStruct);
 8003e7c:	f107 0314 	add.w	r3, r7, #20
 8003e80:	4619      	mov	r1, r3
 8003e82:	480d      	ldr	r0, [pc, #52]	@ (8003eb8 <SPI3_MspInit+0xac>)
 8003e84:	f000 fe94 	bl	8004bb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MOSI_GPIO_PIN;
 8003e88:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003e8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e8e:	2302      	movs	r3, #2
 8003e90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e92:	2300      	movs	r3, #0
 8003e94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e96:	2303      	movs	r3, #3
 8003e98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MOSI_GPIO_AF;
 8003e9a:	2306      	movs	r3, #6
 8003e9c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8003e9e:	f107 0314 	add.w	r3, r7, #20
 8003ea2:	4619      	mov	r1, r3
 8003ea4:	4804      	ldr	r0, [pc, #16]	@ (8003eb8 <SPI3_MspInit+0xac>)
 8003ea6:	f000 fe83 	bl	8004bb0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
}
 8003eaa:	bf00      	nop
 8003eac:	3728      	adds	r7, #40	@ 0x28
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	bf00      	nop
 8003eb4:	40021000 	.word	0x40021000
 8003eb8:	48000800 	.word	0x48000800

08003ebc <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8003eca:	4b1a      	ldr	r3, [pc, #104]	@ (8003f34 <BSP_ACCELERO_Init+0x78>)
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	4798      	blx	r3
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	2b6a      	cmp	r3, #106	@ 0x6a
 8003ed4:	d002      	beq.n	8003edc <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	73fb      	strb	r3, [r7, #15]
 8003eda:	e025      	b.n	8003f28 <BSP_ACCELERO_Init+0x6c>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8003edc:	4b16      	ldr	r3, [pc, #88]	@ (8003f38 <BSP_ACCELERO_Init+0x7c>)
 8003ede:	4a15      	ldr	r2, [pc, #84]	@ (8003f34 <BSP_ACCELERO_Init+0x78>)
 8003ee0:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    //   ODR 52Hz  416Hz 
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_13Hz;
 8003ee2:	2310      	movs	r3, #16
 8003ee4:	717b      	strb	r3, [r7, #5]

    //   Axes Enable X/Y/Z  ( 0 LSM6DSL ) 
    LSM6DSL_InitStructure.Axes_Enable = 0;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	71bb      	strb	r3, [r7, #6]

    //   Full Scale 2G  16G  
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_16G;
 8003eea:	2304      	movs	r3, #4
 8003eec:	72bb      	strb	r3, [r7, #10]

    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 8003eee:	2340      	movs	r3, #64	@ 0x40
 8003ef0:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	72fb      	strb	r3, [r7, #11]

    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 8003efa:	797a      	ldrb	r2, [r7, #5]
 8003efc:	7abb      	ldrb	r3, [r7, #10]
 8003efe:	4313      	orrs	r3, r2
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	81bb      	strh	r3, [r7, #12]

    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 8003f04:	7a3b      	ldrb	r3, [r7, #8]
 8003f06:	f043 0304 	orr.w	r3, r3, #4
 8003f0a:	b2db      	uxtb	r3, r3
 8003f0c:	b21b      	sxth	r3, r3
 8003f0e:	021b      	lsls	r3, r3, #8
 8003f10:	b21a      	sxth	r2, r3
 8003f12:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	b21b      	sxth	r3, r3
 8003f1a:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8003f1c:	4b06      	ldr	r3, [pc, #24]	@ (8003f38 <BSP_ACCELERO_Init+0x7c>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	89ba      	ldrh	r2, [r7, #12]
 8003f24:	4610      	mov	r0, r2
 8003f26:	4798      	blx	r3
  }

  return ret;
 8003f28:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3710      	adds	r7, #16
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	2000000c 	.word	0x2000000c
 8003f38:	20001f9c 	.word	0x20001f9c

08003f3c <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b082      	sub	sp, #8
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 8003f44:	4b08      	ldr	r3, [pc, #32]	@ (8003f68 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d009      	beq.n	8003f60 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 8003f4c:	4b06      	ldr	r3, [pc, #24]	@ (8003f68 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d004      	beq.n	8003f60 <BSP_ACCELERO_AccGetXYZ+0x24>
    {
      AccelerometerDrv->GetXYZ(pDataXYZ);
 8003f56:	4b04      	ldr	r3, [pc, #16]	@ (8003f68 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f5c:	6878      	ldr	r0, [r7, #4]
 8003f5e:	4798      	blx	r3
    }
  }
}
 8003f60:	bf00      	nop
 8003f62:	3708      	adds	r7, #8
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	20001f9c 	.word	0x20001f9c

08003f6c <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b084      	sub	sp, #16
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	4603      	mov	r3, r0
 8003f74:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8003f76:	2300      	movs	r3, #0
 8003f78:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8003f7a:	2110      	movs	r1, #16
 8003f7c:	20d4      	movs	r0, #212	@ 0xd4
 8003f7e:	f7ff fe28 	bl	8003bd2 <SENSOR_IO_Read>
 8003f82:	4603      	mov	r3, r0
 8003f84:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8003f86:	88fb      	ldrh	r3, [r7, #6]
 8003f88:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8003f8a:	7bbb      	ldrb	r3, [r7, #14]
 8003f8c:	f003 0303 	and.w	r3, r3, #3
 8003f90:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8003f92:	7bba      	ldrb	r2, [r7, #14]
 8003f94:	7bfb      	ldrb	r3, [r7, #15]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8003f9a:	7bbb      	ldrb	r3, [r7, #14]
 8003f9c:	461a      	mov	r2, r3
 8003f9e:	2110      	movs	r1, #16
 8003fa0:	20d4      	movs	r0, #212	@ 0xd4
 8003fa2:	f7ff fe01 	bl	8003ba8 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8003fa6:	2112      	movs	r1, #18
 8003fa8:	20d4      	movs	r0, #212	@ 0xd4
 8003faa:	f7ff fe12 	bl	8003bd2 <SENSOR_IO_Read>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8003fb2:	88fb      	ldrh	r3, [r7, #6]
 8003fb4:	0a1b      	lsrs	r3, r3, #8
 8003fb6:	b29b      	uxth	r3, r3
 8003fb8:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8003fba:	7bbb      	ldrb	r3, [r7, #14]
 8003fbc:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 8003fc0:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8003fc2:	7bba      	ldrb	r2, [r7, #14]
 8003fc4:	7bfb      	ldrb	r3, [r7, #15]
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8003fca:	7bbb      	ldrb	r3, [r7, #14]
 8003fcc:	461a      	mov	r2, r3
 8003fce:	2112      	movs	r1, #18
 8003fd0:	20d4      	movs	r0, #212	@ 0xd4
 8003fd2:	f7ff fde9 	bl	8003ba8 <SENSOR_IO_Write>
}
 8003fd6:	bf00      	nop
 8003fd8:	3710      	adds	r7, #16
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}

08003fde <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 8003fde:	b580      	push	{r7, lr}
 8003fe0:	b082      	sub	sp, #8
 8003fe2:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8003fe8:	2110      	movs	r1, #16
 8003fea:	20d4      	movs	r0, #212	@ 0xd4
 8003fec:	f7ff fdf1 	bl	8003bd2 <SENSOR_IO_Read>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8003ff4:	79fb      	ldrb	r3, [r7, #7]
 8003ff6:	f003 030f 	and.w	r3, r3, #15
 8003ffa:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8003ffc:	79fb      	ldrb	r3, [r7, #7]
 8003ffe:	461a      	mov	r2, r3
 8004000:	2110      	movs	r1, #16
 8004002:	20d4      	movs	r0, #212	@ 0xd4
 8004004:	f7ff fdd0 	bl	8003ba8 <SENSOR_IO_Write>
}
 8004008:	bf00      	nop
 800400a:	3708      	adds	r7, #8
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}

08004010 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8004010:	b580      	push	{r7, lr}
 8004012:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 8004014:	f7ff fdc2 	bl	8003b9c <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 8004018:	210f      	movs	r1, #15
 800401a:	20d4      	movs	r0, #212	@ 0xd4
 800401c:	f7ff fdd9 	bl	8003bd2 <SENSOR_IO_Read>
 8004020:	4603      	mov	r3, r0
}
 8004022:	4618      	mov	r0, r3
 8004024:	bd80      	pop	{r7, pc}

08004026 <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8004026:	b580      	push	{r7, lr}
 8004028:	b084      	sub	sp, #16
 800402a:	af00      	add	r7, sp, #0
 800402c:	4603      	mov	r3, r0
 800402e:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8004030:	2300      	movs	r3, #0
 8004032:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8004034:	2115      	movs	r1, #21
 8004036:	20d4      	movs	r0, #212	@ 0xd4
 8004038:	f7ff fdcb 	bl	8003bd2 <SENSOR_IO_Read>
 800403c:	4603      	mov	r3, r0
 800403e:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8004040:	7bfb      	ldrb	r3, [r7, #15]
 8004042:	f023 0310 	bic.w	r3, r3, #16
 8004046:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8004048:	88fb      	ldrh	r3, [r7, #6]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d003      	beq.n	8004056 <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 800404e:	7bfb      	ldrb	r3, [r7, #15]
 8004050:	f043 0310 	orr.w	r3, r3, #16
 8004054:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 8004056:	7bfb      	ldrb	r3, [r7, #15]
 8004058:	461a      	mov	r2, r3
 800405a:	2115      	movs	r1, #21
 800405c:	20d4      	movs	r0, #212	@ 0xd4
 800405e:	f7ff fda3 	bl	8003ba8 <SENSOR_IO_Write>
}
 8004062:	bf00      	nop
 8004064:	3710      	adds	r7, #16
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
	...

0800406c <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b088      	sub	sp, #32
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 8004074:	2300      	movs	r3, #0
 8004076:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8004078:	2300      	movs	r3, #0
 800407a:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 800407c:	f04f 0300 	mov.w	r3, #0
 8004080:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8004082:	2110      	movs	r1, #16
 8004084:	20d4      	movs	r0, #212	@ 0xd4
 8004086:	f7ff fda4 	bl	8003bd2 <SENSOR_IO_Read>
 800408a:	4603      	mov	r3, r0
 800408c:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 800408e:	f107 0208 	add.w	r2, r7, #8
 8004092:	2306      	movs	r3, #6
 8004094:	2128      	movs	r1, #40	@ 0x28
 8004096:	20d4      	movs	r0, #212	@ 0xd4
 8004098:	f7ff fdb3 	bl	8003c02 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 800409c:	2300      	movs	r3, #0
 800409e:	77fb      	strb	r3, [r7, #31]
 80040a0:	e01a      	b.n	80040d8 <LSM6DSL_AccReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 80040a2:	7ffb      	ldrb	r3, [r7, #31]
 80040a4:	005b      	lsls	r3, r3, #1
 80040a6:	3301      	adds	r3, #1
 80040a8:	3320      	adds	r3, #32
 80040aa:	443b      	add	r3, r7
 80040ac:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80040b0:	021b      	lsls	r3, r3, #8
 80040b2:	b29b      	uxth	r3, r3
 80040b4:	7ffa      	ldrb	r2, [r7, #31]
 80040b6:	0052      	lsls	r2, r2, #1
 80040b8:	3220      	adds	r2, #32
 80040ba:	443a      	add	r2, r7
 80040bc:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 80040c0:	4413      	add	r3, r2
 80040c2:	b29a      	uxth	r2, r3
 80040c4:	7ffb      	ldrb	r3, [r7, #31]
 80040c6:	b212      	sxth	r2, r2
 80040c8:	005b      	lsls	r3, r3, #1
 80040ca:	3320      	adds	r3, #32
 80040cc:	443b      	add	r3, r7
 80040ce:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 80040d2:	7ffb      	ldrb	r3, [r7, #31]
 80040d4:	3301      	adds	r3, #1
 80040d6:	77fb      	strb	r3, [r7, #31]
 80040d8:	7ffb      	ldrb	r3, [r7, #31]
 80040da:	2b02      	cmp	r3, #2
 80040dc:	d9e1      	bls.n	80040a2 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 80040de:	7dfb      	ldrb	r3, [r7, #23]
 80040e0:	f003 030c 	and.w	r3, r3, #12
 80040e4:	2b0c      	cmp	r3, #12
 80040e6:	d829      	bhi.n	800413c <LSM6DSL_AccReadXYZ+0xd0>
 80040e8:	a201      	add	r2, pc, #4	@ (adr r2, 80040f0 <LSM6DSL_AccReadXYZ+0x84>)
 80040ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040ee:	bf00      	nop
 80040f0:	08004125 	.word	0x08004125
 80040f4:	0800413d 	.word	0x0800413d
 80040f8:	0800413d 	.word	0x0800413d
 80040fc:	0800413d 	.word	0x0800413d
 8004100:	08004137 	.word	0x08004137
 8004104:	0800413d 	.word	0x0800413d
 8004108:	0800413d 	.word	0x0800413d
 800410c:	0800413d 	.word	0x0800413d
 8004110:	0800412b 	.word	0x0800412b
 8004114:	0800413d 	.word	0x0800413d
 8004118:	0800413d 	.word	0x0800413d
 800411c:	0800413d 	.word	0x0800413d
 8004120:	08004131 	.word	0x08004131
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8004124:	4b18      	ldr	r3, [pc, #96]	@ (8004188 <LSM6DSL_AccReadXYZ+0x11c>)
 8004126:	61bb      	str	r3, [r7, #24]
    break;
 8004128:	e008      	b.n	800413c <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 800412a:	4b18      	ldr	r3, [pc, #96]	@ (800418c <LSM6DSL_AccReadXYZ+0x120>)
 800412c:	61bb      	str	r3, [r7, #24]
    break;
 800412e:	e005      	b.n	800413c <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8004130:	4b17      	ldr	r3, [pc, #92]	@ (8004190 <LSM6DSL_AccReadXYZ+0x124>)
 8004132:	61bb      	str	r3, [r7, #24]
    break;
 8004134:	e002      	b.n	800413c <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 8004136:	4b17      	ldr	r3, [pc, #92]	@ (8004194 <LSM6DSL_AccReadXYZ+0x128>)
 8004138:	61bb      	str	r3, [r7, #24]
    break;    
 800413a:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 800413c:	2300      	movs	r3, #0
 800413e:	77fb      	strb	r3, [r7, #31]
 8004140:	e01a      	b.n	8004178 <LSM6DSL_AccReadXYZ+0x10c>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8004142:	7ffb      	ldrb	r3, [r7, #31]
 8004144:	005b      	lsls	r3, r3, #1
 8004146:	3320      	adds	r3, #32
 8004148:	443b      	add	r3, r7
 800414a:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 800414e:	ee07 3a90 	vmov	s15, r3
 8004152:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004156:	edd7 7a06 	vldr	s15, [r7, #24]
 800415a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800415e:	7ffb      	ldrb	r3, [r7, #31]
 8004160:	005b      	lsls	r3, r3, #1
 8004162:	687a      	ldr	r2, [r7, #4]
 8004164:	4413      	add	r3, r2
 8004166:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800416a:	ee17 2a90 	vmov	r2, s15
 800416e:	b212      	sxth	r2, r2
 8004170:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8004172:	7ffb      	ldrb	r3, [r7, #31]
 8004174:	3301      	adds	r3, #1
 8004176:	77fb      	strb	r3, [r7, #31]
 8004178:	7ffb      	ldrb	r3, [r7, #31]
 800417a:	2b02      	cmp	r3, #2
 800417c:	d9e1      	bls.n	8004142 <LSM6DSL_AccReadXYZ+0xd6>
  }
}
 800417e:	bf00      	nop
 8004180:	bf00      	nop
 8004182:	3720      	adds	r7, #32
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}
 8004188:	3d79db23 	.word	0x3d79db23
 800418c:	3df9db23 	.word	0x3df9db23
 8004190:	3e79db23 	.word	0x3e79db23
 8004194:	3ef9db23 	.word	0x3ef9db23

08004198 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b082      	sub	sp, #8
 800419c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800419e:	2300      	movs	r3, #0
 80041a0:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80041a2:	2003      	movs	r0, #3
 80041a4:	f000 f960 	bl	8004468 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80041a8:	200f      	movs	r0, #15
 80041aa:	f000 f80d 	bl	80041c8 <HAL_InitTick>
 80041ae:	4603      	mov	r3, r0
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d002      	beq.n	80041ba <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	71fb      	strb	r3, [r7, #7]
 80041b8:	e001      	b.n	80041be <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80041ba:	f7fe ffc7 	bl	800314c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80041be:	79fb      	ldrb	r3, [r7, #7]
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	3708      	adds	r7, #8
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}

080041c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80041d0:	2300      	movs	r3, #0
 80041d2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80041d4:	4b17      	ldr	r3, [pc, #92]	@ (8004234 <HAL_InitTick+0x6c>)
 80041d6:	781b      	ldrb	r3, [r3, #0]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d023      	beq.n	8004224 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80041dc:	4b16      	ldr	r3, [pc, #88]	@ (8004238 <HAL_InitTick+0x70>)
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	4b14      	ldr	r3, [pc, #80]	@ (8004234 <HAL_InitTick+0x6c>)
 80041e2:	781b      	ldrb	r3, [r3, #0]
 80041e4:	4619      	mov	r1, r3
 80041e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80041ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80041ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80041f2:	4618      	mov	r0, r3
 80041f4:	f000 f96d 	bl	80044d2 <HAL_SYSTICK_Config>
 80041f8:	4603      	mov	r3, r0
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d10f      	bne.n	800421e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2b0f      	cmp	r3, #15
 8004202:	d809      	bhi.n	8004218 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004204:	2200      	movs	r2, #0
 8004206:	6879      	ldr	r1, [r7, #4]
 8004208:	f04f 30ff 	mov.w	r0, #4294967295
 800420c:	f000 f937 	bl	800447e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004210:	4a0a      	ldr	r2, [pc, #40]	@ (800423c <HAL_InitTick+0x74>)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6013      	str	r3, [r2, #0]
 8004216:	e007      	b.n	8004228 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	73fb      	strb	r3, [r7, #15]
 800421c:	e004      	b.n	8004228 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	73fb      	strb	r3, [r7, #15]
 8004222:	e001      	b.n	8004228 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004224:	2301      	movs	r3, #1
 8004226:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004228:	7bfb      	ldrb	r3, [r7, #15]
}
 800422a:	4618      	mov	r0, r3
 800422c:	3710      	adds	r7, #16
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}
 8004232:	bf00      	nop
 8004234:	20000044 	.word	0x20000044
 8004238:	20000008 	.word	0x20000008
 800423c:	20000040 	.word	0x20000040

08004240 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004240:	b480      	push	{r7}
 8004242:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004244:	4b06      	ldr	r3, [pc, #24]	@ (8004260 <HAL_IncTick+0x20>)
 8004246:	781b      	ldrb	r3, [r3, #0]
 8004248:	461a      	mov	r2, r3
 800424a:	4b06      	ldr	r3, [pc, #24]	@ (8004264 <HAL_IncTick+0x24>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4413      	add	r3, r2
 8004250:	4a04      	ldr	r2, [pc, #16]	@ (8004264 <HAL_IncTick+0x24>)
 8004252:	6013      	str	r3, [r2, #0]
}
 8004254:	bf00      	nop
 8004256:	46bd      	mov	sp, r7
 8004258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425c:	4770      	bx	lr
 800425e:	bf00      	nop
 8004260:	20000044 	.word	0x20000044
 8004264:	20001fa0 	.word	0x20001fa0

08004268 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004268:	b480      	push	{r7}
 800426a:	af00      	add	r7, sp, #0
  return uwTick;
 800426c:	4b03      	ldr	r3, [pc, #12]	@ (800427c <HAL_GetTick+0x14>)
 800426e:	681b      	ldr	r3, [r3, #0]
}
 8004270:	4618      	mov	r0, r3
 8004272:	46bd      	mov	sp, r7
 8004274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004278:	4770      	bx	lr
 800427a:	bf00      	nop
 800427c:	20001fa0 	.word	0x20001fa0

08004280 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b084      	sub	sp, #16
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004288:	f7ff ffee 	bl	8004268 <HAL_GetTick>
 800428c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004298:	d005      	beq.n	80042a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800429a:	4b0a      	ldr	r3, [pc, #40]	@ (80042c4 <HAL_Delay+0x44>)
 800429c:	781b      	ldrb	r3, [r3, #0]
 800429e:	461a      	mov	r2, r3
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	4413      	add	r3, r2
 80042a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80042a6:	bf00      	nop
 80042a8:	f7ff ffde 	bl	8004268 <HAL_GetTick>
 80042ac:	4602      	mov	r2, r0
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	1ad3      	subs	r3, r2, r3
 80042b2:	68fa      	ldr	r2, [r7, #12]
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d8f7      	bhi.n	80042a8 <HAL_Delay+0x28>
  {
  }
}
 80042b8:	bf00      	nop
 80042ba:	bf00      	nop
 80042bc:	3710      	adds	r7, #16
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}
 80042c2:	bf00      	nop
 80042c4:	20000044 	.word	0x20000044

080042c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b085      	sub	sp, #20
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	f003 0307 	and.w	r3, r3, #7
 80042d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80042d8:	4b0c      	ldr	r3, [pc, #48]	@ (800430c <__NVIC_SetPriorityGrouping+0x44>)
 80042da:	68db      	ldr	r3, [r3, #12]
 80042dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80042de:	68ba      	ldr	r2, [r7, #8]
 80042e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80042e4:	4013      	ands	r3, r2
 80042e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80042f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80042f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80042fa:	4a04      	ldr	r2, [pc, #16]	@ (800430c <__NVIC_SetPriorityGrouping+0x44>)
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	60d3      	str	r3, [r2, #12]
}
 8004300:	bf00      	nop
 8004302:	3714      	adds	r7, #20
 8004304:	46bd      	mov	sp, r7
 8004306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430a:	4770      	bx	lr
 800430c:	e000ed00 	.word	0xe000ed00

08004310 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004310:	b480      	push	{r7}
 8004312:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004314:	4b04      	ldr	r3, [pc, #16]	@ (8004328 <__NVIC_GetPriorityGrouping+0x18>)
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	0a1b      	lsrs	r3, r3, #8
 800431a:	f003 0307 	and.w	r3, r3, #7
}
 800431e:	4618      	mov	r0, r3
 8004320:	46bd      	mov	sp, r7
 8004322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004326:	4770      	bx	lr
 8004328:	e000ed00 	.word	0xe000ed00

0800432c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800432c:	b480      	push	{r7}
 800432e:	b083      	sub	sp, #12
 8004330:	af00      	add	r7, sp, #0
 8004332:	4603      	mov	r3, r0
 8004334:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004336:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800433a:	2b00      	cmp	r3, #0
 800433c:	db0b      	blt.n	8004356 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800433e:	79fb      	ldrb	r3, [r7, #7]
 8004340:	f003 021f 	and.w	r2, r3, #31
 8004344:	4907      	ldr	r1, [pc, #28]	@ (8004364 <__NVIC_EnableIRQ+0x38>)
 8004346:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800434a:	095b      	lsrs	r3, r3, #5
 800434c:	2001      	movs	r0, #1
 800434e:	fa00 f202 	lsl.w	r2, r0, r2
 8004352:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004356:	bf00      	nop
 8004358:	370c      	adds	r7, #12
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr
 8004362:	bf00      	nop
 8004364:	e000e100 	.word	0xe000e100

08004368 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004368:	b480      	push	{r7}
 800436a:	b083      	sub	sp, #12
 800436c:	af00      	add	r7, sp, #0
 800436e:	4603      	mov	r3, r0
 8004370:	6039      	str	r1, [r7, #0]
 8004372:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004374:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004378:	2b00      	cmp	r3, #0
 800437a:	db0a      	blt.n	8004392 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	b2da      	uxtb	r2, r3
 8004380:	490c      	ldr	r1, [pc, #48]	@ (80043b4 <__NVIC_SetPriority+0x4c>)
 8004382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004386:	0112      	lsls	r2, r2, #4
 8004388:	b2d2      	uxtb	r2, r2
 800438a:	440b      	add	r3, r1
 800438c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004390:	e00a      	b.n	80043a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	b2da      	uxtb	r2, r3
 8004396:	4908      	ldr	r1, [pc, #32]	@ (80043b8 <__NVIC_SetPriority+0x50>)
 8004398:	79fb      	ldrb	r3, [r7, #7]
 800439a:	f003 030f 	and.w	r3, r3, #15
 800439e:	3b04      	subs	r3, #4
 80043a0:	0112      	lsls	r2, r2, #4
 80043a2:	b2d2      	uxtb	r2, r2
 80043a4:	440b      	add	r3, r1
 80043a6:	761a      	strb	r2, [r3, #24]
}
 80043a8:	bf00      	nop
 80043aa:	370c      	adds	r7, #12
 80043ac:	46bd      	mov	sp, r7
 80043ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b2:	4770      	bx	lr
 80043b4:	e000e100 	.word	0xe000e100
 80043b8:	e000ed00 	.word	0xe000ed00

080043bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80043bc:	b480      	push	{r7}
 80043be:	b089      	sub	sp, #36	@ 0x24
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	60f8      	str	r0, [r7, #12]
 80043c4:	60b9      	str	r1, [r7, #8]
 80043c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f003 0307 	and.w	r3, r3, #7
 80043ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80043d0:	69fb      	ldr	r3, [r7, #28]
 80043d2:	f1c3 0307 	rsb	r3, r3, #7
 80043d6:	2b04      	cmp	r3, #4
 80043d8:	bf28      	it	cs
 80043da:	2304      	movcs	r3, #4
 80043dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80043de:	69fb      	ldr	r3, [r7, #28]
 80043e0:	3304      	adds	r3, #4
 80043e2:	2b06      	cmp	r3, #6
 80043e4:	d902      	bls.n	80043ec <NVIC_EncodePriority+0x30>
 80043e6:	69fb      	ldr	r3, [r7, #28]
 80043e8:	3b03      	subs	r3, #3
 80043ea:	e000      	b.n	80043ee <NVIC_EncodePriority+0x32>
 80043ec:	2300      	movs	r3, #0
 80043ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043f0:	f04f 32ff 	mov.w	r2, #4294967295
 80043f4:	69bb      	ldr	r3, [r7, #24]
 80043f6:	fa02 f303 	lsl.w	r3, r2, r3
 80043fa:	43da      	mvns	r2, r3
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	401a      	ands	r2, r3
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004404:	f04f 31ff 	mov.w	r1, #4294967295
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	fa01 f303 	lsl.w	r3, r1, r3
 800440e:	43d9      	mvns	r1, r3
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004414:	4313      	orrs	r3, r2
         );
}
 8004416:	4618      	mov	r0, r3
 8004418:	3724      	adds	r7, #36	@ 0x24
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr
	...

08004424 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b082      	sub	sp, #8
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	3b01      	subs	r3, #1
 8004430:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004434:	d301      	bcc.n	800443a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004436:	2301      	movs	r3, #1
 8004438:	e00f      	b.n	800445a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800443a:	4a0a      	ldr	r2, [pc, #40]	@ (8004464 <SysTick_Config+0x40>)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	3b01      	subs	r3, #1
 8004440:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004442:	210f      	movs	r1, #15
 8004444:	f04f 30ff 	mov.w	r0, #4294967295
 8004448:	f7ff ff8e 	bl	8004368 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800444c:	4b05      	ldr	r3, [pc, #20]	@ (8004464 <SysTick_Config+0x40>)
 800444e:	2200      	movs	r2, #0
 8004450:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004452:	4b04      	ldr	r3, [pc, #16]	@ (8004464 <SysTick_Config+0x40>)
 8004454:	2207      	movs	r2, #7
 8004456:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004458:	2300      	movs	r3, #0
}
 800445a:	4618      	mov	r0, r3
 800445c:	3708      	adds	r7, #8
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}
 8004462:	bf00      	nop
 8004464:	e000e010 	.word	0xe000e010

08004468 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b082      	sub	sp, #8
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004470:	6878      	ldr	r0, [r7, #4]
 8004472:	f7ff ff29 	bl	80042c8 <__NVIC_SetPriorityGrouping>
}
 8004476:	bf00      	nop
 8004478:	3708      	adds	r7, #8
 800447a:	46bd      	mov	sp, r7
 800447c:	bd80      	pop	{r7, pc}

0800447e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800447e:	b580      	push	{r7, lr}
 8004480:	b086      	sub	sp, #24
 8004482:	af00      	add	r7, sp, #0
 8004484:	4603      	mov	r3, r0
 8004486:	60b9      	str	r1, [r7, #8]
 8004488:	607a      	str	r2, [r7, #4]
 800448a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800448c:	2300      	movs	r3, #0
 800448e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004490:	f7ff ff3e 	bl	8004310 <__NVIC_GetPriorityGrouping>
 8004494:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004496:	687a      	ldr	r2, [r7, #4]
 8004498:	68b9      	ldr	r1, [r7, #8]
 800449a:	6978      	ldr	r0, [r7, #20]
 800449c:	f7ff ff8e 	bl	80043bc <NVIC_EncodePriority>
 80044a0:	4602      	mov	r2, r0
 80044a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044a6:	4611      	mov	r1, r2
 80044a8:	4618      	mov	r0, r3
 80044aa:	f7ff ff5d 	bl	8004368 <__NVIC_SetPriority>
}
 80044ae:	bf00      	nop
 80044b0:	3718      	adds	r7, #24
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}

080044b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044b6:	b580      	push	{r7, lr}
 80044b8:	b082      	sub	sp, #8
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	4603      	mov	r3, r0
 80044be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80044c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044c4:	4618      	mov	r0, r3
 80044c6:	f7ff ff31 	bl	800432c <__NVIC_EnableIRQ>
}
 80044ca:	bf00      	nop
 80044cc:	3708      	adds	r7, #8
 80044ce:	46bd      	mov	sp, r7
 80044d0:	bd80      	pop	{r7, pc}

080044d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80044d2:	b580      	push	{r7, lr}
 80044d4:	b082      	sub	sp, #8
 80044d6:	af00      	add	r7, sp, #0
 80044d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f7ff ffa2 	bl	8004424 <SysTick_Config>
 80044e0:	4603      	mov	r3, r0
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3708      	adds	r7, #8
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}
	...

080044ec <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b082      	sub	sp, #8
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d101      	bne.n	80044fe <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	e0ac      	b.n	8004658 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4618      	mov	r0, r3
 8004504:	f000 f8b2 	bl	800466c <DFSDM_GetChannelFromInstance>
 8004508:	4603      	mov	r3, r0
 800450a:	4a55      	ldr	r2, [pc, #340]	@ (8004660 <HAL_DFSDM_ChannelInit+0x174>)
 800450c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d001      	beq.n	8004518 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e09f      	b.n	8004658 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8004518:	6878      	ldr	r0, [r7, #4]
 800451a:	f7fe fe3f 	bl	800319c <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 800451e:	4b51      	ldr	r3, [pc, #324]	@ (8004664 <HAL_DFSDM_ChannelInit+0x178>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	3301      	adds	r3, #1
 8004524:	4a4f      	ldr	r2, [pc, #316]	@ (8004664 <HAL_DFSDM_ChannelInit+0x178>)
 8004526:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8004528:	4b4e      	ldr	r3, [pc, #312]	@ (8004664 <HAL_DFSDM_ChannelInit+0x178>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	2b01      	cmp	r3, #1
 800452e:	d125      	bne.n	800457c <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8004530:	4b4d      	ldr	r3, [pc, #308]	@ (8004668 <HAL_DFSDM_ChannelInit+0x17c>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a4c      	ldr	r2, [pc, #304]	@ (8004668 <HAL_DFSDM_ChannelInit+0x17c>)
 8004536:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800453a:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 800453c:	4b4a      	ldr	r3, [pc, #296]	@ (8004668 <HAL_DFSDM_ChannelInit+0x17c>)
 800453e:	681a      	ldr	r2, [r3, #0]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	4948      	ldr	r1, [pc, #288]	@ (8004668 <HAL_DFSDM_ChannelInit+0x17c>)
 8004546:	4313      	orrs	r3, r2
 8004548:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 800454a:	4b47      	ldr	r3, [pc, #284]	@ (8004668 <HAL_DFSDM_ChannelInit+0x17c>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4a46      	ldr	r2, [pc, #280]	@ (8004668 <HAL_DFSDM_ChannelInit+0x17c>)
 8004550:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8004554:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	791b      	ldrb	r3, [r3, #4]
 800455a:	2b01      	cmp	r3, #1
 800455c:	d108      	bne.n	8004570 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 800455e:	4b42      	ldr	r3, [pc, #264]	@ (8004668 <HAL_DFSDM_ChannelInit+0x17c>)
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	68db      	ldr	r3, [r3, #12]
 8004566:	3b01      	subs	r3, #1
 8004568:	041b      	lsls	r3, r3, #16
 800456a:	493f      	ldr	r1, [pc, #252]	@ (8004668 <HAL_DFSDM_ChannelInit+0x17c>)
 800456c:	4313      	orrs	r3, r2
 800456e:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8004570:	4b3d      	ldr	r3, [pc, #244]	@ (8004668 <HAL_DFSDM_ChannelInit+0x17c>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a3c      	ldr	r2, [pc, #240]	@ (8004668 <HAL_DFSDM_ChannelInit+0x17c>)
 8004576:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800457a:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 800458a:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	6819      	ldr	r1, [r3, #0]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800459a:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80045a0:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	430a      	orrs	r2, r1
 80045a8:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	681a      	ldr	r2, [r3, #0]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f022 020f 	bic.w	r2, r2, #15
 80045b8:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	6819      	ldr	r1, [r3, #0]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80045c8:	431a      	orrs	r2, r3
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	430a      	orrs	r2, r1
 80045d0:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	689a      	ldr	r2, [r3, #8]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 80045e0:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	6899      	ldr	r1, [r3, #8]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045f0:	3b01      	subs	r3, #1
 80045f2:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80045f4:	431a      	orrs	r2, r3
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	430a      	orrs	r2, r1
 80045fc:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	685a      	ldr	r2, [r3, #4]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f002 0207 	and.w	r2, r2, #7
 800460c:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	6859      	ldr	r1, [r3, #4]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004618:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800461e:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8004620:	431a      	orrs	r2, r3
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	430a      	orrs	r2, r1
 8004628:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	681a      	ldr	r2, [r3, #0]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004638:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2201      	movs	r2, #1
 800463e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4618      	mov	r0, r3
 8004648:	f000 f810 	bl	800466c <DFSDM_GetChannelFromInstance>
 800464c:	4602      	mov	r2, r0
 800464e:	4904      	ldr	r1, [pc, #16]	@ (8004660 <HAL_DFSDM_ChannelInit+0x174>)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8004656:	2300      	movs	r3, #0
}
 8004658:	4618      	mov	r0, r3
 800465a:	3708      	adds	r7, #8
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}
 8004660:	20001fa8 	.word	0x20001fa8
 8004664:	20001fa4 	.word	0x20001fa4
 8004668:	40016000 	.word	0x40016000

0800466c <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 800466c:	b480      	push	{r7}
 800466e:	b085      	sub	sp, #20
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	4a1c      	ldr	r2, [pc, #112]	@ (80046e8 <DFSDM_GetChannelFromInstance+0x7c>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d102      	bne.n	8004682 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 800467c:	2300      	movs	r3, #0
 800467e:	60fb      	str	r3, [r7, #12]
 8004680:	e02b      	b.n	80046da <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	4a19      	ldr	r2, [pc, #100]	@ (80046ec <DFSDM_GetChannelFromInstance+0x80>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d102      	bne.n	8004690 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 800468a:	2301      	movs	r3, #1
 800468c:	60fb      	str	r3, [r7, #12]
 800468e:	e024      	b.n	80046da <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	4a17      	ldr	r2, [pc, #92]	@ (80046f0 <DFSDM_GetChannelFromInstance+0x84>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d102      	bne.n	800469e <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8004698:	2302      	movs	r3, #2
 800469a:	60fb      	str	r3, [r7, #12]
 800469c:	e01d      	b.n	80046da <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a14      	ldr	r2, [pc, #80]	@ (80046f4 <DFSDM_GetChannelFromInstance+0x88>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d102      	bne.n	80046ac <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 80046a6:	2304      	movs	r3, #4
 80046a8:	60fb      	str	r3, [r7, #12]
 80046aa:	e016      	b.n	80046da <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	4a12      	ldr	r2, [pc, #72]	@ (80046f8 <DFSDM_GetChannelFromInstance+0x8c>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d102      	bne.n	80046ba <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 80046b4:	2305      	movs	r3, #5
 80046b6:	60fb      	str	r3, [r7, #12]
 80046b8:	e00f      	b.n	80046da <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a0f      	ldr	r2, [pc, #60]	@ (80046fc <DFSDM_GetChannelFromInstance+0x90>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d102      	bne.n	80046c8 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 80046c2:	2306      	movs	r3, #6
 80046c4:	60fb      	str	r3, [r7, #12]
 80046c6:	e008      	b.n	80046da <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	4a0d      	ldr	r2, [pc, #52]	@ (8004700 <DFSDM_GetChannelFromInstance+0x94>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d102      	bne.n	80046d6 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 80046d0:	2307      	movs	r3, #7
 80046d2:	60fb      	str	r3, [r7, #12]
 80046d4:	e001      	b.n	80046da <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 80046d6:	2303      	movs	r3, #3
 80046d8:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 80046da:	68fb      	ldr	r3, [r7, #12]
}
 80046dc:	4618      	mov	r0, r3
 80046de:	3714      	adds	r7, #20
 80046e0:	46bd      	mov	sp, r7
 80046e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e6:	4770      	bx	lr
 80046e8:	40016000 	.word	0x40016000
 80046ec:	40016020 	.word	0x40016020
 80046f0:	40016040 	.word	0x40016040
 80046f4:	40016080 	.word	0x40016080
 80046f8:	400160a0 	.word	0x400160a0
 80046fc:	400160c0 	.word	0x400160c0
 8004700:	400160e0 	.word	0x400160e0

08004704 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004704:	b480      	push	{r7}
 8004706:	b085      	sub	sp, #20
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d101      	bne.n	8004716 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	e098      	b.n	8004848 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	461a      	mov	r2, r3
 800471c:	4b4d      	ldr	r3, [pc, #308]	@ (8004854 <HAL_DMA_Init+0x150>)
 800471e:	429a      	cmp	r2, r3
 8004720:	d80f      	bhi.n	8004742 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	461a      	mov	r2, r3
 8004728:	4b4b      	ldr	r3, [pc, #300]	@ (8004858 <HAL_DMA_Init+0x154>)
 800472a:	4413      	add	r3, r2
 800472c:	4a4b      	ldr	r2, [pc, #300]	@ (800485c <HAL_DMA_Init+0x158>)
 800472e:	fba2 2303 	umull	r2, r3, r2, r3
 8004732:	091b      	lsrs	r3, r3, #4
 8004734:	009a      	lsls	r2, r3, #2
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	4a48      	ldr	r2, [pc, #288]	@ (8004860 <HAL_DMA_Init+0x15c>)
 800473e:	641a      	str	r2, [r3, #64]	@ 0x40
 8004740:	e00e      	b.n	8004760 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	461a      	mov	r2, r3
 8004748:	4b46      	ldr	r3, [pc, #280]	@ (8004864 <HAL_DMA_Init+0x160>)
 800474a:	4413      	add	r3, r2
 800474c:	4a43      	ldr	r2, [pc, #268]	@ (800485c <HAL_DMA_Init+0x158>)
 800474e:	fba2 2303 	umull	r2, r3, r2, r3
 8004752:	091b      	lsrs	r3, r3, #4
 8004754:	009a      	lsls	r2, r3, #2
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4a42      	ldr	r2, [pc, #264]	@ (8004868 <HAL_DMA_Init+0x164>)
 800475e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2202      	movs	r2, #2
 8004764:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004776:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800477a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004784:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	691b      	ldr	r3, [r3, #16]
 800478a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004790:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	699b      	ldr	r3, [r3, #24]
 8004796:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800479c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6a1b      	ldr	r3, [r3, #32]
 80047a2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80047a4:	68fa      	ldr	r2, [r7, #12]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	68fa      	ldr	r2, [r7, #12]
 80047b0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047ba:	d039      	beq.n	8004830 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047c0:	4a27      	ldr	r2, [pc, #156]	@ (8004860 <HAL_DMA_Init+0x15c>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d11a      	bne.n	80047fc <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80047c6:	4b29      	ldr	r3, [pc, #164]	@ (800486c <HAL_DMA_Init+0x168>)
 80047c8:	681a      	ldr	r2, [r3, #0]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ce:	f003 031c 	and.w	r3, r3, #28
 80047d2:	210f      	movs	r1, #15
 80047d4:	fa01 f303 	lsl.w	r3, r1, r3
 80047d8:	43db      	mvns	r3, r3
 80047da:	4924      	ldr	r1, [pc, #144]	@ (800486c <HAL_DMA_Init+0x168>)
 80047dc:	4013      	ands	r3, r2
 80047de:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80047e0:	4b22      	ldr	r3, [pc, #136]	@ (800486c <HAL_DMA_Init+0x168>)
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6859      	ldr	r1, [r3, #4]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ec:	f003 031c 	and.w	r3, r3, #28
 80047f0:	fa01 f303 	lsl.w	r3, r1, r3
 80047f4:	491d      	ldr	r1, [pc, #116]	@ (800486c <HAL_DMA_Init+0x168>)
 80047f6:	4313      	orrs	r3, r2
 80047f8:	600b      	str	r3, [r1, #0]
 80047fa:	e019      	b.n	8004830 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80047fc:	4b1c      	ldr	r3, [pc, #112]	@ (8004870 <HAL_DMA_Init+0x16c>)
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004804:	f003 031c 	and.w	r3, r3, #28
 8004808:	210f      	movs	r1, #15
 800480a:	fa01 f303 	lsl.w	r3, r1, r3
 800480e:	43db      	mvns	r3, r3
 8004810:	4917      	ldr	r1, [pc, #92]	@ (8004870 <HAL_DMA_Init+0x16c>)
 8004812:	4013      	ands	r3, r2
 8004814:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004816:	4b16      	ldr	r3, [pc, #88]	@ (8004870 <HAL_DMA_Init+0x16c>)
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6859      	ldr	r1, [r3, #4]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004822:	f003 031c 	and.w	r3, r3, #28
 8004826:	fa01 f303 	lsl.w	r3, r1, r3
 800482a:	4911      	ldr	r1, [pc, #68]	@ (8004870 <HAL_DMA_Init+0x16c>)
 800482c:	4313      	orrs	r3, r2
 800482e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2200      	movs	r2, #0
 8004834:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2201      	movs	r2, #1
 800483a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2200      	movs	r2, #0
 8004842:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004846:	2300      	movs	r3, #0
}
 8004848:	4618      	mov	r0, r3
 800484a:	3714      	adds	r7, #20
 800484c:	46bd      	mov	sp, r7
 800484e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004852:	4770      	bx	lr
 8004854:	40020407 	.word	0x40020407
 8004858:	bffdfff8 	.word	0xbffdfff8
 800485c:	cccccccd 	.word	0xcccccccd
 8004860:	40020000 	.word	0x40020000
 8004864:	bffdfbf8 	.word	0xbffdfbf8
 8004868:	40020400 	.word	0x40020400
 800486c:	400200a8 	.word	0x400200a8
 8004870:	400204a8 	.word	0x400204a8

08004874 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b086      	sub	sp, #24
 8004878:	af00      	add	r7, sp, #0
 800487a:	60f8      	str	r0, [r7, #12]
 800487c:	60b9      	str	r1, [r7, #8]
 800487e:	607a      	str	r2, [r7, #4]
 8004880:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004882:	2300      	movs	r3, #0
 8004884:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800488c:	2b01      	cmp	r3, #1
 800488e:	d101      	bne.n	8004894 <HAL_DMA_Start_IT+0x20>
 8004890:	2302      	movs	r3, #2
 8004892:	e04b      	b.n	800492c <HAL_DMA_Start_IT+0xb8>
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2201      	movs	r2, #1
 8004898:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80048a2:	b2db      	uxtb	r3, r3
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d13a      	bne.n	800491e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2202      	movs	r2, #2
 80048ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2200      	movs	r2, #0
 80048b4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f022 0201 	bic.w	r2, r2, #1
 80048c4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	687a      	ldr	r2, [r7, #4]
 80048ca:	68b9      	ldr	r1, [r7, #8]
 80048cc:	68f8      	ldr	r0, [r7, #12]
 80048ce:	f000 f8e0 	bl	8004a92 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d008      	beq.n	80048ec <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f042 020e 	orr.w	r2, r2, #14
 80048e8:	601a      	str	r2, [r3, #0]
 80048ea:	e00f      	b.n	800490c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f022 0204 	bic.w	r2, r2, #4
 80048fa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f042 020a 	orr.w	r2, r2, #10
 800490a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f042 0201 	orr.w	r2, r2, #1
 800491a:	601a      	str	r2, [r3, #0]
 800491c:	e005      	b.n	800492a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2200      	movs	r2, #0
 8004922:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004926:	2302      	movs	r3, #2
 8004928:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800492a:	7dfb      	ldrb	r3, [r7, #23]
}
 800492c:	4618      	mov	r0, r3
 800492e:	3718      	adds	r7, #24
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}

08004934 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b084      	sub	sp, #16
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004950:	f003 031c 	and.w	r3, r3, #28
 8004954:	2204      	movs	r2, #4
 8004956:	409a      	lsls	r2, r3
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	4013      	ands	r3, r2
 800495c:	2b00      	cmp	r3, #0
 800495e:	d026      	beq.n	80049ae <HAL_DMA_IRQHandler+0x7a>
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	f003 0304 	and.w	r3, r3, #4
 8004966:	2b00      	cmp	r3, #0
 8004968:	d021      	beq.n	80049ae <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f003 0320 	and.w	r3, r3, #32
 8004974:	2b00      	cmp	r3, #0
 8004976:	d107      	bne.n	8004988 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f022 0204 	bic.w	r2, r2, #4
 8004986:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800498c:	f003 021c 	and.w	r2, r3, #28
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004994:	2104      	movs	r1, #4
 8004996:	fa01 f202 	lsl.w	r2, r1, r2
 800499a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d071      	beq.n	8004a88 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049a8:	6878      	ldr	r0, [r7, #4]
 80049aa:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80049ac:	e06c      	b.n	8004a88 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049b2:	f003 031c 	and.w	r3, r3, #28
 80049b6:	2202      	movs	r2, #2
 80049b8:	409a      	lsls	r2, r3
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	4013      	ands	r3, r2
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d02e      	beq.n	8004a20 <HAL_DMA_IRQHandler+0xec>
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	f003 0302 	and.w	r3, r3, #2
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d029      	beq.n	8004a20 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f003 0320 	and.w	r3, r3, #32
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d10b      	bne.n	80049f2 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f022 020a 	bic.w	r2, r2, #10
 80049e8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2201      	movs	r2, #1
 80049ee:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049f6:	f003 021c 	and.w	r2, r3, #28
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049fe:	2102      	movs	r1, #2
 8004a00:	fa01 f202 	lsl.w	r2, r1, r2
 8004a04:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d038      	beq.n	8004a88 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a1a:	6878      	ldr	r0, [r7, #4]
 8004a1c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004a1e:	e033      	b.n	8004a88 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a24:	f003 031c 	and.w	r3, r3, #28
 8004a28:	2208      	movs	r2, #8
 8004a2a:	409a      	lsls	r2, r3
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	4013      	ands	r3, r2
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d02a      	beq.n	8004a8a <HAL_DMA_IRQHandler+0x156>
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	f003 0308 	and.w	r3, r3, #8
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d025      	beq.n	8004a8a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f022 020e 	bic.w	r2, r2, #14
 8004a4c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a52:	f003 021c 	and.w	r2, r3, #28
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a5a:	2101      	movs	r1, #1
 8004a5c:	fa01 f202 	lsl.w	r2, r1, r2
 8004a60:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2201      	movs	r2, #1
 8004a66:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2200      	movs	r2, #0
 8004a74:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d004      	beq.n	8004a8a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a84:	6878      	ldr	r0, [r7, #4]
 8004a86:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004a88:	bf00      	nop
 8004a8a:	bf00      	nop
}
 8004a8c:	3710      	adds	r7, #16
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}

08004a92 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a92:	b480      	push	{r7}
 8004a94:	b085      	sub	sp, #20
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	60f8      	str	r0, [r7, #12]
 8004a9a:	60b9      	str	r1, [r7, #8]
 8004a9c:	607a      	str	r2, [r7, #4]
 8004a9e:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aa4:	f003 021c 	and.w	r2, r3, #28
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aac:	2101      	movs	r1, #1
 8004aae:	fa01 f202 	lsl.w	r2, r1, r2
 8004ab2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	683a      	ldr	r2, [r7, #0]
 8004aba:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	2b10      	cmp	r3, #16
 8004ac2:	d108      	bne.n	8004ad6 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	687a      	ldr	r2, [r7, #4]
 8004aca:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	68ba      	ldr	r2, [r7, #8]
 8004ad2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004ad4:	e007      	b.n	8004ae6 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	68ba      	ldr	r2, [r7, #8]
 8004adc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	687a      	ldr	r2, [r7, #4]
 8004ae4:	60da      	str	r2, [r3, #12]
}
 8004ae6:	bf00      	nop
 8004ae8:	3714      	adds	r7, #20
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr

08004af2 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8004af2:	b480      	push	{r7}
 8004af4:	b087      	sub	sp, #28
 8004af6:	af00      	add	r7, sp, #0
 8004af8:	60f8      	str	r0, [r7, #12]
 8004afa:	460b      	mov	r3, r1
 8004afc:	607a      	str	r2, [r7, #4]
 8004afe:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8004b00:	2300      	movs	r3, #0
 8004b02:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8004b04:	7afb      	ldrb	r3, [r7, #11]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d103      	bne.n	8004b12 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	687a      	ldr	r2, [r7, #4]
 8004b0e:	605a      	str	r2, [r3, #4]
      break;
 8004b10:	e002      	b.n	8004b18 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	75fb      	strb	r3, [r7, #23]
      break;
 8004b16:	bf00      	nop
  }

  return status;
 8004b18:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	371c      	adds	r7, #28
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b24:	4770      	bx	lr

08004b26 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8004b26:	b480      	push	{r7}
 8004b28:	b083      	sub	sp, #12
 8004b2a:	af00      	add	r7, sp, #0
 8004b2c:	6078      	str	r0, [r7, #4]
 8004b2e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d101      	bne.n	8004b3a <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e003      	b.n	8004b42 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	683a      	ldr	r2, [r7, #0]
 8004b3e:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8004b40:	2300      	movs	r3, #0
  }
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	370c      	adds	r7, #12
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr
	...

08004b50 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b086      	sub	sp, #24
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	0c1b      	lsrs	r3, r3, #16
 8004b5e:	f003 0301 	and.w	r3, r3, #1
 8004b62:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f003 031f 	and.w	r3, r3, #31
 8004b6c:	2201      	movs	r2, #1
 8004b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b72:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	015a      	lsls	r2, r3, #5
 8004b78:	4b0c      	ldr	r3, [pc, #48]	@ (8004bac <HAL_EXTI_IRQHandler+0x5c>)
 8004b7a:	4413      	add	r3, r2
 8004b7c:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	693a      	ldr	r2, [r7, #16]
 8004b84:	4013      	ands	r3, r2
 8004b86:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d009      	beq.n	8004ba2 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	693a      	ldr	r2, [r7, #16]
 8004b92:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d002      	beq.n	8004ba2 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	4798      	blx	r3
    }
  }
}
 8004ba2:	bf00      	nop
 8004ba4:	3718      	adds	r7, #24
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	bf00      	nop
 8004bac:	40010414 	.word	0x40010414

08004bb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b087      	sub	sp, #28
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
 8004bb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004bbe:	e17f      	b.n	8004ec0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	2101      	movs	r1, #1
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	fa01 f303 	lsl.w	r3, r1, r3
 8004bcc:	4013      	ands	r3, r2
 8004bce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	f000 8171 	beq.w	8004eba <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	f003 0303 	and.w	r3, r3, #3
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d005      	beq.n	8004bf0 <HAL_GPIO_Init+0x40>
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	f003 0303 	and.w	r3, r3, #3
 8004bec:	2b02      	cmp	r3, #2
 8004bee:	d130      	bne.n	8004c52 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004bf6:	697b      	ldr	r3, [r7, #20]
 8004bf8:	005b      	lsls	r3, r3, #1
 8004bfa:	2203      	movs	r2, #3
 8004bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8004c00:	43db      	mvns	r3, r3
 8004c02:	693a      	ldr	r2, [r7, #16]
 8004c04:	4013      	ands	r3, r2
 8004c06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	68da      	ldr	r2, [r3, #12]
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	005b      	lsls	r3, r3, #1
 8004c10:	fa02 f303 	lsl.w	r3, r2, r3
 8004c14:	693a      	ldr	r2, [r7, #16]
 8004c16:	4313      	orrs	r3, r2
 8004c18:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	693a      	ldr	r2, [r7, #16]
 8004c1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004c26:	2201      	movs	r2, #1
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c2e:	43db      	mvns	r3, r3
 8004c30:	693a      	ldr	r2, [r7, #16]
 8004c32:	4013      	ands	r3, r2
 8004c34:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	091b      	lsrs	r3, r3, #4
 8004c3c:	f003 0201 	and.w	r2, r3, #1
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	fa02 f303 	lsl.w	r3, r2, r3
 8004c46:	693a      	ldr	r2, [r7, #16]
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	693a      	ldr	r2, [r7, #16]
 8004c50:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	f003 0303 	and.w	r3, r3, #3
 8004c5a:	2b03      	cmp	r3, #3
 8004c5c:	d118      	bne.n	8004c90 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c62:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004c64:	2201      	movs	r2, #1
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	fa02 f303 	lsl.w	r3, r2, r3
 8004c6c:	43db      	mvns	r3, r3
 8004c6e:	693a      	ldr	r2, [r7, #16]
 8004c70:	4013      	ands	r3, r2
 8004c72:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	08db      	lsrs	r3, r3, #3
 8004c7a:	f003 0201 	and.w	r2, r3, #1
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	fa02 f303 	lsl.w	r3, r2, r3
 8004c84:	693a      	ldr	r2, [r7, #16]
 8004c86:	4313      	orrs	r3, r2
 8004c88:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	693a      	ldr	r2, [r7, #16]
 8004c8e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	f003 0303 	and.w	r3, r3, #3
 8004c98:	2b03      	cmp	r3, #3
 8004c9a:	d017      	beq.n	8004ccc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	68db      	ldr	r3, [r3, #12]
 8004ca0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	005b      	lsls	r3, r3, #1
 8004ca6:	2203      	movs	r2, #3
 8004ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cac:	43db      	mvns	r3, r3
 8004cae:	693a      	ldr	r2, [r7, #16]
 8004cb0:	4013      	ands	r3, r2
 8004cb2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	689a      	ldr	r2, [r3, #8]
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	005b      	lsls	r3, r3, #1
 8004cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc0:	693a      	ldr	r2, [r7, #16]
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	693a      	ldr	r2, [r7, #16]
 8004cca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	f003 0303 	and.w	r3, r3, #3
 8004cd4:	2b02      	cmp	r3, #2
 8004cd6:	d123      	bne.n	8004d20 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	08da      	lsrs	r2, r3, #3
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	3208      	adds	r2, #8
 8004ce0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ce4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	f003 0307 	and.w	r3, r3, #7
 8004cec:	009b      	lsls	r3, r3, #2
 8004cee:	220f      	movs	r2, #15
 8004cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf4:	43db      	mvns	r3, r3
 8004cf6:	693a      	ldr	r2, [r7, #16]
 8004cf8:	4013      	ands	r3, r2
 8004cfa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	691a      	ldr	r2, [r3, #16]
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	f003 0307 	and.w	r3, r3, #7
 8004d06:	009b      	lsls	r3, r3, #2
 8004d08:	fa02 f303 	lsl.w	r3, r2, r3
 8004d0c:	693a      	ldr	r2, [r7, #16]
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	08da      	lsrs	r2, r3, #3
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	3208      	adds	r2, #8
 8004d1a:	6939      	ldr	r1, [r7, #16]
 8004d1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	005b      	lsls	r3, r3, #1
 8004d2a:	2203      	movs	r2, #3
 8004d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d30:	43db      	mvns	r3, r3
 8004d32:	693a      	ldr	r2, [r7, #16]
 8004d34:	4013      	ands	r3, r2
 8004d36:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	f003 0203 	and.w	r2, r3, #3
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	005b      	lsls	r3, r3, #1
 8004d44:	fa02 f303 	lsl.w	r3, r2, r3
 8004d48:	693a      	ldr	r2, [r7, #16]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	693a      	ldr	r2, [r7, #16]
 8004d52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	f000 80ac 	beq.w	8004eba <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d62:	4b5f      	ldr	r3, [pc, #380]	@ (8004ee0 <HAL_GPIO_Init+0x330>)
 8004d64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d66:	4a5e      	ldr	r2, [pc, #376]	@ (8004ee0 <HAL_GPIO_Init+0x330>)
 8004d68:	f043 0301 	orr.w	r3, r3, #1
 8004d6c:	6613      	str	r3, [r2, #96]	@ 0x60
 8004d6e:	4b5c      	ldr	r3, [pc, #368]	@ (8004ee0 <HAL_GPIO_Init+0x330>)
 8004d70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d72:	f003 0301 	and.w	r3, r3, #1
 8004d76:	60bb      	str	r3, [r7, #8]
 8004d78:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004d7a:	4a5a      	ldr	r2, [pc, #360]	@ (8004ee4 <HAL_GPIO_Init+0x334>)
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	089b      	lsrs	r3, r3, #2
 8004d80:	3302      	adds	r3, #2
 8004d82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d86:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	f003 0303 	and.w	r3, r3, #3
 8004d8e:	009b      	lsls	r3, r3, #2
 8004d90:	220f      	movs	r2, #15
 8004d92:	fa02 f303 	lsl.w	r3, r2, r3
 8004d96:	43db      	mvns	r3, r3
 8004d98:	693a      	ldr	r2, [r7, #16]
 8004d9a:	4013      	ands	r3, r2
 8004d9c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004da4:	d025      	beq.n	8004df2 <HAL_GPIO_Init+0x242>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	4a4f      	ldr	r2, [pc, #316]	@ (8004ee8 <HAL_GPIO_Init+0x338>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d01f      	beq.n	8004dee <HAL_GPIO_Init+0x23e>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	4a4e      	ldr	r2, [pc, #312]	@ (8004eec <HAL_GPIO_Init+0x33c>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d019      	beq.n	8004dea <HAL_GPIO_Init+0x23a>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	4a4d      	ldr	r2, [pc, #308]	@ (8004ef0 <HAL_GPIO_Init+0x340>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d013      	beq.n	8004de6 <HAL_GPIO_Init+0x236>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	4a4c      	ldr	r2, [pc, #304]	@ (8004ef4 <HAL_GPIO_Init+0x344>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d00d      	beq.n	8004de2 <HAL_GPIO_Init+0x232>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	4a4b      	ldr	r2, [pc, #300]	@ (8004ef8 <HAL_GPIO_Init+0x348>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d007      	beq.n	8004dde <HAL_GPIO_Init+0x22e>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	4a4a      	ldr	r2, [pc, #296]	@ (8004efc <HAL_GPIO_Init+0x34c>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d101      	bne.n	8004dda <HAL_GPIO_Init+0x22a>
 8004dd6:	2306      	movs	r3, #6
 8004dd8:	e00c      	b.n	8004df4 <HAL_GPIO_Init+0x244>
 8004dda:	2307      	movs	r3, #7
 8004ddc:	e00a      	b.n	8004df4 <HAL_GPIO_Init+0x244>
 8004dde:	2305      	movs	r3, #5
 8004de0:	e008      	b.n	8004df4 <HAL_GPIO_Init+0x244>
 8004de2:	2304      	movs	r3, #4
 8004de4:	e006      	b.n	8004df4 <HAL_GPIO_Init+0x244>
 8004de6:	2303      	movs	r3, #3
 8004de8:	e004      	b.n	8004df4 <HAL_GPIO_Init+0x244>
 8004dea:	2302      	movs	r3, #2
 8004dec:	e002      	b.n	8004df4 <HAL_GPIO_Init+0x244>
 8004dee:	2301      	movs	r3, #1
 8004df0:	e000      	b.n	8004df4 <HAL_GPIO_Init+0x244>
 8004df2:	2300      	movs	r3, #0
 8004df4:	697a      	ldr	r2, [r7, #20]
 8004df6:	f002 0203 	and.w	r2, r2, #3
 8004dfa:	0092      	lsls	r2, r2, #2
 8004dfc:	4093      	lsls	r3, r2
 8004dfe:	693a      	ldr	r2, [r7, #16]
 8004e00:	4313      	orrs	r3, r2
 8004e02:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004e04:	4937      	ldr	r1, [pc, #220]	@ (8004ee4 <HAL_GPIO_Init+0x334>)
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	089b      	lsrs	r3, r3, #2
 8004e0a:	3302      	adds	r3, #2
 8004e0c:	693a      	ldr	r2, [r7, #16]
 8004e0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004e12:	4b3b      	ldr	r3, [pc, #236]	@ (8004f00 <HAL_GPIO_Init+0x350>)
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	43db      	mvns	r3, r3
 8004e1c:	693a      	ldr	r2, [r7, #16]
 8004e1e:	4013      	ands	r3, r2
 8004e20:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d003      	beq.n	8004e36 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004e2e:	693a      	ldr	r2, [r7, #16]
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	4313      	orrs	r3, r2
 8004e34:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004e36:	4a32      	ldr	r2, [pc, #200]	@ (8004f00 <HAL_GPIO_Init+0x350>)
 8004e38:	693b      	ldr	r3, [r7, #16]
 8004e3a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004e3c:	4b30      	ldr	r3, [pc, #192]	@ (8004f00 <HAL_GPIO_Init+0x350>)
 8004e3e:	68db      	ldr	r3, [r3, #12]
 8004e40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	43db      	mvns	r3, r3
 8004e46:	693a      	ldr	r2, [r7, #16]
 8004e48:	4013      	ands	r3, r2
 8004e4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d003      	beq.n	8004e60 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004e58:	693a      	ldr	r2, [r7, #16]
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004e60:	4a27      	ldr	r2, [pc, #156]	@ (8004f00 <HAL_GPIO_Init+0x350>)
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004e66:	4b26      	ldr	r3, [pc, #152]	@ (8004f00 <HAL_GPIO_Init+0x350>)
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	43db      	mvns	r3, r3
 8004e70:	693a      	ldr	r2, [r7, #16]
 8004e72:	4013      	ands	r3, r2
 8004e74:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d003      	beq.n	8004e8a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8004e82:	693a      	ldr	r2, [r7, #16]
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004e8a:	4a1d      	ldr	r2, [pc, #116]	@ (8004f00 <HAL_GPIO_Init+0x350>)
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004e90:	4b1b      	ldr	r3, [pc, #108]	@ (8004f00 <HAL_GPIO_Init+0x350>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	43db      	mvns	r3, r3
 8004e9a:	693a      	ldr	r2, [r7, #16]
 8004e9c:	4013      	ands	r3, r2
 8004e9e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d003      	beq.n	8004eb4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004eac:	693a      	ldr	r2, [r7, #16]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004eb4:	4a12      	ldr	r2, [pc, #72]	@ (8004f00 <HAL_GPIO_Init+0x350>)
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	3301      	adds	r3, #1
 8004ebe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	681a      	ldr	r2, [r3, #0]
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	fa22 f303 	lsr.w	r3, r2, r3
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	f47f ae78 	bne.w	8004bc0 <HAL_GPIO_Init+0x10>
  }
}
 8004ed0:	bf00      	nop
 8004ed2:	bf00      	nop
 8004ed4:	371c      	adds	r7, #28
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004edc:	4770      	bx	lr
 8004ede:	bf00      	nop
 8004ee0:	40021000 	.word	0x40021000
 8004ee4:	40010000 	.word	0x40010000
 8004ee8:	48000400 	.word	0x48000400
 8004eec:	48000800 	.word	0x48000800
 8004ef0:	48000c00 	.word	0x48000c00
 8004ef4:	48001000 	.word	0x48001000
 8004ef8:	48001400 	.word	0x48001400
 8004efc:	48001800 	.word	0x48001800
 8004f00:	40010400 	.word	0x40010400

08004f04 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b087      	sub	sp, #28
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
 8004f0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004f12:	e0cd      	b.n	80050b0 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004f14:	2201      	movs	r2, #1
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	fa02 f303 	lsl.w	r3, r2, r3
 8004f1c:	683a      	ldr	r2, [r7, #0]
 8004f1e:	4013      	ands	r3, r2
 8004f20:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	f000 80c0 	beq.w	80050aa <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8004f2a:	4a68      	ldr	r2, [pc, #416]	@ (80050cc <HAL_GPIO_DeInit+0x1c8>)
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	089b      	lsrs	r3, r3, #2
 8004f30:	3302      	adds	r3, #2
 8004f32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f36:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	f003 0303 	and.w	r3, r3, #3
 8004f3e:	009b      	lsls	r3, r3, #2
 8004f40:	220f      	movs	r2, #15
 8004f42:	fa02 f303 	lsl.w	r3, r2, r3
 8004f46:	68fa      	ldr	r2, [r7, #12]
 8004f48:	4013      	ands	r3, r2
 8004f4a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004f52:	d025      	beq.n	8004fa0 <HAL_GPIO_DeInit+0x9c>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	4a5e      	ldr	r2, [pc, #376]	@ (80050d0 <HAL_GPIO_DeInit+0x1cc>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d01f      	beq.n	8004f9c <HAL_GPIO_DeInit+0x98>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	4a5d      	ldr	r2, [pc, #372]	@ (80050d4 <HAL_GPIO_DeInit+0x1d0>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d019      	beq.n	8004f98 <HAL_GPIO_DeInit+0x94>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	4a5c      	ldr	r2, [pc, #368]	@ (80050d8 <HAL_GPIO_DeInit+0x1d4>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d013      	beq.n	8004f94 <HAL_GPIO_DeInit+0x90>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	4a5b      	ldr	r2, [pc, #364]	@ (80050dc <HAL_GPIO_DeInit+0x1d8>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d00d      	beq.n	8004f90 <HAL_GPIO_DeInit+0x8c>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	4a5a      	ldr	r2, [pc, #360]	@ (80050e0 <HAL_GPIO_DeInit+0x1dc>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d007      	beq.n	8004f8c <HAL_GPIO_DeInit+0x88>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	4a59      	ldr	r2, [pc, #356]	@ (80050e4 <HAL_GPIO_DeInit+0x1e0>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d101      	bne.n	8004f88 <HAL_GPIO_DeInit+0x84>
 8004f84:	2306      	movs	r3, #6
 8004f86:	e00c      	b.n	8004fa2 <HAL_GPIO_DeInit+0x9e>
 8004f88:	2307      	movs	r3, #7
 8004f8a:	e00a      	b.n	8004fa2 <HAL_GPIO_DeInit+0x9e>
 8004f8c:	2305      	movs	r3, #5
 8004f8e:	e008      	b.n	8004fa2 <HAL_GPIO_DeInit+0x9e>
 8004f90:	2304      	movs	r3, #4
 8004f92:	e006      	b.n	8004fa2 <HAL_GPIO_DeInit+0x9e>
 8004f94:	2303      	movs	r3, #3
 8004f96:	e004      	b.n	8004fa2 <HAL_GPIO_DeInit+0x9e>
 8004f98:	2302      	movs	r3, #2
 8004f9a:	e002      	b.n	8004fa2 <HAL_GPIO_DeInit+0x9e>
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	e000      	b.n	8004fa2 <HAL_GPIO_DeInit+0x9e>
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	697a      	ldr	r2, [r7, #20]
 8004fa4:	f002 0203 	and.w	r2, r2, #3
 8004fa8:	0092      	lsls	r2, r2, #2
 8004faa:	4093      	lsls	r3, r2
 8004fac:	68fa      	ldr	r2, [r7, #12]
 8004fae:	429a      	cmp	r2, r3
 8004fb0:	d132      	bne.n	8005018 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8004fb2:	4b4d      	ldr	r3, [pc, #308]	@ (80050e8 <HAL_GPIO_DeInit+0x1e4>)
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	43db      	mvns	r3, r3
 8004fba:	494b      	ldr	r1, [pc, #300]	@ (80050e8 <HAL_GPIO_DeInit+0x1e4>)
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8004fc0:	4b49      	ldr	r3, [pc, #292]	@ (80050e8 <HAL_GPIO_DeInit+0x1e4>)
 8004fc2:	685a      	ldr	r2, [r3, #4]
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	43db      	mvns	r3, r3
 8004fc8:	4947      	ldr	r1, [pc, #284]	@ (80050e8 <HAL_GPIO_DeInit+0x1e4>)
 8004fca:	4013      	ands	r3, r2
 8004fcc:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8004fce:	4b46      	ldr	r3, [pc, #280]	@ (80050e8 <HAL_GPIO_DeInit+0x1e4>)
 8004fd0:	68da      	ldr	r2, [r3, #12]
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	43db      	mvns	r3, r3
 8004fd6:	4944      	ldr	r1, [pc, #272]	@ (80050e8 <HAL_GPIO_DeInit+0x1e4>)
 8004fd8:	4013      	ands	r3, r2
 8004fda:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8004fdc:	4b42      	ldr	r3, [pc, #264]	@ (80050e8 <HAL_GPIO_DeInit+0x1e4>)
 8004fde:	689a      	ldr	r2, [r3, #8]
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	43db      	mvns	r3, r3
 8004fe4:	4940      	ldr	r1, [pc, #256]	@ (80050e8 <HAL_GPIO_DeInit+0x1e4>)
 8004fe6:	4013      	ands	r3, r2
 8004fe8:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8004fea:	697b      	ldr	r3, [r7, #20]
 8004fec:	f003 0303 	and.w	r3, r3, #3
 8004ff0:	009b      	lsls	r3, r3, #2
 8004ff2:	220f      	movs	r2, #15
 8004ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff8:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8004ffa:	4a34      	ldr	r2, [pc, #208]	@ (80050cc <HAL_GPIO_DeInit+0x1c8>)
 8004ffc:	697b      	ldr	r3, [r7, #20]
 8004ffe:	089b      	lsrs	r3, r3, #2
 8005000:	3302      	adds	r3, #2
 8005002:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	43da      	mvns	r2, r3
 800500a:	4830      	ldr	r0, [pc, #192]	@ (80050cc <HAL_GPIO_DeInit+0x1c8>)
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	089b      	lsrs	r3, r3, #2
 8005010:	400a      	ands	r2, r1
 8005012:	3302      	adds	r3, #2
 8005014:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681a      	ldr	r2, [r3, #0]
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	005b      	lsls	r3, r3, #1
 8005020:	2103      	movs	r1, #3
 8005022:	fa01 f303 	lsl.w	r3, r1, r3
 8005026:	431a      	orrs	r2, r3
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	08da      	lsrs	r2, r3, #3
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	3208      	adds	r2, #8
 8005034:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	f003 0307 	and.w	r3, r3, #7
 800503e:	009b      	lsls	r3, r3, #2
 8005040:	220f      	movs	r2, #15
 8005042:	fa02 f303 	lsl.w	r3, r2, r3
 8005046:	43db      	mvns	r3, r3
 8005048:	697a      	ldr	r2, [r7, #20]
 800504a:	08d2      	lsrs	r2, r2, #3
 800504c:	4019      	ands	r1, r3
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	3208      	adds	r2, #8
 8005052:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	689a      	ldr	r2, [r3, #8]
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	005b      	lsls	r3, r3, #1
 800505e:	2103      	movs	r1, #3
 8005060:	fa01 f303 	lsl.w	r3, r1, r3
 8005064:	43db      	mvns	r3, r3
 8005066:	401a      	ands	r2, r3
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	685a      	ldr	r2, [r3, #4]
 8005070:	2101      	movs	r1, #1
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	fa01 f303 	lsl.w	r3, r1, r3
 8005078:	43db      	mvns	r3, r3
 800507a:	401a      	ands	r2, r3
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	68da      	ldr	r2, [r3, #12]
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	005b      	lsls	r3, r3, #1
 8005088:	2103      	movs	r1, #3
 800508a:	fa01 f303 	lsl.w	r3, r1, r3
 800508e:	43db      	mvns	r3, r3
 8005090:	401a      	ands	r2, r3
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800509a:	2101      	movs	r1, #1
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	fa01 f303 	lsl.w	r3, r1, r3
 80050a2:	43db      	mvns	r3, r3
 80050a4:	401a      	ands	r2, r3
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	3301      	adds	r3, #1
 80050ae:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80050b0:	683a      	ldr	r2, [r7, #0]
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	fa22 f303 	lsr.w	r3, r2, r3
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	f47f af2b 	bne.w	8004f14 <HAL_GPIO_DeInit+0x10>
  }
}
 80050be:	bf00      	nop
 80050c0:	bf00      	nop
 80050c2:	371c      	adds	r7, #28
 80050c4:	46bd      	mov	sp, r7
 80050c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ca:	4770      	bx	lr
 80050cc:	40010000 	.word	0x40010000
 80050d0:	48000400 	.word	0x48000400
 80050d4:	48000800 	.word	0x48000800
 80050d8:	48000c00 	.word	0x48000c00
 80050dc:	48001000 	.word	0x48001000
 80050e0:	48001400 	.word	0x48001400
 80050e4:	48001800 	.word	0x48001800
 80050e8:	40010400 	.word	0x40010400

080050ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b085      	sub	sp, #20
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	460b      	mov	r3, r1
 80050f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	691a      	ldr	r2, [r3, #16]
 80050fc:	887b      	ldrh	r3, [r7, #2]
 80050fe:	4013      	ands	r3, r2
 8005100:	2b00      	cmp	r3, #0
 8005102:	d002      	beq.n	800510a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005104:	2301      	movs	r3, #1
 8005106:	73fb      	strb	r3, [r7, #15]
 8005108:	e001      	b.n	800510e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800510a:	2300      	movs	r3, #0
 800510c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800510e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005110:	4618      	mov	r0, r3
 8005112:	3714      	adds	r7, #20
 8005114:	46bd      	mov	sp, r7
 8005116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511a:	4770      	bx	lr

0800511c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800511c:	b480      	push	{r7}
 800511e:	b083      	sub	sp, #12
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
 8005124:	460b      	mov	r3, r1
 8005126:	807b      	strh	r3, [r7, #2]
 8005128:	4613      	mov	r3, r2
 800512a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800512c:	787b      	ldrb	r3, [r7, #1]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d003      	beq.n	800513a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005132:	887a      	ldrh	r2, [r7, #2]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005138:	e002      	b.n	8005140 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800513a:	887a      	ldrh	r2, [r7, #2]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005140:	bf00      	nop
 8005142:	370c      	adds	r7, #12
 8005144:	46bd      	mov	sp, r7
 8005146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514a:	4770      	bx	lr

0800514c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b082      	sub	sp, #8
 8005150:	af00      	add	r7, sp, #0
 8005152:	4603      	mov	r3, r0
 8005154:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005156:	4b08      	ldr	r3, [pc, #32]	@ (8005178 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005158:	695a      	ldr	r2, [r3, #20]
 800515a:	88fb      	ldrh	r3, [r7, #6]
 800515c:	4013      	ands	r3, r2
 800515e:	2b00      	cmp	r3, #0
 8005160:	d006      	beq.n	8005170 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005162:	4a05      	ldr	r2, [pc, #20]	@ (8005178 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005164:	88fb      	ldrh	r3, [r7, #6]
 8005166:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005168:	88fb      	ldrh	r3, [r7, #6]
 800516a:	4618      	mov	r0, r3
 800516c:	f7fd fc6a 	bl	8002a44 <HAL_GPIO_EXTI_Callback>
  }
}
 8005170:	bf00      	nop
 8005172:	3708      	adds	r7, #8
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}
 8005178:	40010400 	.word	0x40010400

0800517c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b082      	sub	sp, #8
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d101      	bne.n	800518e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800518a:	2301      	movs	r3, #1
 800518c:	e08d      	b.n	80052aa <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005194:	b2db      	uxtb	r3, r3
 8005196:	2b00      	cmp	r3, #0
 8005198:	d106      	bne.n	80051a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2200      	movs	r2, #0
 800519e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f7fe f85e 	bl	8003264 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2224      	movs	r2, #36	@ 0x24
 80051ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f022 0201 	bic.w	r2, r2, #1
 80051be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	685a      	ldr	r2, [r3, #4]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80051cc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	689a      	ldr	r2, [r3, #8]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80051dc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	68db      	ldr	r3, [r3, #12]
 80051e2:	2b01      	cmp	r3, #1
 80051e4:	d107      	bne.n	80051f6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	689a      	ldr	r2, [r3, #8]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80051f2:	609a      	str	r2, [r3, #8]
 80051f4:	e006      	b.n	8005204 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	689a      	ldr	r2, [r3, #8]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005202:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	68db      	ldr	r3, [r3, #12]
 8005208:	2b02      	cmp	r3, #2
 800520a:	d108      	bne.n	800521e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	685a      	ldr	r2, [r3, #4]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800521a:	605a      	str	r2, [r3, #4]
 800521c:	e007      	b.n	800522e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	685a      	ldr	r2, [r3, #4]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800522c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	687a      	ldr	r2, [r7, #4]
 8005236:	6812      	ldr	r2, [r2, #0]
 8005238:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800523c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005240:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	68da      	ldr	r2, [r3, #12]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005250:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	691a      	ldr	r2, [r3, #16]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	695b      	ldr	r3, [r3, #20]
 800525a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	699b      	ldr	r3, [r3, #24]
 8005262:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	430a      	orrs	r2, r1
 800526a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	69d9      	ldr	r1, [r3, #28]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6a1a      	ldr	r2, [r3, #32]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	430a      	orrs	r2, r1
 800527a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	681a      	ldr	r2, [r3, #0]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f042 0201 	orr.w	r2, r2, #1
 800528a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2200      	movs	r2, #0
 8005290:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2220      	movs	r2, #32
 8005296:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2200      	movs	r2, #0
 800529e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2200      	movs	r2, #0
 80052a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80052a8:	2300      	movs	r3, #0
}
 80052aa:	4618      	mov	r0, r3
 80052ac:	3708      	adds	r7, #8
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd80      	pop	{r7, pc}
	...

080052b4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b088      	sub	sp, #32
 80052b8:	af02      	add	r7, sp, #8
 80052ba:	60f8      	str	r0, [r7, #12]
 80052bc:	607a      	str	r2, [r7, #4]
 80052be:	461a      	mov	r2, r3
 80052c0:	460b      	mov	r3, r1
 80052c2:	817b      	strh	r3, [r7, #10]
 80052c4:	4613      	mov	r3, r2
 80052c6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052ce:	b2db      	uxtb	r3, r3
 80052d0:	2b20      	cmp	r3, #32
 80052d2:	f040 80fd 	bne.w	80054d0 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d101      	bne.n	80052e4 <HAL_I2C_Master_Transmit+0x30>
 80052e0:	2302      	movs	r3, #2
 80052e2:	e0f6      	b.n	80054d2 <HAL_I2C_Master_Transmit+0x21e>
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2201      	movs	r2, #1
 80052e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80052ec:	f7fe ffbc 	bl	8004268 <HAL_GetTick>
 80052f0:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80052f2:	693b      	ldr	r3, [r7, #16]
 80052f4:	9300      	str	r3, [sp, #0]
 80052f6:	2319      	movs	r3, #25
 80052f8:	2201      	movs	r2, #1
 80052fa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80052fe:	68f8      	ldr	r0, [r7, #12]
 8005300:	f000 fbea 	bl	8005ad8 <I2C_WaitOnFlagUntilTimeout>
 8005304:	4603      	mov	r3, r0
 8005306:	2b00      	cmp	r3, #0
 8005308:	d001      	beq.n	800530e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	e0e1      	b.n	80054d2 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2221      	movs	r2, #33	@ 0x21
 8005312:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	2210      	movs	r2, #16
 800531a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2200      	movs	r2, #0
 8005322:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	687a      	ldr	r2, [r7, #4]
 8005328:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	893a      	ldrh	r2, [r7, #8]
 800532e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2200      	movs	r2, #0
 8005334:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800533a:	b29b      	uxth	r3, r3
 800533c:	2bff      	cmp	r3, #255	@ 0xff
 800533e:	d906      	bls.n	800534e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	22ff      	movs	r2, #255	@ 0xff
 8005344:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8005346:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800534a:	617b      	str	r3, [r7, #20]
 800534c:	e007      	b.n	800535e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005352:	b29a      	uxth	r2, r3
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8005358:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800535c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005362:	2b00      	cmp	r3, #0
 8005364:	d024      	beq.n	80053b0 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800536a:	781a      	ldrb	r2, [r3, #0]
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005376:	1c5a      	adds	r2, r3, #1
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005380:	b29b      	uxth	r3, r3
 8005382:	3b01      	subs	r3, #1
 8005384:	b29a      	uxth	r2, r3
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800538e:	3b01      	subs	r3, #1
 8005390:	b29a      	uxth	r2, r3
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800539a:	b2db      	uxtb	r3, r3
 800539c:	3301      	adds	r3, #1
 800539e:	b2da      	uxtb	r2, r3
 80053a0:	8979      	ldrh	r1, [r7, #10]
 80053a2:	4b4e      	ldr	r3, [pc, #312]	@ (80054dc <HAL_I2C_Master_Transmit+0x228>)
 80053a4:	9300      	str	r3, [sp, #0]
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	68f8      	ldr	r0, [r7, #12]
 80053aa:	f000 fd59 	bl	8005e60 <I2C_TransferConfig>
 80053ae:	e066      	b.n	800547e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053b4:	b2da      	uxtb	r2, r3
 80053b6:	8979      	ldrh	r1, [r7, #10]
 80053b8:	4b48      	ldr	r3, [pc, #288]	@ (80054dc <HAL_I2C_Master_Transmit+0x228>)
 80053ba:	9300      	str	r3, [sp, #0]
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	68f8      	ldr	r0, [r7, #12]
 80053c0:	f000 fd4e 	bl	8005e60 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80053c4:	e05b      	b.n	800547e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80053c6:	693a      	ldr	r2, [r7, #16]
 80053c8:	6a39      	ldr	r1, [r7, #32]
 80053ca:	68f8      	ldr	r0, [r7, #12]
 80053cc:	f000 fbdd 	bl	8005b8a <I2C_WaitOnTXISFlagUntilTimeout>
 80053d0:	4603      	mov	r3, r0
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d001      	beq.n	80053da <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80053d6:	2301      	movs	r3, #1
 80053d8:	e07b      	b.n	80054d2 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053de:	781a      	ldrb	r2, [r3, #0]
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ea:	1c5a      	adds	r2, r3, #1
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053f4:	b29b      	uxth	r3, r3
 80053f6:	3b01      	subs	r3, #1
 80053f8:	b29a      	uxth	r2, r3
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005402:	3b01      	subs	r3, #1
 8005404:	b29a      	uxth	r2, r3
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800540e:	b29b      	uxth	r3, r3
 8005410:	2b00      	cmp	r3, #0
 8005412:	d034      	beq.n	800547e <HAL_I2C_Master_Transmit+0x1ca>
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005418:	2b00      	cmp	r3, #0
 800541a:	d130      	bne.n	800547e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800541c:	693b      	ldr	r3, [r7, #16]
 800541e:	9300      	str	r3, [sp, #0]
 8005420:	6a3b      	ldr	r3, [r7, #32]
 8005422:	2200      	movs	r2, #0
 8005424:	2180      	movs	r1, #128	@ 0x80
 8005426:	68f8      	ldr	r0, [r7, #12]
 8005428:	f000 fb56 	bl	8005ad8 <I2C_WaitOnFlagUntilTimeout>
 800542c:	4603      	mov	r3, r0
 800542e:	2b00      	cmp	r3, #0
 8005430:	d001      	beq.n	8005436 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	e04d      	b.n	80054d2 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800543a:	b29b      	uxth	r3, r3
 800543c:	2bff      	cmp	r3, #255	@ 0xff
 800543e:	d90e      	bls.n	800545e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	22ff      	movs	r2, #255	@ 0xff
 8005444:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800544a:	b2da      	uxtb	r2, r3
 800544c:	8979      	ldrh	r1, [r7, #10]
 800544e:	2300      	movs	r3, #0
 8005450:	9300      	str	r3, [sp, #0]
 8005452:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005456:	68f8      	ldr	r0, [r7, #12]
 8005458:	f000 fd02 	bl	8005e60 <I2C_TransferConfig>
 800545c:	e00f      	b.n	800547e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005462:	b29a      	uxth	r2, r3
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800546c:	b2da      	uxtb	r2, r3
 800546e:	8979      	ldrh	r1, [r7, #10]
 8005470:	2300      	movs	r3, #0
 8005472:	9300      	str	r3, [sp, #0]
 8005474:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005478:	68f8      	ldr	r0, [r7, #12]
 800547a:	f000 fcf1 	bl	8005e60 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005482:	b29b      	uxth	r3, r3
 8005484:	2b00      	cmp	r3, #0
 8005486:	d19e      	bne.n	80053c6 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005488:	693a      	ldr	r2, [r7, #16]
 800548a:	6a39      	ldr	r1, [r7, #32]
 800548c:	68f8      	ldr	r0, [r7, #12]
 800548e:	f000 fbc3 	bl	8005c18 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005492:	4603      	mov	r3, r0
 8005494:	2b00      	cmp	r3, #0
 8005496:	d001      	beq.n	800549c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8005498:	2301      	movs	r3, #1
 800549a:	e01a      	b.n	80054d2 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	2220      	movs	r2, #32
 80054a2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	6859      	ldr	r1, [r3, #4]
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681a      	ldr	r2, [r3, #0]
 80054ae:	4b0c      	ldr	r3, [pc, #48]	@ (80054e0 <HAL_I2C_Master_Transmit+0x22c>)
 80054b0:	400b      	ands	r3, r1
 80054b2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2220      	movs	r2, #32
 80054b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2200      	movs	r2, #0
 80054c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2200      	movs	r2, #0
 80054c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80054cc:	2300      	movs	r3, #0
 80054ce:	e000      	b.n	80054d2 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80054d0:	2302      	movs	r3, #2
  }
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3718      	adds	r7, #24
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}
 80054da:	bf00      	nop
 80054dc:	80002000 	.word	0x80002000
 80054e0:	fe00e800 	.word	0xfe00e800

080054e4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b088      	sub	sp, #32
 80054e8:	af02      	add	r7, sp, #8
 80054ea:	60f8      	str	r0, [r7, #12]
 80054ec:	4608      	mov	r0, r1
 80054ee:	4611      	mov	r1, r2
 80054f0:	461a      	mov	r2, r3
 80054f2:	4603      	mov	r3, r0
 80054f4:	817b      	strh	r3, [r7, #10]
 80054f6:	460b      	mov	r3, r1
 80054f8:	813b      	strh	r3, [r7, #8]
 80054fa:	4613      	mov	r3, r2
 80054fc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005504:	b2db      	uxtb	r3, r3
 8005506:	2b20      	cmp	r3, #32
 8005508:	f040 80f9 	bne.w	80056fe <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800550c:	6a3b      	ldr	r3, [r7, #32]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d002      	beq.n	8005518 <HAL_I2C_Mem_Write+0x34>
 8005512:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005514:	2b00      	cmp	r3, #0
 8005516:	d105      	bne.n	8005524 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800551e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005520:	2301      	movs	r3, #1
 8005522:	e0ed      	b.n	8005700 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800552a:	2b01      	cmp	r3, #1
 800552c:	d101      	bne.n	8005532 <HAL_I2C_Mem_Write+0x4e>
 800552e:	2302      	movs	r3, #2
 8005530:	e0e6      	b.n	8005700 <HAL_I2C_Mem_Write+0x21c>
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2201      	movs	r2, #1
 8005536:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800553a:	f7fe fe95 	bl	8004268 <HAL_GetTick>
 800553e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	9300      	str	r3, [sp, #0]
 8005544:	2319      	movs	r3, #25
 8005546:	2201      	movs	r2, #1
 8005548:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800554c:	68f8      	ldr	r0, [r7, #12]
 800554e:	f000 fac3 	bl	8005ad8 <I2C_WaitOnFlagUntilTimeout>
 8005552:	4603      	mov	r3, r0
 8005554:	2b00      	cmp	r3, #0
 8005556:	d001      	beq.n	800555c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	e0d1      	b.n	8005700 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2221      	movs	r2, #33	@ 0x21
 8005560:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2240      	movs	r2, #64	@ 0x40
 8005568:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2200      	movs	r2, #0
 8005570:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	6a3a      	ldr	r2, [r7, #32]
 8005576:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800557c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2200      	movs	r2, #0
 8005582:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005584:	88f8      	ldrh	r0, [r7, #6]
 8005586:	893a      	ldrh	r2, [r7, #8]
 8005588:	8979      	ldrh	r1, [r7, #10]
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	9301      	str	r3, [sp, #4]
 800558e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005590:	9300      	str	r3, [sp, #0]
 8005592:	4603      	mov	r3, r0
 8005594:	68f8      	ldr	r0, [r7, #12]
 8005596:	f000 f9d3 	bl	8005940 <I2C_RequestMemoryWrite>
 800559a:	4603      	mov	r3, r0
 800559c:	2b00      	cmp	r3, #0
 800559e:	d005      	beq.n	80055ac <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2200      	movs	r2, #0
 80055a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80055a8:	2301      	movs	r3, #1
 80055aa:	e0a9      	b.n	8005700 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055b0:	b29b      	uxth	r3, r3
 80055b2:	2bff      	cmp	r3, #255	@ 0xff
 80055b4:	d90e      	bls.n	80055d4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	22ff      	movs	r2, #255	@ 0xff
 80055ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055c0:	b2da      	uxtb	r2, r3
 80055c2:	8979      	ldrh	r1, [r7, #10]
 80055c4:	2300      	movs	r3, #0
 80055c6:	9300      	str	r3, [sp, #0]
 80055c8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80055cc:	68f8      	ldr	r0, [r7, #12]
 80055ce:	f000 fc47 	bl	8005e60 <I2C_TransferConfig>
 80055d2:	e00f      	b.n	80055f4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055d8:	b29a      	uxth	r2, r3
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055e2:	b2da      	uxtb	r2, r3
 80055e4:	8979      	ldrh	r1, [r7, #10]
 80055e6:	2300      	movs	r3, #0
 80055e8:	9300      	str	r3, [sp, #0]
 80055ea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80055ee:	68f8      	ldr	r0, [r7, #12]
 80055f0:	f000 fc36 	bl	8005e60 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055f4:	697a      	ldr	r2, [r7, #20]
 80055f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80055f8:	68f8      	ldr	r0, [r7, #12]
 80055fa:	f000 fac6 	bl	8005b8a <I2C_WaitOnTXISFlagUntilTimeout>
 80055fe:	4603      	mov	r3, r0
 8005600:	2b00      	cmp	r3, #0
 8005602:	d001      	beq.n	8005608 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005604:	2301      	movs	r3, #1
 8005606:	e07b      	b.n	8005700 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800560c:	781a      	ldrb	r2, [r3, #0]
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005618:	1c5a      	adds	r2, r3, #1
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005622:	b29b      	uxth	r3, r3
 8005624:	3b01      	subs	r3, #1
 8005626:	b29a      	uxth	r2, r3
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005630:	3b01      	subs	r3, #1
 8005632:	b29a      	uxth	r2, r3
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800563c:	b29b      	uxth	r3, r3
 800563e:	2b00      	cmp	r3, #0
 8005640:	d034      	beq.n	80056ac <HAL_I2C_Mem_Write+0x1c8>
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005646:	2b00      	cmp	r3, #0
 8005648:	d130      	bne.n	80056ac <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	9300      	str	r3, [sp, #0]
 800564e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005650:	2200      	movs	r2, #0
 8005652:	2180      	movs	r1, #128	@ 0x80
 8005654:	68f8      	ldr	r0, [r7, #12]
 8005656:	f000 fa3f 	bl	8005ad8 <I2C_WaitOnFlagUntilTimeout>
 800565a:	4603      	mov	r3, r0
 800565c:	2b00      	cmp	r3, #0
 800565e:	d001      	beq.n	8005664 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005660:	2301      	movs	r3, #1
 8005662:	e04d      	b.n	8005700 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005668:	b29b      	uxth	r3, r3
 800566a:	2bff      	cmp	r3, #255	@ 0xff
 800566c:	d90e      	bls.n	800568c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	22ff      	movs	r2, #255	@ 0xff
 8005672:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005678:	b2da      	uxtb	r2, r3
 800567a:	8979      	ldrh	r1, [r7, #10]
 800567c:	2300      	movs	r3, #0
 800567e:	9300      	str	r3, [sp, #0]
 8005680:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005684:	68f8      	ldr	r0, [r7, #12]
 8005686:	f000 fbeb 	bl	8005e60 <I2C_TransferConfig>
 800568a:	e00f      	b.n	80056ac <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005690:	b29a      	uxth	r2, r3
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800569a:	b2da      	uxtb	r2, r3
 800569c:	8979      	ldrh	r1, [r7, #10]
 800569e:	2300      	movs	r3, #0
 80056a0:	9300      	str	r3, [sp, #0]
 80056a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80056a6:	68f8      	ldr	r0, [r7, #12]
 80056a8:	f000 fbda 	bl	8005e60 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056b0:	b29b      	uxth	r3, r3
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d19e      	bne.n	80055f4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056b6:	697a      	ldr	r2, [r7, #20]
 80056b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80056ba:	68f8      	ldr	r0, [r7, #12]
 80056bc:	f000 faac 	bl	8005c18 <I2C_WaitOnSTOPFlagUntilTimeout>
 80056c0:	4603      	mov	r3, r0
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d001      	beq.n	80056ca <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80056c6:	2301      	movs	r3, #1
 80056c8:	e01a      	b.n	8005700 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	2220      	movs	r2, #32
 80056d0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	6859      	ldr	r1, [r3, #4]
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681a      	ldr	r2, [r3, #0]
 80056dc:	4b0a      	ldr	r3, [pc, #40]	@ (8005708 <HAL_I2C_Mem_Write+0x224>)
 80056de:	400b      	ands	r3, r1
 80056e0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2220      	movs	r2, #32
 80056e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2200      	movs	r2, #0
 80056ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2200      	movs	r2, #0
 80056f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80056fa:	2300      	movs	r3, #0
 80056fc:	e000      	b.n	8005700 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80056fe:	2302      	movs	r3, #2
  }
}
 8005700:	4618      	mov	r0, r3
 8005702:	3718      	adds	r7, #24
 8005704:	46bd      	mov	sp, r7
 8005706:	bd80      	pop	{r7, pc}
 8005708:	fe00e800 	.word	0xfe00e800

0800570c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b088      	sub	sp, #32
 8005710:	af02      	add	r7, sp, #8
 8005712:	60f8      	str	r0, [r7, #12]
 8005714:	4608      	mov	r0, r1
 8005716:	4611      	mov	r1, r2
 8005718:	461a      	mov	r2, r3
 800571a:	4603      	mov	r3, r0
 800571c:	817b      	strh	r3, [r7, #10]
 800571e:	460b      	mov	r3, r1
 8005720:	813b      	strh	r3, [r7, #8]
 8005722:	4613      	mov	r3, r2
 8005724:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800572c:	b2db      	uxtb	r3, r3
 800572e:	2b20      	cmp	r3, #32
 8005730:	f040 80fd 	bne.w	800592e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005734:	6a3b      	ldr	r3, [r7, #32]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d002      	beq.n	8005740 <HAL_I2C_Mem_Read+0x34>
 800573a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800573c:	2b00      	cmp	r3, #0
 800573e:	d105      	bne.n	800574c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005746:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	e0f1      	b.n	8005930 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005752:	2b01      	cmp	r3, #1
 8005754:	d101      	bne.n	800575a <HAL_I2C_Mem_Read+0x4e>
 8005756:	2302      	movs	r3, #2
 8005758:	e0ea      	b.n	8005930 <HAL_I2C_Mem_Read+0x224>
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	2201      	movs	r2, #1
 800575e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005762:	f7fe fd81 	bl	8004268 <HAL_GetTick>
 8005766:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	9300      	str	r3, [sp, #0]
 800576c:	2319      	movs	r3, #25
 800576e:	2201      	movs	r2, #1
 8005770:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005774:	68f8      	ldr	r0, [r7, #12]
 8005776:	f000 f9af 	bl	8005ad8 <I2C_WaitOnFlagUntilTimeout>
 800577a:	4603      	mov	r3, r0
 800577c:	2b00      	cmp	r3, #0
 800577e:	d001      	beq.n	8005784 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005780:	2301      	movs	r3, #1
 8005782:	e0d5      	b.n	8005930 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2222      	movs	r2, #34	@ 0x22
 8005788:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2240      	movs	r2, #64	@ 0x40
 8005790:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2200      	movs	r2, #0
 8005798:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	6a3a      	ldr	r2, [r7, #32]
 800579e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80057a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2200      	movs	r2, #0
 80057aa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80057ac:	88f8      	ldrh	r0, [r7, #6]
 80057ae:	893a      	ldrh	r2, [r7, #8]
 80057b0:	8979      	ldrh	r1, [r7, #10]
 80057b2:	697b      	ldr	r3, [r7, #20]
 80057b4:	9301      	str	r3, [sp, #4]
 80057b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057b8:	9300      	str	r3, [sp, #0]
 80057ba:	4603      	mov	r3, r0
 80057bc:	68f8      	ldr	r0, [r7, #12]
 80057be:	f000 f913 	bl	80059e8 <I2C_RequestMemoryRead>
 80057c2:	4603      	mov	r3, r0
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d005      	beq.n	80057d4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2200      	movs	r2, #0
 80057cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80057d0:	2301      	movs	r3, #1
 80057d2:	e0ad      	b.n	8005930 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057d8:	b29b      	uxth	r3, r3
 80057da:	2bff      	cmp	r3, #255	@ 0xff
 80057dc:	d90e      	bls.n	80057fc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2201      	movs	r2, #1
 80057e2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057e8:	b2da      	uxtb	r2, r3
 80057ea:	8979      	ldrh	r1, [r7, #10]
 80057ec:	4b52      	ldr	r3, [pc, #328]	@ (8005938 <HAL_I2C_Mem_Read+0x22c>)
 80057ee:	9300      	str	r3, [sp, #0]
 80057f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80057f4:	68f8      	ldr	r0, [r7, #12]
 80057f6:	f000 fb33 	bl	8005e60 <I2C_TransferConfig>
 80057fa:	e00f      	b.n	800581c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005800:	b29a      	uxth	r2, r3
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800580a:	b2da      	uxtb	r2, r3
 800580c:	8979      	ldrh	r1, [r7, #10]
 800580e:	4b4a      	ldr	r3, [pc, #296]	@ (8005938 <HAL_I2C_Mem_Read+0x22c>)
 8005810:	9300      	str	r3, [sp, #0]
 8005812:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005816:	68f8      	ldr	r0, [r7, #12]
 8005818:	f000 fb22 	bl	8005e60 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	9300      	str	r3, [sp, #0]
 8005820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005822:	2200      	movs	r2, #0
 8005824:	2104      	movs	r1, #4
 8005826:	68f8      	ldr	r0, [r7, #12]
 8005828:	f000 f956 	bl	8005ad8 <I2C_WaitOnFlagUntilTimeout>
 800582c:	4603      	mov	r3, r0
 800582e:	2b00      	cmp	r3, #0
 8005830:	d001      	beq.n	8005836 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	e07c      	b.n	8005930 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005840:	b2d2      	uxtb	r2, r2
 8005842:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005848:	1c5a      	adds	r2, r3, #1
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005852:	3b01      	subs	r3, #1
 8005854:	b29a      	uxth	r2, r3
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800585e:	b29b      	uxth	r3, r3
 8005860:	3b01      	subs	r3, #1
 8005862:	b29a      	uxth	r2, r3
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800586c:	b29b      	uxth	r3, r3
 800586e:	2b00      	cmp	r3, #0
 8005870:	d034      	beq.n	80058dc <HAL_I2C_Mem_Read+0x1d0>
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005876:	2b00      	cmp	r3, #0
 8005878:	d130      	bne.n	80058dc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800587a:	697b      	ldr	r3, [r7, #20]
 800587c:	9300      	str	r3, [sp, #0]
 800587e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005880:	2200      	movs	r2, #0
 8005882:	2180      	movs	r1, #128	@ 0x80
 8005884:	68f8      	ldr	r0, [r7, #12]
 8005886:	f000 f927 	bl	8005ad8 <I2C_WaitOnFlagUntilTimeout>
 800588a:	4603      	mov	r3, r0
 800588c:	2b00      	cmp	r3, #0
 800588e:	d001      	beq.n	8005894 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005890:	2301      	movs	r3, #1
 8005892:	e04d      	b.n	8005930 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005898:	b29b      	uxth	r3, r3
 800589a:	2bff      	cmp	r3, #255	@ 0xff
 800589c:	d90e      	bls.n	80058bc <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2201      	movs	r2, #1
 80058a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058a8:	b2da      	uxtb	r2, r3
 80058aa:	8979      	ldrh	r1, [r7, #10]
 80058ac:	2300      	movs	r3, #0
 80058ae:	9300      	str	r3, [sp, #0]
 80058b0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80058b4:	68f8      	ldr	r0, [r7, #12]
 80058b6:	f000 fad3 	bl	8005e60 <I2C_TransferConfig>
 80058ba:	e00f      	b.n	80058dc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058c0:	b29a      	uxth	r2, r3
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058ca:	b2da      	uxtb	r2, r3
 80058cc:	8979      	ldrh	r1, [r7, #10]
 80058ce:	2300      	movs	r3, #0
 80058d0:	9300      	str	r3, [sp, #0]
 80058d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80058d6:	68f8      	ldr	r0, [r7, #12]
 80058d8:	f000 fac2 	bl	8005e60 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058e0:	b29b      	uxth	r3, r3
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d19a      	bne.n	800581c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80058e6:	697a      	ldr	r2, [r7, #20]
 80058e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80058ea:	68f8      	ldr	r0, [r7, #12]
 80058ec:	f000 f994 	bl	8005c18 <I2C_WaitOnSTOPFlagUntilTimeout>
 80058f0:	4603      	mov	r3, r0
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d001      	beq.n	80058fa <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80058f6:	2301      	movs	r3, #1
 80058f8:	e01a      	b.n	8005930 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	2220      	movs	r2, #32
 8005900:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	6859      	ldr	r1, [r3, #4]
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681a      	ldr	r2, [r3, #0]
 800590c:	4b0b      	ldr	r3, [pc, #44]	@ (800593c <HAL_I2C_Mem_Read+0x230>)
 800590e:	400b      	ands	r3, r1
 8005910:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	2220      	movs	r2, #32
 8005916:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2200      	movs	r2, #0
 800591e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2200      	movs	r2, #0
 8005926:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800592a:	2300      	movs	r3, #0
 800592c:	e000      	b.n	8005930 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800592e:	2302      	movs	r3, #2
  }
}
 8005930:	4618      	mov	r0, r3
 8005932:	3718      	adds	r7, #24
 8005934:	46bd      	mov	sp, r7
 8005936:	bd80      	pop	{r7, pc}
 8005938:	80002400 	.word	0x80002400
 800593c:	fe00e800 	.word	0xfe00e800

08005940 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b086      	sub	sp, #24
 8005944:	af02      	add	r7, sp, #8
 8005946:	60f8      	str	r0, [r7, #12]
 8005948:	4608      	mov	r0, r1
 800594a:	4611      	mov	r1, r2
 800594c:	461a      	mov	r2, r3
 800594e:	4603      	mov	r3, r0
 8005950:	817b      	strh	r3, [r7, #10]
 8005952:	460b      	mov	r3, r1
 8005954:	813b      	strh	r3, [r7, #8]
 8005956:	4613      	mov	r3, r2
 8005958:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800595a:	88fb      	ldrh	r3, [r7, #6]
 800595c:	b2da      	uxtb	r2, r3
 800595e:	8979      	ldrh	r1, [r7, #10]
 8005960:	4b20      	ldr	r3, [pc, #128]	@ (80059e4 <I2C_RequestMemoryWrite+0xa4>)
 8005962:	9300      	str	r3, [sp, #0]
 8005964:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005968:	68f8      	ldr	r0, [r7, #12]
 800596a:	f000 fa79 	bl	8005e60 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800596e:	69fa      	ldr	r2, [r7, #28]
 8005970:	69b9      	ldr	r1, [r7, #24]
 8005972:	68f8      	ldr	r0, [r7, #12]
 8005974:	f000 f909 	bl	8005b8a <I2C_WaitOnTXISFlagUntilTimeout>
 8005978:	4603      	mov	r3, r0
 800597a:	2b00      	cmp	r3, #0
 800597c:	d001      	beq.n	8005982 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800597e:	2301      	movs	r3, #1
 8005980:	e02c      	b.n	80059dc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005982:	88fb      	ldrh	r3, [r7, #6]
 8005984:	2b01      	cmp	r3, #1
 8005986:	d105      	bne.n	8005994 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005988:	893b      	ldrh	r3, [r7, #8]
 800598a:	b2da      	uxtb	r2, r3
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	629a      	str	r2, [r3, #40]	@ 0x28
 8005992:	e015      	b.n	80059c0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005994:	893b      	ldrh	r3, [r7, #8]
 8005996:	0a1b      	lsrs	r3, r3, #8
 8005998:	b29b      	uxth	r3, r3
 800599a:	b2da      	uxtb	r2, r3
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059a2:	69fa      	ldr	r2, [r7, #28]
 80059a4:	69b9      	ldr	r1, [r7, #24]
 80059a6:	68f8      	ldr	r0, [r7, #12]
 80059a8:	f000 f8ef 	bl	8005b8a <I2C_WaitOnTXISFlagUntilTimeout>
 80059ac:	4603      	mov	r3, r0
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d001      	beq.n	80059b6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	e012      	b.n	80059dc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80059b6:	893b      	ldrh	r3, [r7, #8]
 80059b8:	b2da      	uxtb	r2, r3
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80059c0:	69fb      	ldr	r3, [r7, #28]
 80059c2:	9300      	str	r3, [sp, #0]
 80059c4:	69bb      	ldr	r3, [r7, #24]
 80059c6:	2200      	movs	r2, #0
 80059c8:	2180      	movs	r1, #128	@ 0x80
 80059ca:	68f8      	ldr	r0, [r7, #12]
 80059cc:	f000 f884 	bl	8005ad8 <I2C_WaitOnFlagUntilTimeout>
 80059d0:	4603      	mov	r3, r0
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d001      	beq.n	80059da <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e000      	b.n	80059dc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80059da:	2300      	movs	r3, #0
}
 80059dc:	4618      	mov	r0, r3
 80059de:	3710      	adds	r7, #16
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}
 80059e4:	80002000 	.word	0x80002000

080059e8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b086      	sub	sp, #24
 80059ec:	af02      	add	r7, sp, #8
 80059ee:	60f8      	str	r0, [r7, #12]
 80059f0:	4608      	mov	r0, r1
 80059f2:	4611      	mov	r1, r2
 80059f4:	461a      	mov	r2, r3
 80059f6:	4603      	mov	r3, r0
 80059f8:	817b      	strh	r3, [r7, #10]
 80059fa:	460b      	mov	r3, r1
 80059fc:	813b      	strh	r3, [r7, #8]
 80059fe:	4613      	mov	r3, r2
 8005a00:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005a02:	88fb      	ldrh	r3, [r7, #6]
 8005a04:	b2da      	uxtb	r2, r3
 8005a06:	8979      	ldrh	r1, [r7, #10]
 8005a08:	4b20      	ldr	r3, [pc, #128]	@ (8005a8c <I2C_RequestMemoryRead+0xa4>)
 8005a0a:	9300      	str	r3, [sp, #0]
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	68f8      	ldr	r0, [r7, #12]
 8005a10:	f000 fa26 	bl	8005e60 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a14:	69fa      	ldr	r2, [r7, #28]
 8005a16:	69b9      	ldr	r1, [r7, #24]
 8005a18:	68f8      	ldr	r0, [r7, #12]
 8005a1a:	f000 f8b6 	bl	8005b8a <I2C_WaitOnTXISFlagUntilTimeout>
 8005a1e:	4603      	mov	r3, r0
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d001      	beq.n	8005a28 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005a24:	2301      	movs	r3, #1
 8005a26:	e02c      	b.n	8005a82 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005a28:	88fb      	ldrh	r3, [r7, #6]
 8005a2a:	2b01      	cmp	r3, #1
 8005a2c:	d105      	bne.n	8005a3a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005a2e:	893b      	ldrh	r3, [r7, #8]
 8005a30:	b2da      	uxtb	r2, r3
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	629a      	str	r2, [r3, #40]	@ 0x28
 8005a38:	e015      	b.n	8005a66 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005a3a:	893b      	ldrh	r3, [r7, #8]
 8005a3c:	0a1b      	lsrs	r3, r3, #8
 8005a3e:	b29b      	uxth	r3, r3
 8005a40:	b2da      	uxtb	r2, r3
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a48:	69fa      	ldr	r2, [r7, #28]
 8005a4a:	69b9      	ldr	r1, [r7, #24]
 8005a4c:	68f8      	ldr	r0, [r7, #12]
 8005a4e:	f000 f89c 	bl	8005b8a <I2C_WaitOnTXISFlagUntilTimeout>
 8005a52:	4603      	mov	r3, r0
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d001      	beq.n	8005a5c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	e012      	b.n	8005a82 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005a5c:	893b      	ldrh	r3, [r7, #8]
 8005a5e:	b2da      	uxtb	r2, r3
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005a66:	69fb      	ldr	r3, [r7, #28]
 8005a68:	9300      	str	r3, [sp, #0]
 8005a6a:	69bb      	ldr	r3, [r7, #24]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	2140      	movs	r1, #64	@ 0x40
 8005a70:	68f8      	ldr	r0, [r7, #12]
 8005a72:	f000 f831 	bl	8005ad8 <I2C_WaitOnFlagUntilTimeout>
 8005a76:	4603      	mov	r3, r0
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d001      	beq.n	8005a80 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	e000      	b.n	8005a82 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005a80:	2300      	movs	r3, #0
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	3710      	adds	r7, #16
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bd80      	pop	{r7, pc}
 8005a8a:	bf00      	nop
 8005a8c:	80002000 	.word	0x80002000

08005a90 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b083      	sub	sp, #12
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	699b      	ldr	r3, [r3, #24]
 8005a9e:	f003 0302 	and.w	r3, r3, #2
 8005aa2:	2b02      	cmp	r3, #2
 8005aa4:	d103      	bne.n	8005aae <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	699b      	ldr	r3, [r3, #24]
 8005ab4:	f003 0301 	and.w	r3, r3, #1
 8005ab8:	2b01      	cmp	r3, #1
 8005aba:	d007      	beq.n	8005acc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	699a      	ldr	r2, [r3, #24]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f042 0201 	orr.w	r2, r2, #1
 8005aca:	619a      	str	r2, [r3, #24]
  }
}
 8005acc:	bf00      	nop
 8005ace:	370c      	adds	r7, #12
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad6:	4770      	bx	lr

08005ad8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b084      	sub	sp, #16
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	60f8      	str	r0, [r7, #12]
 8005ae0:	60b9      	str	r1, [r7, #8]
 8005ae2:	603b      	str	r3, [r7, #0]
 8005ae4:	4613      	mov	r3, r2
 8005ae6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ae8:	e03b      	b.n	8005b62 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005aea:	69ba      	ldr	r2, [r7, #24]
 8005aec:	6839      	ldr	r1, [r7, #0]
 8005aee:	68f8      	ldr	r0, [r7, #12]
 8005af0:	f000 f8d6 	bl	8005ca0 <I2C_IsErrorOccurred>
 8005af4:	4603      	mov	r3, r0
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d001      	beq.n	8005afe <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	e041      	b.n	8005b82 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b04:	d02d      	beq.n	8005b62 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b06:	f7fe fbaf 	bl	8004268 <HAL_GetTick>
 8005b0a:	4602      	mov	r2, r0
 8005b0c:	69bb      	ldr	r3, [r7, #24]
 8005b0e:	1ad3      	subs	r3, r2, r3
 8005b10:	683a      	ldr	r2, [r7, #0]
 8005b12:	429a      	cmp	r2, r3
 8005b14:	d302      	bcc.n	8005b1c <I2C_WaitOnFlagUntilTimeout+0x44>
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d122      	bne.n	8005b62 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	699a      	ldr	r2, [r3, #24]
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	4013      	ands	r3, r2
 8005b26:	68ba      	ldr	r2, [r7, #8]
 8005b28:	429a      	cmp	r2, r3
 8005b2a:	bf0c      	ite	eq
 8005b2c:	2301      	moveq	r3, #1
 8005b2e:	2300      	movne	r3, #0
 8005b30:	b2db      	uxtb	r3, r3
 8005b32:	461a      	mov	r2, r3
 8005b34:	79fb      	ldrb	r3, [r7, #7]
 8005b36:	429a      	cmp	r2, r3
 8005b38:	d113      	bne.n	8005b62 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b3e:	f043 0220 	orr.w	r2, r3, #32
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	2220      	movs	r2, #32
 8005b4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2200      	movs	r2, #0
 8005b52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005b5e:	2301      	movs	r3, #1
 8005b60:	e00f      	b.n	8005b82 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	699a      	ldr	r2, [r3, #24]
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	4013      	ands	r3, r2
 8005b6c:	68ba      	ldr	r2, [r7, #8]
 8005b6e:	429a      	cmp	r2, r3
 8005b70:	bf0c      	ite	eq
 8005b72:	2301      	moveq	r3, #1
 8005b74:	2300      	movne	r3, #0
 8005b76:	b2db      	uxtb	r3, r3
 8005b78:	461a      	mov	r2, r3
 8005b7a:	79fb      	ldrb	r3, [r7, #7]
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d0b4      	beq.n	8005aea <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b80:	2300      	movs	r3, #0
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3710      	adds	r7, #16
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}

08005b8a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005b8a:	b580      	push	{r7, lr}
 8005b8c:	b084      	sub	sp, #16
 8005b8e:	af00      	add	r7, sp, #0
 8005b90:	60f8      	str	r0, [r7, #12]
 8005b92:	60b9      	str	r1, [r7, #8]
 8005b94:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005b96:	e033      	b.n	8005c00 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b98:	687a      	ldr	r2, [r7, #4]
 8005b9a:	68b9      	ldr	r1, [r7, #8]
 8005b9c:	68f8      	ldr	r0, [r7, #12]
 8005b9e:	f000 f87f 	bl	8005ca0 <I2C_IsErrorOccurred>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d001      	beq.n	8005bac <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005ba8:	2301      	movs	r3, #1
 8005baa:	e031      	b.n	8005c10 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bb2:	d025      	beq.n	8005c00 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bb4:	f7fe fb58 	bl	8004268 <HAL_GetTick>
 8005bb8:	4602      	mov	r2, r0
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	1ad3      	subs	r3, r2, r3
 8005bbe:	68ba      	ldr	r2, [r7, #8]
 8005bc0:	429a      	cmp	r2, r3
 8005bc2:	d302      	bcc.n	8005bca <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d11a      	bne.n	8005c00 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	699b      	ldr	r3, [r3, #24]
 8005bd0:	f003 0302 	and.w	r3, r3, #2
 8005bd4:	2b02      	cmp	r3, #2
 8005bd6:	d013      	beq.n	8005c00 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bdc:	f043 0220 	orr.w	r2, r3, #32
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2220      	movs	r2, #32
 8005be8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	e007      	b.n	8005c10 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	699b      	ldr	r3, [r3, #24]
 8005c06:	f003 0302 	and.w	r3, r3, #2
 8005c0a:	2b02      	cmp	r3, #2
 8005c0c:	d1c4      	bne.n	8005b98 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005c0e:	2300      	movs	r3, #0
}
 8005c10:	4618      	mov	r0, r3
 8005c12:	3710      	adds	r7, #16
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bd80      	pop	{r7, pc}

08005c18 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b084      	sub	sp, #16
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	60f8      	str	r0, [r7, #12]
 8005c20:	60b9      	str	r1, [r7, #8]
 8005c22:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005c24:	e02f      	b.n	8005c86 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c26:	687a      	ldr	r2, [r7, #4]
 8005c28:	68b9      	ldr	r1, [r7, #8]
 8005c2a:	68f8      	ldr	r0, [r7, #12]
 8005c2c:	f000 f838 	bl	8005ca0 <I2C_IsErrorOccurred>
 8005c30:	4603      	mov	r3, r0
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d001      	beq.n	8005c3a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005c36:	2301      	movs	r3, #1
 8005c38:	e02d      	b.n	8005c96 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c3a:	f7fe fb15 	bl	8004268 <HAL_GetTick>
 8005c3e:	4602      	mov	r2, r0
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	1ad3      	subs	r3, r2, r3
 8005c44:	68ba      	ldr	r2, [r7, #8]
 8005c46:	429a      	cmp	r2, r3
 8005c48:	d302      	bcc.n	8005c50 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d11a      	bne.n	8005c86 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	699b      	ldr	r3, [r3, #24]
 8005c56:	f003 0320 	and.w	r3, r3, #32
 8005c5a:	2b20      	cmp	r3, #32
 8005c5c:	d013      	beq.n	8005c86 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c62:	f043 0220 	orr.w	r2, r3, #32
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2220      	movs	r2, #32
 8005c6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2200      	movs	r2, #0
 8005c76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	e007      	b.n	8005c96 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	699b      	ldr	r3, [r3, #24]
 8005c8c:	f003 0320 	and.w	r3, r3, #32
 8005c90:	2b20      	cmp	r3, #32
 8005c92:	d1c8      	bne.n	8005c26 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005c94:	2300      	movs	r3, #0
}
 8005c96:	4618      	mov	r0, r3
 8005c98:	3710      	adds	r7, #16
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	bd80      	pop	{r7, pc}
	...

08005ca0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b08a      	sub	sp, #40	@ 0x28
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	60f8      	str	r0, [r7, #12]
 8005ca8:	60b9      	str	r1, [r7, #8]
 8005caa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005cac:	2300      	movs	r3, #0
 8005cae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	699b      	ldr	r3, [r3, #24]
 8005cb8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005cba:	2300      	movs	r3, #0
 8005cbc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005cc2:	69bb      	ldr	r3, [r7, #24]
 8005cc4:	f003 0310 	and.w	r3, r3, #16
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d068      	beq.n	8005d9e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	2210      	movs	r2, #16
 8005cd2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005cd4:	e049      	b.n	8005d6a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cdc:	d045      	beq.n	8005d6a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005cde:	f7fe fac3 	bl	8004268 <HAL_GetTick>
 8005ce2:	4602      	mov	r2, r0
 8005ce4:	69fb      	ldr	r3, [r7, #28]
 8005ce6:	1ad3      	subs	r3, r2, r3
 8005ce8:	68ba      	ldr	r2, [r7, #8]
 8005cea:	429a      	cmp	r2, r3
 8005cec:	d302      	bcc.n	8005cf4 <I2C_IsErrorOccurred+0x54>
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d13a      	bne.n	8005d6a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005cfe:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d06:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	699b      	ldr	r3, [r3, #24]
 8005d0e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005d12:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d16:	d121      	bne.n	8005d5c <I2C_IsErrorOccurred+0xbc>
 8005d18:	697b      	ldr	r3, [r7, #20]
 8005d1a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005d1e:	d01d      	beq.n	8005d5c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005d20:	7cfb      	ldrb	r3, [r7, #19]
 8005d22:	2b20      	cmp	r3, #32
 8005d24:	d01a      	beq.n	8005d5c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	685a      	ldr	r2, [r3, #4]
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005d34:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005d36:	f7fe fa97 	bl	8004268 <HAL_GetTick>
 8005d3a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005d3c:	e00e      	b.n	8005d5c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005d3e:	f7fe fa93 	bl	8004268 <HAL_GetTick>
 8005d42:	4602      	mov	r2, r0
 8005d44:	69fb      	ldr	r3, [r7, #28]
 8005d46:	1ad3      	subs	r3, r2, r3
 8005d48:	2b19      	cmp	r3, #25
 8005d4a:	d907      	bls.n	8005d5c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005d4c:	6a3b      	ldr	r3, [r7, #32]
 8005d4e:	f043 0320 	orr.w	r3, r3, #32
 8005d52:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005d54:	2301      	movs	r3, #1
 8005d56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005d5a:	e006      	b.n	8005d6a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	699b      	ldr	r3, [r3, #24]
 8005d62:	f003 0320 	and.w	r3, r3, #32
 8005d66:	2b20      	cmp	r3, #32
 8005d68:	d1e9      	bne.n	8005d3e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	699b      	ldr	r3, [r3, #24]
 8005d70:	f003 0320 	and.w	r3, r3, #32
 8005d74:	2b20      	cmp	r3, #32
 8005d76:	d003      	beq.n	8005d80 <I2C_IsErrorOccurred+0xe0>
 8005d78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d0aa      	beq.n	8005cd6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005d80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d103      	bne.n	8005d90 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	2220      	movs	r2, #32
 8005d8e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005d90:	6a3b      	ldr	r3, [r7, #32]
 8005d92:	f043 0304 	orr.w	r3, r3, #4
 8005d96:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	699b      	ldr	r3, [r3, #24]
 8005da4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005da6:	69bb      	ldr	r3, [r7, #24]
 8005da8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d00b      	beq.n	8005dc8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005db0:	6a3b      	ldr	r3, [r7, #32]
 8005db2:	f043 0301 	orr.w	r3, r3, #1
 8005db6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005dc0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005dc8:	69bb      	ldr	r3, [r7, #24]
 8005dca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d00b      	beq.n	8005dea <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005dd2:	6a3b      	ldr	r3, [r7, #32]
 8005dd4:	f043 0308 	orr.w	r3, r3, #8
 8005dd8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005de2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005de4:	2301      	movs	r3, #1
 8005de6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005dea:	69bb      	ldr	r3, [r7, #24]
 8005dec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d00b      	beq.n	8005e0c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005df4:	6a3b      	ldr	r3, [r7, #32]
 8005df6:	f043 0302 	orr.w	r3, r3, #2
 8005dfa:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e04:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005e06:	2301      	movs	r3, #1
 8005e08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005e0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d01c      	beq.n	8005e4e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005e14:	68f8      	ldr	r0, [r7, #12]
 8005e16:	f7ff fe3b 	bl	8005a90 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	6859      	ldr	r1, [r3, #4]
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	4b0d      	ldr	r3, [pc, #52]	@ (8005e5c <I2C_IsErrorOccurred+0x1bc>)
 8005e26:	400b      	ands	r3, r1
 8005e28:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005e2e:	6a3b      	ldr	r3, [r7, #32]
 8005e30:	431a      	orrs	r2, r3
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2220      	movs	r2, #32
 8005e3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	2200      	movs	r2, #0
 8005e42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005e4e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005e52:	4618      	mov	r0, r3
 8005e54:	3728      	adds	r7, #40	@ 0x28
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bd80      	pop	{r7, pc}
 8005e5a:	bf00      	nop
 8005e5c:	fe00e800 	.word	0xfe00e800

08005e60 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005e60:	b480      	push	{r7}
 8005e62:	b087      	sub	sp, #28
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	60f8      	str	r0, [r7, #12]
 8005e68:	607b      	str	r3, [r7, #4]
 8005e6a:	460b      	mov	r3, r1
 8005e6c:	817b      	strh	r3, [r7, #10]
 8005e6e:	4613      	mov	r3, r2
 8005e70:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005e72:	897b      	ldrh	r3, [r7, #10]
 8005e74:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005e78:	7a7b      	ldrb	r3, [r7, #9]
 8005e7a:	041b      	lsls	r3, r3, #16
 8005e7c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005e80:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005e86:	6a3b      	ldr	r3, [r7, #32]
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005e8e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	685a      	ldr	r2, [r3, #4]
 8005e96:	6a3b      	ldr	r3, [r7, #32]
 8005e98:	0d5b      	lsrs	r3, r3, #21
 8005e9a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005e9e:	4b08      	ldr	r3, [pc, #32]	@ (8005ec0 <I2C_TransferConfig+0x60>)
 8005ea0:	430b      	orrs	r3, r1
 8005ea2:	43db      	mvns	r3, r3
 8005ea4:	ea02 0103 	and.w	r1, r2, r3
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	697a      	ldr	r2, [r7, #20]
 8005eae:	430a      	orrs	r2, r1
 8005eb0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005eb2:	bf00      	nop
 8005eb4:	371c      	adds	r7, #28
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebc:	4770      	bx	lr
 8005ebe:	bf00      	nop
 8005ec0:	03ff63ff 	.word	0x03ff63ff

08005ec4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b083      	sub	sp, #12
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
 8005ecc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ed4:	b2db      	uxtb	r3, r3
 8005ed6:	2b20      	cmp	r3, #32
 8005ed8:	d138      	bne.n	8005f4c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005ee0:	2b01      	cmp	r3, #1
 8005ee2:	d101      	bne.n	8005ee8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005ee4:	2302      	movs	r3, #2
 8005ee6:	e032      	b.n	8005f4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2201      	movs	r2, #1
 8005eec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2224      	movs	r2, #36	@ 0x24
 8005ef4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	681a      	ldr	r2, [r3, #0]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f022 0201 	bic.w	r2, r2, #1
 8005f06:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	681a      	ldr	r2, [r3, #0]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005f16:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	6819      	ldr	r1, [r3, #0]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	683a      	ldr	r2, [r7, #0]
 8005f24:	430a      	orrs	r2, r1
 8005f26:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	681a      	ldr	r2, [r3, #0]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f042 0201 	orr.w	r2, r2, #1
 8005f36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2220      	movs	r2, #32
 8005f3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2200      	movs	r2, #0
 8005f44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005f48:	2300      	movs	r3, #0
 8005f4a:	e000      	b.n	8005f4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005f4c:	2302      	movs	r3, #2
  }
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	370c      	adds	r7, #12
 8005f52:	46bd      	mov	sp, r7
 8005f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f58:	4770      	bx	lr

08005f5a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005f5a:	b480      	push	{r7}
 8005f5c:	b085      	sub	sp, #20
 8005f5e:	af00      	add	r7, sp, #0
 8005f60:	6078      	str	r0, [r7, #4]
 8005f62:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f6a:	b2db      	uxtb	r3, r3
 8005f6c:	2b20      	cmp	r3, #32
 8005f6e:	d139      	bne.n	8005fe4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005f76:	2b01      	cmp	r3, #1
 8005f78:	d101      	bne.n	8005f7e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005f7a:	2302      	movs	r3, #2
 8005f7c:	e033      	b.n	8005fe6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2201      	movs	r2, #1
 8005f82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2224      	movs	r2, #36	@ 0x24
 8005f8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	681a      	ldr	r2, [r3, #0]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f022 0201 	bic.w	r2, r2, #1
 8005f9c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005fac:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	021b      	lsls	r3, r3, #8
 8005fb2:	68fa      	ldr	r2, [r7, #12]
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	68fa      	ldr	r2, [r7, #12]
 8005fbe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	681a      	ldr	r2, [r3, #0]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f042 0201 	orr.w	r2, r2, #1
 8005fce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2220      	movs	r2, #32
 8005fd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	e000      	b.n	8005fe6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005fe4:	2302      	movs	r3, #2
  }
}
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	3714      	adds	r7, #20
 8005fea:	46bd      	mov	sp, r7
 8005fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff0:	4770      	bx	lr

08005ff2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005ff2:	b580      	push	{r7, lr}
 8005ff4:	b086      	sub	sp, #24
 8005ff6:	af02      	add	r7, sp, #8
 8005ff8:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d101      	bne.n	8006004 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006000:	2301      	movs	r3, #1
 8006002:	e101      	b.n	8006208 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800600a:	b2db      	uxtb	r3, r3
 800600c:	2b00      	cmp	r3, #0
 800600e:	d106      	bne.n	800601e <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2200      	movs	r2, #0
 8006014:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006018:	6878      	ldr	r0, [r7, #4]
 800601a:	f7fd fb67 	bl	80036ec <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2203      	movs	r2, #3
 8006022:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2200      	movs	r2, #0
 800602a:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4618      	mov	r0, r3
 8006032:	f004 f90f 	bl	800a254 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6818      	ldr	r0, [r3, #0]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	7c1a      	ldrb	r2, [r3, #16]
 800603e:	f88d 2000 	strb.w	r2, [sp]
 8006042:	3304      	adds	r3, #4
 8006044:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006046:	f004 f8d8 	bl	800a1fa <USB_CoreInit>
 800604a:	4603      	mov	r3, r0
 800604c:	2b00      	cmp	r3, #0
 800604e:	d005      	beq.n	800605c <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2202      	movs	r2, #2
 8006054:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006058:	2301      	movs	r3, #1
 800605a:	e0d5      	b.n	8006208 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	2100      	movs	r1, #0
 8006062:	4618      	mov	r0, r3
 8006064:	f004 f907 	bl	800a276 <USB_SetCurrentMode>
 8006068:	4603      	mov	r3, r0
 800606a:	2b00      	cmp	r3, #0
 800606c:	d005      	beq.n	800607a <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2202      	movs	r2, #2
 8006072:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006076:	2301      	movs	r3, #1
 8006078:	e0c6      	b.n	8006208 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800607a:	2300      	movs	r3, #0
 800607c:	73fb      	strb	r3, [r7, #15]
 800607e:	e04a      	b.n	8006116 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006080:	7bfa      	ldrb	r2, [r7, #15]
 8006082:	6879      	ldr	r1, [r7, #4]
 8006084:	4613      	mov	r3, r2
 8006086:	00db      	lsls	r3, r3, #3
 8006088:	4413      	add	r3, r2
 800608a:	009b      	lsls	r3, r3, #2
 800608c:	440b      	add	r3, r1
 800608e:	3315      	adds	r3, #21
 8006090:	2201      	movs	r2, #1
 8006092:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006094:	7bfa      	ldrb	r2, [r7, #15]
 8006096:	6879      	ldr	r1, [r7, #4]
 8006098:	4613      	mov	r3, r2
 800609a:	00db      	lsls	r3, r3, #3
 800609c:	4413      	add	r3, r2
 800609e:	009b      	lsls	r3, r3, #2
 80060a0:	440b      	add	r3, r1
 80060a2:	3314      	adds	r3, #20
 80060a4:	7bfa      	ldrb	r2, [r7, #15]
 80060a6:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 80060a8:	7bfa      	ldrb	r2, [r7, #15]
 80060aa:	7bfb      	ldrb	r3, [r7, #15]
 80060ac:	b298      	uxth	r0, r3
 80060ae:	6879      	ldr	r1, [r7, #4]
 80060b0:	4613      	mov	r3, r2
 80060b2:	00db      	lsls	r3, r3, #3
 80060b4:	4413      	add	r3, r2
 80060b6:	009b      	lsls	r3, r3, #2
 80060b8:	440b      	add	r3, r1
 80060ba:	332e      	adds	r3, #46	@ 0x2e
 80060bc:	4602      	mov	r2, r0
 80060be:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80060c0:	7bfa      	ldrb	r2, [r7, #15]
 80060c2:	6879      	ldr	r1, [r7, #4]
 80060c4:	4613      	mov	r3, r2
 80060c6:	00db      	lsls	r3, r3, #3
 80060c8:	4413      	add	r3, r2
 80060ca:	009b      	lsls	r3, r3, #2
 80060cc:	440b      	add	r3, r1
 80060ce:	3318      	adds	r3, #24
 80060d0:	2200      	movs	r2, #0
 80060d2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80060d4:	7bfa      	ldrb	r2, [r7, #15]
 80060d6:	6879      	ldr	r1, [r7, #4]
 80060d8:	4613      	mov	r3, r2
 80060da:	00db      	lsls	r3, r3, #3
 80060dc:	4413      	add	r3, r2
 80060de:	009b      	lsls	r3, r3, #2
 80060e0:	440b      	add	r3, r1
 80060e2:	331c      	adds	r3, #28
 80060e4:	2200      	movs	r2, #0
 80060e6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80060e8:	7bfa      	ldrb	r2, [r7, #15]
 80060ea:	6879      	ldr	r1, [r7, #4]
 80060ec:	4613      	mov	r3, r2
 80060ee:	00db      	lsls	r3, r3, #3
 80060f0:	4413      	add	r3, r2
 80060f2:	009b      	lsls	r3, r3, #2
 80060f4:	440b      	add	r3, r1
 80060f6:	3320      	adds	r3, #32
 80060f8:	2200      	movs	r2, #0
 80060fa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80060fc:	7bfa      	ldrb	r2, [r7, #15]
 80060fe:	6879      	ldr	r1, [r7, #4]
 8006100:	4613      	mov	r3, r2
 8006102:	00db      	lsls	r3, r3, #3
 8006104:	4413      	add	r3, r2
 8006106:	009b      	lsls	r3, r3, #2
 8006108:	440b      	add	r3, r1
 800610a:	3324      	adds	r3, #36	@ 0x24
 800610c:	2200      	movs	r2, #0
 800610e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006110:	7bfb      	ldrb	r3, [r7, #15]
 8006112:	3301      	adds	r3, #1
 8006114:	73fb      	strb	r3, [r7, #15]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	791b      	ldrb	r3, [r3, #4]
 800611a:	7bfa      	ldrb	r2, [r7, #15]
 800611c:	429a      	cmp	r2, r3
 800611e:	d3af      	bcc.n	8006080 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006120:	2300      	movs	r3, #0
 8006122:	73fb      	strb	r3, [r7, #15]
 8006124:	e044      	b.n	80061b0 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006126:	7bfa      	ldrb	r2, [r7, #15]
 8006128:	6879      	ldr	r1, [r7, #4]
 800612a:	4613      	mov	r3, r2
 800612c:	00db      	lsls	r3, r3, #3
 800612e:	4413      	add	r3, r2
 8006130:	009b      	lsls	r3, r3, #2
 8006132:	440b      	add	r3, r1
 8006134:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8006138:	2200      	movs	r2, #0
 800613a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800613c:	7bfa      	ldrb	r2, [r7, #15]
 800613e:	6879      	ldr	r1, [r7, #4]
 8006140:	4613      	mov	r3, r2
 8006142:	00db      	lsls	r3, r3, #3
 8006144:	4413      	add	r3, r2
 8006146:	009b      	lsls	r3, r3, #2
 8006148:	440b      	add	r3, r1
 800614a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800614e:	7bfa      	ldrb	r2, [r7, #15]
 8006150:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006152:	7bfa      	ldrb	r2, [r7, #15]
 8006154:	6879      	ldr	r1, [r7, #4]
 8006156:	4613      	mov	r3, r2
 8006158:	00db      	lsls	r3, r3, #3
 800615a:	4413      	add	r3, r2
 800615c:	009b      	lsls	r3, r3, #2
 800615e:	440b      	add	r3, r1
 8006160:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006164:	2200      	movs	r2, #0
 8006166:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006168:	7bfa      	ldrb	r2, [r7, #15]
 800616a:	6879      	ldr	r1, [r7, #4]
 800616c:	4613      	mov	r3, r2
 800616e:	00db      	lsls	r3, r3, #3
 8006170:	4413      	add	r3, r2
 8006172:	009b      	lsls	r3, r3, #2
 8006174:	440b      	add	r3, r1
 8006176:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800617a:	2200      	movs	r2, #0
 800617c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800617e:	7bfa      	ldrb	r2, [r7, #15]
 8006180:	6879      	ldr	r1, [r7, #4]
 8006182:	4613      	mov	r3, r2
 8006184:	00db      	lsls	r3, r3, #3
 8006186:	4413      	add	r3, r2
 8006188:	009b      	lsls	r3, r3, #2
 800618a:	440b      	add	r3, r1
 800618c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006190:	2200      	movs	r2, #0
 8006192:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006194:	7bfa      	ldrb	r2, [r7, #15]
 8006196:	6879      	ldr	r1, [r7, #4]
 8006198:	4613      	mov	r3, r2
 800619a:	00db      	lsls	r3, r3, #3
 800619c:	4413      	add	r3, r2
 800619e:	009b      	lsls	r3, r3, #2
 80061a0:	440b      	add	r3, r1
 80061a2:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80061a6:	2200      	movs	r2, #0
 80061a8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80061aa:	7bfb      	ldrb	r3, [r7, #15]
 80061ac:	3301      	adds	r3, #1
 80061ae:	73fb      	strb	r3, [r7, #15]
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	791b      	ldrb	r3, [r3, #4]
 80061b4:	7bfa      	ldrb	r2, [r7, #15]
 80061b6:	429a      	cmp	r2, r3
 80061b8:	d3b5      	bcc.n	8006126 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6818      	ldr	r0, [r3, #0]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	7c1a      	ldrb	r2, [r3, #16]
 80061c2:	f88d 2000 	strb.w	r2, [sp]
 80061c6:	3304      	adds	r3, #4
 80061c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80061ca:	f004 f8a1 	bl	800a310 <USB_DevInit>
 80061ce:	4603      	mov	r3, r0
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d005      	beq.n	80061e0 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2202      	movs	r2, #2
 80061d8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80061dc:	2301      	movs	r3, #1
 80061de:	e013      	b.n	8006208 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2200      	movs	r2, #0
 80061e4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2201      	movs	r2, #1
 80061ea:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	7b1b      	ldrb	r3, [r3, #12]
 80061f2:	2b01      	cmp	r3, #1
 80061f4:	d102      	bne.n	80061fc <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f000 f80a 	bl	8006210 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4618      	mov	r0, r3
 8006202:	f004 fa46 	bl	800a692 <USB_DevDisconnect>

  return HAL_OK;
 8006206:	2300      	movs	r3, #0
}
 8006208:	4618      	mov	r0, r3
 800620a:	3710      	adds	r7, #16
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}

08006210 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006210:	b480      	push	{r7}
 8006212:	b085      	sub	sp, #20
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2201      	movs	r2, #1
 8006222:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2200      	movs	r2, #0
 800622a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	699b      	ldr	r3, [r3, #24]
 8006232:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800623e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006242:	f043 0303 	orr.w	r3, r3, #3
 8006246:	68fa      	ldr	r2, [r7, #12]
 8006248:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800624a:	2300      	movs	r3, #0
}
 800624c:	4618      	mov	r0, r3
 800624e:	3714      	adds	r7, #20
 8006250:	46bd      	mov	sp, r7
 8006252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006256:	4770      	bx	lr

08006258 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006258:	b480      	push	{r7}
 800625a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800625c:	4b05      	ldr	r3, [pc, #20]	@ (8006274 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a04      	ldr	r2, [pc, #16]	@ (8006274 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006262:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006266:	6013      	str	r3, [r2, #0]
}
 8006268:	bf00      	nop
 800626a:	46bd      	mov	sp, r7
 800626c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006270:	4770      	bx	lr
 8006272:	bf00      	nop
 8006274:	40007000 	.word	0x40007000

08006278 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006278:	b480      	push	{r7}
 800627a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800627c:	4b04      	ldr	r3, [pc, #16]	@ (8006290 <HAL_PWREx_GetVoltageRange+0x18>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8006284:	4618      	mov	r0, r3
 8006286:	46bd      	mov	sp, r7
 8006288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628c:	4770      	bx	lr
 800628e:	bf00      	nop
 8006290:	40007000 	.word	0x40007000

08006294 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006294:	b480      	push	{r7}
 8006296:	b085      	sub	sp, #20
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80062a2:	d130      	bne.n	8006306 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80062a4:	4b23      	ldr	r3, [pc, #140]	@ (8006334 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80062ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80062b0:	d038      	beq.n	8006324 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80062b2:	4b20      	ldr	r3, [pc, #128]	@ (8006334 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80062ba:	4a1e      	ldr	r2, [pc, #120]	@ (8006334 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80062bc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80062c0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80062c2:	4b1d      	ldr	r3, [pc, #116]	@ (8006338 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	2232      	movs	r2, #50	@ 0x32
 80062c8:	fb02 f303 	mul.w	r3, r2, r3
 80062cc:	4a1b      	ldr	r2, [pc, #108]	@ (800633c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80062ce:	fba2 2303 	umull	r2, r3, r2, r3
 80062d2:	0c9b      	lsrs	r3, r3, #18
 80062d4:	3301      	adds	r3, #1
 80062d6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80062d8:	e002      	b.n	80062e0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	3b01      	subs	r3, #1
 80062de:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80062e0:	4b14      	ldr	r3, [pc, #80]	@ (8006334 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80062e2:	695b      	ldr	r3, [r3, #20]
 80062e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062ec:	d102      	bne.n	80062f4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d1f2      	bne.n	80062da <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80062f4:	4b0f      	ldr	r3, [pc, #60]	@ (8006334 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80062f6:	695b      	ldr	r3, [r3, #20]
 80062f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006300:	d110      	bne.n	8006324 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8006302:	2303      	movs	r3, #3
 8006304:	e00f      	b.n	8006326 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8006306:	4b0b      	ldr	r3, [pc, #44]	@ (8006334 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800630e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006312:	d007      	beq.n	8006324 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006314:	4b07      	ldr	r3, [pc, #28]	@ (8006334 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800631c:	4a05      	ldr	r2, [pc, #20]	@ (8006334 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800631e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006322:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006324:	2300      	movs	r3, #0
}
 8006326:	4618      	mov	r0, r3
 8006328:	3714      	adds	r7, #20
 800632a:	46bd      	mov	sp, r7
 800632c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006330:	4770      	bx	lr
 8006332:	bf00      	nop
 8006334:	40007000 	.word	0x40007000
 8006338:	20000008 	.word	0x20000008
 800633c:	431bde83 	.word	0x431bde83

08006340 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8006340:	b480      	push	{r7}
 8006342:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8006344:	4b05      	ldr	r3, [pc, #20]	@ (800635c <HAL_PWREx_EnableVddUSB+0x1c>)
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	4a04      	ldr	r2, [pc, #16]	@ (800635c <HAL_PWREx_EnableVddUSB+0x1c>)
 800634a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800634e:	6053      	str	r3, [r2, #4]
}
 8006350:	bf00      	nop
 8006352:	46bd      	mov	sp, r7
 8006354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006358:	4770      	bx	lr
 800635a:	bf00      	nop
 800635c:	40007000 	.word	0x40007000

08006360 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b086      	sub	sp, #24
 8006364:	af02      	add	r7, sp, #8
 8006366:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8006368:	f7fd ff7e 	bl	8004268 <HAL_GetTick>
 800636c:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d101      	bne.n	8006378 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8006374:	2301      	movs	r3, #1
 8006376:	e063      	b.n	8006440 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800637e:	b2db      	uxtb	r3, r3
 8006380:	2b00      	cmp	r3, #0
 8006382:	d10b      	bne.n	800639c <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2200      	movs	r2, #0
 8006388:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	f7fd f80b 	bl	80033a8 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8006392:	f241 3188 	movw	r1, #5000	@ 0x1388
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f000 f858 	bl	800644c <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	3b01      	subs	r3, #1
 80063ac:	021a      	lsls	r2, r3, #8
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	430a      	orrs	r2, r1
 80063b4:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063ba:	9300      	str	r3, [sp, #0]
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	2200      	movs	r2, #0
 80063c0:	2120      	movs	r1, #32
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f000 f850 	bl	8006468 <QSPI_WaitFlagStateUntilTimeout>
 80063c8:	4603      	mov	r3, r0
 80063ca:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80063cc:	7afb      	ldrb	r3, [r7, #11]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d131      	bne.n	8006436 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80063dc:	f023 0310 	bic.w	r3, r3, #16
 80063e0:	687a      	ldr	r2, [r7, #4]
 80063e2:	6852      	ldr	r2, [r2, #4]
 80063e4:	0611      	lsls	r1, r2, #24
 80063e6:	687a      	ldr	r2, [r7, #4]
 80063e8:	68d2      	ldr	r2, [r2, #12]
 80063ea:	4311      	orrs	r1, r2
 80063ec:	687a      	ldr	r2, [r7, #4]
 80063ee:	6812      	ldr	r2, [r2, #0]
 80063f0:	430b      	orrs	r3, r1
 80063f2:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	685a      	ldr	r2, [r3, #4]
 80063fa:	4b13      	ldr	r3, [pc, #76]	@ (8006448 <HAL_QSPI_Init+0xe8>)
 80063fc:	4013      	ands	r3, r2
 80063fe:	687a      	ldr	r2, [r7, #4]
 8006400:	6912      	ldr	r2, [r2, #16]
 8006402:	0411      	lsls	r1, r2, #16
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	6952      	ldr	r2, [r2, #20]
 8006408:	4311      	orrs	r1, r2
 800640a:	687a      	ldr	r2, [r7, #4]
 800640c:	6992      	ldr	r2, [r2, #24]
 800640e:	4311      	orrs	r1, r2
 8006410:	687a      	ldr	r2, [r7, #4]
 8006412:	6812      	ldr	r2, [r2, #0]
 8006414:	430b      	orrs	r3, r1
 8006416:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	681a      	ldr	r2, [r3, #0]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f042 0201 	orr.w	r2, r2, #1
 8006426:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2200      	movs	r2, #0
 800642c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2201      	movs	r2, #1
 8006432:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2200      	movs	r2, #0
 800643a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 800643e:	7afb      	ldrb	r3, [r7, #11]
}
 8006440:	4618      	mov	r0, r3
 8006442:	3710      	adds	r7, #16
 8006444:	46bd      	mov	sp, r7
 8006446:	bd80      	pop	{r7, pc}
 8006448:	ffe0f8fe 	.word	0xffe0f8fe

0800644c <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800644c:	b480      	push	{r7}
 800644e:	b083      	sub	sp, #12
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
 8006454:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	683a      	ldr	r2, [r7, #0]
 800645a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800645c:	bf00      	nop
 800645e:	370c      	adds	r7, #12
 8006460:	46bd      	mov	sp, r7
 8006462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006466:	4770      	bx	lr

08006468 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b084      	sub	sp, #16
 800646c:	af00      	add	r7, sp, #0
 800646e:	60f8      	str	r0, [r7, #12]
 8006470:	60b9      	str	r1, [r7, #8]
 8006472:	603b      	str	r3, [r7, #0]
 8006474:	4613      	mov	r3, r2
 8006476:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8006478:	e01a      	b.n	80064b0 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800647a:	69bb      	ldr	r3, [r7, #24]
 800647c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006480:	d016      	beq.n	80064b0 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006482:	f7fd fef1 	bl	8004268 <HAL_GetTick>
 8006486:	4602      	mov	r2, r0
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	1ad3      	subs	r3, r2, r3
 800648c:	69ba      	ldr	r2, [r7, #24]
 800648e:	429a      	cmp	r2, r3
 8006490:	d302      	bcc.n	8006498 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8006492:	69bb      	ldr	r3, [r7, #24]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d10b      	bne.n	80064b0 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2204      	movs	r2, #4
 800649c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064a4:	f043 0201 	orr.w	r2, r3, #1
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80064ac:	2301      	movs	r3, #1
 80064ae:	e00e      	b.n	80064ce <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	689a      	ldr	r2, [r3, #8]
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	4013      	ands	r3, r2
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	bf14      	ite	ne
 80064be:	2301      	movne	r3, #1
 80064c0:	2300      	moveq	r3, #0
 80064c2:	b2db      	uxtb	r3, r3
 80064c4:	461a      	mov	r2, r3
 80064c6:	79fb      	ldrb	r3, [r7, #7]
 80064c8:	429a      	cmp	r2, r3
 80064ca:	d1d6      	bne.n	800647a <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80064cc:	2300      	movs	r3, #0
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	3710      	adds	r7, #16
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bd80      	pop	{r7, pc}
	...

080064d8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b088      	sub	sp, #32
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d101      	bne.n	80064ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80064e6:	2301      	movs	r3, #1
 80064e8:	e3ca      	b.n	8006c80 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80064ea:	4b97      	ldr	r3, [pc, #604]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	f003 030c 	and.w	r3, r3, #12
 80064f2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80064f4:	4b94      	ldr	r3, [pc, #592]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 80064f6:	68db      	ldr	r3, [r3, #12]
 80064f8:	f003 0303 	and.w	r3, r3, #3
 80064fc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f003 0310 	and.w	r3, r3, #16
 8006506:	2b00      	cmp	r3, #0
 8006508:	f000 80e4 	beq.w	80066d4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800650c:	69bb      	ldr	r3, [r7, #24]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d007      	beq.n	8006522 <HAL_RCC_OscConfig+0x4a>
 8006512:	69bb      	ldr	r3, [r7, #24]
 8006514:	2b0c      	cmp	r3, #12
 8006516:	f040 808b 	bne.w	8006630 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	2b01      	cmp	r3, #1
 800651e:	f040 8087 	bne.w	8006630 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006522:	4b89      	ldr	r3, [pc, #548]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f003 0302 	and.w	r3, r3, #2
 800652a:	2b00      	cmp	r3, #0
 800652c:	d005      	beq.n	800653a <HAL_RCC_OscConfig+0x62>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	699b      	ldr	r3, [r3, #24]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d101      	bne.n	800653a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8006536:	2301      	movs	r3, #1
 8006538:	e3a2      	b.n	8006c80 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6a1a      	ldr	r2, [r3, #32]
 800653e:	4b82      	ldr	r3, [pc, #520]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f003 0308 	and.w	r3, r3, #8
 8006546:	2b00      	cmp	r3, #0
 8006548:	d004      	beq.n	8006554 <HAL_RCC_OscConfig+0x7c>
 800654a:	4b7f      	ldr	r3, [pc, #508]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006552:	e005      	b.n	8006560 <HAL_RCC_OscConfig+0x88>
 8006554:	4b7c      	ldr	r3, [pc, #496]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 8006556:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800655a:	091b      	lsrs	r3, r3, #4
 800655c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006560:	4293      	cmp	r3, r2
 8006562:	d223      	bcs.n	80065ac <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6a1b      	ldr	r3, [r3, #32]
 8006568:	4618      	mov	r0, r3
 800656a:	f000 fd55 	bl	8007018 <RCC_SetFlashLatencyFromMSIRange>
 800656e:	4603      	mov	r3, r0
 8006570:	2b00      	cmp	r3, #0
 8006572:	d001      	beq.n	8006578 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8006574:	2301      	movs	r3, #1
 8006576:	e383      	b.n	8006c80 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006578:	4b73      	ldr	r3, [pc, #460]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a72      	ldr	r2, [pc, #456]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 800657e:	f043 0308 	orr.w	r3, r3, #8
 8006582:	6013      	str	r3, [r2, #0]
 8006584:	4b70      	ldr	r3, [pc, #448]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6a1b      	ldr	r3, [r3, #32]
 8006590:	496d      	ldr	r1, [pc, #436]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 8006592:	4313      	orrs	r3, r2
 8006594:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006596:	4b6c      	ldr	r3, [pc, #432]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	69db      	ldr	r3, [r3, #28]
 80065a2:	021b      	lsls	r3, r3, #8
 80065a4:	4968      	ldr	r1, [pc, #416]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 80065a6:	4313      	orrs	r3, r2
 80065a8:	604b      	str	r3, [r1, #4]
 80065aa:	e025      	b.n	80065f8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80065ac:	4b66      	ldr	r3, [pc, #408]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4a65      	ldr	r2, [pc, #404]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 80065b2:	f043 0308 	orr.w	r3, r3, #8
 80065b6:	6013      	str	r3, [r2, #0]
 80065b8:	4b63      	ldr	r3, [pc, #396]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6a1b      	ldr	r3, [r3, #32]
 80065c4:	4960      	ldr	r1, [pc, #384]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 80065c6:	4313      	orrs	r3, r2
 80065c8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80065ca:	4b5f      	ldr	r3, [pc, #380]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	69db      	ldr	r3, [r3, #28]
 80065d6:	021b      	lsls	r3, r3, #8
 80065d8:	495b      	ldr	r1, [pc, #364]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 80065da:	4313      	orrs	r3, r2
 80065dc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80065de:	69bb      	ldr	r3, [r7, #24]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d109      	bne.n	80065f8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6a1b      	ldr	r3, [r3, #32]
 80065e8:	4618      	mov	r0, r3
 80065ea:	f000 fd15 	bl	8007018 <RCC_SetFlashLatencyFromMSIRange>
 80065ee:	4603      	mov	r3, r0
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d001      	beq.n	80065f8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80065f4:	2301      	movs	r3, #1
 80065f6:	e343      	b.n	8006c80 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80065f8:	f000 fc4a 	bl	8006e90 <HAL_RCC_GetSysClockFreq>
 80065fc:	4602      	mov	r2, r0
 80065fe:	4b52      	ldr	r3, [pc, #328]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 8006600:	689b      	ldr	r3, [r3, #8]
 8006602:	091b      	lsrs	r3, r3, #4
 8006604:	f003 030f 	and.w	r3, r3, #15
 8006608:	4950      	ldr	r1, [pc, #320]	@ (800674c <HAL_RCC_OscConfig+0x274>)
 800660a:	5ccb      	ldrb	r3, [r1, r3]
 800660c:	f003 031f 	and.w	r3, r3, #31
 8006610:	fa22 f303 	lsr.w	r3, r2, r3
 8006614:	4a4e      	ldr	r2, [pc, #312]	@ (8006750 <HAL_RCC_OscConfig+0x278>)
 8006616:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006618:	4b4e      	ldr	r3, [pc, #312]	@ (8006754 <HAL_RCC_OscConfig+0x27c>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4618      	mov	r0, r3
 800661e:	f7fd fdd3 	bl	80041c8 <HAL_InitTick>
 8006622:	4603      	mov	r3, r0
 8006624:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006626:	7bfb      	ldrb	r3, [r7, #15]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d052      	beq.n	80066d2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800662c:	7bfb      	ldrb	r3, [r7, #15]
 800662e:	e327      	b.n	8006c80 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	699b      	ldr	r3, [r3, #24]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d032      	beq.n	800669e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006638:	4b43      	ldr	r3, [pc, #268]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4a42      	ldr	r2, [pc, #264]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 800663e:	f043 0301 	orr.w	r3, r3, #1
 8006642:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006644:	f7fd fe10 	bl	8004268 <HAL_GetTick>
 8006648:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800664a:	e008      	b.n	800665e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800664c:	f7fd fe0c 	bl	8004268 <HAL_GetTick>
 8006650:	4602      	mov	r2, r0
 8006652:	693b      	ldr	r3, [r7, #16]
 8006654:	1ad3      	subs	r3, r2, r3
 8006656:	2b02      	cmp	r3, #2
 8006658:	d901      	bls.n	800665e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800665a:	2303      	movs	r3, #3
 800665c:	e310      	b.n	8006c80 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800665e:	4b3a      	ldr	r3, [pc, #232]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f003 0302 	and.w	r3, r3, #2
 8006666:	2b00      	cmp	r3, #0
 8006668:	d0f0      	beq.n	800664c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800666a:	4b37      	ldr	r3, [pc, #220]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a36      	ldr	r2, [pc, #216]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 8006670:	f043 0308 	orr.w	r3, r3, #8
 8006674:	6013      	str	r3, [r2, #0]
 8006676:	4b34      	ldr	r3, [pc, #208]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6a1b      	ldr	r3, [r3, #32]
 8006682:	4931      	ldr	r1, [pc, #196]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 8006684:	4313      	orrs	r3, r2
 8006686:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006688:	4b2f      	ldr	r3, [pc, #188]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 800668a:	685b      	ldr	r3, [r3, #4]
 800668c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	69db      	ldr	r3, [r3, #28]
 8006694:	021b      	lsls	r3, r3, #8
 8006696:	492c      	ldr	r1, [pc, #176]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 8006698:	4313      	orrs	r3, r2
 800669a:	604b      	str	r3, [r1, #4]
 800669c:	e01a      	b.n	80066d4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800669e:	4b2a      	ldr	r3, [pc, #168]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4a29      	ldr	r2, [pc, #164]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 80066a4:	f023 0301 	bic.w	r3, r3, #1
 80066a8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80066aa:	f7fd fddd 	bl	8004268 <HAL_GetTick>
 80066ae:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80066b0:	e008      	b.n	80066c4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80066b2:	f7fd fdd9 	bl	8004268 <HAL_GetTick>
 80066b6:	4602      	mov	r2, r0
 80066b8:	693b      	ldr	r3, [r7, #16]
 80066ba:	1ad3      	subs	r3, r2, r3
 80066bc:	2b02      	cmp	r3, #2
 80066be:	d901      	bls.n	80066c4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80066c0:	2303      	movs	r3, #3
 80066c2:	e2dd      	b.n	8006c80 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80066c4:	4b20      	ldr	r3, [pc, #128]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f003 0302 	and.w	r3, r3, #2
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d1f0      	bne.n	80066b2 <HAL_RCC_OscConfig+0x1da>
 80066d0:	e000      	b.n	80066d4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80066d2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f003 0301 	and.w	r3, r3, #1
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d074      	beq.n	80067ca <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80066e0:	69bb      	ldr	r3, [r7, #24]
 80066e2:	2b08      	cmp	r3, #8
 80066e4:	d005      	beq.n	80066f2 <HAL_RCC_OscConfig+0x21a>
 80066e6:	69bb      	ldr	r3, [r7, #24]
 80066e8:	2b0c      	cmp	r3, #12
 80066ea:	d10e      	bne.n	800670a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80066ec:	697b      	ldr	r3, [r7, #20]
 80066ee:	2b03      	cmp	r3, #3
 80066f0:	d10b      	bne.n	800670a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80066f2:	4b15      	ldr	r3, [pc, #84]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d064      	beq.n	80067c8 <HAL_RCC_OscConfig+0x2f0>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d160      	bne.n	80067c8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8006706:	2301      	movs	r3, #1
 8006708:	e2ba      	b.n	8006c80 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	685b      	ldr	r3, [r3, #4]
 800670e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006712:	d106      	bne.n	8006722 <HAL_RCC_OscConfig+0x24a>
 8006714:	4b0c      	ldr	r3, [pc, #48]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a0b      	ldr	r2, [pc, #44]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 800671a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800671e:	6013      	str	r3, [r2, #0]
 8006720:	e026      	b.n	8006770 <HAL_RCC_OscConfig+0x298>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800672a:	d115      	bne.n	8006758 <HAL_RCC_OscConfig+0x280>
 800672c:	4b06      	ldr	r3, [pc, #24]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4a05      	ldr	r2, [pc, #20]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 8006732:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006736:	6013      	str	r3, [r2, #0]
 8006738:	4b03      	ldr	r3, [pc, #12]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a02      	ldr	r2, [pc, #8]	@ (8006748 <HAL_RCC_OscConfig+0x270>)
 800673e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006742:	6013      	str	r3, [r2, #0]
 8006744:	e014      	b.n	8006770 <HAL_RCC_OscConfig+0x298>
 8006746:	bf00      	nop
 8006748:	40021000 	.word	0x40021000
 800674c:	08011904 	.word	0x08011904
 8006750:	20000008 	.word	0x20000008
 8006754:	20000040 	.word	0x20000040
 8006758:	4ba0      	ldr	r3, [pc, #640]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4a9f      	ldr	r2, [pc, #636]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 800675e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006762:	6013      	str	r3, [r2, #0]
 8006764:	4b9d      	ldr	r3, [pc, #628]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a9c      	ldr	r2, [pc, #624]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 800676a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800676e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d013      	beq.n	80067a0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006778:	f7fd fd76 	bl	8004268 <HAL_GetTick>
 800677c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800677e:	e008      	b.n	8006792 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006780:	f7fd fd72 	bl	8004268 <HAL_GetTick>
 8006784:	4602      	mov	r2, r0
 8006786:	693b      	ldr	r3, [r7, #16]
 8006788:	1ad3      	subs	r3, r2, r3
 800678a:	2b64      	cmp	r3, #100	@ 0x64
 800678c:	d901      	bls.n	8006792 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800678e:	2303      	movs	r3, #3
 8006790:	e276      	b.n	8006c80 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006792:	4b92      	ldr	r3, [pc, #584]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800679a:	2b00      	cmp	r3, #0
 800679c:	d0f0      	beq.n	8006780 <HAL_RCC_OscConfig+0x2a8>
 800679e:	e014      	b.n	80067ca <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067a0:	f7fd fd62 	bl	8004268 <HAL_GetTick>
 80067a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80067a6:	e008      	b.n	80067ba <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80067a8:	f7fd fd5e 	bl	8004268 <HAL_GetTick>
 80067ac:	4602      	mov	r2, r0
 80067ae:	693b      	ldr	r3, [r7, #16]
 80067b0:	1ad3      	subs	r3, r2, r3
 80067b2:	2b64      	cmp	r3, #100	@ 0x64
 80067b4:	d901      	bls.n	80067ba <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80067b6:	2303      	movs	r3, #3
 80067b8:	e262      	b.n	8006c80 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80067ba:	4b88      	ldr	r3, [pc, #544]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d1f0      	bne.n	80067a8 <HAL_RCC_OscConfig+0x2d0>
 80067c6:	e000      	b.n	80067ca <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f003 0302 	and.w	r3, r3, #2
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d060      	beq.n	8006898 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80067d6:	69bb      	ldr	r3, [r7, #24]
 80067d8:	2b04      	cmp	r3, #4
 80067da:	d005      	beq.n	80067e8 <HAL_RCC_OscConfig+0x310>
 80067dc:	69bb      	ldr	r3, [r7, #24]
 80067de:	2b0c      	cmp	r3, #12
 80067e0:	d119      	bne.n	8006816 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	2b02      	cmp	r3, #2
 80067e6:	d116      	bne.n	8006816 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80067e8:	4b7c      	ldr	r3, [pc, #496]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d005      	beq.n	8006800 <HAL_RCC_OscConfig+0x328>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	68db      	ldr	r3, [r3, #12]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d101      	bne.n	8006800 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80067fc:	2301      	movs	r3, #1
 80067fe:	e23f      	b.n	8006c80 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006800:	4b76      	ldr	r3, [pc, #472]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 8006802:	685b      	ldr	r3, [r3, #4]
 8006804:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	691b      	ldr	r3, [r3, #16]
 800680c:	061b      	lsls	r3, r3, #24
 800680e:	4973      	ldr	r1, [pc, #460]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 8006810:	4313      	orrs	r3, r2
 8006812:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006814:	e040      	b.n	8006898 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	68db      	ldr	r3, [r3, #12]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d023      	beq.n	8006866 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800681e:	4b6f      	ldr	r3, [pc, #444]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4a6e      	ldr	r2, [pc, #440]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 8006824:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006828:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800682a:	f7fd fd1d 	bl	8004268 <HAL_GetTick>
 800682e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006830:	e008      	b.n	8006844 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006832:	f7fd fd19 	bl	8004268 <HAL_GetTick>
 8006836:	4602      	mov	r2, r0
 8006838:	693b      	ldr	r3, [r7, #16]
 800683a:	1ad3      	subs	r3, r2, r3
 800683c:	2b02      	cmp	r3, #2
 800683e:	d901      	bls.n	8006844 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006840:	2303      	movs	r3, #3
 8006842:	e21d      	b.n	8006c80 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006844:	4b65      	ldr	r3, [pc, #404]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800684c:	2b00      	cmp	r3, #0
 800684e:	d0f0      	beq.n	8006832 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006850:	4b62      	ldr	r3, [pc, #392]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 8006852:	685b      	ldr	r3, [r3, #4]
 8006854:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	691b      	ldr	r3, [r3, #16]
 800685c:	061b      	lsls	r3, r3, #24
 800685e:	495f      	ldr	r1, [pc, #380]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 8006860:	4313      	orrs	r3, r2
 8006862:	604b      	str	r3, [r1, #4]
 8006864:	e018      	b.n	8006898 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006866:	4b5d      	ldr	r3, [pc, #372]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4a5c      	ldr	r2, [pc, #368]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 800686c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006870:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006872:	f7fd fcf9 	bl	8004268 <HAL_GetTick>
 8006876:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006878:	e008      	b.n	800688c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800687a:	f7fd fcf5 	bl	8004268 <HAL_GetTick>
 800687e:	4602      	mov	r2, r0
 8006880:	693b      	ldr	r3, [r7, #16]
 8006882:	1ad3      	subs	r3, r2, r3
 8006884:	2b02      	cmp	r3, #2
 8006886:	d901      	bls.n	800688c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006888:	2303      	movs	r3, #3
 800688a:	e1f9      	b.n	8006c80 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800688c:	4b53      	ldr	r3, [pc, #332]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006894:	2b00      	cmp	r3, #0
 8006896:	d1f0      	bne.n	800687a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f003 0308 	and.w	r3, r3, #8
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d03c      	beq.n	800691e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	695b      	ldr	r3, [r3, #20]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d01c      	beq.n	80068e6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80068ac:	4b4b      	ldr	r3, [pc, #300]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 80068ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80068b2:	4a4a      	ldr	r2, [pc, #296]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 80068b4:	f043 0301 	orr.w	r3, r3, #1
 80068b8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068bc:	f7fd fcd4 	bl	8004268 <HAL_GetTick>
 80068c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80068c2:	e008      	b.n	80068d6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80068c4:	f7fd fcd0 	bl	8004268 <HAL_GetTick>
 80068c8:	4602      	mov	r2, r0
 80068ca:	693b      	ldr	r3, [r7, #16]
 80068cc:	1ad3      	subs	r3, r2, r3
 80068ce:	2b02      	cmp	r3, #2
 80068d0:	d901      	bls.n	80068d6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80068d2:	2303      	movs	r3, #3
 80068d4:	e1d4      	b.n	8006c80 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80068d6:	4b41      	ldr	r3, [pc, #260]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 80068d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80068dc:	f003 0302 	and.w	r3, r3, #2
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d0ef      	beq.n	80068c4 <HAL_RCC_OscConfig+0x3ec>
 80068e4:	e01b      	b.n	800691e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80068e6:	4b3d      	ldr	r3, [pc, #244]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 80068e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80068ec:	4a3b      	ldr	r2, [pc, #236]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 80068ee:	f023 0301 	bic.w	r3, r3, #1
 80068f2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068f6:	f7fd fcb7 	bl	8004268 <HAL_GetTick>
 80068fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80068fc:	e008      	b.n	8006910 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80068fe:	f7fd fcb3 	bl	8004268 <HAL_GetTick>
 8006902:	4602      	mov	r2, r0
 8006904:	693b      	ldr	r3, [r7, #16]
 8006906:	1ad3      	subs	r3, r2, r3
 8006908:	2b02      	cmp	r3, #2
 800690a:	d901      	bls.n	8006910 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800690c:	2303      	movs	r3, #3
 800690e:	e1b7      	b.n	8006c80 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006910:	4b32      	ldr	r3, [pc, #200]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 8006912:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006916:	f003 0302 	and.w	r3, r3, #2
 800691a:	2b00      	cmp	r3, #0
 800691c:	d1ef      	bne.n	80068fe <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f003 0304 	and.w	r3, r3, #4
 8006926:	2b00      	cmp	r3, #0
 8006928:	f000 80a6 	beq.w	8006a78 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800692c:	2300      	movs	r3, #0
 800692e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006930:	4b2a      	ldr	r3, [pc, #168]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 8006932:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006934:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006938:	2b00      	cmp	r3, #0
 800693a:	d10d      	bne.n	8006958 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800693c:	4b27      	ldr	r3, [pc, #156]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 800693e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006940:	4a26      	ldr	r2, [pc, #152]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 8006942:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006946:	6593      	str	r3, [r2, #88]	@ 0x58
 8006948:	4b24      	ldr	r3, [pc, #144]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 800694a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800694c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006950:	60bb      	str	r3, [r7, #8]
 8006952:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006954:	2301      	movs	r3, #1
 8006956:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006958:	4b21      	ldr	r3, [pc, #132]	@ (80069e0 <HAL_RCC_OscConfig+0x508>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006960:	2b00      	cmp	r3, #0
 8006962:	d118      	bne.n	8006996 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006964:	4b1e      	ldr	r3, [pc, #120]	@ (80069e0 <HAL_RCC_OscConfig+0x508>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	4a1d      	ldr	r2, [pc, #116]	@ (80069e0 <HAL_RCC_OscConfig+0x508>)
 800696a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800696e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006970:	f7fd fc7a 	bl	8004268 <HAL_GetTick>
 8006974:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006976:	e008      	b.n	800698a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006978:	f7fd fc76 	bl	8004268 <HAL_GetTick>
 800697c:	4602      	mov	r2, r0
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	1ad3      	subs	r3, r2, r3
 8006982:	2b02      	cmp	r3, #2
 8006984:	d901      	bls.n	800698a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006986:	2303      	movs	r3, #3
 8006988:	e17a      	b.n	8006c80 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800698a:	4b15      	ldr	r3, [pc, #84]	@ (80069e0 <HAL_RCC_OscConfig+0x508>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006992:	2b00      	cmp	r3, #0
 8006994:	d0f0      	beq.n	8006978 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	689b      	ldr	r3, [r3, #8]
 800699a:	2b01      	cmp	r3, #1
 800699c:	d108      	bne.n	80069b0 <HAL_RCC_OscConfig+0x4d8>
 800699e:	4b0f      	ldr	r3, [pc, #60]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 80069a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069a4:	4a0d      	ldr	r2, [pc, #52]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 80069a6:	f043 0301 	orr.w	r3, r3, #1
 80069aa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80069ae:	e029      	b.n	8006a04 <HAL_RCC_OscConfig+0x52c>
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	689b      	ldr	r3, [r3, #8]
 80069b4:	2b05      	cmp	r3, #5
 80069b6:	d115      	bne.n	80069e4 <HAL_RCC_OscConfig+0x50c>
 80069b8:	4b08      	ldr	r3, [pc, #32]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 80069ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069be:	4a07      	ldr	r2, [pc, #28]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 80069c0:	f043 0304 	orr.w	r3, r3, #4
 80069c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80069c8:	4b04      	ldr	r3, [pc, #16]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 80069ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069ce:	4a03      	ldr	r2, [pc, #12]	@ (80069dc <HAL_RCC_OscConfig+0x504>)
 80069d0:	f043 0301 	orr.w	r3, r3, #1
 80069d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80069d8:	e014      	b.n	8006a04 <HAL_RCC_OscConfig+0x52c>
 80069da:	bf00      	nop
 80069dc:	40021000 	.word	0x40021000
 80069e0:	40007000 	.word	0x40007000
 80069e4:	4b9c      	ldr	r3, [pc, #624]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 80069e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069ea:	4a9b      	ldr	r2, [pc, #620]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 80069ec:	f023 0301 	bic.w	r3, r3, #1
 80069f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80069f4:	4b98      	ldr	r3, [pc, #608]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 80069f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069fa:	4a97      	ldr	r2, [pc, #604]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 80069fc:	f023 0304 	bic.w	r3, r3, #4
 8006a00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	689b      	ldr	r3, [r3, #8]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d016      	beq.n	8006a3a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a0c:	f7fd fc2c 	bl	8004268 <HAL_GetTick>
 8006a10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006a12:	e00a      	b.n	8006a2a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a14:	f7fd fc28 	bl	8004268 <HAL_GetTick>
 8006a18:	4602      	mov	r2, r0
 8006a1a:	693b      	ldr	r3, [r7, #16]
 8006a1c:	1ad3      	subs	r3, r2, r3
 8006a1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d901      	bls.n	8006a2a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006a26:	2303      	movs	r3, #3
 8006a28:	e12a      	b.n	8006c80 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006a2a:	4b8b      	ldr	r3, [pc, #556]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 8006a2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a30:	f003 0302 	and.w	r3, r3, #2
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d0ed      	beq.n	8006a14 <HAL_RCC_OscConfig+0x53c>
 8006a38:	e015      	b.n	8006a66 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a3a:	f7fd fc15 	bl	8004268 <HAL_GetTick>
 8006a3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006a40:	e00a      	b.n	8006a58 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a42:	f7fd fc11 	bl	8004268 <HAL_GetTick>
 8006a46:	4602      	mov	r2, r0
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	1ad3      	subs	r3, r2, r3
 8006a4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d901      	bls.n	8006a58 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006a54:	2303      	movs	r3, #3
 8006a56:	e113      	b.n	8006c80 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006a58:	4b7f      	ldr	r3, [pc, #508]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 8006a5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a5e:	f003 0302 	and.w	r3, r3, #2
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d1ed      	bne.n	8006a42 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006a66:	7ffb      	ldrb	r3, [r7, #31]
 8006a68:	2b01      	cmp	r3, #1
 8006a6a:	d105      	bne.n	8006a78 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a6c:	4b7a      	ldr	r3, [pc, #488]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 8006a6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a70:	4a79      	ldr	r2, [pc, #484]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 8006a72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a76:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	f000 80fe 	beq.w	8006c7e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a86:	2b02      	cmp	r3, #2
 8006a88:	f040 80d0 	bne.w	8006c2c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006a8c:	4b72      	ldr	r3, [pc, #456]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 8006a8e:	68db      	ldr	r3, [r3, #12]
 8006a90:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	f003 0203 	and.w	r2, r3, #3
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a9c:	429a      	cmp	r2, r3
 8006a9e:	d130      	bne.n	8006b02 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006aaa:	3b01      	subs	r3, #1
 8006aac:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006aae:	429a      	cmp	r2, r3
 8006ab0:	d127      	bne.n	8006b02 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006ab2:	697b      	ldr	r3, [r7, #20]
 8006ab4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006abc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006abe:	429a      	cmp	r2, r3
 8006ac0:	d11f      	bne.n	8006b02 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ac8:	687a      	ldr	r2, [r7, #4]
 8006aca:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006acc:	2a07      	cmp	r2, #7
 8006ace:	bf14      	ite	ne
 8006ad0:	2201      	movne	r2, #1
 8006ad2:	2200      	moveq	r2, #0
 8006ad4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d113      	bne.n	8006b02 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006ada:	697b      	ldr	r3, [r7, #20]
 8006adc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ae4:	085b      	lsrs	r3, r3, #1
 8006ae6:	3b01      	subs	r3, #1
 8006ae8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006aea:	429a      	cmp	r2, r3
 8006aec:	d109      	bne.n	8006b02 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006aee:	697b      	ldr	r3, [r7, #20]
 8006af0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006af8:	085b      	lsrs	r3, r3, #1
 8006afa:	3b01      	subs	r3, #1
 8006afc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006afe:	429a      	cmp	r2, r3
 8006b00:	d06e      	beq.n	8006be0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006b02:	69bb      	ldr	r3, [r7, #24]
 8006b04:	2b0c      	cmp	r3, #12
 8006b06:	d069      	beq.n	8006bdc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006b08:	4b53      	ldr	r3, [pc, #332]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d105      	bne.n	8006b20 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8006b14:	4b50      	ldr	r3, [pc, #320]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d001      	beq.n	8006b24 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8006b20:	2301      	movs	r3, #1
 8006b22:	e0ad      	b.n	8006c80 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006b24:	4b4c      	ldr	r3, [pc, #304]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	4a4b      	ldr	r2, [pc, #300]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 8006b2a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006b2e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006b30:	f7fd fb9a 	bl	8004268 <HAL_GetTick>
 8006b34:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006b36:	e008      	b.n	8006b4a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b38:	f7fd fb96 	bl	8004268 <HAL_GetTick>
 8006b3c:	4602      	mov	r2, r0
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	1ad3      	subs	r3, r2, r3
 8006b42:	2b02      	cmp	r3, #2
 8006b44:	d901      	bls.n	8006b4a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8006b46:	2303      	movs	r3, #3
 8006b48:	e09a      	b.n	8006c80 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006b4a:	4b43      	ldr	r3, [pc, #268]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d1f0      	bne.n	8006b38 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006b56:	4b40      	ldr	r3, [pc, #256]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 8006b58:	68da      	ldr	r2, [r3, #12]
 8006b5a:	4b40      	ldr	r3, [pc, #256]	@ (8006c5c <HAL_RCC_OscConfig+0x784>)
 8006b5c:	4013      	ands	r3, r2
 8006b5e:	687a      	ldr	r2, [r7, #4]
 8006b60:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8006b62:	687a      	ldr	r2, [r7, #4]
 8006b64:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006b66:	3a01      	subs	r2, #1
 8006b68:	0112      	lsls	r2, r2, #4
 8006b6a:	4311      	orrs	r1, r2
 8006b6c:	687a      	ldr	r2, [r7, #4]
 8006b6e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006b70:	0212      	lsls	r2, r2, #8
 8006b72:	4311      	orrs	r1, r2
 8006b74:	687a      	ldr	r2, [r7, #4]
 8006b76:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006b78:	0852      	lsrs	r2, r2, #1
 8006b7a:	3a01      	subs	r2, #1
 8006b7c:	0552      	lsls	r2, r2, #21
 8006b7e:	4311      	orrs	r1, r2
 8006b80:	687a      	ldr	r2, [r7, #4]
 8006b82:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006b84:	0852      	lsrs	r2, r2, #1
 8006b86:	3a01      	subs	r2, #1
 8006b88:	0652      	lsls	r2, r2, #25
 8006b8a:	4311      	orrs	r1, r2
 8006b8c:	687a      	ldr	r2, [r7, #4]
 8006b8e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006b90:	0912      	lsrs	r2, r2, #4
 8006b92:	0452      	lsls	r2, r2, #17
 8006b94:	430a      	orrs	r2, r1
 8006b96:	4930      	ldr	r1, [pc, #192]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 8006b98:	4313      	orrs	r3, r2
 8006b9a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006b9c:	4b2e      	ldr	r3, [pc, #184]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a2d      	ldr	r2, [pc, #180]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 8006ba2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006ba6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006ba8:	4b2b      	ldr	r3, [pc, #172]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 8006baa:	68db      	ldr	r3, [r3, #12]
 8006bac:	4a2a      	ldr	r2, [pc, #168]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 8006bae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006bb2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006bb4:	f7fd fb58 	bl	8004268 <HAL_GetTick>
 8006bb8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006bba:	e008      	b.n	8006bce <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006bbc:	f7fd fb54 	bl	8004268 <HAL_GetTick>
 8006bc0:	4602      	mov	r2, r0
 8006bc2:	693b      	ldr	r3, [r7, #16]
 8006bc4:	1ad3      	subs	r3, r2, r3
 8006bc6:	2b02      	cmp	r3, #2
 8006bc8:	d901      	bls.n	8006bce <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8006bca:	2303      	movs	r3, #3
 8006bcc:	e058      	b.n	8006c80 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006bce:	4b22      	ldr	r3, [pc, #136]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d0f0      	beq.n	8006bbc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006bda:	e050      	b.n	8006c7e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006bdc:	2301      	movs	r3, #1
 8006bde:	e04f      	b.n	8006c80 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006be0:	4b1d      	ldr	r3, [pc, #116]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d148      	bne.n	8006c7e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006bec:	4b1a      	ldr	r3, [pc, #104]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4a19      	ldr	r2, [pc, #100]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 8006bf2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006bf6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006bf8:	4b17      	ldr	r3, [pc, #92]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 8006bfa:	68db      	ldr	r3, [r3, #12]
 8006bfc:	4a16      	ldr	r2, [pc, #88]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 8006bfe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006c02:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006c04:	f7fd fb30 	bl	8004268 <HAL_GetTick>
 8006c08:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006c0a:	e008      	b.n	8006c1e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c0c:	f7fd fb2c 	bl	8004268 <HAL_GetTick>
 8006c10:	4602      	mov	r2, r0
 8006c12:	693b      	ldr	r3, [r7, #16]
 8006c14:	1ad3      	subs	r3, r2, r3
 8006c16:	2b02      	cmp	r3, #2
 8006c18:	d901      	bls.n	8006c1e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8006c1a:	2303      	movs	r3, #3
 8006c1c:	e030      	b.n	8006c80 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006c1e:	4b0e      	ldr	r3, [pc, #56]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d0f0      	beq.n	8006c0c <HAL_RCC_OscConfig+0x734>
 8006c2a:	e028      	b.n	8006c7e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006c2c:	69bb      	ldr	r3, [r7, #24]
 8006c2e:	2b0c      	cmp	r3, #12
 8006c30:	d023      	beq.n	8006c7a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c32:	4b09      	ldr	r3, [pc, #36]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	4a08      	ldr	r2, [pc, #32]	@ (8006c58 <HAL_RCC_OscConfig+0x780>)
 8006c38:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006c3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c3e:	f7fd fb13 	bl	8004268 <HAL_GetTick>
 8006c42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006c44:	e00c      	b.n	8006c60 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c46:	f7fd fb0f 	bl	8004268 <HAL_GetTick>
 8006c4a:	4602      	mov	r2, r0
 8006c4c:	693b      	ldr	r3, [r7, #16]
 8006c4e:	1ad3      	subs	r3, r2, r3
 8006c50:	2b02      	cmp	r3, #2
 8006c52:	d905      	bls.n	8006c60 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8006c54:	2303      	movs	r3, #3
 8006c56:	e013      	b.n	8006c80 <HAL_RCC_OscConfig+0x7a8>
 8006c58:	40021000 	.word	0x40021000
 8006c5c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006c60:	4b09      	ldr	r3, [pc, #36]	@ (8006c88 <HAL_RCC_OscConfig+0x7b0>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d1ec      	bne.n	8006c46 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006c6c:	4b06      	ldr	r3, [pc, #24]	@ (8006c88 <HAL_RCC_OscConfig+0x7b0>)
 8006c6e:	68da      	ldr	r2, [r3, #12]
 8006c70:	4905      	ldr	r1, [pc, #20]	@ (8006c88 <HAL_RCC_OscConfig+0x7b0>)
 8006c72:	4b06      	ldr	r3, [pc, #24]	@ (8006c8c <HAL_RCC_OscConfig+0x7b4>)
 8006c74:	4013      	ands	r3, r2
 8006c76:	60cb      	str	r3, [r1, #12]
 8006c78:	e001      	b.n	8006c7e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	e000      	b.n	8006c80 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8006c7e:	2300      	movs	r3, #0
}
 8006c80:	4618      	mov	r0, r3
 8006c82:	3720      	adds	r7, #32
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}
 8006c88:	40021000 	.word	0x40021000
 8006c8c:	feeefffc 	.word	0xfeeefffc

08006c90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b084      	sub	sp, #16
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
 8006c98:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d101      	bne.n	8006ca4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	e0e7      	b.n	8006e74 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006ca4:	4b75      	ldr	r3, [pc, #468]	@ (8006e7c <HAL_RCC_ClockConfig+0x1ec>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f003 0307 	and.w	r3, r3, #7
 8006cac:	683a      	ldr	r2, [r7, #0]
 8006cae:	429a      	cmp	r2, r3
 8006cb0:	d910      	bls.n	8006cd4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006cb2:	4b72      	ldr	r3, [pc, #456]	@ (8006e7c <HAL_RCC_ClockConfig+0x1ec>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f023 0207 	bic.w	r2, r3, #7
 8006cba:	4970      	ldr	r1, [pc, #448]	@ (8006e7c <HAL_RCC_ClockConfig+0x1ec>)
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006cc2:	4b6e      	ldr	r3, [pc, #440]	@ (8006e7c <HAL_RCC_ClockConfig+0x1ec>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f003 0307 	and.w	r3, r3, #7
 8006cca:	683a      	ldr	r2, [r7, #0]
 8006ccc:	429a      	cmp	r2, r3
 8006cce:	d001      	beq.n	8006cd4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	e0cf      	b.n	8006e74 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f003 0302 	and.w	r3, r3, #2
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d010      	beq.n	8006d02 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	689a      	ldr	r2, [r3, #8]
 8006ce4:	4b66      	ldr	r3, [pc, #408]	@ (8006e80 <HAL_RCC_ClockConfig+0x1f0>)
 8006ce6:	689b      	ldr	r3, [r3, #8]
 8006ce8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006cec:	429a      	cmp	r2, r3
 8006cee:	d908      	bls.n	8006d02 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006cf0:	4b63      	ldr	r3, [pc, #396]	@ (8006e80 <HAL_RCC_ClockConfig+0x1f0>)
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	689b      	ldr	r3, [r3, #8]
 8006cfc:	4960      	ldr	r1, [pc, #384]	@ (8006e80 <HAL_RCC_ClockConfig+0x1f0>)
 8006cfe:	4313      	orrs	r3, r2
 8006d00:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f003 0301 	and.w	r3, r3, #1
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d04c      	beq.n	8006da8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	685b      	ldr	r3, [r3, #4]
 8006d12:	2b03      	cmp	r3, #3
 8006d14:	d107      	bne.n	8006d26 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006d16:	4b5a      	ldr	r3, [pc, #360]	@ (8006e80 <HAL_RCC_ClockConfig+0x1f0>)
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d121      	bne.n	8006d66 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006d22:	2301      	movs	r3, #1
 8006d24:	e0a6      	b.n	8006e74 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	685b      	ldr	r3, [r3, #4]
 8006d2a:	2b02      	cmp	r3, #2
 8006d2c:	d107      	bne.n	8006d3e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006d2e:	4b54      	ldr	r3, [pc, #336]	@ (8006e80 <HAL_RCC_ClockConfig+0x1f0>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d115      	bne.n	8006d66 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	e09a      	b.n	8006e74 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	685b      	ldr	r3, [r3, #4]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d107      	bne.n	8006d56 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006d46:	4b4e      	ldr	r3, [pc, #312]	@ (8006e80 <HAL_RCC_ClockConfig+0x1f0>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f003 0302 	and.w	r3, r3, #2
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d109      	bne.n	8006d66 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006d52:	2301      	movs	r3, #1
 8006d54:	e08e      	b.n	8006e74 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006d56:	4b4a      	ldr	r3, [pc, #296]	@ (8006e80 <HAL_RCC_ClockConfig+0x1f0>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d101      	bne.n	8006d66 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006d62:	2301      	movs	r3, #1
 8006d64:	e086      	b.n	8006e74 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006d66:	4b46      	ldr	r3, [pc, #280]	@ (8006e80 <HAL_RCC_ClockConfig+0x1f0>)
 8006d68:	689b      	ldr	r3, [r3, #8]
 8006d6a:	f023 0203 	bic.w	r2, r3, #3
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	685b      	ldr	r3, [r3, #4]
 8006d72:	4943      	ldr	r1, [pc, #268]	@ (8006e80 <HAL_RCC_ClockConfig+0x1f0>)
 8006d74:	4313      	orrs	r3, r2
 8006d76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d78:	f7fd fa76 	bl	8004268 <HAL_GetTick>
 8006d7c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d7e:	e00a      	b.n	8006d96 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d80:	f7fd fa72 	bl	8004268 <HAL_GetTick>
 8006d84:	4602      	mov	r2, r0
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	1ad3      	subs	r3, r2, r3
 8006d8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d901      	bls.n	8006d96 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006d92:	2303      	movs	r3, #3
 8006d94:	e06e      	b.n	8006e74 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d96:	4b3a      	ldr	r3, [pc, #232]	@ (8006e80 <HAL_RCC_ClockConfig+0x1f0>)
 8006d98:	689b      	ldr	r3, [r3, #8]
 8006d9a:	f003 020c 	and.w	r2, r3, #12
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	685b      	ldr	r3, [r3, #4]
 8006da2:	009b      	lsls	r3, r3, #2
 8006da4:	429a      	cmp	r2, r3
 8006da6:	d1eb      	bne.n	8006d80 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f003 0302 	and.w	r3, r3, #2
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d010      	beq.n	8006dd6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	689a      	ldr	r2, [r3, #8]
 8006db8:	4b31      	ldr	r3, [pc, #196]	@ (8006e80 <HAL_RCC_ClockConfig+0x1f0>)
 8006dba:	689b      	ldr	r3, [r3, #8]
 8006dbc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006dc0:	429a      	cmp	r2, r3
 8006dc2:	d208      	bcs.n	8006dd6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006dc4:	4b2e      	ldr	r3, [pc, #184]	@ (8006e80 <HAL_RCC_ClockConfig+0x1f0>)
 8006dc6:	689b      	ldr	r3, [r3, #8]
 8006dc8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	689b      	ldr	r3, [r3, #8]
 8006dd0:	492b      	ldr	r1, [pc, #172]	@ (8006e80 <HAL_RCC_ClockConfig+0x1f0>)
 8006dd2:	4313      	orrs	r3, r2
 8006dd4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006dd6:	4b29      	ldr	r3, [pc, #164]	@ (8006e7c <HAL_RCC_ClockConfig+0x1ec>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f003 0307 	and.w	r3, r3, #7
 8006dde:	683a      	ldr	r2, [r7, #0]
 8006de0:	429a      	cmp	r2, r3
 8006de2:	d210      	bcs.n	8006e06 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006de4:	4b25      	ldr	r3, [pc, #148]	@ (8006e7c <HAL_RCC_ClockConfig+0x1ec>)
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f023 0207 	bic.w	r2, r3, #7
 8006dec:	4923      	ldr	r1, [pc, #140]	@ (8006e7c <HAL_RCC_ClockConfig+0x1ec>)
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	4313      	orrs	r3, r2
 8006df2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006df4:	4b21      	ldr	r3, [pc, #132]	@ (8006e7c <HAL_RCC_ClockConfig+0x1ec>)
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f003 0307 	and.w	r3, r3, #7
 8006dfc:	683a      	ldr	r2, [r7, #0]
 8006dfe:	429a      	cmp	r2, r3
 8006e00:	d001      	beq.n	8006e06 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8006e02:	2301      	movs	r3, #1
 8006e04:	e036      	b.n	8006e74 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f003 0304 	and.w	r3, r3, #4
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d008      	beq.n	8006e24 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006e12:	4b1b      	ldr	r3, [pc, #108]	@ (8006e80 <HAL_RCC_ClockConfig+0x1f0>)
 8006e14:	689b      	ldr	r3, [r3, #8]
 8006e16:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	68db      	ldr	r3, [r3, #12]
 8006e1e:	4918      	ldr	r1, [pc, #96]	@ (8006e80 <HAL_RCC_ClockConfig+0x1f0>)
 8006e20:	4313      	orrs	r3, r2
 8006e22:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f003 0308 	and.w	r3, r3, #8
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d009      	beq.n	8006e44 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006e30:	4b13      	ldr	r3, [pc, #76]	@ (8006e80 <HAL_RCC_ClockConfig+0x1f0>)
 8006e32:	689b      	ldr	r3, [r3, #8]
 8006e34:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	691b      	ldr	r3, [r3, #16]
 8006e3c:	00db      	lsls	r3, r3, #3
 8006e3e:	4910      	ldr	r1, [pc, #64]	@ (8006e80 <HAL_RCC_ClockConfig+0x1f0>)
 8006e40:	4313      	orrs	r3, r2
 8006e42:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006e44:	f000 f824 	bl	8006e90 <HAL_RCC_GetSysClockFreq>
 8006e48:	4602      	mov	r2, r0
 8006e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8006e80 <HAL_RCC_ClockConfig+0x1f0>)
 8006e4c:	689b      	ldr	r3, [r3, #8]
 8006e4e:	091b      	lsrs	r3, r3, #4
 8006e50:	f003 030f 	and.w	r3, r3, #15
 8006e54:	490b      	ldr	r1, [pc, #44]	@ (8006e84 <HAL_RCC_ClockConfig+0x1f4>)
 8006e56:	5ccb      	ldrb	r3, [r1, r3]
 8006e58:	f003 031f 	and.w	r3, r3, #31
 8006e5c:	fa22 f303 	lsr.w	r3, r2, r3
 8006e60:	4a09      	ldr	r2, [pc, #36]	@ (8006e88 <HAL_RCC_ClockConfig+0x1f8>)
 8006e62:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006e64:	4b09      	ldr	r3, [pc, #36]	@ (8006e8c <HAL_RCC_ClockConfig+0x1fc>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4618      	mov	r0, r3
 8006e6a:	f7fd f9ad 	bl	80041c8 <HAL_InitTick>
 8006e6e:	4603      	mov	r3, r0
 8006e70:	72fb      	strb	r3, [r7, #11]

  return status;
 8006e72:	7afb      	ldrb	r3, [r7, #11]
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	3710      	adds	r7, #16
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	bd80      	pop	{r7, pc}
 8006e7c:	40022000 	.word	0x40022000
 8006e80:	40021000 	.word	0x40021000
 8006e84:	08011904 	.word	0x08011904
 8006e88:	20000008 	.word	0x20000008
 8006e8c:	20000040 	.word	0x20000040

08006e90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b089      	sub	sp, #36	@ 0x24
 8006e94:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006e96:	2300      	movs	r3, #0
 8006e98:	61fb      	str	r3, [r7, #28]
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006e9e:	4b3e      	ldr	r3, [pc, #248]	@ (8006f98 <HAL_RCC_GetSysClockFreq+0x108>)
 8006ea0:	689b      	ldr	r3, [r3, #8]
 8006ea2:	f003 030c 	and.w	r3, r3, #12
 8006ea6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006ea8:	4b3b      	ldr	r3, [pc, #236]	@ (8006f98 <HAL_RCC_GetSysClockFreq+0x108>)
 8006eaa:	68db      	ldr	r3, [r3, #12]
 8006eac:	f003 0303 	and.w	r3, r3, #3
 8006eb0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006eb2:	693b      	ldr	r3, [r7, #16]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d005      	beq.n	8006ec4 <HAL_RCC_GetSysClockFreq+0x34>
 8006eb8:	693b      	ldr	r3, [r7, #16]
 8006eba:	2b0c      	cmp	r3, #12
 8006ebc:	d121      	bne.n	8006f02 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	2b01      	cmp	r3, #1
 8006ec2:	d11e      	bne.n	8006f02 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006ec4:	4b34      	ldr	r3, [pc, #208]	@ (8006f98 <HAL_RCC_GetSysClockFreq+0x108>)
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f003 0308 	and.w	r3, r3, #8
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d107      	bne.n	8006ee0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006ed0:	4b31      	ldr	r3, [pc, #196]	@ (8006f98 <HAL_RCC_GetSysClockFreq+0x108>)
 8006ed2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ed6:	0a1b      	lsrs	r3, r3, #8
 8006ed8:	f003 030f 	and.w	r3, r3, #15
 8006edc:	61fb      	str	r3, [r7, #28]
 8006ede:	e005      	b.n	8006eec <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006ee0:	4b2d      	ldr	r3, [pc, #180]	@ (8006f98 <HAL_RCC_GetSysClockFreq+0x108>)
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	091b      	lsrs	r3, r3, #4
 8006ee6:	f003 030f 	and.w	r3, r3, #15
 8006eea:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006eec:	4a2b      	ldr	r2, [pc, #172]	@ (8006f9c <HAL_RCC_GetSysClockFreq+0x10c>)
 8006eee:	69fb      	ldr	r3, [r7, #28]
 8006ef0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ef4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006ef6:	693b      	ldr	r3, [r7, #16]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d10d      	bne.n	8006f18 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006efc:	69fb      	ldr	r3, [r7, #28]
 8006efe:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006f00:	e00a      	b.n	8006f18 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	2b04      	cmp	r3, #4
 8006f06:	d102      	bne.n	8006f0e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006f08:	4b25      	ldr	r3, [pc, #148]	@ (8006fa0 <HAL_RCC_GetSysClockFreq+0x110>)
 8006f0a:	61bb      	str	r3, [r7, #24]
 8006f0c:	e004      	b.n	8006f18 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006f0e:	693b      	ldr	r3, [r7, #16]
 8006f10:	2b08      	cmp	r3, #8
 8006f12:	d101      	bne.n	8006f18 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006f14:	4b23      	ldr	r3, [pc, #140]	@ (8006fa4 <HAL_RCC_GetSysClockFreq+0x114>)
 8006f16:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006f18:	693b      	ldr	r3, [r7, #16]
 8006f1a:	2b0c      	cmp	r3, #12
 8006f1c:	d134      	bne.n	8006f88 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006f1e:	4b1e      	ldr	r3, [pc, #120]	@ (8006f98 <HAL_RCC_GetSysClockFreq+0x108>)
 8006f20:	68db      	ldr	r3, [r3, #12]
 8006f22:	f003 0303 	and.w	r3, r3, #3
 8006f26:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	2b02      	cmp	r3, #2
 8006f2c:	d003      	beq.n	8006f36 <HAL_RCC_GetSysClockFreq+0xa6>
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	2b03      	cmp	r3, #3
 8006f32:	d003      	beq.n	8006f3c <HAL_RCC_GetSysClockFreq+0xac>
 8006f34:	e005      	b.n	8006f42 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006f36:	4b1a      	ldr	r3, [pc, #104]	@ (8006fa0 <HAL_RCC_GetSysClockFreq+0x110>)
 8006f38:	617b      	str	r3, [r7, #20]
      break;
 8006f3a:	e005      	b.n	8006f48 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006f3c:	4b19      	ldr	r3, [pc, #100]	@ (8006fa4 <HAL_RCC_GetSysClockFreq+0x114>)
 8006f3e:	617b      	str	r3, [r7, #20]
      break;
 8006f40:	e002      	b.n	8006f48 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006f42:	69fb      	ldr	r3, [r7, #28]
 8006f44:	617b      	str	r3, [r7, #20]
      break;
 8006f46:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006f48:	4b13      	ldr	r3, [pc, #76]	@ (8006f98 <HAL_RCC_GetSysClockFreq+0x108>)
 8006f4a:	68db      	ldr	r3, [r3, #12]
 8006f4c:	091b      	lsrs	r3, r3, #4
 8006f4e:	f003 0307 	and.w	r3, r3, #7
 8006f52:	3301      	adds	r3, #1
 8006f54:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006f56:	4b10      	ldr	r3, [pc, #64]	@ (8006f98 <HAL_RCC_GetSysClockFreq+0x108>)
 8006f58:	68db      	ldr	r3, [r3, #12]
 8006f5a:	0a1b      	lsrs	r3, r3, #8
 8006f5c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f60:	697a      	ldr	r2, [r7, #20]
 8006f62:	fb03 f202 	mul.w	r2, r3, r2
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f6c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006f6e:	4b0a      	ldr	r3, [pc, #40]	@ (8006f98 <HAL_RCC_GetSysClockFreq+0x108>)
 8006f70:	68db      	ldr	r3, [r3, #12]
 8006f72:	0e5b      	lsrs	r3, r3, #25
 8006f74:	f003 0303 	and.w	r3, r3, #3
 8006f78:	3301      	adds	r3, #1
 8006f7a:	005b      	lsls	r3, r3, #1
 8006f7c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006f7e:	697a      	ldr	r2, [r7, #20]
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f86:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006f88:	69bb      	ldr	r3, [r7, #24]
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3724      	adds	r7, #36	@ 0x24
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f94:	4770      	bx	lr
 8006f96:	bf00      	nop
 8006f98:	40021000 	.word	0x40021000
 8006f9c:	0801191c 	.word	0x0801191c
 8006fa0:	00f42400 	.word	0x00f42400
 8006fa4:	007a1200 	.word	0x007a1200

08006fa8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006fa8:	b480      	push	{r7}
 8006faa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006fac:	4b03      	ldr	r3, [pc, #12]	@ (8006fbc <HAL_RCC_GetHCLKFreq+0x14>)
 8006fae:	681b      	ldr	r3, [r3, #0]
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb8:	4770      	bx	lr
 8006fba:	bf00      	nop
 8006fbc:	20000008 	.word	0x20000008

08006fc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006fc4:	f7ff fff0 	bl	8006fa8 <HAL_RCC_GetHCLKFreq>
 8006fc8:	4602      	mov	r2, r0
 8006fca:	4b06      	ldr	r3, [pc, #24]	@ (8006fe4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006fcc:	689b      	ldr	r3, [r3, #8]
 8006fce:	0a1b      	lsrs	r3, r3, #8
 8006fd0:	f003 0307 	and.w	r3, r3, #7
 8006fd4:	4904      	ldr	r1, [pc, #16]	@ (8006fe8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006fd6:	5ccb      	ldrb	r3, [r1, r3]
 8006fd8:	f003 031f 	and.w	r3, r3, #31
 8006fdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	bd80      	pop	{r7, pc}
 8006fe4:	40021000 	.word	0x40021000
 8006fe8:	08011914 	.word	0x08011914

08006fec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006ff0:	f7ff ffda 	bl	8006fa8 <HAL_RCC_GetHCLKFreq>
 8006ff4:	4602      	mov	r2, r0
 8006ff6:	4b06      	ldr	r3, [pc, #24]	@ (8007010 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006ff8:	689b      	ldr	r3, [r3, #8]
 8006ffa:	0adb      	lsrs	r3, r3, #11
 8006ffc:	f003 0307 	and.w	r3, r3, #7
 8007000:	4904      	ldr	r1, [pc, #16]	@ (8007014 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007002:	5ccb      	ldrb	r3, [r1, r3]
 8007004:	f003 031f 	and.w	r3, r3, #31
 8007008:	fa22 f303 	lsr.w	r3, r2, r3
}
 800700c:	4618      	mov	r0, r3
 800700e:	bd80      	pop	{r7, pc}
 8007010:	40021000 	.word	0x40021000
 8007014:	08011914 	.word	0x08011914

08007018 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b086      	sub	sp, #24
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007020:	2300      	movs	r3, #0
 8007022:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007024:	4b2a      	ldr	r3, [pc, #168]	@ (80070d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007028:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800702c:	2b00      	cmp	r3, #0
 800702e:	d003      	beq.n	8007038 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007030:	f7ff f922 	bl	8006278 <HAL_PWREx_GetVoltageRange>
 8007034:	6178      	str	r0, [r7, #20]
 8007036:	e014      	b.n	8007062 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007038:	4b25      	ldr	r3, [pc, #148]	@ (80070d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800703a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800703c:	4a24      	ldr	r2, [pc, #144]	@ (80070d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800703e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007042:	6593      	str	r3, [r2, #88]	@ 0x58
 8007044:	4b22      	ldr	r3, [pc, #136]	@ (80070d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007048:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800704c:	60fb      	str	r3, [r7, #12]
 800704e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007050:	f7ff f912 	bl	8006278 <HAL_PWREx_GetVoltageRange>
 8007054:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007056:	4b1e      	ldr	r3, [pc, #120]	@ (80070d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800705a:	4a1d      	ldr	r2, [pc, #116]	@ (80070d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800705c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007060:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007062:	697b      	ldr	r3, [r7, #20]
 8007064:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007068:	d10b      	bne.n	8007082 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2b80      	cmp	r3, #128	@ 0x80
 800706e:	d919      	bls.n	80070a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2ba0      	cmp	r3, #160	@ 0xa0
 8007074:	d902      	bls.n	800707c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007076:	2302      	movs	r3, #2
 8007078:	613b      	str	r3, [r7, #16]
 800707a:	e013      	b.n	80070a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800707c:	2301      	movs	r3, #1
 800707e:	613b      	str	r3, [r7, #16]
 8007080:	e010      	b.n	80070a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2b80      	cmp	r3, #128	@ 0x80
 8007086:	d902      	bls.n	800708e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007088:	2303      	movs	r3, #3
 800708a:	613b      	str	r3, [r7, #16]
 800708c:	e00a      	b.n	80070a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2b80      	cmp	r3, #128	@ 0x80
 8007092:	d102      	bne.n	800709a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007094:	2302      	movs	r3, #2
 8007096:	613b      	str	r3, [r7, #16]
 8007098:	e004      	b.n	80070a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2b70      	cmp	r3, #112	@ 0x70
 800709e:	d101      	bne.n	80070a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80070a0:	2301      	movs	r3, #1
 80070a2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80070a4:	4b0b      	ldr	r3, [pc, #44]	@ (80070d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f023 0207 	bic.w	r2, r3, #7
 80070ac:	4909      	ldr	r1, [pc, #36]	@ (80070d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80070ae:	693b      	ldr	r3, [r7, #16]
 80070b0:	4313      	orrs	r3, r2
 80070b2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80070b4:	4b07      	ldr	r3, [pc, #28]	@ (80070d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f003 0307 	and.w	r3, r3, #7
 80070bc:	693a      	ldr	r2, [r7, #16]
 80070be:	429a      	cmp	r2, r3
 80070c0:	d001      	beq.n	80070c6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	e000      	b.n	80070c8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80070c6:	2300      	movs	r3, #0
}
 80070c8:	4618      	mov	r0, r3
 80070ca:	3718      	adds	r7, #24
 80070cc:	46bd      	mov	sp, r7
 80070ce:	bd80      	pop	{r7, pc}
 80070d0:	40021000 	.word	0x40021000
 80070d4:	40022000 	.word	0x40022000

080070d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b086      	sub	sp, #24
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80070e0:	2300      	movs	r3, #0
 80070e2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80070e4:	2300      	movs	r3, #0
 80070e6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d041      	beq.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80070f8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80070fc:	d02a      	beq.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80070fe:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007102:	d824      	bhi.n	800714e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007104:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007108:	d008      	beq.n	800711c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800710a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800710e:	d81e      	bhi.n	800714e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007110:	2b00      	cmp	r3, #0
 8007112:	d00a      	beq.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8007114:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007118:	d010      	beq.n	800713c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800711a:	e018      	b.n	800714e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800711c:	4b86      	ldr	r3, [pc, #536]	@ (8007338 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800711e:	68db      	ldr	r3, [r3, #12]
 8007120:	4a85      	ldr	r2, [pc, #532]	@ (8007338 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007122:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007126:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007128:	e015      	b.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	3304      	adds	r3, #4
 800712e:	2100      	movs	r1, #0
 8007130:	4618      	mov	r0, r3
 8007132:	f000 facb 	bl	80076cc <RCCEx_PLLSAI1_Config>
 8007136:	4603      	mov	r3, r0
 8007138:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800713a:	e00c      	b.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	3320      	adds	r3, #32
 8007140:	2100      	movs	r1, #0
 8007142:	4618      	mov	r0, r3
 8007144:	f000 fbb6 	bl	80078b4 <RCCEx_PLLSAI2_Config>
 8007148:	4603      	mov	r3, r0
 800714a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800714c:	e003      	b.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800714e:	2301      	movs	r3, #1
 8007150:	74fb      	strb	r3, [r7, #19]
      break;
 8007152:	e000      	b.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8007154:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007156:	7cfb      	ldrb	r3, [r7, #19]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d10b      	bne.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800715c:	4b76      	ldr	r3, [pc, #472]	@ (8007338 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800715e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007162:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800716a:	4973      	ldr	r1, [pc, #460]	@ (8007338 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800716c:	4313      	orrs	r3, r2
 800716e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8007172:	e001      	b.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007174:	7cfb      	ldrb	r3, [r7, #19]
 8007176:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007180:	2b00      	cmp	r3, #0
 8007182:	d041      	beq.n	8007208 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007188:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800718c:	d02a      	beq.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800718e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007192:	d824      	bhi.n	80071de <HAL_RCCEx_PeriphCLKConfig+0x106>
 8007194:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007198:	d008      	beq.n	80071ac <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800719a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800719e:	d81e      	bhi.n	80071de <HAL_RCCEx_PeriphCLKConfig+0x106>
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d00a      	beq.n	80071ba <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80071a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80071a8:	d010      	beq.n	80071cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80071aa:	e018      	b.n	80071de <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80071ac:	4b62      	ldr	r3, [pc, #392]	@ (8007338 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80071ae:	68db      	ldr	r3, [r3, #12]
 80071b0:	4a61      	ldr	r2, [pc, #388]	@ (8007338 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80071b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80071b6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80071b8:	e015      	b.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	3304      	adds	r3, #4
 80071be:	2100      	movs	r1, #0
 80071c0:	4618      	mov	r0, r3
 80071c2:	f000 fa83 	bl	80076cc <RCCEx_PLLSAI1_Config>
 80071c6:	4603      	mov	r3, r0
 80071c8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80071ca:	e00c      	b.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	3320      	adds	r3, #32
 80071d0:	2100      	movs	r1, #0
 80071d2:	4618      	mov	r0, r3
 80071d4:	f000 fb6e 	bl	80078b4 <RCCEx_PLLSAI2_Config>
 80071d8:	4603      	mov	r3, r0
 80071da:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80071dc:	e003      	b.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80071de:	2301      	movs	r3, #1
 80071e0:	74fb      	strb	r3, [r7, #19]
      break;
 80071e2:	e000      	b.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80071e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80071e6:	7cfb      	ldrb	r3, [r7, #19]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d10b      	bne.n	8007204 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80071ec:	4b52      	ldr	r3, [pc, #328]	@ (8007338 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80071ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071f2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80071fa:	494f      	ldr	r1, [pc, #316]	@ (8007338 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80071fc:	4313      	orrs	r3, r2
 80071fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8007202:	e001      	b.n	8007208 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007204:	7cfb      	ldrb	r3, [r7, #19]
 8007206:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007210:	2b00      	cmp	r3, #0
 8007212:	f000 80a0 	beq.w	8007356 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007216:	2300      	movs	r3, #0
 8007218:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800721a:	4b47      	ldr	r3, [pc, #284]	@ (8007338 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800721c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800721e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007222:	2b00      	cmp	r3, #0
 8007224:	d101      	bne.n	800722a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8007226:	2301      	movs	r3, #1
 8007228:	e000      	b.n	800722c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800722a:	2300      	movs	r3, #0
 800722c:	2b00      	cmp	r3, #0
 800722e:	d00d      	beq.n	800724c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007230:	4b41      	ldr	r3, [pc, #260]	@ (8007338 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007232:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007234:	4a40      	ldr	r2, [pc, #256]	@ (8007338 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007236:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800723a:	6593      	str	r3, [r2, #88]	@ 0x58
 800723c:	4b3e      	ldr	r3, [pc, #248]	@ (8007338 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800723e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007240:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007244:	60bb      	str	r3, [r7, #8]
 8007246:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007248:	2301      	movs	r3, #1
 800724a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800724c:	4b3b      	ldr	r3, [pc, #236]	@ (800733c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	4a3a      	ldr	r2, [pc, #232]	@ (800733c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007252:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007256:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007258:	f7fd f806 	bl	8004268 <HAL_GetTick>
 800725c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800725e:	e009      	b.n	8007274 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007260:	f7fd f802 	bl	8004268 <HAL_GetTick>
 8007264:	4602      	mov	r2, r0
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	1ad3      	subs	r3, r2, r3
 800726a:	2b02      	cmp	r3, #2
 800726c:	d902      	bls.n	8007274 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800726e:	2303      	movs	r3, #3
 8007270:	74fb      	strb	r3, [r7, #19]
        break;
 8007272:	e005      	b.n	8007280 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007274:	4b31      	ldr	r3, [pc, #196]	@ (800733c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800727c:	2b00      	cmp	r3, #0
 800727e:	d0ef      	beq.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8007280:	7cfb      	ldrb	r3, [r7, #19]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d15c      	bne.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007286:	4b2c      	ldr	r3, [pc, #176]	@ (8007338 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007288:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800728c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007290:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007292:	697b      	ldr	r3, [r7, #20]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d01f      	beq.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800729e:	697a      	ldr	r2, [r7, #20]
 80072a0:	429a      	cmp	r2, r3
 80072a2:	d019      	beq.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80072a4:	4b24      	ldr	r3, [pc, #144]	@ (8007338 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80072a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80072ae:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80072b0:	4b21      	ldr	r3, [pc, #132]	@ (8007338 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80072b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072b6:	4a20      	ldr	r2, [pc, #128]	@ (8007338 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80072b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80072c0:	4b1d      	ldr	r3, [pc, #116]	@ (8007338 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80072c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072c6:	4a1c      	ldr	r2, [pc, #112]	@ (8007338 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80072c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80072cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80072d0:	4a19      	ldr	r2, [pc, #100]	@ (8007338 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80072d2:	697b      	ldr	r3, [r7, #20]
 80072d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80072d8:	697b      	ldr	r3, [r7, #20]
 80072da:	f003 0301 	and.w	r3, r3, #1
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d016      	beq.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072e2:	f7fc ffc1 	bl	8004268 <HAL_GetTick>
 80072e6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80072e8:	e00b      	b.n	8007302 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80072ea:	f7fc ffbd 	bl	8004268 <HAL_GetTick>
 80072ee:	4602      	mov	r2, r0
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	1ad3      	subs	r3, r2, r3
 80072f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d902      	bls.n	8007302 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80072fc:	2303      	movs	r3, #3
 80072fe:	74fb      	strb	r3, [r7, #19]
            break;
 8007300:	e006      	b.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007302:	4b0d      	ldr	r3, [pc, #52]	@ (8007338 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007304:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007308:	f003 0302 	and.w	r3, r3, #2
 800730c:	2b00      	cmp	r3, #0
 800730e:	d0ec      	beq.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8007310:	7cfb      	ldrb	r3, [r7, #19]
 8007312:	2b00      	cmp	r3, #0
 8007314:	d10c      	bne.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007316:	4b08      	ldr	r3, [pc, #32]	@ (8007338 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007318:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800731c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007326:	4904      	ldr	r1, [pc, #16]	@ (8007338 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007328:	4313      	orrs	r3, r2
 800732a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800732e:	e009      	b.n	8007344 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007330:	7cfb      	ldrb	r3, [r7, #19]
 8007332:	74bb      	strb	r3, [r7, #18]
 8007334:	e006      	b.n	8007344 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8007336:	bf00      	nop
 8007338:	40021000 	.word	0x40021000
 800733c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007340:	7cfb      	ldrb	r3, [r7, #19]
 8007342:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007344:	7c7b      	ldrb	r3, [r7, #17]
 8007346:	2b01      	cmp	r3, #1
 8007348:	d105      	bne.n	8007356 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800734a:	4b9e      	ldr	r3, [pc, #632]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800734c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800734e:	4a9d      	ldr	r2, [pc, #628]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007350:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007354:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f003 0301 	and.w	r3, r3, #1
 800735e:	2b00      	cmp	r3, #0
 8007360:	d00a      	beq.n	8007378 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007362:	4b98      	ldr	r3, [pc, #608]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007364:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007368:	f023 0203 	bic.w	r2, r3, #3
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007370:	4994      	ldr	r1, [pc, #592]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007372:	4313      	orrs	r3, r2
 8007374:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f003 0302 	and.w	r3, r3, #2
 8007380:	2b00      	cmp	r3, #0
 8007382:	d00a      	beq.n	800739a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007384:	4b8f      	ldr	r3, [pc, #572]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007386:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800738a:	f023 020c 	bic.w	r2, r3, #12
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007392:	498c      	ldr	r1, [pc, #560]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007394:	4313      	orrs	r3, r2
 8007396:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f003 0304 	and.w	r3, r3, #4
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d00a      	beq.n	80073bc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80073a6:	4b87      	ldr	r3, [pc, #540]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80073a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073ac:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073b4:	4983      	ldr	r1, [pc, #524]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80073b6:	4313      	orrs	r3, r2
 80073b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f003 0308 	and.w	r3, r3, #8
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d00a      	beq.n	80073de <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80073c8:	4b7e      	ldr	r3, [pc, #504]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80073ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073ce:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073d6:	497b      	ldr	r1, [pc, #492]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80073d8:	4313      	orrs	r3, r2
 80073da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f003 0310 	and.w	r3, r3, #16
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d00a      	beq.n	8007400 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80073ea:	4b76      	ldr	r3, [pc, #472]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80073ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80073f8:	4972      	ldr	r1, [pc, #456]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80073fa:	4313      	orrs	r3, r2
 80073fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f003 0320 	and.w	r3, r3, #32
 8007408:	2b00      	cmp	r3, #0
 800740a:	d00a      	beq.n	8007422 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800740c:	4b6d      	ldr	r3, [pc, #436]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800740e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007412:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800741a:	496a      	ldr	r1, [pc, #424]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800741c:	4313      	orrs	r3, r2
 800741e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800742a:	2b00      	cmp	r3, #0
 800742c:	d00a      	beq.n	8007444 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800742e:	4b65      	ldr	r3, [pc, #404]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007430:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007434:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800743c:	4961      	ldr	r1, [pc, #388]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800743e:	4313      	orrs	r3, r2
 8007440:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800744c:	2b00      	cmp	r3, #0
 800744e:	d00a      	beq.n	8007466 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007450:	4b5c      	ldr	r3, [pc, #368]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007452:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007456:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800745e:	4959      	ldr	r1, [pc, #356]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007460:	4313      	orrs	r3, r2
 8007462:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800746e:	2b00      	cmp	r3, #0
 8007470:	d00a      	beq.n	8007488 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007472:	4b54      	ldr	r3, [pc, #336]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007474:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007478:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007480:	4950      	ldr	r1, [pc, #320]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007482:	4313      	orrs	r3, r2
 8007484:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007490:	2b00      	cmp	r3, #0
 8007492:	d00a      	beq.n	80074aa <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007494:	4b4b      	ldr	r3, [pc, #300]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007496:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800749a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074a2:	4948      	ldr	r1, [pc, #288]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074a4:	4313      	orrs	r3, r2
 80074a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d00a      	beq.n	80074cc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80074b6:	4b43      	ldr	r3, [pc, #268]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074bc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074c4:	493f      	ldr	r1, [pc, #252]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074c6:	4313      	orrs	r3, r2
 80074c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d028      	beq.n	800752a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80074d8:	4b3a      	ldr	r3, [pc, #232]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074de:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074e6:	4937      	ldr	r1, [pc, #220]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074e8:	4313      	orrs	r3, r2
 80074ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80074f6:	d106      	bne.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80074f8:	4b32      	ldr	r3, [pc, #200]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074fa:	68db      	ldr	r3, [r3, #12]
 80074fc:	4a31      	ldr	r2, [pc, #196]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007502:	60d3      	str	r3, [r2, #12]
 8007504:	e011      	b.n	800752a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800750a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800750e:	d10c      	bne.n	800752a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	3304      	adds	r3, #4
 8007514:	2101      	movs	r1, #1
 8007516:	4618      	mov	r0, r3
 8007518:	f000 f8d8 	bl	80076cc <RCCEx_PLLSAI1_Config>
 800751c:	4603      	mov	r3, r0
 800751e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007520:	7cfb      	ldrb	r3, [r7, #19]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d001      	beq.n	800752a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8007526:	7cfb      	ldrb	r3, [r7, #19]
 8007528:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007532:	2b00      	cmp	r3, #0
 8007534:	d028      	beq.n	8007588 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007536:	4b23      	ldr	r3, [pc, #140]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007538:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800753c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007544:	491f      	ldr	r1, [pc, #124]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007546:	4313      	orrs	r3, r2
 8007548:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007550:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007554:	d106      	bne.n	8007564 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007556:	4b1b      	ldr	r3, [pc, #108]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007558:	68db      	ldr	r3, [r3, #12]
 800755a:	4a1a      	ldr	r2, [pc, #104]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800755c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007560:	60d3      	str	r3, [r2, #12]
 8007562:	e011      	b.n	8007588 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007568:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800756c:	d10c      	bne.n	8007588 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	3304      	adds	r3, #4
 8007572:	2101      	movs	r1, #1
 8007574:	4618      	mov	r0, r3
 8007576:	f000 f8a9 	bl	80076cc <RCCEx_PLLSAI1_Config>
 800757a:	4603      	mov	r3, r0
 800757c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800757e:	7cfb      	ldrb	r3, [r7, #19]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d001      	beq.n	8007588 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8007584:	7cfb      	ldrb	r3, [r7, #19]
 8007586:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007590:	2b00      	cmp	r3, #0
 8007592:	d02b      	beq.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007594:	4b0b      	ldr	r3, [pc, #44]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007596:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800759a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075a2:	4908      	ldr	r1, [pc, #32]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80075a4:	4313      	orrs	r3, r2
 80075a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80075b2:	d109      	bne.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075b4:	4b03      	ldr	r3, [pc, #12]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80075b6:	68db      	ldr	r3, [r3, #12]
 80075b8:	4a02      	ldr	r2, [pc, #8]	@ (80075c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80075ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80075be:	60d3      	str	r3, [r2, #12]
 80075c0:	e014      	b.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x514>
 80075c2:	bf00      	nop
 80075c4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075cc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80075d0:	d10c      	bne.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	3304      	adds	r3, #4
 80075d6:	2101      	movs	r1, #1
 80075d8:	4618      	mov	r0, r3
 80075da:	f000 f877 	bl	80076cc <RCCEx_PLLSAI1_Config>
 80075de:	4603      	mov	r3, r0
 80075e0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80075e2:	7cfb      	ldrb	r3, [r7, #19]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d001      	beq.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80075e8:	7cfb      	ldrb	r3, [r7, #19]
 80075ea:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d02f      	beq.n	8007658 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80075f8:	4b2b      	ldr	r3, [pc, #172]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80075fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075fe:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007606:	4928      	ldr	r1, [pc, #160]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007608:	4313      	orrs	r3, r2
 800760a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007612:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007616:	d10d      	bne.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	3304      	adds	r3, #4
 800761c:	2102      	movs	r1, #2
 800761e:	4618      	mov	r0, r3
 8007620:	f000 f854 	bl	80076cc <RCCEx_PLLSAI1_Config>
 8007624:	4603      	mov	r3, r0
 8007626:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007628:	7cfb      	ldrb	r3, [r7, #19]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d014      	beq.n	8007658 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800762e:	7cfb      	ldrb	r3, [r7, #19]
 8007630:	74bb      	strb	r3, [r7, #18]
 8007632:	e011      	b.n	8007658 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007638:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800763c:	d10c      	bne.n	8007658 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	3320      	adds	r3, #32
 8007642:	2102      	movs	r1, #2
 8007644:	4618      	mov	r0, r3
 8007646:	f000 f935 	bl	80078b4 <RCCEx_PLLSAI2_Config>
 800764a:	4603      	mov	r3, r0
 800764c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800764e:	7cfb      	ldrb	r3, [r7, #19]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d001      	beq.n	8007658 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8007654:	7cfb      	ldrb	r3, [r7, #19]
 8007656:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007660:	2b00      	cmp	r3, #0
 8007662:	d00a      	beq.n	800767a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007664:	4b10      	ldr	r3, [pc, #64]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007666:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800766a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007672:	490d      	ldr	r1, [pc, #52]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007674:	4313      	orrs	r3, r2
 8007676:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007682:	2b00      	cmp	r3, #0
 8007684:	d00b      	beq.n	800769e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007686:	4b08      	ldr	r3, [pc, #32]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007688:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800768c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007696:	4904      	ldr	r1, [pc, #16]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007698:	4313      	orrs	r3, r2
 800769a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800769e:	7cbb      	ldrb	r3, [r7, #18]
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	3718      	adds	r7, #24
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bd80      	pop	{r7, pc}
 80076a8:	40021000 	.word	0x40021000

080076ac <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80076ac:	b480      	push	{r7}
 80076ae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80076b0:	4b05      	ldr	r3, [pc, #20]	@ (80076c8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	4a04      	ldr	r2, [pc, #16]	@ (80076c8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80076b6:	f043 0304 	orr.w	r3, r3, #4
 80076ba:	6013      	str	r3, [r2, #0]
}
 80076bc:	bf00      	nop
 80076be:	46bd      	mov	sp, r7
 80076c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c4:	4770      	bx	lr
 80076c6:	bf00      	nop
 80076c8:	40021000 	.word	0x40021000

080076cc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b084      	sub	sp, #16
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
 80076d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80076d6:	2300      	movs	r3, #0
 80076d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80076da:	4b75      	ldr	r3, [pc, #468]	@ (80078b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80076dc:	68db      	ldr	r3, [r3, #12]
 80076de:	f003 0303 	and.w	r3, r3, #3
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d018      	beq.n	8007718 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80076e6:	4b72      	ldr	r3, [pc, #456]	@ (80078b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80076e8:	68db      	ldr	r3, [r3, #12]
 80076ea:	f003 0203 	and.w	r2, r3, #3
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	429a      	cmp	r2, r3
 80076f4:	d10d      	bne.n	8007712 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
       ||
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d009      	beq.n	8007712 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80076fe:	4b6c      	ldr	r3, [pc, #432]	@ (80078b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007700:	68db      	ldr	r3, [r3, #12]
 8007702:	091b      	lsrs	r3, r3, #4
 8007704:	f003 0307 	and.w	r3, r3, #7
 8007708:	1c5a      	adds	r2, r3, #1
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	685b      	ldr	r3, [r3, #4]
       ||
 800770e:	429a      	cmp	r2, r3
 8007710:	d047      	beq.n	80077a2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007712:	2301      	movs	r3, #1
 8007714:	73fb      	strb	r3, [r7, #15]
 8007716:	e044      	b.n	80077a2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	2b03      	cmp	r3, #3
 800771e:	d018      	beq.n	8007752 <RCCEx_PLLSAI1_Config+0x86>
 8007720:	2b03      	cmp	r3, #3
 8007722:	d825      	bhi.n	8007770 <RCCEx_PLLSAI1_Config+0xa4>
 8007724:	2b01      	cmp	r3, #1
 8007726:	d002      	beq.n	800772e <RCCEx_PLLSAI1_Config+0x62>
 8007728:	2b02      	cmp	r3, #2
 800772a:	d009      	beq.n	8007740 <RCCEx_PLLSAI1_Config+0x74>
 800772c:	e020      	b.n	8007770 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800772e:	4b60      	ldr	r3, [pc, #384]	@ (80078b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f003 0302 	and.w	r3, r3, #2
 8007736:	2b00      	cmp	r3, #0
 8007738:	d11d      	bne.n	8007776 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800773a:	2301      	movs	r3, #1
 800773c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800773e:	e01a      	b.n	8007776 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007740:	4b5b      	ldr	r3, [pc, #364]	@ (80078b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007748:	2b00      	cmp	r3, #0
 800774a:	d116      	bne.n	800777a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800774c:	2301      	movs	r3, #1
 800774e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007750:	e013      	b.n	800777a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007752:	4b57      	ldr	r3, [pc, #348]	@ (80078b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800775a:	2b00      	cmp	r3, #0
 800775c:	d10f      	bne.n	800777e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800775e:	4b54      	ldr	r3, [pc, #336]	@ (80078b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007766:	2b00      	cmp	r3, #0
 8007768:	d109      	bne.n	800777e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800776a:	2301      	movs	r3, #1
 800776c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800776e:	e006      	b.n	800777e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007770:	2301      	movs	r3, #1
 8007772:	73fb      	strb	r3, [r7, #15]
      break;
 8007774:	e004      	b.n	8007780 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007776:	bf00      	nop
 8007778:	e002      	b.n	8007780 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800777a:	bf00      	nop
 800777c:	e000      	b.n	8007780 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800777e:	bf00      	nop
    }

    if(status == HAL_OK)
 8007780:	7bfb      	ldrb	r3, [r7, #15]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d10d      	bne.n	80077a2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007786:	4b4a      	ldr	r3, [pc, #296]	@ (80078b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007788:	68db      	ldr	r3, [r3, #12]
 800778a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6819      	ldr	r1, [r3, #0]
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	685b      	ldr	r3, [r3, #4]
 8007796:	3b01      	subs	r3, #1
 8007798:	011b      	lsls	r3, r3, #4
 800779a:	430b      	orrs	r3, r1
 800779c:	4944      	ldr	r1, [pc, #272]	@ (80078b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800779e:	4313      	orrs	r3, r2
 80077a0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80077a2:	7bfb      	ldrb	r3, [r7, #15]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d17d      	bne.n	80078a4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80077a8:	4b41      	ldr	r3, [pc, #260]	@ (80078b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	4a40      	ldr	r2, [pc, #256]	@ (80078b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80077ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80077b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80077b4:	f7fc fd58 	bl	8004268 <HAL_GetTick>
 80077b8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80077ba:	e009      	b.n	80077d0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80077bc:	f7fc fd54 	bl	8004268 <HAL_GetTick>
 80077c0:	4602      	mov	r2, r0
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	1ad3      	subs	r3, r2, r3
 80077c6:	2b02      	cmp	r3, #2
 80077c8:	d902      	bls.n	80077d0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80077ca:	2303      	movs	r3, #3
 80077cc:	73fb      	strb	r3, [r7, #15]
        break;
 80077ce:	e005      	b.n	80077dc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80077d0:	4b37      	ldr	r3, [pc, #220]	@ (80078b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d1ef      	bne.n	80077bc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80077dc:	7bfb      	ldrb	r3, [r7, #15]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d160      	bne.n	80078a4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d111      	bne.n	800780c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80077e8:	4b31      	ldr	r3, [pc, #196]	@ (80078b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80077ea:	691b      	ldr	r3, [r3, #16]
 80077ec:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80077f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80077f4:	687a      	ldr	r2, [r7, #4]
 80077f6:	6892      	ldr	r2, [r2, #8]
 80077f8:	0211      	lsls	r1, r2, #8
 80077fa:	687a      	ldr	r2, [r7, #4]
 80077fc:	68d2      	ldr	r2, [r2, #12]
 80077fe:	0912      	lsrs	r2, r2, #4
 8007800:	0452      	lsls	r2, r2, #17
 8007802:	430a      	orrs	r2, r1
 8007804:	492a      	ldr	r1, [pc, #168]	@ (80078b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007806:	4313      	orrs	r3, r2
 8007808:	610b      	str	r3, [r1, #16]
 800780a:	e027      	b.n	800785c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	2b01      	cmp	r3, #1
 8007810:	d112      	bne.n	8007838 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007812:	4b27      	ldr	r3, [pc, #156]	@ (80078b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007814:	691b      	ldr	r3, [r3, #16]
 8007816:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800781a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800781e:	687a      	ldr	r2, [r7, #4]
 8007820:	6892      	ldr	r2, [r2, #8]
 8007822:	0211      	lsls	r1, r2, #8
 8007824:	687a      	ldr	r2, [r7, #4]
 8007826:	6912      	ldr	r2, [r2, #16]
 8007828:	0852      	lsrs	r2, r2, #1
 800782a:	3a01      	subs	r2, #1
 800782c:	0552      	lsls	r2, r2, #21
 800782e:	430a      	orrs	r2, r1
 8007830:	491f      	ldr	r1, [pc, #124]	@ (80078b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007832:	4313      	orrs	r3, r2
 8007834:	610b      	str	r3, [r1, #16]
 8007836:	e011      	b.n	800785c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007838:	4b1d      	ldr	r3, [pc, #116]	@ (80078b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800783a:	691b      	ldr	r3, [r3, #16]
 800783c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8007840:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007844:	687a      	ldr	r2, [r7, #4]
 8007846:	6892      	ldr	r2, [r2, #8]
 8007848:	0211      	lsls	r1, r2, #8
 800784a:	687a      	ldr	r2, [r7, #4]
 800784c:	6952      	ldr	r2, [r2, #20]
 800784e:	0852      	lsrs	r2, r2, #1
 8007850:	3a01      	subs	r2, #1
 8007852:	0652      	lsls	r2, r2, #25
 8007854:	430a      	orrs	r2, r1
 8007856:	4916      	ldr	r1, [pc, #88]	@ (80078b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007858:	4313      	orrs	r3, r2
 800785a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800785c:	4b14      	ldr	r3, [pc, #80]	@ (80078b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	4a13      	ldr	r2, [pc, #76]	@ (80078b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007862:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007866:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007868:	f7fc fcfe 	bl	8004268 <HAL_GetTick>
 800786c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800786e:	e009      	b.n	8007884 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007870:	f7fc fcfa 	bl	8004268 <HAL_GetTick>
 8007874:	4602      	mov	r2, r0
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	1ad3      	subs	r3, r2, r3
 800787a:	2b02      	cmp	r3, #2
 800787c:	d902      	bls.n	8007884 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800787e:	2303      	movs	r3, #3
 8007880:	73fb      	strb	r3, [r7, #15]
          break;
 8007882:	e005      	b.n	8007890 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007884:	4b0a      	ldr	r3, [pc, #40]	@ (80078b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800788c:	2b00      	cmp	r3, #0
 800788e:	d0ef      	beq.n	8007870 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8007890:	7bfb      	ldrb	r3, [r7, #15]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d106      	bne.n	80078a4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007896:	4b06      	ldr	r3, [pc, #24]	@ (80078b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007898:	691a      	ldr	r2, [r3, #16]
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	699b      	ldr	r3, [r3, #24]
 800789e:	4904      	ldr	r1, [pc, #16]	@ (80078b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80078a0:	4313      	orrs	r3, r2
 80078a2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80078a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80078a6:	4618      	mov	r0, r3
 80078a8:	3710      	adds	r7, #16
 80078aa:	46bd      	mov	sp, r7
 80078ac:	bd80      	pop	{r7, pc}
 80078ae:	bf00      	nop
 80078b0:	40021000 	.word	0x40021000

080078b4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b084      	sub	sp, #16
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
 80078bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80078be:	2300      	movs	r3, #0
 80078c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80078c2:	4b6a      	ldr	r3, [pc, #424]	@ (8007a6c <RCCEx_PLLSAI2_Config+0x1b8>)
 80078c4:	68db      	ldr	r3, [r3, #12]
 80078c6:	f003 0303 	and.w	r3, r3, #3
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d018      	beq.n	8007900 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80078ce:	4b67      	ldr	r3, [pc, #412]	@ (8007a6c <RCCEx_PLLSAI2_Config+0x1b8>)
 80078d0:	68db      	ldr	r3, [r3, #12]
 80078d2:	f003 0203 	and.w	r2, r3, #3
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	429a      	cmp	r2, r3
 80078dc:	d10d      	bne.n	80078fa <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
       ||
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d009      	beq.n	80078fa <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80078e6:	4b61      	ldr	r3, [pc, #388]	@ (8007a6c <RCCEx_PLLSAI2_Config+0x1b8>)
 80078e8:	68db      	ldr	r3, [r3, #12]
 80078ea:	091b      	lsrs	r3, r3, #4
 80078ec:	f003 0307 	and.w	r3, r3, #7
 80078f0:	1c5a      	adds	r2, r3, #1
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	685b      	ldr	r3, [r3, #4]
       ||
 80078f6:	429a      	cmp	r2, r3
 80078f8:	d047      	beq.n	800798a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80078fa:	2301      	movs	r3, #1
 80078fc:	73fb      	strb	r3, [r7, #15]
 80078fe:	e044      	b.n	800798a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	2b03      	cmp	r3, #3
 8007906:	d018      	beq.n	800793a <RCCEx_PLLSAI2_Config+0x86>
 8007908:	2b03      	cmp	r3, #3
 800790a:	d825      	bhi.n	8007958 <RCCEx_PLLSAI2_Config+0xa4>
 800790c:	2b01      	cmp	r3, #1
 800790e:	d002      	beq.n	8007916 <RCCEx_PLLSAI2_Config+0x62>
 8007910:	2b02      	cmp	r3, #2
 8007912:	d009      	beq.n	8007928 <RCCEx_PLLSAI2_Config+0x74>
 8007914:	e020      	b.n	8007958 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007916:	4b55      	ldr	r3, [pc, #340]	@ (8007a6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f003 0302 	and.w	r3, r3, #2
 800791e:	2b00      	cmp	r3, #0
 8007920:	d11d      	bne.n	800795e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8007922:	2301      	movs	r3, #1
 8007924:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007926:	e01a      	b.n	800795e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007928:	4b50      	ldr	r3, [pc, #320]	@ (8007a6c <RCCEx_PLLSAI2_Config+0x1b8>)
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007930:	2b00      	cmp	r3, #0
 8007932:	d116      	bne.n	8007962 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8007934:	2301      	movs	r3, #1
 8007936:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007938:	e013      	b.n	8007962 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800793a:	4b4c      	ldr	r3, [pc, #304]	@ (8007a6c <RCCEx_PLLSAI2_Config+0x1b8>)
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007942:	2b00      	cmp	r3, #0
 8007944:	d10f      	bne.n	8007966 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007946:	4b49      	ldr	r3, [pc, #292]	@ (8007a6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800794e:	2b00      	cmp	r3, #0
 8007950:	d109      	bne.n	8007966 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8007952:	2301      	movs	r3, #1
 8007954:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007956:	e006      	b.n	8007966 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007958:	2301      	movs	r3, #1
 800795a:	73fb      	strb	r3, [r7, #15]
      break;
 800795c:	e004      	b.n	8007968 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800795e:	bf00      	nop
 8007960:	e002      	b.n	8007968 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007962:	bf00      	nop
 8007964:	e000      	b.n	8007968 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007966:	bf00      	nop
    }

    if(status == HAL_OK)
 8007968:	7bfb      	ldrb	r3, [r7, #15]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d10d      	bne.n	800798a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800796e:	4b3f      	ldr	r3, [pc, #252]	@ (8007a6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007970:	68db      	ldr	r3, [r3, #12]
 8007972:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6819      	ldr	r1, [r3, #0]
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	685b      	ldr	r3, [r3, #4]
 800797e:	3b01      	subs	r3, #1
 8007980:	011b      	lsls	r3, r3, #4
 8007982:	430b      	orrs	r3, r1
 8007984:	4939      	ldr	r1, [pc, #228]	@ (8007a6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007986:	4313      	orrs	r3, r2
 8007988:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800798a:	7bfb      	ldrb	r3, [r7, #15]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d167      	bne.n	8007a60 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007990:	4b36      	ldr	r3, [pc, #216]	@ (8007a6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	4a35      	ldr	r2, [pc, #212]	@ (8007a6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007996:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800799a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800799c:	f7fc fc64 	bl	8004268 <HAL_GetTick>
 80079a0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80079a2:	e009      	b.n	80079b8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80079a4:	f7fc fc60 	bl	8004268 <HAL_GetTick>
 80079a8:	4602      	mov	r2, r0
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	1ad3      	subs	r3, r2, r3
 80079ae:	2b02      	cmp	r3, #2
 80079b0:	d902      	bls.n	80079b8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80079b2:	2303      	movs	r3, #3
 80079b4:	73fb      	strb	r3, [r7, #15]
        break;
 80079b6:	e005      	b.n	80079c4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80079b8:	4b2c      	ldr	r3, [pc, #176]	@ (8007a6c <RCCEx_PLLSAI2_Config+0x1b8>)
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d1ef      	bne.n	80079a4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80079c4:	7bfb      	ldrb	r3, [r7, #15]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d14a      	bne.n	8007a60 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d111      	bne.n	80079f4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80079d0:	4b26      	ldr	r3, [pc, #152]	@ (8007a6c <RCCEx_PLLSAI2_Config+0x1b8>)
 80079d2:	695b      	ldr	r3, [r3, #20]
 80079d4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80079d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80079dc:	687a      	ldr	r2, [r7, #4]
 80079de:	6892      	ldr	r2, [r2, #8]
 80079e0:	0211      	lsls	r1, r2, #8
 80079e2:	687a      	ldr	r2, [r7, #4]
 80079e4:	68d2      	ldr	r2, [r2, #12]
 80079e6:	0912      	lsrs	r2, r2, #4
 80079e8:	0452      	lsls	r2, r2, #17
 80079ea:	430a      	orrs	r2, r1
 80079ec:	491f      	ldr	r1, [pc, #124]	@ (8007a6c <RCCEx_PLLSAI2_Config+0x1b8>)
 80079ee:	4313      	orrs	r3, r2
 80079f0:	614b      	str	r3, [r1, #20]
 80079f2:	e011      	b.n	8007a18 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80079f4:	4b1d      	ldr	r3, [pc, #116]	@ (8007a6c <RCCEx_PLLSAI2_Config+0x1b8>)
 80079f6:	695b      	ldr	r3, [r3, #20]
 80079f8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80079fc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007a00:	687a      	ldr	r2, [r7, #4]
 8007a02:	6892      	ldr	r2, [r2, #8]
 8007a04:	0211      	lsls	r1, r2, #8
 8007a06:	687a      	ldr	r2, [r7, #4]
 8007a08:	6912      	ldr	r2, [r2, #16]
 8007a0a:	0852      	lsrs	r2, r2, #1
 8007a0c:	3a01      	subs	r2, #1
 8007a0e:	0652      	lsls	r2, r2, #25
 8007a10:	430a      	orrs	r2, r1
 8007a12:	4916      	ldr	r1, [pc, #88]	@ (8007a6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a14:	4313      	orrs	r3, r2
 8007a16:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007a18:	4b14      	ldr	r3, [pc, #80]	@ (8007a6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	4a13      	ldr	r2, [pc, #76]	@ (8007a6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a22:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a24:	f7fc fc20 	bl	8004268 <HAL_GetTick>
 8007a28:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007a2a:	e009      	b.n	8007a40 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007a2c:	f7fc fc1c 	bl	8004268 <HAL_GetTick>
 8007a30:	4602      	mov	r2, r0
 8007a32:	68bb      	ldr	r3, [r7, #8]
 8007a34:	1ad3      	subs	r3, r2, r3
 8007a36:	2b02      	cmp	r3, #2
 8007a38:	d902      	bls.n	8007a40 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8007a3a:	2303      	movs	r3, #3
 8007a3c:	73fb      	strb	r3, [r7, #15]
          break;
 8007a3e:	e005      	b.n	8007a4c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007a40:	4b0a      	ldr	r3, [pc, #40]	@ (8007a6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d0ef      	beq.n	8007a2c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8007a4c:	7bfb      	ldrb	r3, [r7, #15]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d106      	bne.n	8007a60 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007a52:	4b06      	ldr	r3, [pc, #24]	@ (8007a6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a54:	695a      	ldr	r2, [r3, #20]
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	695b      	ldr	r3, [r3, #20]
 8007a5a:	4904      	ldr	r1, [pc, #16]	@ (8007a6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007a60:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a62:	4618      	mov	r0, r3
 8007a64:	3710      	adds	r7, #16
 8007a66:	46bd      	mov	sp, r7
 8007a68:	bd80      	pop	{r7, pc}
 8007a6a:	bf00      	nop
 8007a6c:	40021000 	.word	0x40021000

08007a70 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b084      	sub	sp, #16
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007a78:	2301      	movs	r3, #1
 8007a7a:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d079      	beq.n	8007b76 <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8007a88:	b2db      	uxtb	r3, r3
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d106      	bne.n	8007a9c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2200      	movs	r2, #0
 8007a92:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8007a96:	6878      	ldr	r0, [r7, #4]
 8007a98:	f7fb fcca 	bl	8003430 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2202      	movs	r2, #2
 8007aa0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	68db      	ldr	r3, [r3, #12]
 8007aaa:	f003 0310 	and.w	r3, r3, #16
 8007aae:	2b10      	cmp	r3, #16
 8007ab0:	d058      	beq.n	8007b64 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	22ca      	movs	r2, #202	@ 0xca
 8007ab8:	625a      	str	r2, [r3, #36]	@ 0x24
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	2253      	movs	r2, #83	@ 0x53
 8007ac0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8007ac2:	6878      	ldr	r0, [r7, #4]
 8007ac4:	f000 f9a4 	bl	8007e10 <RTC_EnterInitMode>
 8007ac8:	4603      	mov	r3, r0
 8007aca:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8007acc:	7bfb      	ldrb	r3, [r7, #15]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d127      	bne.n	8007b22 <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	689b      	ldr	r3, [r3, #8]
 8007ad8:	687a      	ldr	r2, [r7, #4]
 8007ada:	6812      	ldr	r2, [r2, #0]
 8007adc:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8007ae0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ae4:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	6899      	ldr	r1, [r3, #8]
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	685a      	ldr	r2, [r3, #4]
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	691b      	ldr	r3, [r3, #16]
 8007af4:	431a      	orrs	r2, r3
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	699b      	ldr	r3, [r3, #24]
 8007afa:	431a      	orrs	r2, r3
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	430a      	orrs	r2, r1
 8007b02:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	687a      	ldr	r2, [r7, #4]
 8007b0a:	68d2      	ldr	r2, [r2, #12]
 8007b0c:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	6919      	ldr	r1, [r3, #16]
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	689b      	ldr	r3, [r3, #8]
 8007b18:	041a      	lsls	r2, r3, #16
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	430a      	orrs	r2, r1
 8007b20:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8007b22:	6878      	ldr	r0, [r7, #4]
 8007b24:	f000 f9a8 	bl	8007e78 <RTC_ExitInitMode>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8007b2c:	7bfb      	ldrb	r3, [r7, #15]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d113      	bne.n	8007b5a <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f022 0203 	bic.w	r2, r2, #3
 8007b40:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	69da      	ldr	r2, [r3, #28]
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	695b      	ldr	r3, [r3, #20]
 8007b50:	431a      	orrs	r2, r3
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	430a      	orrs	r2, r1
 8007b58:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	22ff      	movs	r2, #255	@ 0xff
 8007b60:	625a      	str	r2, [r3, #36]	@ 0x24
 8007b62:	e001      	b.n	8007b68 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8007b64:	2300      	movs	r3, #0
 8007b66:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8007b68:	7bfb      	ldrb	r3, [r7, #15]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d103      	bne.n	8007b76 <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2201      	movs	r2, #1
 8007b72:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 8007b76:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b78:	4618      	mov	r0, r3
 8007b7a:	3710      	adds	r7, #16
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	bd80      	pop	{r7, pc}

08007b80 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007b80:	b590      	push	{r4, r7, lr}
 8007b82:	b087      	sub	sp, #28
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	60f8      	str	r0, [r7, #12]
 8007b88:	60b9      	str	r1, [r7, #8]
 8007b8a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007b92:	2b01      	cmp	r3, #1
 8007b94:	d101      	bne.n	8007b9a <HAL_RTC_SetTime+0x1a>
 8007b96:	2302      	movs	r3, #2
 8007b98:	e08b      	b.n	8007cb2 <HAL_RTC_SetTime+0x132>
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2201      	movs	r2, #1
 8007b9e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	2202      	movs	r2, #2
 8007ba6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	22ca      	movs	r2, #202	@ 0xca
 8007bb0:	625a      	str	r2, [r3, #36]	@ 0x24
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	2253      	movs	r2, #83	@ 0x53
 8007bb8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007bba:	68f8      	ldr	r0, [r7, #12]
 8007bbc:	f000 f928 	bl	8007e10 <RTC_EnterInitMode>
 8007bc0:	4603      	mov	r3, r0
 8007bc2:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8007bc4:	7cfb      	ldrb	r3, [r7, #19]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d163      	bne.n	8007c92 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d126      	bne.n	8007c1e <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	689b      	ldr	r3, [r3, #8]
 8007bd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d102      	bne.n	8007be4 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8007bde:	68bb      	ldr	r3, [r7, #8]
 8007be0:	2200      	movs	r2, #0
 8007be2:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007be4:	68bb      	ldr	r3, [r7, #8]
 8007be6:	781b      	ldrb	r3, [r3, #0]
 8007be8:	4618      	mov	r0, r3
 8007bea:	f000 f983 	bl	8007ef4 <RTC_ByteToBcd2>
 8007bee:	4603      	mov	r3, r0
 8007bf0:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	785b      	ldrb	r3, [r3, #1]
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	f000 f97c 	bl	8007ef4 <RTC_ByteToBcd2>
 8007bfc:	4603      	mov	r3, r0
 8007bfe:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007c00:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	789b      	ldrb	r3, [r3, #2]
 8007c06:	4618      	mov	r0, r3
 8007c08:	f000 f974 	bl	8007ef4 <RTC_ByteToBcd2>
 8007c0c:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007c0e:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007c12:	68bb      	ldr	r3, [r7, #8]
 8007c14:	78db      	ldrb	r3, [r3, #3]
 8007c16:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007c18:	4313      	orrs	r3, r2
 8007c1a:	617b      	str	r3, [r7, #20]
 8007c1c:	e018      	b.n	8007c50 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	689b      	ldr	r3, [r3, #8]
 8007c24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d102      	bne.n	8007c32 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	2200      	movs	r2, #0
 8007c30:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007c32:	68bb      	ldr	r3, [r7, #8]
 8007c34:	781b      	ldrb	r3, [r3, #0]
 8007c36:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	785b      	ldrb	r3, [r3, #1]
 8007c3c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007c3e:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8007c40:	68ba      	ldr	r2, [r7, #8]
 8007c42:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007c44:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007c46:	68bb      	ldr	r3, [r7, #8]
 8007c48:	78db      	ldrb	r3, [r3, #3]
 8007c4a:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007c4c:	4313      	orrs	r3, r2
 8007c4e:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	681a      	ldr	r2, [r3, #0]
 8007c54:	697b      	ldr	r3, [r7, #20]
 8007c56:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8007c5a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8007c5e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	689a      	ldr	r2, [r3, #8]
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007c6e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	6899      	ldr	r1, [r3, #8]
 8007c76:	68bb      	ldr	r3, [r7, #8]
 8007c78:	68da      	ldr	r2, [r3, #12]
 8007c7a:	68bb      	ldr	r3, [r7, #8]
 8007c7c:	691b      	ldr	r3, [r3, #16]
 8007c7e:	431a      	orrs	r2, r3
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	430a      	orrs	r2, r1
 8007c86:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007c88:	68f8      	ldr	r0, [r7, #12]
 8007c8a:	f000 f8f5 	bl	8007e78 <RTC_ExitInitMode>
 8007c8e:	4603      	mov	r3, r0
 8007c90:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	22ff      	movs	r2, #255	@ 0xff
 8007c98:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8007c9a:	7cfb      	ldrb	r3, [r7, #19]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d103      	bne.n	8007ca8 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	2201      	movs	r2, #1
 8007ca4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	2200      	movs	r2, #0
 8007cac:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8007cb0:	7cfb      	ldrb	r3, [r7, #19]
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	371c      	adds	r7, #28
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd90      	pop	{r4, r7, pc}

08007cba <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007cba:	b590      	push	{r4, r7, lr}
 8007cbc:	b087      	sub	sp, #28
 8007cbe:	af00      	add	r7, sp, #0
 8007cc0:	60f8      	str	r0, [r7, #12]
 8007cc2:	60b9      	str	r1, [r7, #8]
 8007cc4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007ccc:	2b01      	cmp	r3, #1
 8007cce:	d101      	bne.n	8007cd4 <HAL_RTC_SetDate+0x1a>
 8007cd0:	2302      	movs	r3, #2
 8007cd2:	e075      	b.n	8007dc0 <HAL_RTC_SetDate+0x106>
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	2201      	movs	r2, #1
 8007cd8:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	2202      	movs	r2, #2
 8007ce0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d10e      	bne.n	8007d08 <HAL_RTC_SetDate+0x4e>
 8007cea:	68bb      	ldr	r3, [r7, #8]
 8007cec:	785b      	ldrb	r3, [r3, #1]
 8007cee:	f003 0310 	and.w	r3, r3, #16
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d008      	beq.n	8007d08 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007cf6:	68bb      	ldr	r3, [r7, #8]
 8007cf8:	785b      	ldrb	r3, [r3, #1]
 8007cfa:	f023 0310 	bic.w	r3, r3, #16
 8007cfe:	b2db      	uxtb	r3, r3
 8007d00:	330a      	adds	r3, #10
 8007d02:	b2da      	uxtb	r2, r3
 8007d04:	68bb      	ldr	r3, [r7, #8]
 8007d06:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d11c      	bne.n	8007d48 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8007d0e:	68bb      	ldr	r3, [r7, #8]
 8007d10:	78db      	ldrb	r3, [r3, #3]
 8007d12:	4618      	mov	r0, r3
 8007d14:	f000 f8ee 	bl	8007ef4 <RTC_ByteToBcd2>
 8007d18:	4603      	mov	r3, r0
 8007d1a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	785b      	ldrb	r3, [r3, #1]
 8007d20:	4618      	mov	r0, r3
 8007d22:	f000 f8e7 	bl	8007ef4 <RTC_ByteToBcd2>
 8007d26:	4603      	mov	r3, r0
 8007d28:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8007d2a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8007d2c:	68bb      	ldr	r3, [r7, #8]
 8007d2e:	789b      	ldrb	r3, [r3, #2]
 8007d30:	4618      	mov	r0, r3
 8007d32:	f000 f8df 	bl	8007ef4 <RTC_ByteToBcd2>
 8007d36:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007d38:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8007d3c:	68bb      	ldr	r3, [r7, #8]
 8007d3e:	781b      	ldrb	r3, [r3, #0]
 8007d40:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8007d42:	4313      	orrs	r3, r2
 8007d44:	617b      	str	r3, [r7, #20]
 8007d46:	e00e      	b.n	8007d66 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	78db      	ldrb	r3, [r3, #3]
 8007d4c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8007d4e:	68bb      	ldr	r3, [r7, #8]
 8007d50:	785b      	ldrb	r3, [r3, #1]
 8007d52:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007d54:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8007d56:	68ba      	ldr	r2, [r7, #8]
 8007d58:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8007d5a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	781b      	ldrb	r3, [r3, #0]
 8007d60:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007d62:	4313      	orrs	r3, r2
 8007d64:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	22ca      	movs	r2, #202	@ 0xca
 8007d6c:	625a      	str	r2, [r3, #36]	@ 0x24
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	2253      	movs	r2, #83	@ 0x53
 8007d74:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007d76:	68f8      	ldr	r0, [r7, #12]
 8007d78:	f000 f84a 	bl	8007e10 <RTC_EnterInitMode>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8007d80:	7cfb      	ldrb	r3, [r7, #19]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d10c      	bne.n	8007da0 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	681a      	ldr	r2, [r3, #0]
 8007d8a:	697b      	ldr	r3, [r7, #20]
 8007d8c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007d90:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007d94:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007d96:	68f8      	ldr	r0, [r7, #12]
 8007d98:	f000 f86e 	bl	8007e78 <RTC_ExitInitMode>
 8007d9c:	4603      	mov	r3, r0
 8007d9e:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	22ff      	movs	r2, #255	@ 0xff
 8007da6:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8007da8:	7cfb      	ldrb	r3, [r7, #19]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d103      	bne.n	8007db6 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	2201      	movs	r2, #1
 8007db2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	2200      	movs	r2, #0
 8007dba:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8007dbe:	7cfb      	ldrb	r3, [r7, #19]
}
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	371c      	adds	r7, #28
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	bd90      	pop	{r4, r7, pc}

08007dc8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b084      	sub	sp, #16
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a0d      	ldr	r2, [pc, #52]	@ (8007e0c <HAL_RTC_WaitForSynchro+0x44>)
 8007dd6:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8007dd8:	f7fc fa46 	bl	8004268 <HAL_GetTick>
 8007ddc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007dde:	e009      	b.n	8007df4 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007de0:	f7fc fa42 	bl	8004268 <HAL_GetTick>
 8007de4:	4602      	mov	r2, r0
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	1ad3      	subs	r3, r2, r3
 8007dea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007dee:	d901      	bls.n	8007df4 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8007df0:	2303      	movs	r3, #3
 8007df2:	e007      	b.n	8007e04 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	68db      	ldr	r3, [r3, #12]
 8007dfa:	f003 0320 	and.w	r3, r3, #32
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d0ee      	beq.n	8007de0 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8007e02:	2300      	movs	r3, #0
}
 8007e04:	4618      	mov	r0, r3
 8007e06:	3710      	adds	r7, #16
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	bd80      	pop	{r7, pc}
 8007e0c:	0003ff5f 	.word	0x0003ff5f

08007e10 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b084      	sub	sp, #16
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007e18:	2300      	movs	r3, #0
 8007e1a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	68db      	ldr	r3, [r3, #12]
 8007e22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d120      	bne.n	8007e6c <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f04f 32ff 	mov.w	r2, #4294967295
 8007e32:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007e34:	f7fc fa18 	bl	8004268 <HAL_GetTick>
 8007e38:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007e3a:	e00d      	b.n	8007e58 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8007e3c:	f7fc fa14 	bl	8004268 <HAL_GetTick>
 8007e40:	4602      	mov	r2, r0
 8007e42:	68bb      	ldr	r3, [r7, #8]
 8007e44:	1ad3      	subs	r3, r2, r3
 8007e46:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007e4a:	d905      	bls.n	8007e58 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8007e4c:	2303      	movs	r3, #3
 8007e4e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2203      	movs	r2, #3
 8007e54:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	68db      	ldr	r3, [r3, #12]
 8007e5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d102      	bne.n	8007e6c <RTC_EnterInitMode+0x5c>
 8007e66:	7bfb      	ldrb	r3, [r7, #15]
 8007e68:	2b03      	cmp	r3, #3
 8007e6a:	d1e7      	bne.n	8007e3c <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8007e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e6e:	4618      	mov	r0, r3
 8007e70:	3710      	adds	r7, #16
 8007e72:	46bd      	mov	sp, r7
 8007e74:	bd80      	pop	{r7, pc}
	...

08007e78 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b084      	sub	sp, #16
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007e80:	2300      	movs	r3, #0
 8007e82:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8007e84:	4b1a      	ldr	r3, [pc, #104]	@ (8007ef0 <RTC_ExitInitMode+0x78>)
 8007e86:	68db      	ldr	r3, [r3, #12]
 8007e88:	4a19      	ldr	r2, [pc, #100]	@ (8007ef0 <RTC_ExitInitMode+0x78>)
 8007e8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007e8e:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8007e90:	4b17      	ldr	r3, [pc, #92]	@ (8007ef0 <RTC_ExitInitMode+0x78>)
 8007e92:	689b      	ldr	r3, [r3, #8]
 8007e94:	f003 0320 	and.w	r3, r3, #32
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d10c      	bne.n	8007eb6 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007e9c:	6878      	ldr	r0, [r7, #4]
 8007e9e:	f7ff ff93 	bl	8007dc8 <HAL_RTC_WaitForSynchro>
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d01e      	beq.n	8007ee6 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2203      	movs	r2, #3
 8007eac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8007eb0:	2303      	movs	r3, #3
 8007eb2:	73fb      	strb	r3, [r7, #15]
 8007eb4:	e017      	b.n	8007ee6 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007eb6:	4b0e      	ldr	r3, [pc, #56]	@ (8007ef0 <RTC_ExitInitMode+0x78>)
 8007eb8:	689b      	ldr	r3, [r3, #8]
 8007eba:	4a0d      	ldr	r2, [pc, #52]	@ (8007ef0 <RTC_ExitInitMode+0x78>)
 8007ebc:	f023 0320 	bic.w	r3, r3, #32
 8007ec0:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007ec2:	6878      	ldr	r0, [r7, #4]
 8007ec4:	f7ff ff80 	bl	8007dc8 <HAL_RTC_WaitForSynchro>
 8007ec8:	4603      	mov	r3, r0
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d005      	beq.n	8007eda <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2203      	movs	r2, #3
 8007ed2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8007ed6:	2303      	movs	r3, #3
 8007ed8:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007eda:	4b05      	ldr	r3, [pc, #20]	@ (8007ef0 <RTC_ExitInitMode+0x78>)
 8007edc:	689b      	ldr	r3, [r3, #8]
 8007ede:	4a04      	ldr	r2, [pc, #16]	@ (8007ef0 <RTC_ExitInitMode+0x78>)
 8007ee0:	f043 0320 	orr.w	r3, r3, #32
 8007ee4:	6093      	str	r3, [r2, #8]
  }

  return status;
 8007ee6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ee8:	4618      	mov	r0, r3
 8007eea:	3710      	adds	r7, #16
 8007eec:	46bd      	mov	sp, r7
 8007eee:	bd80      	pop	{r7, pc}
 8007ef0:	40002800 	.word	0x40002800

08007ef4 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	b085      	sub	sp, #20
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	4603      	mov	r3, r0
 8007efc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007efe:	2300      	movs	r3, #0
 8007f00:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8007f02:	79fb      	ldrb	r3, [r7, #7]
 8007f04:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8007f06:	e005      	b.n	8007f14 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	3301      	adds	r3, #1
 8007f0c:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8007f0e:	7afb      	ldrb	r3, [r7, #11]
 8007f10:	3b0a      	subs	r3, #10
 8007f12:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8007f14:	7afb      	ldrb	r3, [r7, #11]
 8007f16:	2b09      	cmp	r3, #9
 8007f18:	d8f6      	bhi.n	8007f08 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	b2db      	uxtb	r3, r3
 8007f1e:	011b      	lsls	r3, r3, #4
 8007f20:	b2da      	uxtb	r2, r3
 8007f22:	7afb      	ldrb	r3, [r7, #11]
 8007f24:	4313      	orrs	r3, r2
 8007f26:	b2db      	uxtb	r3, r3
}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	3714      	adds	r7, #20
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f32:	4770      	bx	lr

08007f34 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b084      	sub	sp, #16
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d101      	bne.n	8007f46 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007f42:	2301      	movs	r3, #1
 8007f44:	e095      	b.n	8008072 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d108      	bne.n	8007f60 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	685b      	ldr	r3, [r3, #4]
 8007f52:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007f56:	d009      	beq.n	8007f6c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	61da      	str	r2, [r3, #28]
 8007f5e:	e005      	b.n	8007f6c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2200      	movs	r2, #0
 8007f64:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2200      	movs	r2, #0
 8007f70:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007f78:	b2db      	uxtb	r3, r3
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d106      	bne.n	8007f8c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2200      	movs	r2, #0
 8007f82:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007f86:	6878      	ldr	r0, [r7, #4]
 8007f88:	f000 f877 	bl	800807a <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2202      	movs	r2, #2
 8007f90:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	681a      	ldr	r2, [r3, #0]
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007fa2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	68db      	ldr	r3, [r3, #12]
 8007fa8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007fac:	d902      	bls.n	8007fb4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007fae:	2300      	movs	r3, #0
 8007fb0:	60fb      	str	r3, [r7, #12]
 8007fb2:	e002      	b.n	8007fba <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007fb4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007fb8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	68db      	ldr	r3, [r3, #12]
 8007fbe:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007fc2:	d007      	beq.n	8007fd4 <HAL_SPI_Init+0xa0>
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	68db      	ldr	r3, [r3, #12]
 8007fc8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007fcc:	d002      	beq.n	8007fd4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	685b      	ldr	r3, [r3, #4]
 8007fd8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	689b      	ldr	r3, [r3, #8]
 8007fe0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007fe4:	431a      	orrs	r2, r3
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	691b      	ldr	r3, [r3, #16]
 8007fea:	f003 0302 	and.w	r3, r3, #2
 8007fee:	431a      	orrs	r2, r3
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	695b      	ldr	r3, [r3, #20]
 8007ff4:	f003 0301 	and.w	r3, r3, #1
 8007ff8:	431a      	orrs	r2, r3
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	699b      	ldr	r3, [r3, #24]
 8007ffe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008002:	431a      	orrs	r2, r3
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	69db      	ldr	r3, [r3, #28]
 8008008:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800800c:	431a      	orrs	r2, r3
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	6a1b      	ldr	r3, [r3, #32]
 8008012:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008016:	ea42 0103 	orr.w	r1, r2, r3
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800801e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	430a      	orrs	r2, r1
 8008028:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	699b      	ldr	r3, [r3, #24]
 800802e:	0c1b      	lsrs	r3, r3, #16
 8008030:	f003 0204 	and.w	r2, r3, #4
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008038:	f003 0310 	and.w	r3, r3, #16
 800803c:	431a      	orrs	r2, r3
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008042:	f003 0308 	and.w	r3, r3, #8
 8008046:	431a      	orrs	r2, r3
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	68db      	ldr	r3, [r3, #12]
 800804c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008050:	ea42 0103 	orr.w	r1, r2, r3
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	430a      	orrs	r2, r1
 8008060:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2200      	movs	r2, #0
 8008066:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2201      	movs	r2, #1
 800806c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008070:	2300      	movs	r3, #0
}
 8008072:	4618      	mov	r0, r3
 8008074:	3710      	adds	r7, #16
 8008076:	46bd      	mov	sp, r7
 8008078:	bd80      	pop	{r7, pc}

0800807a <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800807a:	b480      	push	{r7}
 800807c:	b083      	sub	sp, #12
 800807e:	af00      	add	r7, sp, #0
 8008080:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8008082:	bf00      	nop
 8008084:	370c      	adds	r7, #12
 8008086:	46bd      	mov	sp, r7
 8008088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808c:	4770      	bx	lr

0800808e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800808e:	b580      	push	{r7, lr}
 8008090:	b08a      	sub	sp, #40	@ 0x28
 8008092:	af00      	add	r7, sp, #0
 8008094:	60f8      	str	r0, [r7, #12]
 8008096:	60b9      	str	r1, [r7, #8]
 8008098:	607a      	str	r2, [r7, #4]
 800809a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800809c:	2301      	movs	r3, #1
 800809e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80080a0:	f7fc f8e2 	bl	8004268 <HAL_GetTick>
 80080a4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80080ac:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	685b      	ldr	r3, [r3, #4]
 80080b2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80080b4:	887b      	ldrh	r3, [r7, #2]
 80080b6:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80080b8:	887b      	ldrh	r3, [r7, #2]
 80080ba:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80080bc:	7ffb      	ldrb	r3, [r7, #31]
 80080be:	2b01      	cmp	r3, #1
 80080c0:	d00c      	beq.n	80080dc <HAL_SPI_TransmitReceive+0x4e>
 80080c2:	69bb      	ldr	r3, [r7, #24]
 80080c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80080c8:	d106      	bne.n	80080d8 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	689b      	ldr	r3, [r3, #8]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d102      	bne.n	80080d8 <HAL_SPI_TransmitReceive+0x4a>
 80080d2:	7ffb      	ldrb	r3, [r7, #31]
 80080d4:	2b04      	cmp	r3, #4
 80080d6:	d001      	beq.n	80080dc <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80080d8:	2302      	movs	r3, #2
 80080da:	e1f3      	b.n	80084c4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80080dc:	68bb      	ldr	r3, [r7, #8]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d005      	beq.n	80080ee <HAL_SPI_TransmitReceive+0x60>
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d002      	beq.n	80080ee <HAL_SPI_TransmitReceive+0x60>
 80080e8:	887b      	ldrh	r3, [r7, #2]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d101      	bne.n	80080f2 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80080ee:	2301      	movs	r3, #1
 80080f0:	e1e8      	b.n	80084c4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80080f8:	2b01      	cmp	r3, #1
 80080fa:	d101      	bne.n	8008100 <HAL_SPI_TransmitReceive+0x72>
 80080fc:	2302      	movs	r3, #2
 80080fe:	e1e1      	b.n	80084c4 <HAL_SPI_TransmitReceive+0x436>
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	2201      	movs	r2, #1
 8008104:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800810e:	b2db      	uxtb	r3, r3
 8008110:	2b04      	cmp	r3, #4
 8008112:	d003      	beq.n	800811c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	2205      	movs	r2, #5
 8008118:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	2200      	movs	r2, #0
 8008120:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	687a      	ldr	r2, [r7, #4]
 8008126:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	887a      	ldrh	r2, [r7, #2]
 800812c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	887a      	ldrh	r2, [r7, #2]
 8008134:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	68ba      	ldr	r2, [r7, #8]
 800813c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	887a      	ldrh	r2, [r7, #2]
 8008142:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	887a      	ldrh	r2, [r7, #2]
 8008148:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	2200      	movs	r2, #0
 800814e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	2200      	movs	r2, #0
 8008154:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	68db      	ldr	r3, [r3, #12]
 800815a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800815e:	d802      	bhi.n	8008166 <HAL_SPI_TransmitReceive+0xd8>
 8008160:	8abb      	ldrh	r3, [r7, #20]
 8008162:	2b01      	cmp	r3, #1
 8008164:	d908      	bls.n	8008178 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	685a      	ldr	r2, [r3, #4]
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008174:	605a      	str	r2, [r3, #4]
 8008176:	e007      	b.n	8008188 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	685a      	ldr	r2, [r3, #4]
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008186:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008192:	2b40      	cmp	r3, #64	@ 0x40
 8008194:	d007      	beq.n	80081a6 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	681a      	ldr	r2, [r3, #0]
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80081a4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	68db      	ldr	r3, [r3, #12]
 80081aa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80081ae:	f240 8083 	bls.w	80082b8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	685b      	ldr	r3, [r3, #4]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d002      	beq.n	80081c0 <HAL_SPI_TransmitReceive+0x132>
 80081ba:	8afb      	ldrh	r3, [r7, #22]
 80081bc:	2b01      	cmp	r3, #1
 80081be:	d16f      	bne.n	80082a0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081c4:	881a      	ldrh	r2, [r3, #0]
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081d0:	1c9a      	adds	r2, r3, #2
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80081da:	b29b      	uxth	r3, r3
 80081dc:	3b01      	subs	r3, #1
 80081de:	b29a      	uxth	r2, r3
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80081e4:	e05c      	b.n	80082a0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	689b      	ldr	r3, [r3, #8]
 80081ec:	f003 0302 	and.w	r3, r3, #2
 80081f0:	2b02      	cmp	r3, #2
 80081f2:	d11b      	bne.n	800822c <HAL_SPI_TransmitReceive+0x19e>
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80081f8:	b29b      	uxth	r3, r3
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d016      	beq.n	800822c <HAL_SPI_TransmitReceive+0x19e>
 80081fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008200:	2b01      	cmp	r3, #1
 8008202:	d113      	bne.n	800822c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008208:	881a      	ldrh	r2, [r3, #0]
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008214:	1c9a      	adds	r2, r3, #2
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800821e:	b29b      	uxth	r3, r3
 8008220:	3b01      	subs	r3, #1
 8008222:	b29a      	uxth	r2, r3
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008228:	2300      	movs	r3, #0
 800822a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	689b      	ldr	r3, [r3, #8]
 8008232:	f003 0301 	and.w	r3, r3, #1
 8008236:	2b01      	cmp	r3, #1
 8008238:	d11c      	bne.n	8008274 <HAL_SPI_TransmitReceive+0x1e6>
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008240:	b29b      	uxth	r3, r3
 8008242:	2b00      	cmp	r3, #0
 8008244:	d016      	beq.n	8008274 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	68da      	ldr	r2, [r3, #12]
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008250:	b292      	uxth	r2, r2
 8008252:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008258:	1c9a      	adds	r2, r3, #2
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008264:	b29b      	uxth	r3, r3
 8008266:	3b01      	subs	r3, #1
 8008268:	b29a      	uxth	r2, r3
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008270:	2301      	movs	r3, #1
 8008272:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008274:	f7fb fff8 	bl	8004268 <HAL_GetTick>
 8008278:	4602      	mov	r2, r0
 800827a:	6a3b      	ldr	r3, [r7, #32]
 800827c:	1ad3      	subs	r3, r2, r3
 800827e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008280:	429a      	cmp	r2, r3
 8008282:	d80d      	bhi.n	80082a0 <HAL_SPI_TransmitReceive+0x212>
 8008284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800828a:	d009      	beq.n	80082a0 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	2201      	movs	r2, #1
 8008290:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	2200      	movs	r2, #0
 8008298:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800829c:	2303      	movs	r3, #3
 800829e:	e111      	b.n	80084c4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082a4:	b29b      	uxth	r3, r3
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d19d      	bne.n	80081e6 <HAL_SPI_TransmitReceive+0x158>
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80082b0:	b29b      	uxth	r3, r3
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d197      	bne.n	80081e6 <HAL_SPI_TransmitReceive+0x158>
 80082b6:	e0e5      	b.n	8008484 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	685b      	ldr	r3, [r3, #4]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d003      	beq.n	80082c8 <HAL_SPI_TransmitReceive+0x23a>
 80082c0:	8afb      	ldrh	r3, [r7, #22]
 80082c2:	2b01      	cmp	r3, #1
 80082c4:	f040 80d1 	bne.w	800846a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082cc:	b29b      	uxth	r3, r3
 80082ce:	2b01      	cmp	r3, #1
 80082d0:	d912      	bls.n	80082f8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082d6:	881a      	ldrh	r2, [r3, #0]
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082e2:	1c9a      	adds	r2, r3, #2
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082ec:	b29b      	uxth	r3, r3
 80082ee:	3b02      	subs	r3, #2
 80082f0:	b29a      	uxth	r2, r3
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80082f6:	e0b8      	b.n	800846a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	330c      	adds	r3, #12
 8008302:	7812      	ldrb	r2, [r2, #0]
 8008304:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800830a:	1c5a      	adds	r2, r3, #1
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008314:	b29b      	uxth	r3, r3
 8008316:	3b01      	subs	r3, #1
 8008318:	b29a      	uxth	r2, r3
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800831e:	e0a4      	b.n	800846a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	689b      	ldr	r3, [r3, #8]
 8008326:	f003 0302 	and.w	r3, r3, #2
 800832a:	2b02      	cmp	r3, #2
 800832c:	d134      	bne.n	8008398 <HAL_SPI_TransmitReceive+0x30a>
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008332:	b29b      	uxth	r3, r3
 8008334:	2b00      	cmp	r3, #0
 8008336:	d02f      	beq.n	8008398 <HAL_SPI_TransmitReceive+0x30a>
 8008338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800833a:	2b01      	cmp	r3, #1
 800833c:	d12c      	bne.n	8008398 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008342:	b29b      	uxth	r3, r3
 8008344:	2b01      	cmp	r3, #1
 8008346:	d912      	bls.n	800836e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800834c:	881a      	ldrh	r2, [r3, #0]
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008358:	1c9a      	adds	r2, r3, #2
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008362:	b29b      	uxth	r3, r3
 8008364:	3b02      	subs	r3, #2
 8008366:	b29a      	uxth	r2, r3
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800836c:	e012      	b.n	8008394 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	330c      	adds	r3, #12
 8008378:	7812      	ldrb	r2, [r2, #0]
 800837a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008380:	1c5a      	adds	r2, r3, #1
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800838a:	b29b      	uxth	r3, r3
 800838c:	3b01      	subs	r3, #1
 800838e:	b29a      	uxth	r2, r3
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008394:	2300      	movs	r3, #0
 8008396:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	689b      	ldr	r3, [r3, #8]
 800839e:	f003 0301 	and.w	r3, r3, #1
 80083a2:	2b01      	cmp	r3, #1
 80083a4:	d148      	bne.n	8008438 <HAL_SPI_TransmitReceive+0x3aa>
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80083ac:	b29b      	uxth	r3, r3
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d042      	beq.n	8008438 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80083b8:	b29b      	uxth	r3, r3
 80083ba:	2b01      	cmp	r3, #1
 80083bc:	d923      	bls.n	8008406 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	68da      	ldr	r2, [r3, #12]
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083c8:	b292      	uxth	r2, r2
 80083ca:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083d0:	1c9a      	adds	r2, r3, #2
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80083dc:	b29b      	uxth	r3, r3
 80083de:	3b02      	subs	r3, #2
 80083e0:	b29a      	uxth	r2, r3
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80083ee:	b29b      	uxth	r3, r3
 80083f0:	2b01      	cmp	r3, #1
 80083f2:	d81f      	bhi.n	8008434 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	685a      	ldr	r2, [r3, #4]
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008402:	605a      	str	r2, [r3, #4]
 8008404:	e016      	b.n	8008434 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	f103 020c 	add.w	r2, r3, #12
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008412:	7812      	ldrb	r2, [r2, #0]
 8008414:	b2d2      	uxtb	r2, r2
 8008416:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800841c:	1c5a      	adds	r2, r3, #1
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008428:	b29b      	uxth	r3, r3
 800842a:	3b01      	subs	r3, #1
 800842c:	b29a      	uxth	r2, r3
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008434:	2301      	movs	r3, #1
 8008436:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008438:	f7fb ff16 	bl	8004268 <HAL_GetTick>
 800843c:	4602      	mov	r2, r0
 800843e:	6a3b      	ldr	r3, [r7, #32]
 8008440:	1ad3      	subs	r3, r2, r3
 8008442:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008444:	429a      	cmp	r2, r3
 8008446:	d803      	bhi.n	8008450 <HAL_SPI_TransmitReceive+0x3c2>
 8008448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800844a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800844e:	d102      	bne.n	8008456 <HAL_SPI_TransmitReceive+0x3c8>
 8008450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008452:	2b00      	cmp	r3, #0
 8008454:	d109      	bne.n	800846a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	2201      	movs	r2, #1
 800845a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	2200      	movs	r2, #0
 8008462:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8008466:	2303      	movs	r3, #3
 8008468:	e02c      	b.n	80084c4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800846e:	b29b      	uxth	r3, r3
 8008470:	2b00      	cmp	r3, #0
 8008472:	f47f af55 	bne.w	8008320 <HAL_SPI_TransmitReceive+0x292>
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800847c:	b29b      	uxth	r3, r3
 800847e:	2b00      	cmp	r3, #0
 8008480:	f47f af4e 	bne.w	8008320 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008484:	6a3a      	ldr	r2, [r7, #32]
 8008486:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008488:	68f8      	ldr	r0, [r7, #12]
 800848a:	f000 f94b 	bl	8008724 <SPI_EndRxTxTransaction>
 800848e:	4603      	mov	r3, r0
 8008490:	2b00      	cmp	r3, #0
 8008492:	d008      	beq.n	80084a6 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	2220      	movs	r2, #32
 8008498:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	2200      	movs	r2, #0
 800849e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80084a2:	2301      	movs	r3, #1
 80084a4:	e00e      	b.n	80084c4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	2201      	movs	r2, #1
 80084aa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	2200      	movs	r2, #0
 80084b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d001      	beq.n	80084c2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80084be:	2301      	movs	r3, #1
 80084c0:	e000      	b.n	80084c4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80084c2:	2300      	movs	r3, #0
  }
}
 80084c4:	4618      	mov	r0, r3
 80084c6:	3728      	adds	r7, #40	@ 0x28
 80084c8:	46bd      	mov	sp, r7
 80084ca:	bd80      	pop	{r7, pc}

080084cc <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80084cc:	b480      	push	{r7}
 80084ce:	b083      	sub	sp, #12
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80084da:	b2db      	uxtb	r3, r3
}
 80084dc:	4618      	mov	r0, r3
 80084de:	370c      	adds	r7, #12
 80084e0:	46bd      	mov	sp, r7
 80084e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e6:	4770      	bx	lr

080084e8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b088      	sub	sp, #32
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	60f8      	str	r0, [r7, #12]
 80084f0:	60b9      	str	r1, [r7, #8]
 80084f2:	603b      	str	r3, [r7, #0]
 80084f4:	4613      	mov	r3, r2
 80084f6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80084f8:	f7fb feb6 	bl	8004268 <HAL_GetTick>
 80084fc:	4602      	mov	r2, r0
 80084fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008500:	1a9b      	subs	r3, r3, r2
 8008502:	683a      	ldr	r2, [r7, #0]
 8008504:	4413      	add	r3, r2
 8008506:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008508:	f7fb feae 	bl	8004268 <HAL_GetTick>
 800850c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800850e:	4b39      	ldr	r3, [pc, #228]	@ (80085f4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	015b      	lsls	r3, r3, #5
 8008514:	0d1b      	lsrs	r3, r3, #20
 8008516:	69fa      	ldr	r2, [r7, #28]
 8008518:	fb02 f303 	mul.w	r3, r2, r3
 800851c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800851e:	e054      	b.n	80085ca <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008526:	d050      	beq.n	80085ca <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008528:	f7fb fe9e 	bl	8004268 <HAL_GetTick>
 800852c:	4602      	mov	r2, r0
 800852e:	69bb      	ldr	r3, [r7, #24]
 8008530:	1ad3      	subs	r3, r2, r3
 8008532:	69fa      	ldr	r2, [r7, #28]
 8008534:	429a      	cmp	r2, r3
 8008536:	d902      	bls.n	800853e <SPI_WaitFlagStateUntilTimeout+0x56>
 8008538:	69fb      	ldr	r3, [r7, #28]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d13d      	bne.n	80085ba <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	685a      	ldr	r2, [r3, #4]
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800854c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	685b      	ldr	r3, [r3, #4]
 8008552:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008556:	d111      	bne.n	800857c <SPI_WaitFlagStateUntilTimeout+0x94>
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	689b      	ldr	r3, [r3, #8]
 800855c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008560:	d004      	beq.n	800856c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	689b      	ldr	r3, [r3, #8]
 8008566:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800856a:	d107      	bne.n	800857c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	681a      	ldr	r2, [r3, #0]
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800857a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008580:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008584:	d10f      	bne.n	80085a6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	681a      	ldr	r2, [r3, #0]
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008594:	601a      	str	r2, [r3, #0]
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	681a      	ldr	r2, [r3, #0]
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80085a4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	2201      	movs	r2, #1
 80085aa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	2200      	movs	r2, #0
 80085b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80085b6:	2303      	movs	r3, #3
 80085b8:	e017      	b.n	80085ea <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80085ba:	697b      	ldr	r3, [r7, #20]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d101      	bne.n	80085c4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80085c0:	2300      	movs	r3, #0
 80085c2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80085c4:	697b      	ldr	r3, [r7, #20]
 80085c6:	3b01      	subs	r3, #1
 80085c8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	689a      	ldr	r2, [r3, #8]
 80085d0:	68bb      	ldr	r3, [r7, #8]
 80085d2:	4013      	ands	r3, r2
 80085d4:	68ba      	ldr	r2, [r7, #8]
 80085d6:	429a      	cmp	r2, r3
 80085d8:	bf0c      	ite	eq
 80085da:	2301      	moveq	r3, #1
 80085dc:	2300      	movne	r3, #0
 80085de:	b2db      	uxtb	r3, r3
 80085e0:	461a      	mov	r2, r3
 80085e2:	79fb      	ldrb	r3, [r7, #7]
 80085e4:	429a      	cmp	r2, r3
 80085e6:	d19b      	bne.n	8008520 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80085e8:	2300      	movs	r3, #0
}
 80085ea:	4618      	mov	r0, r3
 80085ec:	3720      	adds	r7, #32
 80085ee:	46bd      	mov	sp, r7
 80085f0:	bd80      	pop	{r7, pc}
 80085f2:	bf00      	nop
 80085f4:	20000008 	.word	0x20000008

080085f8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b08a      	sub	sp, #40	@ 0x28
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	60f8      	str	r0, [r7, #12]
 8008600:	60b9      	str	r1, [r7, #8]
 8008602:	607a      	str	r2, [r7, #4]
 8008604:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008606:	2300      	movs	r3, #0
 8008608:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800860a:	f7fb fe2d 	bl	8004268 <HAL_GetTick>
 800860e:	4602      	mov	r2, r0
 8008610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008612:	1a9b      	subs	r3, r3, r2
 8008614:	683a      	ldr	r2, [r7, #0]
 8008616:	4413      	add	r3, r2
 8008618:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800861a:	f7fb fe25 	bl	8004268 <HAL_GetTick>
 800861e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	330c      	adds	r3, #12
 8008626:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008628:	4b3d      	ldr	r3, [pc, #244]	@ (8008720 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800862a:	681a      	ldr	r2, [r3, #0]
 800862c:	4613      	mov	r3, r2
 800862e:	009b      	lsls	r3, r3, #2
 8008630:	4413      	add	r3, r2
 8008632:	00da      	lsls	r2, r3, #3
 8008634:	1ad3      	subs	r3, r2, r3
 8008636:	0d1b      	lsrs	r3, r3, #20
 8008638:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800863a:	fb02 f303 	mul.w	r3, r2, r3
 800863e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008640:	e060      	b.n	8008704 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008642:	68bb      	ldr	r3, [r7, #8]
 8008644:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008648:	d107      	bne.n	800865a <SPI_WaitFifoStateUntilTimeout+0x62>
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d104      	bne.n	800865a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008650:	69fb      	ldr	r3, [r7, #28]
 8008652:	781b      	ldrb	r3, [r3, #0]
 8008654:	b2db      	uxtb	r3, r3
 8008656:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008658:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008660:	d050      	beq.n	8008704 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008662:	f7fb fe01 	bl	8004268 <HAL_GetTick>
 8008666:	4602      	mov	r2, r0
 8008668:	6a3b      	ldr	r3, [r7, #32]
 800866a:	1ad3      	subs	r3, r2, r3
 800866c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800866e:	429a      	cmp	r2, r3
 8008670:	d902      	bls.n	8008678 <SPI_WaitFifoStateUntilTimeout+0x80>
 8008672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008674:	2b00      	cmp	r3, #0
 8008676:	d13d      	bne.n	80086f4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	685a      	ldr	r2, [r3, #4]
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008686:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	685b      	ldr	r3, [r3, #4]
 800868c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008690:	d111      	bne.n	80086b6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	689b      	ldr	r3, [r3, #8]
 8008696:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800869a:	d004      	beq.n	80086a6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	689b      	ldr	r3, [r3, #8]
 80086a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80086a4:	d107      	bne.n	80086b6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	681a      	ldr	r2, [r3, #0]
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80086b4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80086be:	d10f      	bne.n	80086e0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	681a      	ldr	r2, [r3, #0]
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80086ce:	601a      	str	r2, [r3, #0]
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	681a      	ldr	r2, [r3, #0]
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80086de:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	2201      	movs	r2, #1
 80086e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	2200      	movs	r2, #0
 80086ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80086f0:	2303      	movs	r3, #3
 80086f2:	e010      	b.n	8008716 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80086f4:	69bb      	ldr	r3, [r7, #24]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d101      	bne.n	80086fe <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80086fa:	2300      	movs	r3, #0
 80086fc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80086fe:	69bb      	ldr	r3, [r7, #24]
 8008700:	3b01      	subs	r3, #1
 8008702:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	689a      	ldr	r2, [r3, #8]
 800870a:	68bb      	ldr	r3, [r7, #8]
 800870c:	4013      	ands	r3, r2
 800870e:	687a      	ldr	r2, [r7, #4]
 8008710:	429a      	cmp	r2, r3
 8008712:	d196      	bne.n	8008642 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8008714:	2300      	movs	r3, #0
}
 8008716:	4618      	mov	r0, r3
 8008718:	3728      	adds	r7, #40	@ 0x28
 800871a:	46bd      	mov	sp, r7
 800871c:	bd80      	pop	{r7, pc}
 800871e:	bf00      	nop
 8008720:	20000008 	.word	0x20000008

08008724 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b086      	sub	sp, #24
 8008728:	af02      	add	r7, sp, #8
 800872a:	60f8      	str	r0, [r7, #12]
 800872c:	60b9      	str	r1, [r7, #8]
 800872e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	9300      	str	r3, [sp, #0]
 8008734:	68bb      	ldr	r3, [r7, #8]
 8008736:	2200      	movs	r2, #0
 8008738:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800873c:	68f8      	ldr	r0, [r7, #12]
 800873e:	f7ff ff5b 	bl	80085f8 <SPI_WaitFifoStateUntilTimeout>
 8008742:	4603      	mov	r3, r0
 8008744:	2b00      	cmp	r3, #0
 8008746:	d007      	beq.n	8008758 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800874c:	f043 0220 	orr.w	r2, r3, #32
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008754:	2303      	movs	r3, #3
 8008756:	e027      	b.n	80087a8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	9300      	str	r3, [sp, #0]
 800875c:	68bb      	ldr	r3, [r7, #8]
 800875e:	2200      	movs	r2, #0
 8008760:	2180      	movs	r1, #128	@ 0x80
 8008762:	68f8      	ldr	r0, [r7, #12]
 8008764:	f7ff fec0 	bl	80084e8 <SPI_WaitFlagStateUntilTimeout>
 8008768:	4603      	mov	r3, r0
 800876a:	2b00      	cmp	r3, #0
 800876c:	d007      	beq.n	800877e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008772:	f043 0220 	orr.w	r2, r3, #32
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800877a:	2303      	movs	r3, #3
 800877c:	e014      	b.n	80087a8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	9300      	str	r3, [sp, #0]
 8008782:	68bb      	ldr	r3, [r7, #8]
 8008784:	2200      	movs	r2, #0
 8008786:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800878a:	68f8      	ldr	r0, [r7, #12]
 800878c:	f7ff ff34 	bl	80085f8 <SPI_WaitFifoStateUntilTimeout>
 8008790:	4603      	mov	r3, r0
 8008792:	2b00      	cmp	r3, #0
 8008794:	d007      	beq.n	80087a6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800879a:	f043 0220 	orr.w	r2, r3, #32
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80087a2:	2303      	movs	r3, #3
 80087a4:	e000      	b.n	80087a8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80087a6:	2300      	movs	r3, #0
}
 80087a8:	4618      	mov	r0, r3
 80087aa:	3710      	adds	r7, #16
 80087ac:	46bd      	mov	sp, r7
 80087ae:	bd80      	pop	{r7, pc}

080087b0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b082      	sub	sp, #8
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d101      	bne.n	80087c2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80087be:	2301      	movs	r3, #1
 80087c0:	e049      	b.n	8008856 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80087c8:	b2db      	uxtb	r3, r3
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d106      	bne.n	80087dc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2200      	movs	r2, #0
 80087d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80087d6:	6878      	ldr	r0, [r7, #4]
 80087d8:	f7fa fe5c 	bl	8003494 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	2202      	movs	r2, #2
 80087e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681a      	ldr	r2, [r3, #0]
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	3304      	adds	r3, #4
 80087ec:	4619      	mov	r1, r3
 80087ee:	4610      	mov	r0, r2
 80087f0:	f000 fcc2 	bl	8009178 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2201      	movs	r2, #1
 80087f8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2201      	movs	r2, #1
 8008800:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2201      	movs	r2, #1
 8008808:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2201      	movs	r2, #1
 8008810:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2201      	movs	r2, #1
 8008818:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2201      	movs	r2, #1
 8008820:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2201      	movs	r2, #1
 8008828:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2201      	movs	r2, #1
 8008830:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2201      	movs	r2, #1
 8008838:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2201      	movs	r2, #1
 8008840:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2201      	movs	r2, #1
 8008848:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2201      	movs	r2, #1
 8008850:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008854:	2300      	movs	r3, #0
}
 8008856:	4618      	mov	r0, r3
 8008858:	3708      	adds	r7, #8
 800885a:	46bd      	mov	sp, r7
 800885c:	bd80      	pop	{r7, pc}
	...

08008860 <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b086      	sub	sp, #24
 8008864:	af00      	add	r7, sp, #0
 8008866:	60f8      	str	r0, [r7, #12]
 8008868:	60b9      	str	r1, [r7, #8]
 800886a:	607a      	str	r2, [r7, #4]
 800886c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800886e:	2300      	movs	r3, #0
 8008870:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d104      	bne.n	8008882 <HAL_TIM_IC_Start_DMA+0x22>
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800887e:	b2db      	uxtb	r3, r3
 8008880:	e023      	b.n	80088ca <HAL_TIM_IC_Start_DMA+0x6a>
 8008882:	68bb      	ldr	r3, [r7, #8]
 8008884:	2b04      	cmp	r3, #4
 8008886:	d104      	bne.n	8008892 <HAL_TIM_IC_Start_DMA+0x32>
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800888e:	b2db      	uxtb	r3, r3
 8008890:	e01b      	b.n	80088ca <HAL_TIM_IC_Start_DMA+0x6a>
 8008892:	68bb      	ldr	r3, [r7, #8]
 8008894:	2b08      	cmp	r3, #8
 8008896:	d104      	bne.n	80088a2 <HAL_TIM_IC_Start_DMA+0x42>
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800889e:	b2db      	uxtb	r3, r3
 80088a0:	e013      	b.n	80088ca <HAL_TIM_IC_Start_DMA+0x6a>
 80088a2:	68bb      	ldr	r3, [r7, #8]
 80088a4:	2b0c      	cmp	r3, #12
 80088a6:	d104      	bne.n	80088b2 <HAL_TIM_IC_Start_DMA+0x52>
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80088ae:	b2db      	uxtb	r3, r3
 80088b0:	e00b      	b.n	80088ca <HAL_TIM_IC_Start_DMA+0x6a>
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	2b10      	cmp	r3, #16
 80088b6:	d104      	bne.n	80088c2 <HAL_TIM_IC_Start_DMA+0x62>
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80088be:	b2db      	uxtb	r3, r3
 80088c0:	e003      	b.n	80088ca <HAL_TIM_IC_Start_DMA+0x6a>
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80088c8:	b2db      	uxtb	r3, r3
 80088ca:	75bb      	strb	r3, [r7, #22]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80088cc:	68bb      	ldr	r3, [r7, #8]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d104      	bne.n	80088dc <HAL_TIM_IC_Start_DMA+0x7c>
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80088d8:	b2db      	uxtb	r3, r3
 80088da:	e013      	b.n	8008904 <HAL_TIM_IC_Start_DMA+0xa4>
 80088dc:	68bb      	ldr	r3, [r7, #8]
 80088de:	2b04      	cmp	r3, #4
 80088e0:	d104      	bne.n	80088ec <HAL_TIM_IC_Start_DMA+0x8c>
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80088e8:	b2db      	uxtb	r3, r3
 80088ea:	e00b      	b.n	8008904 <HAL_TIM_IC_Start_DMA+0xa4>
 80088ec:	68bb      	ldr	r3, [r7, #8]
 80088ee:	2b08      	cmp	r3, #8
 80088f0:	d104      	bne.n	80088fc <HAL_TIM_IC_Start_DMA+0x9c>
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80088f8:	b2db      	uxtb	r3, r3
 80088fa:	e003      	b.n	8008904 <HAL_TIM_IC_Start_DMA+0xa4>
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8008902:	b2db      	uxtb	r3, r3
 8008904:	757b      	strb	r3, [r7, #21]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 8008906:	7dbb      	ldrb	r3, [r7, #22]
 8008908:	2b02      	cmp	r3, #2
 800890a:	d002      	beq.n	8008912 <HAL_TIM_IC_Start_DMA+0xb2>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 800890c:	7d7b      	ldrb	r3, [r7, #21]
 800890e:	2b02      	cmp	r3, #2
 8008910:	d101      	bne.n	8008916 <HAL_TIM_IC_Start_DMA+0xb6>
  {
    return HAL_BUSY;
 8008912:	2302      	movs	r3, #2
 8008914:	e157      	b.n	8008bc6 <HAL_TIM_IC_Start_DMA+0x366>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 8008916:	7dbb      	ldrb	r3, [r7, #22]
 8008918:	2b01      	cmp	r3, #1
 800891a:	d153      	bne.n	80089c4 <HAL_TIM_IC_Start_DMA+0x164>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 800891c:	7d7b      	ldrb	r3, [r7, #21]
 800891e:	2b01      	cmp	r3, #1
 8008920:	d150      	bne.n	80089c4 <HAL_TIM_IC_Start_DMA+0x164>
  {
    if ((pData == NULL) || (Length == 0U))
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d002      	beq.n	800892e <HAL_TIM_IC_Start_DMA+0xce>
 8008928:	887b      	ldrh	r3, [r7, #2]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d101      	bne.n	8008932 <HAL_TIM_IC_Start_DMA+0xd2>
    {
      return HAL_ERROR;
 800892e:	2301      	movs	r3, #1
 8008930:	e149      	b.n	8008bc6 <HAL_TIM_IC_Start_DMA+0x366>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d104      	bne.n	8008942 <HAL_TIM_IC_Start_DMA+0xe2>
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	2202      	movs	r2, #2
 800893c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008940:	e023      	b.n	800898a <HAL_TIM_IC_Start_DMA+0x12a>
 8008942:	68bb      	ldr	r3, [r7, #8]
 8008944:	2b04      	cmp	r3, #4
 8008946:	d104      	bne.n	8008952 <HAL_TIM_IC_Start_DMA+0xf2>
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	2202      	movs	r2, #2
 800894c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008950:	e01b      	b.n	800898a <HAL_TIM_IC_Start_DMA+0x12a>
 8008952:	68bb      	ldr	r3, [r7, #8]
 8008954:	2b08      	cmp	r3, #8
 8008956:	d104      	bne.n	8008962 <HAL_TIM_IC_Start_DMA+0x102>
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	2202      	movs	r2, #2
 800895c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008960:	e013      	b.n	800898a <HAL_TIM_IC_Start_DMA+0x12a>
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	2b0c      	cmp	r3, #12
 8008966:	d104      	bne.n	8008972 <HAL_TIM_IC_Start_DMA+0x112>
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	2202      	movs	r2, #2
 800896c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008970:	e00b      	b.n	800898a <HAL_TIM_IC_Start_DMA+0x12a>
 8008972:	68bb      	ldr	r3, [r7, #8]
 8008974:	2b10      	cmp	r3, #16
 8008976:	d104      	bne.n	8008982 <HAL_TIM_IC_Start_DMA+0x122>
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	2202      	movs	r2, #2
 800897c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008980:	e003      	b.n	800898a <HAL_TIM_IC_Start_DMA+0x12a>
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	2202      	movs	r2, #2
 8008986:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	2b00      	cmp	r3, #0
 800898e:	d104      	bne.n	800899a <HAL_TIM_IC_Start_DMA+0x13a>
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	2202      	movs	r2, #2
 8008994:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    if ((pData == NULL) || (Length == 0U))
 8008998:	e016      	b.n	80089c8 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800899a:	68bb      	ldr	r3, [r7, #8]
 800899c:	2b04      	cmp	r3, #4
 800899e:	d104      	bne.n	80089aa <HAL_TIM_IC_Start_DMA+0x14a>
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	2202      	movs	r2, #2
 80089a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    if ((pData == NULL) || (Length == 0U))
 80089a8:	e00e      	b.n	80089c8 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80089aa:	68bb      	ldr	r3, [r7, #8]
 80089ac:	2b08      	cmp	r3, #8
 80089ae:	d104      	bne.n	80089ba <HAL_TIM_IC_Start_DMA+0x15a>
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	2202      	movs	r2, #2
 80089b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
    if ((pData == NULL) || (Length == 0U))
 80089b8:	e006      	b.n	80089c8 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	2202      	movs	r2, #2
 80089be:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
    if ((pData == NULL) || (Length == 0U))
 80089c2:	e001      	b.n	80089c8 <HAL_TIM_IC_Start_DMA+0x168>
    }
  }
  else
  {
    return HAL_ERROR;
 80089c4:	2301      	movs	r3, #1
 80089c6:	e0fe      	b.n	8008bc6 <HAL_TIM_IC_Start_DMA+0x366>
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	2201      	movs	r2, #1
 80089ce:	68b9      	ldr	r1, [r7, #8]
 80089d0:	4618      	mov	r0, r3
 80089d2:	f000 fd9b 	bl	800950c <TIM_CCxChannelCmd>

  switch (Channel)
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	2b0c      	cmp	r3, #12
 80089da:	f200 80ad 	bhi.w	8008b38 <HAL_TIM_IC_Start_DMA+0x2d8>
 80089de:	a201      	add	r2, pc, #4	@ (adr r2, 80089e4 <HAL_TIM_IC_Start_DMA+0x184>)
 80089e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089e4:	08008a19 	.word	0x08008a19
 80089e8:	08008b39 	.word	0x08008b39
 80089ec:	08008b39 	.word	0x08008b39
 80089f0:	08008b39 	.word	0x08008b39
 80089f4:	08008a61 	.word	0x08008a61
 80089f8:	08008b39 	.word	0x08008b39
 80089fc:	08008b39 	.word	0x08008b39
 8008a00:	08008b39 	.word	0x08008b39
 8008a04:	08008aa9 	.word	0x08008aa9
 8008a08:	08008b39 	.word	0x08008b39
 8008a0c:	08008b39 	.word	0x08008b39
 8008a10:	08008b39 	.word	0x08008b39
 8008a14:	08008af1 	.word	0x08008af1
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a1c:	4a6c      	ldr	r2, [pc, #432]	@ (8008bd0 <HAL_TIM_IC_Start_DMA+0x370>)
 8008a1e:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a24:	4a6b      	ldr	r2, [pc, #428]	@ (8008bd4 <HAL_TIM_IC_Start_DMA+0x374>)
 8008a26:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a2c:	4a6a      	ldr	r2, [pc, #424]	@ (8008bd8 <HAL_TIM_IC_Start_DMA+0x378>)
 8008a2e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	3334      	adds	r3, #52	@ 0x34
 8008a3a:	4619      	mov	r1, r3
 8008a3c:	687a      	ldr	r2, [r7, #4]
 8008a3e:	887b      	ldrh	r3, [r7, #2]
 8008a40:	f7fb ff18 	bl	8004874 <HAL_DMA_Start_IT>
 8008a44:	4603      	mov	r3, r0
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d001      	beq.n	8008a4e <HAL_TIM_IC_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8008a4a:	2301      	movs	r3, #1
 8008a4c:	e0bb      	b.n	8008bc6 <HAL_TIM_IC_Start_DMA+0x366>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	68da      	ldr	r2, [r3, #12]
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008a5c:	60da      	str	r2, [r3, #12]
      break;
 8008a5e:	e06e      	b.n	8008b3e <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a64:	4a5a      	ldr	r2, [pc, #360]	@ (8008bd0 <HAL_TIM_IC_Start_DMA+0x370>)
 8008a66:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a6c:	4a59      	ldr	r2, [pc, #356]	@ (8008bd4 <HAL_TIM_IC_Start_DMA+0x374>)
 8008a6e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a74:	4a58      	ldr	r2, [pc, #352]	@ (8008bd8 <HAL_TIM_IC_Start_DMA+0x378>)
 8008a76:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	3338      	adds	r3, #56	@ 0x38
 8008a82:	4619      	mov	r1, r3
 8008a84:	687a      	ldr	r2, [r7, #4]
 8008a86:	887b      	ldrh	r3, [r7, #2]
 8008a88:	f7fb fef4 	bl	8004874 <HAL_DMA_Start_IT>
 8008a8c:	4603      	mov	r3, r0
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d001      	beq.n	8008a96 <HAL_TIM_IC_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8008a92:	2301      	movs	r3, #1
 8008a94:	e097      	b.n	8008bc6 <HAL_TIM_IC_Start_DMA+0x366>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	68da      	ldr	r2, [r3, #12]
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008aa4:	60da      	str	r2, [r3, #12]
      break;
 8008aa6:	e04a      	b.n	8008b3e <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008aac:	4a48      	ldr	r2, [pc, #288]	@ (8008bd0 <HAL_TIM_IC_Start_DMA+0x370>)
 8008aae:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ab4:	4a47      	ldr	r2, [pc, #284]	@ (8008bd4 <HAL_TIM_IC_Start_DMA+0x374>)
 8008ab6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008abc:	4a46      	ldr	r2, [pc, #280]	@ (8008bd8 <HAL_TIM_IC_Start_DMA+0x378>)
 8008abe:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	333c      	adds	r3, #60	@ 0x3c
 8008aca:	4619      	mov	r1, r3
 8008acc:	687a      	ldr	r2, [r7, #4]
 8008ace:	887b      	ldrh	r3, [r7, #2]
 8008ad0:	f7fb fed0 	bl	8004874 <HAL_DMA_Start_IT>
 8008ad4:	4603      	mov	r3, r0
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d001      	beq.n	8008ade <HAL_TIM_IC_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8008ada:	2301      	movs	r3, #1
 8008adc:	e073      	b.n	8008bc6 <HAL_TIM_IC_Start_DMA+0x366>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	68da      	ldr	r2, [r3, #12]
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008aec:	60da      	str	r2, [r3, #12]
      break;
 8008aee:	e026      	b.n	8008b3e <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008af4:	4a36      	ldr	r2, [pc, #216]	@ (8008bd0 <HAL_TIM_IC_Start_DMA+0x370>)
 8008af6:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008afc:	4a35      	ldr	r2, [pc, #212]	@ (8008bd4 <HAL_TIM_IC_Start_DMA+0x374>)
 8008afe:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b04:	4a34      	ldr	r2, [pc, #208]	@ (8008bd8 <HAL_TIM_IC_Start_DMA+0x378>)
 8008b06:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	3340      	adds	r3, #64	@ 0x40
 8008b12:	4619      	mov	r1, r3
 8008b14:	687a      	ldr	r2, [r7, #4]
 8008b16:	887b      	ldrh	r3, [r7, #2]
 8008b18:	f7fb feac 	bl	8004874 <HAL_DMA_Start_IT>
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d001      	beq.n	8008b26 <HAL_TIM_IC_Start_DMA+0x2c6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8008b22:	2301      	movs	r3, #1
 8008b24:	e04f      	b.n	8008bc6 <HAL_TIM_IC_Start_DMA+0x366>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	68da      	ldr	r2, [r3, #12]
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008b34:	60da      	str	r2, [r3, #12]
      break;
 8008b36:	e002      	b.n	8008b3e <HAL_TIM_IC_Start_DMA+0x2de>
    }

    default:
      status = HAL_ERROR;
 8008b38:	2301      	movs	r3, #1
 8008b3a:	75fb      	strb	r3, [r7, #23]
      break;
 8008b3c:	bf00      	nop
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	4a26      	ldr	r2, [pc, #152]	@ (8008bdc <HAL_TIM_IC_Start_DMA+0x37c>)
 8008b44:	4293      	cmp	r3, r2
 8008b46:	d01d      	beq.n	8008b84 <HAL_TIM_IC_Start_DMA+0x324>
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b50:	d018      	beq.n	8008b84 <HAL_TIM_IC_Start_DMA+0x324>
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	4a22      	ldr	r2, [pc, #136]	@ (8008be0 <HAL_TIM_IC_Start_DMA+0x380>)
 8008b58:	4293      	cmp	r3, r2
 8008b5a:	d013      	beq.n	8008b84 <HAL_TIM_IC_Start_DMA+0x324>
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	4a20      	ldr	r2, [pc, #128]	@ (8008be4 <HAL_TIM_IC_Start_DMA+0x384>)
 8008b62:	4293      	cmp	r3, r2
 8008b64:	d00e      	beq.n	8008b84 <HAL_TIM_IC_Start_DMA+0x324>
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	4a1f      	ldr	r2, [pc, #124]	@ (8008be8 <HAL_TIM_IC_Start_DMA+0x388>)
 8008b6c:	4293      	cmp	r3, r2
 8008b6e:	d009      	beq.n	8008b84 <HAL_TIM_IC_Start_DMA+0x324>
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	4a1d      	ldr	r2, [pc, #116]	@ (8008bec <HAL_TIM_IC_Start_DMA+0x38c>)
 8008b76:	4293      	cmp	r3, r2
 8008b78:	d004      	beq.n	8008b84 <HAL_TIM_IC_Start_DMA+0x324>
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	4a1c      	ldr	r2, [pc, #112]	@ (8008bf0 <HAL_TIM_IC_Start_DMA+0x390>)
 8008b80:	4293      	cmp	r3, r2
 8008b82:	d115      	bne.n	8008bb0 <HAL_TIM_IC_Start_DMA+0x350>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	689a      	ldr	r2, [r3, #8]
 8008b8a:	4b1a      	ldr	r3, [pc, #104]	@ (8008bf4 <HAL_TIM_IC_Start_DMA+0x394>)
 8008b8c:	4013      	ands	r3, r2
 8008b8e:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b90:	693b      	ldr	r3, [r7, #16]
 8008b92:	2b06      	cmp	r3, #6
 8008b94:	d015      	beq.n	8008bc2 <HAL_TIM_IC_Start_DMA+0x362>
 8008b96:	693b      	ldr	r3, [r7, #16]
 8008b98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b9c:	d011      	beq.n	8008bc2 <HAL_TIM_IC_Start_DMA+0x362>
    {
      __HAL_TIM_ENABLE(htim);
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	681a      	ldr	r2, [r3, #0]
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f042 0201 	orr.w	r2, r2, #1
 8008bac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bae:	e008      	b.n	8008bc2 <HAL_TIM_IC_Start_DMA+0x362>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	681a      	ldr	r2, [r3, #0]
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f042 0201 	orr.w	r2, r2, #1
 8008bbe:	601a      	str	r2, [r3, #0]
 8008bc0:	e000      	b.n	8008bc4 <HAL_TIM_IC_Start_DMA+0x364>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bc2:	bf00      	nop
  }

  /* Return function status */
  return status;
 8008bc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	3718      	adds	r7, #24
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	bd80      	pop	{r7, pc}
 8008bce:	bf00      	nop
 8008bd0:	08009049 	.word	0x08009049
 8008bd4:	08009111 	.word	0x08009111
 8008bd8:	08008fb7 	.word	0x08008fb7
 8008bdc:	40012c00 	.word	0x40012c00
 8008be0:	40000400 	.word	0x40000400
 8008be4:	40000800 	.word	0x40000800
 8008be8:	40000c00 	.word	0x40000c00
 8008bec:	40013400 	.word	0x40013400
 8008bf0:	40014000 	.word	0x40014000
 8008bf4:	00010007 	.word	0x00010007

08008bf8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b084      	sub	sp, #16
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	68db      	ldr	r3, [r3, #12]
 8008c06:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	691b      	ldr	r3, [r3, #16]
 8008c0e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008c10:	68bb      	ldr	r3, [r7, #8]
 8008c12:	f003 0302 	and.w	r3, r3, #2
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d020      	beq.n	8008c5c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	f003 0302 	and.w	r3, r3, #2
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d01b      	beq.n	8008c5c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	f06f 0202 	mvn.w	r2, #2
 8008c2c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	2201      	movs	r2, #1
 8008c32:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	699b      	ldr	r3, [r3, #24]
 8008c3a:	f003 0303 	and.w	r3, r3, #3
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d003      	beq.n	8008c4a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008c42:	6878      	ldr	r0, [r7, #4]
 8008c44:	f7f9 ff12 	bl	8002a6c <HAL_TIM_IC_CaptureCallback>
 8008c48:	e005      	b.n	8008c56 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	f000 f981 	bl	8008f52 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c50:	6878      	ldr	r0, [r7, #4]
 8008c52:	f000 f992 	bl	8008f7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	2200      	movs	r2, #0
 8008c5a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008c5c:	68bb      	ldr	r3, [r7, #8]
 8008c5e:	f003 0304 	and.w	r3, r3, #4
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d020      	beq.n	8008ca8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	f003 0304 	and.w	r3, r3, #4
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d01b      	beq.n	8008ca8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	f06f 0204 	mvn.w	r2, #4
 8008c78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	2202      	movs	r2, #2
 8008c7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	699b      	ldr	r3, [r3, #24]
 8008c86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d003      	beq.n	8008c96 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c8e:	6878      	ldr	r0, [r7, #4]
 8008c90:	f7f9 feec 	bl	8002a6c <HAL_TIM_IC_CaptureCallback>
 8008c94:	e005      	b.n	8008ca2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	f000 f95b 	bl	8008f52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c9c:	6878      	ldr	r0, [r7, #4]
 8008c9e:	f000 f96c 	bl	8008f7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008ca8:	68bb      	ldr	r3, [r7, #8]
 8008caa:	f003 0308 	and.w	r3, r3, #8
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d020      	beq.n	8008cf4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	f003 0308 	and.w	r3, r3, #8
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d01b      	beq.n	8008cf4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	f06f 0208 	mvn.w	r2, #8
 8008cc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2204      	movs	r2, #4
 8008cca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	69db      	ldr	r3, [r3, #28]
 8008cd2:	f003 0303 	and.w	r3, r3, #3
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d003      	beq.n	8008ce2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	f7f9 fec6 	bl	8002a6c <HAL_TIM_IC_CaptureCallback>
 8008ce0:	e005      	b.n	8008cee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ce2:	6878      	ldr	r0, [r7, #4]
 8008ce4:	f000 f935 	bl	8008f52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ce8:	6878      	ldr	r0, [r7, #4]
 8008cea:	f000 f946 	bl	8008f7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008cf4:	68bb      	ldr	r3, [r7, #8]
 8008cf6:	f003 0310 	and.w	r3, r3, #16
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d020      	beq.n	8008d40 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	f003 0310 	and.w	r3, r3, #16
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d01b      	beq.n	8008d40 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	f06f 0210 	mvn.w	r2, #16
 8008d10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	2208      	movs	r2, #8
 8008d16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	69db      	ldr	r3, [r3, #28]
 8008d1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d003      	beq.n	8008d2e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d26:	6878      	ldr	r0, [r7, #4]
 8008d28:	f7f9 fea0 	bl	8002a6c <HAL_TIM_IC_CaptureCallback>
 8008d2c:	e005      	b.n	8008d3a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d2e:	6878      	ldr	r0, [r7, #4]
 8008d30:	f000 f90f 	bl	8008f52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d34:	6878      	ldr	r0, [r7, #4]
 8008d36:	f000 f920 	bl	8008f7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	f003 0301 	and.w	r3, r3, #1
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d00c      	beq.n	8008d64 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	f003 0301 	and.w	r3, r3, #1
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d007      	beq.n	8008d64 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	f06f 0201 	mvn.w	r2, #1
 8008d5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008d5e:	6878      	ldr	r0, [r7, #4]
 8008d60:	f000 f8ed 	bl	8008f3e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d104      	bne.n	8008d78 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008d6e:	68bb      	ldr	r3, [r7, #8]
 8008d70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d00c      	beq.n	8008d92 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d007      	beq.n	8008d92 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008d8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008d8c:	6878      	ldr	r0, [r7, #4]
 8008d8e:	f000 fc75 	bl	800967c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008d92:	68bb      	ldr	r3, [r7, #8]
 8008d94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d00c      	beq.n	8008db6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d007      	beq.n	8008db6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008dae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008db0:	6878      	ldr	r0, [r7, #4]
 8008db2:	f000 fc6d 	bl	8009690 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008db6:	68bb      	ldr	r3, [r7, #8]
 8008db8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d00c      	beq.n	8008dda <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d007      	beq.n	8008dda <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008dd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008dd4:	6878      	ldr	r0, [r7, #4]
 8008dd6:	f000 f8da 	bl	8008f8e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008dda:	68bb      	ldr	r3, [r7, #8]
 8008ddc:	f003 0320 	and.w	r3, r3, #32
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d00c      	beq.n	8008dfe <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	f003 0320 	and.w	r3, r3, #32
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d007      	beq.n	8008dfe <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f06f 0220 	mvn.w	r2, #32
 8008df6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f000 fc35 	bl	8009668 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008dfe:	bf00      	nop
 8008e00:	3710      	adds	r7, #16
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}

08008e06 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008e06:	b580      	push	{r7, lr}
 8008e08:	b086      	sub	sp, #24
 8008e0a:	af00      	add	r7, sp, #0
 8008e0c:	60f8      	str	r0, [r7, #12]
 8008e0e:	60b9      	str	r1, [r7, #8]
 8008e10:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008e12:	2300      	movs	r3, #0
 8008e14:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008e1c:	2b01      	cmp	r3, #1
 8008e1e:	d101      	bne.n	8008e24 <HAL_TIM_IC_ConfigChannel+0x1e>
 8008e20:	2302      	movs	r3, #2
 8008e22:	e088      	b.n	8008f36 <HAL_TIM_IC_ConfigChannel+0x130>
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	2201      	movs	r2, #1
 8008e28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d11b      	bne.n	8008e6a <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008e36:	68bb      	ldr	r3, [r7, #8]
 8008e38:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008e3e:	68bb      	ldr	r3, [r7, #8]
 8008e40:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8008e42:	f000 fa3f 	bl	80092c4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	699a      	ldr	r2, [r3, #24]
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	f022 020c 	bic.w	r2, r2, #12
 8008e54:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	6999      	ldr	r1, [r3, #24]
 8008e5c:	68bb      	ldr	r3, [r7, #8]
 8008e5e:	689a      	ldr	r2, [r3, #8]
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	430a      	orrs	r2, r1
 8008e66:	619a      	str	r2, [r3, #24]
 8008e68:	e060      	b.n	8008f2c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2b04      	cmp	r3, #4
 8008e6e:	d11c      	bne.n	8008eaa <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008e74:	68bb      	ldr	r3, [r7, #8]
 8008e76:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008e7c:	68bb      	ldr	r3, [r7, #8]
 8008e7e:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8008e80:	f000 fa8e 	bl	80093a0 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	699a      	ldr	r2, [r3, #24]
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008e92:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	6999      	ldr	r1, [r3, #24]
 8008e9a:	68bb      	ldr	r3, [r7, #8]
 8008e9c:	689b      	ldr	r3, [r3, #8]
 8008e9e:	021a      	lsls	r2, r3, #8
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	430a      	orrs	r2, r1
 8008ea6:	619a      	str	r2, [r3, #24]
 8008ea8:	e040      	b.n	8008f2c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2b08      	cmp	r3, #8
 8008eae:	d11b      	bne.n	8008ee8 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008eb4:	68bb      	ldr	r3, [r7, #8]
 8008eb6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008eb8:	68bb      	ldr	r3, [r7, #8]
 8008eba:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008ebc:	68bb      	ldr	r3, [r7, #8]
 8008ebe:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8008ec0:	f000 faab 	bl	800941a <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	69da      	ldr	r2, [r3, #28]
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f022 020c 	bic.w	r2, r2, #12
 8008ed2:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	69d9      	ldr	r1, [r3, #28]
 8008eda:	68bb      	ldr	r3, [r7, #8]
 8008edc:	689a      	ldr	r2, [r3, #8]
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	430a      	orrs	r2, r1
 8008ee4:	61da      	str	r2, [r3, #28]
 8008ee6:	e021      	b.n	8008f2c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2b0c      	cmp	r3, #12
 8008eec:	d11c      	bne.n	8008f28 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008ef2:	68bb      	ldr	r3, [r7, #8]
 8008ef4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008ef6:	68bb      	ldr	r3, [r7, #8]
 8008ef8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008efa:	68bb      	ldr	r3, [r7, #8]
 8008efc:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8008efe:	f000 fac8 	bl	8009492 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	69da      	ldr	r2, [r3, #28]
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008f10:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	69d9      	ldr	r1, [r3, #28]
 8008f18:	68bb      	ldr	r3, [r7, #8]
 8008f1a:	689b      	ldr	r3, [r3, #8]
 8008f1c:	021a      	lsls	r2, r3, #8
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	430a      	orrs	r2, r1
 8008f24:	61da      	str	r2, [r3, #28]
 8008f26:	e001      	b.n	8008f2c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8008f28:	2301      	movs	r3, #1
 8008f2a:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	2200      	movs	r2, #0
 8008f30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008f34:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f36:	4618      	mov	r0, r3
 8008f38:	3718      	adds	r7, #24
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	bd80      	pop	{r7, pc}

08008f3e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008f3e:	b480      	push	{r7}
 8008f40:	b083      	sub	sp, #12
 8008f42:	af00      	add	r7, sp, #0
 8008f44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008f46:	bf00      	nop
 8008f48:	370c      	adds	r7, #12
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f50:	4770      	bx	lr

08008f52 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008f52:	b480      	push	{r7}
 8008f54:	b083      	sub	sp, #12
 8008f56:	af00      	add	r7, sp, #0
 8008f58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008f5a:	bf00      	nop
 8008f5c:	370c      	adds	r7, #12
 8008f5e:	46bd      	mov	sp, r7
 8008f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f64:	4770      	bx	lr

08008f66 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008f66:	b480      	push	{r7}
 8008f68:	b083      	sub	sp, #12
 8008f6a:	af00      	add	r7, sp, #0
 8008f6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8008f6e:	bf00      	nop
 8008f70:	370c      	adds	r7, #12
 8008f72:	46bd      	mov	sp, r7
 8008f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f78:	4770      	bx	lr

08008f7a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008f7a:	b480      	push	{r7}
 8008f7c:	b083      	sub	sp, #12
 8008f7e:	af00      	add	r7, sp, #0
 8008f80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008f82:	bf00      	nop
 8008f84:	370c      	adds	r7, #12
 8008f86:	46bd      	mov	sp, r7
 8008f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8c:	4770      	bx	lr

08008f8e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008f8e:	b480      	push	{r7}
 8008f90:	b083      	sub	sp, #12
 8008f92:	af00      	add	r7, sp, #0
 8008f94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008f96:	bf00      	nop
 8008f98:	370c      	adds	r7, #12
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa0:	4770      	bx	lr

08008fa2 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8008fa2:	b480      	push	{r7}
 8008fa4:	b083      	sub	sp, #12
 8008fa6:	af00      	add	r7, sp, #0
 8008fa8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8008faa:	bf00      	nop
 8008fac:	370c      	adds	r7, #12
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb4:	4770      	bx	lr

08008fb6 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8008fb6:	b580      	push	{r7, lr}
 8008fb8:	b084      	sub	sp, #16
 8008fba:	af00      	add	r7, sp, #0
 8008fbc:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fc2:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fc8:	687a      	ldr	r2, [r7, #4]
 8008fca:	429a      	cmp	r2, r3
 8008fcc:	d107      	bne.n	8008fde <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	2201      	movs	r2, #1
 8008fd2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	2201      	movs	r2, #1
 8008fd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008fdc:	e02a      	b.n	8009034 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fe2:	687a      	ldr	r2, [r7, #4]
 8008fe4:	429a      	cmp	r2, r3
 8008fe6:	d107      	bne.n	8008ff8 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	2202      	movs	r2, #2
 8008fec:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	2201      	movs	r2, #1
 8008ff2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008ff6:	e01d      	b.n	8009034 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ffc:	687a      	ldr	r2, [r7, #4]
 8008ffe:	429a      	cmp	r2, r3
 8009000:	d107      	bne.n	8009012 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	2204      	movs	r2, #4
 8009006:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	2201      	movs	r2, #1
 800900c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009010:	e010      	b.n	8009034 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009016:	687a      	ldr	r2, [r7, #4]
 8009018:	429a      	cmp	r2, r3
 800901a:	d107      	bne.n	800902c <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	2208      	movs	r2, #8
 8009020:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	2201      	movs	r2, #1
 8009026:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800902a:	e003      	b.n	8009034 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	2201      	movs	r2, #1
 8009030:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8009034:	68f8      	ldr	r0, [r7, #12]
 8009036:	f7ff ffb4 	bl	8008fa2 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	2200      	movs	r2, #0
 800903e:	771a      	strb	r2, [r3, #28]
}
 8009040:	bf00      	nop
 8009042:	3710      	adds	r7, #16
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}

08009048 <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b084      	sub	sp, #16
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009054:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800905a:	687a      	ldr	r2, [r7, #4]
 800905c:	429a      	cmp	r2, r3
 800905e:	d10f      	bne.n	8009080 <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	2201      	movs	r2, #1
 8009064:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	69db      	ldr	r3, [r3, #28]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d146      	bne.n	80090fc <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	2201      	movs	r2, #1
 8009072:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	2201      	movs	r2, #1
 800907a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800907e:	e03d      	b.n	80090fc <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009084:	687a      	ldr	r2, [r7, #4]
 8009086:	429a      	cmp	r2, r3
 8009088:	d10f      	bne.n	80090aa <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	2202      	movs	r2, #2
 800908e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	69db      	ldr	r3, [r3, #28]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d131      	bne.n	80090fc <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	2201      	movs	r2, #1
 800909c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	2201      	movs	r2, #1
 80090a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80090a8:	e028      	b.n	80090fc <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090ae:	687a      	ldr	r2, [r7, #4]
 80090b0:	429a      	cmp	r2, r3
 80090b2:	d10f      	bne.n	80090d4 <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	2204      	movs	r2, #4
 80090b8:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	69db      	ldr	r3, [r3, #28]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d11c      	bne.n	80090fc <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	2201      	movs	r2, #1
 80090c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	2201      	movs	r2, #1
 80090ce:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80090d2:	e013      	b.n	80090fc <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090d8:	687a      	ldr	r2, [r7, #4]
 80090da:	429a      	cmp	r2, r3
 80090dc:	d10e      	bne.n	80090fc <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	2208      	movs	r2, #8
 80090e2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	69db      	ldr	r3, [r3, #28]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d107      	bne.n	80090fc <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	2201      	movs	r2, #1
 80090f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	2201      	movs	r2, #1
 80090f8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 80090fc:	68f8      	ldr	r0, [r7, #12]
 80090fe:	f7f9 fcb5 	bl	8002a6c <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	2200      	movs	r2, #0
 8009106:	771a      	strb	r2, [r3, #28]
}
 8009108:	bf00      	nop
 800910a:	3710      	adds	r7, #16
 800910c:	46bd      	mov	sp, r7
 800910e:	bd80      	pop	{r7, pc}

08009110 <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b084      	sub	sp, #16
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800911c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009122:	687a      	ldr	r2, [r7, #4]
 8009124:	429a      	cmp	r2, r3
 8009126:	d103      	bne.n	8009130 <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	2201      	movs	r2, #1
 800912c:	771a      	strb	r2, [r3, #28]
 800912e:	e019      	b.n	8009164 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009134:	687a      	ldr	r2, [r7, #4]
 8009136:	429a      	cmp	r2, r3
 8009138:	d103      	bne.n	8009142 <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	2202      	movs	r2, #2
 800913e:	771a      	strb	r2, [r3, #28]
 8009140:	e010      	b.n	8009164 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009146:	687a      	ldr	r2, [r7, #4]
 8009148:	429a      	cmp	r2, r3
 800914a:	d103      	bne.n	8009154 <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	2204      	movs	r2, #4
 8009150:	771a      	strb	r2, [r3, #28]
 8009152:	e007      	b.n	8009164 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009158:	687a      	ldr	r2, [r7, #4]
 800915a:	429a      	cmp	r2, r3
 800915c:	d102      	bne.n	8009164 <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	2208      	movs	r2, #8
 8009162:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8009164:	68f8      	ldr	r0, [r7, #12]
 8009166:	f7ff fefe 	bl	8008f66 <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	2200      	movs	r2, #0
 800916e:	771a      	strb	r2, [r3, #28]
}
 8009170:	bf00      	nop
 8009172:	3710      	adds	r7, #16
 8009174:	46bd      	mov	sp, r7
 8009176:	bd80      	pop	{r7, pc}

08009178 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009178:	b480      	push	{r7}
 800917a:	b085      	sub	sp, #20
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
 8009180:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	4a46      	ldr	r2, [pc, #280]	@ (80092a4 <TIM_Base_SetConfig+0x12c>)
 800918c:	4293      	cmp	r3, r2
 800918e:	d013      	beq.n	80091b8 <TIM_Base_SetConfig+0x40>
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009196:	d00f      	beq.n	80091b8 <TIM_Base_SetConfig+0x40>
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	4a43      	ldr	r2, [pc, #268]	@ (80092a8 <TIM_Base_SetConfig+0x130>)
 800919c:	4293      	cmp	r3, r2
 800919e:	d00b      	beq.n	80091b8 <TIM_Base_SetConfig+0x40>
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	4a42      	ldr	r2, [pc, #264]	@ (80092ac <TIM_Base_SetConfig+0x134>)
 80091a4:	4293      	cmp	r3, r2
 80091a6:	d007      	beq.n	80091b8 <TIM_Base_SetConfig+0x40>
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	4a41      	ldr	r2, [pc, #260]	@ (80092b0 <TIM_Base_SetConfig+0x138>)
 80091ac:	4293      	cmp	r3, r2
 80091ae:	d003      	beq.n	80091b8 <TIM_Base_SetConfig+0x40>
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	4a40      	ldr	r2, [pc, #256]	@ (80092b4 <TIM_Base_SetConfig+0x13c>)
 80091b4:	4293      	cmp	r3, r2
 80091b6:	d108      	bne.n	80091ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80091c0:	683b      	ldr	r3, [r7, #0]
 80091c2:	685b      	ldr	r3, [r3, #4]
 80091c4:	68fa      	ldr	r2, [r7, #12]
 80091c6:	4313      	orrs	r3, r2
 80091c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	4a35      	ldr	r2, [pc, #212]	@ (80092a4 <TIM_Base_SetConfig+0x12c>)
 80091ce:	4293      	cmp	r3, r2
 80091d0:	d01f      	beq.n	8009212 <TIM_Base_SetConfig+0x9a>
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80091d8:	d01b      	beq.n	8009212 <TIM_Base_SetConfig+0x9a>
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	4a32      	ldr	r2, [pc, #200]	@ (80092a8 <TIM_Base_SetConfig+0x130>)
 80091de:	4293      	cmp	r3, r2
 80091e0:	d017      	beq.n	8009212 <TIM_Base_SetConfig+0x9a>
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	4a31      	ldr	r2, [pc, #196]	@ (80092ac <TIM_Base_SetConfig+0x134>)
 80091e6:	4293      	cmp	r3, r2
 80091e8:	d013      	beq.n	8009212 <TIM_Base_SetConfig+0x9a>
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	4a30      	ldr	r2, [pc, #192]	@ (80092b0 <TIM_Base_SetConfig+0x138>)
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d00f      	beq.n	8009212 <TIM_Base_SetConfig+0x9a>
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	4a2f      	ldr	r2, [pc, #188]	@ (80092b4 <TIM_Base_SetConfig+0x13c>)
 80091f6:	4293      	cmp	r3, r2
 80091f8:	d00b      	beq.n	8009212 <TIM_Base_SetConfig+0x9a>
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	4a2e      	ldr	r2, [pc, #184]	@ (80092b8 <TIM_Base_SetConfig+0x140>)
 80091fe:	4293      	cmp	r3, r2
 8009200:	d007      	beq.n	8009212 <TIM_Base_SetConfig+0x9a>
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	4a2d      	ldr	r2, [pc, #180]	@ (80092bc <TIM_Base_SetConfig+0x144>)
 8009206:	4293      	cmp	r3, r2
 8009208:	d003      	beq.n	8009212 <TIM_Base_SetConfig+0x9a>
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	4a2c      	ldr	r2, [pc, #176]	@ (80092c0 <TIM_Base_SetConfig+0x148>)
 800920e:	4293      	cmp	r3, r2
 8009210:	d108      	bne.n	8009224 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009218:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800921a:	683b      	ldr	r3, [r7, #0]
 800921c:	68db      	ldr	r3, [r3, #12]
 800921e:	68fa      	ldr	r2, [r7, #12]
 8009220:	4313      	orrs	r3, r2
 8009222:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	695b      	ldr	r3, [r3, #20]
 800922e:	4313      	orrs	r3, r2
 8009230:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	68fa      	ldr	r2, [r7, #12]
 8009236:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	689a      	ldr	r2, [r3, #8]
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	681a      	ldr	r2, [r3, #0]
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	4a16      	ldr	r2, [pc, #88]	@ (80092a4 <TIM_Base_SetConfig+0x12c>)
 800924c:	4293      	cmp	r3, r2
 800924e:	d00f      	beq.n	8009270 <TIM_Base_SetConfig+0xf8>
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	4a18      	ldr	r2, [pc, #96]	@ (80092b4 <TIM_Base_SetConfig+0x13c>)
 8009254:	4293      	cmp	r3, r2
 8009256:	d00b      	beq.n	8009270 <TIM_Base_SetConfig+0xf8>
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	4a17      	ldr	r2, [pc, #92]	@ (80092b8 <TIM_Base_SetConfig+0x140>)
 800925c:	4293      	cmp	r3, r2
 800925e:	d007      	beq.n	8009270 <TIM_Base_SetConfig+0xf8>
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	4a16      	ldr	r2, [pc, #88]	@ (80092bc <TIM_Base_SetConfig+0x144>)
 8009264:	4293      	cmp	r3, r2
 8009266:	d003      	beq.n	8009270 <TIM_Base_SetConfig+0xf8>
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	4a15      	ldr	r2, [pc, #84]	@ (80092c0 <TIM_Base_SetConfig+0x148>)
 800926c:	4293      	cmp	r3, r2
 800926e:	d103      	bne.n	8009278 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	691a      	ldr	r2, [r3, #16]
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	2201      	movs	r2, #1
 800927c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	691b      	ldr	r3, [r3, #16]
 8009282:	f003 0301 	and.w	r3, r3, #1
 8009286:	2b01      	cmp	r3, #1
 8009288:	d105      	bne.n	8009296 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	691b      	ldr	r3, [r3, #16]
 800928e:	f023 0201 	bic.w	r2, r3, #1
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	611a      	str	r2, [r3, #16]
  }
}
 8009296:	bf00      	nop
 8009298:	3714      	adds	r7, #20
 800929a:	46bd      	mov	sp, r7
 800929c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a0:	4770      	bx	lr
 80092a2:	bf00      	nop
 80092a4:	40012c00 	.word	0x40012c00
 80092a8:	40000400 	.word	0x40000400
 80092ac:	40000800 	.word	0x40000800
 80092b0:	40000c00 	.word	0x40000c00
 80092b4:	40013400 	.word	0x40013400
 80092b8:	40014000 	.word	0x40014000
 80092bc:	40014400 	.word	0x40014400
 80092c0:	40014800 	.word	0x40014800

080092c4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80092c4:	b480      	push	{r7}
 80092c6:	b087      	sub	sp, #28
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	60f8      	str	r0, [r7, #12]
 80092cc:	60b9      	str	r1, [r7, #8]
 80092ce:	607a      	str	r2, [r7, #4]
 80092d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	6a1b      	ldr	r3, [r3, #32]
 80092d6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	6a1b      	ldr	r3, [r3, #32]
 80092dc:	f023 0201 	bic.w	r2, r3, #1
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	699b      	ldr	r3, [r3, #24]
 80092e8:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	4a26      	ldr	r2, [pc, #152]	@ (8009388 <TIM_TI1_SetConfig+0xc4>)
 80092ee:	4293      	cmp	r3, r2
 80092f0:	d017      	beq.n	8009322 <TIM_TI1_SetConfig+0x5e>
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80092f8:	d013      	beq.n	8009322 <TIM_TI1_SetConfig+0x5e>
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	4a23      	ldr	r2, [pc, #140]	@ (800938c <TIM_TI1_SetConfig+0xc8>)
 80092fe:	4293      	cmp	r3, r2
 8009300:	d00f      	beq.n	8009322 <TIM_TI1_SetConfig+0x5e>
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	4a22      	ldr	r2, [pc, #136]	@ (8009390 <TIM_TI1_SetConfig+0xcc>)
 8009306:	4293      	cmp	r3, r2
 8009308:	d00b      	beq.n	8009322 <TIM_TI1_SetConfig+0x5e>
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	4a21      	ldr	r2, [pc, #132]	@ (8009394 <TIM_TI1_SetConfig+0xd0>)
 800930e:	4293      	cmp	r3, r2
 8009310:	d007      	beq.n	8009322 <TIM_TI1_SetConfig+0x5e>
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	4a20      	ldr	r2, [pc, #128]	@ (8009398 <TIM_TI1_SetConfig+0xd4>)
 8009316:	4293      	cmp	r3, r2
 8009318:	d003      	beq.n	8009322 <TIM_TI1_SetConfig+0x5e>
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	4a1f      	ldr	r2, [pc, #124]	@ (800939c <TIM_TI1_SetConfig+0xd8>)
 800931e:	4293      	cmp	r3, r2
 8009320:	d101      	bne.n	8009326 <TIM_TI1_SetConfig+0x62>
 8009322:	2301      	movs	r3, #1
 8009324:	e000      	b.n	8009328 <TIM_TI1_SetConfig+0x64>
 8009326:	2300      	movs	r3, #0
 8009328:	2b00      	cmp	r3, #0
 800932a:	d008      	beq.n	800933e <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800932c:	697b      	ldr	r3, [r7, #20]
 800932e:	f023 0303 	bic.w	r3, r3, #3
 8009332:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8009334:	697a      	ldr	r2, [r7, #20]
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	4313      	orrs	r3, r2
 800933a:	617b      	str	r3, [r7, #20]
 800933c:	e003      	b.n	8009346 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800933e:	697b      	ldr	r3, [r7, #20]
 8009340:	f043 0301 	orr.w	r3, r3, #1
 8009344:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009346:	697b      	ldr	r3, [r7, #20]
 8009348:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800934c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800934e:	683b      	ldr	r3, [r7, #0]
 8009350:	011b      	lsls	r3, r3, #4
 8009352:	b2db      	uxtb	r3, r3
 8009354:	697a      	ldr	r2, [r7, #20]
 8009356:	4313      	orrs	r3, r2
 8009358:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800935a:	693b      	ldr	r3, [r7, #16]
 800935c:	f023 030a 	bic.w	r3, r3, #10
 8009360:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8009362:	68bb      	ldr	r3, [r7, #8]
 8009364:	f003 030a 	and.w	r3, r3, #10
 8009368:	693a      	ldr	r2, [r7, #16]
 800936a:	4313      	orrs	r3, r2
 800936c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	697a      	ldr	r2, [r7, #20]
 8009372:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	693a      	ldr	r2, [r7, #16]
 8009378:	621a      	str	r2, [r3, #32]
}
 800937a:	bf00      	nop
 800937c:	371c      	adds	r7, #28
 800937e:	46bd      	mov	sp, r7
 8009380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009384:	4770      	bx	lr
 8009386:	bf00      	nop
 8009388:	40012c00 	.word	0x40012c00
 800938c:	40000400 	.word	0x40000400
 8009390:	40000800 	.word	0x40000800
 8009394:	40000c00 	.word	0x40000c00
 8009398:	40013400 	.word	0x40013400
 800939c:	40014000 	.word	0x40014000

080093a0 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80093a0:	b480      	push	{r7}
 80093a2:	b087      	sub	sp, #28
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	60f8      	str	r0, [r7, #12]
 80093a8:	60b9      	str	r1, [r7, #8]
 80093aa:	607a      	str	r2, [r7, #4]
 80093ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	6a1b      	ldr	r3, [r3, #32]
 80093b2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	6a1b      	ldr	r3, [r3, #32]
 80093b8:	f023 0210 	bic.w	r2, r3, #16
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	699b      	ldr	r3, [r3, #24]
 80093c4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80093c6:	693b      	ldr	r3, [r7, #16]
 80093c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80093cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	021b      	lsls	r3, r3, #8
 80093d2:	693a      	ldr	r2, [r7, #16]
 80093d4:	4313      	orrs	r3, r2
 80093d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80093d8:	693b      	ldr	r3, [r7, #16]
 80093da:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80093de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	031b      	lsls	r3, r3, #12
 80093e4:	b29b      	uxth	r3, r3
 80093e6:	693a      	ldr	r2, [r7, #16]
 80093e8:	4313      	orrs	r3, r2
 80093ea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80093ec:	697b      	ldr	r3, [r7, #20]
 80093ee:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80093f2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80093f4:	68bb      	ldr	r3, [r7, #8]
 80093f6:	011b      	lsls	r3, r3, #4
 80093f8:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80093fc:	697a      	ldr	r2, [r7, #20]
 80093fe:	4313      	orrs	r3, r2
 8009400:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	693a      	ldr	r2, [r7, #16]
 8009406:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	697a      	ldr	r2, [r7, #20]
 800940c:	621a      	str	r2, [r3, #32]
}
 800940e:	bf00      	nop
 8009410:	371c      	adds	r7, #28
 8009412:	46bd      	mov	sp, r7
 8009414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009418:	4770      	bx	lr

0800941a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800941a:	b480      	push	{r7}
 800941c:	b087      	sub	sp, #28
 800941e:	af00      	add	r7, sp, #0
 8009420:	60f8      	str	r0, [r7, #12]
 8009422:	60b9      	str	r1, [r7, #8]
 8009424:	607a      	str	r2, [r7, #4]
 8009426:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	6a1b      	ldr	r3, [r3, #32]
 800942c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	6a1b      	ldr	r3, [r3, #32]
 8009432:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	69db      	ldr	r3, [r3, #28]
 800943e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8009440:	693b      	ldr	r3, [r7, #16]
 8009442:	f023 0303 	bic.w	r3, r3, #3
 8009446:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8009448:	693a      	ldr	r2, [r7, #16]
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	4313      	orrs	r3, r2
 800944e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8009450:	693b      	ldr	r3, [r7, #16]
 8009452:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009456:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8009458:	683b      	ldr	r3, [r7, #0]
 800945a:	011b      	lsls	r3, r3, #4
 800945c:	b2db      	uxtb	r3, r3
 800945e:	693a      	ldr	r2, [r7, #16]
 8009460:	4313      	orrs	r3, r2
 8009462:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8009464:	697b      	ldr	r3, [r7, #20]
 8009466:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800946a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800946c:	68bb      	ldr	r3, [r7, #8]
 800946e:	021b      	lsls	r3, r3, #8
 8009470:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8009474:	697a      	ldr	r2, [r7, #20]
 8009476:	4313      	orrs	r3, r2
 8009478:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	693a      	ldr	r2, [r7, #16]
 800947e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	697a      	ldr	r2, [r7, #20]
 8009484:	621a      	str	r2, [r3, #32]
}
 8009486:	bf00      	nop
 8009488:	371c      	adds	r7, #28
 800948a:	46bd      	mov	sp, r7
 800948c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009490:	4770      	bx	lr

08009492 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009492:	b480      	push	{r7}
 8009494:	b087      	sub	sp, #28
 8009496:	af00      	add	r7, sp, #0
 8009498:	60f8      	str	r0, [r7, #12]
 800949a:	60b9      	str	r1, [r7, #8]
 800949c:	607a      	str	r2, [r7, #4]
 800949e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	6a1b      	ldr	r3, [r3, #32]
 80094a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	6a1b      	ldr	r3, [r3, #32]
 80094aa:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	69db      	ldr	r3, [r3, #28]
 80094b6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80094b8:	693b      	ldr	r3, [r7, #16]
 80094ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80094be:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	021b      	lsls	r3, r3, #8
 80094c4:	693a      	ldr	r2, [r7, #16]
 80094c6:	4313      	orrs	r3, r2
 80094c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80094ca:	693b      	ldr	r3, [r7, #16]
 80094cc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80094d0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80094d2:	683b      	ldr	r3, [r7, #0]
 80094d4:	031b      	lsls	r3, r3, #12
 80094d6:	b29b      	uxth	r3, r3
 80094d8:	693a      	ldr	r2, [r7, #16]
 80094da:	4313      	orrs	r3, r2
 80094dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80094de:	697b      	ldr	r3, [r7, #20]
 80094e0:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80094e4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80094e6:	68bb      	ldr	r3, [r7, #8]
 80094e8:	031b      	lsls	r3, r3, #12
 80094ea:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80094ee:	697a      	ldr	r2, [r7, #20]
 80094f0:	4313      	orrs	r3, r2
 80094f2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	693a      	ldr	r2, [r7, #16]
 80094f8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	697a      	ldr	r2, [r7, #20]
 80094fe:	621a      	str	r2, [r3, #32]
}
 8009500:	bf00      	nop
 8009502:	371c      	adds	r7, #28
 8009504:	46bd      	mov	sp, r7
 8009506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950a:	4770      	bx	lr

0800950c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800950c:	b480      	push	{r7}
 800950e:	b087      	sub	sp, #28
 8009510:	af00      	add	r7, sp, #0
 8009512:	60f8      	str	r0, [r7, #12]
 8009514:	60b9      	str	r1, [r7, #8]
 8009516:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009518:	68bb      	ldr	r3, [r7, #8]
 800951a:	f003 031f 	and.w	r3, r3, #31
 800951e:	2201      	movs	r2, #1
 8009520:	fa02 f303 	lsl.w	r3, r2, r3
 8009524:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	6a1a      	ldr	r2, [r3, #32]
 800952a:	697b      	ldr	r3, [r7, #20]
 800952c:	43db      	mvns	r3, r3
 800952e:	401a      	ands	r2, r3
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	6a1a      	ldr	r2, [r3, #32]
 8009538:	68bb      	ldr	r3, [r7, #8]
 800953a:	f003 031f 	and.w	r3, r3, #31
 800953e:	6879      	ldr	r1, [r7, #4]
 8009540:	fa01 f303 	lsl.w	r3, r1, r3
 8009544:	431a      	orrs	r2, r3
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	621a      	str	r2, [r3, #32]
}
 800954a:	bf00      	nop
 800954c:	371c      	adds	r7, #28
 800954e:	46bd      	mov	sp, r7
 8009550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009554:	4770      	bx	lr
	...

08009558 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009558:	b480      	push	{r7}
 800955a:	b085      	sub	sp, #20
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
 8009560:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009568:	2b01      	cmp	r3, #1
 800956a:	d101      	bne.n	8009570 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800956c:	2302      	movs	r3, #2
 800956e:	e068      	b.n	8009642 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	2201      	movs	r2, #1
 8009574:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	2202      	movs	r2, #2
 800957c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	685b      	ldr	r3, [r3, #4]
 8009586:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	689b      	ldr	r3, [r3, #8]
 800958e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	4a2e      	ldr	r2, [pc, #184]	@ (8009650 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009596:	4293      	cmp	r3, r2
 8009598:	d004      	beq.n	80095a4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	4a2d      	ldr	r2, [pc, #180]	@ (8009654 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80095a0:	4293      	cmp	r3, r2
 80095a2:	d108      	bne.n	80095b6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80095aa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	685b      	ldr	r3, [r3, #4]
 80095b0:	68fa      	ldr	r2, [r7, #12]
 80095b2:	4313      	orrs	r3, r2
 80095b4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80095bc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80095be:	683b      	ldr	r3, [r7, #0]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	68fa      	ldr	r2, [r7, #12]
 80095c4:	4313      	orrs	r3, r2
 80095c6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	68fa      	ldr	r2, [r7, #12]
 80095ce:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	4a1e      	ldr	r2, [pc, #120]	@ (8009650 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80095d6:	4293      	cmp	r3, r2
 80095d8:	d01d      	beq.n	8009616 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095e2:	d018      	beq.n	8009616 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	4a1b      	ldr	r2, [pc, #108]	@ (8009658 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80095ea:	4293      	cmp	r3, r2
 80095ec:	d013      	beq.n	8009616 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	4a1a      	ldr	r2, [pc, #104]	@ (800965c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80095f4:	4293      	cmp	r3, r2
 80095f6:	d00e      	beq.n	8009616 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	4a18      	ldr	r2, [pc, #96]	@ (8009660 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80095fe:	4293      	cmp	r3, r2
 8009600:	d009      	beq.n	8009616 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	4a13      	ldr	r2, [pc, #76]	@ (8009654 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009608:	4293      	cmp	r3, r2
 800960a:	d004      	beq.n	8009616 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	4a14      	ldr	r2, [pc, #80]	@ (8009664 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009612:	4293      	cmp	r3, r2
 8009614:	d10c      	bne.n	8009630 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009616:	68bb      	ldr	r3, [r7, #8]
 8009618:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800961c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800961e:	683b      	ldr	r3, [r7, #0]
 8009620:	689b      	ldr	r3, [r3, #8]
 8009622:	68ba      	ldr	r2, [r7, #8]
 8009624:	4313      	orrs	r3, r2
 8009626:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	68ba      	ldr	r2, [r7, #8]
 800962e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2201      	movs	r2, #1
 8009634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	2200      	movs	r2, #0
 800963c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009640:	2300      	movs	r3, #0
}
 8009642:	4618      	mov	r0, r3
 8009644:	3714      	adds	r7, #20
 8009646:	46bd      	mov	sp, r7
 8009648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964c:	4770      	bx	lr
 800964e:	bf00      	nop
 8009650:	40012c00 	.word	0x40012c00
 8009654:	40013400 	.word	0x40013400
 8009658:	40000400 	.word	0x40000400
 800965c:	40000800 	.word	0x40000800
 8009660:	40000c00 	.word	0x40000c00
 8009664:	40014000 	.word	0x40014000

08009668 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009668:	b480      	push	{r7}
 800966a:	b083      	sub	sp, #12
 800966c:	af00      	add	r7, sp, #0
 800966e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009670:	bf00      	nop
 8009672:	370c      	adds	r7, #12
 8009674:	46bd      	mov	sp, r7
 8009676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967a:	4770      	bx	lr

0800967c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800967c:	b480      	push	{r7}
 800967e:	b083      	sub	sp, #12
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009684:	bf00      	nop
 8009686:	370c      	adds	r7, #12
 8009688:	46bd      	mov	sp, r7
 800968a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968e:	4770      	bx	lr

08009690 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009690:	b480      	push	{r7}
 8009692:	b083      	sub	sp, #12
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009698:	bf00      	nop
 800969a:	370c      	adds	r7, #12
 800969c:	46bd      	mov	sp, r7
 800969e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a2:	4770      	bx	lr

080096a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b082      	sub	sp, #8
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d101      	bne.n	80096b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80096b2:	2301      	movs	r3, #1
 80096b4:	e040      	b.n	8009738 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d106      	bne.n	80096cc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	2200      	movs	r2, #0
 80096c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80096c6:	6878      	ldr	r0, [r7, #4]
 80096c8:	f7f9 ff6c 	bl	80035a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	2224      	movs	r2, #36	@ 0x24
 80096d0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	681a      	ldr	r2, [r3, #0]
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	f022 0201 	bic.w	r2, r2, #1
 80096e0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d002      	beq.n	80096f0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80096ea:	6878      	ldr	r0, [r7, #4]
 80096ec:	f000 fb6a 	bl	8009dc4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80096f0:	6878      	ldr	r0, [r7, #4]
 80096f2:	f000 f8af 	bl	8009854 <UART_SetConfig>
 80096f6:	4603      	mov	r3, r0
 80096f8:	2b01      	cmp	r3, #1
 80096fa:	d101      	bne.n	8009700 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80096fc:	2301      	movs	r3, #1
 80096fe:	e01b      	b.n	8009738 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	685a      	ldr	r2, [r3, #4]
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800970e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	689a      	ldr	r2, [r3, #8]
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800971e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	681a      	ldr	r2, [r3, #0]
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	f042 0201 	orr.w	r2, r2, #1
 800972e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009730:	6878      	ldr	r0, [r7, #4]
 8009732:	f000 fbe9 	bl	8009f08 <UART_CheckIdleState>
 8009736:	4603      	mov	r3, r0
}
 8009738:	4618      	mov	r0, r3
 800973a:	3708      	adds	r7, #8
 800973c:	46bd      	mov	sp, r7
 800973e:	bd80      	pop	{r7, pc}

08009740 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009740:	b580      	push	{r7, lr}
 8009742:	b08a      	sub	sp, #40	@ 0x28
 8009744:	af02      	add	r7, sp, #8
 8009746:	60f8      	str	r0, [r7, #12]
 8009748:	60b9      	str	r1, [r7, #8]
 800974a:	603b      	str	r3, [r7, #0]
 800974c:	4613      	mov	r3, r2
 800974e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009754:	2b20      	cmp	r3, #32
 8009756:	d177      	bne.n	8009848 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8009758:	68bb      	ldr	r3, [r7, #8]
 800975a:	2b00      	cmp	r3, #0
 800975c:	d002      	beq.n	8009764 <HAL_UART_Transmit+0x24>
 800975e:	88fb      	ldrh	r3, [r7, #6]
 8009760:	2b00      	cmp	r3, #0
 8009762:	d101      	bne.n	8009768 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8009764:	2301      	movs	r3, #1
 8009766:	e070      	b.n	800984a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	2200      	movs	r2, #0
 800976c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	2221      	movs	r2, #33	@ 0x21
 8009774:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009776:	f7fa fd77 	bl	8004268 <HAL_GetTick>
 800977a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	88fa      	ldrh	r2, [r7, #6]
 8009780:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	88fa      	ldrh	r2, [r7, #6]
 8009788:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	689b      	ldr	r3, [r3, #8]
 8009790:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009794:	d108      	bne.n	80097a8 <HAL_UART_Transmit+0x68>
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	691b      	ldr	r3, [r3, #16]
 800979a:	2b00      	cmp	r3, #0
 800979c:	d104      	bne.n	80097a8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800979e:	2300      	movs	r3, #0
 80097a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80097a2:	68bb      	ldr	r3, [r7, #8]
 80097a4:	61bb      	str	r3, [r7, #24]
 80097a6:	e003      	b.n	80097b0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80097a8:	68bb      	ldr	r3, [r7, #8]
 80097aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80097ac:	2300      	movs	r3, #0
 80097ae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80097b0:	e02f      	b.n	8009812 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	9300      	str	r3, [sp, #0]
 80097b6:	697b      	ldr	r3, [r7, #20]
 80097b8:	2200      	movs	r2, #0
 80097ba:	2180      	movs	r1, #128	@ 0x80
 80097bc:	68f8      	ldr	r0, [r7, #12]
 80097be:	f000 fc4b 	bl	800a058 <UART_WaitOnFlagUntilTimeout>
 80097c2:	4603      	mov	r3, r0
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d004      	beq.n	80097d2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	2220      	movs	r2, #32
 80097cc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80097ce:	2303      	movs	r3, #3
 80097d0:	e03b      	b.n	800984a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80097d2:	69fb      	ldr	r3, [r7, #28]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d10b      	bne.n	80097f0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80097d8:	69bb      	ldr	r3, [r7, #24]
 80097da:	881a      	ldrh	r2, [r3, #0]
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80097e4:	b292      	uxth	r2, r2
 80097e6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80097e8:	69bb      	ldr	r3, [r7, #24]
 80097ea:	3302      	adds	r3, #2
 80097ec:	61bb      	str	r3, [r7, #24]
 80097ee:	e007      	b.n	8009800 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80097f0:	69fb      	ldr	r3, [r7, #28]
 80097f2:	781a      	ldrb	r2, [r3, #0]
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80097fa:	69fb      	ldr	r3, [r7, #28]
 80097fc:	3301      	adds	r3, #1
 80097fe:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009806:	b29b      	uxth	r3, r3
 8009808:	3b01      	subs	r3, #1
 800980a:	b29a      	uxth	r2, r3
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009818:	b29b      	uxth	r3, r3
 800981a:	2b00      	cmp	r3, #0
 800981c:	d1c9      	bne.n	80097b2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800981e:	683b      	ldr	r3, [r7, #0]
 8009820:	9300      	str	r3, [sp, #0]
 8009822:	697b      	ldr	r3, [r7, #20]
 8009824:	2200      	movs	r2, #0
 8009826:	2140      	movs	r1, #64	@ 0x40
 8009828:	68f8      	ldr	r0, [r7, #12]
 800982a:	f000 fc15 	bl	800a058 <UART_WaitOnFlagUntilTimeout>
 800982e:	4603      	mov	r3, r0
 8009830:	2b00      	cmp	r3, #0
 8009832:	d004      	beq.n	800983e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	2220      	movs	r2, #32
 8009838:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800983a:	2303      	movs	r3, #3
 800983c:	e005      	b.n	800984a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	2220      	movs	r2, #32
 8009842:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8009844:	2300      	movs	r3, #0
 8009846:	e000      	b.n	800984a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8009848:	2302      	movs	r3, #2
  }
}
 800984a:	4618      	mov	r0, r3
 800984c:	3720      	adds	r7, #32
 800984e:	46bd      	mov	sp, r7
 8009850:	bd80      	pop	{r7, pc}
	...

08009854 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009854:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009858:	b08a      	sub	sp, #40	@ 0x28
 800985a:	af00      	add	r7, sp, #0
 800985c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800985e:	2300      	movs	r3, #0
 8009860:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	689a      	ldr	r2, [r3, #8]
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	691b      	ldr	r3, [r3, #16]
 800986c:	431a      	orrs	r2, r3
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	695b      	ldr	r3, [r3, #20]
 8009872:	431a      	orrs	r2, r3
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	69db      	ldr	r3, [r3, #28]
 8009878:	4313      	orrs	r3, r2
 800987a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	681a      	ldr	r2, [r3, #0]
 8009882:	4ba4      	ldr	r3, [pc, #656]	@ (8009b14 <UART_SetConfig+0x2c0>)
 8009884:	4013      	ands	r3, r2
 8009886:	68fa      	ldr	r2, [r7, #12]
 8009888:	6812      	ldr	r2, [r2, #0]
 800988a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800988c:	430b      	orrs	r3, r1
 800988e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	685b      	ldr	r3, [r3, #4]
 8009896:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	68da      	ldr	r2, [r3, #12]
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	430a      	orrs	r2, r1
 80098a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	699b      	ldr	r3, [r3, #24]
 80098aa:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	4a99      	ldr	r2, [pc, #612]	@ (8009b18 <UART_SetConfig+0x2c4>)
 80098b2:	4293      	cmp	r3, r2
 80098b4:	d004      	beq.n	80098c0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	6a1b      	ldr	r3, [r3, #32]
 80098ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80098bc:	4313      	orrs	r3, r2
 80098be:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	689b      	ldr	r3, [r3, #8]
 80098c6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80098d0:	430a      	orrs	r2, r1
 80098d2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	4a90      	ldr	r2, [pc, #576]	@ (8009b1c <UART_SetConfig+0x2c8>)
 80098da:	4293      	cmp	r3, r2
 80098dc:	d126      	bne.n	800992c <UART_SetConfig+0xd8>
 80098de:	4b90      	ldr	r3, [pc, #576]	@ (8009b20 <UART_SetConfig+0x2cc>)
 80098e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80098e4:	f003 0303 	and.w	r3, r3, #3
 80098e8:	2b03      	cmp	r3, #3
 80098ea:	d81b      	bhi.n	8009924 <UART_SetConfig+0xd0>
 80098ec:	a201      	add	r2, pc, #4	@ (adr r2, 80098f4 <UART_SetConfig+0xa0>)
 80098ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098f2:	bf00      	nop
 80098f4:	08009905 	.word	0x08009905
 80098f8:	08009915 	.word	0x08009915
 80098fc:	0800990d 	.word	0x0800990d
 8009900:	0800991d 	.word	0x0800991d
 8009904:	2301      	movs	r3, #1
 8009906:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800990a:	e116      	b.n	8009b3a <UART_SetConfig+0x2e6>
 800990c:	2302      	movs	r3, #2
 800990e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009912:	e112      	b.n	8009b3a <UART_SetConfig+0x2e6>
 8009914:	2304      	movs	r3, #4
 8009916:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800991a:	e10e      	b.n	8009b3a <UART_SetConfig+0x2e6>
 800991c:	2308      	movs	r3, #8
 800991e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009922:	e10a      	b.n	8009b3a <UART_SetConfig+0x2e6>
 8009924:	2310      	movs	r3, #16
 8009926:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800992a:	e106      	b.n	8009b3a <UART_SetConfig+0x2e6>
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	4a7c      	ldr	r2, [pc, #496]	@ (8009b24 <UART_SetConfig+0x2d0>)
 8009932:	4293      	cmp	r3, r2
 8009934:	d138      	bne.n	80099a8 <UART_SetConfig+0x154>
 8009936:	4b7a      	ldr	r3, [pc, #488]	@ (8009b20 <UART_SetConfig+0x2cc>)
 8009938:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800993c:	f003 030c 	and.w	r3, r3, #12
 8009940:	2b0c      	cmp	r3, #12
 8009942:	d82d      	bhi.n	80099a0 <UART_SetConfig+0x14c>
 8009944:	a201      	add	r2, pc, #4	@ (adr r2, 800994c <UART_SetConfig+0xf8>)
 8009946:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800994a:	bf00      	nop
 800994c:	08009981 	.word	0x08009981
 8009950:	080099a1 	.word	0x080099a1
 8009954:	080099a1 	.word	0x080099a1
 8009958:	080099a1 	.word	0x080099a1
 800995c:	08009991 	.word	0x08009991
 8009960:	080099a1 	.word	0x080099a1
 8009964:	080099a1 	.word	0x080099a1
 8009968:	080099a1 	.word	0x080099a1
 800996c:	08009989 	.word	0x08009989
 8009970:	080099a1 	.word	0x080099a1
 8009974:	080099a1 	.word	0x080099a1
 8009978:	080099a1 	.word	0x080099a1
 800997c:	08009999 	.word	0x08009999
 8009980:	2300      	movs	r3, #0
 8009982:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009986:	e0d8      	b.n	8009b3a <UART_SetConfig+0x2e6>
 8009988:	2302      	movs	r3, #2
 800998a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800998e:	e0d4      	b.n	8009b3a <UART_SetConfig+0x2e6>
 8009990:	2304      	movs	r3, #4
 8009992:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009996:	e0d0      	b.n	8009b3a <UART_SetConfig+0x2e6>
 8009998:	2308      	movs	r3, #8
 800999a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800999e:	e0cc      	b.n	8009b3a <UART_SetConfig+0x2e6>
 80099a0:	2310      	movs	r3, #16
 80099a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80099a6:	e0c8      	b.n	8009b3a <UART_SetConfig+0x2e6>
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	4a5e      	ldr	r2, [pc, #376]	@ (8009b28 <UART_SetConfig+0x2d4>)
 80099ae:	4293      	cmp	r3, r2
 80099b0:	d125      	bne.n	80099fe <UART_SetConfig+0x1aa>
 80099b2:	4b5b      	ldr	r3, [pc, #364]	@ (8009b20 <UART_SetConfig+0x2cc>)
 80099b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80099b8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80099bc:	2b30      	cmp	r3, #48	@ 0x30
 80099be:	d016      	beq.n	80099ee <UART_SetConfig+0x19a>
 80099c0:	2b30      	cmp	r3, #48	@ 0x30
 80099c2:	d818      	bhi.n	80099f6 <UART_SetConfig+0x1a2>
 80099c4:	2b20      	cmp	r3, #32
 80099c6:	d00a      	beq.n	80099de <UART_SetConfig+0x18a>
 80099c8:	2b20      	cmp	r3, #32
 80099ca:	d814      	bhi.n	80099f6 <UART_SetConfig+0x1a2>
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d002      	beq.n	80099d6 <UART_SetConfig+0x182>
 80099d0:	2b10      	cmp	r3, #16
 80099d2:	d008      	beq.n	80099e6 <UART_SetConfig+0x192>
 80099d4:	e00f      	b.n	80099f6 <UART_SetConfig+0x1a2>
 80099d6:	2300      	movs	r3, #0
 80099d8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80099dc:	e0ad      	b.n	8009b3a <UART_SetConfig+0x2e6>
 80099de:	2302      	movs	r3, #2
 80099e0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80099e4:	e0a9      	b.n	8009b3a <UART_SetConfig+0x2e6>
 80099e6:	2304      	movs	r3, #4
 80099e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80099ec:	e0a5      	b.n	8009b3a <UART_SetConfig+0x2e6>
 80099ee:	2308      	movs	r3, #8
 80099f0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80099f4:	e0a1      	b.n	8009b3a <UART_SetConfig+0x2e6>
 80099f6:	2310      	movs	r3, #16
 80099f8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80099fc:	e09d      	b.n	8009b3a <UART_SetConfig+0x2e6>
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	4a4a      	ldr	r2, [pc, #296]	@ (8009b2c <UART_SetConfig+0x2d8>)
 8009a04:	4293      	cmp	r3, r2
 8009a06:	d125      	bne.n	8009a54 <UART_SetConfig+0x200>
 8009a08:	4b45      	ldr	r3, [pc, #276]	@ (8009b20 <UART_SetConfig+0x2cc>)
 8009a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a0e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009a12:	2bc0      	cmp	r3, #192	@ 0xc0
 8009a14:	d016      	beq.n	8009a44 <UART_SetConfig+0x1f0>
 8009a16:	2bc0      	cmp	r3, #192	@ 0xc0
 8009a18:	d818      	bhi.n	8009a4c <UART_SetConfig+0x1f8>
 8009a1a:	2b80      	cmp	r3, #128	@ 0x80
 8009a1c:	d00a      	beq.n	8009a34 <UART_SetConfig+0x1e0>
 8009a1e:	2b80      	cmp	r3, #128	@ 0x80
 8009a20:	d814      	bhi.n	8009a4c <UART_SetConfig+0x1f8>
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d002      	beq.n	8009a2c <UART_SetConfig+0x1d8>
 8009a26:	2b40      	cmp	r3, #64	@ 0x40
 8009a28:	d008      	beq.n	8009a3c <UART_SetConfig+0x1e8>
 8009a2a:	e00f      	b.n	8009a4c <UART_SetConfig+0x1f8>
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a32:	e082      	b.n	8009b3a <UART_SetConfig+0x2e6>
 8009a34:	2302      	movs	r3, #2
 8009a36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a3a:	e07e      	b.n	8009b3a <UART_SetConfig+0x2e6>
 8009a3c:	2304      	movs	r3, #4
 8009a3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a42:	e07a      	b.n	8009b3a <UART_SetConfig+0x2e6>
 8009a44:	2308      	movs	r3, #8
 8009a46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a4a:	e076      	b.n	8009b3a <UART_SetConfig+0x2e6>
 8009a4c:	2310      	movs	r3, #16
 8009a4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a52:	e072      	b.n	8009b3a <UART_SetConfig+0x2e6>
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	4a35      	ldr	r2, [pc, #212]	@ (8009b30 <UART_SetConfig+0x2dc>)
 8009a5a:	4293      	cmp	r3, r2
 8009a5c:	d12a      	bne.n	8009ab4 <UART_SetConfig+0x260>
 8009a5e:	4b30      	ldr	r3, [pc, #192]	@ (8009b20 <UART_SetConfig+0x2cc>)
 8009a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a64:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009a68:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009a6c:	d01a      	beq.n	8009aa4 <UART_SetConfig+0x250>
 8009a6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009a72:	d81b      	bhi.n	8009aac <UART_SetConfig+0x258>
 8009a74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a78:	d00c      	beq.n	8009a94 <UART_SetConfig+0x240>
 8009a7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a7e:	d815      	bhi.n	8009aac <UART_SetConfig+0x258>
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d003      	beq.n	8009a8c <UART_SetConfig+0x238>
 8009a84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009a88:	d008      	beq.n	8009a9c <UART_SetConfig+0x248>
 8009a8a:	e00f      	b.n	8009aac <UART_SetConfig+0x258>
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a92:	e052      	b.n	8009b3a <UART_SetConfig+0x2e6>
 8009a94:	2302      	movs	r3, #2
 8009a96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a9a:	e04e      	b.n	8009b3a <UART_SetConfig+0x2e6>
 8009a9c:	2304      	movs	r3, #4
 8009a9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009aa2:	e04a      	b.n	8009b3a <UART_SetConfig+0x2e6>
 8009aa4:	2308      	movs	r3, #8
 8009aa6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009aaa:	e046      	b.n	8009b3a <UART_SetConfig+0x2e6>
 8009aac:	2310      	movs	r3, #16
 8009aae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009ab2:	e042      	b.n	8009b3a <UART_SetConfig+0x2e6>
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	4a17      	ldr	r2, [pc, #92]	@ (8009b18 <UART_SetConfig+0x2c4>)
 8009aba:	4293      	cmp	r3, r2
 8009abc:	d13a      	bne.n	8009b34 <UART_SetConfig+0x2e0>
 8009abe:	4b18      	ldr	r3, [pc, #96]	@ (8009b20 <UART_SetConfig+0x2cc>)
 8009ac0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ac4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009ac8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009acc:	d01a      	beq.n	8009b04 <UART_SetConfig+0x2b0>
 8009ace:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009ad2:	d81b      	bhi.n	8009b0c <UART_SetConfig+0x2b8>
 8009ad4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009ad8:	d00c      	beq.n	8009af4 <UART_SetConfig+0x2a0>
 8009ada:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009ade:	d815      	bhi.n	8009b0c <UART_SetConfig+0x2b8>
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d003      	beq.n	8009aec <UART_SetConfig+0x298>
 8009ae4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009ae8:	d008      	beq.n	8009afc <UART_SetConfig+0x2a8>
 8009aea:	e00f      	b.n	8009b0c <UART_SetConfig+0x2b8>
 8009aec:	2300      	movs	r3, #0
 8009aee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009af2:	e022      	b.n	8009b3a <UART_SetConfig+0x2e6>
 8009af4:	2302      	movs	r3, #2
 8009af6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009afa:	e01e      	b.n	8009b3a <UART_SetConfig+0x2e6>
 8009afc:	2304      	movs	r3, #4
 8009afe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b02:	e01a      	b.n	8009b3a <UART_SetConfig+0x2e6>
 8009b04:	2308      	movs	r3, #8
 8009b06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b0a:	e016      	b.n	8009b3a <UART_SetConfig+0x2e6>
 8009b0c:	2310      	movs	r3, #16
 8009b0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b12:	e012      	b.n	8009b3a <UART_SetConfig+0x2e6>
 8009b14:	efff69f3 	.word	0xefff69f3
 8009b18:	40008000 	.word	0x40008000
 8009b1c:	40013800 	.word	0x40013800
 8009b20:	40021000 	.word	0x40021000
 8009b24:	40004400 	.word	0x40004400
 8009b28:	40004800 	.word	0x40004800
 8009b2c:	40004c00 	.word	0x40004c00
 8009b30:	40005000 	.word	0x40005000
 8009b34:	2310      	movs	r3, #16
 8009b36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	4a9f      	ldr	r2, [pc, #636]	@ (8009dbc <UART_SetConfig+0x568>)
 8009b40:	4293      	cmp	r3, r2
 8009b42:	d17a      	bne.n	8009c3a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009b44:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009b48:	2b08      	cmp	r3, #8
 8009b4a:	d824      	bhi.n	8009b96 <UART_SetConfig+0x342>
 8009b4c:	a201      	add	r2, pc, #4	@ (adr r2, 8009b54 <UART_SetConfig+0x300>)
 8009b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b52:	bf00      	nop
 8009b54:	08009b79 	.word	0x08009b79
 8009b58:	08009b97 	.word	0x08009b97
 8009b5c:	08009b81 	.word	0x08009b81
 8009b60:	08009b97 	.word	0x08009b97
 8009b64:	08009b87 	.word	0x08009b87
 8009b68:	08009b97 	.word	0x08009b97
 8009b6c:	08009b97 	.word	0x08009b97
 8009b70:	08009b97 	.word	0x08009b97
 8009b74:	08009b8f 	.word	0x08009b8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009b78:	f7fd fa22 	bl	8006fc0 <HAL_RCC_GetPCLK1Freq>
 8009b7c:	61f8      	str	r0, [r7, #28]
        break;
 8009b7e:	e010      	b.n	8009ba2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009b80:	4b8f      	ldr	r3, [pc, #572]	@ (8009dc0 <UART_SetConfig+0x56c>)
 8009b82:	61fb      	str	r3, [r7, #28]
        break;
 8009b84:	e00d      	b.n	8009ba2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009b86:	f7fd f983 	bl	8006e90 <HAL_RCC_GetSysClockFreq>
 8009b8a:	61f8      	str	r0, [r7, #28]
        break;
 8009b8c:	e009      	b.n	8009ba2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009b8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009b92:	61fb      	str	r3, [r7, #28]
        break;
 8009b94:	e005      	b.n	8009ba2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8009b96:	2300      	movs	r3, #0
 8009b98:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009b9a:	2301      	movs	r3, #1
 8009b9c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009ba0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009ba2:	69fb      	ldr	r3, [r7, #28]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	f000 80fb 	beq.w	8009da0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	685a      	ldr	r2, [r3, #4]
 8009bae:	4613      	mov	r3, r2
 8009bb0:	005b      	lsls	r3, r3, #1
 8009bb2:	4413      	add	r3, r2
 8009bb4:	69fa      	ldr	r2, [r7, #28]
 8009bb6:	429a      	cmp	r2, r3
 8009bb8:	d305      	bcc.n	8009bc6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	685b      	ldr	r3, [r3, #4]
 8009bbe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009bc0:	69fa      	ldr	r2, [r7, #28]
 8009bc2:	429a      	cmp	r2, r3
 8009bc4:	d903      	bls.n	8009bce <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8009bc6:	2301      	movs	r3, #1
 8009bc8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009bcc:	e0e8      	b.n	8009da0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8009bce:	69fb      	ldr	r3, [r7, #28]
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	461c      	mov	r4, r3
 8009bd4:	4615      	mov	r5, r2
 8009bd6:	f04f 0200 	mov.w	r2, #0
 8009bda:	f04f 0300 	mov.w	r3, #0
 8009bde:	022b      	lsls	r3, r5, #8
 8009be0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8009be4:	0222      	lsls	r2, r4, #8
 8009be6:	68f9      	ldr	r1, [r7, #12]
 8009be8:	6849      	ldr	r1, [r1, #4]
 8009bea:	0849      	lsrs	r1, r1, #1
 8009bec:	2000      	movs	r0, #0
 8009bee:	4688      	mov	r8, r1
 8009bf0:	4681      	mov	r9, r0
 8009bf2:	eb12 0a08 	adds.w	sl, r2, r8
 8009bf6:	eb43 0b09 	adc.w	fp, r3, r9
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	685b      	ldr	r3, [r3, #4]
 8009bfe:	2200      	movs	r2, #0
 8009c00:	603b      	str	r3, [r7, #0]
 8009c02:	607a      	str	r2, [r7, #4]
 8009c04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009c08:	4650      	mov	r0, sl
 8009c0a:	4659      	mov	r1, fp
 8009c0c:	f7f7 f83c 	bl	8000c88 <__aeabi_uldivmod>
 8009c10:	4602      	mov	r2, r0
 8009c12:	460b      	mov	r3, r1
 8009c14:	4613      	mov	r3, r2
 8009c16:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009c18:	69bb      	ldr	r3, [r7, #24]
 8009c1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009c1e:	d308      	bcc.n	8009c32 <UART_SetConfig+0x3de>
 8009c20:	69bb      	ldr	r3, [r7, #24]
 8009c22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009c26:	d204      	bcs.n	8009c32 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	69ba      	ldr	r2, [r7, #24]
 8009c2e:	60da      	str	r2, [r3, #12]
 8009c30:	e0b6      	b.n	8009da0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8009c32:	2301      	movs	r3, #1
 8009c34:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009c38:	e0b2      	b.n	8009da0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	69db      	ldr	r3, [r3, #28]
 8009c3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009c42:	d15e      	bne.n	8009d02 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8009c44:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009c48:	2b08      	cmp	r3, #8
 8009c4a:	d828      	bhi.n	8009c9e <UART_SetConfig+0x44a>
 8009c4c:	a201      	add	r2, pc, #4	@ (adr r2, 8009c54 <UART_SetConfig+0x400>)
 8009c4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c52:	bf00      	nop
 8009c54:	08009c79 	.word	0x08009c79
 8009c58:	08009c81 	.word	0x08009c81
 8009c5c:	08009c89 	.word	0x08009c89
 8009c60:	08009c9f 	.word	0x08009c9f
 8009c64:	08009c8f 	.word	0x08009c8f
 8009c68:	08009c9f 	.word	0x08009c9f
 8009c6c:	08009c9f 	.word	0x08009c9f
 8009c70:	08009c9f 	.word	0x08009c9f
 8009c74:	08009c97 	.word	0x08009c97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009c78:	f7fd f9a2 	bl	8006fc0 <HAL_RCC_GetPCLK1Freq>
 8009c7c:	61f8      	str	r0, [r7, #28]
        break;
 8009c7e:	e014      	b.n	8009caa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009c80:	f7fd f9b4 	bl	8006fec <HAL_RCC_GetPCLK2Freq>
 8009c84:	61f8      	str	r0, [r7, #28]
        break;
 8009c86:	e010      	b.n	8009caa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009c88:	4b4d      	ldr	r3, [pc, #308]	@ (8009dc0 <UART_SetConfig+0x56c>)
 8009c8a:	61fb      	str	r3, [r7, #28]
        break;
 8009c8c:	e00d      	b.n	8009caa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009c8e:	f7fd f8ff 	bl	8006e90 <HAL_RCC_GetSysClockFreq>
 8009c92:	61f8      	str	r0, [r7, #28]
        break;
 8009c94:	e009      	b.n	8009caa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009c96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009c9a:	61fb      	str	r3, [r7, #28]
        break;
 8009c9c:	e005      	b.n	8009caa <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8009c9e:	2300      	movs	r3, #0
 8009ca0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009ca2:	2301      	movs	r3, #1
 8009ca4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009ca8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009caa:	69fb      	ldr	r3, [r7, #28]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d077      	beq.n	8009da0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009cb0:	69fb      	ldr	r3, [r7, #28]
 8009cb2:	005a      	lsls	r2, r3, #1
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	685b      	ldr	r3, [r3, #4]
 8009cb8:	085b      	lsrs	r3, r3, #1
 8009cba:	441a      	add	r2, r3
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	685b      	ldr	r3, [r3, #4]
 8009cc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cc4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009cc6:	69bb      	ldr	r3, [r7, #24]
 8009cc8:	2b0f      	cmp	r3, #15
 8009cca:	d916      	bls.n	8009cfa <UART_SetConfig+0x4a6>
 8009ccc:	69bb      	ldr	r3, [r7, #24]
 8009cce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009cd2:	d212      	bcs.n	8009cfa <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009cd4:	69bb      	ldr	r3, [r7, #24]
 8009cd6:	b29b      	uxth	r3, r3
 8009cd8:	f023 030f 	bic.w	r3, r3, #15
 8009cdc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009cde:	69bb      	ldr	r3, [r7, #24]
 8009ce0:	085b      	lsrs	r3, r3, #1
 8009ce2:	b29b      	uxth	r3, r3
 8009ce4:	f003 0307 	and.w	r3, r3, #7
 8009ce8:	b29a      	uxth	r2, r3
 8009cea:	8afb      	ldrh	r3, [r7, #22]
 8009cec:	4313      	orrs	r3, r2
 8009cee:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	8afa      	ldrh	r2, [r7, #22]
 8009cf6:	60da      	str	r2, [r3, #12]
 8009cf8:	e052      	b.n	8009da0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8009cfa:	2301      	movs	r3, #1
 8009cfc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009d00:	e04e      	b.n	8009da0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009d02:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009d06:	2b08      	cmp	r3, #8
 8009d08:	d827      	bhi.n	8009d5a <UART_SetConfig+0x506>
 8009d0a:	a201      	add	r2, pc, #4	@ (adr r2, 8009d10 <UART_SetConfig+0x4bc>)
 8009d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d10:	08009d35 	.word	0x08009d35
 8009d14:	08009d3d 	.word	0x08009d3d
 8009d18:	08009d45 	.word	0x08009d45
 8009d1c:	08009d5b 	.word	0x08009d5b
 8009d20:	08009d4b 	.word	0x08009d4b
 8009d24:	08009d5b 	.word	0x08009d5b
 8009d28:	08009d5b 	.word	0x08009d5b
 8009d2c:	08009d5b 	.word	0x08009d5b
 8009d30:	08009d53 	.word	0x08009d53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009d34:	f7fd f944 	bl	8006fc0 <HAL_RCC_GetPCLK1Freq>
 8009d38:	61f8      	str	r0, [r7, #28]
        break;
 8009d3a:	e014      	b.n	8009d66 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009d3c:	f7fd f956 	bl	8006fec <HAL_RCC_GetPCLK2Freq>
 8009d40:	61f8      	str	r0, [r7, #28]
        break;
 8009d42:	e010      	b.n	8009d66 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009d44:	4b1e      	ldr	r3, [pc, #120]	@ (8009dc0 <UART_SetConfig+0x56c>)
 8009d46:	61fb      	str	r3, [r7, #28]
        break;
 8009d48:	e00d      	b.n	8009d66 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009d4a:	f7fd f8a1 	bl	8006e90 <HAL_RCC_GetSysClockFreq>
 8009d4e:	61f8      	str	r0, [r7, #28]
        break;
 8009d50:	e009      	b.n	8009d66 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009d52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009d56:	61fb      	str	r3, [r7, #28]
        break;
 8009d58:	e005      	b.n	8009d66 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009d5e:	2301      	movs	r3, #1
 8009d60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009d64:	bf00      	nop
    }

    if (pclk != 0U)
 8009d66:	69fb      	ldr	r3, [r7, #28]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d019      	beq.n	8009da0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	685b      	ldr	r3, [r3, #4]
 8009d70:	085a      	lsrs	r2, r3, #1
 8009d72:	69fb      	ldr	r3, [r7, #28]
 8009d74:	441a      	add	r2, r3
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	685b      	ldr	r3, [r3, #4]
 8009d7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d7e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009d80:	69bb      	ldr	r3, [r7, #24]
 8009d82:	2b0f      	cmp	r3, #15
 8009d84:	d909      	bls.n	8009d9a <UART_SetConfig+0x546>
 8009d86:	69bb      	ldr	r3, [r7, #24]
 8009d88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d8c:	d205      	bcs.n	8009d9a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009d8e:	69bb      	ldr	r3, [r7, #24]
 8009d90:	b29a      	uxth	r2, r3
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	60da      	str	r2, [r3, #12]
 8009d98:	e002      	b.n	8009da0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8009d9a:	2301      	movs	r3, #1
 8009d9c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	2200      	movs	r2, #0
 8009da4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	2200      	movs	r2, #0
 8009daa:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009dac:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8009db0:	4618      	mov	r0, r3
 8009db2:	3728      	adds	r7, #40	@ 0x28
 8009db4:	46bd      	mov	sp, r7
 8009db6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009dba:	bf00      	nop
 8009dbc:	40008000 	.word	0x40008000
 8009dc0:	00f42400 	.word	0x00f42400

08009dc4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009dc4:	b480      	push	{r7}
 8009dc6:	b083      	sub	sp, #12
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dd0:	f003 0308 	and.w	r3, r3, #8
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d00a      	beq.n	8009dee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	685b      	ldr	r3, [r3, #4]
 8009dde:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	430a      	orrs	r2, r1
 8009dec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009df2:	f003 0301 	and.w	r3, r3, #1
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d00a      	beq.n	8009e10 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	685b      	ldr	r3, [r3, #4]
 8009e00:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	430a      	orrs	r2, r1
 8009e0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e14:	f003 0302 	and.w	r3, r3, #2
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d00a      	beq.n	8009e32 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	685b      	ldr	r3, [r3, #4]
 8009e22:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	430a      	orrs	r2, r1
 8009e30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e36:	f003 0304 	and.w	r3, r3, #4
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d00a      	beq.n	8009e54 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	685b      	ldr	r3, [r3, #4]
 8009e44:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	430a      	orrs	r2, r1
 8009e52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e58:	f003 0310 	and.w	r3, r3, #16
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d00a      	beq.n	8009e76 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	689b      	ldr	r3, [r3, #8]
 8009e66:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	430a      	orrs	r2, r1
 8009e74:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e7a:	f003 0320 	and.w	r3, r3, #32
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d00a      	beq.n	8009e98 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	689b      	ldr	r3, [r3, #8]
 8009e88:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	430a      	orrs	r2, r1
 8009e96:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d01a      	beq.n	8009eda <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	685b      	ldr	r3, [r3, #4]
 8009eaa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	430a      	orrs	r2, r1
 8009eb8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ebe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009ec2:	d10a      	bne.n	8009eda <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	685b      	ldr	r3, [r3, #4]
 8009eca:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	430a      	orrs	r2, r1
 8009ed8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ede:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d00a      	beq.n	8009efc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	685b      	ldr	r3, [r3, #4]
 8009eec:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	430a      	orrs	r2, r1
 8009efa:	605a      	str	r2, [r3, #4]
  }
}
 8009efc:	bf00      	nop
 8009efe:	370c      	adds	r7, #12
 8009f00:	46bd      	mov	sp, r7
 8009f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f06:	4770      	bx	lr

08009f08 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009f08:	b580      	push	{r7, lr}
 8009f0a:	b098      	sub	sp, #96	@ 0x60
 8009f0c:	af02      	add	r7, sp, #8
 8009f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	2200      	movs	r2, #0
 8009f14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009f18:	f7fa f9a6 	bl	8004268 <HAL_GetTick>
 8009f1c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	f003 0308 	and.w	r3, r3, #8
 8009f28:	2b08      	cmp	r3, #8
 8009f2a:	d12e      	bne.n	8009f8a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009f2c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009f30:	9300      	str	r3, [sp, #0]
 8009f32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009f34:	2200      	movs	r2, #0
 8009f36:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009f3a:	6878      	ldr	r0, [r7, #4]
 8009f3c:	f000 f88c 	bl	800a058 <UART_WaitOnFlagUntilTimeout>
 8009f40:	4603      	mov	r3, r0
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d021      	beq.n	8009f8a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f4e:	e853 3f00 	ldrex	r3, [r3]
 8009f52:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009f54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f56:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009f5a:	653b      	str	r3, [r7, #80]	@ 0x50
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	461a      	mov	r2, r3
 8009f62:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009f64:	647b      	str	r3, [r7, #68]	@ 0x44
 8009f66:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f68:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009f6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009f6c:	e841 2300 	strex	r3, r2, [r1]
 8009f70:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009f72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d1e6      	bne.n	8009f46 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	2220      	movs	r2, #32
 8009f7c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	2200      	movs	r2, #0
 8009f82:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009f86:	2303      	movs	r3, #3
 8009f88:	e062      	b.n	800a050 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	f003 0304 	and.w	r3, r3, #4
 8009f94:	2b04      	cmp	r3, #4
 8009f96:	d149      	bne.n	800a02c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009f98:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009f9c:	9300      	str	r3, [sp, #0]
 8009f9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009fa6:	6878      	ldr	r0, [r7, #4]
 8009fa8:	f000 f856 	bl	800a058 <UART_WaitOnFlagUntilTimeout>
 8009fac:	4603      	mov	r3, r0
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d03c      	beq.n	800a02c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fba:	e853 3f00 	ldrex	r3, [r3]
 8009fbe:	623b      	str	r3, [r7, #32]
   return(result);
 8009fc0:	6a3b      	ldr	r3, [r7, #32]
 8009fc2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009fc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	461a      	mov	r2, r3
 8009fce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009fd0:	633b      	str	r3, [r7, #48]	@ 0x30
 8009fd2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fd4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009fd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009fd8:	e841 2300 	strex	r3, r2, [r1]
 8009fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d1e6      	bne.n	8009fb2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	3308      	adds	r3, #8
 8009fea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fec:	693b      	ldr	r3, [r7, #16]
 8009fee:	e853 3f00 	ldrex	r3, [r3]
 8009ff2:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	f023 0301 	bic.w	r3, r3, #1
 8009ffa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	3308      	adds	r3, #8
 800a002:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a004:	61fa      	str	r2, [r7, #28]
 800a006:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a008:	69b9      	ldr	r1, [r7, #24]
 800a00a:	69fa      	ldr	r2, [r7, #28]
 800a00c:	e841 2300 	strex	r3, r2, [r1]
 800a010:	617b      	str	r3, [r7, #20]
   return(result);
 800a012:	697b      	ldr	r3, [r7, #20]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d1e5      	bne.n	8009fe4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2220      	movs	r2, #32
 800a01c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	2200      	movs	r2, #0
 800a024:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a028:	2303      	movs	r3, #3
 800a02a:	e011      	b.n	800a050 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	2220      	movs	r2, #32
 800a030:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	2220      	movs	r2, #32
 800a036:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	2200      	movs	r2, #0
 800a03e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	2200      	movs	r2, #0
 800a044:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	2200      	movs	r2, #0
 800a04a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800a04e:	2300      	movs	r3, #0
}
 800a050:	4618      	mov	r0, r3
 800a052:	3758      	adds	r7, #88	@ 0x58
 800a054:	46bd      	mov	sp, r7
 800a056:	bd80      	pop	{r7, pc}

0800a058 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a058:	b580      	push	{r7, lr}
 800a05a:	b084      	sub	sp, #16
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	60f8      	str	r0, [r7, #12]
 800a060:	60b9      	str	r1, [r7, #8]
 800a062:	603b      	str	r3, [r7, #0]
 800a064:	4613      	mov	r3, r2
 800a066:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a068:	e04f      	b.n	800a10a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a06a:	69bb      	ldr	r3, [r7, #24]
 800a06c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a070:	d04b      	beq.n	800a10a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a072:	f7fa f8f9 	bl	8004268 <HAL_GetTick>
 800a076:	4602      	mov	r2, r0
 800a078:	683b      	ldr	r3, [r7, #0]
 800a07a:	1ad3      	subs	r3, r2, r3
 800a07c:	69ba      	ldr	r2, [r7, #24]
 800a07e:	429a      	cmp	r2, r3
 800a080:	d302      	bcc.n	800a088 <UART_WaitOnFlagUntilTimeout+0x30>
 800a082:	69bb      	ldr	r3, [r7, #24]
 800a084:	2b00      	cmp	r3, #0
 800a086:	d101      	bne.n	800a08c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a088:	2303      	movs	r3, #3
 800a08a:	e04e      	b.n	800a12a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	f003 0304 	and.w	r3, r3, #4
 800a096:	2b00      	cmp	r3, #0
 800a098:	d037      	beq.n	800a10a <UART_WaitOnFlagUntilTimeout+0xb2>
 800a09a:	68bb      	ldr	r3, [r7, #8]
 800a09c:	2b80      	cmp	r3, #128	@ 0x80
 800a09e:	d034      	beq.n	800a10a <UART_WaitOnFlagUntilTimeout+0xb2>
 800a0a0:	68bb      	ldr	r3, [r7, #8]
 800a0a2:	2b40      	cmp	r3, #64	@ 0x40
 800a0a4:	d031      	beq.n	800a10a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	69db      	ldr	r3, [r3, #28]
 800a0ac:	f003 0308 	and.w	r3, r3, #8
 800a0b0:	2b08      	cmp	r3, #8
 800a0b2:	d110      	bne.n	800a0d6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	2208      	movs	r2, #8
 800a0ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a0bc:	68f8      	ldr	r0, [r7, #12]
 800a0be:	f000 f838 	bl	800a132 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	2208      	movs	r2, #8
 800a0c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	2200      	movs	r2, #0
 800a0ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800a0d2:	2301      	movs	r3, #1
 800a0d4:	e029      	b.n	800a12a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	69db      	ldr	r3, [r3, #28]
 800a0dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a0e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a0e4:	d111      	bne.n	800a10a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a0ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a0f0:	68f8      	ldr	r0, [r7, #12]
 800a0f2:	f000 f81e 	bl	800a132 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	2220      	movs	r2, #32
 800a0fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	2200      	movs	r2, #0
 800a102:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800a106:	2303      	movs	r3, #3
 800a108:	e00f      	b.n	800a12a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	69da      	ldr	r2, [r3, #28]
 800a110:	68bb      	ldr	r3, [r7, #8]
 800a112:	4013      	ands	r3, r2
 800a114:	68ba      	ldr	r2, [r7, #8]
 800a116:	429a      	cmp	r2, r3
 800a118:	bf0c      	ite	eq
 800a11a:	2301      	moveq	r3, #1
 800a11c:	2300      	movne	r3, #0
 800a11e:	b2db      	uxtb	r3, r3
 800a120:	461a      	mov	r2, r3
 800a122:	79fb      	ldrb	r3, [r7, #7]
 800a124:	429a      	cmp	r2, r3
 800a126:	d0a0      	beq.n	800a06a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a128:	2300      	movs	r3, #0
}
 800a12a:	4618      	mov	r0, r3
 800a12c:	3710      	adds	r7, #16
 800a12e:	46bd      	mov	sp, r7
 800a130:	bd80      	pop	{r7, pc}

0800a132 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a132:	b480      	push	{r7}
 800a134:	b095      	sub	sp, #84	@ 0x54
 800a136:	af00      	add	r7, sp, #0
 800a138:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a140:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a142:	e853 3f00 	ldrex	r3, [r3]
 800a146:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a14a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a14e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	461a      	mov	r2, r3
 800a156:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a158:	643b      	str	r3, [r7, #64]	@ 0x40
 800a15a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a15c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a15e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a160:	e841 2300 	strex	r3, r2, [r1]
 800a164:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a166:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d1e6      	bne.n	800a13a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	3308      	adds	r3, #8
 800a172:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a174:	6a3b      	ldr	r3, [r7, #32]
 800a176:	e853 3f00 	ldrex	r3, [r3]
 800a17a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a17c:	69fb      	ldr	r3, [r7, #28]
 800a17e:	f023 0301 	bic.w	r3, r3, #1
 800a182:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	3308      	adds	r3, #8
 800a18a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a18c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a18e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a190:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a192:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a194:	e841 2300 	strex	r3, r2, [r1]
 800a198:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a19a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d1e5      	bne.n	800a16c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a1a4:	2b01      	cmp	r3, #1
 800a1a6:	d118      	bne.n	800a1da <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	e853 3f00 	ldrex	r3, [r3]
 800a1b4:	60bb      	str	r3, [r7, #8]
   return(result);
 800a1b6:	68bb      	ldr	r3, [r7, #8]
 800a1b8:	f023 0310 	bic.w	r3, r3, #16
 800a1bc:	647b      	str	r3, [r7, #68]	@ 0x44
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	461a      	mov	r2, r3
 800a1c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a1c6:	61bb      	str	r3, [r7, #24]
 800a1c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ca:	6979      	ldr	r1, [r7, #20]
 800a1cc:	69ba      	ldr	r2, [r7, #24]
 800a1ce:	e841 2300 	strex	r3, r2, [r1]
 800a1d2:	613b      	str	r3, [r7, #16]
   return(result);
 800a1d4:	693b      	ldr	r3, [r7, #16]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d1e6      	bne.n	800a1a8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	2220      	movs	r2, #32
 800a1de:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a1ee:	bf00      	nop
 800a1f0:	3754      	adds	r7, #84	@ 0x54
 800a1f2:	46bd      	mov	sp, r7
 800a1f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f8:	4770      	bx	lr

0800a1fa <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a1fa:	b084      	sub	sp, #16
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b084      	sub	sp, #16
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
 800a204:	f107 001c 	add.w	r0, r7, #28
 800a208:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	68db      	ldr	r3, [r3, #12]
 800a210:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800a218:	6878      	ldr	r0, [r7, #4]
 800a21a:	f000 fa69 	bl	800a6f0 <USB_CoreReset>
 800a21e:	4603      	mov	r3, r0
 800a220:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800a222:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a226:	2b00      	cmp	r3, #0
 800a228:	d106      	bne.n	800a238 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a22e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	639a      	str	r2, [r3, #56]	@ 0x38
 800a236:	e005      	b.n	800a244 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a23c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 800a244:	7bfb      	ldrb	r3, [r7, #15]
}
 800a246:	4618      	mov	r0, r3
 800a248:	3710      	adds	r7, #16
 800a24a:	46bd      	mov	sp, r7
 800a24c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a250:	b004      	add	sp, #16
 800a252:	4770      	bx	lr

0800a254 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a254:	b480      	push	{r7}
 800a256:	b083      	sub	sp, #12
 800a258:	af00      	add	r7, sp, #0
 800a25a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	689b      	ldr	r3, [r3, #8]
 800a260:	f023 0201 	bic.w	r2, r3, #1
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a268:	2300      	movs	r3, #0
}
 800a26a:	4618      	mov	r0, r3
 800a26c:	370c      	adds	r7, #12
 800a26e:	46bd      	mov	sp, r7
 800a270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a274:	4770      	bx	lr

0800a276 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800a276:	b580      	push	{r7, lr}
 800a278:	b084      	sub	sp, #16
 800a27a:	af00      	add	r7, sp, #0
 800a27c:	6078      	str	r0, [r7, #4]
 800a27e:	460b      	mov	r3, r1
 800a280:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a282:	2300      	movs	r3, #0
 800a284:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	68db      	ldr	r3, [r3, #12]
 800a28a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a292:	78fb      	ldrb	r3, [r7, #3]
 800a294:	2b01      	cmp	r3, #1
 800a296:	d115      	bne.n	800a2c4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	68db      	ldr	r3, [r3, #12]
 800a29c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a2a4:	200a      	movs	r0, #10
 800a2a6:	f7f9 ffeb 	bl	8004280 <HAL_Delay>
      ms += 10U;
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	330a      	adds	r3, #10
 800a2ae:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a2b0:	6878      	ldr	r0, [r7, #4]
 800a2b2:	f000 fa0f 	bl	800a6d4 <USB_GetMode>
 800a2b6:	4603      	mov	r3, r0
 800a2b8:	2b01      	cmp	r3, #1
 800a2ba:	d01e      	beq.n	800a2fa <USB_SetCurrentMode+0x84>
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	2bc7      	cmp	r3, #199	@ 0xc7
 800a2c0:	d9f0      	bls.n	800a2a4 <USB_SetCurrentMode+0x2e>
 800a2c2:	e01a      	b.n	800a2fa <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a2c4:	78fb      	ldrb	r3, [r7, #3]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d115      	bne.n	800a2f6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	68db      	ldr	r3, [r3, #12]
 800a2ce:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a2d6:	200a      	movs	r0, #10
 800a2d8:	f7f9 ffd2 	bl	8004280 <HAL_Delay>
      ms += 10U;
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	330a      	adds	r3, #10
 800a2e0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a2e2:	6878      	ldr	r0, [r7, #4]
 800a2e4:	f000 f9f6 	bl	800a6d4 <USB_GetMode>
 800a2e8:	4603      	mov	r3, r0
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d005      	beq.n	800a2fa <USB_SetCurrentMode+0x84>
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	2bc7      	cmp	r3, #199	@ 0xc7
 800a2f2:	d9f0      	bls.n	800a2d6 <USB_SetCurrentMode+0x60>
 800a2f4:	e001      	b.n	800a2fa <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a2f6:	2301      	movs	r3, #1
 800a2f8:	e005      	b.n	800a306 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	2bc8      	cmp	r3, #200	@ 0xc8
 800a2fe:	d101      	bne.n	800a304 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a300:	2301      	movs	r3, #1
 800a302:	e000      	b.n	800a306 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a304:	2300      	movs	r3, #0
}
 800a306:	4618      	mov	r0, r3
 800a308:	3710      	adds	r7, #16
 800a30a:	46bd      	mov	sp, r7
 800a30c:	bd80      	pop	{r7, pc}
	...

0800a310 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a310:	b084      	sub	sp, #16
 800a312:	b580      	push	{r7, lr}
 800a314:	b086      	sub	sp, #24
 800a316:	af00      	add	r7, sp, #0
 800a318:	6078      	str	r0, [r7, #4]
 800a31a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a31e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a322:	2300      	movs	r3, #0
 800a324:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a32a:	2300      	movs	r3, #0
 800a32c:	613b      	str	r3, [r7, #16]
 800a32e:	e009      	b.n	800a344 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a330:	687a      	ldr	r2, [r7, #4]
 800a332:	693b      	ldr	r3, [r7, #16]
 800a334:	3340      	adds	r3, #64	@ 0x40
 800a336:	009b      	lsls	r3, r3, #2
 800a338:	4413      	add	r3, r2
 800a33a:	2200      	movs	r2, #0
 800a33c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a33e:	693b      	ldr	r3, [r7, #16]
 800a340:	3301      	adds	r3, #1
 800a342:	613b      	str	r3, [r7, #16]
 800a344:	693b      	ldr	r3, [r7, #16]
 800a346:	2b0e      	cmp	r3, #14
 800a348:	d9f2      	bls.n	800a330 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a34a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d11c      	bne.n	800a38c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a358:	685b      	ldr	r3, [r3, #4]
 800a35a:	68fa      	ldr	r2, [r7, #12]
 800a35c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a360:	f043 0302 	orr.w	r3, r3, #2
 800a364:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a36a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	601a      	str	r2, [r3, #0]
 800a38a:	e005      	b.n	800a398 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a390:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a39e:	461a      	mov	r2, r3
 800a3a0:	2300      	movs	r3, #0
 800a3a2:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a3a4:	2103      	movs	r1, #3
 800a3a6:	6878      	ldr	r0, [r7, #4]
 800a3a8:	f000 f95a 	bl	800a660 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a3ac:	2110      	movs	r1, #16
 800a3ae:	6878      	ldr	r0, [r7, #4]
 800a3b0:	f000 f8f6 	bl	800a5a0 <USB_FlushTxFifo>
 800a3b4:	4603      	mov	r3, r0
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d001      	beq.n	800a3be <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 800a3ba:	2301      	movs	r3, #1
 800a3bc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a3be:	6878      	ldr	r0, [r7, #4]
 800a3c0:	f000 f920 	bl	800a604 <USB_FlushRxFifo>
 800a3c4:	4603      	mov	r3, r0
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d001      	beq.n	800a3ce <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 800a3ca:	2301      	movs	r3, #1
 800a3cc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3d4:	461a      	mov	r2, r3
 800a3d6:	2300      	movs	r3, #0
 800a3d8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3e0:	461a      	mov	r2, r3
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3ec:	461a      	mov	r2, r3
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a3f2:	2300      	movs	r3, #0
 800a3f4:	613b      	str	r3, [r7, #16]
 800a3f6:	e043      	b.n	800a480 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a3f8:	693b      	ldr	r3, [r7, #16]
 800a3fa:	015a      	lsls	r2, r3, #5
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	4413      	add	r3, r2
 800a400:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a40a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a40e:	d118      	bne.n	800a442 <USB_DevInit+0x132>
    {
      if (i == 0U)
 800a410:	693b      	ldr	r3, [r7, #16]
 800a412:	2b00      	cmp	r3, #0
 800a414:	d10a      	bne.n	800a42c <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a416:	693b      	ldr	r3, [r7, #16]
 800a418:	015a      	lsls	r2, r3, #5
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	4413      	add	r3, r2
 800a41e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a422:	461a      	mov	r2, r3
 800a424:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a428:	6013      	str	r3, [r2, #0]
 800a42a:	e013      	b.n	800a454 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a42c:	693b      	ldr	r3, [r7, #16]
 800a42e:	015a      	lsls	r2, r3, #5
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	4413      	add	r3, r2
 800a434:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a438:	461a      	mov	r2, r3
 800a43a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a43e:	6013      	str	r3, [r2, #0]
 800a440:	e008      	b.n	800a454 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a442:	693b      	ldr	r3, [r7, #16]
 800a444:	015a      	lsls	r2, r3, #5
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	4413      	add	r3, r2
 800a44a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a44e:	461a      	mov	r2, r3
 800a450:	2300      	movs	r3, #0
 800a452:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a454:	693b      	ldr	r3, [r7, #16]
 800a456:	015a      	lsls	r2, r3, #5
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	4413      	add	r3, r2
 800a45c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a460:	461a      	mov	r2, r3
 800a462:	2300      	movs	r3, #0
 800a464:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a466:	693b      	ldr	r3, [r7, #16]
 800a468:	015a      	lsls	r2, r3, #5
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	4413      	add	r3, r2
 800a46e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a472:	461a      	mov	r2, r3
 800a474:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a478:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a47a:	693b      	ldr	r3, [r7, #16]
 800a47c:	3301      	adds	r3, #1
 800a47e:	613b      	str	r3, [r7, #16]
 800a480:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a484:	461a      	mov	r2, r3
 800a486:	693b      	ldr	r3, [r7, #16]
 800a488:	4293      	cmp	r3, r2
 800a48a:	d3b5      	bcc.n	800a3f8 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a48c:	2300      	movs	r3, #0
 800a48e:	613b      	str	r3, [r7, #16]
 800a490:	e043      	b.n	800a51a <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a492:	693b      	ldr	r3, [r7, #16]
 800a494:	015a      	lsls	r2, r3, #5
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	4413      	add	r3, r2
 800a49a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a4a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a4a8:	d118      	bne.n	800a4dc <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 800a4aa:	693b      	ldr	r3, [r7, #16]
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d10a      	bne.n	800a4c6 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a4b0:	693b      	ldr	r3, [r7, #16]
 800a4b2:	015a      	lsls	r2, r3, #5
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	4413      	add	r3, r2
 800a4b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4bc:	461a      	mov	r2, r3
 800a4be:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a4c2:	6013      	str	r3, [r2, #0]
 800a4c4:	e013      	b.n	800a4ee <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a4c6:	693b      	ldr	r3, [r7, #16]
 800a4c8:	015a      	lsls	r2, r3, #5
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	4413      	add	r3, r2
 800a4ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4d2:	461a      	mov	r2, r3
 800a4d4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a4d8:	6013      	str	r3, [r2, #0]
 800a4da:	e008      	b.n	800a4ee <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a4dc:	693b      	ldr	r3, [r7, #16]
 800a4de:	015a      	lsls	r2, r3, #5
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	4413      	add	r3, r2
 800a4e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4e8:	461a      	mov	r2, r3
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a4ee:	693b      	ldr	r3, [r7, #16]
 800a4f0:	015a      	lsls	r2, r3, #5
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	4413      	add	r3, r2
 800a4f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4fa:	461a      	mov	r2, r3
 800a4fc:	2300      	movs	r3, #0
 800a4fe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a500:	693b      	ldr	r3, [r7, #16]
 800a502:	015a      	lsls	r2, r3, #5
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	4413      	add	r3, r2
 800a508:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a50c:	461a      	mov	r2, r3
 800a50e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a512:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a514:	693b      	ldr	r3, [r7, #16]
 800a516:	3301      	adds	r3, #1
 800a518:	613b      	str	r3, [r7, #16]
 800a51a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a51e:	461a      	mov	r2, r3
 800a520:	693b      	ldr	r3, [r7, #16]
 800a522:	4293      	cmp	r3, r2
 800a524:	d3b5      	bcc.n	800a492 <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a52c:	691b      	ldr	r3, [r3, #16]
 800a52e:	68fa      	ldr	r2, [r7, #12]
 800a530:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a534:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a538:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	2200      	movs	r2, #0
 800a53e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a546:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	699b      	ldr	r3, [r3, #24]
 800a54c:	f043 0210 	orr.w	r2, r3, #16
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	699a      	ldr	r2, [r3, #24]
 800a558:	4b10      	ldr	r3, [pc, #64]	@ (800a59c <USB_DevInit+0x28c>)
 800a55a:	4313      	orrs	r3, r2
 800a55c:	687a      	ldr	r2, [r7, #4]
 800a55e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a560:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a564:	2b00      	cmp	r3, #0
 800a566:	d005      	beq.n	800a574 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	699b      	ldr	r3, [r3, #24]
 800a56c:	f043 0208 	orr.w	r2, r3, #8
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a574:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a578:	2b01      	cmp	r3, #1
 800a57a:	d107      	bne.n	800a58c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	699b      	ldr	r3, [r3, #24]
 800a580:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a584:	f043 0304 	orr.w	r3, r3, #4
 800a588:	687a      	ldr	r2, [r7, #4]
 800a58a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a58c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a58e:	4618      	mov	r0, r3
 800a590:	3718      	adds	r7, #24
 800a592:	46bd      	mov	sp, r7
 800a594:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a598:	b004      	add	sp, #16
 800a59a:	4770      	bx	lr
 800a59c:	803c3800 	.word	0x803c3800

0800a5a0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a5a0:	b480      	push	{r7}
 800a5a2:	b085      	sub	sp, #20
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	6078      	str	r0, [r7, #4]
 800a5a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	3301      	adds	r3, #1
 800a5b2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a5ba:	d901      	bls.n	800a5c0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a5bc:	2303      	movs	r3, #3
 800a5be:	e01b      	b.n	800a5f8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	691b      	ldr	r3, [r3, #16]
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	daf2      	bge.n	800a5ae <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a5cc:	683b      	ldr	r3, [r7, #0]
 800a5ce:	019b      	lsls	r3, r3, #6
 800a5d0:	f043 0220 	orr.w	r2, r3, #32
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	3301      	adds	r3, #1
 800a5dc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a5e4:	d901      	bls.n	800a5ea <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a5e6:	2303      	movs	r3, #3
 800a5e8:	e006      	b.n	800a5f8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	691b      	ldr	r3, [r3, #16]
 800a5ee:	f003 0320 	and.w	r3, r3, #32
 800a5f2:	2b20      	cmp	r3, #32
 800a5f4:	d0f0      	beq.n	800a5d8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a5f6:	2300      	movs	r3, #0
}
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	3714      	adds	r7, #20
 800a5fc:	46bd      	mov	sp, r7
 800a5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a602:	4770      	bx	lr

0800a604 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a604:	b480      	push	{r7}
 800a606:	b085      	sub	sp, #20
 800a608:	af00      	add	r7, sp, #0
 800a60a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a60c:	2300      	movs	r3, #0
 800a60e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	3301      	adds	r3, #1
 800a614:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a61c:	d901      	bls.n	800a622 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a61e:	2303      	movs	r3, #3
 800a620:	e018      	b.n	800a654 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	691b      	ldr	r3, [r3, #16]
 800a626:	2b00      	cmp	r3, #0
 800a628:	daf2      	bge.n	800a610 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a62a:	2300      	movs	r3, #0
 800a62c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	2210      	movs	r2, #16
 800a632:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	3301      	adds	r3, #1
 800a638:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a640:	d901      	bls.n	800a646 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a642:	2303      	movs	r3, #3
 800a644:	e006      	b.n	800a654 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	691b      	ldr	r3, [r3, #16]
 800a64a:	f003 0310 	and.w	r3, r3, #16
 800a64e:	2b10      	cmp	r3, #16
 800a650:	d0f0      	beq.n	800a634 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a652:	2300      	movs	r3, #0
}
 800a654:	4618      	mov	r0, r3
 800a656:	3714      	adds	r7, #20
 800a658:	46bd      	mov	sp, r7
 800a65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65e:	4770      	bx	lr

0800a660 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a660:	b480      	push	{r7}
 800a662:	b085      	sub	sp, #20
 800a664:	af00      	add	r7, sp, #0
 800a666:	6078      	str	r0, [r7, #4]
 800a668:	460b      	mov	r3, r1
 800a66a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a676:	681a      	ldr	r2, [r3, #0]
 800a678:	78fb      	ldrb	r3, [r7, #3]
 800a67a:	68f9      	ldr	r1, [r7, #12]
 800a67c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a680:	4313      	orrs	r3, r2
 800a682:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a684:	2300      	movs	r3, #0
}
 800a686:	4618      	mov	r0, r3
 800a688:	3714      	adds	r7, #20
 800a68a:	46bd      	mov	sp, r7
 800a68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a690:	4770      	bx	lr

0800a692 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a692:	b480      	push	{r7}
 800a694:	b085      	sub	sp, #20
 800a696:	af00      	add	r7, sp, #0
 800a698:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	68fa      	ldr	r2, [r7, #12]
 800a6a8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a6ac:	f023 0303 	bic.w	r3, r3, #3
 800a6b0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a6b8:	685b      	ldr	r3, [r3, #4]
 800a6ba:	68fa      	ldr	r2, [r7, #12]
 800a6bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a6c0:	f043 0302 	orr.w	r3, r3, #2
 800a6c4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a6c6:	2300      	movs	r3, #0
}
 800a6c8:	4618      	mov	r0, r3
 800a6ca:	3714      	adds	r7, #20
 800a6cc:	46bd      	mov	sp, r7
 800a6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d2:	4770      	bx	lr

0800a6d4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a6d4:	b480      	push	{r7}
 800a6d6:	b083      	sub	sp, #12
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	695b      	ldr	r3, [r3, #20]
 800a6e0:	f003 0301 	and.w	r3, r3, #1
}
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	370c      	adds	r7, #12
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ee:	4770      	bx	lr

0800a6f0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a6f0:	b480      	push	{r7}
 800a6f2:	b085      	sub	sp, #20
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	3301      	adds	r3, #1
 800a700:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a708:	d901      	bls.n	800a70e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a70a:	2303      	movs	r3, #3
 800a70c:	e01b      	b.n	800a746 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	691b      	ldr	r3, [r3, #16]
 800a712:	2b00      	cmp	r3, #0
 800a714:	daf2      	bge.n	800a6fc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a716:	2300      	movs	r3, #0
 800a718:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	691b      	ldr	r3, [r3, #16]
 800a71e:	f043 0201 	orr.w	r2, r3, #1
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	3301      	adds	r3, #1
 800a72a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a732:	d901      	bls.n	800a738 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a734:	2303      	movs	r3, #3
 800a736:	e006      	b.n	800a746 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	691b      	ldr	r3, [r3, #16]
 800a73c:	f003 0301 	and.w	r3, r3, #1
 800a740:	2b01      	cmp	r3, #1
 800a742:	d0f0      	beq.n	800a726 <USB_CoreReset+0x36>

  return HAL_OK;
 800a744:	2300      	movs	r3, #0
}
 800a746:	4618      	mov	r0, r3
 800a748:	3714      	adds	r7, #20
 800a74a:	46bd      	mov	sp, r7
 800a74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a750:	4770      	bx	lr

0800a752 <aci_gap_init_IDB05A1>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 800a752:	b580      	push	{r7, lr}
 800a754:	b08c      	sub	sp, #48	@ 0x30
 800a756:	af00      	add	r7, sp, #0
 800a758:	603b      	str	r3, [r7, #0]
 800a75a:	4603      	mov	r3, r0
 800a75c:	71fb      	strb	r3, [r7, #7]
 800a75e:	460b      	mov	r3, r1
 800a760:	71bb      	strb	r3, [r7, #6]
 800a762:	4613      	mov	r3, r2
 800a764:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_init_cp_IDB05A1 cp;
  gap_init_rp resp;
 
  cp.role = role;
 800a766:	79fb      	ldrb	r3, [r7, #7]
 800a768:	753b      	strb	r3, [r7, #20]
  cp.privacy_enabled = privacy_enabled;
 800a76a:	79bb      	ldrb	r3, [r7, #6]
 800a76c:	757b      	strb	r3, [r7, #21]
  cp.device_name_char_len = device_name_char_len;
 800a76e:	797b      	ldrb	r3, [r7, #5]
 800a770:	75bb      	strb	r3, [r7, #22]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800a772:	f107 030c 	add.w	r3, r7, #12
 800a776:	2207      	movs	r2, #7
 800a778:	2100      	movs	r1, #0
 800a77a:	4618      	mov	r0, r3
 800a77c:	f003 fbe1 	bl	800df42 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a780:	f107 0318 	add.w	r3, r7, #24
 800a784:	2218      	movs	r2, #24
 800a786:	2100      	movs	r1, #0
 800a788:	4618      	mov	r0, r3
 800a78a:	f003 fbda 	bl	800df42 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800a78e:	233f      	movs	r3, #63	@ 0x3f
 800a790:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_GAP_INIT;
 800a792:	238a      	movs	r3, #138	@ 0x8a
 800a794:	837b      	strh	r3, [r7, #26]
  rq.cparam = &cp;
 800a796:	f107 0314 	add.w	r3, r7, #20
 800a79a:	623b      	str	r3, [r7, #32]
  rq.clen = sizeof(cp);
 800a79c:	2303      	movs	r3, #3
 800a79e:	627b      	str	r3, [r7, #36]	@ 0x24
  rq.rparam = &resp;
 800a7a0:	f107 030c 	add.w	r3, r7, #12
 800a7a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.rlen = GAP_INIT_RP_SIZE;
 800a7a6:	2307      	movs	r3, #7
 800a7a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 800a7aa:	f107 0318 	add.w	r3, r7, #24
 800a7ae:	2100      	movs	r1, #0
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	f000 fea1 	bl	800b4f8 <hci_send_req>
 800a7b6:	4603      	mov	r3, r0
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	da01      	bge.n	800a7c0 <aci_gap_init_IDB05A1+0x6e>
    return BLE_STATUS_TIMEOUT;
 800a7bc:	23ff      	movs	r3, #255	@ 0xff
 800a7be:	e014      	b.n	800a7ea <aci_gap_init_IDB05A1+0x98>
  
  if (resp.status) {
 800a7c0:	7b3b      	ldrb	r3, [r7, #12]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d001      	beq.n	800a7ca <aci_gap_init_IDB05A1+0x78>
    return resp.status;
 800a7c6:	7b3b      	ldrb	r3, [r7, #12]
 800a7c8:	e00f      	b.n	800a7ea <aci_gap_init_IDB05A1+0x98>
  }
  
  *service_handle = btohs(resp.service_handle);
 800a7ca:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 800a7ce:	b29a      	uxth	r2, r3
 800a7d0:	683b      	ldr	r3, [r7, #0]
 800a7d2:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 800a7d4:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 800a7d8:	b29a      	uxth	r2, r3
 800a7da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7dc:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 800a7de:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 800a7e2:	b29a      	uxth	r2, r3
 800a7e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7e6:	801a      	strh	r2, [r3, #0]
  
  return 0;
 800a7e8:	2300      	movs	r3, #0
}
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	3730      	adds	r7, #48	@ 0x30
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	bd80      	pop	{r7, pc}

0800a7f2 <aci_gap_init_IDB04A1>:

tBleStatus aci_gap_init_IDB04A1(uint8_t role, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 800a7f2:	b580      	push	{r7, lr}
 800a7f4:	b08e      	sub	sp, #56	@ 0x38
 800a7f6:	af00      	add	r7, sp, #0
 800a7f8:	60b9      	str	r1, [r7, #8]
 800a7fa:	607a      	str	r2, [r7, #4]
 800a7fc:	603b      	str	r3, [r7, #0]
 800a7fe:	4603      	mov	r3, r0
 800a800:	73fb      	strb	r3, [r7, #15]
  struct hci_request rq;
  gap_init_cp_IDB04A1 cp;
  gap_init_rp resp;

  cp.role = role;
 800a802:	7bfb      	ldrb	r3, [r7, #15]
 800a804:	773b      	strb	r3, [r7, #28]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800a806:	f107 0314 	add.w	r3, r7, #20
 800a80a:	2207      	movs	r2, #7
 800a80c:	2100      	movs	r1, #0
 800a80e:	4618      	mov	r0, r3
 800a810:	f003 fb97 	bl	800df42 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a814:	f107 0320 	add.w	r3, r7, #32
 800a818:	2218      	movs	r2, #24
 800a81a:	2100      	movs	r1, #0
 800a81c:	4618      	mov	r0, r3
 800a81e:	f003 fb90 	bl	800df42 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800a822:	233f      	movs	r3, #63	@ 0x3f
 800a824:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_GAP_INIT;
 800a826:	238a      	movs	r3, #138	@ 0x8a
 800a828:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.cparam = &cp;
 800a82a:	f107 031c 	add.w	r3, r7, #28
 800a82e:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.clen = sizeof(cp);
 800a830:	2301      	movs	r3, #1
 800a832:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.rparam = &resp;
 800a834:	f107 0314 	add.w	r3, r7, #20
 800a838:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = GAP_INIT_RP_SIZE;
 800a83a:	2307      	movs	r3, #7
 800a83c:	637b      	str	r3, [r7, #52]	@ 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 800a83e:	f107 0320 	add.w	r3, r7, #32
 800a842:	2100      	movs	r1, #0
 800a844:	4618      	mov	r0, r3
 800a846:	f000 fe57 	bl	800b4f8 <hci_send_req>
 800a84a:	4603      	mov	r3, r0
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	da01      	bge.n	800a854 <aci_gap_init_IDB04A1+0x62>
    return BLE_STATUS_TIMEOUT;
 800a850:	23ff      	movs	r3, #255	@ 0xff
 800a852:	e014      	b.n	800a87e <aci_gap_init_IDB04A1+0x8c>
  
  if (resp.status) {
 800a854:	7d3b      	ldrb	r3, [r7, #20]
 800a856:	2b00      	cmp	r3, #0
 800a858:	d001      	beq.n	800a85e <aci_gap_init_IDB04A1+0x6c>
    return resp.status;
 800a85a:	7d3b      	ldrb	r3, [r7, #20]
 800a85c:	e00f      	b.n	800a87e <aci_gap_init_IDB04A1+0x8c>
  }
  
  *service_handle = btohs(resp.service_handle);
 800a85e:	f8b7 3015 	ldrh.w	r3, [r7, #21]
 800a862:	b29a      	uxth	r2, r3
 800a864:	68bb      	ldr	r3, [r7, #8]
 800a866:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 800a868:	f8b7 3017 	ldrh.w	r3, [r7, #23]
 800a86c:	b29a      	uxth	r2, r3
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 800a872:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 800a876:	b29a      	uxth	r2, r3
 800a878:	683b      	ldr	r3, [r7, #0]
 800a87a:	801a      	strh	r2, [r3, #0]
  
  return 0;
 800a87c:	2300      	movs	r3, #0
}
 800a87e:	4618      	mov	r0, r3
 800a880:	3738      	adds	r7, #56	@ 0x38
 800a882:	46bd      	mov	sp, r7
 800a884:	bd80      	pop	{r7, pc}

0800a886 <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvIntervMax,
                             uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
                             const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDList,
                             uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
{
 800a886:	b590      	push	{r4, r7, lr}
 800a888:	b095      	sub	sp, #84	@ 0x54
 800a88a:	af00      	add	r7, sp, #0
 800a88c:	4604      	mov	r4, r0
 800a88e:	4608      	mov	r0, r1
 800a890:	4611      	mov	r1, r2
 800a892:	461a      	mov	r2, r3
 800a894:	4623      	mov	r3, r4
 800a896:	71fb      	strb	r3, [r7, #7]
 800a898:	4603      	mov	r3, r0
 800a89a:	80bb      	strh	r3, [r7, #4]
 800a89c:	460b      	mov	r3, r1
 800a89e:	807b      	strh	r3, [r7, #2]
 800a8a0:	4613      	mov	r3, r2
 800a8a2:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;    
  uint8_t buffer[40];
  uint8_t indx = 0;
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  if ((LocalNameLen+ServiceUUIDLen+14u) > sizeof(buffer))
 800a8aa:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800a8ae:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 800a8b2:	4413      	add	r3, r2
 800a8b4:	330e      	adds	r3, #14
 800a8b6:	2b28      	cmp	r3, #40	@ 0x28
 800a8b8:	d901      	bls.n	800a8be <aci_gap_set_discoverable+0x38>
    return BLE_STATUS_INVALID_PARAMS;
 800a8ba:	2342      	movs	r3, #66	@ 0x42
 800a8bc:	e0c9      	b.n	800aa52 <aci_gap_set_discoverable+0x1cc>

  buffer[indx] = AdvType;
 800a8be:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a8c2:	3350      	adds	r3, #80	@ 0x50
 800a8c4:	443b      	add	r3, r7
 800a8c6:	79fa      	ldrb	r2, [r7, #7]
 800a8c8:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800a8cc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a8d0:	3301      	adds	r3, #1
 800a8d2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  AdvIntervMin = htobs(AdvIntervMin);
 800a8d6:	88bb      	ldrh	r3, [r7, #4]
 800a8d8:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 800a8da:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a8de:	f107 0208 	add.w	r2, r7, #8
 800a8e2:	4413      	add	r3, r2
 800a8e4:	88ba      	ldrh	r2, [r7, #4]
 800a8e6:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 800a8e8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a8ec:	3302      	adds	r3, #2
 800a8ee:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  AdvIntervMax = htobs(AdvIntervMax);
 800a8f2:	887b      	ldrh	r3, [r7, #2]
 800a8f4:	807b      	strh	r3, [r7, #2]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 800a8f6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a8fa:	f107 0208 	add.w	r2, r7, #8
 800a8fe:	4413      	add	r3, r2
 800a900:	887a      	ldrh	r2, [r7, #2]
 800a902:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 800a904:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a908:	3302      	adds	r3, #2
 800a90a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = OwnAddrType;
 800a90e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a912:	3350      	adds	r3, #80	@ 0x50
 800a914:	443b      	add	r3, r7
 800a916:	79ba      	ldrb	r2, [r7, #6]
 800a918:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800a91c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a920:	3301      	adds	r3, #1
 800a922:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = AdvFilterPolicy;
 800a926:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a92a:	3350      	adds	r3, #80	@ 0x50
 800a92c:	443b      	add	r3, r7
 800a92e:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 800a932:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800a936:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a93a:	3301      	adds	r3, #1
 800a93c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = LocalNameLen;
 800a940:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a944:	3350      	adds	r3, #80	@ 0x50
 800a946:	443b      	add	r3, r7
 800a948:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800a94c:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800a950:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a954:	3301      	adds	r3, #1
 800a956:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 800a95a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a95e:	f107 0208 	add.w	r2, r7, #8
 800a962:	4413      	add	r3, r2
 800a964:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800a968:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a96a:	4618      	mov	r0, r3
 800a96c:	f003 fb69 	bl	800e042 <memcpy>
  indx +=  LocalNameLen;
 800a970:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800a974:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800a978:	4413      	add	r3, r2
 800a97a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  buffer[indx] = ServiceUUIDLen;
 800a97e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a982:	3350      	adds	r3, #80	@ 0x50
 800a984:	443b      	add	r3, r7
 800a986:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 800a98a:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800a98e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a992:	3301      	adds	r3, #1
 800a994:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  BLUENRG_memcpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 800a998:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a99c:	f107 0208 	add.w	r2, r7, #8
 800a9a0:	4413      	add	r3, r2
 800a9a2:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 800a9a6:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800a9a8:	4618      	mov	r0, r3
 800a9aa:	f003 fb4a 	bl	800e042 <memcpy>
  indx +=  ServiceUUIDLen;  
 800a9ae:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800a9b2:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 800a9b6:	4413      	add	r3, r2
 800a9b8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  SlaveConnIntervMin = htobs(SlaveConnIntervMin);
 800a9bc:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 800a9c0:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMin, 2);
 800a9c4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a9c8:	f107 0208 	add.w	r2, r7, #8
 800a9cc:	4413      	add	r3, r2
 800a9ce:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 800a9d2:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 800a9d4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a9d8:	3302      	adds	r3, #2
 800a9da:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  SlaveConnIntervMax = htobs(SlaveConnIntervMax);
 800a9de:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 800a9e2:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMax, 2);
 800a9e6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a9ea:	f107 0208 	add.w	r2, r7, #8
 800a9ee:	4413      	add	r3, r2
 800a9f0:	f8b7 2078 	ldrh.w	r2, [r7, #120]	@ 0x78
 800a9f4:	801a      	strh	r2, [r3, #0]
  indx +=  2;    
 800a9f6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a9fa:	3302      	adds	r3, #2
 800a9fc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800aa00:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800aa04:	2218      	movs	r2, #24
 800aa06:	2100      	movs	r1, #0
 800aa08:	4618      	mov	r0, r3
 800aa0a:	f003 fa9a 	bl	800df42 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800aa0e:	233f      	movs	r3, #63	@ 0x3f
 800aa10:	86bb      	strh	r3, [r7, #52]	@ 0x34
  rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 800aa12:	2383      	movs	r3, #131	@ 0x83
 800aa14:	86fb      	strh	r3, [r7, #54]	@ 0x36
  rq.cparam = (void *)buffer;
 800aa16:	f107 0308 	add.w	r3, r7, #8
 800aa1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.clen = indx;
 800aa1c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800aa20:	643b      	str	r3, [r7, #64]	@ 0x40
  rq.rparam = &status;
 800aa22:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 800aa26:	647b      	str	r3, [r7, #68]	@ 0x44
  rq.rlen = 1;
 800aa28:	2301      	movs	r3, #1
 800aa2a:	64bb      	str	r3, [r7, #72]	@ 0x48

  if (hci_send_req(&rq, FALSE) < 0)
 800aa2c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800aa30:	2100      	movs	r1, #0
 800aa32:	4618      	mov	r0, r3
 800aa34:	f000 fd60 	bl	800b4f8 <hci_send_req>
 800aa38:	4603      	mov	r3, r0
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	da01      	bge.n	800aa42 <aci_gap_set_discoverable+0x1bc>
    return BLE_STATUS_TIMEOUT;
 800aa3e:	23ff      	movs	r3, #255	@ 0xff
 800aa40:	e007      	b.n	800aa52 <aci_gap_set_discoverable+0x1cc>

  if (status) {
 800aa42:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d002      	beq.n	800aa50 <aci_gap_set_discoverable+0x1ca>
    return status;
 800aa4a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800aa4e:	e000      	b.n	800aa52 <aci_gap_set_discoverable+0x1cc>
  }

  return 0;
 800aa50:	2300      	movs	r3, #0
}
 800aa52:	4618      	mov	r0, r3
 800aa54:	3754      	adds	r7, #84	@ 0x54
 800aa56:	46bd      	mov	sp, r7
 800aa58:	bd90      	pop	{r4, r7, pc}

0800aa5a <aci_gap_set_auth_requirement>:
                                        uint8_t min_encryption_key_size,
                                        uint8_t max_encryption_key_size,
                                        uint8_t use_fixed_pin,
                                        uint32_t fixed_pin,
                                        uint8_t bonding_mode)
{
 800aa5a:	b590      	push	{r4, r7, lr}
 800aa5c:	b091      	sub	sp, #68	@ 0x44
 800aa5e:	af00      	add	r7, sp, #0
 800aa60:	603a      	str	r2, [r7, #0]
 800aa62:	461a      	mov	r2, r3
 800aa64:	4603      	mov	r3, r0
 800aa66:	71fb      	strb	r3, [r7, #7]
 800aa68:	460b      	mov	r3, r1
 800aa6a:	71bb      	strb	r3, [r7, #6]
 800aa6c:	4613      	mov	r3, r2
 800aa6e:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_set_auth_requirement_cp cp;    
  uint8_t status;
    
  cp.mitm_mode = mitm_mode;
 800aa70:	79fb      	ldrb	r3, [r7, #7]
 800aa72:	733b      	strb	r3, [r7, #12]
  cp.oob_enable = oob_enable;
 800aa74:	79bb      	ldrb	r3, [r7, #6]
 800aa76:	737b      	strb	r3, [r7, #13]
  /* FIX: check on oob_enable introduced to fix issue in projects for Cortex-M33 */
  if (oob_enable) {
 800aa78:	79bb      	ldrb	r3, [r7, #6]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d00a      	beq.n	800aa94 <aci_gap_set_auth_requirement+0x3a>
    BLUENRG_memcpy(cp.oob_data, oob_data, 16);
 800aa7e:	683a      	ldr	r2, [r7, #0]
 800aa80:	f107 030e 	add.w	r3, r7, #14
 800aa84:	6814      	ldr	r4, [r2, #0]
 800aa86:	6850      	ldr	r0, [r2, #4]
 800aa88:	6891      	ldr	r1, [r2, #8]
 800aa8a:	68d2      	ldr	r2, [r2, #12]
 800aa8c:	601c      	str	r4, [r3, #0]
 800aa8e:	6058      	str	r0, [r3, #4]
 800aa90:	6099      	str	r1, [r3, #8]
 800aa92:	60da      	str	r2, [r3, #12]
  }
  cp.min_encryption_key_size = min_encryption_key_size;
 800aa94:	797b      	ldrb	r3, [r7, #5]
 800aa96:	77bb      	strb	r3, [r7, #30]
  cp.max_encryption_key_size = max_encryption_key_size;
 800aa98:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800aa9c:	77fb      	strb	r3, [r7, #31]
  cp.use_fixed_pin = use_fixed_pin;
 800aa9e:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800aaa2:	f887 3020 	strb.w	r3, [r7, #32]
  cp.fixed_pin = htobl(fixed_pin);
 800aaa6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800aaa8:	f8c7 3021 	str.w	r3, [r7, #33]	@ 0x21
  cp.bonding_mode = bonding_mode;
 800aaac:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 800aab0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800aab4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800aab8:	2218      	movs	r2, #24
 800aaba:	2100      	movs	r1, #0
 800aabc:	4618      	mov	r0, r3
 800aabe:	f003 fa40 	bl	800df42 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800aac2:	233f      	movs	r3, #63	@ 0x3f
 800aac4:	853b      	strh	r3, [r7, #40]	@ 0x28
  rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 800aac6:	2386      	movs	r3, #134	@ 0x86
 800aac8:	857b      	strh	r3, [r7, #42]	@ 0x2a
  rq.cparam = &cp;
 800aaca:	f107 030c 	add.w	r3, r7, #12
 800aace:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.clen = sizeof(cp);
 800aad0:	231a      	movs	r3, #26
 800aad2:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rparam = &status;
 800aad4:	f107 030b 	add.w	r3, r7, #11
 800aad8:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rlen = 1;
 800aada:	2301      	movs	r3, #1
 800aadc:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (hci_send_req(&rq, FALSE) < 0)
 800aade:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800aae2:	2100      	movs	r1, #0
 800aae4:	4618      	mov	r0, r3
 800aae6:	f000 fd07 	bl	800b4f8 <hci_send_req>
 800aaea:	4603      	mov	r3, r0
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	da01      	bge.n	800aaf4 <aci_gap_set_auth_requirement+0x9a>
    return BLE_STATUS_TIMEOUT;
 800aaf0:	23ff      	movs	r3, #255	@ 0xff
 800aaf2:	e005      	b.n	800ab00 <aci_gap_set_auth_requirement+0xa6>

  if (status) {
 800aaf4:	7afb      	ldrb	r3, [r7, #11]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d001      	beq.n	800aafe <aci_gap_set_auth_requirement+0xa4>
    return status;
 800aafa:	7afb      	ldrb	r3, [r7, #11]
 800aafc:	e000      	b.n	800ab00 <aci_gap_set_auth_requirement+0xa6>
  }
    
  return 0;
 800aafe:	2300      	movs	r3, #0
}
 800ab00:	4618      	mov	r0, r3
 800ab02:	3744      	adds	r7, #68	@ 0x44
 800ab04:	46bd      	mov	sp, r7
 800ab06:	bd90      	pop	{r4, r7, pc}

0800ab08 <aci_gap_update_adv_data>:
  return status;

}

tBleStatus aci_gap_update_adv_data(uint8_t AdvLen, const uint8_t *AdvData)
{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	b092      	sub	sp, #72	@ 0x48
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	4603      	mov	r3, r0
 800ab10:	6039      	str	r1, [r7, #0]
 800ab12:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[32];
  uint8_t indx = 0;
 800ab14:	2300      	movs	r3, #0
 800ab16:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  if (AdvLen > (sizeof(buffer)-1))
 800ab1a:	79fb      	ldrb	r3, [r7, #7]
 800ab1c:	2b1f      	cmp	r3, #31
 800ab1e:	d901      	bls.n	800ab24 <aci_gap_update_adv_data+0x1c>
    return BLE_STATUS_INVALID_PARAMS;
 800ab20:	2342      	movs	r3, #66	@ 0x42
 800ab22:	e03e      	b.n	800aba2 <aci_gap_update_adv_data+0x9a>

  buffer[indx] = AdvLen;
 800ab24:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800ab28:	3348      	adds	r3, #72	@ 0x48
 800ab2a:	443b      	add	r3, r7
 800ab2c:	79fa      	ldrb	r2, [r7, #7]
 800ab2e:	f803 2c40 	strb.w	r2, [r3, #-64]
  indx++;
 800ab32:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800ab36:	3301      	adds	r3, #1
 800ab38:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  BLUENRG_memcpy(buffer + indx, AdvData, AdvLen);
 800ab3c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800ab40:	f107 0208 	add.w	r2, r7, #8
 800ab44:	4413      	add	r3, r2
 800ab46:	79fa      	ldrb	r2, [r7, #7]
 800ab48:	6839      	ldr	r1, [r7, #0]
 800ab4a:	4618      	mov	r0, r3
 800ab4c:	f003 fa79 	bl	800e042 <memcpy>
  indx +=  AdvLen;
 800ab50:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800ab54:	79fb      	ldrb	r3, [r7, #7]
 800ab56:	4413      	add	r3, r2
 800ab58:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800ab5c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800ab60:	2218      	movs	r2, #24
 800ab62:	2100      	movs	r1, #0
 800ab64:	4618      	mov	r0, r3
 800ab66:	f003 f9ec 	bl	800df42 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800ab6a:	233f      	movs	r3, #63	@ 0x3f
 800ab6c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  rq.ocf = OCF_GAP_UPDATE_ADV_DATA;
 800ab6e:	238e      	movs	r3, #142	@ 0x8e
 800ab70:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  rq.cparam = (void *)buffer;
 800ab72:	f107 0308 	add.w	r3, r7, #8
 800ab76:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.clen = indx;
 800ab78:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800ab7c:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rparam = &status;
 800ab7e:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 800ab82:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rlen = 1;
 800ab84:	2301      	movs	r3, #1
 800ab86:	643b      	str	r3, [r7, #64]	@ 0x40
    
  if (hci_send_req(&rq, FALSE) < 0)
 800ab88:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800ab8c:	2100      	movs	r1, #0
 800ab8e:	4618      	mov	r0, r3
 800ab90:	f000 fcb2 	bl	800b4f8 <hci_send_req>
 800ab94:	4603      	mov	r3, r0
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	da01      	bge.n	800ab9e <aci_gap_update_adv_data+0x96>
    return BLE_STATUS_TIMEOUT;
 800ab9a:	23ff      	movs	r3, #255	@ 0xff
 800ab9c:	e001      	b.n	800aba2 <aci_gap_update_adv_data+0x9a>
    
  return status;
 800ab9e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 800aba2:	4618      	mov	r0, r3
 800aba4:	3748      	adds	r7, #72	@ 0x48
 800aba6:	46bd      	mov	sp, r7
 800aba8:	bd80      	pop	{r7, pc}

0800abaa <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 800abaa:	b580      	push	{r7, lr}
 800abac:	b088      	sub	sp, #32
 800abae:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800abb0:	f107 0308 	add.w	r3, r7, #8
 800abb4:	2218      	movs	r2, #24
 800abb6:	2100      	movs	r1, #0
 800abb8:	4618      	mov	r0, r3
 800abba:	f003 f9c2 	bl	800df42 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800abbe:	233f      	movs	r3, #63	@ 0x3f
 800abc0:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_GATT_INIT;
 800abc2:	f240 1301 	movw	r3, #257	@ 0x101
 800abc6:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800abc8:	1dfb      	adds	r3, r7, #7
 800abca:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800abcc:	2301      	movs	r3, #1
 800abce:	61fb      	str	r3, [r7, #28]

  if (hci_send_req(&rq, FALSE) < 0)
 800abd0:	f107 0308 	add.w	r3, r7, #8
 800abd4:	2100      	movs	r1, #0
 800abd6:	4618      	mov	r0, r3
 800abd8:	f000 fc8e 	bl	800b4f8 <hci_send_req>
 800abdc:	4603      	mov	r3, r0
 800abde:	2b00      	cmp	r3, #0
 800abe0:	da01      	bge.n	800abe6 <aci_gatt_init+0x3c>
    return BLE_STATUS_TIMEOUT;
 800abe2:	23ff      	movs	r3, #255	@ 0xff
 800abe4:	e000      	b.n	800abe8 <aci_gatt_init+0x3e>

  return status;
 800abe6:	79fb      	ldrb	r3, [r7, #7]
}
 800abe8:	4618      	mov	r0, r3
 800abea:	3720      	adds	r7, #32
 800abec:	46bd      	mov	sp, r7
 800abee:	bd80      	pop	{r7, pc}

0800abf0 <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b090      	sub	sp, #64	@ 0x40
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6039      	str	r1, [r7, #0]
 800abf8:	4611      	mov	r1, r2
 800abfa:	461a      	mov	r2, r3
 800abfc:	4603      	mov	r3, r0
 800abfe:	71fb      	strb	r3, [r7, #7]
 800ac00:	460b      	mov	r3, r1
 800ac02:	71bb      	strb	r3, [r7, #6]
 800ac04:	4613      	mov	r3, r2
 800ac06:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gatt_add_serv_rp resp;    
  uint8_t buffer[19];
  uint8_t uuid_len;
  uint8_t indx = 0;
 800ac08:	2300      	movs	r3, #0
 800ac0a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_uuid_type;
 800ac0e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800ac12:	3340      	adds	r3, #64	@ 0x40
 800ac14:	443b      	add	r3, r7
 800ac16:	79fa      	ldrb	r2, [r7, #7]
 800ac18:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800ac1c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800ac20:	3301      	adds	r3, #1
 800ac22:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  if(service_uuid_type == UUID_TYPE_16){
 800ac26:	79fb      	ldrb	r3, [r7, #7]
 800ac28:	2b01      	cmp	r3, #1
 800ac2a:	d103      	bne.n	800ac34 <aci_gatt_add_serv+0x44>
    uuid_len = 2;
 800ac2c:	2302      	movs	r3, #2
 800ac2e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800ac32:	e002      	b.n	800ac3a <aci_gatt_add_serv+0x4a>
  }
  else {
    uuid_len = 16;
 800ac34:	2310      	movs	r3, #16
 800ac36:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }        
  BLUENRG_memcpy(buffer + indx, service_uuid, uuid_len);
 800ac3a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800ac3e:	f107 020c 	add.w	r2, r7, #12
 800ac42:	4413      	add	r3, r2
 800ac44:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800ac48:	6839      	ldr	r1, [r7, #0]
 800ac4a:	4618      	mov	r0, r3
 800ac4c:	f003 f9f9 	bl	800e042 <memcpy>
  indx +=  uuid_len;
 800ac50:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 800ac54:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ac58:	4413      	add	r3, r2
 800ac5a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_type;
 800ac5e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800ac62:	3340      	adds	r3, #64	@ 0x40
 800ac64:	443b      	add	r3, r7
 800ac66:	79ba      	ldrb	r2, [r7, #6]
 800ac68:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800ac6c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800ac70:	3301      	adds	r3, #1
 800ac72:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = max_attr_records;
 800ac76:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800ac7a:	3340      	adds	r3, #64	@ 0x40
 800ac7c:	443b      	add	r3, r7
 800ac7e:	797a      	ldrb	r2, [r7, #5]
 800ac80:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800ac84:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800ac88:	3301      	adds	r3, #1
 800ac8a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800ac8e:	f107 0320 	add.w	r3, r7, #32
 800ac92:	2203      	movs	r2, #3
 800ac94:	2100      	movs	r1, #0
 800ac96:	4618      	mov	r0, r3
 800ac98:	f003 f953 	bl	800df42 <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800ac9c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aca0:	2218      	movs	r2, #24
 800aca2:	2100      	movs	r1, #0
 800aca4:	4618      	mov	r0, r3
 800aca6:	f003 f94c 	bl	800df42 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800acaa:	233f      	movs	r3, #63	@ 0x3f
 800acac:	84bb      	strh	r3, [r7, #36]	@ 0x24
  rq.ocf = OCF_GATT_ADD_SERV;
 800acae:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800acb2:	84fb      	strh	r3, [r7, #38]	@ 0x26
  rq.cparam = (void *)buffer;
 800acb4:	f107 030c 	add.w	r3, r7, #12
 800acb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.clen = indx;
 800acba:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800acbe:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rparam = &resp;
 800acc0:	f107 0320 	add.w	r3, r7, #32
 800acc4:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 800acc6:	2303      	movs	r3, #3
 800acc8:	63bb      	str	r3, [r7, #56]	@ 0x38

  if (hci_send_req(&rq, FALSE) < 0)
 800acca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800acce:	2100      	movs	r1, #0
 800acd0:	4618      	mov	r0, r3
 800acd2:	f000 fc11 	bl	800b4f8 <hci_send_req>
 800acd6:	4603      	mov	r3, r0
 800acd8:	2b00      	cmp	r3, #0
 800acda:	da01      	bge.n	800ace0 <aci_gatt_add_serv+0xf0>
    return BLE_STATUS_TIMEOUT;
 800acdc:	23ff      	movs	r3, #255	@ 0xff
 800acde:	e00c      	b.n	800acfa <aci_gatt_add_serv+0x10a>

  if (resp.status) {
 800ace0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d002      	beq.n	800acee <aci_gatt_add_serv+0xfe>
    return resp.status;
 800ace8:	f897 3020 	ldrb.w	r3, [r7, #32]
 800acec:	e005      	b.n	800acfa <aci_gatt_add_serv+0x10a>
  }
    
  *serviceHandle = btohs(resp.handle);
 800acee:	f8b7 3021 	ldrh.w	r3, [r7, #33]	@ 0x21
 800acf2:	b29a      	uxth	r2, r3
 800acf4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800acf6:	801a      	strh	r2, [r3, #0]

  return 0;
 800acf8:	2300      	movs	r3, #0
}
 800acfa:	4618      	mov	r0, r3
 800acfc:	3740      	adds	r7, #64	@ 0x40
 800acfe:	46bd      	mov	sp, r7
 800ad00:	bd80      	pop	{r7, pc}

0800ad02 <aci_gatt_add_char>:
			     uint8_t secPermissions,
			     uint8_t gattEvtMask,
			     uint8_t encryKeySize,
			     uint8_t isVariable,
			     uint16_t* charHandle)                     
{
 800ad02:	b580      	push	{r7, lr}
 800ad04:	b092      	sub	sp, #72	@ 0x48
 800ad06:	af00      	add	r7, sp, #0
 800ad08:	603a      	str	r2, [r7, #0]
 800ad0a:	461a      	mov	r2, r3
 800ad0c:	4603      	mov	r3, r0
 800ad0e:	80fb      	strh	r3, [r7, #6]
 800ad10:	460b      	mov	r3, r1
 800ad12:	717b      	strb	r3, [r7, #5]
 800ad14:	4613      	mov	r3, r2
 800ad16:	713b      	strb	r3, [r7, #4]
  struct hci_request rq;
  gatt_add_serv_rp resp;
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
 800ad18:	2300      	movs	r3, #0
 800ad1a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  serviceHandle = htobs(serviceHandle);
 800ad1e:	88fb      	ldrh	r3, [r7, #6]
 800ad20:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &serviceHandle, 2);
 800ad22:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800ad26:	f107 020c 	add.w	r2, r7, #12
 800ad2a:	4413      	add	r3, r2
 800ad2c:	88fa      	ldrh	r2, [r7, #6]
 800ad2e:	801a      	strh	r2, [r3, #0]
  indx += 2;
 800ad30:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800ad34:	3302      	adds	r3, #2
 800ad36:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charUuidType;
 800ad3a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800ad3e:	3348      	adds	r3, #72	@ 0x48
 800ad40:	443b      	add	r3, r7
 800ad42:	797a      	ldrb	r2, [r7, #5]
 800ad44:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800ad48:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800ad4c:	3301      	adds	r3, #1
 800ad4e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  if(charUuidType == UUID_TYPE_16){
 800ad52:	797b      	ldrb	r3, [r7, #5]
 800ad54:	2b01      	cmp	r3, #1
 800ad56:	d103      	bne.n	800ad60 <aci_gatt_add_char+0x5e>
    uuid_len = 2;
 800ad58:	2302      	movs	r3, #2
 800ad5a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800ad5e:	e002      	b.n	800ad66 <aci_gatt_add_char+0x64>
  }
  else {
    uuid_len = 16;
 800ad60:	2310      	movs	r3, #16
 800ad62:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  }        
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 800ad66:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800ad6a:	f107 020c 	add.w	r2, r7, #12
 800ad6e:	4413      	add	r3, r2
 800ad70:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800ad74:	6839      	ldr	r1, [r7, #0]
 800ad76:	4618      	mov	r0, r3
 800ad78:	f003 f963 	bl	800e042 <memcpy>
  indx +=  uuid_len;
 800ad7c:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800ad80:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800ad84:	4413      	add	r3, r2
 800ad86:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charValueLen;
 800ad8a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800ad8e:	3348      	adds	r3, #72	@ 0x48
 800ad90:	443b      	add	r3, r7
 800ad92:	793a      	ldrb	r2, [r7, #4]
 800ad94:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800ad98:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800ad9c:	3301      	adds	r3, #1
 800ad9e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charProperties;
 800ada2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800ada6:	3348      	adds	r3, #72	@ 0x48
 800ada8:	443b      	add	r3, r7
 800adaa:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 800adae:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800adb2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800adb6:	3301      	adds	r3, #1
 800adb8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = secPermissions;
 800adbc:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800adc0:	3348      	adds	r3, #72	@ 0x48
 800adc2:	443b      	add	r3, r7
 800adc4:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 800adc8:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800adcc:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800add0:	3301      	adds	r3, #1
 800add2:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = gattEvtMask;
 800add6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800adda:	3348      	adds	r3, #72	@ 0x48
 800addc:	443b      	add	r3, r7
 800adde:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 800ade2:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800ade6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800adea:	3301      	adds	r3, #1
 800adec:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = encryKeySize;
 800adf0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800adf4:	3348      	adds	r3, #72	@ 0x48
 800adf6:	443b      	add	r3, r7
 800adf8:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800adfc:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800ae00:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800ae04:	3301      	adds	r3, #1
 800ae06:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = isVariable;
 800ae0a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800ae0e:	3348      	adds	r3, #72	@ 0x48
 800ae10:	443b      	add	r3, r7
 800ae12:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 800ae16:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800ae1a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800ae1e:	3301      	adds	r3, #1
 800ae20:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800ae24:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800ae28:	2203      	movs	r2, #3
 800ae2a:	2100      	movs	r1, #0
 800ae2c:	4618      	mov	r0, r3
 800ae2e:	f003 f888 	bl	800df42 <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800ae32:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800ae36:	2218      	movs	r2, #24
 800ae38:	2100      	movs	r1, #0
 800ae3a:	4618      	mov	r0, r3
 800ae3c:	f003 f881 	bl	800df42 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800ae40:	233f      	movs	r3, #63	@ 0x3f
 800ae42:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  rq.ocf = OCF_GATT_ADD_CHAR;
 800ae44:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800ae48:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  rq.cparam = (void *)buffer;
 800ae4a:	f107 030c 	add.w	r3, r7, #12
 800ae4e:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.clen = indx;
 800ae50:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800ae54:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rparam = &resp;
 800ae56:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800ae5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 800ae5c:	2303      	movs	r3, #3
 800ae5e:	643b      	str	r3, [r7, #64]	@ 0x40

  if (hci_send_req(&rq, FALSE) < 0)
 800ae60:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800ae64:	2100      	movs	r1, #0
 800ae66:	4618      	mov	r0, r3
 800ae68:	f000 fb46 	bl	800b4f8 <hci_send_req>
 800ae6c:	4603      	mov	r3, r0
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	da01      	bge.n	800ae76 <aci_gatt_add_char+0x174>
    return BLE_STATUS_TIMEOUT;
 800ae72:	23ff      	movs	r3, #255	@ 0xff
 800ae74:	e00c      	b.n	800ae90 <aci_gatt_add_char+0x18e>

  if (resp.status) {
 800ae76:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d002      	beq.n	800ae84 <aci_gatt_add_char+0x182>
    return resp.status;
 800ae7e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ae82:	e005      	b.n	800ae90 <aci_gatt_add_char+0x18e>
  }
    
  *charHandle = btohs(resp.handle);
 800ae84:	f8b7 3029 	ldrh.w	r3, [r7, #41]	@ 0x29
 800ae88:	b29a      	uxth	r2, r3
 800ae8a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ae8c:	801a      	strh	r2, [r3, #0]

  return 0;
 800ae8e:	2300      	movs	r3, #0
}
 800ae90:	4618      	mov	r0, r3
 800ae92:	3748      	adds	r7, #72	@ 0x48
 800ae94:	46bd      	mov	sp, r7
 800ae96:	bd80      	pop	{r7, pc}

0800ae98 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t servHandle, 
				      uint16_t charHandle,
				      uint8_t charValOffset,
				      uint8_t charValueLen,   
                                      const void *charValue)
{
 800ae98:	b590      	push	{r4, r7, lr}
 800ae9a:	b0ab      	sub	sp, #172	@ 0xac
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	4604      	mov	r4, r0
 800aea0:	4608      	mov	r0, r1
 800aea2:	4611      	mov	r1, r2
 800aea4:	461a      	mov	r2, r3
 800aea6:	4623      	mov	r3, r4
 800aea8:	80fb      	strh	r3, [r7, #6]
 800aeaa:	4603      	mov	r3, r0
 800aeac:	80bb      	strh	r3, [r7, #4]
 800aeae:	460b      	mov	r3, r1
 800aeb0:	70fb      	strb	r3, [r7, #3]
 800aeb2:	4613      	mov	r3, r2
 800aeb4:	70bb      	strb	r3, [r7, #2]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 800aeb6:	2300      	movs	r3, #0
 800aeb8:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 800aebc:	78bb      	ldrb	r3, [r7, #2]
 800aebe:	2b7a      	cmp	r3, #122	@ 0x7a
 800aec0:	d901      	bls.n	800aec6 <aci_gatt_update_char_value+0x2e>
    return BLE_STATUS_INVALID_PARAMS;
 800aec2:	2342      	movs	r3, #66	@ 0x42
 800aec4:	e074      	b.n	800afb0 <aci_gatt_update_char_value+0x118>

  servHandle = htobs(servHandle);
 800aec6:	88fb      	ldrh	r3, [r7, #6]
 800aec8:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &servHandle, 2);
 800aeca:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800aece:	f107 0208 	add.w	r2, r7, #8
 800aed2:	4413      	add	r3, r2
 800aed4:	88fa      	ldrh	r2, [r7, #6]
 800aed6:	801a      	strh	r2, [r3, #0]
  indx += 2;
 800aed8:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800aedc:	3302      	adds	r3, #2
 800aede:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  charHandle = htobs(charHandle);
 800aee2:	88bb      	ldrh	r3, [r7, #4]
 800aee4:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &charHandle, 2);
 800aee6:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800aeea:	f107 0208 	add.w	r2, r7, #8
 800aeee:	4413      	add	r3, r2
 800aef0:	88ba      	ldrh	r2, [r7, #4]
 800aef2:	801a      	strh	r2, [r3, #0]
  indx += 2;
 800aef4:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800aef8:	3302      	adds	r3, #2
 800aefa:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValOffset;
 800aefe:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800af02:	33a8      	adds	r3, #168	@ 0xa8
 800af04:	443b      	add	r3, r7
 800af06:	78fa      	ldrb	r2, [r7, #3]
 800af08:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800af0c:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800af10:	3301      	adds	r3, #1
 800af12:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValueLen;
 800af16:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800af1a:	33a8      	adds	r3, #168	@ 0xa8
 800af1c:	443b      	add	r3, r7
 800af1e:	78ba      	ldrb	r2, [r7, #2]
 800af20:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800af24:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800af28:	3301      	adds	r3, #1
 800af2a:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        
  BLUENRG_memcpy(buffer + indx, charValue, charValueLen);
 800af2e:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800af32:	f107 0208 	add.w	r2, r7, #8
 800af36:	4413      	add	r3, r2
 800af38:	78ba      	ldrb	r2, [r7, #2]
 800af3a:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 800af3e:	4618      	mov	r0, r3
 800af40:	f003 f87f 	bl	800e042 <memcpy>
  indx +=  charValueLen;
 800af44:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 800af48:	78bb      	ldrb	r3, [r7, #2]
 800af4a:	4413      	add	r3, r2
 800af4c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800af50:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800af54:	2218      	movs	r2, #24
 800af56:	2100      	movs	r1, #0
 800af58:	4618      	mov	r0, r3
 800af5a:	f002 fff2 	bl	800df42 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800af5e:	233f      	movs	r3, #63	@ 0x3f
 800af60:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
 800af64:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800af68:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
  rq.cparam = (void *)buffer;
 800af6c:	f107 0308 	add.w	r3, r7, #8
 800af70:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  rq.clen = indx;
 800af74:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800af78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  rq.rparam = &status;
 800af7c:	f107 038b 	add.w	r3, r7, #139	@ 0x8b
 800af80:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  rq.rlen = 1;
 800af84:	2301      	movs	r3, #1
 800af86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 800af8a:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800af8e:	2100      	movs	r1, #0
 800af90:	4618      	mov	r0, r3
 800af92:	f000 fab1 	bl	800b4f8 <hci_send_req>
 800af96:	4603      	mov	r3, r0
 800af98:	2b00      	cmp	r3, #0
 800af9a:	da01      	bge.n	800afa0 <aci_gatt_update_char_value+0x108>
    return BLE_STATUS_TIMEOUT;
 800af9c:	23ff      	movs	r3, #255	@ 0xff
 800af9e:	e007      	b.n	800afb0 <aci_gatt_update_char_value+0x118>

  if (status) {
 800afa0:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d002      	beq.n	800afae <aci_gatt_update_char_value+0x116>
    return status;
 800afa8:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800afac:	e000      	b.n	800afb0 <aci_gatt_update_char_value+0x118>
  }

  return 0;
 800afae:	2300      	movs	r3, #0
}
 800afb0:	4618      	mov	r0, r3
 800afb2:	37ac      	adds	r7, #172	@ 0xac
 800afb4:	46bd      	mov	sp, r7
 800afb6:	bd90      	pop	{r4, r7, pc}

0800afb8 <aci_gatt_allow_read>:

  return 0;
}

tBleStatus aci_gatt_allow_read(uint16_t conn_handle)
{
 800afb8:	b580      	push	{r7, lr}
 800afba:	b08a      	sub	sp, #40	@ 0x28
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	4603      	mov	r3, r0
 800afc0:	80fb      	strh	r3, [r7, #6]
    struct hci_request rq;
    gatt_allow_read_cp cp;
    uint8_t status;
    
    cp.conn_handle = htobs(conn_handle);
 800afc2:	88fb      	ldrh	r3, [r7, #6]
 800afc4:	81bb      	strh	r3, [r7, #12]

    BLUENRG_memset(&rq, 0, sizeof(rq));
 800afc6:	f107 0310 	add.w	r3, r7, #16
 800afca:	2218      	movs	r2, #24
 800afcc:	2100      	movs	r1, #0
 800afce:	4618      	mov	r0, r3
 800afd0:	f002 ffb7 	bl	800df42 <memset>
    rq.ogf = OGF_VENDOR_CMD;
 800afd4:	233f      	movs	r3, #63	@ 0x3f
 800afd6:	823b      	strh	r3, [r7, #16]
    rq.ocf = OCF_GATT_ALLOW_READ;
 800afd8:	f240 1327 	movw	r3, #295	@ 0x127
 800afdc:	827b      	strh	r3, [r7, #18]
    rq.cparam = &cp;
 800afde:	f107 030c 	add.w	r3, r7, #12
 800afe2:	61bb      	str	r3, [r7, #24]
    rq.clen = GATT_ALLOW_READ_CP_SIZE;
 800afe4:	2302      	movs	r3, #2
 800afe6:	61fb      	str	r3, [r7, #28]
    rq.rparam = &status;
 800afe8:	f107 030b 	add.w	r3, r7, #11
 800afec:	623b      	str	r3, [r7, #32]
    rq.rlen = 1;
 800afee:	2301      	movs	r3, #1
 800aff0:	627b      	str	r3, [r7, #36]	@ 0x24

    if (hci_send_req(&rq, FALSE) < 0)
 800aff2:	f107 0310 	add.w	r3, r7, #16
 800aff6:	2100      	movs	r1, #0
 800aff8:	4618      	mov	r0, r3
 800affa:	f000 fa7d 	bl	800b4f8 <hci_send_req>
 800affe:	4603      	mov	r3, r0
 800b000:	2b00      	cmp	r3, #0
 800b002:	da01      	bge.n	800b008 <aci_gatt_allow_read+0x50>
      return BLE_STATUS_TIMEOUT;
 800b004:	23ff      	movs	r3, #255	@ 0xff
 800b006:	e000      	b.n	800b00a <aci_gatt_allow_read+0x52>

    return status;
 800b008:	7afb      	ldrb	r3, [r7, #11]
}
 800b00a:	4618      	mov	r0, r3
 800b00c:	3728      	adds	r7, #40	@ 0x28
 800b00e:	46bd      	mov	sp, r7
 800b010:	bd80      	pop	{r7, pc}

0800b012 <aci_hal_read_config_data>:

  return status;
}

tBleStatus aci_hal_read_config_data(uint8_t offset, uint16_t data_len, uint8_t *data_len_out_p, uint8_t *data)
{
 800b012:	b580      	push	{r7, lr}
 800b014:	b0ac      	sub	sp, #176	@ 0xb0
 800b016:	af00      	add	r7, sp, #0
 800b018:	60ba      	str	r2, [r7, #8]
 800b01a:	607b      	str	r3, [r7, #4]
 800b01c:	4603      	mov	r3, r0
 800b01e:	73fb      	strb	r3, [r7, #15]
 800b020:	460b      	mov	r3, r1
 800b022:	81bb      	strh	r3, [r7, #12]
  struct hci_request rq;
  hal_read_config_data_cp cp;
  hal_read_config_data_rp rp;
  
  cp.offset = offset;
 800b024:	7bfb      	ldrb	r3, [r7, #15]
 800b026:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800b02a:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 800b02e:	2218      	movs	r2, #24
 800b030:	2100      	movs	r1, #0
 800b032:	4618      	mov	r0, r3
 800b034:	f002 ff85 	bl	800df42 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800b038:	233f      	movs	r3, #63	@ 0x3f
 800b03a:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98
  rq.ocf = OCF_HAL_READ_CONFIG_DATA;
 800b03e:	230d      	movs	r3, #13
 800b040:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
  rq.cparam = &cp;
 800b044:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800b048:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  rq.clen = sizeof(cp);
 800b04c:	2301      	movs	r3, #1
 800b04e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  rq.rparam = &rp;
 800b052:	f107 0314 	add.w	r3, r7, #20
 800b056:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  rq.rlen = sizeof(rp);
 800b05a:	2380      	movs	r3, #128	@ 0x80
 800b05c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  
  if (hci_send_req(&rq, FALSE) < 0)
 800b060:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 800b064:	2100      	movs	r1, #0
 800b066:	4618      	mov	r0, r3
 800b068:	f000 fa46 	bl	800b4f8 <hci_send_req>
 800b06c:	4603      	mov	r3, r0
 800b06e:	2b00      	cmp	r3, #0
 800b070:	da01      	bge.n	800b076 <aci_hal_read_config_data+0x64>
    return BLE_STATUS_TIMEOUT;
 800b072:	23ff      	movs	r3, #255	@ 0xff
 800b074:	e01e      	b.n	800b0b4 <aci_hal_read_config_data+0xa2>
  
  if(rp.status)
 800b076:	7d3b      	ldrb	r3, [r7, #20]
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d001      	beq.n	800b080 <aci_hal_read_config_data+0x6e>
    return rp.status;
 800b07c:	7d3b      	ldrb	r3, [r7, #20]
 800b07e:	e019      	b.n	800b0b4 <aci_hal_read_config_data+0xa2>
  
  *data_len_out_p = rq.rlen-1;
 800b080:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b084:	b2db      	uxtb	r3, r3
 800b086:	3b01      	subs	r3, #1
 800b088:	b2da      	uxtb	r2, r3
 800b08a:	68bb      	ldr	r3, [r7, #8]
 800b08c:	701a      	strb	r2, [r3, #0]
  
  BLUENRG_memcpy(data, rp.data, MIN(data_len, *data_len_out_p));
 800b08e:	68bb      	ldr	r3, [r7, #8]
 800b090:	781b      	ldrb	r3, [r3, #0]
 800b092:	461a      	mov	r2, r3
 800b094:	89bb      	ldrh	r3, [r7, #12]
 800b096:	4293      	cmp	r3, r2
 800b098:	d201      	bcs.n	800b09e <aci_hal_read_config_data+0x8c>
 800b09a:	89ba      	ldrh	r2, [r7, #12]
 800b09c:	e002      	b.n	800b0a4 <aci_hal_read_config_data+0x92>
 800b09e:	68bb      	ldr	r3, [r7, #8]
 800b0a0:	781b      	ldrb	r3, [r3, #0]
 800b0a2:	461a      	mov	r2, r3
 800b0a4:	f107 0314 	add.w	r3, r7, #20
 800b0a8:	3301      	adds	r3, #1
 800b0aa:	4619      	mov	r1, r3
 800b0ac:	6878      	ldr	r0, [r7, #4]
 800b0ae:	f002 ffc8 	bl	800e042 <memcpy>
  
  return 0;
 800b0b2:	2300      	movs	r3, #0
}
 800b0b4:	4618      	mov	r0, r3
 800b0b6:	37b0      	adds	r7, #176	@ 0xb0
 800b0b8:	46bd      	mov	sp, r7
 800b0ba:	bd80      	pop	{r7, pc}

0800b0bc <aci_hal_set_tx_power_level>:

tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b08a      	sub	sp, #40	@ 0x28
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	4603      	mov	r3, r0
 800b0c4:	460a      	mov	r2, r1
 800b0c6:	71fb      	strb	r3, [r7, #7]
 800b0c8:	4613      	mov	r3, r2
 800b0ca:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  hal_set_tx_power_level_cp cp;    
  uint8_t status;
    
  cp.en_high_power = en_high_power;
 800b0cc:	79fb      	ldrb	r3, [r7, #7]
 800b0ce:	733b      	strb	r3, [r7, #12]
  cp.pa_level = pa_level;
 800b0d0:	79bb      	ldrb	r3, [r7, #6]
 800b0d2:	737b      	strb	r3, [r7, #13]

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800b0d4:	f107 0310 	add.w	r3, r7, #16
 800b0d8:	2218      	movs	r2, #24
 800b0da:	2100      	movs	r1, #0
 800b0dc:	4618      	mov	r0, r3
 800b0de:	f002 ff30 	bl	800df42 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800b0e2:	233f      	movs	r3, #63	@ 0x3f
 800b0e4:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 800b0e6:	230f      	movs	r3, #15
 800b0e8:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 800b0ea:	f107 030c 	add.w	r3, r7, #12
 800b0ee:	61bb      	str	r3, [r7, #24]
  rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 800b0f0:	2302      	movs	r3, #2
 800b0f2:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 800b0f4:	f107 030b 	add.w	r3, r7, #11
 800b0f8:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 800b0fa:	2301      	movs	r3, #1
 800b0fc:	627b      	str	r3, [r7, #36]	@ 0x24

  if (hci_send_req(&rq, FALSE) < 0)
 800b0fe:	f107 0310 	add.w	r3, r7, #16
 800b102:	2100      	movs	r1, #0
 800b104:	4618      	mov	r0, r3
 800b106:	f000 f9f7 	bl	800b4f8 <hci_send_req>
 800b10a:	4603      	mov	r3, r0
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	da01      	bge.n	800b114 <aci_hal_set_tx_power_level+0x58>
    return BLE_STATUS_TIMEOUT;
 800b110:	23ff      	movs	r3, #255	@ 0xff
 800b112:	e000      	b.n	800b116 <aci_hal_set_tx_power_level+0x5a>

  return status;
 800b114:	7afb      	ldrb	r3, [r7, #11]
}
 800b116:	4618      	mov	r0, r3
 800b118:	3728      	adds	r7, #40	@ 0x28
 800b11a:	46bd      	mov	sp, r7
 800b11c:	bd80      	pop	{r7, pc}

0800b11e <getBlueNRGVersion>:
#include "hci.h"
#include "hci_le.h"
#include "string.h"

uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 800b11e:	b590      	push	{r4, r7, lr}
 800b120:	b089      	sub	sp, #36	@ 0x24
 800b122:	af02      	add	r7, sp, #8
 800b124:	6078      	str	r0, [r7, #4]
 800b126:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;

  status = hci_le_read_local_version(&hci_version, &hci_revision, &lmp_pal_version, 
 800b128:	f107 0410 	add.w	r4, r7, #16
 800b12c:	f107 0215 	add.w	r2, r7, #21
 800b130:	f107 0112 	add.w	r1, r7, #18
 800b134:	f107 0016 	add.w	r0, r7, #22
 800b138:	f107 030e 	add.w	r3, r7, #14
 800b13c:	9300      	str	r3, [sp, #0]
 800b13e:	4623      	mov	r3, r4
 800b140:	f000 f851 	bl	800b1e6 <hci_le_read_local_version>
 800b144:	4603      	mov	r3, r0
 800b146:	75fb      	strb	r3, [r7, #23]
                                     &manufacturer_name, &lmp_pal_subversion);

  if (status == BLE_STATUS_SUCCESS) {
 800b148:	7dfb      	ldrb	r3, [r7, #23]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d124      	bne.n	800b198 <getBlueNRGVersion+0x7a>
    *hwVersion = hci_revision >> 8;
 800b14e:	8a7b      	ldrh	r3, [r7, #18]
 800b150:	0a1b      	lsrs	r3, r3, #8
 800b152:	b29b      	uxth	r3, r3
 800b154:	b2da      	uxtb	r2, r3
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 800b15a:	8a7b      	ldrh	r3, [r7, #18]
 800b15c:	021b      	lsls	r3, r3, #8
 800b15e:	b29a      	uxth	r2, r3
 800b160:	683b      	ldr	r3, [r7, #0]
 800b162:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 800b164:	683b      	ldr	r3, [r7, #0]
 800b166:	881b      	ldrh	r3, [r3, #0]
 800b168:	b21a      	sxth	r2, r3
 800b16a:	89fb      	ldrh	r3, [r7, #14]
 800b16c:	b21b      	sxth	r3, r3
 800b16e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b172:	b21b      	sxth	r3, r3
 800b174:	4313      	orrs	r3, r2
 800b176:	b21b      	sxth	r3, r3
 800b178:	b29a      	uxth	r2, r3
 800b17a:	683b      	ldr	r3, [r7, #0]
 800b17c:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 800b17e:	683b      	ldr	r3, [r7, #0]
 800b180:	881b      	ldrh	r3, [r3, #0]
 800b182:	b21a      	sxth	r2, r3
 800b184:	89fb      	ldrh	r3, [r7, #14]
 800b186:	b21b      	sxth	r3, r3
 800b188:	f003 030f 	and.w	r3, r3, #15
 800b18c:	b21b      	sxth	r3, r3
 800b18e:	4313      	orrs	r3, r2
 800b190:	b21b      	sxth	r3, r3
 800b192:	b29a      	uxth	r2, r3
 800b194:	683b      	ldr	r3, [r7, #0]
 800b196:	801a      	strh	r2, [r3, #0]
  }
  return status;
 800b198:	7dfb      	ldrb	r3, [r7, #23]
}
 800b19a:	4618      	mov	r0, r3
 800b19c:	371c      	adds	r7, #28
 800b19e:	46bd      	mov	sp, r7
 800b1a0:	bd90      	pop	{r4, r7, pc}

0800b1a2 <hci_reset>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

int hci_reset(void)
{
 800b1a2:	b580      	push	{r7, lr}
 800b1a4:	b088      	sub	sp, #32
 800b1a6:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800b1a8:	f107 0308 	add.w	r3, r7, #8
 800b1ac:	2218      	movs	r2, #24
 800b1ae:	2100      	movs	r1, #0
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	f002 fec6 	bl	800df42 <memset>
  rq.ogf = OGF_HOST_CTL;
 800b1b6:	2303      	movs	r3, #3
 800b1b8:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_RESET;
 800b1ba:	2303      	movs	r3, #3
 800b1bc:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800b1be:	1dfb      	adds	r3, r7, #7
 800b1c0:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800b1c2:	2301      	movs	r3, #1
 800b1c4:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 800b1c6:	f107 0308 	add.w	r3, r7, #8
 800b1ca:	2100      	movs	r1, #0
 800b1cc:	4618      	mov	r0, r3
 800b1ce:	f000 f993 	bl	800b4f8 <hci_send_req>
 800b1d2:	4603      	mov	r3, r0
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	da01      	bge.n	800b1dc <hci_reset+0x3a>
    return BLE_STATUS_TIMEOUT;
 800b1d8:	23ff      	movs	r3, #255	@ 0xff
 800b1da:	e000      	b.n	800b1de <hci_reset+0x3c>
  
  return status;  
 800b1dc:	79fb      	ldrb	r3, [r7, #7]
}
 800b1de:	4618      	mov	r0, r3
 800b1e0:	3720      	adds	r7, #32
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	bd80      	pop	{r7, pc}

0800b1e6 <hci_le_read_local_version>:
  return status;  
}

int hci_le_read_local_version(uint8_t *hci_version, uint16_t *hci_revision, uint8_t *lmp_pal_version, 
                              uint16_t *manufacturer_name, uint16_t *lmp_pal_subversion)
{
 800b1e6:	b580      	push	{r7, lr}
 800b1e8:	b08e      	sub	sp, #56	@ 0x38
 800b1ea:	af00      	add	r7, sp, #0
 800b1ec:	60f8      	str	r0, [r7, #12]
 800b1ee:	60b9      	str	r1, [r7, #8]
 800b1f0:	607a      	str	r2, [r7, #4]
 800b1f2:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  read_local_version_rp resp;
  
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800b1f4:	f107 0314 	add.w	r3, r7, #20
 800b1f8:	2209      	movs	r2, #9
 800b1fa:	2100      	movs	r1, #0
 800b1fc:	4618      	mov	r0, r3
 800b1fe:	f002 fea0 	bl	800df42 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800b202:	f107 0320 	add.w	r3, r7, #32
 800b206:	2218      	movs	r2, #24
 800b208:	2100      	movs	r1, #0
 800b20a:	4618      	mov	r0, r3
 800b20c:	f002 fe99 	bl	800df42 <memset>
  rq.ogf = OGF_INFO_PARAM;
 800b210:	2304      	movs	r3, #4
 800b212:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_READ_LOCAL_VERSION;
 800b214:	2301      	movs	r3, #1
 800b216:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.cparam = NULL;
 800b218:	2300      	movs	r3, #0
 800b21a:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.clen = 0;
 800b21c:	2300      	movs	r3, #0
 800b21e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.rparam = &resp;
 800b220:	f107 0314 	add.w	r3, r7, #20
 800b224:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = READ_LOCAL_VERSION_RP_SIZE;
 800b226:	2309      	movs	r3, #9
 800b228:	637b      	str	r3, [r7, #52]	@ 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 800b22a:	f107 0320 	add.w	r3, r7, #32
 800b22e:	2100      	movs	r1, #0
 800b230:	4618      	mov	r0, r3
 800b232:	f000 f961 	bl	800b4f8 <hci_send_req>
 800b236:	4603      	mov	r3, r0
 800b238:	2b00      	cmp	r3, #0
 800b23a:	da01      	bge.n	800b240 <hci_le_read_local_version+0x5a>
    return BLE_STATUS_TIMEOUT;
 800b23c:	23ff      	movs	r3, #255	@ 0xff
 800b23e:	e018      	b.n	800b272 <hci_le_read_local_version+0x8c>
  
  if (resp.status) {
 800b240:	7d3b      	ldrb	r3, [r7, #20]
 800b242:	2b00      	cmp	r3, #0
 800b244:	d001      	beq.n	800b24a <hci_le_read_local_version+0x64>
    return resp.status;
 800b246:	7d3b      	ldrb	r3, [r7, #20]
 800b248:	e013      	b.n	800b272 <hci_le_read_local_version+0x8c>
  }
  
  
  *hci_version = resp.hci_version;
 800b24a:	7d7a      	ldrb	r2, [r7, #21]
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	701a      	strb	r2, [r3, #0]
  *hci_revision =  btohs(resp.hci_revision);
 800b250:	8afa      	ldrh	r2, [r7, #22]
 800b252:	68bb      	ldr	r3, [r7, #8]
 800b254:	801a      	strh	r2, [r3, #0]
  *lmp_pal_version = resp.lmp_pal_version;
 800b256:	7e3a      	ldrb	r2, [r7, #24]
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	701a      	strb	r2, [r3, #0]
  *manufacturer_name = btohs(resp.manufacturer_name);
 800b25c:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 800b260:	b29a      	uxth	r2, r3
 800b262:	683b      	ldr	r3, [r7, #0]
 800b264:	801a      	strh	r2, [r3, #0]
  *lmp_pal_subversion = btohs(resp.lmp_pal_subversion);
 800b266:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 800b26a:	b29a      	uxth	r2, r3
 800b26c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b26e:	801a      	strh	r2, [r3, #0]
  
  return 0;
 800b270:	2300      	movs	r3, #0
}
 800b272:	4618      	mov	r0, r3
 800b274:	3738      	adds	r7, #56	@ 0x38
 800b276:	46bd      	mov	sp, r7
 800b278:	bd80      	pop	{r7, pc}

0800b27a <hci_le_set_scan_resp_data>:
  
  return 0;
}

int hci_le_set_scan_resp_data(uint8_t length, const uint8_t data[])
{
 800b27a:	b580      	push	{r7, lr}
 800b27c:	b092      	sub	sp, #72	@ 0x48
 800b27e:	af00      	add	r7, sp, #0
 800b280:	4603      	mov	r3, r0
 800b282:	6039      	str	r1, [r7, #0]
 800b284:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  le_set_scan_response_data_cp scan_resp_cp;
  uint8_t status;
  
  BLUENRG_memset(&scan_resp_cp, 0, sizeof(scan_resp_cp));
 800b286:	f107 0310 	add.w	r3, r7, #16
 800b28a:	2220      	movs	r2, #32
 800b28c:	2100      	movs	r1, #0
 800b28e:	4618      	mov	r0, r3
 800b290:	f002 fe57 	bl	800df42 <memset>
  scan_resp_cp.length = length;
 800b294:	79fb      	ldrb	r3, [r7, #7]
 800b296:	743b      	strb	r3, [r7, #16]
  BLUENRG_memcpy(scan_resp_cp.data, data, MIN(31,length));
 800b298:	79fb      	ldrb	r3, [r7, #7]
 800b29a:	2b1f      	cmp	r3, #31
 800b29c:	bf28      	it	cs
 800b29e:	231f      	movcs	r3, #31
 800b2a0:	b2db      	uxtb	r3, r3
 800b2a2:	461a      	mov	r2, r3
 800b2a4:	f107 0310 	add.w	r3, r7, #16
 800b2a8:	3301      	adds	r3, #1
 800b2aa:	6839      	ldr	r1, [r7, #0]
 800b2ac:	4618      	mov	r0, r3
 800b2ae:	f002 fec8 	bl	800e042 <memcpy>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800b2b2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800b2b6:	2218      	movs	r2, #24
 800b2b8:	2100      	movs	r1, #0
 800b2ba:	4618      	mov	r0, r3
 800b2bc:	f002 fe41 	bl	800df42 <memset>
  rq.ogf = OGF_LE_CTL;
 800b2c0:	2308      	movs	r3, #8
 800b2c2:	863b      	strh	r3, [r7, #48]	@ 0x30
  rq.ocf = OCF_LE_SET_SCAN_RESPONSE_DATA;
 800b2c4:	2309      	movs	r3, #9
 800b2c6:	867b      	strh	r3, [r7, #50]	@ 0x32
  rq.cparam = &scan_resp_cp;
 800b2c8:	f107 0310 	add.w	r3, r7, #16
 800b2cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.clen = LE_SET_SCAN_RESPONSE_DATA_CP_SIZE;
 800b2ce:	2320      	movs	r3, #32
 800b2d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rparam = &status;
 800b2d2:	f107 030f 	add.w	r3, r7, #15
 800b2d6:	643b      	str	r3, [r7, #64]	@ 0x40
  rq.rlen = 1;
 800b2d8:	2301      	movs	r3, #1
 800b2da:	647b      	str	r3, [r7, #68]	@ 0x44
  
  if (hci_send_req(&rq, FALSE) < 0)
 800b2dc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800b2e0:	2100      	movs	r1, #0
 800b2e2:	4618      	mov	r0, r3
 800b2e4:	f000 f908 	bl	800b4f8 <hci_send_req>
 800b2e8:	4603      	mov	r3, r0
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	da01      	bge.n	800b2f2 <hci_le_set_scan_resp_data+0x78>
    return BLE_STATUS_TIMEOUT;
 800b2ee:	23ff      	movs	r3, #255	@ 0xff
 800b2f0:	e000      	b.n	800b2f4 <hci_le_set_scan_resp_data+0x7a>
  
  return status;
 800b2f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2f4:	4618      	mov	r0, r3
 800b2f6:	3748      	adds	r7, #72	@ 0x48
 800b2f8:	46bd      	mov	sp, r7
 800b2fa:	bd80      	pop	{r7, pc}

0800b2fc <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 800b2fc:	b480      	push	{r7}
 800b2fe:	b085      	sub	sp, #20
 800b300:	af00      	add	r7, sp, #0
 800b302:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	3308      	adds	r3, #8
 800b308:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	781b      	ldrb	r3, [r3, #0]
 800b30e:	2b04      	cmp	r3, #4
 800b310:	d001      	beq.n	800b316 <verify_packet+0x1a>
    return 1; /* Incorrect type */
 800b312:	2301      	movs	r3, #1
 800b314:	e00c      	b.n	800b330 <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	3302      	adds	r3, #2
 800b31a:	781b      	ldrb	r3, [r3, #0]
 800b31c:	461a      	mov	r2, r3
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800b324:	3b03      	subs	r3, #3
 800b326:	429a      	cmp	r2, r3
 800b328:	d001      	beq.n	800b32e <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 800b32a:	2302      	movs	r3, #2
 800b32c:	e000      	b.n	800b330 <verify_packet+0x34>
  
  return 0;      
 800b32e:	2300      	movs	r3, #0
}
 800b330:	4618      	mov	r0, r3
 800b332:	3714      	adds	r7, #20
 800b334:	46bd      	mov	sp, r7
 800b336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33a:	4770      	bx	lr

0800b33c <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 800b33c:	b580      	push	{r7, lr}
 800b33e:	b0a6      	sub	sp, #152	@ 0x98
 800b340:	af00      	add	r7, sp, #0
 800b342:	607b      	str	r3, [r7, #4]
 800b344:	4603      	mov	r3, r0
 800b346:	81fb      	strh	r3, [r7, #14]
 800b348:	460b      	mov	r3, r1
 800b34a:	81bb      	strh	r3, [r7, #12]
 800b34c:	4613      	mov	r3, r2
 800b34e:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 800b350:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800b354:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b358:	b21a      	sxth	r2, r3
 800b35a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b35e:	029b      	lsls	r3, r3, #10
 800b360:	b21b      	sxth	r3, r3
 800b362:	4313      	orrs	r3, r2
 800b364:	b21b      	sxth	r3, r3
 800b366:	b29b      	uxth	r3, r3
 800b368:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 800b36a:	7afb      	ldrb	r3, [r7, #11]
 800b36c:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 800b36e:	2301      	movs	r3, #1
 800b370:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 800b372:	f107 0318 	add.w	r3, r7, #24
 800b376:	3301      	adds	r3, #1
 800b378:	461a      	mov	r2, r3
 800b37a:	f107 0314 	add.w	r3, r7, #20
 800b37e:	8819      	ldrh	r1, [r3, #0]
 800b380:	789b      	ldrb	r3, [r3, #2]
 800b382:	8011      	strh	r1, [r2, #0]
 800b384:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 800b386:	f107 0318 	add.w	r3, r7, #24
 800b38a:	3304      	adds	r3, #4
 800b38c:	7afa      	ldrb	r2, [r7, #11]
 800b38e:	6879      	ldr	r1, [r7, #4]
 800b390:	4618      	mov	r0, r3
 800b392:	f002 fe56 	bl	800e042 <memcpy>
  
  if (hciContext.io.Send)
 800b396:	4b09      	ldr	r3, [pc, #36]	@ (800b3bc <send_cmd+0x80>)
 800b398:	691b      	ldr	r3, [r3, #16]
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d009      	beq.n	800b3b2 <send_cmd+0x76>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 800b39e:	4b07      	ldr	r3, [pc, #28]	@ (800b3bc <send_cmd+0x80>)
 800b3a0:	691b      	ldr	r3, [r3, #16]
 800b3a2:	7afa      	ldrb	r2, [r7, #11]
 800b3a4:	b292      	uxth	r2, r2
 800b3a6:	3204      	adds	r2, #4
 800b3a8:	b291      	uxth	r1, r2
 800b3aa:	f107 0218 	add.w	r2, r7, #24
 800b3ae:	4610      	mov	r0, r2
 800b3b0:	4798      	blx	r3
  }
}
 800b3b2:	bf00      	nop
 800b3b4:	3798      	adds	r7, #152	@ 0x98
 800b3b6:	46bd      	mov	sp, r7
 800b3b8:	bd80      	pop	{r7, pc}
 800b3ba:	bf00      	nop
 800b3bc:	20002294 	.word	0x20002294

0800b3c0 <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 800b3c0:	b580      	push	{r7, lr}
 800b3c2:	b084      	sub	sp, #16
 800b3c4:	af00      	add	r7, sp, #0
 800b3c6:	6078      	str	r0, [r7, #4]
 800b3c8:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 800b3ca:	e00a      	b.n	800b3e2 <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 800b3cc:	f107 030c 	add.w	r3, r7, #12
 800b3d0:	4619      	mov	r1, r3
 800b3d2:	6838      	ldr	r0, [r7, #0]
 800b3d4:	f000 fae8 	bl	800b9a8 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	4619      	mov	r1, r3
 800b3dc:	6878      	ldr	r0, [r7, #4]
 800b3de:	f000 fa4f 	bl	800b880 <list_insert_head>
  while (!list_is_empty(src_list))
 800b3e2:	6838      	ldr	r0, [r7, #0]
 800b3e4:	f000 fa2a 	bl	800b83c <list_is_empty>
 800b3e8:	4603      	mov	r3, r0
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d0ee      	beq.n	800b3cc <move_list+0xc>
  }
}
 800b3ee:	bf00      	nop
 800b3f0:	bf00      	nop
 800b3f2:	3710      	adds	r7, #16
 800b3f4:	46bd      	mov	sp, r7
 800b3f6:	bd80      	pop	{r7, pc}

0800b3f8 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 800b3f8:	b580      	push	{r7, lr}
 800b3fa:	b082      	sub	sp, #8
 800b3fc:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800b3fe:	e009      	b.n	800b414 <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 800b400:	1d3b      	adds	r3, r7, #4
 800b402:	4619      	mov	r1, r3
 800b404:	4809      	ldr	r0, [pc, #36]	@ (800b42c <free_event_list+0x34>)
 800b406:	f000 faa8 	bl	800b95a <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	4619      	mov	r1, r3
 800b40e:	4808      	ldr	r0, [pc, #32]	@ (800b430 <free_event_list+0x38>)
 800b410:	f000 fa5c 	bl	800b8cc <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800b414:	4806      	ldr	r0, [pc, #24]	@ (800b430 <free_event_list+0x38>)
 800b416:	f000 faee 	bl	800b9f6 <list_get_size>
 800b41a:	4603      	mov	r3, r0
 800b41c:	2b01      	cmp	r3, #1
 800b41e:	ddef      	ble.n	800b400 <free_event_list+0x8>
  }
}
 800b420:	bf00      	nop
 800b422:	bf00      	nop
 800b424:	3708      	adds	r7, #8
 800b426:	46bd      	mov	sp, r7
 800b428:	bd80      	pop	{r7, pc}
 800b42a:	bf00      	nop
 800b42c:	20001fd0 	.word	0x20001fd0
 800b430:	20001fc8 	.word	0x20001fc8

0800b434 <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800b434:	b580      	push	{r7, lr}
 800b436:	b084      	sub	sp, #16
 800b438:	af00      	add	r7, sp, #0
 800b43a:	6078      	str	r0, [r7, #4]
 800b43c:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	2b00      	cmp	r3, #0
 800b442:	d002      	beq.n	800b44a <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 800b444:	4a18      	ldr	r2, [pc, #96]	@ (800b4a8 <hci_init+0x74>)
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 800b44a:	4818      	ldr	r0, [pc, #96]	@ (800b4ac <hci_init+0x78>)
 800b44c:	f000 f9e6 	bl	800b81c <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 800b450:	4817      	ldr	r0, [pc, #92]	@ (800b4b0 <hci_init+0x7c>)
 800b452:	f000 f9e3 	bl	800b81c <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 800b456:	f7f6 fc11 	bl	8001c7c <hci_tl_lowlevel_init>
    
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800b45a:	2300      	movs	r3, #0
 800b45c:	73fb      	strb	r3, [r7, #15]
 800b45e:	e00c      	b.n	800b47a <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 800b460:	7bfb      	ldrb	r3, [r7, #15]
 800b462:	228c      	movs	r2, #140	@ 0x8c
 800b464:	fb02 f303 	mul.w	r3, r2, r3
 800b468:	4a12      	ldr	r2, [pc, #72]	@ (800b4b4 <hci_init+0x80>)
 800b46a:	4413      	add	r3, r2
 800b46c:	4619      	mov	r1, r3
 800b46e:	480f      	ldr	r0, [pc, #60]	@ (800b4ac <hci_init+0x78>)
 800b470:	f000 fa2c 	bl	800b8cc <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800b474:	7bfb      	ldrb	r3, [r7, #15]
 800b476:	3301      	adds	r3, #1
 800b478:	73fb      	strb	r3, [r7, #15]
 800b47a:	7bfb      	ldrb	r3, [r7, #15]
 800b47c:	2b04      	cmp	r3, #4
 800b47e:	d9ef      	bls.n	800b460 <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 800b480:	4b09      	ldr	r3, [pc, #36]	@ (800b4a8 <hci_init+0x74>)
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	2b00      	cmp	r3, #0
 800b486:	d003      	beq.n	800b490 <hci_init+0x5c>
 800b488:	4b07      	ldr	r3, [pc, #28]	@ (800b4a8 <hci_init+0x74>)
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	2000      	movs	r0, #0
 800b48e:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 800b490:	4b05      	ldr	r3, [pc, #20]	@ (800b4a8 <hci_init+0x74>)
 800b492:	689b      	ldr	r3, [r3, #8]
 800b494:	2b00      	cmp	r3, #0
 800b496:	d002      	beq.n	800b49e <hci_init+0x6a>
 800b498:	4b03      	ldr	r3, [pc, #12]	@ (800b4a8 <hci_init+0x74>)
 800b49a:	689b      	ldr	r3, [r3, #8]
 800b49c:	4798      	blx	r3
}
 800b49e:	bf00      	nop
 800b4a0:	3710      	adds	r7, #16
 800b4a2:	46bd      	mov	sp, r7
 800b4a4:	bd80      	pop	{r7, pc}
 800b4a6:	bf00      	nop
 800b4a8:	20002294 	.word	0x20002294
 800b4ac:	20001fc8 	.word	0x20001fc8
 800b4b0:	20001fd0 	.word	0x20001fd0
 800b4b4:	20001fd8 	.word	0x20001fd8

0800b4b8 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 800b4b8:	b480      	push	{r7}
 800b4ba:	b083      	sub	sp, #12
 800b4bc:	af00      	add	r7, sp, #0
 800b4be:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	4a0b      	ldr	r2, [pc, #44]	@ (800b4f4 <hci_register_io_bus+0x3c>)
 800b4c6:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	68db      	ldr	r3, [r3, #12]
 800b4cc:	4a09      	ldr	r2, [pc, #36]	@ (800b4f4 <hci_register_io_bus+0x3c>)
 800b4ce:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	691b      	ldr	r3, [r3, #16]
 800b4d4:	4a07      	ldr	r2, [pc, #28]	@ (800b4f4 <hci_register_io_bus+0x3c>)
 800b4d6:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	699b      	ldr	r3, [r3, #24]
 800b4dc:	4a05      	ldr	r2, [pc, #20]	@ (800b4f4 <hci_register_io_bus+0x3c>)
 800b4de:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	689b      	ldr	r3, [r3, #8]
 800b4e4:	4a03      	ldr	r2, [pc, #12]	@ (800b4f4 <hci_register_io_bus+0x3c>)
 800b4e6:	6093      	str	r3, [r2, #8]
}
 800b4e8:	bf00      	nop
 800b4ea:	370c      	adds	r7, #12
 800b4ec:	46bd      	mov	sp, r7
 800b4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f2:	4770      	bx	lr
 800b4f4:	20002294 	.word	0x20002294

0800b4f8 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 800b4f8:	b580      	push	{r7, lr}
 800b4fa:	b08e      	sub	sp, #56	@ 0x38
 800b4fc:	af00      	add	r7, sp, #0
 800b4fe:	6078      	str	r0, [r7, #4]
 800b500:	460b      	mov	r3, r1
 800b502:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	885b      	ldrh	r3, [r3, #2]
 800b508:	b21b      	sxth	r3, r3
 800b50a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b50e:	b21a      	sxth	r2, r3
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	881b      	ldrh	r3, [r3, #0]
 800b514:	b21b      	sxth	r3, r3
 800b516:	029b      	lsls	r3, r3, #10
 800b518:	b21b      	sxth	r3, r3
 800b51a:	4313      	orrs	r3, r2
 800b51c:	b21b      	sxth	r3, r3
 800b51e:	86fb      	strh	r3, [r7, #54]	@ 0x36
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 800b520:	2300      	movs	r3, #0
 800b522:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 800b524:	f107 0308 	add.w	r3, r7, #8
 800b528:	4618      	mov	r0, r3
 800b52a:	f000 f977 	bl	800b81c <list_init_head>

  free_event_list();
 800b52e:	f7ff ff63 	bl	800b3f8 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	8818      	ldrh	r0, [r3, #0]
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	8859      	ldrh	r1, [r3, #2]
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	68db      	ldr	r3, [r3, #12]
 800b53e:	b2da      	uxtb	r2, r3
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	689b      	ldr	r3, [r3, #8]
 800b544:	f7ff fefa 	bl	800b33c <send_cmd>
  
  if (async)
 800b548:	78fb      	ldrb	r3, [r7, #3]
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d001      	beq.n	800b552 <hci_send_req+0x5a>
  {
    return 0;
 800b54e:	2300      	movs	r3, #0
 800b550:	e0e2      	b.n	800b718 <hci_send_req+0x220>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 800b552:	f7f8 fe89 	bl	8004268 <HAL_GetTick>
 800b556:	6338      	str	r0, [r7, #48]	@ 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 800b558:	f7f8 fe86 	bl	8004268 <HAL_GetTick>
 800b55c:	4602      	mov	r2, r0
 800b55e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b560:	1ad3      	subs	r3, r2, r3
 800b562:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b566:	f200 80b3 	bhi.w	800b6d0 <hci_send_req+0x1d8>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 800b56a:	486d      	ldr	r0, [pc, #436]	@ (800b720 <hci_send_req+0x228>)
 800b56c:	f000 f966 	bl	800b83c <list_is_empty>
 800b570:	4603      	mov	r3, r0
 800b572:	2b00      	cmp	r3, #0
 800b574:	d000      	beq.n	800b578 <hci_send_req+0x80>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 800b576:	e7ef      	b.n	800b558 <hci_send_req+0x60>
      {
        break;
 800b578:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 800b57a:	f107 0310 	add.w	r3, r7, #16
 800b57e:	4619      	mov	r1, r3
 800b580:	4867      	ldr	r0, [pc, #412]	@ (800b720 <hci_send_req+0x228>)
 800b582:	f000 f9ea 	bl	800b95a <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 800b586:	693b      	ldr	r3, [r7, #16]
 800b588:	3308      	adds	r3, #8
 800b58a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 800b58c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b58e:	781b      	ldrb	r3, [r3, #0]
 800b590:	2b04      	cmp	r3, #4
 800b592:	d17f      	bne.n	800b694 <hci_send_req+0x19c>
    {
      event_pckt = (void *)(hci_hdr->data);
 800b594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b596:	3301      	adds	r3, #1
 800b598:	62bb      	str	r3, [r7, #40]	@ 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 800b59a:	693b      	ldr	r3, [r7, #16]
 800b59c:	3308      	adds	r3, #8
 800b59e:	3303      	adds	r3, #3
 800b5a0:	627b      	str	r3, [r7, #36]	@ 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 800b5a2:	693b      	ldr	r3, [r7, #16]
 800b5a4:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800b5a8:	3b03      	subs	r3, #3
 800b5aa:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 800b5ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5ae:	781b      	ldrb	r3, [r3, #0]
 800b5b0:	2b3e      	cmp	r3, #62	@ 0x3e
 800b5b2:	d04c      	beq.n	800b64e <hci_send_req+0x156>
 800b5b4:	2b3e      	cmp	r3, #62	@ 0x3e
 800b5b6:	dc68      	bgt.n	800b68a <hci_send_req+0x192>
 800b5b8:	2b10      	cmp	r3, #16
 800b5ba:	f000 808b 	beq.w	800b6d4 <hci_send_req+0x1dc>
 800b5be:	2b10      	cmp	r3, #16
 800b5c0:	dc63      	bgt.n	800b68a <hci_send_req+0x192>
 800b5c2:	2b0e      	cmp	r3, #14
 800b5c4:	d023      	beq.n	800b60e <hci_send_req+0x116>
 800b5c6:	2b0f      	cmp	r3, #15
 800b5c8:	d15f      	bne.n	800b68a <hci_send_req+0x192>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 800b5ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5cc:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 800b5ce:	69bb      	ldr	r3, [r7, #24]
 800b5d0:	885b      	ldrh	r3, [r3, #2]
 800b5d2:	b29b      	uxth	r3, r3
 800b5d4:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800b5d6:	429a      	cmp	r2, r3
 800b5d8:	d17e      	bne.n	800b6d8 <hci_send_req+0x1e0>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	685b      	ldr	r3, [r3, #4]
 800b5de:	2b0f      	cmp	r3, #15
 800b5e0:	d004      	beq.n	800b5ec <hci_send_req+0xf4>
          if (cs->status) {
 800b5e2:	69bb      	ldr	r3, [r7, #24]
 800b5e4:	781b      	ldrb	r3, [r3, #0]
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d051      	beq.n	800b68e <hci_send_req+0x196>
            goto failed;
 800b5ea:	e078      	b.n	800b6de <hci_send_req+0x1e6>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	695a      	ldr	r2, [r3, #20]
 800b5f0:	6a3b      	ldr	r3, [r7, #32]
 800b5f2:	429a      	cmp	r2, r3
 800b5f4:	bf28      	it	cs
 800b5f6:	461a      	movcs	r2, r3
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	6918      	ldr	r0, [r3, #16]
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	695b      	ldr	r3, [r3, #20]
 800b604:	461a      	mov	r2, r3
 800b606:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b608:	f002 fd1b 	bl	800e042 <memcpy>
        goto done;
 800b60c:	e078      	b.n	800b700 <hci_send_req+0x208>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 800b60e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b610:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 800b612:	697b      	ldr	r3, [r7, #20]
 800b614:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800b618:	b29b      	uxth	r3, r3
 800b61a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800b61c:	429a      	cmp	r2, r3
 800b61e:	d15d      	bne.n	800b6dc <hci_send_req+0x1e4>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 800b620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b622:	3303      	adds	r3, #3
 800b624:	627b      	str	r3, [r7, #36]	@ 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 800b626:	6a3b      	ldr	r3, [r7, #32]
 800b628:	3b03      	subs	r3, #3
 800b62a:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	695a      	ldr	r2, [r3, #20]
 800b630:	6a3b      	ldr	r3, [r7, #32]
 800b632:	429a      	cmp	r2, r3
 800b634:	bf28      	it	cs
 800b636:	461a      	movcs	r2, r3
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	6918      	ldr	r0, [r3, #16]
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	695b      	ldr	r3, [r3, #20]
 800b644:	461a      	mov	r2, r3
 800b646:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b648:	f002 fcfb 	bl	800e042 <memcpy>
        goto done;
 800b64c:	e058      	b.n	800b700 <hci_send_req+0x208>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 800b64e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b650:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 800b652:	69fb      	ldr	r3, [r7, #28]
 800b654:	781b      	ldrb	r3, [r3, #0]
 800b656:	461a      	mov	r2, r3
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	685b      	ldr	r3, [r3, #4]
 800b65c:	429a      	cmp	r2, r3
 800b65e:	d118      	bne.n	800b692 <hci_send_req+0x19a>
          break;
      
        len -= 1;
 800b660:	6a3b      	ldr	r3, [r7, #32]
 800b662:	3b01      	subs	r3, #1
 800b664:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	695a      	ldr	r2, [r3, #20]
 800b66a:	6a3b      	ldr	r3, [r7, #32]
 800b66c:	429a      	cmp	r2, r3
 800b66e:	bf28      	it	cs
 800b670:	461a      	movcs	r2, r3
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	6918      	ldr	r0, [r3, #16]
 800b67a:	69fb      	ldr	r3, [r7, #28]
 800b67c:	1c59      	adds	r1, r3, #1
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	695b      	ldr	r3, [r3, #20]
 800b682:	461a      	mov	r2, r3
 800b684:	f002 fcdd 	bl	800e042 <memcpy>
        goto done;
 800b688:	e03a      	b.n	800b700 <hci_send_req+0x208>
      
      case EVT_HARDWARE_ERROR:            
        goto failed;
      
      default:      
        break;
 800b68a:	bf00      	nop
 800b68c:	e002      	b.n	800b694 <hci_send_req+0x19c>
          break;
 800b68e:	bf00      	nop
 800b690:	e000      	b.n	800b694 <hci_send_req+0x19c>
          break;
 800b692:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 800b694:	4823      	ldr	r0, [pc, #140]	@ (800b724 <hci_send_req+0x22c>)
 800b696:	f000 f8d1 	bl	800b83c <list_is_empty>
 800b69a:	4603      	mov	r3, r0
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d00d      	beq.n	800b6bc <hci_send_req+0x1c4>
 800b6a0:	481f      	ldr	r0, [pc, #124]	@ (800b720 <hci_send_req+0x228>)
 800b6a2:	f000 f8cb 	bl	800b83c <list_is_empty>
 800b6a6:	4603      	mov	r3, r0
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d007      	beq.n	800b6bc <hci_send_req+0x1c4>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800b6ac:	693b      	ldr	r3, [r7, #16]
 800b6ae:	4619      	mov	r1, r3
 800b6b0:	481c      	ldr	r0, [pc, #112]	@ (800b724 <hci_send_req+0x22c>)
 800b6b2:	f000 f90b 	bl	800b8cc <list_insert_tail>
      hciReadPacket=NULL;
 800b6b6:	2300      	movs	r3, #0
 800b6b8:	613b      	str	r3, [r7, #16]
 800b6ba:	e008      	b.n	800b6ce <hci_send_req+0x1d6>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 800b6bc:	693a      	ldr	r2, [r7, #16]
 800b6be:	f107 0308 	add.w	r3, r7, #8
 800b6c2:	4611      	mov	r1, r2
 800b6c4:	4618      	mov	r0, r3
 800b6c6:	f000 f901 	bl	800b8cc <list_insert_tail>
      hciReadPacket=NULL;
 800b6ca:	2300      	movs	r3, #0
 800b6cc:	613b      	str	r3, [r7, #16]
  {
 800b6ce:	e740      	b.n	800b552 <hci_send_req+0x5a>
        goto failed;
 800b6d0:	bf00      	nop
 800b6d2:	e004      	b.n	800b6de <hci_send_req+0x1e6>
        goto failed;
 800b6d4:	bf00      	nop
 800b6d6:	e002      	b.n	800b6de <hci_send_req+0x1e6>
          goto failed;
 800b6d8:	bf00      	nop
 800b6da:	e000      	b.n	800b6de <hci_send_req+0x1e6>
          goto failed;
 800b6dc:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 800b6de:	693b      	ldr	r3, [r7, #16]
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d004      	beq.n	800b6ee <hci_send_req+0x1f6>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800b6e4:	693b      	ldr	r3, [r7, #16]
 800b6e6:	4619      	mov	r1, r3
 800b6e8:	480e      	ldr	r0, [pc, #56]	@ (800b724 <hci_send_req+0x22c>)
 800b6ea:	f000 f8c9 	bl	800b880 <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800b6ee:	f107 0308 	add.w	r3, r7, #8
 800b6f2:	4619      	mov	r1, r3
 800b6f4:	480a      	ldr	r0, [pc, #40]	@ (800b720 <hci_send_req+0x228>)
 800b6f6:	f7ff fe63 	bl	800b3c0 <move_list>

  return -1;
 800b6fa:	f04f 33ff 	mov.w	r3, #4294967295
 800b6fe:	e00b      	b.n	800b718 <hci_send_req+0x220>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 800b700:	693b      	ldr	r3, [r7, #16]
 800b702:	4619      	mov	r1, r3
 800b704:	4807      	ldr	r0, [pc, #28]	@ (800b724 <hci_send_req+0x22c>)
 800b706:	f000 f8bb 	bl	800b880 <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800b70a:	f107 0308 	add.w	r3, r7, #8
 800b70e:	4619      	mov	r1, r3
 800b710:	4803      	ldr	r0, [pc, #12]	@ (800b720 <hci_send_req+0x228>)
 800b712:	f7ff fe55 	bl	800b3c0 <move_list>

  return 0;
 800b716:	2300      	movs	r3, #0
}
 800b718:	4618      	mov	r0, r3
 800b71a:	3738      	adds	r7, #56	@ 0x38
 800b71c:	46bd      	mov	sp, r7
 800b71e:	bd80      	pop	{r7, pc}
 800b720:	20001fd0 	.word	0x20001fd0
 800b724:	20001fc8 	.word	0x20001fc8

0800b728 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800b728:	b580      	push	{r7, lr}
 800b72a:	b082      	sub	sp, #8
 800b72c:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 800b72e:	2300      	movs	r3, #0
 800b730:	607b      	str	r3, [r7, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800b732:	e013      	b.n	800b75c <hci_user_evt_proc+0x34>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 800b734:	1d3b      	adds	r3, r7, #4
 800b736:	4619      	mov	r1, r3
 800b738:	480e      	ldr	r0, [pc, #56]	@ (800b774 <hci_user_evt_proc+0x4c>)
 800b73a:	f000 f90e 	bl	800b95a <list_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800b73e:	4b0e      	ldr	r3, [pc, #56]	@ (800b778 <hci_user_evt_proc+0x50>)
 800b740:	69db      	ldr	r3, [r3, #28]
 800b742:	2b00      	cmp	r3, #0
 800b744:	d005      	beq.n	800b752 <hci_user_evt_proc+0x2a>
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 800b746:	4b0c      	ldr	r3, [pc, #48]	@ (800b778 <hci_user_evt_proc+0x50>)
 800b748:	69db      	ldr	r3, [r3, #28]
 800b74a:	687a      	ldr	r2, [r7, #4]
 800b74c:	3208      	adds	r2, #8
 800b74e:	4610      	mov	r0, r2
 800b750:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	4619      	mov	r1, r3
 800b756:	4809      	ldr	r0, [pc, #36]	@ (800b77c <hci_user_evt_proc+0x54>)
 800b758:	f000 f8b8 	bl	800b8cc <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800b75c:	4805      	ldr	r0, [pc, #20]	@ (800b774 <hci_user_evt_proc+0x4c>)
 800b75e:	f000 f86d 	bl	800b83c <list_is_empty>
 800b762:	4603      	mov	r3, r0
 800b764:	2b00      	cmp	r3, #0
 800b766:	d0e5      	beq.n	800b734 <hci_user_evt_proc+0xc>
  }
}
 800b768:	bf00      	nop
 800b76a:	bf00      	nop
 800b76c:	3708      	adds	r7, #8
 800b76e:	46bd      	mov	sp, r7
 800b770:	bd80      	pop	{r7, pc}
 800b772:	bf00      	nop
 800b774:	20001fd0 	.word	0x20001fd0
 800b778:	20002294 	.word	0x20002294
 800b77c:	20001fc8 	.word	0x20001fc8

0800b780 <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 800b780:	b580      	push	{r7, lr}
 800b782:	b086      	sub	sp, #24
 800b784:	af00      	add	r7, sp, #0
 800b786:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 800b788:	2300      	movs	r3, #0
 800b78a:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 800b78c:	2300      	movs	r3, #0
 800b78e:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 800b790:	481f      	ldr	r0, [pc, #124]	@ (800b810 <hci_notify_asynch_evt+0x90>)
 800b792:	f000 f853 	bl	800b83c <list_is_empty>
 800b796:	4603      	mov	r3, r0
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d132      	bne.n	800b802 <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 800b79c:	f107 030c 	add.w	r3, r7, #12
 800b7a0:	4619      	mov	r1, r3
 800b7a2:	481b      	ldr	r0, [pc, #108]	@ (800b810 <hci_notify_asynch_evt+0x90>)
 800b7a4:	f000 f8d9 	bl	800b95a <list_remove_head>
    
    if (hciContext.io.Receive)
 800b7a8:	4b1a      	ldr	r3, [pc, #104]	@ (800b814 <hci_notify_asynch_evt+0x94>)
 800b7aa:	68db      	ldr	r3, [r3, #12]
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d02a      	beq.n	800b806 <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 800b7b0:	4b18      	ldr	r3, [pc, #96]	@ (800b814 <hci_notify_asynch_evt+0x94>)
 800b7b2:	68db      	ldr	r3, [r3, #12]
 800b7b4:	68fa      	ldr	r2, [r7, #12]
 800b7b6:	3208      	adds	r2, #8
 800b7b8:	2180      	movs	r1, #128	@ 0x80
 800b7ba:	4610      	mov	r0, r2
 800b7bc:	4798      	blx	r3
 800b7be:	4603      	mov	r3, r0
 800b7c0:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 800b7c2:	7cfb      	ldrb	r3, [r7, #19]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d016      	beq.n	800b7f6 <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	7cfa      	ldrb	r2, [r7, #19]
 800b7cc:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        if (verify_packet(hciReadPacket) == 0)
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	4618      	mov	r0, r3
 800b7d4:	f7ff fd92 	bl	800b2fc <verify_packet>
 800b7d8:	4603      	mov	r3, r0
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d105      	bne.n	800b7ea <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	4619      	mov	r1, r3
 800b7e2:	480d      	ldr	r0, [pc, #52]	@ (800b818 <hci_notify_asynch_evt+0x98>)
 800b7e4:	f000 f872 	bl	800b8cc <list_insert_tail>
 800b7e8:	e00d      	b.n	800b806 <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	4619      	mov	r1, r3
 800b7ee:	4808      	ldr	r0, [pc, #32]	@ (800b810 <hci_notify_asynch_evt+0x90>)
 800b7f0:	f000 f846 	bl	800b880 <list_insert_head>
 800b7f4:	e007      	b.n	800b806 <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	4619      	mov	r1, r3
 800b7fa:	4805      	ldr	r0, [pc, #20]	@ (800b810 <hci_notify_asynch_evt+0x90>)
 800b7fc:	f000 f840 	bl	800b880 <list_insert_head>
 800b800:	e001      	b.n	800b806 <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 800b802:	2301      	movs	r3, #1
 800b804:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800b806:	697b      	ldr	r3, [r7, #20]

}
 800b808:	4618      	mov	r0, r3
 800b80a:	3718      	adds	r7, #24
 800b80c:	46bd      	mov	sp, r7
 800b80e:	bd80      	pop	{r7, pc}
 800b810:	20001fc8 	.word	0x20001fc8
 800b814:	20002294 	.word	0x20002294
 800b818:	20001fd0 	.word	0x20001fd0

0800b81c <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 800b81c:	b480      	push	{r7}
 800b81e:	b083      	sub	sp, #12
 800b820:	af00      	add	r7, sp, #0
 800b822:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	687a      	ldr	r2, [r7, #4]
 800b828:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	687a      	ldr	r2, [r7, #4]
 800b82e:	605a      	str	r2, [r3, #4]
}
 800b830:	bf00      	nop
 800b832:	370c      	adds	r7, #12
 800b834:	46bd      	mov	sp, r7
 800b836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b83a:	4770      	bx	lr

0800b83c <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 800b83c:	b480      	push	{r7}
 800b83e:	b087      	sub	sp, #28
 800b840:	af00      	add	r7, sp, #0
 800b842:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b844:	f3ef 8310 	mrs	r3, PRIMASK
 800b848:	60fb      	str	r3, [r7, #12]
  return(result);
 800b84a:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b84c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800b84e:	b672      	cpsid	i
}
 800b850:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	687a      	ldr	r2, [r7, #4]
 800b858:	429a      	cmp	r2, r3
 800b85a:	d102      	bne.n	800b862 <list_is_empty+0x26>
  {
    return_value = 1;
 800b85c:	2301      	movs	r3, #1
 800b85e:	75fb      	strb	r3, [r7, #23]
 800b860:	e001      	b.n	800b866 <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 800b862:	2300      	movs	r3, #0
 800b864:	75fb      	strb	r3, [r7, #23]
 800b866:	693b      	ldr	r3, [r7, #16]
 800b868:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b86a:	68bb      	ldr	r3, [r7, #8]
 800b86c:	f383 8810 	msr	PRIMASK, r3
}
 800b870:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 800b872:	7dfb      	ldrb	r3, [r7, #23]
}
 800b874:	4618      	mov	r0, r3
 800b876:	371c      	adds	r7, #28
 800b878:	46bd      	mov	sp, r7
 800b87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b87e:	4770      	bx	lr

0800b880 <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 800b880:	b480      	push	{r7}
 800b882:	b087      	sub	sp, #28
 800b884:	af00      	add	r7, sp, #0
 800b886:	6078      	str	r0, [r7, #4]
 800b888:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b88a:	f3ef 8310 	mrs	r3, PRIMASK
 800b88e:	60fb      	str	r3, [r7, #12]
  return(result);
 800b890:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b892:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b894:	b672      	cpsid	i
}
 800b896:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	681a      	ldr	r2, [r3, #0]
 800b89c:	683b      	ldr	r3, [r7, #0]
 800b89e:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800b8a0:	683b      	ldr	r3, [r7, #0]
 800b8a2:	687a      	ldr	r2, [r7, #4]
 800b8a4:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	683a      	ldr	r2, [r7, #0]
 800b8aa:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800b8ac:	683b      	ldr	r3, [r7, #0]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	683a      	ldr	r2, [r7, #0]
 800b8b2:	605a      	str	r2, [r3, #4]
 800b8b4:	697b      	ldr	r3, [r7, #20]
 800b8b6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b8b8:	693b      	ldr	r3, [r7, #16]
 800b8ba:	f383 8810 	msr	PRIMASK, r3
}
 800b8be:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800b8c0:	bf00      	nop
 800b8c2:	371c      	adds	r7, #28
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ca:	4770      	bx	lr

0800b8cc <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 800b8cc:	b480      	push	{r7}
 800b8ce:	b087      	sub	sp, #28
 800b8d0:	af00      	add	r7, sp, #0
 800b8d2:	6078      	str	r0, [r7, #4]
 800b8d4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b8d6:	f3ef 8310 	mrs	r3, PRIMASK
 800b8da:	60fb      	str	r3, [r7, #12]
  return(result);
 800b8dc:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b8de:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b8e0:	b672      	cpsid	i
}
 800b8e2:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 800b8e4:	683b      	ldr	r3, [r7, #0]
 800b8e6:	687a      	ldr	r2, [r7, #4]
 800b8e8:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	685a      	ldr	r2, [r3, #4]
 800b8ee:	683b      	ldr	r3, [r7, #0]
 800b8f0:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	683a      	ldr	r2, [r7, #0]
 800b8f6:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800b8f8:	683b      	ldr	r3, [r7, #0]
 800b8fa:	685b      	ldr	r3, [r3, #4]
 800b8fc:	683a      	ldr	r2, [r7, #0]
 800b8fe:	601a      	str	r2, [r3, #0]
 800b900:	697b      	ldr	r3, [r7, #20]
 800b902:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b904:	693b      	ldr	r3, [r7, #16]
 800b906:	f383 8810 	msr	PRIMASK, r3
}
 800b90a:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800b90c:	bf00      	nop
 800b90e:	371c      	adds	r7, #28
 800b910:	46bd      	mov	sp, r7
 800b912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b916:	4770      	bx	lr

0800b918 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 800b918:	b480      	push	{r7}
 800b91a:	b087      	sub	sp, #28
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b920:	f3ef 8310 	mrs	r3, PRIMASK
 800b924:	60fb      	str	r3, [r7, #12]
  return(result);
 800b926:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b928:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b92a:	b672      	cpsid	i
}
 800b92c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	685b      	ldr	r3, [r3, #4]
 800b932:	687a      	ldr	r2, [r7, #4]
 800b934:	6812      	ldr	r2, [r2, #0]
 800b936:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	687a      	ldr	r2, [r7, #4]
 800b93e:	6852      	ldr	r2, [r2, #4]
 800b940:	605a      	str	r2, [r3, #4]
 800b942:	697b      	ldr	r3, [r7, #20]
 800b944:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b946:	693b      	ldr	r3, [r7, #16]
 800b948:	f383 8810 	msr	PRIMASK, r3
}
 800b94c:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800b94e:	bf00      	nop
 800b950:	371c      	adds	r7, #28
 800b952:	46bd      	mov	sp, r7
 800b954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b958:	4770      	bx	lr

0800b95a <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 800b95a:	b580      	push	{r7, lr}
 800b95c:	b086      	sub	sp, #24
 800b95e:	af00      	add	r7, sp, #0
 800b960:	6078      	str	r0, [r7, #4]
 800b962:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b964:	f3ef 8310 	mrs	r3, PRIMASK
 800b968:	60fb      	str	r3, [r7, #12]
  return(result);
 800b96a:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b96c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b96e:	b672      	cpsid	i
}
 800b970:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	681a      	ldr	r2, [r3, #0]
 800b976:	683b      	ldr	r3, [r7, #0]
 800b978:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	4618      	mov	r0, r3
 800b980:	f7ff ffca 	bl	800b918 <list_remove_node>
  (*node)->next = NULL;
 800b984:	683b      	ldr	r3, [r7, #0]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	2200      	movs	r2, #0
 800b98a:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800b98c:	683b      	ldr	r3, [r7, #0]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	2200      	movs	r2, #0
 800b992:	605a      	str	r2, [r3, #4]
 800b994:	697b      	ldr	r3, [r7, #20]
 800b996:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b998:	693b      	ldr	r3, [r7, #16]
 800b99a:	f383 8810 	msr	PRIMASK, r3
}
 800b99e:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800b9a0:	bf00      	nop
 800b9a2:	3718      	adds	r7, #24
 800b9a4:	46bd      	mov	sp, r7
 800b9a6:	bd80      	pop	{r7, pc}

0800b9a8 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 800b9a8:	b580      	push	{r7, lr}
 800b9aa:	b086      	sub	sp, #24
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	6078      	str	r0, [r7, #4]
 800b9b0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b9b2:	f3ef 8310 	mrs	r3, PRIMASK
 800b9b6:	60fb      	str	r3, [r7, #12]
  return(result);
 800b9b8:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b9ba:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b9bc:	b672      	cpsid	i
}
 800b9be:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	685a      	ldr	r2, [r3, #4]
 800b9c4:	683b      	ldr	r3, [r7, #0]
 800b9c6:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	685b      	ldr	r3, [r3, #4]
 800b9cc:	4618      	mov	r0, r3
 800b9ce:	f7ff ffa3 	bl	800b918 <list_remove_node>
  (*node)->next = NULL;
 800b9d2:	683b      	ldr	r3, [r7, #0]
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	2200      	movs	r2, #0
 800b9d8:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800b9da:	683b      	ldr	r3, [r7, #0]
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	2200      	movs	r2, #0
 800b9e0:	605a      	str	r2, [r3, #4]
 800b9e2:	697b      	ldr	r3, [r7, #20]
 800b9e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b9e6:	693b      	ldr	r3, [r7, #16]
 800b9e8:	f383 8810 	msr	PRIMASK, r3
}
 800b9ec:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800b9ee:	bf00      	nop
 800b9f0:	3718      	adds	r7, #24
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	bd80      	pop	{r7, pc}

0800b9f6 <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 800b9f6:	b480      	push	{r7}
 800b9f8:	b089      	sub	sp, #36	@ 0x24
 800b9fa:	af00      	add	r7, sp, #0
 800b9fc:	6078      	str	r0, [r7, #4]
  int size = 0;
 800b9fe:	2300      	movs	r3, #0
 800ba00:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ba02:	f3ef 8310 	mrs	r3, PRIMASK
 800ba06:	613b      	str	r3, [r7, #16]
  return(result);
 800ba08:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ba0a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ba0c:	b672      	cpsid	i
}
 800ba0e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 800ba16:	e005      	b.n	800ba24 <list_get_size+0x2e>
  {
    size++;
 800ba18:	69fb      	ldr	r3, [r7, #28]
 800ba1a:	3301      	adds	r3, #1
 800ba1c:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 800ba1e:	69bb      	ldr	r3, [r7, #24]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 800ba24:	69ba      	ldr	r2, [r7, #24]
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	429a      	cmp	r2, r3
 800ba2a:	d1f5      	bne.n	800ba18 <list_get_size+0x22>
 800ba2c:	697b      	ldr	r3, [r7, #20]
 800ba2e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	f383 8810 	msr	PRIMASK, r3
}
 800ba36:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 800ba38:	69fb      	ldr	r3, [r7, #28]
}
 800ba3a:	4618      	mov	r0, r3
 800ba3c:	3724      	adds	r7, #36	@ 0x24
 800ba3e:	46bd      	mov	sp, r7
 800ba40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba44:	4770      	bx	lr

0800ba46 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800ba46:	b480      	push	{r7}
 800ba48:	b085      	sub	sp, #20
 800ba4a:	af00      	add	r7, sp, #0
 800ba4c:	4603      	mov	r3, r0
 800ba4e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800ba50:	2300      	movs	r3, #0
 800ba52:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800ba54:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ba58:	2b84      	cmp	r3, #132	@ 0x84
 800ba5a:	d005      	beq.n	800ba68 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800ba5c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	4413      	add	r3, r2
 800ba64:	3303      	adds	r3, #3
 800ba66:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800ba68:	68fb      	ldr	r3, [r7, #12]
}
 800ba6a:	4618      	mov	r0, r3
 800ba6c:	3714      	adds	r7, #20
 800ba6e:	46bd      	mov	sp, r7
 800ba70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba74:	4770      	bx	lr

0800ba76 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800ba76:	b580      	push	{r7, lr}
 800ba78:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800ba7a:	f000 fae5 	bl	800c048 <vTaskStartScheduler>
  
  return osOK;
 800ba7e:	2300      	movs	r3, #0
}
 800ba80:	4618      	mov	r0, r3
 800ba82:	bd80      	pop	{r7, pc}

0800ba84 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800ba84:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ba86:	b089      	sub	sp, #36	@ 0x24
 800ba88:	af04      	add	r7, sp, #16
 800ba8a:	6078      	str	r0, [r7, #4]
 800ba8c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	695b      	ldr	r3, [r3, #20]
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d020      	beq.n	800bad8 <osThreadCreate+0x54>
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	699b      	ldr	r3, [r3, #24]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d01c      	beq.n	800bad8 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	685c      	ldr	r4, [r3, #4]
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	691e      	ldr	r6, [r3, #16]
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800bab0:	4618      	mov	r0, r3
 800bab2:	f7ff ffc8 	bl	800ba46 <makeFreeRtosPriority>
 800bab6:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	695b      	ldr	r3, [r3, #20]
 800babc:	687a      	ldr	r2, [r7, #4]
 800babe:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800bac0:	9202      	str	r2, [sp, #8]
 800bac2:	9301      	str	r3, [sp, #4]
 800bac4:	9100      	str	r1, [sp, #0]
 800bac6:	683b      	ldr	r3, [r7, #0]
 800bac8:	4632      	mov	r2, r6
 800baca:	4629      	mov	r1, r5
 800bacc:	4620      	mov	r0, r4
 800bace:	f000 f8ed 	bl	800bcac <xTaskCreateStatic>
 800bad2:	4603      	mov	r3, r0
 800bad4:	60fb      	str	r3, [r7, #12]
 800bad6:	e01c      	b.n	800bb12 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	685c      	ldr	r4, [r3, #4]
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800bae4:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800baec:	4618      	mov	r0, r3
 800baee:	f7ff ffaa 	bl	800ba46 <makeFreeRtosPriority>
 800baf2:	4602      	mov	r2, r0
 800baf4:	f107 030c 	add.w	r3, r7, #12
 800baf8:	9301      	str	r3, [sp, #4]
 800bafa:	9200      	str	r2, [sp, #0]
 800bafc:	683b      	ldr	r3, [r7, #0]
 800bafe:	4632      	mov	r2, r6
 800bb00:	4629      	mov	r1, r5
 800bb02:	4620      	mov	r0, r4
 800bb04:	f000 f932 	bl	800bd6c <xTaskCreate>
 800bb08:	4603      	mov	r3, r0
 800bb0a:	2b01      	cmp	r3, #1
 800bb0c:	d001      	beq.n	800bb12 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800bb0e:	2300      	movs	r3, #0
 800bb10:	e000      	b.n	800bb14 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800bb12:	68fb      	ldr	r3, [r7, #12]
}
 800bb14:	4618      	mov	r0, r3
 800bb16:	3714      	adds	r7, #20
 800bb18:	46bd      	mov	sp, r7
 800bb1a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800bb1c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b084      	sub	sp, #16
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d001      	beq.n	800bb32 <osDelay+0x16>
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	e000      	b.n	800bb34 <osDelay+0x18>
 800bb32:	2301      	movs	r3, #1
 800bb34:	4618      	mov	r0, r3
 800bb36:	f000 fa51 	bl	800bfdc <vTaskDelay>
  
  return osOK;
 800bb3a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800bb3c:	4618      	mov	r0, r3
 800bb3e:	3710      	adds	r7, #16
 800bb40:	46bd      	mov	sp, r7
 800bb42:	bd80      	pop	{r7, pc}

0800bb44 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800bb44:	b480      	push	{r7}
 800bb46:	b083      	sub	sp, #12
 800bb48:	af00      	add	r7, sp, #0
 800bb4a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	f103 0208 	add.w	r2, r3, #8
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	f04f 32ff 	mov.w	r2, #4294967295
 800bb5c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	f103 0208 	add.w	r2, r3, #8
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	f103 0208 	add.w	r2, r3, #8
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	2200      	movs	r2, #0
 800bb76:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800bb78:	bf00      	nop
 800bb7a:	370c      	adds	r7, #12
 800bb7c:	46bd      	mov	sp, r7
 800bb7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb82:	4770      	bx	lr

0800bb84 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800bb84:	b480      	push	{r7}
 800bb86:	b083      	sub	sp, #12
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	2200      	movs	r2, #0
 800bb90:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800bb92:	bf00      	nop
 800bb94:	370c      	adds	r7, #12
 800bb96:	46bd      	mov	sp, r7
 800bb98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb9c:	4770      	bx	lr

0800bb9e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bb9e:	b480      	push	{r7}
 800bba0:	b085      	sub	sp, #20
 800bba2:	af00      	add	r7, sp, #0
 800bba4:	6078      	str	r0, [r7, #4]
 800bba6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	685b      	ldr	r3, [r3, #4]
 800bbac:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800bbae:	683b      	ldr	r3, [r7, #0]
 800bbb0:	68fa      	ldr	r2, [r7, #12]
 800bbb2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	689a      	ldr	r2, [r3, #8]
 800bbb8:	683b      	ldr	r3, [r7, #0]
 800bbba:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	689b      	ldr	r3, [r3, #8]
 800bbc0:	683a      	ldr	r2, [r7, #0]
 800bbc2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	683a      	ldr	r2, [r7, #0]
 800bbc8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800bbca:	683b      	ldr	r3, [r7, #0]
 800bbcc:	687a      	ldr	r2, [r7, #4]
 800bbce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	1c5a      	adds	r2, r3, #1
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	601a      	str	r2, [r3, #0]
}
 800bbda:	bf00      	nop
 800bbdc:	3714      	adds	r7, #20
 800bbde:	46bd      	mov	sp, r7
 800bbe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbe4:	4770      	bx	lr

0800bbe6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bbe6:	b480      	push	{r7}
 800bbe8:	b085      	sub	sp, #20
 800bbea:	af00      	add	r7, sp, #0
 800bbec:	6078      	str	r0, [r7, #4]
 800bbee:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800bbf0:	683b      	ldr	r3, [r7, #0]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800bbf6:	68bb      	ldr	r3, [r7, #8]
 800bbf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbfc:	d103      	bne.n	800bc06 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	691b      	ldr	r3, [r3, #16]
 800bc02:	60fb      	str	r3, [r7, #12]
 800bc04:	e00c      	b.n	800bc20 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	3308      	adds	r3, #8
 800bc0a:	60fb      	str	r3, [r7, #12]
 800bc0c:	e002      	b.n	800bc14 <vListInsert+0x2e>
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	685b      	ldr	r3, [r3, #4]
 800bc12:	60fb      	str	r3, [r7, #12]
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	685b      	ldr	r3, [r3, #4]
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	68ba      	ldr	r2, [r7, #8]
 800bc1c:	429a      	cmp	r2, r3
 800bc1e:	d2f6      	bcs.n	800bc0e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800bc20:	68fb      	ldr	r3, [r7, #12]
 800bc22:	685a      	ldr	r2, [r3, #4]
 800bc24:	683b      	ldr	r3, [r7, #0]
 800bc26:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800bc28:	683b      	ldr	r3, [r7, #0]
 800bc2a:	685b      	ldr	r3, [r3, #4]
 800bc2c:	683a      	ldr	r2, [r7, #0]
 800bc2e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800bc30:	683b      	ldr	r3, [r7, #0]
 800bc32:	68fa      	ldr	r2, [r7, #12]
 800bc34:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	683a      	ldr	r2, [r7, #0]
 800bc3a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800bc3c:	683b      	ldr	r3, [r7, #0]
 800bc3e:	687a      	ldr	r2, [r7, #4]
 800bc40:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	1c5a      	adds	r2, r3, #1
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	601a      	str	r2, [r3, #0]
}
 800bc4c:	bf00      	nop
 800bc4e:	3714      	adds	r7, #20
 800bc50:	46bd      	mov	sp, r7
 800bc52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc56:	4770      	bx	lr

0800bc58 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800bc58:	b480      	push	{r7}
 800bc5a:	b085      	sub	sp, #20
 800bc5c:	af00      	add	r7, sp, #0
 800bc5e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	691b      	ldr	r3, [r3, #16]
 800bc64:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	685b      	ldr	r3, [r3, #4]
 800bc6a:	687a      	ldr	r2, [r7, #4]
 800bc6c:	6892      	ldr	r2, [r2, #8]
 800bc6e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	689b      	ldr	r3, [r3, #8]
 800bc74:	687a      	ldr	r2, [r7, #4]
 800bc76:	6852      	ldr	r2, [r2, #4]
 800bc78:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	685b      	ldr	r3, [r3, #4]
 800bc7e:	687a      	ldr	r2, [r7, #4]
 800bc80:	429a      	cmp	r2, r3
 800bc82:	d103      	bne.n	800bc8c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	689a      	ldr	r2, [r3, #8]
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	2200      	movs	r2, #0
 800bc90:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	1e5a      	subs	r2, r3, #1
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	681b      	ldr	r3, [r3, #0]
}
 800bca0:	4618      	mov	r0, r3
 800bca2:	3714      	adds	r7, #20
 800bca4:	46bd      	mov	sp, r7
 800bca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcaa:	4770      	bx	lr

0800bcac <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800bcac:	b580      	push	{r7, lr}
 800bcae:	b08e      	sub	sp, #56	@ 0x38
 800bcb0:	af04      	add	r7, sp, #16
 800bcb2:	60f8      	str	r0, [r7, #12]
 800bcb4:	60b9      	str	r1, [r7, #8]
 800bcb6:	607a      	str	r2, [r7, #4]
 800bcb8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800bcba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d10b      	bne.n	800bcd8 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800bcc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcc4:	f383 8811 	msr	BASEPRI, r3
 800bcc8:	f3bf 8f6f 	isb	sy
 800bccc:	f3bf 8f4f 	dsb	sy
 800bcd0:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800bcd2:	bf00      	nop
 800bcd4:	bf00      	nop
 800bcd6:	e7fd      	b.n	800bcd4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800bcd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d10b      	bne.n	800bcf6 <xTaskCreateStatic+0x4a>
	__asm volatile
 800bcde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bce2:	f383 8811 	msr	BASEPRI, r3
 800bce6:	f3bf 8f6f 	isb	sy
 800bcea:	f3bf 8f4f 	dsb	sy
 800bcee:	61fb      	str	r3, [r7, #28]
}
 800bcf0:	bf00      	nop
 800bcf2:	bf00      	nop
 800bcf4:	e7fd      	b.n	800bcf2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800bcf6:	2354      	movs	r3, #84	@ 0x54
 800bcf8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800bcfa:	693b      	ldr	r3, [r7, #16]
 800bcfc:	2b54      	cmp	r3, #84	@ 0x54
 800bcfe:	d00b      	beq.n	800bd18 <xTaskCreateStatic+0x6c>
	__asm volatile
 800bd00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd04:	f383 8811 	msr	BASEPRI, r3
 800bd08:	f3bf 8f6f 	isb	sy
 800bd0c:	f3bf 8f4f 	dsb	sy
 800bd10:	61bb      	str	r3, [r7, #24]
}
 800bd12:	bf00      	nop
 800bd14:	bf00      	nop
 800bd16:	e7fd      	b.n	800bd14 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800bd18:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800bd1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d01e      	beq.n	800bd5e <xTaskCreateStatic+0xb2>
 800bd20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d01b      	beq.n	800bd5e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bd26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd28:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800bd2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd2c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bd2e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800bd30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd32:	2202      	movs	r2, #2
 800bd34:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bd38:	2300      	movs	r3, #0
 800bd3a:	9303      	str	r3, [sp, #12]
 800bd3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd3e:	9302      	str	r3, [sp, #8]
 800bd40:	f107 0314 	add.w	r3, r7, #20
 800bd44:	9301      	str	r3, [sp, #4]
 800bd46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd48:	9300      	str	r3, [sp, #0]
 800bd4a:	683b      	ldr	r3, [r7, #0]
 800bd4c:	687a      	ldr	r2, [r7, #4]
 800bd4e:	68b9      	ldr	r1, [r7, #8]
 800bd50:	68f8      	ldr	r0, [r7, #12]
 800bd52:	f000 f850 	bl	800bdf6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bd56:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bd58:	f000 f8d6 	bl	800bf08 <prvAddNewTaskToReadyList>
 800bd5c:	e001      	b.n	800bd62 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800bd5e:	2300      	movs	r3, #0
 800bd60:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800bd62:	697b      	ldr	r3, [r7, #20]
	}
 800bd64:	4618      	mov	r0, r3
 800bd66:	3728      	adds	r7, #40	@ 0x28
 800bd68:	46bd      	mov	sp, r7
 800bd6a:	bd80      	pop	{r7, pc}

0800bd6c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800bd6c:	b580      	push	{r7, lr}
 800bd6e:	b08c      	sub	sp, #48	@ 0x30
 800bd70:	af04      	add	r7, sp, #16
 800bd72:	60f8      	str	r0, [r7, #12]
 800bd74:	60b9      	str	r1, [r7, #8]
 800bd76:	603b      	str	r3, [r7, #0]
 800bd78:	4613      	mov	r3, r2
 800bd7a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800bd7c:	88fb      	ldrh	r3, [r7, #6]
 800bd7e:	009b      	lsls	r3, r3, #2
 800bd80:	4618      	mov	r0, r3
 800bd82:	f000 fef1 	bl	800cb68 <pvPortMalloc>
 800bd86:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800bd88:	697b      	ldr	r3, [r7, #20]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d00e      	beq.n	800bdac <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800bd8e:	2054      	movs	r0, #84	@ 0x54
 800bd90:	f000 feea 	bl	800cb68 <pvPortMalloc>
 800bd94:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800bd96:	69fb      	ldr	r3, [r7, #28]
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d003      	beq.n	800bda4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800bd9c:	69fb      	ldr	r3, [r7, #28]
 800bd9e:	697a      	ldr	r2, [r7, #20]
 800bda0:	631a      	str	r2, [r3, #48]	@ 0x30
 800bda2:	e005      	b.n	800bdb0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800bda4:	6978      	ldr	r0, [r7, #20]
 800bda6:	f000 ffad 	bl	800cd04 <vPortFree>
 800bdaa:	e001      	b.n	800bdb0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800bdac:	2300      	movs	r3, #0
 800bdae:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800bdb0:	69fb      	ldr	r3, [r7, #28]
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d017      	beq.n	800bde6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800bdb6:	69fb      	ldr	r3, [r7, #28]
 800bdb8:	2200      	movs	r2, #0
 800bdba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800bdbe:	88fa      	ldrh	r2, [r7, #6]
 800bdc0:	2300      	movs	r3, #0
 800bdc2:	9303      	str	r3, [sp, #12]
 800bdc4:	69fb      	ldr	r3, [r7, #28]
 800bdc6:	9302      	str	r3, [sp, #8]
 800bdc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdca:	9301      	str	r3, [sp, #4]
 800bdcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdce:	9300      	str	r3, [sp, #0]
 800bdd0:	683b      	ldr	r3, [r7, #0]
 800bdd2:	68b9      	ldr	r1, [r7, #8]
 800bdd4:	68f8      	ldr	r0, [r7, #12]
 800bdd6:	f000 f80e 	bl	800bdf6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bdda:	69f8      	ldr	r0, [r7, #28]
 800bddc:	f000 f894 	bl	800bf08 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800bde0:	2301      	movs	r3, #1
 800bde2:	61bb      	str	r3, [r7, #24]
 800bde4:	e002      	b.n	800bdec <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bde6:	f04f 33ff 	mov.w	r3, #4294967295
 800bdea:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800bdec:	69bb      	ldr	r3, [r7, #24]
	}
 800bdee:	4618      	mov	r0, r3
 800bdf0:	3720      	adds	r7, #32
 800bdf2:	46bd      	mov	sp, r7
 800bdf4:	bd80      	pop	{r7, pc}

0800bdf6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800bdf6:	b580      	push	{r7, lr}
 800bdf8:	b088      	sub	sp, #32
 800bdfa:	af00      	add	r7, sp, #0
 800bdfc:	60f8      	str	r0, [r7, #12]
 800bdfe:	60b9      	str	r1, [r7, #8]
 800be00:	607a      	str	r2, [r7, #4]
 800be02:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800be04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be06:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800be0e:	3b01      	subs	r3, #1
 800be10:	009b      	lsls	r3, r3, #2
 800be12:	4413      	add	r3, r2
 800be14:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800be16:	69bb      	ldr	r3, [r7, #24]
 800be18:	f023 0307 	bic.w	r3, r3, #7
 800be1c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800be1e:	69bb      	ldr	r3, [r7, #24]
 800be20:	f003 0307 	and.w	r3, r3, #7
 800be24:	2b00      	cmp	r3, #0
 800be26:	d00b      	beq.n	800be40 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800be28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be2c:	f383 8811 	msr	BASEPRI, r3
 800be30:	f3bf 8f6f 	isb	sy
 800be34:	f3bf 8f4f 	dsb	sy
 800be38:	617b      	str	r3, [r7, #20]
}
 800be3a:	bf00      	nop
 800be3c:	bf00      	nop
 800be3e:	e7fd      	b.n	800be3c <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800be40:	68bb      	ldr	r3, [r7, #8]
 800be42:	2b00      	cmp	r3, #0
 800be44:	d01f      	beq.n	800be86 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800be46:	2300      	movs	r3, #0
 800be48:	61fb      	str	r3, [r7, #28]
 800be4a:	e012      	b.n	800be72 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800be4c:	68ba      	ldr	r2, [r7, #8]
 800be4e:	69fb      	ldr	r3, [r7, #28]
 800be50:	4413      	add	r3, r2
 800be52:	7819      	ldrb	r1, [r3, #0]
 800be54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800be56:	69fb      	ldr	r3, [r7, #28]
 800be58:	4413      	add	r3, r2
 800be5a:	3334      	adds	r3, #52	@ 0x34
 800be5c:	460a      	mov	r2, r1
 800be5e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800be60:	68ba      	ldr	r2, [r7, #8]
 800be62:	69fb      	ldr	r3, [r7, #28]
 800be64:	4413      	add	r3, r2
 800be66:	781b      	ldrb	r3, [r3, #0]
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d006      	beq.n	800be7a <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800be6c:	69fb      	ldr	r3, [r7, #28]
 800be6e:	3301      	adds	r3, #1
 800be70:	61fb      	str	r3, [r7, #28]
 800be72:	69fb      	ldr	r3, [r7, #28]
 800be74:	2b0f      	cmp	r3, #15
 800be76:	d9e9      	bls.n	800be4c <prvInitialiseNewTask+0x56>
 800be78:	e000      	b.n	800be7c <prvInitialiseNewTask+0x86>
			{
				break;
 800be7a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800be7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be7e:	2200      	movs	r2, #0
 800be80:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800be84:	e003      	b.n	800be8e <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800be86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be88:	2200      	movs	r2, #0
 800be8a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800be8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be90:	2b06      	cmp	r3, #6
 800be92:	d901      	bls.n	800be98 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800be94:	2306      	movs	r3, #6
 800be96:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800be98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800be9c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800be9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bea0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bea2:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800bea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bea6:	2200      	movs	r2, #0
 800bea8:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800beaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800beac:	3304      	adds	r3, #4
 800beae:	4618      	mov	r0, r3
 800beb0:	f7ff fe68 	bl	800bb84 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800beb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800beb6:	3318      	adds	r3, #24
 800beb8:	4618      	mov	r0, r3
 800beba:	f7ff fe63 	bl	800bb84 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800bebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bec0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bec2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bec4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bec6:	f1c3 0207 	rsb	r2, r3, #7
 800beca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800becc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800bece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bed0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bed2:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800bed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bed6:	2200      	movs	r2, #0
 800bed8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800beda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bedc:	2200      	movs	r2, #0
 800bede:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800bee2:	683a      	ldr	r2, [r7, #0]
 800bee4:	68f9      	ldr	r1, [r7, #12]
 800bee6:	69b8      	ldr	r0, [r7, #24]
 800bee8:	f000 fc2c 	bl	800c744 <pxPortInitialiseStack>
 800beec:	4602      	mov	r2, r0
 800beee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bef0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800bef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d002      	beq.n	800befe <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800bef8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800befa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800befc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800befe:	bf00      	nop
 800bf00:	3720      	adds	r7, #32
 800bf02:	46bd      	mov	sp, r7
 800bf04:	bd80      	pop	{r7, pc}
	...

0800bf08 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800bf08:	b580      	push	{r7, lr}
 800bf0a:	b082      	sub	sp, #8
 800bf0c:	af00      	add	r7, sp, #0
 800bf0e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800bf10:	f000 fd4a 	bl	800c9a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800bf14:	4b2a      	ldr	r3, [pc, #168]	@ (800bfc0 <prvAddNewTaskToReadyList+0xb8>)
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	3301      	adds	r3, #1
 800bf1a:	4a29      	ldr	r2, [pc, #164]	@ (800bfc0 <prvAddNewTaskToReadyList+0xb8>)
 800bf1c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800bf1e:	4b29      	ldr	r3, [pc, #164]	@ (800bfc4 <prvAddNewTaskToReadyList+0xbc>)
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d109      	bne.n	800bf3a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800bf26:	4a27      	ldr	r2, [pc, #156]	@ (800bfc4 <prvAddNewTaskToReadyList+0xbc>)
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800bf2c:	4b24      	ldr	r3, [pc, #144]	@ (800bfc0 <prvAddNewTaskToReadyList+0xb8>)
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	2b01      	cmp	r3, #1
 800bf32:	d110      	bne.n	800bf56 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800bf34:	f000 fac4 	bl	800c4c0 <prvInitialiseTaskLists>
 800bf38:	e00d      	b.n	800bf56 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800bf3a:	4b23      	ldr	r3, [pc, #140]	@ (800bfc8 <prvAddNewTaskToReadyList+0xc0>)
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d109      	bne.n	800bf56 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800bf42:	4b20      	ldr	r3, [pc, #128]	@ (800bfc4 <prvAddNewTaskToReadyList+0xbc>)
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf4c:	429a      	cmp	r2, r3
 800bf4e:	d802      	bhi.n	800bf56 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800bf50:	4a1c      	ldr	r2, [pc, #112]	@ (800bfc4 <prvAddNewTaskToReadyList+0xbc>)
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800bf56:	4b1d      	ldr	r3, [pc, #116]	@ (800bfcc <prvAddNewTaskToReadyList+0xc4>)
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	3301      	adds	r3, #1
 800bf5c:	4a1b      	ldr	r2, [pc, #108]	@ (800bfcc <prvAddNewTaskToReadyList+0xc4>)
 800bf5e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf64:	2201      	movs	r2, #1
 800bf66:	409a      	lsls	r2, r3
 800bf68:	4b19      	ldr	r3, [pc, #100]	@ (800bfd0 <prvAddNewTaskToReadyList+0xc8>)
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	4313      	orrs	r3, r2
 800bf6e:	4a18      	ldr	r2, [pc, #96]	@ (800bfd0 <prvAddNewTaskToReadyList+0xc8>)
 800bf70:	6013      	str	r3, [r2, #0]
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf76:	4613      	mov	r3, r2
 800bf78:	009b      	lsls	r3, r3, #2
 800bf7a:	4413      	add	r3, r2
 800bf7c:	009b      	lsls	r3, r3, #2
 800bf7e:	4a15      	ldr	r2, [pc, #84]	@ (800bfd4 <prvAddNewTaskToReadyList+0xcc>)
 800bf80:	441a      	add	r2, r3
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	3304      	adds	r3, #4
 800bf86:	4619      	mov	r1, r3
 800bf88:	4610      	mov	r0, r2
 800bf8a:	f7ff fe08 	bl	800bb9e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800bf8e:	f000 fd3d 	bl	800ca0c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800bf92:	4b0d      	ldr	r3, [pc, #52]	@ (800bfc8 <prvAddNewTaskToReadyList+0xc0>)
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d00e      	beq.n	800bfb8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800bf9a:	4b0a      	ldr	r3, [pc, #40]	@ (800bfc4 <prvAddNewTaskToReadyList+0xbc>)
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfa4:	429a      	cmp	r2, r3
 800bfa6:	d207      	bcs.n	800bfb8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800bfa8:	4b0b      	ldr	r3, [pc, #44]	@ (800bfd8 <prvAddNewTaskToReadyList+0xd0>)
 800bfaa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bfae:	601a      	str	r2, [r3, #0]
 800bfb0:	f3bf 8f4f 	dsb	sy
 800bfb4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bfb8:	bf00      	nop
 800bfba:	3708      	adds	r7, #8
 800bfbc:	46bd      	mov	sp, r7
 800bfbe:	bd80      	pop	{r7, pc}
 800bfc0:	200023b4 	.word	0x200023b4
 800bfc4:	200022b4 	.word	0x200022b4
 800bfc8:	200023c0 	.word	0x200023c0
 800bfcc:	200023d0 	.word	0x200023d0
 800bfd0:	200023bc 	.word	0x200023bc
 800bfd4:	200022b8 	.word	0x200022b8
 800bfd8:	e000ed04 	.word	0xe000ed04

0800bfdc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bfdc:	b580      	push	{r7, lr}
 800bfde:	b084      	sub	sp, #16
 800bfe0:	af00      	add	r7, sp, #0
 800bfe2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d018      	beq.n	800c020 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bfee:	4b14      	ldr	r3, [pc, #80]	@ (800c040 <vTaskDelay+0x64>)
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d00b      	beq.n	800c00e <vTaskDelay+0x32>
	__asm volatile
 800bff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bffa:	f383 8811 	msr	BASEPRI, r3
 800bffe:	f3bf 8f6f 	isb	sy
 800c002:	f3bf 8f4f 	dsb	sy
 800c006:	60bb      	str	r3, [r7, #8]
}
 800c008:	bf00      	nop
 800c00a:	bf00      	nop
 800c00c:	e7fd      	b.n	800c00a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c00e:	f000 f87d 	bl	800c10c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c012:	2100      	movs	r1, #0
 800c014:	6878      	ldr	r0, [r7, #4]
 800c016:	f000 fb2f 	bl	800c678 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c01a:	f000 f885 	bl	800c128 <xTaskResumeAll>
 800c01e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	2b00      	cmp	r3, #0
 800c024:	d107      	bne.n	800c036 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800c026:	4b07      	ldr	r3, [pc, #28]	@ (800c044 <vTaskDelay+0x68>)
 800c028:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c02c:	601a      	str	r2, [r3, #0]
 800c02e:	f3bf 8f4f 	dsb	sy
 800c032:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c036:	bf00      	nop
 800c038:	3710      	adds	r7, #16
 800c03a:	46bd      	mov	sp, r7
 800c03c:	bd80      	pop	{r7, pc}
 800c03e:	bf00      	nop
 800c040:	200023dc 	.word	0x200023dc
 800c044:	e000ed04 	.word	0xe000ed04

0800c048 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c048:	b580      	push	{r7, lr}
 800c04a:	b08a      	sub	sp, #40	@ 0x28
 800c04c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c04e:	2300      	movs	r3, #0
 800c050:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c052:	2300      	movs	r3, #0
 800c054:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c056:	463a      	mov	r2, r7
 800c058:	1d39      	adds	r1, r7, #4
 800c05a:	f107 0308 	add.w	r3, r7, #8
 800c05e:	4618      	mov	r0, r3
 800c060:	f7f5 fe58 	bl	8001d14 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c064:	6839      	ldr	r1, [r7, #0]
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	68ba      	ldr	r2, [r7, #8]
 800c06a:	9202      	str	r2, [sp, #8]
 800c06c:	9301      	str	r3, [sp, #4]
 800c06e:	2300      	movs	r3, #0
 800c070:	9300      	str	r3, [sp, #0]
 800c072:	2300      	movs	r3, #0
 800c074:	460a      	mov	r2, r1
 800c076:	491f      	ldr	r1, [pc, #124]	@ (800c0f4 <vTaskStartScheduler+0xac>)
 800c078:	481f      	ldr	r0, [pc, #124]	@ (800c0f8 <vTaskStartScheduler+0xb0>)
 800c07a:	f7ff fe17 	bl	800bcac <xTaskCreateStatic>
 800c07e:	4603      	mov	r3, r0
 800c080:	4a1e      	ldr	r2, [pc, #120]	@ (800c0fc <vTaskStartScheduler+0xb4>)
 800c082:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c084:	4b1d      	ldr	r3, [pc, #116]	@ (800c0fc <vTaskStartScheduler+0xb4>)
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d002      	beq.n	800c092 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c08c:	2301      	movs	r3, #1
 800c08e:	617b      	str	r3, [r7, #20]
 800c090:	e001      	b.n	800c096 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c092:	2300      	movs	r3, #0
 800c094:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c096:	697b      	ldr	r3, [r7, #20]
 800c098:	2b01      	cmp	r3, #1
 800c09a:	d116      	bne.n	800c0ca <vTaskStartScheduler+0x82>
	__asm volatile
 800c09c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0a0:	f383 8811 	msr	BASEPRI, r3
 800c0a4:	f3bf 8f6f 	isb	sy
 800c0a8:	f3bf 8f4f 	dsb	sy
 800c0ac:	613b      	str	r3, [r7, #16]
}
 800c0ae:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c0b0:	4b13      	ldr	r3, [pc, #76]	@ (800c100 <vTaskStartScheduler+0xb8>)
 800c0b2:	f04f 32ff 	mov.w	r2, #4294967295
 800c0b6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c0b8:	4b12      	ldr	r3, [pc, #72]	@ (800c104 <vTaskStartScheduler+0xbc>)
 800c0ba:	2201      	movs	r2, #1
 800c0bc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c0be:	4b12      	ldr	r3, [pc, #72]	@ (800c108 <vTaskStartScheduler+0xc0>)
 800c0c0:	2200      	movs	r2, #0
 800c0c2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c0c4:	f000 fbcc 	bl	800c860 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c0c8:	e00f      	b.n	800c0ea <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c0ca:	697b      	ldr	r3, [r7, #20]
 800c0cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0d0:	d10b      	bne.n	800c0ea <vTaskStartScheduler+0xa2>
	__asm volatile
 800c0d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0d6:	f383 8811 	msr	BASEPRI, r3
 800c0da:	f3bf 8f6f 	isb	sy
 800c0de:	f3bf 8f4f 	dsb	sy
 800c0e2:	60fb      	str	r3, [r7, #12]
}
 800c0e4:	bf00      	nop
 800c0e6:	bf00      	nop
 800c0e8:	e7fd      	b.n	800c0e6 <vTaskStartScheduler+0x9e>
}
 800c0ea:	bf00      	nop
 800c0ec:	3718      	adds	r7, #24
 800c0ee:	46bd      	mov	sp, r7
 800c0f0:	bd80      	pop	{r7, pc}
 800c0f2:	bf00      	nop
 800c0f4:	080118a8 	.word	0x080118a8
 800c0f8:	0800c491 	.word	0x0800c491
 800c0fc:	200023d8 	.word	0x200023d8
 800c100:	200023d4 	.word	0x200023d4
 800c104:	200023c0 	.word	0x200023c0
 800c108:	200023b8 	.word	0x200023b8

0800c10c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c10c:	b480      	push	{r7}
 800c10e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c110:	4b04      	ldr	r3, [pc, #16]	@ (800c124 <vTaskSuspendAll+0x18>)
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	3301      	adds	r3, #1
 800c116:	4a03      	ldr	r2, [pc, #12]	@ (800c124 <vTaskSuspendAll+0x18>)
 800c118:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c11a:	bf00      	nop
 800c11c:	46bd      	mov	sp, r7
 800c11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c122:	4770      	bx	lr
 800c124:	200023dc 	.word	0x200023dc

0800c128 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c128:	b580      	push	{r7, lr}
 800c12a:	b084      	sub	sp, #16
 800c12c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c12e:	2300      	movs	r3, #0
 800c130:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c132:	2300      	movs	r3, #0
 800c134:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c136:	4b42      	ldr	r3, [pc, #264]	@ (800c240 <xTaskResumeAll+0x118>)
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d10b      	bne.n	800c156 <xTaskResumeAll+0x2e>
	__asm volatile
 800c13e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c142:	f383 8811 	msr	BASEPRI, r3
 800c146:	f3bf 8f6f 	isb	sy
 800c14a:	f3bf 8f4f 	dsb	sy
 800c14e:	603b      	str	r3, [r7, #0]
}
 800c150:	bf00      	nop
 800c152:	bf00      	nop
 800c154:	e7fd      	b.n	800c152 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c156:	f000 fc27 	bl	800c9a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c15a:	4b39      	ldr	r3, [pc, #228]	@ (800c240 <xTaskResumeAll+0x118>)
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	3b01      	subs	r3, #1
 800c160:	4a37      	ldr	r2, [pc, #220]	@ (800c240 <xTaskResumeAll+0x118>)
 800c162:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c164:	4b36      	ldr	r3, [pc, #216]	@ (800c240 <xTaskResumeAll+0x118>)
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d161      	bne.n	800c230 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c16c:	4b35      	ldr	r3, [pc, #212]	@ (800c244 <xTaskResumeAll+0x11c>)
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	2b00      	cmp	r3, #0
 800c172:	d05d      	beq.n	800c230 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c174:	e02e      	b.n	800c1d4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c176:	4b34      	ldr	r3, [pc, #208]	@ (800c248 <xTaskResumeAll+0x120>)
 800c178:	68db      	ldr	r3, [r3, #12]
 800c17a:	68db      	ldr	r3, [r3, #12]
 800c17c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	3318      	adds	r3, #24
 800c182:	4618      	mov	r0, r3
 800c184:	f7ff fd68 	bl	800bc58 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	3304      	adds	r3, #4
 800c18c:	4618      	mov	r0, r3
 800c18e:	f7ff fd63 	bl	800bc58 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c196:	2201      	movs	r2, #1
 800c198:	409a      	lsls	r2, r3
 800c19a:	4b2c      	ldr	r3, [pc, #176]	@ (800c24c <xTaskResumeAll+0x124>)
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	4313      	orrs	r3, r2
 800c1a0:	4a2a      	ldr	r2, [pc, #168]	@ (800c24c <xTaskResumeAll+0x124>)
 800c1a2:	6013      	str	r3, [r2, #0]
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c1a8:	4613      	mov	r3, r2
 800c1aa:	009b      	lsls	r3, r3, #2
 800c1ac:	4413      	add	r3, r2
 800c1ae:	009b      	lsls	r3, r3, #2
 800c1b0:	4a27      	ldr	r2, [pc, #156]	@ (800c250 <xTaskResumeAll+0x128>)
 800c1b2:	441a      	add	r2, r3
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	3304      	adds	r3, #4
 800c1b8:	4619      	mov	r1, r3
 800c1ba:	4610      	mov	r0, r2
 800c1bc:	f7ff fcef 	bl	800bb9e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c1c4:	4b23      	ldr	r3, [pc, #140]	@ (800c254 <xTaskResumeAll+0x12c>)
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1ca:	429a      	cmp	r2, r3
 800c1cc:	d302      	bcc.n	800c1d4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800c1ce:	4b22      	ldr	r3, [pc, #136]	@ (800c258 <xTaskResumeAll+0x130>)
 800c1d0:	2201      	movs	r2, #1
 800c1d2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c1d4:	4b1c      	ldr	r3, [pc, #112]	@ (800c248 <xTaskResumeAll+0x120>)
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d1cc      	bne.n	800c176 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d001      	beq.n	800c1e6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c1e2:	f000 fa0b 	bl	800c5fc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c1e6:	4b1d      	ldr	r3, [pc, #116]	@ (800c25c <xTaskResumeAll+0x134>)
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d010      	beq.n	800c214 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c1f2:	f000 f837 	bl	800c264 <xTaskIncrementTick>
 800c1f6:	4603      	mov	r3, r0
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d002      	beq.n	800c202 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800c1fc:	4b16      	ldr	r3, [pc, #88]	@ (800c258 <xTaskResumeAll+0x130>)
 800c1fe:	2201      	movs	r2, #1
 800c200:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	3b01      	subs	r3, #1
 800c206:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d1f1      	bne.n	800c1f2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800c20e:	4b13      	ldr	r3, [pc, #76]	@ (800c25c <xTaskResumeAll+0x134>)
 800c210:	2200      	movs	r2, #0
 800c212:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c214:	4b10      	ldr	r3, [pc, #64]	@ (800c258 <xTaskResumeAll+0x130>)
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d009      	beq.n	800c230 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c21c:	2301      	movs	r3, #1
 800c21e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c220:	4b0f      	ldr	r3, [pc, #60]	@ (800c260 <xTaskResumeAll+0x138>)
 800c222:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c226:	601a      	str	r2, [r3, #0]
 800c228:	f3bf 8f4f 	dsb	sy
 800c22c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c230:	f000 fbec 	bl	800ca0c <vPortExitCritical>

	return xAlreadyYielded;
 800c234:	68bb      	ldr	r3, [r7, #8]
}
 800c236:	4618      	mov	r0, r3
 800c238:	3710      	adds	r7, #16
 800c23a:	46bd      	mov	sp, r7
 800c23c:	bd80      	pop	{r7, pc}
 800c23e:	bf00      	nop
 800c240:	200023dc 	.word	0x200023dc
 800c244:	200023b4 	.word	0x200023b4
 800c248:	20002374 	.word	0x20002374
 800c24c:	200023bc 	.word	0x200023bc
 800c250:	200022b8 	.word	0x200022b8
 800c254:	200022b4 	.word	0x200022b4
 800c258:	200023c8 	.word	0x200023c8
 800c25c:	200023c4 	.word	0x200023c4
 800c260:	e000ed04 	.word	0xe000ed04

0800c264 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c264:	b580      	push	{r7, lr}
 800c266:	b086      	sub	sp, #24
 800c268:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c26a:	2300      	movs	r3, #0
 800c26c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c26e:	4b4f      	ldr	r3, [pc, #316]	@ (800c3ac <xTaskIncrementTick+0x148>)
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	2b00      	cmp	r3, #0
 800c274:	f040 808f 	bne.w	800c396 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c278:	4b4d      	ldr	r3, [pc, #308]	@ (800c3b0 <xTaskIncrementTick+0x14c>)
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	3301      	adds	r3, #1
 800c27e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c280:	4a4b      	ldr	r2, [pc, #300]	@ (800c3b0 <xTaskIncrementTick+0x14c>)
 800c282:	693b      	ldr	r3, [r7, #16]
 800c284:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c286:	693b      	ldr	r3, [r7, #16]
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d121      	bne.n	800c2d0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800c28c:	4b49      	ldr	r3, [pc, #292]	@ (800c3b4 <xTaskIncrementTick+0x150>)
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	2b00      	cmp	r3, #0
 800c294:	d00b      	beq.n	800c2ae <xTaskIncrementTick+0x4a>
	__asm volatile
 800c296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c29a:	f383 8811 	msr	BASEPRI, r3
 800c29e:	f3bf 8f6f 	isb	sy
 800c2a2:	f3bf 8f4f 	dsb	sy
 800c2a6:	603b      	str	r3, [r7, #0]
}
 800c2a8:	bf00      	nop
 800c2aa:	bf00      	nop
 800c2ac:	e7fd      	b.n	800c2aa <xTaskIncrementTick+0x46>
 800c2ae:	4b41      	ldr	r3, [pc, #260]	@ (800c3b4 <xTaskIncrementTick+0x150>)
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	60fb      	str	r3, [r7, #12]
 800c2b4:	4b40      	ldr	r3, [pc, #256]	@ (800c3b8 <xTaskIncrementTick+0x154>)
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	4a3e      	ldr	r2, [pc, #248]	@ (800c3b4 <xTaskIncrementTick+0x150>)
 800c2ba:	6013      	str	r3, [r2, #0]
 800c2bc:	4a3e      	ldr	r2, [pc, #248]	@ (800c3b8 <xTaskIncrementTick+0x154>)
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	6013      	str	r3, [r2, #0]
 800c2c2:	4b3e      	ldr	r3, [pc, #248]	@ (800c3bc <xTaskIncrementTick+0x158>)
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	3301      	adds	r3, #1
 800c2c8:	4a3c      	ldr	r2, [pc, #240]	@ (800c3bc <xTaskIncrementTick+0x158>)
 800c2ca:	6013      	str	r3, [r2, #0]
 800c2cc:	f000 f996 	bl	800c5fc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c2d0:	4b3b      	ldr	r3, [pc, #236]	@ (800c3c0 <xTaskIncrementTick+0x15c>)
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	693a      	ldr	r2, [r7, #16]
 800c2d6:	429a      	cmp	r2, r3
 800c2d8:	d348      	bcc.n	800c36c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c2da:	4b36      	ldr	r3, [pc, #216]	@ (800c3b4 <xTaskIncrementTick+0x150>)
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d104      	bne.n	800c2ee <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c2e4:	4b36      	ldr	r3, [pc, #216]	@ (800c3c0 <xTaskIncrementTick+0x15c>)
 800c2e6:	f04f 32ff 	mov.w	r2, #4294967295
 800c2ea:	601a      	str	r2, [r3, #0]
					break;
 800c2ec:	e03e      	b.n	800c36c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c2ee:	4b31      	ldr	r3, [pc, #196]	@ (800c3b4 <xTaskIncrementTick+0x150>)
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	68db      	ldr	r3, [r3, #12]
 800c2f4:	68db      	ldr	r3, [r3, #12]
 800c2f6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c2f8:	68bb      	ldr	r3, [r7, #8]
 800c2fa:	685b      	ldr	r3, [r3, #4]
 800c2fc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c2fe:	693a      	ldr	r2, [r7, #16]
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	429a      	cmp	r2, r3
 800c304:	d203      	bcs.n	800c30e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c306:	4a2e      	ldr	r2, [pc, #184]	@ (800c3c0 <xTaskIncrementTick+0x15c>)
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c30c:	e02e      	b.n	800c36c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c30e:	68bb      	ldr	r3, [r7, #8]
 800c310:	3304      	adds	r3, #4
 800c312:	4618      	mov	r0, r3
 800c314:	f7ff fca0 	bl	800bc58 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c318:	68bb      	ldr	r3, [r7, #8]
 800c31a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d004      	beq.n	800c32a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c320:	68bb      	ldr	r3, [r7, #8]
 800c322:	3318      	adds	r3, #24
 800c324:	4618      	mov	r0, r3
 800c326:	f7ff fc97 	bl	800bc58 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c32a:	68bb      	ldr	r3, [r7, #8]
 800c32c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c32e:	2201      	movs	r2, #1
 800c330:	409a      	lsls	r2, r3
 800c332:	4b24      	ldr	r3, [pc, #144]	@ (800c3c4 <xTaskIncrementTick+0x160>)
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	4313      	orrs	r3, r2
 800c338:	4a22      	ldr	r2, [pc, #136]	@ (800c3c4 <xTaskIncrementTick+0x160>)
 800c33a:	6013      	str	r3, [r2, #0]
 800c33c:	68bb      	ldr	r3, [r7, #8]
 800c33e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c340:	4613      	mov	r3, r2
 800c342:	009b      	lsls	r3, r3, #2
 800c344:	4413      	add	r3, r2
 800c346:	009b      	lsls	r3, r3, #2
 800c348:	4a1f      	ldr	r2, [pc, #124]	@ (800c3c8 <xTaskIncrementTick+0x164>)
 800c34a:	441a      	add	r2, r3
 800c34c:	68bb      	ldr	r3, [r7, #8]
 800c34e:	3304      	adds	r3, #4
 800c350:	4619      	mov	r1, r3
 800c352:	4610      	mov	r0, r2
 800c354:	f7ff fc23 	bl	800bb9e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c358:	68bb      	ldr	r3, [r7, #8]
 800c35a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c35c:	4b1b      	ldr	r3, [pc, #108]	@ (800c3cc <xTaskIncrementTick+0x168>)
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c362:	429a      	cmp	r2, r3
 800c364:	d3b9      	bcc.n	800c2da <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800c366:	2301      	movs	r3, #1
 800c368:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c36a:	e7b6      	b.n	800c2da <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c36c:	4b17      	ldr	r3, [pc, #92]	@ (800c3cc <xTaskIncrementTick+0x168>)
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c372:	4915      	ldr	r1, [pc, #84]	@ (800c3c8 <xTaskIncrementTick+0x164>)
 800c374:	4613      	mov	r3, r2
 800c376:	009b      	lsls	r3, r3, #2
 800c378:	4413      	add	r3, r2
 800c37a:	009b      	lsls	r3, r3, #2
 800c37c:	440b      	add	r3, r1
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	2b01      	cmp	r3, #1
 800c382:	d901      	bls.n	800c388 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800c384:	2301      	movs	r3, #1
 800c386:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c388:	4b11      	ldr	r3, [pc, #68]	@ (800c3d0 <xTaskIncrementTick+0x16c>)
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d007      	beq.n	800c3a0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800c390:	2301      	movs	r3, #1
 800c392:	617b      	str	r3, [r7, #20]
 800c394:	e004      	b.n	800c3a0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c396:	4b0f      	ldr	r3, [pc, #60]	@ (800c3d4 <xTaskIncrementTick+0x170>)
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	3301      	adds	r3, #1
 800c39c:	4a0d      	ldr	r2, [pc, #52]	@ (800c3d4 <xTaskIncrementTick+0x170>)
 800c39e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c3a0:	697b      	ldr	r3, [r7, #20]
}
 800c3a2:	4618      	mov	r0, r3
 800c3a4:	3718      	adds	r7, #24
 800c3a6:	46bd      	mov	sp, r7
 800c3a8:	bd80      	pop	{r7, pc}
 800c3aa:	bf00      	nop
 800c3ac:	200023dc 	.word	0x200023dc
 800c3b0:	200023b8 	.word	0x200023b8
 800c3b4:	2000236c 	.word	0x2000236c
 800c3b8:	20002370 	.word	0x20002370
 800c3bc:	200023cc 	.word	0x200023cc
 800c3c0:	200023d4 	.word	0x200023d4
 800c3c4:	200023bc 	.word	0x200023bc
 800c3c8:	200022b8 	.word	0x200022b8
 800c3cc:	200022b4 	.word	0x200022b4
 800c3d0:	200023c8 	.word	0x200023c8
 800c3d4:	200023c4 	.word	0x200023c4

0800c3d8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c3d8:	b480      	push	{r7}
 800c3da:	b087      	sub	sp, #28
 800c3dc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c3de:	4b27      	ldr	r3, [pc, #156]	@ (800c47c <vTaskSwitchContext+0xa4>)
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d003      	beq.n	800c3ee <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c3e6:	4b26      	ldr	r3, [pc, #152]	@ (800c480 <vTaskSwitchContext+0xa8>)
 800c3e8:	2201      	movs	r2, #1
 800c3ea:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c3ec:	e040      	b.n	800c470 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800c3ee:	4b24      	ldr	r3, [pc, #144]	@ (800c480 <vTaskSwitchContext+0xa8>)
 800c3f0:	2200      	movs	r2, #0
 800c3f2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c3f4:	4b23      	ldr	r3, [pc, #140]	@ (800c484 <vTaskSwitchContext+0xac>)
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	fab3 f383 	clz	r3, r3
 800c400:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800c402:	7afb      	ldrb	r3, [r7, #11]
 800c404:	f1c3 031f 	rsb	r3, r3, #31
 800c408:	617b      	str	r3, [r7, #20]
 800c40a:	491f      	ldr	r1, [pc, #124]	@ (800c488 <vTaskSwitchContext+0xb0>)
 800c40c:	697a      	ldr	r2, [r7, #20]
 800c40e:	4613      	mov	r3, r2
 800c410:	009b      	lsls	r3, r3, #2
 800c412:	4413      	add	r3, r2
 800c414:	009b      	lsls	r3, r3, #2
 800c416:	440b      	add	r3, r1
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d10b      	bne.n	800c436 <vTaskSwitchContext+0x5e>
	__asm volatile
 800c41e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c422:	f383 8811 	msr	BASEPRI, r3
 800c426:	f3bf 8f6f 	isb	sy
 800c42a:	f3bf 8f4f 	dsb	sy
 800c42e:	607b      	str	r3, [r7, #4]
}
 800c430:	bf00      	nop
 800c432:	bf00      	nop
 800c434:	e7fd      	b.n	800c432 <vTaskSwitchContext+0x5a>
 800c436:	697a      	ldr	r2, [r7, #20]
 800c438:	4613      	mov	r3, r2
 800c43a:	009b      	lsls	r3, r3, #2
 800c43c:	4413      	add	r3, r2
 800c43e:	009b      	lsls	r3, r3, #2
 800c440:	4a11      	ldr	r2, [pc, #68]	@ (800c488 <vTaskSwitchContext+0xb0>)
 800c442:	4413      	add	r3, r2
 800c444:	613b      	str	r3, [r7, #16]
 800c446:	693b      	ldr	r3, [r7, #16]
 800c448:	685b      	ldr	r3, [r3, #4]
 800c44a:	685a      	ldr	r2, [r3, #4]
 800c44c:	693b      	ldr	r3, [r7, #16]
 800c44e:	605a      	str	r2, [r3, #4]
 800c450:	693b      	ldr	r3, [r7, #16]
 800c452:	685a      	ldr	r2, [r3, #4]
 800c454:	693b      	ldr	r3, [r7, #16]
 800c456:	3308      	adds	r3, #8
 800c458:	429a      	cmp	r2, r3
 800c45a:	d104      	bne.n	800c466 <vTaskSwitchContext+0x8e>
 800c45c:	693b      	ldr	r3, [r7, #16]
 800c45e:	685b      	ldr	r3, [r3, #4]
 800c460:	685a      	ldr	r2, [r3, #4]
 800c462:	693b      	ldr	r3, [r7, #16]
 800c464:	605a      	str	r2, [r3, #4]
 800c466:	693b      	ldr	r3, [r7, #16]
 800c468:	685b      	ldr	r3, [r3, #4]
 800c46a:	68db      	ldr	r3, [r3, #12]
 800c46c:	4a07      	ldr	r2, [pc, #28]	@ (800c48c <vTaskSwitchContext+0xb4>)
 800c46e:	6013      	str	r3, [r2, #0]
}
 800c470:	bf00      	nop
 800c472:	371c      	adds	r7, #28
 800c474:	46bd      	mov	sp, r7
 800c476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c47a:	4770      	bx	lr
 800c47c:	200023dc 	.word	0x200023dc
 800c480:	200023c8 	.word	0x200023c8
 800c484:	200023bc 	.word	0x200023bc
 800c488:	200022b8 	.word	0x200022b8
 800c48c:	200022b4 	.word	0x200022b4

0800c490 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c490:	b580      	push	{r7, lr}
 800c492:	b082      	sub	sp, #8
 800c494:	af00      	add	r7, sp, #0
 800c496:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c498:	f000 f852 	bl	800c540 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c49c:	4b06      	ldr	r3, [pc, #24]	@ (800c4b8 <prvIdleTask+0x28>)
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	2b01      	cmp	r3, #1
 800c4a2:	d9f9      	bls.n	800c498 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c4a4:	4b05      	ldr	r3, [pc, #20]	@ (800c4bc <prvIdleTask+0x2c>)
 800c4a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c4aa:	601a      	str	r2, [r3, #0]
 800c4ac:	f3bf 8f4f 	dsb	sy
 800c4b0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c4b4:	e7f0      	b.n	800c498 <prvIdleTask+0x8>
 800c4b6:	bf00      	nop
 800c4b8:	200022b8 	.word	0x200022b8
 800c4bc:	e000ed04 	.word	0xe000ed04

0800c4c0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c4c0:	b580      	push	{r7, lr}
 800c4c2:	b082      	sub	sp, #8
 800c4c4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c4c6:	2300      	movs	r3, #0
 800c4c8:	607b      	str	r3, [r7, #4]
 800c4ca:	e00c      	b.n	800c4e6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c4cc:	687a      	ldr	r2, [r7, #4]
 800c4ce:	4613      	mov	r3, r2
 800c4d0:	009b      	lsls	r3, r3, #2
 800c4d2:	4413      	add	r3, r2
 800c4d4:	009b      	lsls	r3, r3, #2
 800c4d6:	4a12      	ldr	r2, [pc, #72]	@ (800c520 <prvInitialiseTaskLists+0x60>)
 800c4d8:	4413      	add	r3, r2
 800c4da:	4618      	mov	r0, r3
 800c4dc:	f7ff fb32 	bl	800bb44 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	3301      	adds	r3, #1
 800c4e4:	607b      	str	r3, [r7, #4]
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	2b06      	cmp	r3, #6
 800c4ea:	d9ef      	bls.n	800c4cc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c4ec:	480d      	ldr	r0, [pc, #52]	@ (800c524 <prvInitialiseTaskLists+0x64>)
 800c4ee:	f7ff fb29 	bl	800bb44 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c4f2:	480d      	ldr	r0, [pc, #52]	@ (800c528 <prvInitialiseTaskLists+0x68>)
 800c4f4:	f7ff fb26 	bl	800bb44 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c4f8:	480c      	ldr	r0, [pc, #48]	@ (800c52c <prvInitialiseTaskLists+0x6c>)
 800c4fa:	f7ff fb23 	bl	800bb44 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c4fe:	480c      	ldr	r0, [pc, #48]	@ (800c530 <prvInitialiseTaskLists+0x70>)
 800c500:	f7ff fb20 	bl	800bb44 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c504:	480b      	ldr	r0, [pc, #44]	@ (800c534 <prvInitialiseTaskLists+0x74>)
 800c506:	f7ff fb1d 	bl	800bb44 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c50a:	4b0b      	ldr	r3, [pc, #44]	@ (800c538 <prvInitialiseTaskLists+0x78>)
 800c50c:	4a05      	ldr	r2, [pc, #20]	@ (800c524 <prvInitialiseTaskLists+0x64>)
 800c50e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c510:	4b0a      	ldr	r3, [pc, #40]	@ (800c53c <prvInitialiseTaskLists+0x7c>)
 800c512:	4a05      	ldr	r2, [pc, #20]	@ (800c528 <prvInitialiseTaskLists+0x68>)
 800c514:	601a      	str	r2, [r3, #0]
}
 800c516:	bf00      	nop
 800c518:	3708      	adds	r7, #8
 800c51a:	46bd      	mov	sp, r7
 800c51c:	bd80      	pop	{r7, pc}
 800c51e:	bf00      	nop
 800c520:	200022b8 	.word	0x200022b8
 800c524:	20002344 	.word	0x20002344
 800c528:	20002358 	.word	0x20002358
 800c52c:	20002374 	.word	0x20002374
 800c530:	20002388 	.word	0x20002388
 800c534:	200023a0 	.word	0x200023a0
 800c538:	2000236c 	.word	0x2000236c
 800c53c:	20002370 	.word	0x20002370

0800c540 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c540:	b580      	push	{r7, lr}
 800c542:	b082      	sub	sp, #8
 800c544:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c546:	e019      	b.n	800c57c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c548:	f000 fa2e 	bl	800c9a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c54c:	4b10      	ldr	r3, [pc, #64]	@ (800c590 <prvCheckTasksWaitingTermination+0x50>)
 800c54e:	68db      	ldr	r3, [r3, #12]
 800c550:	68db      	ldr	r3, [r3, #12]
 800c552:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	3304      	adds	r3, #4
 800c558:	4618      	mov	r0, r3
 800c55a:	f7ff fb7d 	bl	800bc58 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c55e:	4b0d      	ldr	r3, [pc, #52]	@ (800c594 <prvCheckTasksWaitingTermination+0x54>)
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	3b01      	subs	r3, #1
 800c564:	4a0b      	ldr	r2, [pc, #44]	@ (800c594 <prvCheckTasksWaitingTermination+0x54>)
 800c566:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c568:	4b0b      	ldr	r3, [pc, #44]	@ (800c598 <prvCheckTasksWaitingTermination+0x58>)
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	3b01      	subs	r3, #1
 800c56e:	4a0a      	ldr	r2, [pc, #40]	@ (800c598 <prvCheckTasksWaitingTermination+0x58>)
 800c570:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c572:	f000 fa4b 	bl	800ca0c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c576:	6878      	ldr	r0, [r7, #4]
 800c578:	f000 f810 	bl	800c59c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c57c:	4b06      	ldr	r3, [pc, #24]	@ (800c598 <prvCheckTasksWaitingTermination+0x58>)
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	2b00      	cmp	r3, #0
 800c582:	d1e1      	bne.n	800c548 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c584:	bf00      	nop
 800c586:	bf00      	nop
 800c588:	3708      	adds	r7, #8
 800c58a:	46bd      	mov	sp, r7
 800c58c:	bd80      	pop	{r7, pc}
 800c58e:	bf00      	nop
 800c590:	20002388 	.word	0x20002388
 800c594:	200023b4 	.word	0x200023b4
 800c598:	2000239c 	.word	0x2000239c

0800c59c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c59c:	b580      	push	{r7, lr}
 800c59e:	b084      	sub	sp, #16
 800c5a0:	af00      	add	r7, sp, #0
 800c5a2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d108      	bne.n	800c5c0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c5b2:	4618      	mov	r0, r3
 800c5b4:	f000 fba6 	bl	800cd04 <vPortFree>
				vPortFree( pxTCB );
 800c5b8:	6878      	ldr	r0, [r7, #4]
 800c5ba:	f000 fba3 	bl	800cd04 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c5be:	e019      	b.n	800c5f4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800c5c6:	2b01      	cmp	r3, #1
 800c5c8:	d103      	bne.n	800c5d2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800c5ca:	6878      	ldr	r0, [r7, #4]
 800c5cc:	f000 fb9a 	bl	800cd04 <vPortFree>
	}
 800c5d0:	e010      	b.n	800c5f4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800c5d8:	2b02      	cmp	r3, #2
 800c5da:	d00b      	beq.n	800c5f4 <prvDeleteTCB+0x58>
	__asm volatile
 800c5dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5e0:	f383 8811 	msr	BASEPRI, r3
 800c5e4:	f3bf 8f6f 	isb	sy
 800c5e8:	f3bf 8f4f 	dsb	sy
 800c5ec:	60fb      	str	r3, [r7, #12]
}
 800c5ee:	bf00      	nop
 800c5f0:	bf00      	nop
 800c5f2:	e7fd      	b.n	800c5f0 <prvDeleteTCB+0x54>
	}
 800c5f4:	bf00      	nop
 800c5f6:	3710      	adds	r7, #16
 800c5f8:	46bd      	mov	sp, r7
 800c5fa:	bd80      	pop	{r7, pc}

0800c5fc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c5fc:	b480      	push	{r7}
 800c5fe:	b083      	sub	sp, #12
 800c600:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c602:	4b0c      	ldr	r3, [pc, #48]	@ (800c634 <prvResetNextTaskUnblockTime+0x38>)
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d104      	bne.n	800c616 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c60c:	4b0a      	ldr	r3, [pc, #40]	@ (800c638 <prvResetNextTaskUnblockTime+0x3c>)
 800c60e:	f04f 32ff 	mov.w	r2, #4294967295
 800c612:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c614:	e008      	b.n	800c628 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c616:	4b07      	ldr	r3, [pc, #28]	@ (800c634 <prvResetNextTaskUnblockTime+0x38>)
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	68db      	ldr	r3, [r3, #12]
 800c61c:	68db      	ldr	r3, [r3, #12]
 800c61e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	685b      	ldr	r3, [r3, #4]
 800c624:	4a04      	ldr	r2, [pc, #16]	@ (800c638 <prvResetNextTaskUnblockTime+0x3c>)
 800c626:	6013      	str	r3, [r2, #0]
}
 800c628:	bf00      	nop
 800c62a:	370c      	adds	r7, #12
 800c62c:	46bd      	mov	sp, r7
 800c62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c632:	4770      	bx	lr
 800c634:	2000236c 	.word	0x2000236c
 800c638:	200023d4 	.word	0x200023d4

0800c63c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c63c:	b480      	push	{r7}
 800c63e:	b083      	sub	sp, #12
 800c640:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c642:	4b0b      	ldr	r3, [pc, #44]	@ (800c670 <xTaskGetSchedulerState+0x34>)
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	2b00      	cmp	r3, #0
 800c648:	d102      	bne.n	800c650 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c64a:	2301      	movs	r3, #1
 800c64c:	607b      	str	r3, [r7, #4]
 800c64e:	e008      	b.n	800c662 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c650:	4b08      	ldr	r3, [pc, #32]	@ (800c674 <xTaskGetSchedulerState+0x38>)
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	2b00      	cmp	r3, #0
 800c656:	d102      	bne.n	800c65e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c658:	2302      	movs	r3, #2
 800c65a:	607b      	str	r3, [r7, #4]
 800c65c:	e001      	b.n	800c662 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c65e:	2300      	movs	r3, #0
 800c660:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c662:	687b      	ldr	r3, [r7, #4]
	}
 800c664:	4618      	mov	r0, r3
 800c666:	370c      	adds	r7, #12
 800c668:	46bd      	mov	sp, r7
 800c66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c66e:	4770      	bx	lr
 800c670:	200023c0 	.word	0x200023c0
 800c674:	200023dc 	.word	0x200023dc

0800c678 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c678:	b580      	push	{r7, lr}
 800c67a:	b084      	sub	sp, #16
 800c67c:	af00      	add	r7, sp, #0
 800c67e:	6078      	str	r0, [r7, #4]
 800c680:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c682:	4b29      	ldr	r3, [pc, #164]	@ (800c728 <prvAddCurrentTaskToDelayedList+0xb0>)
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c688:	4b28      	ldr	r3, [pc, #160]	@ (800c72c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	3304      	adds	r3, #4
 800c68e:	4618      	mov	r0, r3
 800c690:	f7ff fae2 	bl	800bc58 <uxListRemove>
 800c694:	4603      	mov	r3, r0
 800c696:	2b00      	cmp	r3, #0
 800c698:	d10b      	bne.n	800c6b2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800c69a:	4b24      	ldr	r3, [pc, #144]	@ (800c72c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6a0:	2201      	movs	r2, #1
 800c6a2:	fa02 f303 	lsl.w	r3, r2, r3
 800c6a6:	43da      	mvns	r2, r3
 800c6a8:	4b21      	ldr	r3, [pc, #132]	@ (800c730 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	4013      	ands	r3, r2
 800c6ae:	4a20      	ldr	r2, [pc, #128]	@ (800c730 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c6b0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6b8:	d10a      	bne.n	800c6d0 <prvAddCurrentTaskToDelayedList+0x58>
 800c6ba:	683b      	ldr	r3, [r7, #0]
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d007      	beq.n	800c6d0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c6c0:	4b1a      	ldr	r3, [pc, #104]	@ (800c72c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	3304      	adds	r3, #4
 800c6c6:	4619      	mov	r1, r3
 800c6c8:	481a      	ldr	r0, [pc, #104]	@ (800c734 <prvAddCurrentTaskToDelayedList+0xbc>)
 800c6ca:	f7ff fa68 	bl	800bb9e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c6ce:	e026      	b.n	800c71e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c6d0:	68fa      	ldr	r2, [r7, #12]
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	4413      	add	r3, r2
 800c6d6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c6d8:	4b14      	ldr	r3, [pc, #80]	@ (800c72c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	68ba      	ldr	r2, [r7, #8]
 800c6de:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c6e0:	68ba      	ldr	r2, [r7, #8]
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	429a      	cmp	r2, r3
 800c6e6:	d209      	bcs.n	800c6fc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c6e8:	4b13      	ldr	r3, [pc, #76]	@ (800c738 <prvAddCurrentTaskToDelayedList+0xc0>)
 800c6ea:	681a      	ldr	r2, [r3, #0]
 800c6ec:	4b0f      	ldr	r3, [pc, #60]	@ (800c72c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	3304      	adds	r3, #4
 800c6f2:	4619      	mov	r1, r3
 800c6f4:	4610      	mov	r0, r2
 800c6f6:	f7ff fa76 	bl	800bbe6 <vListInsert>
}
 800c6fa:	e010      	b.n	800c71e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c6fc:	4b0f      	ldr	r3, [pc, #60]	@ (800c73c <prvAddCurrentTaskToDelayedList+0xc4>)
 800c6fe:	681a      	ldr	r2, [r3, #0]
 800c700:	4b0a      	ldr	r3, [pc, #40]	@ (800c72c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	3304      	adds	r3, #4
 800c706:	4619      	mov	r1, r3
 800c708:	4610      	mov	r0, r2
 800c70a:	f7ff fa6c 	bl	800bbe6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c70e:	4b0c      	ldr	r3, [pc, #48]	@ (800c740 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	68ba      	ldr	r2, [r7, #8]
 800c714:	429a      	cmp	r2, r3
 800c716:	d202      	bcs.n	800c71e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800c718:	4a09      	ldr	r2, [pc, #36]	@ (800c740 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c71a:	68bb      	ldr	r3, [r7, #8]
 800c71c:	6013      	str	r3, [r2, #0]
}
 800c71e:	bf00      	nop
 800c720:	3710      	adds	r7, #16
 800c722:	46bd      	mov	sp, r7
 800c724:	bd80      	pop	{r7, pc}
 800c726:	bf00      	nop
 800c728:	200023b8 	.word	0x200023b8
 800c72c:	200022b4 	.word	0x200022b4
 800c730:	200023bc 	.word	0x200023bc
 800c734:	200023a0 	.word	0x200023a0
 800c738:	20002370 	.word	0x20002370
 800c73c:	2000236c 	.word	0x2000236c
 800c740:	200023d4 	.word	0x200023d4

0800c744 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c744:	b480      	push	{r7}
 800c746:	b085      	sub	sp, #20
 800c748:	af00      	add	r7, sp, #0
 800c74a:	60f8      	str	r0, [r7, #12]
 800c74c:	60b9      	str	r1, [r7, #8]
 800c74e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	3b04      	subs	r3, #4
 800c754:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c75c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c75e:	68fb      	ldr	r3, [r7, #12]
 800c760:	3b04      	subs	r3, #4
 800c762:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c764:	68bb      	ldr	r3, [r7, #8]
 800c766:	f023 0201 	bic.w	r2, r3, #1
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	3b04      	subs	r3, #4
 800c772:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c774:	4a0c      	ldr	r2, [pc, #48]	@ (800c7a8 <pxPortInitialiseStack+0x64>)
 800c776:	68fb      	ldr	r3, [r7, #12]
 800c778:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	3b14      	subs	r3, #20
 800c77e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c780:	687a      	ldr	r2, [r7, #4]
 800c782:	68fb      	ldr	r3, [r7, #12]
 800c784:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	3b04      	subs	r3, #4
 800c78a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	f06f 0202 	mvn.w	r2, #2
 800c792:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	3b20      	subs	r3, #32
 800c798:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c79a:	68fb      	ldr	r3, [r7, #12]
}
 800c79c:	4618      	mov	r0, r3
 800c79e:	3714      	adds	r7, #20
 800c7a0:	46bd      	mov	sp, r7
 800c7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7a6:	4770      	bx	lr
 800c7a8:	0800c7ad 	.word	0x0800c7ad

0800c7ac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c7ac:	b480      	push	{r7}
 800c7ae:	b085      	sub	sp, #20
 800c7b0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c7b2:	2300      	movs	r3, #0
 800c7b4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c7b6:	4b13      	ldr	r3, [pc, #76]	@ (800c804 <prvTaskExitError+0x58>)
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7be:	d00b      	beq.n	800c7d8 <prvTaskExitError+0x2c>
	__asm volatile
 800c7c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7c4:	f383 8811 	msr	BASEPRI, r3
 800c7c8:	f3bf 8f6f 	isb	sy
 800c7cc:	f3bf 8f4f 	dsb	sy
 800c7d0:	60fb      	str	r3, [r7, #12]
}
 800c7d2:	bf00      	nop
 800c7d4:	bf00      	nop
 800c7d6:	e7fd      	b.n	800c7d4 <prvTaskExitError+0x28>
	__asm volatile
 800c7d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7dc:	f383 8811 	msr	BASEPRI, r3
 800c7e0:	f3bf 8f6f 	isb	sy
 800c7e4:	f3bf 8f4f 	dsb	sy
 800c7e8:	60bb      	str	r3, [r7, #8]
}
 800c7ea:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c7ec:	bf00      	nop
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d0fc      	beq.n	800c7ee <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c7f4:	bf00      	nop
 800c7f6:	bf00      	nop
 800c7f8:	3714      	adds	r7, #20
 800c7fa:	46bd      	mov	sp, r7
 800c7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c800:	4770      	bx	lr
 800c802:	bf00      	nop
 800c804:	20000048 	.word	0x20000048
	...

0800c810 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c810:	4b07      	ldr	r3, [pc, #28]	@ (800c830 <pxCurrentTCBConst2>)
 800c812:	6819      	ldr	r1, [r3, #0]
 800c814:	6808      	ldr	r0, [r1, #0]
 800c816:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c81a:	f380 8809 	msr	PSP, r0
 800c81e:	f3bf 8f6f 	isb	sy
 800c822:	f04f 0000 	mov.w	r0, #0
 800c826:	f380 8811 	msr	BASEPRI, r0
 800c82a:	4770      	bx	lr
 800c82c:	f3af 8000 	nop.w

0800c830 <pxCurrentTCBConst2>:
 800c830:	200022b4 	.word	0x200022b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c834:	bf00      	nop
 800c836:	bf00      	nop

0800c838 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c838:	4808      	ldr	r0, [pc, #32]	@ (800c85c <prvPortStartFirstTask+0x24>)
 800c83a:	6800      	ldr	r0, [r0, #0]
 800c83c:	6800      	ldr	r0, [r0, #0]
 800c83e:	f380 8808 	msr	MSP, r0
 800c842:	f04f 0000 	mov.w	r0, #0
 800c846:	f380 8814 	msr	CONTROL, r0
 800c84a:	b662      	cpsie	i
 800c84c:	b661      	cpsie	f
 800c84e:	f3bf 8f4f 	dsb	sy
 800c852:	f3bf 8f6f 	isb	sy
 800c856:	df00      	svc	0
 800c858:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c85a:	bf00      	nop
 800c85c:	e000ed08 	.word	0xe000ed08

0800c860 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c860:	b580      	push	{r7, lr}
 800c862:	b086      	sub	sp, #24
 800c864:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c866:	4b47      	ldr	r3, [pc, #284]	@ (800c984 <xPortStartScheduler+0x124>)
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	4a47      	ldr	r2, [pc, #284]	@ (800c988 <xPortStartScheduler+0x128>)
 800c86c:	4293      	cmp	r3, r2
 800c86e:	d10b      	bne.n	800c888 <xPortStartScheduler+0x28>
	__asm volatile
 800c870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c874:	f383 8811 	msr	BASEPRI, r3
 800c878:	f3bf 8f6f 	isb	sy
 800c87c:	f3bf 8f4f 	dsb	sy
 800c880:	60fb      	str	r3, [r7, #12]
}
 800c882:	bf00      	nop
 800c884:	bf00      	nop
 800c886:	e7fd      	b.n	800c884 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c888:	4b3e      	ldr	r3, [pc, #248]	@ (800c984 <xPortStartScheduler+0x124>)
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	4a3f      	ldr	r2, [pc, #252]	@ (800c98c <xPortStartScheduler+0x12c>)
 800c88e:	4293      	cmp	r3, r2
 800c890:	d10b      	bne.n	800c8aa <xPortStartScheduler+0x4a>
	__asm volatile
 800c892:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c896:	f383 8811 	msr	BASEPRI, r3
 800c89a:	f3bf 8f6f 	isb	sy
 800c89e:	f3bf 8f4f 	dsb	sy
 800c8a2:	613b      	str	r3, [r7, #16]
}
 800c8a4:	bf00      	nop
 800c8a6:	bf00      	nop
 800c8a8:	e7fd      	b.n	800c8a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c8aa:	4b39      	ldr	r3, [pc, #228]	@ (800c990 <xPortStartScheduler+0x130>)
 800c8ac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c8ae:	697b      	ldr	r3, [r7, #20]
 800c8b0:	781b      	ldrb	r3, [r3, #0]
 800c8b2:	b2db      	uxtb	r3, r3
 800c8b4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c8b6:	697b      	ldr	r3, [r7, #20]
 800c8b8:	22ff      	movs	r2, #255	@ 0xff
 800c8ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c8bc:	697b      	ldr	r3, [r7, #20]
 800c8be:	781b      	ldrb	r3, [r3, #0]
 800c8c0:	b2db      	uxtb	r3, r3
 800c8c2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c8c4:	78fb      	ldrb	r3, [r7, #3]
 800c8c6:	b2db      	uxtb	r3, r3
 800c8c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c8cc:	b2da      	uxtb	r2, r3
 800c8ce:	4b31      	ldr	r3, [pc, #196]	@ (800c994 <xPortStartScheduler+0x134>)
 800c8d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c8d2:	4b31      	ldr	r3, [pc, #196]	@ (800c998 <xPortStartScheduler+0x138>)
 800c8d4:	2207      	movs	r2, #7
 800c8d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c8d8:	e009      	b.n	800c8ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800c8da:	4b2f      	ldr	r3, [pc, #188]	@ (800c998 <xPortStartScheduler+0x138>)
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	3b01      	subs	r3, #1
 800c8e0:	4a2d      	ldr	r2, [pc, #180]	@ (800c998 <xPortStartScheduler+0x138>)
 800c8e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c8e4:	78fb      	ldrb	r3, [r7, #3]
 800c8e6:	b2db      	uxtb	r3, r3
 800c8e8:	005b      	lsls	r3, r3, #1
 800c8ea:	b2db      	uxtb	r3, r3
 800c8ec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c8ee:	78fb      	ldrb	r3, [r7, #3]
 800c8f0:	b2db      	uxtb	r3, r3
 800c8f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c8f6:	2b80      	cmp	r3, #128	@ 0x80
 800c8f8:	d0ef      	beq.n	800c8da <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c8fa:	4b27      	ldr	r3, [pc, #156]	@ (800c998 <xPortStartScheduler+0x138>)
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	f1c3 0307 	rsb	r3, r3, #7
 800c902:	2b04      	cmp	r3, #4
 800c904:	d00b      	beq.n	800c91e <xPortStartScheduler+0xbe>
	__asm volatile
 800c906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c90a:	f383 8811 	msr	BASEPRI, r3
 800c90e:	f3bf 8f6f 	isb	sy
 800c912:	f3bf 8f4f 	dsb	sy
 800c916:	60bb      	str	r3, [r7, #8]
}
 800c918:	bf00      	nop
 800c91a:	bf00      	nop
 800c91c:	e7fd      	b.n	800c91a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c91e:	4b1e      	ldr	r3, [pc, #120]	@ (800c998 <xPortStartScheduler+0x138>)
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	021b      	lsls	r3, r3, #8
 800c924:	4a1c      	ldr	r2, [pc, #112]	@ (800c998 <xPortStartScheduler+0x138>)
 800c926:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c928:	4b1b      	ldr	r3, [pc, #108]	@ (800c998 <xPortStartScheduler+0x138>)
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c930:	4a19      	ldr	r2, [pc, #100]	@ (800c998 <xPortStartScheduler+0x138>)
 800c932:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	b2da      	uxtb	r2, r3
 800c938:	697b      	ldr	r3, [r7, #20]
 800c93a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c93c:	4b17      	ldr	r3, [pc, #92]	@ (800c99c <xPortStartScheduler+0x13c>)
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	4a16      	ldr	r2, [pc, #88]	@ (800c99c <xPortStartScheduler+0x13c>)
 800c942:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c946:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c948:	4b14      	ldr	r3, [pc, #80]	@ (800c99c <xPortStartScheduler+0x13c>)
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	4a13      	ldr	r2, [pc, #76]	@ (800c99c <xPortStartScheduler+0x13c>)
 800c94e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c952:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c954:	f000 f8da 	bl	800cb0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c958:	4b11      	ldr	r3, [pc, #68]	@ (800c9a0 <xPortStartScheduler+0x140>)
 800c95a:	2200      	movs	r2, #0
 800c95c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c95e:	f000 f8f9 	bl	800cb54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c962:	4b10      	ldr	r3, [pc, #64]	@ (800c9a4 <xPortStartScheduler+0x144>)
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	4a0f      	ldr	r2, [pc, #60]	@ (800c9a4 <xPortStartScheduler+0x144>)
 800c968:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c96c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c96e:	f7ff ff63 	bl	800c838 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c972:	f7ff fd31 	bl	800c3d8 <vTaskSwitchContext>
	prvTaskExitError();
 800c976:	f7ff ff19 	bl	800c7ac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c97a:	2300      	movs	r3, #0
}
 800c97c:	4618      	mov	r0, r3
 800c97e:	3718      	adds	r7, #24
 800c980:	46bd      	mov	sp, r7
 800c982:	bd80      	pop	{r7, pc}
 800c984:	e000ed00 	.word	0xe000ed00
 800c988:	410fc271 	.word	0x410fc271
 800c98c:	410fc270 	.word	0x410fc270
 800c990:	e000e400 	.word	0xe000e400
 800c994:	200023e0 	.word	0x200023e0
 800c998:	200023e4 	.word	0x200023e4
 800c99c:	e000ed20 	.word	0xe000ed20
 800c9a0:	20000048 	.word	0x20000048
 800c9a4:	e000ef34 	.word	0xe000ef34

0800c9a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c9a8:	b480      	push	{r7}
 800c9aa:	b083      	sub	sp, #12
 800c9ac:	af00      	add	r7, sp, #0
	__asm volatile
 800c9ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9b2:	f383 8811 	msr	BASEPRI, r3
 800c9b6:	f3bf 8f6f 	isb	sy
 800c9ba:	f3bf 8f4f 	dsb	sy
 800c9be:	607b      	str	r3, [r7, #4]
}
 800c9c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c9c2:	4b10      	ldr	r3, [pc, #64]	@ (800ca04 <vPortEnterCritical+0x5c>)
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	3301      	adds	r3, #1
 800c9c8:	4a0e      	ldr	r2, [pc, #56]	@ (800ca04 <vPortEnterCritical+0x5c>)
 800c9ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c9cc:	4b0d      	ldr	r3, [pc, #52]	@ (800ca04 <vPortEnterCritical+0x5c>)
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	2b01      	cmp	r3, #1
 800c9d2:	d110      	bne.n	800c9f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c9d4:	4b0c      	ldr	r3, [pc, #48]	@ (800ca08 <vPortEnterCritical+0x60>)
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	b2db      	uxtb	r3, r3
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d00b      	beq.n	800c9f6 <vPortEnterCritical+0x4e>
	__asm volatile
 800c9de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9e2:	f383 8811 	msr	BASEPRI, r3
 800c9e6:	f3bf 8f6f 	isb	sy
 800c9ea:	f3bf 8f4f 	dsb	sy
 800c9ee:	603b      	str	r3, [r7, #0]
}
 800c9f0:	bf00      	nop
 800c9f2:	bf00      	nop
 800c9f4:	e7fd      	b.n	800c9f2 <vPortEnterCritical+0x4a>
	}
}
 800c9f6:	bf00      	nop
 800c9f8:	370c      	adds	r7, #12
 800c9fa:	46bd      	mov	sp, r7
 800c9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca00:	4770      	bx	lr
 800ca02:	bf00      	nop
 800ca04:	20000048 	.word	0x20000048
 800ca08:	e000ed04 	.word	0xe000ed04

0800ca0c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ca0c:	b480      	push	{r7}
 800ca0e:	b083      	sub	sp, #12
 800ca10:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ca12:	4b12      	ldr	r3, [pc, #72]	@ (800ca5c <vPortExitCritical+0x50>)
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d10b      	bne.n	800ca32 <vPortExitCritical+0x26>
	__asm volatile
 800ca1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca1e:	f383 8811 	msr	BASEPRI, r3
 800ca22:	f3bf 8f6f 	isb	sy
 800ca26:	f3bf 8f4f 	dsb	sy
 800ca2a:	607b      	str	r3, [r7, #4]
}
 800ca2c:	bf00      	nop
 800ca2e:	bf00      	nop
 800ca30:	e7fd      	b.n	800ca2e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ca32:	4b0a      	ldr	r3, [pc, #40]	@ (800ca5c <vPortExitCritical+0x50>)
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	3b01      	subs	r3, #1
 800ca38:	4a08      	ldr	r2, [pc, #32]	@ (800ca5c <vPortExitCritical+0x50>)
 800ca3a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ca3c:	4b07      	ldr	r3, [pc, #28]	@ (800ca5c <vPortExitCritical+0x50>)
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d105      	bne.n	800ca50 <vPortExitCritical+0x44>
 800ca44:	2300      	movs	r3, #0
 800ca46:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ca48:	683b      	ldr	r3, [r7, #0]
 800ca4a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800ca4e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ca50:	bf00      	nop
 800ca52:	370c      	adds	r7, #12
 800ca54:	46bd      	mov	sp, r7
 800ca56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca5a:	4770      	bx	lr
 800ca5c:	20000048 	.word	0x20000048

0800ca60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ca60:	f3ef 8009 	mrs	r0, PSP
 800ca64:	f3bf 8f6f 	isb	sy
 800ca68:	4b15      	ldr	r3, [pc, #84]	@ (800cac0 <pxCurrentTCBConst>)
 800ca6a:	681a      	ldr	r2, [r3, #0]
 800ca6c:	f01e 0f10 	tst.w	lr, #16
 800ca70:	bf08      	it	eq
 800ca72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ca76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca7a:	6010      	str	r0, [r2, #0]
 800ca7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ca80:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800ca84:	f380 8811 	msr	BASEPRI, r0
 800ca88:	f3bf 8f4f 	dsb	sy
 800ca8c:	f3bf 8f6f 	isb	sy
 800ca90:	f7ff fca2 	bl	800c3d8 <vTaskSwitchContext>
 800ca94:	f04f 0000 	mov.w	r0, #0
 800ca98:	f380 8811 	msr	BASEPRI, r0
 800ca9c:	bc09      	pop	{r0, r3}
 800ca9e:	6819      	ldr	r1, [r3, #0]
 800caa0:	6808      	ldr	r0, [r1, #0]
 800caa2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800caa6:	f01e 0f10 	tst.w	lr, #16
 800caaa:	bf08      	it	eq
 800caac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cab0:	f380 8809 	msr	PSP, r0
 800cab4:	f3bf 8f6f 	isb	sy
 800cab8:	4770      	bx	lr
 800caba:	bf00      	nop
 800cabc:	f3af 8000 	nop.w

0800cac0 <pxCurrentTCBConst>:
 800cac0:	200022b4 	.word	0x200022b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cac4:	bf00      	nop
 800cac6:	bf00      	nop

0800cac8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cac8:	b580      	push	{r7, lr}
 800caca:	b082      	sub	sp, #8
 800cacc:	af00      	add	r7, sp, #0
	__asm volatile
 800cace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cad2:	f383 8811 	msr	BASEPRI, r3
 800cad6:	f3bf 8f6f 	isb	sy
 800cada:	f3bf 8f4f 	dsb	sy
 800cade:	607b      	str	r3, [r7, #4]
}
 800cae0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cae2:	f7ff fbbf 	bl	800c264 <xTaskIncrementTick>
 800cae6:	4603      	mov	r3, r0
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d003      	beq.n	800caf4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800caec:	4b06      	ldr	r3, [pc, #24]	@ (800cb08 <xPortSysTickHandler+0x40>)
 800caee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800caf2:	601a      	str	r2, [r3, #0]
 800caf4:	2300      	movs	r3, #0
 800caf6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800caf8:	683b      	ldr	r3, [r7, #0]
 800cafa:	f383 8811 	msr	BASEPRI, r3
}
 800cafe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cb00:	bf00      	nop
 800cb02:	3708      	adds	r7, #8
 800cb04:	46bd      	mov	sp, r7
 800cb06:	bd80      	pop	{r7, pc}
 800cb08:	e000ed04 	.word	0xe000ed04

0800cb0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cb0c:	b480      	push	{r7}
 800cb0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cb10:	4b0b      	ldr	r3, [pc, #44]	@ (800cb40 <vPortSetupTimerInterrupt+0x34>)
 800cb12:	2200      	movs	r2, #0
 800cb14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cb16:	4b0b      	ldr	r3, [pc, #44]	@ (800cb44 <vPortSetupTimerInterrupt+0x38>)
 800cb18:	2200      	movs	r2, #0
 800cb1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cb1c:	4b0a      	ldr	r3, [pc, #40]	@ (800cb48 <vPortSetupTimerInterrupt+0x3c>)
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	4a0a      	ldr	r2, [pc, #40]	@ (800cb4c <vPortSetupTimerInterrupt+0x40>)
 800cb22:	fba2 2303 	umull	r2, r3, r2, r3
 800cb26:	099b      	lsrs	r3, r3, #6
 800cb28:	4a09      	ldr	r2, [pc, #36]	@ (800cb50 <vPortSetupTimerInterrupt+0x44>)
 800cb2a:	3b01      	subs	r3, #1
 800cb2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cb2e:	4b04      	ldr	r3, [pc, #16]	@ (800cb40 <vPortSetupTimerInterrupt+0x34>)
 800cb30:	2207      	movs	r2, #7
 800cb32:	601a      	str	r2, [r3, #0]
}
 800cb34:	bf00      	nop
 800cb36:	46bd      	mov	sp, r7
 800cb38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb3c:	4770      	bx	lr
 800cb3e:	bf00      	nop
 800cb40:	e000e010 	.word	0xe000e010
 800cb44:	e000e018 	.word	0xe000e018
 800cb48:	20000008 	.word	0x20000008
 800cb4c:	10624dd3 	.word	0x10624dd3
 800cb50:	e000e014 	.word	0xe000e014

0800cb54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cb54:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800cb64 <vPortEnableVFP+0x10>
 800cb58:	6801      	ldr	r1, [r0, #0]
 800cb5a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800cb5e:	6001      	str	r1, [r0, #0]
 800cb60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800cb62:	bf00      	nop
 800cb64:	e000ed88 	.word	0xe000ed88

0800cb68 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800cb68:	b580      	push	{r7, lr}
 800cb6a:	b08a      	sub	sp, #40	@ 0x28
 800cb6c:	af00      	add	r7, sp, #0
 800cb6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800cb70:	2300      	movs	r3, #0
 800cb72:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800cb74:	f7ff faca 	bl	800c10c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800cb78:	4b5c      	ldr	r3, [pc, #368]	@ (800ccec <pvPortMalloc+0x184>)
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d101      	bne.n	800cb84 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800cb80:	f000 f924 	bl	800cdcc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800cb84:	4b5a      	ldr	r3, [pc, #360]	@ (800ccf0 <pvPortMalloc+0x188>)
 800cb86:	681a      	ldr	r2, [r3, #0]
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	4013      	ands	r3, r2
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	f040 8095 	bne.w	800ccbc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d01e      	beq.n	800cbd6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800cb98:	2208      	movs	r2, #8
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	4413      	add	r3, r2
 800cb9e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	f003 0307 	and.w	r3, r3, #7
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d015      	beq.n	800cbd6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	f023 0307 	bic.w	r3, r3, #7
 800cbb0:	3308      	adds	r3, #8
 800cbb2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	f003 0307 	and.w	r3, r3, #7
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d00b      	beq.n	800cbd6 <pvPortMalloc+0x6e>
	__asm volatile
 800cbbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbc2:	f383 8811 	msr	BASEPRI, r3
 800cbc6:	f3bf 8f6f 	isb	sy
 800cbca:	f3bf 8f4f 	dsb	sy
 800cbce:	617b      	str	r3, [r7, #20]
}
 800cbd0:	bf00      	nop
 800cbd2:	bf00      	nop
 800cbd4:	e7fd      	b.n	800cbd2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d06f      	beq.n	800ccbc <pvPortMalloc+0x154>
 800cbdc:	4b45      	ldr	r3, [pc, #276]	@ (800ccf4 <pvPortMalloc+0x18c>)
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	687a      	ldr	r2, [r7, #4]
 800cbe2:	429a      	cmp	r2, r3
 800cbe4:	d86a      	bhi.n	800ccbc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800cbe6:	4b44      	ldr	r3, [pc, #272]	@ (800ccf8 <pvPortMalloc+0x190>)
 800cbe8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800cbea:	4b43      	ldr	r3, [pc, #268]	@ (800ccf8 <pvPortMalloc+0x190>)
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cbf0:	e004      	b.n	800cbfc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800cbf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbf4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800cbf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cbfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbfe:	685b      	ldr	r3, [r3, #4]
 800cc00:	687a      	ldr	r2, [r7, #4]
 800cc02:	429a      	cmp	r2, r3
 800cc04:	d903      	bls.n	800cc0e <pvPortMalloc+0xa6>
 800cc06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d1f1      	bne.n	800cbf2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800cc0e:	4b37      	ldr	r3, [pc, #220]	@ (800ccec <pvPortMalloc+0x184>)
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cc14:	429a      	cmp	r2, r3
 800cc16:	d051      	beq.n	800ccbc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800cc18:	6a3b      	ldr	r3, [r7, #32]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	2208      	movs	r2, #8
 800cc1e:	4413      	add	r3, r2
 800cc20:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800cc22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc24:	681a      	ldr	r2, [r3, #0]
 800cc26:	6a3b      	ldr	r3, [r7, #32]
 800cc28:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800cc2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc2c:	685a      	ldr	r2, [r3, #4]
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	1ad2      	subs	r2, r2, r3
 800cc32:	2308      	movs	r3, #8
 800cc34:	005b      	lsls	r3, r3, #1
 800cc36:	429a      	cmp	r2, r3
 800cc38:	d920      	bls.n	800cc7c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800cc3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	4413      	add	r3, r2
 800cc40:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cc42:	69bb      	ldr	r3, [r7, #24]
 800cc44:	f003 0307 	and.w	r3, r3, #7
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d00b      	beq.n	800cc64 <pvPortMalloc+0xfc>
	__asm volatile
 800cc4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc50:	f383 8811 	msr	BASEPRI, r3
 800cc54:	f3bf 8f6f 	isb	sy
 800cc58:	f3bf 8f4f 	dsb	sy
 800cc5c:	613b      	str	r3, [r7, #16]
}
 800cc5e:	bf00      	nop
 800cc60:	bf00      	nop
 800cc62:	e7fd      	b.n	800cc60 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800cc64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc66:	685a      	ldr	r2, [r3, #4]
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	1ad2      	subs	r2, r2, r3
 800cc6c:	69bb      	ldr	r3, [r7, #24]
 800cc6e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800cc70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc72:	687a      	ldr	r2, [r7, #4]
 800cc74:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800cc76:	69b8      	ldr	r0, [r7, #24]
 800cc78:	f000 f90a 	bl	800ce90 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800cc7c:	4b1d      	ldr	r3, [pc, #116]	@ (800ccf4 <pvPortMalloc+0x18c>)
 800cc7e:	681a      	ldr	r2, [r3, #0]
 800cc80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc82:	685b      	ldr	r3, [r3, #4]
 800cc84:	1ad3      	subs	r3, r2, r3
 800cc86:	4a1b      	ldr	r2, [pc, #108]	@ (800ccf4 <pvPortMalloc+0x18c>)
 800cc88:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800cc8a:	4b1a      	ldr	r3, [pc, #104]	@ (800ccf4 <pvPortMalloc+0x18c>)
 800cc8c:	681a      	ldr	r2, [r3, #0]
 800cc8e:	4b1b      	ldr	r3, [pc, #108]	@ (800ccfc <pvPortMalloc+0x194>)
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	429a      	cmp	r2, r3
 800cc94:	d203      	bcs.n	800cc9e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800cc96:	4b17      	ldr	r3, [pc, #92]	@ (800ccf4 <pvPortMalloc+0x18c>)
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	4a18      	ldr	r2, [pc, #96]	@ (800ccfc <pvPortMalloc+0x194>)
 800cc9c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800cc9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cca0:	685a      	ldr	r2, [r3, #4]
 800cca2:	4b13      	ldr	r3, [pc, #76]	@ (800ccf0 <pvPortMalloc+0x188>)
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	431a      	orrs	r2, r3
 800cca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccaa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ccac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccae:	2200      	movs	r2, #0
 800ccb0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ccb2:	4b13      	ldr	r3, [pc, #76]	@ (800cd00 <pvPortMalloc+0x198>)
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	3301      	adds	r3, #1
 800ccb8:	4a11      	ldr	r2, [pc, #68]	@ (800cd00 <pvPortMalloc+0x198>)
 800ccba:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ccbc:	f7ff fa34 	bl	800c128 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ccc0:	69fb      	ldr	r3, [r7, #28]
 800ccc2:	f003 0307 	and.w	r3, r3, #7
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d00b      	beq.n	800cce2 <pvPortMalloc+0x17a>
	__asm volatile
 800ccca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ccce:	f383 8811 	msr	BASEPRI, r3
 800ccd2:	f3bf 8f6f 	isb	sy
 800ccd6:	f3bf 8f4f 	dsb	sy
 800ccda:	60fb      	str	r3, [r7, #12]
}
 800ccdc:	bf00      	nop
 800ccde:	bf00      	nop
 800cce0:	e7fd      	b.n	800ccde <pvPortMalloc+0x176>
	return pvReturn;
 800cce2:	69fb      	ldr	r3, [r7, #28]
}
 800cce4:	4618      	mov	r0, r3
 800cce6:	3728      	adds	r7, #40	@ 0x28
 800cce8:	46bd      	mov	sp, r7
 800ccea:	bd80      	pop	{r7, pc}
 800ccec:	20002fa8 	.word	0x20002fa8
 800ccf0:	20002fbc 	.word	0x20002fbc
 800ccf4:	20002fac 	.word	0x20002fac
 800ccf8:	20002fa0 	.word	0x20002fa0
 800ccfc:	20002fb0 	.word	0x20002fb0
 800cd00:	20002fb4 	.word	0x20002fb4

0800cd04 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800cd04:	b580      	push	{r7, lr}
 800cd06:	b086      	sub	sp, #24
 800cd08:	af00      	add	r7, sp, #0
 800cd0a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d04f      	beq.n	800cdb6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800cd16:	2308      	movs	r3, #8
 800cd18:	425b      	negs	r3, r3
 800cd1a:	697a      	ldr	r2, [r7, #20]
 800cd1c:	4413      	add	r3, r2
 800cd1e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800cd20:	697b      	ldr	r3, [r7, #20]
 800cd22:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800cd24:	693b      	ldr	r3, [r7, #16]
 800cd26:	685a      	ldr	r2, [r3, #4]
 800cd28:	4b25      	ldr	r3, [pc, #148]	@ (800cdc0 <vPortFree+0xbc>)
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	4013      	ands	r3, r2
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d10b      	bne.n	800cd4a <vPortFree+0x46>
	__asm volatile
 800cd32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd36:	f383 8811 	msr	BASEPRI, r3
 800cd3a:	f3bf 8f6f 	isb	sy
 800cd3e:	f3bf 8f4f 	dsb	sy
 800cd42:	60fb      	str	r3, [r7, #12]
}
 800cd44:	bf00      	nop
 800cd46:	bf00      	nop
 800cd48:	e7fd      	b.n	800cd46 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800cd4a:	693b      	ldr	r3, [r7, #16]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d00b      	beq.n	800cd6a <vPortFree+0x66>
	__asm volatile
 800cd52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd56:	f383 8811 	msr	BASEPRI, r3
 800cd5a:	f3bf 8f6f 	isb	sy
 800cd5e:	f3bf 8f4f 	dsb	sy
 800cd62:	60bb      	str	r3, [r7, #8]
}
 800cd64:	bf00      	nop
 800cd66:	bf00      	nop
 800cd68:	e7fd      	b.n	800cd66 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800cd6a:	693b      	ldr	r3, [r7, #16]
 800cd6c:	685a      	ldr	r2, [r3, #4]
 800cd6e:	4b14      	ldr	r3, [pc, #80]	@ (800cdc0 <vPortFree+0xbc>)
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	4013      	ands	r3, r2
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d01e      	beq.n	800cdb6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800cd78:	693b      	ldr	r3, [r7, #16]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	d11a      	bne.n	800cdb6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800cd80:	693b      	ldr	r3, [r7, #16]
 800cd82:	685a      	ldr	r2, [r3, #4]
 800cd84:	4b0e      	ldr	r3, [pc, #56]	@ (800cdc0 <vPortFree+0xbc>)
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	43db      	mvns	r3, r3
 800cd8a:	401a      	ands	r2, r3
 800cd8c:	693b      	ldr	r3, [r7, #16]
 800cd8e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800cd90:	f7ff f9bc 	bl	800c10c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800cd94:	693b      	ldr	r3, [r7, #16]
 800cd96:	685a      	ldr	r2, [r3, #4]
 800cd98:	4b0a      	ldr	r3, [pc, #40]	@ (800cdc4 <vPortFree+0xc0>)
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	4413      	add	r3, r2
 800cd9e:	4a09      	ldr	r2, [pc, #36]	@ (800cdc4 <vPortFree+0xc0>)
 800cda0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800cda2:	6938      	ldr	r0, [r7, #16]
 800cda4:	f000 f874 	bl	800ce90 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800cda8:	4b07      	ldr	r3, [pc, #28]	@ (800cdc8 <vPortFree+0xc4>)
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	3301      	adds	r3, #1
 800cdae:	4a06      	ldr	r2, [pc, #24]	@ (800cdc8 <vPortFree+0xc4>)
 800cdb0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800cdb2:	f7ff f9b9 	bl	800c128 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800cdb6:	bf00      	nop
 800cdb8:	3718      	adds	r7, #24
 800cdba:	46bd      	mov	sp, r7
 800cdbc:	bd80      	pop	{r7, pc}
 800cdbe:	bf00      	nop
 800cdc0:	20002fbc 	.word	0x20002fbc
 800cdc4:	20002fac 	.word	0x20002fac
 800cdc8:	20002fb8 	.word	0x20002fb8

0800cdcc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800cdcc:	b480      	push	{r7}
 800cdce:	b085      	sub	sp, #20
 800cdd0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800cdd2:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800cdd6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800cdd8:	4b27      	ldr	r3, [pc, #156]	@ (800ce78 <prvHeapInit+0xac>)
 800cdda:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	f003 0307 	and.w	r3, r3, #7
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d00c      	beq.n	800ce00 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	3307      	adds	r3, #7
 800cdea:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	f023 0307 	bic.w	r3, r3, #7
 800cdf2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800cdf4:	68ba      	ldr	r2, [r7, #8]
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	1ad3      	subs	r3, r2, r3
 800cdfa:	4a1f      	ldr	r2, [pc, #124]	@ (800ce78 <prvHeapInit+0xac>)
 800cdfc:	4413      	add	r3, r2
 800cdfe:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ce04:	4a1d      	ldr	r2, [pc, #116]	@ (800ce7c <prvHeapInit+0xb0>)
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ce0a:	4b1c      	ldr	r3, [pc, #112]	@ (800ce7c <prvHeapInit+0xb0>)
 800ce0c:	2200      	movs	r2, #0
 800ce0e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	68ba      	ldr	r2, [r7, #8]
 800ce14:	4413      	add	r3, r2
 800ce16:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ce18:	2208      	movs	r2, #8
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	1a9b      	subs	r3, r3, r2
 800ce1e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ce20:	68fb      	ldr	r3, [r7, #12]
 800ce22:	f023 0307 	bic.w	r3, r3, #7
 800ce26:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ce28:	68fb      	ldr	r3, [r7, #12]
 800ce2a:	4a15      	ldr	r2, [pc, #84]	@ (800ce80 <prvHeapInit+0xb4>)
 800ce2c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ce2e:	4b14      	ldr	r3, [pc, #80]	@ (800ce80 <prvHeapInit+0xb4>)
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	2200      	movs	r2, #0
 800ce34:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ce36:	4b12      	ldr	r3, [pc, #72]	@ (800ce80 <prvHeapInit+0xb4>)
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	2200      	movs	r2, #0
 800ce3c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ce42:	683b      	ldr	r3, [r7, #0]
 800ce44:	68fa      	ldr	r2, [r7, #12]
 800ce46:	1ad2      	subs	r2, r2, r3
 800ce48:	683b      	ldr	r3, [r7, #0]
 800ce4a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ce4c:	4b0c      	ldr	r3, [pc, #48]	@ (800ce80 <prvHeapInit+0xb4>)
 800ce4e:	681a      	ldr	r2, [r3, #0]
 800ce50:	683b      	ldr	r3, [r7, #0]
 800ce52:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ce54:	683b      	ldr	r3, [r7, #0]
 800ce56:	685b      	ldr	r3, [r3, #4]
 800ce58:	4a0a      	ldr	r2, [pc, #40]	@ (800ce84 <prvHeapInit+0xb8>)
 800ce5a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ce5c:	683b      	ldr	r3, [r7, #0]
 800ce5e:	685b      	ldr	r3, [r3, #4]
 800ce60:	4a09      	ldr	r2, [pc, #36]	@ (800ce88 <prvHeapInit+0xbc>)
 800ce62:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ce64:	4b09      	ldr	r3, [pc, #36]	@ (800ce8c <prvHeapInit+0xc0>)
 800ce66:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ce6a:	601a      	str	r2, [r3, #0]
}
 800ce6c:	bf00      	nop
 800ce6e:	3714      	adds	r7, #20
 800ce70:	46bd      	mov	sp, r7
 800ce72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce76:	4770      	bx	lr
 800ce78:	200023e8 	.word	0x200023e8
 800ce7c:	20002fa0 	.word	0x20002fa0
 800ce80:	20002fa8 	.word	0x20002fa8
 800ce84:	20002fb0 	.word	0x20002fb0
 800ce88:	20002fac 	.word	0x20002fac
 800ce8c:	20002fbc 	.word	0x20002fbc

0800ce90 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ce90:	b480      	push	{r7}
 800ce92:	b085      	sub	sp, #20
 800ce94:	af00      	add	r7, sp, #0
 800ce96:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ce98:	4b28      	ldr	r3, [pc, #160]	@ (800cf3c <prvInsertBlockIntoFreeList+0xac>)
 800ce9a:	60fb      	str	r3, [r7, #12]
 800ce9c:	e002      	b.n	800cea4 <prvInsertBlockIntoFreeList+0x14>
 800ce9e:	68fb      	ldr	r3, [r7, #12]
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	60fb      	str	r3, [r7, #12]
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	687a      	ldr	r2, [r7, #4]
 800ceaa:	429a      	cmp	r2, r3
 800ceac:	d8f7      	bhi.n	800ce9e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ceb2:	68fb      	ldr	r3, [r7, #12]
 800ceb4:	685b      	ldr	r3, [r3, #4]
 800ceb6:	68ba      	ldr	r2, [r7, #8]
 800ceb8:	4413      	add	r3, r2
 800ceba:	687a      	ldr	r2, [r7, #4]
 800cebc:	429a      	cmp	r2, r3
 800cebe:	d108      	bne.n	800ced2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	685a      	ldr	r2, [r3, #4]
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	685b      	ldr	r3, [r3, #4]
 800cec8:	441a      	add	r2, r3
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	685b      	ldr	r3, [r3, #4]
 800ceda:	68ba      	ldr	r2, [r7, #8]
 800cedc:	441a      	add	r2, r3
 800cede:	68fb      	ldr	r3, [r7, #12]
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	429a      	cmp	r2, r3
 800cee4:	d118      	bne.n	800cf18 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800cee6:	68fb      	ldr	r3, [r7, #12]
 800cee8:	681a      	ldr	r2, [r3, #0]
 800ceea:	4b15      	ldr	r3, [pc, #84]	@ (800cf40 <prvInsertBlockIntoFreeList+0xb0>)
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	429a      	cmp	r2, r3
 800cef0:	d00d      	beq.n	800cf0e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	685a      	ldr	r2, [r3, #4]
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	685b      	ldr	r3, [r3, #4]
 800cefc:	441a      	add	r2, r3
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800cf02:	68fb      	ldr	r3, [r7, #12]
 800cf04:	681b      	ldr	r3, [r3, #0]
 800cf06:	681a      	ldr	r2, [r3, #0]
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	601a      	str	r2, [r3, #0]
 800cf0c:	e008      	b.n	800cf20 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800cf0e:	4b0c      	ldr	r3, [pc, #48]	@ (800cf40 <prvInsertBlockIntoFreeList+0xb0>)
 800cf10:	681a      	ldr	r2, [r3, #0]
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	601a      	str	r2, [r3, #0]
 800cf16:	e003      	b.n	800cf20 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	681a      	ldr	r2, [r3, #0]
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800cf20:	68fa      	ldr	r2, [r7, #12]
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	429a      	cmp	r2, r3
 800cf26:	d002      	beq.n	800cf2e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	687a      	ldr	r2, [r7, #4]
 800cf2c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cf2e:	bf00      	nop
 800cf30:	3714      	adds	r7, #20
 800cf32:	46bd      	mov	sp, r7
 800cf34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf38:	4770      	bx	lr
 800cf3a:	bf00      	nop
 800cf3c:	20002fa0 	.word	0x20002fa0
 800cf40:	20002fa8 	.word	0x20002fa8

0800cf44 <rand>:
 800cf44:	4b16      	ldr	r3, [pc, #88]	@ (800cfa0 <rand+0x5c>)
 800cf46:	b510      	push	{r4, lr}
 800cf48:	681c      	ldr	r4, [r3, #0]
 800cf4a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800cf4c:	b9b3      	cbnz	r3, 800cf7c <rand+0x38>
 800cf4e:	2018      	movs	r0, #24
 800cf50:	f001 ff4c 	bl	800edec <malloc>
 800cf54:	4602      	mov	r2, r0
 800cf56:	6320      	str	r0, [r4, #48]	@ 0x30
 800cf58:	b920      	cbnz	r0, 800cf64 <rand+0x20>
 800cf5a:	4b12      	ldr	r3, [pc, #72]	@ (800cfa4 <rand+0x60>)
 800cf5c:	4812      	ldr	r0, [pc, #72]	@ (800cfa8 <rand+0x64>)
 800cf5e:	2152      	movs	r1, #82	@ 0x52
 800cf60:	f001 f884 	bl	800e06c <__assert_func>
 800cf64:	4911      	ldr	r1, [pc, #68]	@ (800cfac <rand+0x68>)
 800cf66:	4b12      	ldr	r3, [pc, #72]	@ (800cfb0 <rand+0x6c>)
 800cf68:	e9c0 1300 	strd	r1, r3, [r0]
 800cf6c:	4b11      	ldr	r3, [pc, #68]	@ (800cfb4 <rand+0x70>)
 800cf6e:	6083      	str	r3, [r0, #8]
 800cf70:	230b      	movs	r3, #11
 800cf72:	8183      	strh	r3, [r0, #12]
 800cf74:	2100      	movs	r1, #0
 800cf76:	2001      	movs	r0, #1
 800cf78:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800cf7c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800cf7e:	480e      	ldr	r0, [pc, #56]	@ (800cfb8 <rand+0x74>)
 800cf80:	690b      	ldr	r3, [r1, #16]
 800cf82:	694c      	ldr	r4, [r1, #20]
 800cf84:	4a0d      	ldr	r2, [pc, #52]	@ (800cfbc <rand+0x78>)
 800cf86:	4358      	muls	r0, r3
 800cf88:	fb02 0004 	mla	r0, r2, r4, r0
 800cf8c:	fba3 3202 	umull	r3, r2, r3, r2
 800cf90:	3301      	adds	r3, #1
 800cf92:	eb40 0002 	adc.w	r0, r0, r2
 800cf96:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800cf9a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800cf9e:	bd10      	pop	{r4, pc}
 800cfa0:	20000058 	.word	0x20000058
 800cfa4:	08011950 	.word	0x08011950
 800cfa8:	08011967 	.word	0x08011967
 800cfac:	abcd330e 	.word	0xabcd330e
 800cfb0:	e66d1234 	.word	0xe66d1234
 800cfb4:	0005deec 	.word	0x0005deec
 800cfb8:	5851f42d 	.word	0x5851f42d
 800cfbc:	4c957f2d 	.word	0x4c957f2d

0800cfc0 <__cvt>:
 800cfc0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cfc4:	ec57 6b10 	vmov	r6, r7, d0
 800cfc8:	2f00      	cmp	r7, #0
 800cfca:	460c      	mov	r4, r1
 800cfcc:	4619      	mov	r1, r3
 800cfce:	463b      	mov	r3, r7
 800cfd0:	bfbb      	ittet	lt
 800cfd2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800cfd6:	461f      	movlt	r7, r3
 800cfd8:	2300      	movge	r3, #0
 800cfda:	232d      	movlt	r3, #45	@ 0x2d
 800cfdc:	700b      	strb	r3, [r1, #0]
 800cfde:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cfe0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800cfe4:	4691      	mov	r9, r2
 800cfe6:	f023 0820 	bic.w	r8, r3, #32
 800cfea:	bfbc      	itt	lt
 800cfec:	4632      	movlt	r2, r6
 800cfee:	4616      	movlt	r6, r2
 800cff0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cff4:	d005      	beq.n	800d002 <__cvt+0x42>
 800cff6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800cffa:	d100      	bne.n	800cffe <__cvt+0x3e>
 800cffc:	3401      	adds	r4, #1
 800cffe:	2102      	movs	r1, #2
 800d000:	e000      	b.n	800d004 <__cvt+0x44>
 800d002:	2103      	movs	r1, #3
 800d004:	ab03      	add	r3, sp, #12
 800d006:	9301      	str	r3, [sp, #4]
 800d008:	ab02      	add	r3, sp, #8
 800d00a:	9300      	str	r3, [sp, #0]
 800d00c:	ec47 6b10 	vmov	d0, r6, r7
 800d010:	4653      	mov	r3, sl
 800d012:	4622      	mov	r2, r4
 800d014:	f001 f8d0 	bl	800e1b8 <_dtoa_r>
 800d018:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800d01c:	4605      	mov	r5, r0
 800d01e:	d119      	bne.n	800d054 <__cvt+0x94>
 800d020:	f019 0f01 	tst.w	r9, #1
 800d024:	d00e      	beq.n	800d044 <__cvt+0x84>
 800d026:	eb00 0904 	add.w	r9, r0, r4
 800d02a:	2200      	movs	r2, #0
 800d02c:	2300      	movs	r3, #0
 800d02e:	4630      	mov	r0, r6
 800d030:	4639      	mov	r1, r7
 800d032:	f7f3 fd49 	bl	8000ac8 <__aeabi_dcmpeq>
 800d036:	b108      	cbz	r0, 800d03c <__cvt+0x7c>
 800d038:	f8cd 900c 	str.w	r9, [sp, #12]
 800d03c:	2230      	movs	r2, #48	@ 0x30
 800d03e:	9b03      	ldr	r3, [sp, #12]
 800d040:	454b      	cmp	r3, r9
 800d042:	d31e      	bcc.n	800d082 <__cvt+0xc2>
 800d044:	9b03      	ldr	r3, [sp, #12]
 800d046:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d048:	1b5b      	subs	r3, r3, r5
 800d04a:	4628      	mov	r0, r5
 800d04c:	6013      	str	r3, [r2, #0]
 800d04e:	b004      	add	sp, #16
 800d050:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d054:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d058:	eb00 0904 	add.w	r9, r0, r4
 800d05c:	d1e5      	bne.n	800d02a <__cvt+0x6a>
 800d05e:	7803      	ldrb	r3, [r0, #0]
 800d060:	2b30      	cmp	r3, #48	@ 0x30
 800d062:	d10a      	bne.n	800d07a <__cvt+0xba>
 800d064:	2200      	movs	r2, #0
 800d066:	2300      	movs	r3, #0
 800d068:	4630      	mov	r0, r6
 800d06a:	4639      	mov	r1, r7
 800d06c:	f7f3 fd2c 	bl	8000ac8 <__aeabi_dcmpeq>
 800d070:	b918      	cbnz	r0, 800d07a <__cvt+0xba>
 800d072:	f1c4 0401 	rsb	r4, r4, #1
 800d076:	f8ca 4000 	str.w	r4, [sl]
 800d07a:	f8da 3000 	ldr.w	r3, [sl]
 800d07e:	4499      	add	r9, r3
 800d080:	e7d3      	b.n	800d02a <__cvt+0x6a>
 800d082:	1c59      	adds	r1, r3, #1
 800d084:	9103      	str	r1, [sp, #12]
 800d086:	701a      	strb	r2, [r3, #0]
 800d088:	e7d9      	b.n	800d03e <__cvt+0x7e>

0800d08a <__exponent>:
 800d08a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d08c:	2900      	cmp	r1, #0
 800d08e:	bfba      	itte	lt
 800d090:	4249      	neglt	r1, r1
 800d092:	232d      	movlt	r3, #45	@ 0x2d
 800d094:	232b      	movge	r3, #43	@ 0x2b
 800d096:	2909      	cmp	r1, #9
 800d098:	7002      	strb	r2, [r0, #0]
 800d09a:	7043      	strb	r3, [r0, #1]
 800d09c:	dd29      	ble.n	800d0f2 <__exponent+0x68>
 800d09e:	f10d 0307 	add.w	r3, sp, #7
 800d0a2:	461d      	mov	r5, r3
 800d0a4:	270a      	movs	r7, #10
 800d0a6:	461a      	mov	r2, r3
 800d0a8:	fbb1 f6f7 	udiv	r6, r1, r7
 800d0ac:	fb07 1416 	mls	r4, r7, r6, r1
 800d0b0:	3430      	adds	r4, #48	@ 0x30
 800d0b2:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d0b6:	460c      	mov	r4, r1
 800d0b8:	2c63      	cmp	r4, #99	@ 0x63
 800d0ba:	f103 33ff 	add.w	r3, r3, #4294967295
 800d0be:	4631      	mov	r1, r6
 800d0c0:	dcf1      	bgt.n	800d0a6 <__exponent+0x1c>
 800d0c2:	3130      	adds	r1, #48	@ 0x30
 800d0c4:	1e94      	subs	r4, r2, #2
 800d0c6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d0ca:	1c41      	adds	r1, r0, #1
 800d0cc:	4623      	mov	r3, r4
 800d0ce:	42ab      	cmp	r3, r5
 800d0d0:	d30a      	bcc.n	800d0e8 <__exponent+0x5e>
 800d0d2:	f10d 0309 	add.w	r3, sp, #9
 800d0d6:	1a9b      	subs	r3, r3, r2
 800d0d8:	42ac      	cmp	r4, r5
 800d0da:	bf88      	it	hi
 800d0dc:	2300      	movhi	r3, #0
 800d0de:	3302      	adds	r3, #2
 800d0e0:	4403      	add	r3, r0
 800d0e2:	1a18      	subs	r0, r3, r0
 800d0e4:	b003      	add	sp, #12
 800d0e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d0e8:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d0ec:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d0f0:	e7ed      	b.n	800d0ce <__exponent+0x44>
 800d0f2:	2330      	movs	r3, #48	@ 0x30
 800d0f4:	3130      	adds	r1, #48	@ 0x30
 800d0f6:	7083      	strb	r3, [r0, #2]
 800d0f8:	70c1      	strb	r1, [r0, #3]
 800d0fa:	1d03      	adds	r3, r0, #4
 800d0fc:	e7f1      	b.n	800d0e2 <__exponent+0x58>
	...

0800d100 <_printf_float>:
 800d100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d104:	b08d      	sub	sp, #52	@ 0x34
 800d106:	460c      	mov	r4, r1
 800d108:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d10c:	4616      	mov	r6, r2
 800d10e:	461f      	mov	r7, r3
 800d110:	4605      	mov	r5, r0
 800d112:	f000 ff1f 	bl	800df54 <_localeconv_r>
 800d116:	6803      	ldr	r3, [r0, #0]
 800d118:	9304      	str	r3, [sp, #16]
 800d11a:	4618      	mov	r0, r3
 800d11c:	f7f3 f8a8 	bl	8000270 <strlen>
 800d120:	2300      	movs	r3, #0
 800d122:	930a      	str	r3, [sp, #40]	@ 0x28
 800d124:	f8d8 3000 	ldr.w	r3, [r8]
 800d128:	9005      	str	r0, [sp, #20]
 800d12a:	3307      	adds	r3, #7
 800d12c:	f023 0307 	bic.w	r3, r3, #7
 800d130:	f103 0208 	add.w	r2, r3, #8
 800d134:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d138:	f8d4 b000 	ldr.w	fp, [r4]
 800d13c:	f8c8 2000 	str.w	r2, [r8]
 800d140:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d144:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800d148:	9307      	str	r3, [sp, #28]
 800d14a:	f8cd 8018 	str.w	r8, [sp, #24]
 800d14e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800d152:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d156:	4b9c      	ldr	r3, [pc, #624]	@ (800d3c8 <_printf_float+0x2c8>)
 800d158:	f04f 32ff 	mov.w	r2, #4294967295
 800d15c:	f7f3 fce6 	bl	8000b2c <__aeabi_dcmpun>
 800d160:	bb70      	cbnz	r0, 800d1c0 <_printf_float+0xc0>
 800d162:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d166:	4b98      	ldr	r3, [pc, #608]	@ (800d3c8 <_printf_float+0x2c8>)
 800d168:	f04f 32ff 	mov.w	r2, #4294967295
 800d16c:	f7f3 fcc0 	bl	8000af0 <__aeabi_dcmple>
 800d170:	bb30      	cbnz	r0, 800d1c0 <_printf_float+0xc0>
 800d172:	2200      	movs	r2, #0
 800d174:	2300      	movs	r3, #0
 800d176:	4640      	mov	r0, r8
 800d178:	4649      	mov	r1, r9
 800d17a:	f7f3 fcaf 	bl	8000adc <__aeabi_dcmplt>
 800d17e:	b110      	cbz	r0, 800d186 <_printf_float+0x86>
 800d180:	232d      	movs	r3, #45	@ 0x2d
 800d182:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d186:	4a91      	ldr	r2, [pc, #580]	@ (800d3cc <_printf_float+0x2cc>)
 800d188:	4b91      	ldr	r3, [pc, #580]	@ (800d3d0 <_printf_float+0x2d0>)
 800d18a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d18e:	bf8c      	ite	hi
 800d190:	4690      	movhi	r8, r2
 800d192:	4698      	movls	r8, r3
 800d194:	2303      	movs	r3, #3
 800d196:	6123      	str	r3, [r4, #16]
 800d198:	f02b 0304 	bic.w	r3, fp, #4
 800d19c:	6023      	str	r3, [r4, #0]
 800d19e:	f04f 0900 	mov.w	r9, #0
 800d1a2:	9700      	str	r7, [sp, #0]
 800d1a4:	4633      	mov	r3, r6
 800d1a6:	aa0b      	add	r2, sp, #44	@ 0x2c
 800d1a8:	4621      	mov	r1, r4
 800d1aa:	4628      	mov	r0, r5
 800d1ac:	f000 f9d2 	bl	800d554 <_printf_common>
 800d1b0:	3001      	adds	r0, #1
 800d1b2:	f040 808d 	bne.w	800d2d0 <_printf_float+0x1d0>
 800d1b6:	f04f 30ff 	mov.w	r0, #4294967295
 800d1ba:	b00d      	add	sp, #52	@ 0x34
 800d1bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1c0:	4642      	mov	r2, r8
 800d1c2:	464b      	mov	r3, r9
 800d1c4:	4640      	mov	r0, r8
 800d1c6:	4649      	mov	r1, r9
 800d1c8:	f7f3 fcb0 	bl	8000b2c <__aeabi_dcmpun>
 800d1cc:	b140      	cbz	r0, 800d1e0 <_printf_float+0xe0>
 800d1ce:	464b      	mov	r3, r9
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	bfbc      	itt	lt
 800d1d4:	232d      	movlt	r3, #45	@ 0x2d
 800d1d6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d1da:	4a7e      	ldr	r2, [pc, #504]	@ (800d3d4 <_printf_float+0x2d4>)
 800d1dc:	4b7e      	ldr	r3, [pc, #504]	@ (800d3d8 <_printf_float+0x2d8>)
 800d1de:	e7d4      	b.n	800d18a <_printf_float+0x8a>
 800d1e0:	6863      	ldr	r3, [r4, #4]
 800d1e2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800d1e6:	9206      	str	r2, [sp, #24]
 800d1e8:	1c5a      	adds	r2, r3, #1
 800d1ea:	d13b      	bne.n	800d264 <_printf_float+0x164>
 800d1ec:	2306      	movs	r3, #6
 800d1ee:	6063      	str	r3, [r4, #4]
 800d1f0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800d1f4:	2300      	movs	r3, #0
 800d1f6:	6022      	str	r2, [r4, #0]
 800d1f8:	9303      	str	r3, [sp, #12]
 800d1fa:	ab0a      	add	r3, sp, #40	@ 0x28
 800d1fc:	e9cd a301 	strd	sl, r3, [sp, #4]
 800d200:	ab09      	add	r3, sp, #36	@ 0x24
 800d202:	9300      	str	r3, [sp, #0]
 800d204:	6861      	ldr	r1, [r4, #4]
 800d206:	ec49 8b10 	vmov	d0, r8, r9
 800d20a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800d20e:	4628      	mov	r0, r5
 800d210:	f7ff fed6 	bl	800cfc0 <__cvt>
 800d214:	9b06      	ldr	r3, [sp, #24]
 800d216:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d218:	2b47      	cmp	r3, #71	@ 0x47
 800d21a:	4680      	mov	r8, r0
 800d21c:	d129      	bne.n	800d272 <_printf_float+0x172>
 800d21e:	1cc8      	adds	r0, r1, #3
 800d220:	db02      	blt.n	800d228 <_printf_float+0x128>
 800d222:	6863      	ldr	r3, [r4, #4]
 800d224:	4299      	cmp	r1, r3
 800d226:	dd41      	ble.n	800d2ac <_printf_float+0x1ac>
 800d228:	f1aa 0a02 	sub.w	sl, sl, #2
 800d22c:	fa5f fa8a 	uxtb.w	sl, sl
 800d230:	3901      	subs	r1, #1
 800d232:	4652      	mov	r2, sl
 800d234:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d238:	9109      	str	r1, [sp, #36]	@ 0x24
 800d23a:	f7ff ff26 	bl	800d08a <__exponent>
 800d23e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d240:	1813      	adds	r3, r2, r0
 800d242:	2a01      	cmp	r2, #1
 800d244:	4681      	mov	r9, r0
 800d246:	6123      	str	r3, [r4, #16]
 800d248:	dc02      	bgt.n	800d250 <_printf_float+0x150>
 800d24a:	6822      	ldr	r2, [r4, #0]
 800d24c:	07d2      	lsls	r2, r2, #31
 800d24e:	d501      	bpl.n	800d254 <_printf_float+0x154>
 800d250:	3301      	adds	r3, #1
 800d252:	6123      	str	r3, [r4, #16]
 800d254:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d0a2      	beq.n	800d1a2 <_printf_float+0xa2>
 800d25c:	232d      	movs	r3, #45	@ 0x2d
 800d25e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d262:	e79e      	b.n	800d1a2 <_printf_float+0xa2>
 800d264:	9a06      	ldr	r2, [sp, #24]
 800d266:	2a47      	cmp	r2, #71	@ 0x47
 800d268:	d1c2      	bne.n	800d1f0 <_printf_float+0xf0>
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d1c0      	bne.n	800d1f0 <_printf_float+0xf0>
 800d26e:	2301      	movs	r3, #1
 800d270:	e7bd      	b.n	800d1ee <_printf_float+0xee>
 800d272:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d276:	d9db      	bls.n	800d230 <_printf_float+0x130>
 800d278:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800d27c:	d118      	bne.n	800d2b0 <_printf_float+0x1b0>
 800d27e:	2900      	cmp	r1, #0
 800d280:	6863      	ldr	r3, [r4, #4]
 800d282:	dd0b      	ble.n	800d29c <_printf_float+0x19c>
 800d284:	6121      	str	r1, [r4, #16]
 800d286:	b913      	cbnz	r3, 800d28e <_printf_float+0x18e>
 800d288:	6822      	ldr	r2, [r4, #0]
 800d28a:	07d0      	lsls	r0, r2, #31
 800d28c:	d502      	bpl.n	800d294 <_printf_float+0x194>
 800d28e:	3301      	adds	r3, #1
 800d290:	440b      	add	r3, r1
 800d292:	6123      	str	r3, [r4, #16]
 800d294:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d296:	f04f 0900 	mov.w	r9, #0
 800d29a:	e7db      	b.n	800d254 <_printf_float+0x154>
 800d29c:	b913      	cbnz	r3, 800d2a4 <_printf_float+0x1a4>
 800d29e:	6822      	ldr	r2, [r4, #0]
 800d2a0:	07d2      	lsls	r2, r2, #31
 800d2a2:	d501      	bpl.n	800d2a8 <_printf_float+0x1a8>
 800d2a4:	3302      	adds	r3, #2
 800d2a6:	e7f4      	b.n	800d292 <_printf_float+0x192>
 800d2a8:	2301      	movs	r3, #1
 800d2aa:	e7f2      	b.n	800d292 <_printf_float+0x192>
 800d2ac:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d2b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d2b2:	4299      	cmp	r1, r3
 800d2b4:	db05      	blt.n	800d2c2 <_printf_float+0x1c2>
 800d2b6:	6823      	ldr	r3, [r4, #0]
 800d2b8:	6121      	str	r1, [r4, #16]
 800d2ba:	07d8      	lsls	r0, r3, #31
 800d2bc:	d5ea      	bpl.n	800d294 <_printf_float+0x194>
 800d2be:	1c4b      	adds	r3, r1, #1
 800d2c0:	e7e7      	b.n	800d292 <_printf_float+0x192>
 800d2c2:	2900      	cmp	r1, #0
 800d2c4:	bfd4      	ite	le
 800d2c6:	f1c1 0202 	rsble	r2, r1, #2
 800d2ca:	2201      	movgt	r2, #1
 800d2cc:	4413      	add	r3, r2
 800d2ce:	e7e0      	b.n	800d292 <_printf_float+0x192>
 800d2d0:	6823      	ldr	r3, [r4, #0]
 800d2d2:	055a      	lsls	r2, r3, #21
 800d2d4:	d407      	bmi.n	800d2e6 <_printf_float+0x1e6>
 800d2d6:	6923      	ldr	r3, [r4, #16]
 800d2d8:	4642      	mov	r2, r8
 800d2da:	4631      	mov	r1, r6
 800d2dc:	4628      	mov	r0, r5
 800d2de:	47b8      	blx	r7
 800d2e0:	3001      	adds	r0, #1
 800d2e2:	d12b      	bne.n	800d33c <_printf_float+0x23c>
 800d2e4:	e767      	b.n	800d1b6 <_printf_float+0xb6>
 800d2e6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d2ea:	f240 80dd 	bls.w	800d4a8 <_printf_float+0x3a8>
 800d2ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d2f2:	2200      	movs	r2, #0
 800d2f4:	2300      	movs	r3, #0
 800d2f6:	f7f3 fbe7 	bl	8000ac8 <__aeabi_dcmpeq>
 800d2fa:	2800      	cmp	r0, #0
 800d2fc:	d033      	beq.n	800d366 <_printf_float+0x266>
 800d2fe:	4a37      	ldr	r2, [pc, #220]	@ (800d3dc <_printf_float+0x2dc>)
 800d300:	2301      	movs	r3, #1
 800d302:	4631      	mov	r1, r6
 800d304:	4628      	mov	r0, r5
 800d306:	47b8      	blx	r7
 800d308:	3001      	adds	r0, #1
 800d30a:	f43f af54 	beq.w	800d1b6 <_printf_float+0xb6>
 800d30e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d312:	4543      	cmp	r3, r8
 800d314:	db02      	blt.n	800d31c <_printf_float+0x21c>
 800d316:	6823      	ldr	r3, [r4, #0]
 800d318:	07d8      	lsls	r0, r3, #31
 800d31a:	d50f      	bpl.n	800d33c <_printf_float+0x23c>
 800d31c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d320:	4631      	mov	r1, r6
 800d322:	4628      	mov	r0, r5
 800d324:	47b8      	blx	r7
 800d326:	3001      	adds	r0, #1
 800d328:	f43f af45 	beq.w	800d1b6 <_printf_float+0xb6>
 800d32c:	f04f 0900 	mov.w	r9, #0
 800d330:	f108 38ff 	add.w	r8, r8, #4294967295
 800d334:	f104 0a1a 	add.w	sl, r4, #26
 800d338:	45c8      	cmp	r8, r9
 800d33a:	dc09      	bgt.n	800d350 <_printf_float+0x250>
 800d33c:	6823      	ldr	r3, [r4, #0]
 800d33e:	079b      	lsls	r3, r3, #30
 800d340:	f100 8103 	bmi.w	800d54a <_printf_float+0x44a>
 800d344:	68e0      	ldr	r0, [r4, #12]
 800d346:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d348:	4298      	cmp	r0, r3
 800d34a:	bfb8      	it	lt
 800d34c:	4618      	movlt	r0, r3
 800d34e:	e734      	b.n	800d1ba <_printf_float+0xba>
 800d350:	2301      	movs	r3, #1
 800d352:	4652      	mov	r2, sl
 800d354:	4631      	mov	r1, r6
 800d356:	4628      	mov	r0, r5
 800d358:	47b8      	blx	r7
 800d35a:	3001      	adds	r0, #1
 800d35c:	f43f af2b 	beq.w	800d1b6 <_printf_float+0xb6>
 800d360:	f109 0901 	add.w	r9, r9, #1
 800d364:	e7e8      	b.n	800d338 <_printf_float+0x238>
 800d366:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d368:	2b00      	cmp	r3, #0
 800d36a:	dc39      	bgt.n	800d3e0 <_printf_float+0x2e0>
 800d36c:	4a1b      	ldr	r2, [pc, #108]	@ (800d3dc <_printf_float+0x2dc>)
 800d36e:	2301      	movs	r3, #1
 800d370:	4631      	mov	r1, r6
 800d372:	4628      	mov	r0, r5
 800d374:	47b8      	blx	r7
 800d376:	3001      	adds	r0, #1
 800d378:	f43f af1d 	beq.w	800d1b6 <_printf_float+0xb6>
 800d37c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d380:	ea59 0303 	orrs.w	r3, r9, r3
 800d384:	d102      	bne.n	800d38c <_printf_float+0x28c>
 800d386:	6823      	ldr	r3, [r4, #0]
 800d388:	07d9      	lsls	r1, r3, #31
 800d38a:	d5d7      	bpl.n	800d33c <_printf_float+0x23c>
 800d38c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d390:	4631      	mov	r1, r6
 800d392:	4628      	mov	r0, r5
 800d394:	47b8      	blx	r7
 800d396:	3001      	adds	r0, #1
 800d398:	f43f af0d 	beq.w	800d1b6 <_printf_float+0xb6>
 800d39c:	f04f 0a00 	mov.w	sl, #0
 800d3a0:	f104 0b1a 	add.w	fp, r4, #26
 800d3a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3a6:	425b      	negs	r3, r3
 800d3a8:	4553      	cmp	r3, sl
 800d3aa:	dc01      	bgt.n	800d3b0 <_printf_float+0x2b0>
 800d3ac:	464b      	mov	r3, r9
 800d3ae:	e793      	b.n	800d2d8 <_printf_float+0x1d8>
 800d3b0:	2301      	movs	r3, #1
 800d3b2:	465a      	mov	r2, fp
 800d3b4:	4631      	mov	r1, r6
 800d3b6:	4628      	mov	r0, r5
 800d3b8:	47b8      	blx	r7
 800d3ba:	3001      	adds	r0, #1
 800d3bc:	f43f aefb 	beq.w	800d1b6 <_printf_float+0xb6>
 800d3c0:	f10a 0a01 	add.w	sl, sl, #1
 800d3c4:	e7ee      	b.n	800d3a4 <_printf_float+0x2a4>
 800d3c6:	bf00      	nop
 800d3c8:	7fefffff 	.word	0x7fefffff
 800d3cc:	080119c3 	.word	0x080119c3
 800d3d0:	080119bf 	.word	0x080119bf
 800d3d4:	080119cb 	.word	0x080119cb
 800d3d8:	080119c7 	.word	0x080119c7
 800d3dc:	080119cf 	.word	0x080119cf
 800d3e0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d3e2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d3e6:	4553      	cmp	r3, sl
 800d3e8:	bfa8      	it	ge
 800d3ea:	4653      	movge	r3, sl
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	4699      	mov	r9, r3
 800d3f0:	dc36      	bgt.n	800d460 <_printf_float+0x360>
 800d3f2:	f04f 0b00 	mov.w	fp, #0
 800d3f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d3fa:	f104 021a 	add.w	r2, r4, #26
 800d3fe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d400:	9306      	str	r3, [sp, #24]
 800d402:	eba3 0309 	sub.w	r3, r3, r9
 800d406:	455b      	cmp	r3, fp
 800d408:	dc31      	bgt.n	800d46e <_printf_float+0x36e>
 800d40a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d40c:	459a      	cmp	sl, r3
 800d40e:	dc3a      	bgt.n	800d486 <_printf_float+0x386>
 800d410:	6823      	ldr	r3, [r4, #0]
 800d412:	07da      	lsls	r2, r3, #31
 800d414:	d437      	bmi.n	800d486 <_printf_float+0x386>
 800d416:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d418:	ebaa 0903 	sub.w	r9, sl, r3
 800d41c:	9b06      	ldr	r3, [sp, #24]
 800d41e:	ebaa 0303 	sub.w	r3, sl, r3
 800d422:	4599      	cmp	r9, r3
 800d424:	bfa8      	it	ge
 800d426:	4699      	movge	r9, r3
 800d428:	f1b9 0f00 	cmp.w	r9, #0
 800d42c:	dc33      	bgt.n	800d496 <_printf_float+0x396>
 800d42e:	f04f 0800 	mov.w	r8, #0
 800d432:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d436:	f104 0b1a 	add.w	fp, r4, #26
 800d43a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d43c:	ebaa 0303 	sub.w	r3, sl, r3
 800d440:	eba3 0309 	sub.w	r3, r3, r9
 800d444:	4543      	cmp	r3, r8
 800d446:	f77f af79 	ble.w	800d33c <_printf_float+0x23c>
 800d44a:	2301      	movs	r3, #1
 800d44c:	465a      	mov	r2, fp
 800d44e:	4631      	mov	r1, r6
 800d450:	4628      	mov	r0, r5
 800d452:	47b8      	blx	r7
 800d454:	3001      	adds	r0, #1
 800d456:	f43f aeae 	beq.w	800d1b6 <_printf_float+0xb6>
 800d45a:	f108 0801 	add.w	r8, r8, #1
 800d45e:	e7ec      	b.n	800d43a <_printf_float+0x33a>
 800d460:	4642      	mov	r2, r8
 800d462:	4631      	mov	r1, r6
 800d464:	4628      	mov	r0, r5
 800d466:	47b8      	blx	r7
 800d468:	3001      	adds	r0, #1
 800d46a:	d1c2      	bne.n	800d3f2 <_printf_float+0x2f2>
 800d46c:	e6a3      	b.n	800d1b6 <_printf_float+0xb6>
 800d46e:	2301      	movs	r3, #1
 800d470:	4631      	mov	r1, r6
 800d472:	4628      	mov	r0, r5
 800d474:	9206      	str	r2, [sp, #24]
 800d476:	47b8      	blx	r7
 800d478:	3001      	adds	r0, #1
 800d47a:	f43f ae9c 	beq.w	800d1b6 <_printf_float+0xb6>
 800d47e:	9a06      	ldr	r2, [sp, #24]
 800d480:	f10b 0b01 	add.w	fp, fp, #1
 800d484:	e7bb      	b.n	800d3fe <_printf_float+0x2fe>
 800d486:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d48a:	4631      	mov	r1, r6
 800d48c:	4628      	mov	r0, r5
 800d48e:	47b8      	blx	r7
 800d490:	3001      	adds	r0, #1
 800d492:	d1c0      	bne.n	800d416 <_printf_float+0x316>
 800d494:	e68f      	b.n	800d1b6 <_printf_float+0xb6>
 800d496:	9a06      	ldr	r2, [sp, #24]
 800d498:	464b      	mov	r3, r9
 800d49a:	4442      	add	r2, r8
 800d49c:	4631      	mov	r1, r6
 800d49e:	4628      	mov	r0, r5
 800d4a0:	47b8      	blx	r7
 800d4a2:	3001      	adds	r0, #1
 800d4a4:	d1c3      	bne.n	800d42e <_printf_float+0x32e>
 800d4a6:	e686      	b.n	800d1b6 <_printf_float+0xb6>
 800d4a8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d4ac:	f1ba 0f01 	cmp.w	sl, #1
 800d4b0:	dc01      	bgt.n	800d4b6 <_printf_float+0x3b6>
 800d4b2:	07db      	lsls	r3, r3, #31
 800d4b4:	d536      	bpl.n	800d524 <_printf_float+0x424>
 800d4b6:	2301      	movs	r3, #1
 800d4b8:	4642      	mov	r2, r8
 800d4ba:	4631      	mov	r1, r6
 800d4bc:	4628      	mov	r0, r5
 800d4be:	47b8      	blx	r7
 800d4c0:	3001      	adds	r0, #1
 800d4c2:	f43f ae78 	beq.w	800d1b6 <_printf_float+0xb6>
 800d4c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d4ca:	4631      	mov	r1, r6
 800d4cc:	4628      	mov	r0, r5
 800d4ce:	47b8      	blx	r7
 800d4d0:	3001      	adds	r0, #1
 800d4d2:	f43f ae70 	beq.w	800d1b6 <_printf_float+0xb6>
 800d4d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d4da:	2200      	movs	r2, #0
 800d4dc:	2300      	movs	r3, #0
 800d4de:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d4e2:	f7f3 faf1 	bl	8000ac8 <__aeabi_dcmpeq>
 800d4e6:	b9c0      	cbnz	r0, 800d51a <_printf_float+0x41a>
 800d4e8:	4653      	mov	r3, sl
 800d4ea:	f108 0201 	add.w	r2, r8, #1
 800d4ee:	4631      	mov	r1, r6
 800d4f0:	4628      	mov	r0, r5
 800d4f2:	47b8      	blx	r7
 800d4f4:	3001      	adds	r0, #1
 800d4f6:	d10c      	bne.n	800d512 <_printf_float+0x412>
 800d4f8:	e65d      	b.n	800d1b6 <_printf_float+0xb6>
 800d4fa:	2301      	movs	r3, #1
 800d4fc:	465a      	mov	r2, fp
 800d4fe:	4631      	mov	r1, r6
 800d500:	4628      	mov	r0, r5
 800d502:	47b8      	blx	r7
 800d504:	3001      	adds	r0, #1
 800d506:	f43f ae56 	beq.w	800d1b6 <_printf_float+0xb6>
 800d50a:	f108 0801 	add.w	r8, r8, #1
 800d50e:	45d0      	cmp	r8, sl
 800d510:	dbf3      	blt.n	800d4fa <_printf_float+0x3fa>
 800d512:	464b      	mov	r3, r9
 800d514:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d518:	e6df      	b.n	800d2da <_printf_float+0x1da>
 800d51a:	f04f 0800 	mov.w	r8, #0
 800d51e:	f104 0b1a 	add.w	fp, r4, #26
 800d522:	e7f4      	b.n	800d50e <_printf_float+0x40e>
 800d524:	2301      	movs	r3, #1
 800d526:	4642      	mov	r2, r8
 800d528:	e7e1      	b.n	800d4ee <_printf_float+0x3ee>
 800d52a:	2301      	movs	r3, #1
 800d52c:	464a      	mov	r2, r9
 800d52e:	4631      	mov	r1, r6
 800d530:	4628      	mov	r0, r5
 800d532:	47b8      	blx	r7
 800d534:	3001      	adds	r0, #1
 800d536:	f43f ae3e 	beq.w	800d1b6 <_printf_float+0xb6>
 800d53a:	f108 0801 	add.w	r8, r8, #1
 800d53e:	68e3      	ldr	r3, [r4, #12]
 800d540:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d542:	1a5b      	subs	r3, r3, r1
 800d544:	4543      	cmp	r3, r8
 800d546:	dcf0      	bgt.n	800d52a <_printf_float+0x42a>
 800d548:	e6fc      	b.n	800d344 <_printf_float+0x244>
 800d54a:	f04f 0800 	mov.w	r8, #0
 800d54e:	f104 0919 	add.w	r9, r4, #25
 800d552:	e7f4      	b.n	800d53e <_printf_float+0x43e>

0800d554 <_printf_common>:
 800d554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d558:	4616      	mov	r6, r2
 800d55a:	4698      	mov	r8, r3
 800d55c:	688a      	ldr	r2, [r1, #8]
 800d55e:	690b      	ldr	r3, [r1, #16]
 800d560:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d564:	4293      	cmp	r3, r2
 800d566:	bfb8      	it	lt
 800d568:	4613      	movlt	r3, r2
 800d56a:	6033      	str	r3, [r6, #0]
 800d56c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d570:	4607      	mov	r7, r0
 800d572:	460c      	mov	r4, r1
 800d574:	b10a      	cbz	r2, 800d57a <_printf_common+0x26>
 800d576:	3301      	adds	r3, #1
 800d578:	6033      	str	r3, [r6, #0]
 800d57a:	6823      	ldr	r3, [r4, #0]
 800d57c:	0699      	lsls	r1, r3, #26
 800d57e:	bf42      	ittt	mi
 800d580:	6833      	ldrmi	r3, [r6, #0]
 800d582:	3302      	addmi	r3, #2
 800d584:	6033      	strmi	r3, [r6, #0]
 800d586:	6825      	ldr	r5, [r4, #0]
 800d588:	f015 0506 	ands.w	r5, r5, #6
 800d58c:	d106      	bne.n	800d59c <_printf_common+0x48>
 800d58e:	f104 0a19 	add.w	sl, r4, #25
 800d592:	68e3      	ldr	r3, [r4, #12]
 800d594:	6832      	ldr	r2, [r6, #0]
 800d596:	1a9b      	subs	r3, r3, r2
 800d598:	42ab      	cmp	r3, r5
 800d59a:	dc26      	bgt.n	800d5ea <_printf_common+0x96>
 800d59c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d5a0:	6822      	ldr	r2, [r4, #0]
 800d5a2:	3b00      	subs	r3, #0
 800d5a4:	bf18      	it	ne
 800d5a6:	2301      	movne	r3, #1
 800d5a8:	0692      	lsls	r2, r2, #26
 800d5aa:	d42b      	bmi.n	800d604 <_printf_common+0xb0>
 800d5ac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d5b0:	4641      	mov	r1, r8
 800d5b2:	4638      	mov	r0, r7
 800d5b4:	47c8      	blx	r9
 800d5b6:	3001      	adds	r0, #1
 800d5b8:	d01e      	beq.n	800d5f8 <_printf_common+0xa4>
 800d5ba:	6823      	ldr	r3, [r4, #0]
 800d5bc:	6922      	ldr	r2, [r4, #16]
 800d5be:	f003 0306 	and.w	r3, r3, #6
 800d5c2:	2b04      	cmp	r3, #4
 800d5c4:	bf02      	ittt	eq
 800d5c6:	68e5      	ldreq	r5, [r4, #12]
 800d5c8:	6833      	ldreq	r3, [r6, #0]
 800d5ca:	1aed      	subeq	r5, r5, r3
 800d5cc:	68a3      	ldr	r3, [r4, #8]
 800d5ce:	bf0c      	ite	eq
 800d5d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d5d4:	2500      	movne	r5, #0
 800d5d6:	4293      	cmp	r3, r2
 800d5d8:	bfc4      	itt	gt
 800d5da:	1a9b      	subgt	r3, r3, r2
 800d5dc:	18ed      	addgt	r5, r5, r3
 800d5de:	2600      	movs	r6, #0
 800d5e0:	341a      	adds	r4, #26
 800d5e2:	42b5      	cmp	r5, r6
 800d5e4:	d11a      	bne.n	800d61c <_printf_common+0xc8>
 800d5e6:	2000      	movs	r0, #0
 800d5e8:	e008      	b.n	800d5fc <_printf_common+0xa8>
 800d5ea:	2301      	movs	r3, #1
 800d5ec:	4652      	mov	r2, sl
 800d5ee:	4641      	mov	r1, r8
 800d5f0:	4638      	mov	r0, r7
 800d5f2:	47c8      	blx	r9
 800d5f4:	3001      	adds	r0, #1
 800d5f6:	d103      	bne.n	800d600 <_printf_common+0xac>
 800d5f8:	f04f 30ff 	mov.w	r0, #4294967295
 800d5fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d600:	3501      	adds	r5, #1
 800d602:	e7c6      	b.n	800d592 <_printf_common+0x3e>
 800d604:	18e1      	adds	r1, r4, r3
 800d606:	1c5a      	adds	r2, r3, #1
 800d608:	2030      	movs	r0, #48	@ 0x30
 800d60a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d60e:	4422      	add	r2, r4
 800d610:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d614:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d618:	3302      	adds	r3, #2
 800d61a:	e7c7      	b.n	800d5ac <_printf_common+0x58>
 800d61c:	2301      	movs	r3, #1
 800d61e:	4622      	mov	r2, r4
 800d620:	4641      	mov	r1, r8
 800d622:	4638      	mov	r0, r7
 800d624:	47c8      	blx	r9
 800d626:	3001      	adds	r0, #1
 800d628:	d0e6      	beq.n	800d5f8 <_printf_common+0xa4>
 800d62a:	3601      	adds	r6, #1
 800d62c:	e7d9      	b.n	800d5e2 <_printf_common+0x8e>
	...

0800d630 <_printf_i>:
 800d630:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d634:	7e0f      	ldrb	r7, [r1, #24]
 800d636:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d638:	2f78      	cmp	r7, #120	@ 0x78
 800d63a:	4691      	mov	r9, r2
 800d63c:	4680      	mov	r8, r0
 800d63e:	460c      	mov	r4, r1
 800d640:	469a      	mov	sl, r3
 800d642:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d646:	d807      	bhi.n	800d658 <_printf_i+0x28>
 800d648:	2f62      	cmp	r7, #98	@ 0x62
 800d64a:	d80a      	bhi.n	800d662 <_printf_i+0x32>
 800d64c:	2f00      	cmp	r7, #0
 800d64e:	f000 80d1 	beq.w	800d7f4 <_printf_i+0x1c4>
 800d652:	2f58      	cmp	r7, #88	@ 0x58
 800d654:	f000 80b8 	beq.w	800d7c8 <_printf_i+0x198>
 800d658:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d65c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d660:	e03a      	b.n	800d6d8 <_printf_i+0xa8>
 800d662:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d666:	2b15      	cmp	r3, #21
 800d668:	d8f6      	bhi.n	800d658 <_printf_i+0x28>
 800d66a:	a101      	add	r1, pc, #4	@ (adr r1, 800d670 <_printf_i+0x40>)
 800d66c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d670:	0800d6c9 	.word	0x0800d6c9
 800d674:	0800d6dd 	.word	0x0800d6dd
 800d678:	0800d659 	.word	0x0800d659
 800d67c:	0800d659 	.word	0x0800d659
 800d680:	0800d659 	.word	0x0800d659
 800d684:	0800d659 	.word	0x0800d659
 800d688:	0800d6dd 	.word	0x0800d6dd
 800d68c:	0800d659 	.word	0x0800d659
 800d690:	0800d659 	.word	0x0800d659
 800d694:	0800d659 	.word	0x0800d659
 800d698:	0800d659 	.word	0x0800d659
 800d69c:	0800d7db 	.word	0x0800d7db
 800d6a0:	0800d707 	.word	0x0800d707
 800d6a4:	0800d795 	.word	0x0800d795
 800d6a8:	0800d659 	.word	0x0800d659
 800d6ac:	0800d659 	.word	0x0800d659
 800d6b0:	0800d7fd 	.word	0x0800d7fd
 800d6b4:	0800d659 	.word	0x0800d659
 800d6b8:	0800d707 	.word	0x0800d707
 800d6bc:	0800d659 	.word	0x0800d659
 800d6c0:	0800d659 	.word	0x0800d659
 800d6c4:	0800d79d 	.word	0x0800d79d
 800d6c8:	6833      	ldr	r3, [r6, #0]
 800d6ca:	1d1a      	adds	r2, r3, #4
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	6032      	str	r2, [r6, #0]
 800d6d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d6d4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d6d8:	2301      	movs	r3, #1
 800d6da:	e09c      	b.n	800d816 <_printf_i+0x1e6>
 800d6dc:	6833      	ldr	r3, [r6, #0]
 800d6de:	6820      	ldr	r0, [r4, #0]
 800d6e0:	1d19      	adds	r1, r3, #4
 800d6e2:	6031      	str	r1, [r6, #0]
 800d6e4:	0606      	lsls	r6, r0, #24
 800d6e6:	d501      	bpl.n	800d6ec <_printf_i+0xbc>
 800d6e8:	681d      	ldr	r5, [r3, #0]
 800d6ea:	e003      	b.n	800d6f4 <_printf_i+0xc4>
 800d6ec:	0645      	lsls	r5, r0, #25
 800d6ee:	d5fb      	bpl.n	800d6e8 <_printf_i+0xb8>
 800d6f0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d6f4:	2d00      	cmp	r5, #0
 800d6f6:	da03      	bge.n	800d700 <_printf_i+0xd0>
 800d6f8:	232d      	movs	r3, #45	@ 0x2d
 800d6fa:	426d      	negs	r5, r5
 800d6fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d700:	4858      	ldr	r0, [pc, #352]	@ (800d864 <_printf_i+0x234>)
 800d702:	230a      	movs	r3, #10
 800d704:	e011      	b.n	800d72a <_printf_i+0xfa>
 800d706:	6821      	ldr	r1, [r4, #0]
 800d708:	6833      	ldr	r3, [r6, #0]
 800d70a:	0608      	lsls	r0, r1, #24
 800d70c:	f853 5b04 	ldr.w	r5, [r3], #4
 800d710:	d402      	bmi.n	800d718 <_printf_i+0xe8>
 800d712:	0649      	lsls	r1, r1, #25
 800d714:	bf48      	it	mi
 800d716:	b2ad      	uxthmi	r5, r5
 800d718:	2f6f      	cmp	r7, #111	@ 0x6f
 800d71a:	4852      	ldr	r0, [pc, #328]	@ (800d864 <_printf_i+0x234>)
 800d71c:	6033      	str	r3, [r6, #0]
 800d71e:	bf14      	ite	ne
 800d720:	230a      	movne	r3, #10
 800d722:	2308      	moveq	r3, #8
 800d724:	2100      	movs	r1, #0
 800d726:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d72a:	6866      	ldr	r6, [r4, #4]
 800d72c:	60a6      	str	r6, [r4, #8]
 800d72e:	2e00      	cmp	r6, #0
 800d730:	db05      	blt.n	800d73e <_printf_i+0x10e>
 800d732:	6821      	ldr	r1, [r4, #0]
 800d734:	432e      	orrs	r6, r5
 800d736:	f021 0104 	bic.w	r1, r1, #4
 800d73a:	6021      	str	r1, [r4, #0]
 800d73c:	d04b      	beq.n	800d7d6 <_printf_i+0x1a6>
 800d73e:	4616      	mov	r6, r2
 800d740:	fbb5 f1f3 	udiv	r1, r5, r3
 800d744:	fb03 5711 	mls	r7, r3, r1, r5
 800d748:	5dc7      	ldrb	r7, [r0, r7]
 800d74a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d74e:	462f      	mov	r7, r5
 800d750:	42bb      	cmp	r3, r7
 800d752:	460d      	mov	r5, r1
 800d754:	d9f4      	bls.n	800d740 <_printf_i+0x110>
 800d756:	2b08      	cmp	r3, #8
 800d758:	d10b      	bne.n	800d772 <_printf_i+0x142>
 800d75a:	6823      	ldr	r3, [r4, #0]
 800d75c:	07df      	lsls	r7, r3, #31
 800d75e:	d508      	bpl.n	800d772 <_printf_i+0x142>
 800d760:	6923      	ldr	r3, [r4, #16]
 800d762:	6861      	ldr	r1, [r4, #4]
 800d764:	4299      	cmp	r1, r3
 800d766:	bfde      	ittt	le
 800d768:	2330      	movle	r3, #48	@ 0x30
 800d76a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d76e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d772:	1b92      	subs	r2, r2, r6
 800d774:	6122      	str	r2, [r4, #16]
 800d776:	f8cd a000 	str.w	sl, [sp]
 800d77a:	464b      	mov	r3, r9
 800d77c:	aa03      	add	r2, sp, #12
 800d77e:	4621      	mov	r1, r4
 800d780:	4640      	mov	r0, r8
 800d782:	f7ff fee7 	bl	800d554 <_printf_common>
 800d786:	3001      	adds	r0, #1
 800d788:	d14a      	bne.n	800d820 <_printf_i+0x1f0>
 800d78a:	f04f 30ff 	mov.w	r0, #4294967295
 800d78e:	b004      	add	sp, #16
 800d790:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d794:	6823      	ldr	r3, [r4, #0]
 800d796:	f043 0320 	orr.w	r3, r3, #32
 800d79a:	6023      	str	r3, [r4, #0]
 800d79c:	4832      	ldr	r0, [pc, #200]	@ (800d868 <_printf_i+0x238>)
 800d79e:	2778      	movs	r7, #120	@ 0x78
 800d7a0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d7a4:	6823      	ldr	r3, [r4, #0]
 800d7a6:	6831      	ldr	r1, [r6, #0]
 800d7a8:	061f      	lsls	r7, r3, #24
 800d7aa:	f851 5b04 	ldr.w	r5, [r1], #4
 800d7ae:	d402      	bmi.n	800d7b6 <_printf_i+0x186>
 800d7b0:	065f      	lsls	r7, r3, #25
 800d7b2:	bf48      	it	mi
 800d7b4:	b2ad      	uxthmi	r5, r5
 800d7b6:	6031      	str	r1, [r6, #0]
 800d7b8:	07d9      	lsls	r1, r3, #31
 800d7ba:	bf44      	itt	mi
 800d7bc:	f043 0320 	orrmi.w	r3, r3, #32
 800d7c0:	6023      	strmi	r3, [r4, #0]
 800d7c2:	b11d      	cbz	r5, 800d7cc <_printf_i+0x19c>
 800d7c4:	2310      	movs	r3, #16
 800d7c6:	e7ad      	b.n	800d724 <_printf_i+0xf4>
 800d7c8:	4826      	ldr	r0, [pc, #152]	@ (800d864 <_printf_i+0x234>)
 800d7ca:	e7e9      	b.n	800d7a0 <_printf_i+0x170>
 800d7cc:	6823      	ldr	r3, [r4, #0]
 800d7ce:	f023 0320 	bic.w	r3, r3, #32
 800d7d2:	6023      	str	r3, [r4, #0]
 800d7d4:	e7f6      	b.n	800d7c4 <_printf_i+0x194>
 800d7d6:	4616      	mov	r6, r2
 800d7d8:	e7bd      	b.n	800d756 <_printf_i+0x126>
 800d7da:	6833      	ldr	r3, [r6, #0]
 800d7dc:	6825      	ldr	r5, [r4, #0]
 800d7de:	6961      	ldr	r1, [r4, #20]
 800d7e0:	1d18      	adds	r0, r3, #4
 800d7e2:	6030      	str	r0, [r6, #0]
 800d7e4:	062e      	lsls	r6, r5, #24
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	d501      	bpl.n	800d7ee <_printf_i+0x1be>
 800d7ea:	6019      	str	r1, [r3, #0]
 800d7ec:	e002      	b.n	800d7f4 <_printf_i+0x1c4>
 800d7ee:	0668      	lsls	r0, r5, #25
 800d7f0:	d5fb      	bpl.n	800d7ea <_printf_i+0x1ba>
 800d7f2:	8019      	strh	r1, [r3, #0]
 800d7f4:	2300      	movs	r3, #0
 800d7f6:	6123      	str	r3, [r4, #16]
 800d7f8:	4616      	mov	r6, r2
 800d7fa:	e7bc      	b.n	800d776 <_printf_i+0x146>
 800d7fc:	6833      	ldr	r3, [r6, #0]
 800d7fe:	1d1a      	adds	r2, r3, #4
 800d800:	6032      	str	r2, [r6, #0]
 800d802:	681e      	ldr	r6, [r3, #0]
 800d804:	6862      	ldr	r2, [r4, #4]
 800d806:	2100      	movs	r1, #0
 800d808:	4630      	mov	r0, r6
 800d80a:	f7f2 fce1 	bl	80001d0 <memchr>
 800d80e:	b108      	cbz	r0, 800d814 <_printf_i+0x1e4>
 800d810:	1b80      	subs	r0, r0, r6
 800d812:	6060      	str	r0, [r4, #4]
 800d814:	6863      	ldr	r3, [r4, #4]
 800d816:	6123      	str	r3, [r4, #16]
 800d818:	2300      	movs	r3, #0
 800d81a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d81e:	e7aa      	b.n	800d776 <_printf_i+0x146>
 800d820:	6923      	ldr	r3, [r4, #16]
 800d822:	4632      	mov	r2, r6
 800d824:	4649      	mov	r1, r9
 800d826:	4640      	mov	r0, r8
 800d828:	47d0      	blx	sl
 800d82a:	3001      	adds	r0, #1
 800d82c:	d0ad      	beq.n	800d78a <_printf_i+0x15a>
 800d82e:	6823      	ldr	r3, [r4, #0]
 800d830:	079b      	lsls	r3, r3, #30
 800d832:	d413      	bmi.n	800d85c <_printf_i+0x22c>
 800d834:	68e0      	ldr	r0, [r4, #12]
 800d836:	9b03      	ldr	r3, [sp, #12]
 800d838:	4298      	cmp	r0, r3
 800d83a:	bfb8      	it	lt
 800d83c:	4618      	movlt	r0, r3
 800d83e:	e7a6      	b.n	800d78e <_printf_i+0x15e>
 800d840:	2301      	movs	r3, #1
 800d842:	4632      	mov	r2, r6
 800d844:	4649      	mov	r1, r9
 800d846:	4640      	mov	r0, r8
 800d848:	47d0      	blx	sl
 800d84a:	3001      	adds	r0, #1
 800d84c:	d09d      	beq.n	800d78a <_printf_i+0x15a>
 800d84e:	3501      	adds	r5, #1
 800d850:	68e3      	ldr	r3, [r4, #12]
 800d852:	9903      	ldr	r1, [sp, #12]
 800d854:	1a5b      	subs	r3, r3, r1
 800d856:	42ab      	cmp	r3, r5
 800d858:	dcf2      	bgt.n	800d840 <_printf_i+0x210>
 800d85a:	e7eb      	b.n	800d834 <_printf_i+0x204>
 800d85c:	2500      	movs	r5, #0
 800d85e:	f104 0619 	add.w	r6, r4, #25
 800d862:	e7f5      	b.n	800d850 <_printf_i+0x220>
 800d864:	080119d1 	.word	0x080119d1
 800d868:	080119e2 	.word	0x080119e2

0800d86c <_scanf_float>:
 800d86c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d870:	b087      	sub	sp, #28
 800d872:	4691      	mov	r9, r2
 800d874:	9303      	str	r3, [sp, #12]
 800d876:	688b      	ldr	r3, [r1, #8]
 800d878:	1e5a      	subs	r2, r3, #1
 800d87a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800d87e:	bf81      	itttt	hi
 800d880:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800d884:	eb03 0b05 	addhi.w	fp, r3, r5
 800d888:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d88c:	608b      	strhi	r3, [r1, #8]
 800d88e:	680b      	ldr	r3, [r1, #0]
 800d890:	460a      	mov	r2, r1
 800d892:	f04f 0500 	mov.w	r5, #0
 800d896:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800d89a:	f842 3b1c 	str.w	r3, [r2], #28
 800d89e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800d8a2:	4680      	mov	r8, r0
 800d8a4:	460c      	mov	r4, r1
 800d8a6:	bf98      	it	ls
 800d8a8:	f04f 0b00 	movls.w	fp, #0
 800d8ac:	9201      	str	r2, [sp, #4]
 800d8ae:	4616      	mov	r6, r2
 800d8b0:	46aa      	mov	sl, r5
 800d8b2:	462f      	mov	r7, r5
 800d8b4:	9502      	str	r5, [sp, #8]
 800d8b6:	68a2      	ldr	r2, [r4, #8]
 800d8b8:	b15a      	cbz	r2, 800d8d2 <_scanf_float+0x66>
 800d8ba:	f8d9 3000 	ldr.w	r3, [r9]
 800d8be:	781b      	ldrb	r3, [r3, #0]
 800d8c0:	2b4e      	cmp	r3, #78	@ 0x4e
 800d8c2:	d863      	bhi.n	800d98c <_scanf_float+0x120>
 800d8c4:	2b40      	cmp	r3, #64	@ 0x40
 800d8c6:	d83b      	bhi.n	800d940 <_scanf_float+0xd4>
 800d8c8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800d8cc:	b2c8      	uxtb	r0, r1
 800d8ce:	280e      	cmp	r0, #14
 800d8d0:	d939      	bls.n	800d946 <_scanf_float+0xda>
 800d8d2:	b11f      	cbz	r7, 800d8dc <_scanf_float+0x70>
 800d8d4:	6823      	ldr	r3, [r4, #0]
 800d8d6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d8da:	6023      	str	r3, [r4, #0]
 800d8dc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d8e0:	f1ba 0f01 	cmp.w	sl, #1
 800d8e4:	f200 8114 	bhi.w	800db10 <_scanf_float+0x2a4>
 800d8e8:	9b01      	ldr	r3, [sp, #4]
 800d8ea:	429e      	cmp	r6, r3
 800d8ec:	f200 8105 	bhi.w	800dafa <_scanf_float+0x28e>
 800d8f0:	2001      	movs	r0, #1
 800d8f2:	b007      	add	sp, #28
 800d8f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8f8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800d8fc:	2a0d      	cmp	r2, #13
 800d8fe:	d8e8      	bhi.n	800d8d2 <_scanf_float+0x66>
 800d900:	a101      	add	r1, pc, #4	@ (adr r1, 800d908 <_scanf_float+0x9c>)
 800d902:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d906:	bf00      	nop
 800d908:	0800da51 	.word	0x0800da51
 800d90c:	0800d8d3 	.word	0x0800d8d3
 800d910:	0800d8d3 	.word	0x0800d8d3
 800d914:	0800d8d3 	.word	0x0800d8d3
 800d918:	0800daad 	.word	0x0800daad
 800d91c:	0800da87 	.word	0x0800da87
 800d920:	0800d8d3 	.word	0x0800d8d3
 800d924:	0800d8d3 	.word	0x0800d8d3
 800d928:	0800da5f 	.word	0x0800da5f
 800d92c:	0800d8d3 	.word	0x0800d8d3
 800d930:	0800d8d3 	.word	0x0800d8d3
 800d934:	0800d8d3 	.word	0x0800d8d3
 800d938:	0800d8d3 	.word	0x0800d8d3
 800d93c:	0800da1b 	.word	0x0800da1b
 800d940:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800d944:	e7da      	b.n	800d8fc <_scanf_float+0x90>
 800d946:	290e      	cmp	r1, #14
 800d948:	d8c3      	bhi.n	800d8d2 <_scanf_float+0x66>
 800d94a:	a001      	add	r0, pc, #4	@ (adr r0, 800d950 <_scanf_float+0xe4>)
 800d94c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800d950:	0800da0b 	.word	0x0800da0b
 800d954:	0800d8d3 	.word	0x0800d8d3
 800d958:	0800da0b 	.word	0x0800da0b
 800d95c:	0800da9b 	.word	0x0800da9b
 800d960:	0800d8d3 	.word	0x0800d8d3
 800d964:	0800d9ad 	.word	0x0800d9ad
 800d968:	0800d9f1 	.word	0x0800d9f1
 800d96c:	0800d9f1 	.word	0x0800d9f1
 800d970:	0800d9f1 	.word	0x0800d9f1
 800d974:	0800d9f1 	.word	0x0800d9f1
 800d978:	0800d9f1 	.word	0x0800d9f1
 800d97c:	0800d9f1 	.word	0x0800d9f1
 800d980:	0800d9f1 	.word	0x0800d9f1
 800d984:	0800d9f1 	.word	0x0800d9f1
 800d988:	0800d9f1 	.word	0x0800d9f1
 800d98c:	2b6e      	cmp	r3, #110	@ 0x6e
 800d98e:	d809      	bhi.n	800d9a4 <_scanf_float+0x138>
 800d990:	2b60      	cmp	r3, #96	@ 0x60
 800d992:	d8b1      	bhi.n	800d8f8 <_scanf_float+0x8c>
 800d994:	2b54      	cmp	r3, #84	@ 0x54
 800d996:	d07b      	beq.n	800da90 <_scanf_float+0x224>
 800d998:	2b59      	cmp	r3, #89	@ 0x59
 800d99a:	d19a      	bne.n	800d8d2 <_scanf_float+0x66>
 800d99c:	2d07      	cmp	r5, #7
 800d99e:	d198      	bne.n	800d8d2 <_scanf_float+0x66>
 800d9a0:	2508      	movs	r5, #8
 800d9a2:	e02f      	b.n	800da04 <_scanf_float+0x198>
 800d9a4:	2b74      	cmp	r3, #116	@ 0x74
 800d9a6:	d073      	beq.n	800da90 <_scanf_float+0x224>
 800d9a8:	2b79      	cmp	r3, #121	@ 0x79
 800d9aa:	e7f6      	b.n	800d99a <_scanf_float+0x12e>
 800d9ac:	6821      	ldr	r1, [r4, #0]
 800d9ae:	05c8      	lsls	r0, r1, #23
 800d9b0:	d51e      	bpl.n	800d9f0 <_scanf_float+0x184>
 800d9b2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800d9b6:	6021      	str	r1, [r4, #0]
 800d9b8:	3701      	adds	r7, #1
 800d9ba:	f1bb 0f00 	cmp.w	fp, #0
 800d9be:	d003      	beq.n	800d9c8 <_scanf_float+0x15c>
 800d9c0:	3201      	adds	r2, #1
 800d9c2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d9c6:	60a2      	str	r2, [r4, #8]
 800d9c8:	68a3      	ldr	r3, [r4, #8]
 800d9ca:	3b01      	subs	r3, #1
 800d9cc:	60a3      	str	r3, [r4, #8]
 800d9ce:	6923      	ldr	r3, [r4, #16]
 800d9d0:	3301      	adds	r3, #1
 800d9d2:	6123      	str	r3, [r4, #16]
 800d9d4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800d9d8:	3b01      	subs	r3, #1
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	f8c9 3004 	str.w	r3, [r9, #4]
 800d9e0:	f340 8082 	ble.w	800dae8 <_scanf_float+0x27c>
 800d9e4:	f8d9 3000 	ldr.w	r3, [r9]
 800d9e8:	3301      	adds	r3, #1
 800d9ea:	f8c9 3000 	str.w	r3, [r9]
 800d9ee:	e762      	b.n	800d8b6 <_scanf_float+0x4a>
 800d9f0:	eb1a 0105 	adds.w	r1, sl, r5
 800d9f4:	f47f af6d 	bne.w	800d8d2 <_scanf_float+0x66>
 800d9f8:	6822      	ldr	r2, [r4, #0]
 800d9fa:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800d9fe:	6022      	str	r2, [r4, #0]
 800da00:	460d      	mov	r5, r1
 800da02:	468a      	mov	sl, r1
 800da04:	f806 3b01 	strb.w	r3, [r6], #1
 800da08:	e7de      	b.n	800d9c8 <_scanf_float+0x15c>
 800da0a:	6822      	ldr	r2, [r4, #0]
 800da0c:	0610      	lsls	r0, r2, #24
 800da0e:	f57f af60 	bpl.w	800d8d2 <_scanf_float+0x66>
 800da12:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800da16:	6022      	str	r2, [r4, #0]
 800da18:	e7f4      	b.n	800da04 <_scanf_float+0x198>
 800da1a:	f1ba 0f00 	cmp.w	sl, #0
 800da1e:	d10c      	bne.n	800da3a <_scanf_float+0x1ce>
 800da20:	b977      	cbnz	r7, 800da40 <_scanf_float+0x1d4>
 800da22:	6822      	ldr	r2, [r4, #0]
 800da24:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800da28:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800da2c:	d108      	bne.n	800da40 <_scanf_float+0x1d4>
 800da2e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800da32:	6022      	str	r2, [r4, #0]
 800da34:	f04f 0a01 	mov.w	sl, #1
 800da38:	e7e4      	b.n	800da04 <_scanf_float+0x198>
 800da3a:	f1ba 0f02 	cmp.w	sl, #2
 800da3e:	d050      	beq.n	800dae2 <_scanf_float+0x276>
 800da40:	2d01      	cmp	r5, #1
 800da42:	d002      	beq.n	800da4a <_scanf_float+0x1de>
 800da44:	2d04      	cmp	r5, #4
 800da46:	f47f af44 	bne.w	800d8d2 <_scanf_float+0x66>
 800da4a:	3501      	adds	r5, #1
 800da4c:	b2ed      	uxtb	r5, r5
 800da4e:	e7d9      	b.n	800da04 <_scanf_float+0x198>
 800da50:	f1ba 0f01 	cmp.w	sl, #1
 800da54:	f47f af3d 	bne.w	800d8d2 <_scanf_float+0x66>
 800da58:	f04f 0a02 	mov.w	sl, #2
 800da5c:	e7d2      	b.n	800da04 <_scanf_float+0x198>
 800da5e:	b975      	cbnz	r5, 800da7e <_scanf_float+0x212>
 800da60:	2f00      	cmp	r7, #0
 800da62:	f47f af37 	bne.w	800d8d4 <_scanf_float+0x68>
 800da66:	6822      	ldr	r2, [r4, #0]
 800da68:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800da6c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800da70:	f040 8103 	bne.w	800dc7a <_scanf_float+0x40e>
 800da74:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800da78:	6022      	str	r2, [r4, #0]
 800da7a:	2501      	movs	r5, #1
 800da7c:	e7c2      	b.n	800da04 <_scanf_float+0x198>
 800da7e:	2d03      	cmp	r5, #3
 800da80:	d0e3      	beq.n	800da4a <_scanf_float+0x1de>
 800da82:	2d05      	cmp	r5, #5
 800da84:	e7df      	b.n	800da46 <_scanf_float+0x1da>
 800da86:	2d02      	cmp	r5, #2
 800da88:	f47f af23 	bne.w	800d8d2 <_scanf_float+0x66>
 800da8c:	2503      	movs	r5, #3
 800da8e:	e7b9      	b.n	800da04 <_scanf_float+0x198>
 800da90:	2d06      	cmp	r5, #6
 800da92:	f47f af1e 	bne.w	800d8d2 <_scanf_float+0x66>
 800da96:	2507      	movs	r5, #7
 800da98:	e7b4      	b.n	800da04 <_scanf_float+0x198>
 800da9a:	6822      	ldr	r2, [r4, #0]
 800da9c:	0591      	lsls	r1, r2, #22
 800da9e:	f57f af18 	bpl.w	800d8d2 <_scanf_float+0x66>
 800daa2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800daa6:	6022      	str	r2, [r4, #0]
 800daa8:	9702      	str	r7, [sp, #8]
 800daaa:	e7ab      	b.n	800da04 <_scanf_float+0x198>
 800daac:	6822      	ldr	r2, [r4, #0]
 800daae:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800dab2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800dab6:	d005      	beq.n	800dac4 <_scanf_float+0x258>
 800dab8:	0550      	lsls	r0, r2, #21
 800daba:	f57f af0a 	bpl.w	800d8d2 <_scanf_float+0x66>
 800dabe:	2f00      	cmp	r7, #0
 800dac0:	f000 80db 	beq.w	800dc7a <_scanf_float+0x40e>
 800dac4:	0591      	lsls	r1, r2, #22
 800dac6:	bf58      	it	pl
 800dac8:	9902      	ldrpl	r1, [sp, #8]
 800daca:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800dace:	bf58      	it	pl
 800dad0:	1a79      	subpl	r1, r7, r1
 800dad2:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800dad6:	bf58      	it	pl
 800dad8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800dadc:	6022      	str	r2, [r4, #0]
 800dade:	2700      	movs	r7, #0
 800dae0:	e790      	b.n	800da04 <_scanf_float+0x198>
 800dae2:	f04f 0a03 	mov.w	sl, #3
 800dae6:	e78d      	b.n	800da04 <_scanf_float+0x198>
 800dae8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800daec:	4649      	mov	r1, r9
 800daee:	4640      	mov	r0, r8
 800daf0:	4798      	blx	r3
 800daf2:	2800      	cmp	r0, #0
 800daf4:	f43f aedf 	beq.w	800d8b6 <_scanf_float+0x4a>
 800daf8:	e6eb      	b.n	800d8d2 <_scanf_float+0x66>
 800dafa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dafe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800db02:	464a      	mov	r2, r9
 800db04:	4640      	mov	r0, r8
 800db06:	4798      	blx	r3
 800db08:	6923      	ldr	r3, [r4, #16]
 800db0a:	3b01      	subs	r3, #1
 800db0c:	6123      	str	r3, [r4, #16]
 800db0e:	e6eb      	b.n	800d8e8 <_scanf_float+0x7c>
 800db10:	1e6b      	subs	r3, r5, #1
 800db12:	2b06      	cmp	r3, #6
 800db14:	d824      	bhi.n	800db60 <_scanf_float+0x2f4>
 800db16:	2d02      	cmp	r5, #2
 800db18:	d836      	bhi.n	800db88 <_scanf_float+0x31c>
 800db1a:	9b01      	ldr	r3, [sp, #4]
 800db1c:	429e      	cmp	r6, r3
 800db1e:	f67f aee7 	bls.w	800d8f0 <_scanf_float+0x84>
 800db22:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800db26:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800db2a:	464a      	mov	r2, r9
 800db2c:	4640      	mov	r0, r8
 800db2e:	4798      	blx	r3
 800db30:	6923      	ldr	r3, [r4, #16]
 800db32:	3b01      	subs	r3, #1
 800db34:	6123      	str	r3, [r4, #16]
 800db36:	e7f0      	b.n	800db1a <_scanf_float+0x2ae>
 800db38:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800db3c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800db40:	464a      	mov	r2, r9
 800db42:	4640      	mov	r0, r8
 800db44:	4798      	blx	r3
 800db46:	6923      	ldr	r3, [r4, #16]
 800db48:	3b01      	subs	r3, #1
 800db4a:	6123      	str	r3, [r4, #16]
 800db4c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800db50:	fa5f fa8a 	uxtb.w	sl, sl
 800db54:	f1ba 0f02 	cmp.w	sl, #2
 800db58:	d1ee      	bne.n	800db38 <_scanf_float+0x2cc>
 800db5a:	3d03      	subs	r5, #3
 800db5c:	b2ed      	uxtb	r5, r5
 800db5e:	1b76      	subs	r6, r6, r5
 800db60:	6823      	ldr	r3, [r4, #0]
 800db62:	05da      	lsls	r2, r3, #23
 800db64:	d530      	bpl.n	800dbc8 <_scanf_float+0x35c>
 800db66:	055b      	lsls	r3, r3, #21
 800db68:	d511      	bpl.n	800db8e <_scanf_float+0x322>
 800db6a:	9b01      	ldr	r3, [sp, #4]
 800db6c:	429e      	cmp	r6, r3
 800db6e:	f67f aebf 	bls.w	800d8f0 <_scanf_float+0x84>
 800db72:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800db76:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800db7a:	464a      	mov	r2, r9
 800db7c:	4640      	mov	r0, r8
 800db7e:	4798      	blx	r3
 800db80:	6923      	ldr	r3, [r4, #16]
 800db82:	3b01      	subs	r3, #1
 800db84:	6123      	str	r3, [r4, #16]
 800db86:	e7f0      	b.n	800db6a <_scanf_float+0x2fe>
 800db88:	46aa      	mov	sl, r5
 800db8a:	46b3      	mov	fp, r6
 800db8c:	e7de      	b.n	800db4c <_scanf_float+0x2e0>
 800db8e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800db92:	6923      	ldr	r3, [r4, #16]
 800db94:	2965      	cmp	r1, #101	@ 0x65
 800db96:	f103 33ff 	add.w	r3, r3, #4294967295
 800db9a:	f106 35ff 	add.w	r5, r6, #4294967295
 800db9e:	6123      	str	r3, [r4, #16]
 800dba0:	d00c      	beq.n	800dbbc <_scanf_float+0x350>
 800dba2:	2945      	cmp	r1, #69	@ 0x45
 800dba4:	d00a      	beq.n	800dbbc <_scanf_float+0x350>
 800dba6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dbaa:	464a      	mov	r2, r9
 800dbac:	4640      	mov	r0, r8
 800dbae:	4798      	blx	r3
 800dbb0:	6923      	ldr	r3, [r4, #16]
 800dbb2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800dbb6:	3b01      	subs	r3, #1
 800dbb8:	1eb5      	subs	r5, r6, #2
 800dbba:	6123      	str	r3, [r4, #16]
 800dbbc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dbc0:	464a      	mov	r2, r9
 800dbc2:	4640      	mov	r0, r8
 800dbc4:	4798      	blx	r3
 800dbc6:	462e      	mov	r6, r5
 800dbc8:	6822      	ldr	r2, [r4, #0]
 800dbca:	f012 0210 	ands.w	r2, r2, #16
 800dbce:	d001      	beq.n	800dbd4 <_scanf_float+0x368>
 800dbd0:	2000      	movs	r0, #0
 800dbd2:	e68e      	b.n	800d8f2 <_scanf_float+0x86>
 800dbd4:	7032      	strb	r2, [r6, #0]
 800dbd6:	6823      	ldr	r3, [r4, #0]
 800dbd8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800dbdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dbe0:	d125      	bne.n	800dc2e <_scanf_float+0x3c2>
 800dbe2:	9b02      	ldr	r3, [sp, #8]
 800dbe4:	429f      	cmp	r7, r3
 800dbe6:	d00a      	beq.n	800dbfe <_scanf_float+0x392>
 800dbe8:	1bda      	subs	r2, r3, r7
 800dbea:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800dbee:	429e      	cmp	r6, r3
 800dbf0:	bf28      	it	cs
 800dbf2:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800dbf6:	4922      	ldr	r1, [pc, #136]	@ (800dc80 <_scanf_float+0x414>)
 800dbf8:	4630      	mov	r0, r6
 800dbfa:	f000 f93d 	bl	800de78 <siprintf>
 800dbfe:	9901      	ldr	r1, [sp, #4]
 800dc00:	2200      	movs	r2, #0
 800dc02:	4640      	mov	r0, r8
 800dc04:	f002 fc54 	bl	80104b0 <_strtod_r>
 800dc08:	9b03      	ldr	r3, [sp, #12]
 800dc0a:	6821      	ldr	r1, [r4, #0]
 800dc0c:	681b      	ldr	r3, [r3, #0]
 800dc0e:	f011 0f02 	tst.w	r1, #2
 800dc12:	ec57 6b10 	vmov	r6, r7, d0
 800dc16:	f103 0204 	add.w	r2, r3, #4
 800dc1a:	d015      	beq.n	800dc48 <_scanf_float+0x3dc>
 800dc1c:	9903      	ldr	r1, [sp, #12]
 800dc1e:	600a      	str	r2, [r1, #0]
 800dc20:	681b      	ldr	r3, [r3, #0]
 800dc22:	e9c3 6700 	strd	r6, r7, [r3]
 800dc26:	68e3      	ldr	r3, [r4, #12]
 800dc28:	3301      	adds	r3, #1
 800dc2a:	60e3      	str	r3, [r4, #12]
 800dc2c:	e7d0      	b.n	800dbd0 <_scanf_float+0x364>
 800dc2e:	9b04      	ldr	r3, [sp, #16]
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d0e4      	beq.n	800dbfe <_scanf_float+0x392>
 800dc34:	9905      	ldr	r1, [sp, #20]
 800dc36:	230a      	movs	r3, #10
 800dc38:	3101      	adds	r1, #1
 800dc3a:	4640      	mov	r0, r8
 800dc3c:	f002 fcb8 	bl	80105b0 <_strtol_r>
 800dc40:	9b04      	ldr	r3, [sp, #16]
 800dc42:	9e05      	ldr	r6, [sp, #20]
 800dc44:	1ac2      	subs	r2, r0, r3
 800dc46:	e7d0      	b.n	800dbea <_scanf_float+0x37e>
 800dc48:	f011 0f04 	tst.w	r1, #4
 800dc4c:	9903      	ldr	r1, [sp, #12]
 800dc4e:	600a      	str	r2, [r1, #0]
 800dc50:	d1e6      	bne.n	800dc20 <_scanf_float+0x3b4>
 800dc52:	681d      	ldr	r5, [r3, #0]
 800dc54:	4632      	mov	r2, r6
 800dc56:	463b      	mov	r3, r7
 800dc58:	4630      	mov	r0, r6
 800dc5a:	4639      	mov	r1, r7
 800dc5c:	f7f2 ff66 	bl	8000b2c <__aeabi_dcmpun>
 800dc60:	b128      	cbz	r0, 800dc6e <_scanf_float+0x402>
 800dc62:	4808      	ldr	r0, [pc, #32]	@ (800dc84 <_scanf_float+0x418>)
 800dc64:	f000 f9fc 	bl	800e060 <nanf>
 800dc68:	ed85 0a00 	vstr	s0, [r5]
 800dc6c:	e7db      	b.n	800dc26 <_scanf_float+0x3ba>
 800dc6e:	4630      	mov	r0, r6
 800dc70:	4639      	mov	r1, r7
 800dc72:	f7f2 ffb9 	bl	8000be8 <__aeabi_d2f>
 800dc76:	6028      	str	r0, [r5, #0]
 800dc78:	e7d5      	b.n	800dc26 <_scanf_float+0x3ba>
 800dc7a:	2700      	movs	r7, #0
 800dc7c:	e62e      	b.n	800d8dc <_scanf_float+0x70>
 800dc7e:	bf00      	nop
 800dc80:	080119f3 	.word	0x080119f3
 800dc84:	08011a33 	.word	0x08011a33

0800dc88 <std>:
 800dc88:	2300      	movs	r3, #0
 800dc8a:	b510      	push	{r4, lr}
 800dc8c:	4604      	mov	r4, r0
 800dc8e:	e9c0 3300 	strd	r3, r3, [r0]
 800dc92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800dc96:	6083      	str	r3, [r0, #8]
 800dc98:	8181      	strh	r1, [r0, #12]
 800dc9a:	6643      	str	r3, [r0, #100]	@ 0x64
 800dc9c:	81c2      	strh	r2, [r0, #14]
 800dc9e:	6183      	str	r3, [r0, #24]
 800dca0:	4619      	mov	r1, r3
 800dca2:	2208      	movs	r2, #8
 800dca4:	305c      	adds	r0, #92	@ 0x5c
 800dca6:	f000 f94c 	bl	800df42 <memset>
 800dcaa:	4b0d      	ldr	r3, [pc, #52]	@ (800dce0 <std+0x58>)
 800dcac:	6263      	str	r3, [r4, #36]	@ 0x24
 800dcae:	4b0d      	ldr	r3, [pc, #52]	@ (800dce4 <std+0x5c>)
 800dcb0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800dcb2:	4b0d      	ldr	r3, [pc, #52]	@ (800dce8 <std+0x60>)
 800dcb4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800dcb6:	4b0d      	ldr	r3, [pc, #52]	@ (800dcec <std+0x64>)
 800dcb8:	6323      	str	r3, [r4, #48]	@ 0x30
 800dcba:	4b0d      	ldr	r3, [pc, #52]	@ (800dcf0 <std+0x68>)
 800dcbc:	6224      	str	r4, [r4, #32]
 800dcbe:	429c      	cmp	r4, r3
 800dcc0:	d006      	beq.n	800dcd0 <std+0x48>
 800dcc2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800dcc6:	4294      	cmp	r4, r2
 800dcc8:	d002      	beq.n	800dcd0 <std+0x48>
 800dcca:	33d0      	adds	r3, #208	@ 0xd0
 800dccc:	429c      	cmp	r4, r3
 800dcce:	d105      	bne.n	800dcdc <std+0x54>
 800dcd0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800dcd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dcd8:	f000 b9b0 	b.w	800e03c <__retarget_lock_init_recursive>
 800dcdc:	bd10      	pop	{r4, pc}
 800dcde:	bf00      	nop
 800dce0:	0800debd 	.word	0x0800debd
 800dce4:	0800dedf 	.word	0x0800dedf
 800dce8:	0800df17 	.word	0x0800df17
 800dcec:	0800df3b 	.word	0x0800df3b
 800dcf0:	20002fc0 	.word	0x20002fc0

0800dcf4 <stdio_exit_handler>:
 800dcf4:	4a02      	ldr	r2, [pc, #8]	@ (800dd00 <stdio_exit_handler+0xc>)
 800dcf6:	4903      	ldr	r1, [pc, #12]	@ (800dd04 <stdio_exit_handler+0x10>)
 800dcf8:	4803      	ldr	r0, [pc, #12]	@ (800dd08 <stdio_exit_handler+0x14>)
 800dcfa:	f000 b869 	b.w	800ddd0 <_fwalk_sglue>
 800dcfe:	bf00      	nop
 800dd00:	2000004c 	.word	0x2000004c
 800dd04:	0801096d 	.word	0x0801096d
 800dd08:	2000005c 	.word	0x2000005c

0800dd0c <cleanup_stdio>:
 800dd0c:	6841      	ldr	r1, [r0, #4]
 800dd0e:	4b0c      	ldr	r3, [pc, #48]	@ (800dd40 <cleanup_stdio+0x34>)
 800dd10:	4299      	cmp	r1, r3
 800dd12:	b510      	push	{r4, lr}
 800dd14:	4604      	mov	r4, r0
 800dd16:	d001      	beq.n	800dd1c <cleanup_stdio+0x10>
 800dd18:	f002 fe28 	bl	801096c <_fflush_r>
 800dd1c:	68a1      	ldr	r1, [r4, #8]
 800dd1e:	4b09      	ldr	r3, [pc, #36]	@ (800dd44 <cleanup_stdio+0x38>)
 800dd20:	4299      	cmp	r1, r3
 800dd22:	d002      	beq.n	800dd2a <cleanup_stdio+0x1e>
 800dd24:	4620      	mov	r0, r4
 800dd26:	f002 fe21 	bl	801096c <_fflush_r>
 800dd2a:	68e1      	ldr	r1, [r4, #12]
 800dd2c:	4b06      	ldr	r3, [pc, #24]	@ (800dd48 <cleanup_stdio+0x3c>)
 800dd2e:	4299      	cmp	r1, r3
 800dd30:	d004      	beq.n	800dd3c <cleanup_stdio+0x30>
 800dd32:	4620      	mov	r0, r4
 800dd34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dd38:	f002 be18 	b.w	801096c <_fflush_r>
 800dd3c:	bd10      	pop	{r4, pc}
 800dd3e:	bf00      	nop
 800dd40:	20002fc0 	.word	0x20002fc0
 800dd44:	20003028 	.word	0x20003028
 800dd48:	20003090 	.word	0x20003090

0800dd4c <global_stdio_init.part.0>:
 800dd4c:	b510      	push	{r4, lr}
 800dd4e:	4b0b      	ldr	r3, [pc, #44]	@ (800dd7c <global_stdio_init.part.0+0x30>)
 800dd50:	4c0b      	ldr	r4, [pc, #44]	@ (800dd80 <global_stdio_init.part.0+0x34>)
 800dd52:	4a0c      	ldr	r2, [pc, #48]	@ (800dd84 <global_stdio_init.part.0+0x38>)
 800dd54:	601a      	str	r2, [r3, #0]
 800dd56:	4620      	mov	r0, r4
 800dd58:	2200      	movs	r2, #0
 800dd5a:	2104      	movs	r1, #4
 800dd5c:	f7ff ff94 	bl	800dc88 <std>
 800dd60:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800dd64:	2201      	movs	r2, #1
 800dd66:	2109      	movs	r1, #9
 800dd68:	f7ff ff8e 	bl	800dc88 <std>
 800dd6c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800dd70:	2202      	movs	r2, #2
 800dd72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dd76:	2112      	movs	r1, #18
 800dd78:	f7ff bf86 	b.w	800dc88 <std>
 800dd7c:	200030f8 	.word	0x200030f8
 800dd80:	20002fc0 	.word	0x20002fc0
 800dd84:	0800dcf5 	.word	0x0800dcf5

0800dd88 <__sfp_lock_acquire>:
 800dd88:	4801      	ldr	r0, [pc, #4]	@ (800dd90 <__sfp_lock_acquire+0x8>)
 800dd8a:	f000 b958 	b.w	800e03e <__retarget_lock_acquire_recursive>
 800dd8e:	bf00      	nop
 800dd90:	20003101 	.word	0x20003101

0800dd94 <__sfp_lock_release>:
 800dd94:	4801      	ldr	r0, [pc, #4]	@ (800dd9c <__sfp_lock_release+0x8>)
 800dd96:	f000 b953 	b.w	800e040 <__retarget_lock_release_recursive>
 800dd9a:	bf00      	nop
 800dd9c:	20003101 	.word	0x20003101

0800dda0 <__sinit>:
 800dda0:	b510      	push	{r4, lr}
 800dda2:	4604      	mov	r4, r0
 800dda4:	f7ff fff0 	bl	800dd88 <__sfp_lock_acquire>
 800dda8:	6a23      	ldr	r3, [r4, #32]
 800ddaa:	b11b      	cbz	r3, 800ddb4 <__sinit+0x14>
 800ddac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ddb0:	f7ff bff0 	b.w	800dd94 <__sfp_lock_release>
 800ddb4:	4b04      	ldr	r3, [pc, #16]	@ (800ddc8 <__sinit+0x28>)
 800ddb6:	6223      	str	r3, [r4, #32]
 800ddb8:	4b04      	ldr	r3, [pc, #16]	@ (800ddcc <__sinit+0x2c>)
 800ddba:	681b      	ldr	r3, [r3, #0]
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d1f5      	bne.n	800ddac <__sinit+0xc>
 800ddc0:	f7ff ffc4 	bl	800dd4c <global_stdio_init.part.0>
 800ddc4:	e7f2      	b.n	800ddac <__sinit+0xc>
 800ddc6:	bf00      	nop
 800ddc8:	0800dd0d 	.word	0x0800dd0d
 800ddcc:	200030f8 	.word	0x200030f8

0800ddd0 <_fwalk_sglue>:
 800ddd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ddd4:	4607      	mov	r7, r0
 800ddd6:	4688      	mov	r8, r1
 800ddd8:	4614      	mov	r4, r2
 800ddda:	2600      	movs	r6, #0
 800dddc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800dde0:	f1b9 0901 	subs.w	r9, r9, #1
 800dde4:	d505      	bpl.n	800ddf2 <_fwalk_sglue+0x22>
 800dde6:	6824      	ldr	r4, [r4, #0]
 800dde8:	2c00      	cmp	r4, #0
 800ddea:	d1f7      	bne.n	800dddc <_fwalk_sglue+0xc>
 800ddec:	4630      	mov	r0, r6
 800ddee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ddf2:	89ab      	ldrh	r3, [r5, #12]
 800ddf4:	2b01      	cmp	r3, #1
 800ddf6:	d907      	bls.n	800de08 <_fwalk_sglue+0x38>
 800ddf8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ddfc:	3301      	adds	r3, #1
 800ddfe:	d003      	beq.n	800de08 <_fwalk_sglue+0x38>
 800de00:	4629      	mov	r1, r5
 800de02:	4638      	mov	r0, r7
 800de04:	47c0      	blx	r8
 800de06:	4306      	orrs	r6, r0
 800de08:	3568      	adds	r5, #104	@ 0x68
 800de0a:	e7e9      	b.n	800dde0 <_fwalk_sglue+0x10>

0800de0c <sniprintf>:
 800de0c:	b40c      	push	{r2, r3}
 800de0e:	b530      	push	{r4, r5, lr}
 800de10:	4b18      	ldr	r3, [pc, #96]	@ (800de74 <sniprintf+0x68>)
 800de12:	1e0c      	subs	r4, r1, #0
 800de14:	681d      	ldr	r5, [r3, #0]
 800de16:	b09d      	sub	sp, #116	@ 0x74
 800de18:	da08      	bge.n	800de2c <sniprintf+0x20>
 800de1a:	238b      	movs	r3, #139	@ 0x8b
 800de1c:	602b      	str	r3, [r5, #0]
 800de1e:	f04f 30ff 	mov.w	r0, #4294967295
 800de22:	b01d      	add	sp, #116	@ 0x74
 800de24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800de28:	b002      	add	sp, #8
 800de2a:	4770      	bx	lr
 800de2c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800de30:	f8ad 3014 	strh.w	r3, [sp, #20]
 800de34:	f04f 0300 	mov.w	r3, #0
 800de38:	931b      	str	r3, [sp, #108]	@ 0x6c
 800de3a:	bf14      	ite	ne
 800de3c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800de40:	4623      	moveq	r3, r4
 800de42:	9304      	str	r3, [sp, #16]
 800de44:	9307      	str	r3, [sp, #28]
 800de46:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800de4a:	9002      	str	r0, [sp, #8]
 800de4c:	9006      	str	r0, [sp, #24]
 800de4e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800de52:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800de54:	ab21      	add	r3, sp, #132	@ 0x84
 800de56:	a902      	add	r1, sp, #8
 800de58:	4628      	mov	r0, r5
 800de5a:	9301      	str	r3, [sp, #4]
 800de5c:	f002 fc06 	bl	801066c <_svfiprintf_r>
 800de60:	1c43      	adds	r3, r0, #1
 800de62:	bfbc      	itt	lt
 800de64:	238b      	movlt	r3, #139	@ 0x8b
 800de66:	602b      	strlt	r3, [r5, #0]
 800de68:	2c00      	cmp	r4, #0
 800de6a:	d0da      	beq.n	800de22 <sniprintf+0x16>
 800de6c:	9b02      	ldr	r3, [sp, #8]
 800de6e:	2200      	movs	r2, #0
 800de70:	701a      	strb	r2, [r3, #0]
 800de72:	e7d6      	b.n	800de22 <sniprintf+0x16>
 800de74:	20000058 	.word	0x20000058

0800de78 <siprintf>:
 800de78:	b40e      	push	{r1, r2, r3}
 800de7a:	b510      	push	{r4, lr}
 800de7c:	b09d      	sub	sp, #116	@ 0x74
 800de7e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800de80:	9002      	str	r0, [sp, #8]
 800de82:	9006      	str	r0, [sp, #24]
 800de84:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800de88:	480a      	ldr	r0, [pc, #40]	@ (800deb4 <siprintf+0x3c>)
 800de8a:	9107      	str	r1, [sp, #28]
 800de8c:	9104      	str	r1, [sp, #16]
 800de8e:	490a      	ldr	r1, [pc, #40]	@ (800deb8 <siprintf+0x40>)
 800de90:	f853 2b04 	ldr.w	r2, [r3], #4
 800de94:	9105      	str	r1, [sp, #20]
 800de96:	2400      	movs	r4, #0
 800de98:	a902      	add	r1, sp, #8
 800de9a:	6800      	ldr	r0, [r0, #0]
 800de9c:	9301      	str	r3, [sp, #4]
 800de9e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800dea0:	f002 fbe4 	bl	801066c <_svfiprintf_r>
 800dea4:	9b02      	ldr	r3, [sp, #8]
 800dea6:	701c      	strb	r4, [r3, #0]
 800dea8:	b01d      	add	sp, #116	@ 0x74
 800deaa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800deae:	b003      	add	sp, #12
 800deb0:	4770      	bx	lr
 800deb2:	bf00      	nop
 800deb4:	20000058 	.word	0x20000058
 800deb8:	ffff0208 	.word	0xffff0208

0800debc <__sread>:
 800debc:	b510      	push	{r4, lr}
 800debe:	460c      	mov	r4, r1
 800dec0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dec4:	f000 f86c 	bl	800dfa0 <_read_r>
 800dec8:	2800      	cmp	r0, #0
 800deca:	bfab      	itete	ge
 800decc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800dece:	89a3      	ldrhlt	r3, [r4, #12]
 800ded0:	181b      	addge	r3, r3, r0
 800ded2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ded6:	bfac      	ite	ge
 800ded8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800deda:	81a3      	strhlt	r3, [r4, #12]
 800dedc:	bd10      	pop	{r4, pc}

0800dede <__swrite>:
 800dede:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dee2:	461f      	mov	r7, r3
 800dee4:	898b      	ldrh	r3, [r1, #12]
 800dee6:	05db      	lsls	r3, r3, #23
 800dee8:	4605      	mov	r5, r0
 800deea:	460c      	mov	r4, r1
 800deec:	4616      	mov	r6, r2
 800deee:	d505      	bpl.n	800defc <__swrite+0x1e>
 800def0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800def4:	2302      	movs	r3, #2
 800def6:	2200      	movs	r2, #0
 800def8:	f000 f840 	bl	800df7c <_lseek_r>
 800defc:	89a3      	ldrh	r3, [r4, #12]
 800defe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800df02:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800df06:	81a3      	strh	r3, [r4, #12]
 800df08:	4632      	mov	r2, r6
 800df0a:	463b      	mov	r3, r7
 800df0c:	4628      	mov	r0, r5
 800df0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800df12:	f000 b857 	b.w	800dfc4 <_write_r>

0800df16 <__sseek>:
 800df16:	b510      	push	{r4, lr}
 800df18:	460c      	mov	r4, r1
 800df1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df1e:	f000 f82d 	bl	800df7c <_lseek_r>
 800df22:	1c43      	adds	r3, r0, #1
 800df24:	89a3      	ldrh	r3, [r4, #12]
 800df26:	bf15      	itete	ne
 800df28:	6560      	strne	r0, [r4, #84]	@ 0x54
 800df2a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800df2e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800df32:	81a3      	strheq	r3, [r4, #12]
 800df34:	bf18      	it	ne
 800df36:	81a3      	strhne	r3, [r4, #12]
 800df38:	bd10      	pop	{r4, pc}

0800df3a <__sclose>:
 800df3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df3e:	f000 b80d 	b.w	800df5c <_close_r>

0800df42 <memset>:
 800df42:	4402      	add	r2, r0
 800df44:	4603      	mov	r3, r0
 800df46:	4293      	cmp	r3, r2
 800df48:	d100      	bne.n	800df4c <memset+0xa>
 800df4a:	4770      	bx	lr
 800df4c:	f803 1b01 	strb.w	r1, [r3], #1
 800df50:	e7f9      	b.n	800df46 <memset+0x4>
	...

0800df54 <_localeconv_r>:
 800df54:	4800      	ldr	r0, [pc, #0]	@ (800df58 <_localeconv_r+0x4>)
 800df56:	4770      	bx	lr
 800df58:	20000198 	.word	0x20000198

0800df5c <_close_r>:
 800df5c:	b538      	push	{r3, r4, r5, lr}
 800df5e:	4d06      	ldr	r5, [pc, #24]	@ (800df78 <_close_r+0x1c>)
 800df60:	2300      	movs	r3, #0
 800df62:	4604      	mov	r4, r0
 800df64:	4608      	mov	r0, r1
 800df66:	602b      	str	r3, [r5, #0]
 800df68:	f7f5 fd20 	bl	80039ac <_close>
 800df6c:	1c43      	adds	r3, r0, #1
 800df6e:	d102      	bne.n	800df76 <_close_r+0x1a>
 800df70:	682b      	ldr	r3, [r5, #0]
 800df72:	b103      	cbz	r3, 800df76 <_close_r+0x1a>
 800df74:	6023      	str	r3, [r4, #0]
 800df76:	bd38      	pop	{r3, r4, r5, pc}
 800df78:	200030fc 	.word	0x200030fc

0800df7c <_lseek_r>:
 800df7c:	b538      	push	{r3, r4, r5, lr}
 800df7e:	4d07      	ldr	r5, [pc, #28]	@ (800df9c <_lseek_r+0x20>)
 800df80:	4604      	mov	r4, r0
 800df82:	4608      	mov	r0, r1
 800df84:	4611      	mov	r1, r2
 800df86:	2200      	movs	r2, #0
 800df88:	602a      	str	r2, [r5, #0]
 800df8a:	461a      	mov	r2, r3
 800df8c:	f7f5 fd35 	bl	80039fa <_lseek>
 800df90:	1c43      	adds	r3, r0, #1
 800df92:	d102      	bne.n	800df9a <_lseek_r+0x1e>
 800df94:	682b      	ldr	r3, [r5, #0]
 800df96:	b103      	cbz	r3, 800df9a <_lseek_r+0x1e>
 800df98:	6023      	str	r3, [r4, #0]
 800df9a:	bd38      	pop	{r3, r4, r5, pc}
 800df9c:	200030fc 	.word	0x200030fc

0800dfa0 <_read_r>:
 800dfa0:	b538      	push	{r3, r4, r5, lr}
 800dfa2:	4d07      	ldr	r5, [pc, #28]	@ (800dfc0 <_read_r+0x20>)
 800dfa4:	4604      	mov	r4, r0
 800dfa6:	4608      	mov	r0, r1
 800dfa8:	4611      	mov	r1, r2
 800dfaa:	2200      	movs	r2, #0
 800dfac:	602a      	str	r2, [r5, #0]
 800dfae:	461a      	mov	r2, r3
 800dfb0:	f7f5 fcc3 	bl	800393a <_read>
 800dfb4:	1c43      	adds	r3, r0, #1
 800dfb6:	d102      	bne.n	800dfbe <_read_r+0x1e>
 800dfb8:	682b      	ldr	r3, [r5, #0]
 800dfba:	b103      	cbz	r3, 800dfbe <_read_r+0x1e>
 800dfbc:	6023      	str	r3, [r4, #0]
 800dfbe:	bd38      	pop	{r3, r4, r5, pc}
 800dfc0:	200030fc 	.word	0x200030fc

0800dfc4 <_write_r>:
 800dfc4:	b538      	push	{r3, r4, r5, lr}
 800dfc6:	4d07      	ldr	r5, [pc, #28]	@ (800dfe4 <_write_r+0x20>)
 800dfc8:	4604      	mov	r4, r0
 800dfca:	4608      	mov	r0, r1
 800dfcc:	4611      	mov	r1, r2
 800dfce:	2200      	movs	r2, #0
 800dfd0:	602a      	str	r2, [r5, #0]
 800dfd2:	461a      	mov	r2, r3
 800dfd4:	f7f5 fcce 	bl	8003974 <_write>
 800dfd8:	1c43      	adds	r3, r0, #1
 800dfda:	d102      	bne.n	800dfe2 <_write_r+0x1e>
 800dfdc:	682b      	ldr	r3, [r5, #0]
 800dfde:	b103      	cbz	r3, 800dfe2 <_write_r+0x1e>
 800dfe0:	6023      	str	r3, [r4, #0]
 800dfe2:	bd38      	pop	{r3, r4, r5, pc}
 800dfe4:	200030fc 	.word	0x200030fc

0800dfe8 <__errno>:
 800dfe8:	4b01      	ldr	r3, [pc, #4]	@ (800dff0 <__errno+0x8>)
 800dfea:	6818      	ldr	r0, [r3, #0]
 800dfec:	4770      	bx	lr
 800dfee:	bf00      	nop
 800dff0:	20000058 	.word	0x20000058

0800dff4 <__libc_init_array>:
 800dff4:	b570      	push	{r4, r5, r6, lr}
 800dff6:	4d0d      	ldr	r5, [pc, #52]	@ (800e02c <__libc_init_array+0x38>)
 800dff8:	4c0d      	ldr	r4, [pc, #52]	@ (800e030 <__libc_init_array+0x3c>)
 800dffa:	1b64      	subs	r4, r4, r5
 800dffc:	10a4      	asrs	r4, r4, #2
 800dffe:	2600      	movs	r6, #0
 800e000:	42a6      	cmp	r6, r4
 800e002:	d109      	bne.n	800e018 <__libc_init_array+0x24>
 800e004:	4d0b      	ldr	r5, [pc, #44]	@ (800e034 <__libc_init_array+0x40>)
 800e006:	4c0c      	ldr	r4, [pc, #48]	@ (800e038 <__libc_init_array+0x44>)
 800e008:	f003 fb74 	bl	80116f4 <_init>
 800e00c:	1b64      	subs	r4, r4, r5
 800e00e:	10a4      	asrs	r4, r4, #2
 800e010:	2600      	movs	r6, #0
 800e012:	42a6      	cmp	r6, r4
 800e014:	d105      	bne.n	800e022 <__libc_init_array+0x2e>
 800e016:	bd70      	pop	{r4, r5, r6, pc}
 800e018:	f855 3b04 	ldr.w	r3, [r5], #4
 800e01c:	4798      	blx	r3
 800e01e:	3601      	adds	r6, #1
 800e020:	e7ee      	b.n	800e000 <__libc_init_array+0xc>
 800e022:	f855 3b04 	ldr.w	r3, [r5], #4
 800e026:	4798      	blx	r3
 800e028:	3601      	adds	r6, #1
 800e02a:	e7f2      	b.n	800e012 <__libc_init_array+0x1e>
 800e02c:	08011ddc 	.word	0x08011ddc
 800e030:	08011ddc 	.word	0x08011ddc
 800e034:	08011ddc 	.word	0x08011ddc
 800e038:	08011de0 	.word	0x08011de0

0800e03c <__retarget_lock_init_recursive>:
 800e03c:	4770      	bx	lr

0800e03e <__retarget_lock_acquire_recursive>:
 800e03e:	4770      	bx	lr

0800e040 <__retarget_lock_release_recursive>:
 800e040:	4770      	bx	lr

0800e042 <memcpy>:
 800e042:	440a      	add	r2, r1
 800e044:	4291      	cmp	r1, r2
 800e046:	f100 33ff 	add.w	r3, r0, #4294967295
 800e04a:	d100      	bne.n	800e04e <memcpy+0xc>
 800e04c:	4770      	bx	lr
 800e04e:	b510      	push	{r4, lr}
 800e050:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e054:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e058:	4291      	cmp	r1, r2
 800e05a:	d1f9      	bne.n	800e050 <memcpy+0xe>
 800e05c:	bd10      	pop	{r4, pc}
	...

0800e060 <nanf>:
 800e060:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800e068 <nanf+0x8>
 800e064:	4770      	bx	lr
 800e066:	bf00      	nop
 800e068:	7fc00000 	.word	0x7fc00000

0800e06c <__assert_func>:
 800e06c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e06e:	4614      	mov	r4, r2
 800e070:	461a      	mov	r2, r3
 800e072:	4b09      	ldr	r3, [pc, #36]	@ (800e098 <__assert_func+0x2c>)
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	4605      	mov	r5, r0
 800e078:	68d8      	ldr	r0, [r3, #12]
 800e07a:	b14c      	cbz	r4, 800e090 <__assert_func+0x24>
 800e07c:	4b07      	ldr	r3, [pc, #28]	@ (800e09c <__assert_func+0x30>)
 800e07e:	9100      	str	r1, [sp, #0]
 800e080:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e084:	4906      	ldr	r1, [pc, #24]	@ (800e0a0 <__assert_func+0x34>)
 800e086:	462b      	mov	r3, r5
 800e088:	f002 fc98 	bl	80109bc <fiprintf>
 800e08c:	f002 fcec 	bl	8010a68 <abort>
 800e090:	4b04      	ldr	r3, [pc, #16]	@ (800e0a4 <__assert_func+0x38>)
 800e092:	461c      	mov	r4, r3
 800e094:	e7f3      	b.n	800e07e <__assert_func+0x12>
 800e096:	bf00      	nop
 800e098:	20000058 	.word	0x20000058
 800e09c:	080119f8 	.word	0x080119f8
 800e0a0:	08011a05 	.word	0x08011a05
 800e0a4:	08011a33 	.word	0x08011a33

0800e0a8 <quorem>:
 800e0a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0ac:	6903      	ldr	r3, [r0, #16]
 800e0ae:	690c      	ldr	r4, [r1, #16]
 800e0b0:	42a3      	cmp	r3, r4
 800e0b2:	4607      	mov	r7, r0
 800e0b4:	db7e      	blt.n	800e1b4 <quorem+0x10c>
 800e0b6:	3c01      	subs	r4, #1
 800e0b8:	f101 0814 	add.w	r8, r1, #20
 800e0bc:	00a3      	lsls	r3, r4, #2
 800e0be:	f100 0514 	add.w	r5, r0, #20
 800e0c2:	9300      	str	r3, [sp, #0]
 800e0c4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e0c8:	9301      	str	r3, [sp, #4]
 800e0ca:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e0ce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e0d2:	3301      	adds	r3, #1
 800e0d4:	429a      	cmp	r2, r3
 800e0d6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e0da:	fbb2 f6f3 	udiv	r6, r2, r3
 800e0de:	d32e      	bcc.n	800e13e <quorem+0x96>
 800e0e0:	f04f 0a00 	mov.w	sl, #0
 800e0e4:	46c4      	mov	ip, r8
 800e0e6:	46ae      	mov	lr, r5
 800e0e8:	46d3      	mov	fp, sl
 800e0ea:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e0ee:	b298      	uxth	r0, r3
 800e0f0:	fb06 a000 	mla	r0, r6, r0, sl
 800e0f4:	0c02      	lsrs	r2, r0, #16
 800e0f6:	0c1b      	lsrs	r3, r3, #16
 800e0f8:	fb06 2303 	mla	r3, r6, r3, r2
 800e0fc:	f8de 2000 	ldr.w	r2, [lr]
 800e100:	b280      	uxth	r0, r0
 800e102:	b292      	uxth	r2, r2
 800e104:	1a12      	subs	r2, r2, r0
 800e106:	445a      	add	r2, fp
 800e108:	f8de 0000 	ldr.w	r0, [lr]
 800e10c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e110:	b29b      	uxth	r3, r3
 800e112:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e116:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e11a:	b292      	uxth	r2, r2
 800e11c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e120:	45e1      	cmp	r9, ip
 800e122:	f84e 2b04 	str.w	r2, [lr], #4
 800e126:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e12a:	d2de      	bcs.n	800e0ea <quorem+0x42>
 800e12c:	9b00      	ldr	r3, [sp, #0]
 800e12e:	58eb      	ldr	r3, [r5, r3]
 800e130:	b92b      	cbnz	r3, 800e13e <quorem+0x96>
 800e132:	9b01      	ldr	r3, [sp, #4]
 800e134:	3b04      	subs	r3, #4
 800e136:	429d      	cmp	r5, r3
 800e138:	461a      	mov	r2, r3
 800e13a:	d32f      	bcc.n	800e19c <quorem+0xf4>
 800e13c:	613c      	str	r4, [r7, #16]
 800e13e:	4638      	mov	r0, r7
 800e140:	f001 f9c6 	bl	800f4d0 <__mcmp>
 800e144:	2800      	cmp	r0, #0
 800e146:	db25      	blt.n	800e194 <quorem+0xec>
 800e148:	4629      	mov	r1, r5
 800e14a:	2000      	movs	r0, #0
 800e14c:	f858 2b04 	ldr.w	r2, [r8], #4
 800e150:	f8d1 c000 	ldr.w	ip, [r1]
 800e154:	fa1f fe82 	uxth.w	lr, r2
 800e158:	fa1f f38c 	uxth.w	r3, ip
 800e15c:	eba3 030e 	sub.w	r3, r3, lr
 800e160:	4403      	add	r3, r0
 800e162:	0c12      	lsrs	r2, r2, #16
 800e164:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e168:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e16c:	b29b      	uxth	r3, r3
 800e16e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e172:	45c1      	cmp	r9, r8
 800e174:	f841 3b04 	str.w	r3, [r1], #4
 800e178:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e17c:	d2e6      	bcs.n	800e14c <quorem+0xa4>
 800e17e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e182:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e186:	b922      	cbnz	r2, 800e192 <quorem+0xea>
 800e188:	3b04      	subs	r3, #4
 800e18a:	429d      	cmp	r5, r3
 800e18c:	461a      	mov	r2, r3
 800e18e:	d30b      	bcc.n	800e1a8 <quorem+0x100>
 800e190:	613c      	str	r4, [r7, #16]
 800e192:	3601      	adds	r6, #1
 800e194:	4630      	mov	r0, r6
 800e196:	b003      	add	sp, #12
 800e198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e19c:	6812      	ldr	r2, [r2, #0]
 800e19e:	3b04      	subs	r3, #4
 800e1a0:	2a00      	cmp	r2, #0
 800e1a2:	d1cb      	bne.n	800e13c <quorem+0x94>
 800e1a4:	3c01      	subs	r4, #1
 800e1a6:	e7c6      	b.n	800e136 <quorem+0x8e>
 800e1a8:	6812      	ldr	r2, [r2, #0]
 800e1aa:	3b04      	subs	r3, #4
 800e1ac:	2a00      	cmp	r2, #0
 800e1ae:	d1ef      	bne.n	800e190 <quorem+0xe8>
 800e1b0:	3c01      	subs	r4, #1
 800e1b2:	e7ea      	b.n	800e18a <quorem+0xe2>
 800e1b4:	2000      	movs	r0, #0
 800e1b6:	e7ee      	b.n	800e196 <quorem+0xee>

0800e1b8 <_dtoa_r>:
 800e1b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1bc:	69c7      	ldr	r7, [r0, #28]
 800e1be:	b097      	sub	sp, #92	@ 0x5c
 800e1c0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800e1c4:	ec55 4b10 	vmov	r4, r5, d0
 800e1c8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800e1ca:	9107      	str	r1, [sp, #28]
 800e1cc:	4681      	mov	r9, r0
 800e1ce:	920c      	str	r2, [sp, #48]	@ 0x30
 800e1d0:	9311      	str	r3, [sp, #68]	@ 0x44
 800e1d2:	b97f      	cbnz	r7, 800e1f4 <_dtoa_r+0x3c>
 800e1d4:	2010      	movs	r0, #16
 800e1d6:	f000 fe09 	bl	800edec <malloc>
 800e1da:	4602      	mov	r2, r0
 800e1dc:	f8c9 001c 	str.w	r0, [r9, #28]
 800e1e0:	b920      	cbnz	r0, 800e1ec <_dtoa_r+0x34>
 800e1e2:	4ba9      	ldr	r3, [pc, #676]	@ (800e488 <_dtoa_r+0x2d0>)
 800e1e4:	21ef      	movs	r1, #239	@ 0xef
 800e1e6:	48a9      	ldr	r0, [pc, #676]	@ (800e48c <_dtoa_r+0x2d4>)
 800e1e8:	f7ff ff40 	bl	800e06c <__assert_func>
 800e1ec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800e1f0:	6007      	str	r7, [r0, #0]
 800e1f2:	60c7      	str	r7, [r0, #12]
 800e1f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e1f8:	6819      	ldr	r1, [r3, #0]
 800e1fa:	b159      	cbz	r1, 800e214 <_dtoa_r+0x5c>
 800e1fc:	685a      	ldr	r2, [r3, #4]
 800e1fe:	604a      	str	r2, [r1, #4]
 800e200:	2301      	movs	r3, #1
 800e202:	4093      	lsls	r3, r2
 800e204:	608b      	str	r3, [r1, #8]
 800e206:	4648      	mov	r0, r9
 800e208:	f000 fee6 	bl	800efd8 <_Bfree>
 800e20c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e210:	2200      	movs	r2, #0
 800e212:	601a      	str	r2, [r3, #0]
 800e214:	1e2b      	subs	r3, r5, #0
 800e216:	bfb9      	ittee	lt
 800e218:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800e21c:	9305      	strlt	r3, [sp, #20]
 800e21e:	2300      	movge	r3, #0
 800e220:	6033      	strge	r3, [r6, #0]
 800e222:	9f05      	ldr	r7, [sp, #20]
 800e224:	4b9a      	ldr	r3, [pc, #616]	@ (800e490 <_dtoa_r+0x2d8>)
 800e226:	bfbc      	itt	lt
 800e228:	2201      	movlt	r2, #1
 800e22a:	6032      	strlt	r2, [r6, #0]
 800e22c:	43bb      	bics	r3, r7
 800e22e:	d112      	bne.n	800e256 <_dtoa_r+0x9e>
 800e230:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e232:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e236:	6013      	str	r3, [r2, #0]
 800e238:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e23c:	4323      	orrs	r3, r4
 800e23e:	f000 855a 	beq.w	800ecf6 <_dtoa_r+0xb3e>
 800e242:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e244:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800e4a4 <_dtoa_r+0x2ec>
 800e248:	2b00      	cmp	r3, #0
 800e24a:	f000 855c 	beq.w	800ed06 <_dtoa_r+0xb4e>
 800e24e:	f10a 0303 	add.w	r3, sl, #3
 800e252:	f000 bd56 	b.w	800ed02 <_dtoa_r+0xb4a>
 800e256:	ed9d 7b04 	vldr	d7, [sp, #16]
 800e25a:	2200      	movs	r2, #0
 800e25c:	ec51 0b17 	vmov	r0, r1, d7
 800e260:	2300      	movs	r3, #0
 800e262:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800e266:	f7f2 fc2f 	bl	8000ac8 <__aeabi_dcmpeq>
 800e26a:	4680      	mov	r8, r0
 800e26c:	b158      	cbz	r0, 800e286 <_dtoa_r+0xce>
 800e26e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e270:	2301      	movs	r3, #1
 800e272:	6013      	str	r3, [r2, #0]
 800e274:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e276:	b113      	cbz	r3, 800e27e <_dtoa_r+0xc6>
 800e278:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e27a:	4b86      	ldr	r3, [pc, #536]	@ (800e494 <_dtoa_r+0x2dc>)
 800e27c:	6013      	str	r3, [r2, #0]
 800e27e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800e4a8 <_dtoa_r+0x2f0>
 800e282:	f000 bd40 	b.w	800ed06 <_dtoa_r+0xb4e>
 800e286:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800e28a:	aa14      	add	r2, sp, #80	@ 0x50
 800e28c:	a915      	add	r1, sp, #84	@ 0x54
 800e28e:	4648      	mov	r0, r9
 800e290:	f001 fa3e 	bl	800f710 <__d2b>
 800e294:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800e298:	9002      	str	r0, [sp, #8]
 800e29a:	2e00      	cmp	r6, #0
 800e29c:	d078      	beq.n	800e390 <_dtoa_r+0x1d8>
 800e29e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e2a0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800e2a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e2a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e2ac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800e2b0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800e2b4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800e2b8:	4619      	mov	r1, r3
 800e2ba:	2200      	movs	r2, #0
 800e2bc:	4b76      	ldr	r3, [pc, #472]	@ (800e498 <_dtoa_r+0x2e0>)
 800e2be:	f7f1 ffe3 	bl	8000288 <__aeabi_dsub>
 800e2c2:	a36b      	add	r3, pc, #428	@ (adr r3, 800e470 <_dtoa_r+0x2b8>)
 800e2c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2c8:	f7f2 f996 	bl	80005f8 <__aeabi_dmul>
 800e2cc:	a36a      	add	r3, pc, #424	@ (adr r3, 800e478 <_dtoa_r+0x2c0>)
 800e2ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2d2:	f7f1 ffdb 	bl	800028c <__adddf3>
 800e2d6:	4604      	mov	r4, r0
 800e2d8:	4630      	mov	r0, r6
 800e2da:	460d      	mov	r5, r1
 800e2dc:	f7f2 f922 	bl	8000524 <__aeabi_i2d>
 800e2e0:	a367      	add	r3, pc, #412	@ (adr r3, 800e480 <_dtoa_r+0x2c8>)
 800e2e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2e6:	f7f2 f987 	bl	80005f8 <__aeabi_dmul>
 800e2ea:	4602      	mov	r2, r0
 800e2ec:	460b      	mov	r3, r1
 800e2ee:	4620      	mov	r0, r4
 800e2f0:	4629      	mov	r1, r5
 800e2f2:	f7f1 ffcb 	bl	800028c <__adddf3>
 800e2f6:	4604      	mov	r4, r0
 800e2f8:	460d      	mov	r5, r1
 800e2fa:	f7f2 fc2d 	bl	8000b58 <__aeabi_d2iz>
 800e2fe:	2200      	movs	r2, #0
 800e300:	4607      	mov	r7, r0
 800e302:	2300      	movs	r3, #0
 800e304:	4620      	mov	r0, r4
 800e306:	4629      	mov	r1, r5
 800e308:	f7f2 fbe8 	bl	8000adc <__aeabi_dcmplt>
 800e30c:	b140      	cbz	r0, 800e320 <_dtoa_r+0x168>
 800e30e:	4638      	mov	r0, r7
 800e310:	f7f2 f908 	bl	8000524 <__aeabi_i2d>
 800e314:	4622      	mov	r2, r4
 800e316:	462b      	mov	r3, r5
 800e318:	f7f2 fbd6 	bl	8000ac8 <__aeabi_dcmpeq>
 800e31c:	b900      	cbnz	r0, 800e320 <_dtoa_r+0x168>
 800e31e:	3f01      	subs	r7, #1
 800e320:	2f16      	cmp	r7, #22
 800e322:	d852      	bhi.n	800e3ca <_dtoa_r+0x212>
 800e324:	4b5d      	ldr	r3, [pc, #372]	@ (800e49c <_dtoa_r+0x2e4>)
 800e326:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e32a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e32e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e332:	f7f2 fbd3 	bl	8000adc <__aeabi_dcmplt>
 800e336:	2800      	cmp	r0, #0
 800e338:	d049      	beq.n	800e3ce <_dtoa_r+0x216>
 800e33a:	3f01      	subs	r7, #1
 800e33c:	2300      	movs	r3, #0
 800e33e:	9310      	str	r3, [sp, #64]	@ 0x40
 800e340:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e342:	1b9b      	subs	r3, r3, r6
 800e344:	1e5a      	subs	r2, r3, #1
 800e346:	bf45      	ittet	mi
 800e348:	f1c3 0301 	rsbmi	r3, r3, #1
 800e34c:	9300      	strmi	r3, [sp, #0]
 800e34e:	2300      	movpl	r3, #0
 800e350:	2300      	movmi	r3, #0
 800e352:	9206      	str	r2, [sp, #24]
 800e354:	bf54      	ite	pl
 800e356:	9300      	strpl	r3, [sp, #0]
 800e358:	9306      	strmi	r3, [sp, #24]
 800e35a:	2f00      	cmp	r7, #0
 800e35c:	db39      	blt.n	800e3d2 <_dtoa_r+0x21a>
 800e35e:	9b06      	ldr	r3, [sp, #24]
 800e360:	970d      	str	r7, [sp, #52]	@ 0x34
 800e362:	443b      	add	r3, r7
 800e364:	9306      	str	r3, [sp, #24]
 800e366:	2300      	movs	r3, #0
 800e368:	9308      	str	r3, [sp, #32]
 800e36a:	9b07      	ldr	r3, [sp, #28]
 800e36c:	2b09      	cmp	r3, #9
 800e36e:	d863      	bhi.n	800e438 <_dtoa_r+0x280>
 800e370:	2b05      	cmp	r3, #5
 800e372:	bfc4      	itt	gt
 800e374:	3b04      	subgt	r3, #4
 800e376:	9307      	strgt	r3, [sp, #28]
 800e378:	9b07      	ldr	r3, [sp, #28]
 800e37a:	f1a3 0302 	sub.w	r3, r3, #2
 800e37e:	bfcc      	ite	gt
 800e380:	2400      	movgt	r4, #0
 800e382:	2401      	movle	r4, #1
 800e384:	2b03      	cmp	r3, #3
 800e386:	d863      	bhi.n	800e450 <_dtoa_r+0x298>
 800e388:	e8df f003 	tbb	[pc, r3]
 800e38c:	2b375452 	.word	0x2b375452
 800e390:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800e394:	441e      	add	r6, r3
 800e396:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800e39a:	2b20      	cmp	r3, #32
 800e39c:	bfc1      	itttt	gt
 800e39e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800e3a2:	409f      	lslgt	r7, r3
 800e3a4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800e3a8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800e3ac:	bfd6      	itet	le
 800e3ae:	f1c3 0320 	rsble	r3, r3, #32
 800e3b2:	ea47 0003 	orrgt.w	r0, r7, r3
 800e3b6:	fa04 f003 	lslle.w	r0, r4, r3
 800e3ba:	f7f2 f8a3 	bl	8000504 <__aeabi_ui2d>
 800e3be:	2201      	movs	r2, #1
 800e3c0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800e3c4:	3e01      	subs	r6, #1
 800e3c6:	9212      	str	r2, [sp, #72]	@ 0x48
 800e3c8:	e776      	b.n	800e2b8 <_dtoa_r+0x100>
 800e3ca:	2301      	movs	r3, #1
 800e3cc:	e7b7      	b.n	800e33e <_dtoa_r+0x186>
 800e3ce:	9010      	str	r0, [sp, #64]	@ 0x40
 800e3d0:	e7b6      	b.n	800e340 <_dtoa_r+0x188>
 800e3d2:	9b00      	ldr	r3, [sp, #0]
 800e3d4:	1bdb      	subs	r3, r3, r7
 800e3d6:	9300      	str	r3, [sp, #0]
 800e3d8:	427b      	negs	r3, r7
 800e3da:	9308      	str	r3, [sp, #32]
 800e3dc:	2300      	movs	r3, #0
 800e3de:	930d      	str	r3, [sp, #52]	@ 0x34
 800e3e0:	e7c3      	b.n	800e36a <_dtoa_r+0x1b2>
 800e3e2:	2301      	movs	r3, #1
 800e3e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e3e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e3e8:	eb07 0b03 	add.w	fp, r7, r3
 800e3ec:	f10b 0301 	add.w	r3, fp, #1
 800e3f0:	2b01      	cmp	r3, #1
 800e3f2:	9303      	str	r3, [sp, #12]
 800e3f4:	bfb8      	it	lt
 800e3f6:	2301      	movlt	r3, #1
 800e3f8:	e006      	b.n	800e408 <_dtoa_r+0x250>
 800e3fa:	2301      	movs	r3, #1
 800e3fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800e3fe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e400:	2b00      	cmp	r3, #0
 800e402:	dd28      	ble.n	800e456 <_dtoa_r+0x29e>
 800e404:	469b      	mov	fp, r3
 800e406:	9303      	str	r3, [sp, #12]
 800e408:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800e40c:	2100      	movs	r1, #0
 800e40e:	2204      	movs	r2, #4
 800e410:	f102 0514 	add.w	r5, r2, #20
 800e414:	429d      	cmp	r5, r3
 800e416:	d926      	bls.n	800e466 <_dtoa_r+0x2ae>
 800e418:	6041      	str	r1, [r0, #4]
 800e41a:	4648      	mov	r0, r9
 800e41c:	f000 fd9c 	bl	800ef58 <_Balloc>
 800e420:	4682      	mov	sl, r0
 800e422:	2800      	cmp	r0, #0
 800e424:	d142      	bne.n	800e4ac <_dtoa_r+0x2f4>
 800e426:	4b1e      	ldr	r3, [pc, #120]	@ (800e4a0 <_dtoa_r+0x2e8>)
 800e428:	4602      	mov	r2, r0
 800e42a:	f240 11af 	movw	r1, #431	@ 0x1af
 800e42e:	e6da      	b.n	800e1e6 <_dtoa_r+0x2e>
 800e430:	2300      	movs	r3, #0
 800e432:	e7e3      	b.n	800e3fc <_dtoa_r+0x244>
 800e434:	2300      	movs	r3, #0
 800e436:	e7d5      	b.n	800e3e4 <_dtoa_r+0x22c>
 800e438:	2401      	movs	r4, #1
 800e43a:	2300      	movs	r3, #0
 800e43c:	9307      	str	r3, [sp, #28]
 800e43e:	9409      	str	r4, [sp, #36]	@ 0x24
 800e440:	f04f 3bff 	mov.w	fp, #4294967295
 800e444:	2200      	movs	r2, #0
 800e446:	f8cd b00c 	str.w	fp, [sp, #12]
 800e44a:	2312      	movs	r3, #18
 800e44c:	920c      	str	r2, [sp, #48]	@ 0x30
 800e44e:	e7db      	b.n	800e408 <_dtoa_r+0x250>
 800e450:	2301      	movs	r3, #1
 800e452:	9309      	str	r3, [sp, #36]	@ 0x24
 800e454:	e7f4      	b.n	800e440 <_dtoa_r+0x288>
 800e456:	f04f 0b01 	mov.w	fp, #1
 800e45a:	f8cd b00c 	str.w	fp, [sp, #12]
 800e45e:	465b      	mov	r3, fp
 800e460:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800e464:	e7d0      	b.n	800e408 <_dtoa_r+0x250>
 800e466:	3101      	adds	r1, #1
 800e468:	0052      	lsls	r2, r2, #1
 800e46a:	e7d1      	b.n	800e410 <_dtoa_r+0x258>
 800e46c:	f3af 8000 	nop.w
 800e470:	636f4361 	.word	0x636f4361
 800e474:	3fd287a7 	.word	0x3fd287a7
 800e478:	8b60c8b3 	.word	0x8b60c8b3
 800e47c:	3fc68a28 	.word	0x3fc68a28
 800e480:	509f79fb 	.word	0x509f79fb
 800e484:	3fd34413 	.word	0x3fd34413
 800e488:	08011950 	.word	0x08011950
 800e48c:	08011a41 	.word	0x08011a41
 800e490:	7ff00000 	.word	0x7ff00000
 800e494:	080119d0 	.word	0x080119d0
 800e498:	3ff80000 	.word	0x3ff80000
 800e49c:	08011bb8 	.word	0x08011bb8
 800e4a0:	08011a99 	.word	0x08011a99
 800e4a4:	08011a3d 	.word	0x08011a3d
 800e4a8:	080119cf 	.word	0x080119cf
 800e4ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e4b0:	6018      	str	r0, [r3, #0]
 800e4b2:	9b03      	ldr	r3, [sp, #12]
 800e4b4:	2b0e      	cmp	r3, #14
 800e4b6:	f200 80a1 	bhi.w	800e5fc <_dtoa_r+0x444>
 800e4ba:	2c00      	cmp	r4, #0
 800e4bc:	f000 809e 	beq.w	800e5fc <_dtoa_r+0x444>
 800e4c0:	2f00      	cmp	r7, #0
 800e4c2:	dd33      	ble.n	800e52c <_dtoa_r+0x374>
 800e4c4:	4b9c      	ldr	r3, [pc, #624]	@ (800e738 <_dtoa_r+0x580>)
 800e4c6:	f007 020f 	and.w	r2, r7, #15
 800e4ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e4ce:	ed93 7b00 	vldr	d7, [r3]
 800e4d2:	05f8      	lsls	r0, r7, #23
 800e4d4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800e4d8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e4dc:	d516      	bpl.n	800e50c <_dtoa_r+0x354>
 800e4de:	4b97      	ldr	r3, [pc, #604]	@ (800e73c <_dtoa_r+0x584>)
 800e4e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e4e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e4e8:	f7f2 f9b0 	bl	800084c <__aeabi_ddiv>
 800e4ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e4f0:	f004 040f 	and.w	r4, r4, #15
 800e4f4:	2603      	movs	r6, #3
 800e4f6:	4d91      	ldr	r5, [pc, #580]	@ (800e73c <_dtoa_r+0x584>)
 800e4f8:	b954      	cbnz	r4, 800e510 <_dtoa_r+0x358>
 800e4fa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e4fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e502:	f7f2 f9a3 	bl	800084c <__aeabi_ddiv>
 800e506:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e50a:	e028      	b.n	800e55e <_dtoa_r+0x3a6>
 800e50c:	2602      	movs	r6, #2
 800e50e:	e7f2      	b.n	800e4f6 <_dtoa_r+0x33e>
 800e510:	07e1      	lsls	r1, r4, #31
 800e512:	d508      	bpl.n	800e526 <_dtoa_r+0x36e>
 800e514:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e518:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e51c:	f7f2 f86c 	bl	80005f8 <__aeabi_dmul>
 800e520:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e524:	3601      	adds	r6, #1
 800e526:	1064      	asrs	r4, r4, #1
 800e528:	3508      	adds	r5, #8
 800e52a:	e7e5      	b.n	800e4f8 <_dtoa_r+0x340>
 800e52c:	f000 80af 	beq.w	800e68e <_dtoa_r+0x4d6>
 800e530:	427c      	negs	r4, r7
 800e532:	4b81      	ldr	r3, [pc, #516]	@ (800e738 <_dtoa_r+0x580>)
 800e534:	4d81      	ldr	r5, [pc, #516]	@ (800e73c <_dtoa_r+0x584>)
 800e536:	f004 020f 	and.w	r2, r4, #15
 800e53a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e53e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e542:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e546:	f7f2 f857 	bl	80005f8 <__aeabi_dmul>
 800e54a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e54e:	1124      	asrs	r4, r4, #4
 800e550:	2300      	movs	r3, #0
 800e552:	2602      	movs	r6, #2
 800e554:	2c00      	cmp	r4, #0
 800e556:	f040 808f 	bne.w	800e678 <_dtoa_r+0x4c0>
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d1d3      	bne.n	800e506 <_dtoa_r+0x34e>
 800e55e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e560:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e564:	2b00      	cmp	r3, #0
 800e566:	f000 8094 	beq.w	800e692 <_dtoa_r+0x4da>
 800e56a:	4b75      	ldr	r3, [pc, #468]	@ (800e740 <_dtoa_r+0x588>)
 800e56c:	2200      	movs	r2, #0
 800e56e:	4620      	mov	r0, r4
 800e570:	4629      	mov	r1, r5
 800e572:	f7f2 fab3 	bl	8000adc <__aeabi_dcmplt>
 800e576:	2800      	cmp	r0, #0
 800e578:	f000 808b 	beq.w	800e692 <_dtoa_r+0x4da>
 800e57c:	9b03      	ldr	r3, [sp, #12]
 800e57e:	2b00      	cmp	r3, #0
 800e580:	f000 8087 	beq.w	800e692 <_dtoa_r+0x4da>
 800e584:	f1bb 0f00 	cmp.w	fp, #0
 800e588:	dd34      	ble.n	800e5f4 <_dtoa_r+0x43c>
 800e58a:	4620      	mov	r0, r4
 800e58c:	4b6d      	ldr	r3, [pc, #436]	@ (800e744 <_dtoa_r+0x58c>)
 800e58e:	2200      	movs	r2, #0
 800e590:	4629      	mov	r1, r5
 800e592:	f7f2 f831 	bl	80005f8 <__aeabi_dmul>
 800e596:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e59a:	f107 38ff 	add.w	r8, r7, #4294967295
 800e59e:	3601      	adds	r6, #1
 800e5a0:	465c      	mov	r4, fp
 800e5a2:	4630      	mov	r0, r6
 800e5a4:	f7f1 ffbe 	bl	8000524 <__aeabi_i2d>
 800e5a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e5ac:	f7f2 f824 	bl	80005f8 <__aeabi_dmul>
 800e5b0:	4b65      	ldr	r3, [pc, #404]	@ (800e748 <_dtoa_r+0x590>)
 800e5b2:	2200      	movs	r2, #0
 800e5b4:	f7f1 fe6a 	bl	800028c <__adddf3>
 800e5b8:	4605      	mov	r5, r0
 800e5ba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e5be:	2c00      	cmp	r4, #0
 800e5c0:	d16a      	bne.n	800e698 <_dtoa_r+0x4e0>
 800e5c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e5c6:	4b61      	ldr	r3, [pc, #388]	@ (800e74c <_dtoa_r+0x594>)
 800e5c8:	2200      	movs	r2, #0
 800e5ca:	f7f1 fe5d 	bl	8000288 <__aeabi_dsub>
 800e5ce:	4602      	mov	r2, r0
 800e5d0:	460b      	mov	r3, r1
 800e5d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e5d6:	462a      	mov	r2, r5
 800e5d8:	4633      	mov	r3, r6
 800e5da:	f7f2 fa9d 	bl	8000b18 <__aeabi_dcmpgt>
 800e5de:	2800      	cmp	r0, #0
 800e5e0:	f040 8298 	bne.w	800eb14 <_dtoa_r+0x95c>
 800e5e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e5e8:	462a      	mov	r2, r5
 800e5ea:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e5ee:	f7f2 fa75 	bl	8000adc <__aeabi_dcmplt>
 800e5f2:	bb38      	cbnz	r0, 800e644 <_dtoa_r+0x48c>
 800e5f4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800e5f8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800e5fc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	f2c0 8157 	blt.w	800e8b2 <_dtoa_r+0x6fa>
 800e604:	2f0e      	cmp	r7, #14
 800e606:	f300 8154 	bgt.w	800e8b2 <_dtoa_r+0x6fa>
 800e60a:	4b4b      	ldr	r3, [pc, #300]	@ (800e738 <_dtoa_r+0x580>)
 800e60c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e610:	ed93 7b00 	vldr	d7, [r3]
 800e614:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e616:	2b00      	cmp	r3, #0
 800e618:	ed8d 7b00 	vstr	d7, [sp]
 800e61c:	f280 80e5 	bge.w	800e7ea <_dtoa_r+0x632>
 800e620:	9b03      	ldr	r3, [sp, #12]
 800e622:	2b00      	cmp	r3, #0
 800e624:	f300 80e1 	bgt.w	800e7ea <_dtoa_r+0x632>
 800e628:	d10c      	bne.n	800e644 <_dtoa_r+0x48c>
 800e62a:	4b48      	ldr	r3, [pc, #288]	@ (800e74c <_dtoa_r+0x594>)
 800e62c:	2200      	movs	r2, #0
 800e62e:	ec51 0b17 	vmov	r0, r1, d7
 800e632:	f7f1 ffe1 	bl	80005f8 <__aeabi_dmul>
 800e636:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e63a:	f7f2 fa63 	bl	8000b04 <__aeabi_dcmpge>
 800e63e:	2800      	cmp	r0, #0
 800e640:	f000 8266 	beq.w	800eb10 <_dtoa_r+0x958>
 800e644:	2400      	movs	r4, #0
 800e646:	4625      	mov	r5, r4
 800e648:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e64a:	4656      	mov	r6, sl
 800e64c:	ea6f 0803 	mvn.w	r8, r3
 800e650:	2700      	movs	r7, #0
 800e652:	4621      	mov	r1, r4
 800e654:	4648      	mov	r0, r9
 800e656:	f000 fcbf 	bl	800efd8 <_Bfree>
 800e65a:	2d00      	cmp	r5, #0
 800e65c:	f000 80bd 	beq.w	800e7da <_dtoa_r+0x622>
 800e660:	b12f      	cbz	r7, 800e66e <_dtoa_r+0x4b6>
 800e662:	42af      	cmp	r7, r5
 800e664:	d003      	beq.n	800e66e <_dtoa_r+0x4b6>
 800e666:	4639      	mov	r1, r7
 800e668:	4648      	mov	r0, r9
 800e66a:	f000 fcb5 	bl	800efd8 <_Bfree>
 800e66e:	4629      	mov	r1, r5
 800e670:	4648      	mov	r0, r9
 800e672:	f000 fcb1 	bl	800efd8 <_Bfree>
 800e676:	e0b0      	b.n	800e7da <_dtoa_r+0x622>
 800e678:	07e2      	lsls	r2, r4, #31
 800e67a:	d505      	bpl.n	800e688 <_dtoa_r+0x4d0>
 800e67c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e680:	f7f1 ffba 	bl	80005f8 <__aeabi_dmul>
 800e684:	3601      	adds	r6, #1
 800e686:	2301      	movs	r3, #1
 800e688:	1064      	asrs	r4, r4, #1
 800e68a:	3508      	adds	r5, #8
 800e68c:	e762      	b.n	800e554 <_dtoa_r+0x39c>
 800e68e:	2602      	movs	r6, #2
 800e690:	e765      	b.n	800e55e <_dtoa_r+0x3a6>
 800e692:	9c03      	ldr	r4, [sp, #12]
 800e694:	46b8      	mov	r8, r7
 800e696:	e784      	b.n	800e5a2 <_dtoa_r+0x3ea>
 800e698:	4b27      	ldr	r3, [pc, #156]	@ (800e738 <_dtoa_r+0x580>)
 800e69a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e69c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e6a0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e6a4:	4454      	add	r4, sl
 800e6a6:	2900      	cmp	r1, #0
 800e6a8:	d054      	beq.n	800e754 <_dtoa_r+0x59c>
 800e6aa:	4929      	ldr	r1, [pc, #164]	@ (800e750 <_dtoa_r+0x598>)
 800e6ac:	2000      	movs	r0, #0
 800e6ae:	f7f2 f8cd 	bl	800084c <__aeabi_ddiv>
 800e6b2:	4633      	mov	r3, r6
 800e6b4:	462a      	mov	r2, r5
 800e6b6:	f7f1 fde7 	bl	8000288 <__aeabi_dsub>
 800e6ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e6be:	4656      	mov	r6, sl
 800e6c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e6c4:	f7f2 fa48 	bl	8000b58 <__aeabi_d2iz>
 800e6c8:	4605      	mov	r5, r0
 800e6ca:	f7f1 ff2b 	bl	8000524 <__aeabi_i2d>
 800e6ce:	4602      	mov	r2, r0
 800e6d0:	460b      	mov	r3, r1
 800e6d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e6d6:	f7f1 fdd7 	bl	8000288 <__aeabi_dsub>
 800e6da:	3530      	adds	r5, #48	@ 0x30
 800e6dc:	4602      	mov	r2, r0
 800e6de:	460b      	mov	r3, r1
 800e6e0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e6e4:	f806 5b01 	strb.w	r5, [r6], #1
 800e6e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e6ec:	f7f2 f9f6 	bl	8000adc <__aeabi_dcmplt>
 800e6f0:	2800      	cmp	r0, #0
 800e6f2:	d172      	bne.n	800e7da <_dtoa_r+0x622>
 800e6f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e6f8:	4911      	ldr	r1, [pc, #68]	@ (800e740 <_dtoa_r+0x588>)
 800e6fa:	2000      	movs	r0, #0
 800e6fc:	f7f1 fdc4 	bl	8000288 <__aeabi_dsub>
 800e700:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e704:	f7f2 f9ea 	bl	8000adc <__aeabi_dcmplt>
 800e708:	2800      	cmp	r0, #0
 800e70a:	f040 80b4 	bne.w	800e876 <_dtoa_r+0x6be>
 800e70e:	42a6      	cmp	r6, r4
 800e710:	f43f af70 	beq.w	800e5f4 <_dtoa_r+0x43c>
 800e714:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e718:	4b0a      	ldr	r3, [pc, #40]	@ (800e744 <_dtoa_r+0x58c>)
 800e71a:	2200      	movs	r2, #0
 800e71c:	f7f1 ff6c 	bl	80005f8 <__aeabi_dmul>
 800e720:	4b08      	ldr	r3, [pc, #32]	@ (800e744 <_dtoa_r+0x58c>)
 800e722:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e726:	2200      	movs	r2, #0
 800e728:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e72c:	f7f1 ff64 	bl	80005f8 <__aeabi_dmul>
 800e730:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e734:	e7c4      	b.n	800e6c0 <_dtoa_r+0x508>
 800e736:	bf00      	nop
 800e738:	08011bb8 	.word	0x08011bb8
 800e73c:	08011b90 	.word	0x08011b90
 800e740:	3ff00000 	.word	0x3ff00000
 800e744:	40240000 	.word	0x40240000
 800e748:	401c0000 	.word	0x401c0000
 800e74c:	40140000 	.word	0x40140000
 800e750:	3fe00000 	.word	0x3fe00000
 800e754:	4631      	mov	r1, r6
 800e756:	4628      	mov	r0, r5
 800e758:	f7f1 ff4e 	bl	80005f8 <__aeabi_dmul>
 800e75c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e760:	9413      	str	r4, [sp, #76]	@ 0x4c
 800e762:	4656      	mov	r6, sl
 800e764:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e768:	f7f2 f9f6 	bl	8000b58 <__aeabi_d2iz>
 800e76c:	4605      	mov	r5, r0
 800e76e:	f7f1 fed9 	bl	8000524 <__aeabi_i2d>
 800e772:	4602      	mov	r2, r0
 800e774:	460b      	mov	r3, r1
 800e776:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e77a:	f7f1 fd85 	bl	8000288 <__aeabi_dsub>
 800e77e:	3530      	adds	r5, #48	@ 0x30
 800e780:	f806 5b01 	strb.w	r5, [r6], #1
 800e784:	4602      	mov	r2, r0
 800e786:	460b      	mov	r3, r1
 800e788:	42a6      	cmp	r6, r4
 800e78a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e78e:	f04f 0200 	mov.w	r2, #0
 800e792:	d124      	bne.n	800e7de <_dtoa_r+0x626>
 800e794:	4baf      	ldr	r3, [pc, #700]	@ (800ea54 <_dtoa_r+0x89c>)
 800e796:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e79a:	f7f1 fd77 	bl	800028c <__adddf3>
 800e79e:	4602      	mov	r2, r0
 800e7a0:	460b      	mov	r3, r1
 800e7a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e7a6:	f7f2 f9b7 	bl	8000b18 <__aeabi_dcmpgt>
 800e7aa:	2800      	cmp	r0, #0
 800e7ac:	d163      	bne.n	800e876 <_dtoa_r+0x6be>
 800e7ae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e7b2:	49a8      	ldr	r1, [pc, #672]	@ (800ea54 <_dtoa_r+0x89c>)
 800e7b4:	2000      	movs	r0, #0
 800e7b6:	f7f1 fd67 	bl	8000288 <__aeabi_dsub>
 800e7ba:	4602      	mov	r2, r0
 800e7bc:	460b      	mov	r3, r1
 800e7be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e7c2:	f7f2 f98b 	bl	8000adc <__aeabi_dcmplt>
 800e7c6:	2800      	cmp	r0, #0
 800e7c8:	f43f af14 	beq.w	800e5f4 <_dtoa_r+0x43c>
 800e7cc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e7ce:	1e73      	subs	r3, r6, #1
 800e7d0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e7d2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e7d6:	2b30      	cmp	r3, #48	@ 0x30
 800e7d8:	d0f8      	beq.n	800e7cc <_dtoa_r+0x614>
 800e7da:	4647      	mov	r7, r8
 800e7dc:	e03b      	b.n	800e856 <_dtoa_r+0x69e>
 800e7de:	4b9e      	ldr	r3, [pc, #632]	@ (800ea58 <_dtoa_r+0x8a0>)
 800e7e0:	f7f1 ff0a 	bl	80005f8 <__aeabi_dmul>
 800e7e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e7e8:	e7bc      	b.n	800e764 <_dtoa_r+0x5ac>
 800e7ea:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e7ee:	4656      	mov	r6, sl
 800e7f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e7f4:	4620      	mov	r0, r4
 800e7f6:	4629      	mov	r1, r5
 800e7f8:	f7f2 f828 	bl	800084c <__aeabi_ddiv>
 800e7fc:	f7f2 f9ac 	bl	8000b58 <__aeabi_d2iz>
 800e800:	4680      	mov	r8, r0
 800e802:	f7f1 fe8f 	bl	8000524 <__aeabi_i2d>
 800e806:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e80a:	f7f1 fef5 	bl	80005f8 <__aeabi_dmul>
 800e80e:	4602      	mov	r2, r0
 800e810:	460b      	mov	r3, r1
 800e812:	4620      	mov	r0, r4
 800e814:	4629      	mov	r1, r5
 800e816:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e81a:	f7f1 fd35 	bl	8000288 <__aeabi_dsub>
 800e81e:	f806 4b01 	strb.w	r4, [r6], #1
 800e822:	9d03      	ldr	r5, [sp, #12]
 800e824:	eba6 040a 	sub.w	r4, r6, sl
 800e828:	42a5      	cmp	r5, r4
 800e82a:	4602      	mov	r2, r0
 800e82c:	460b      	mov	r3, r1
 800e82e:	d133      	bne.n	800e898 <_dtoa_r+0x6e0>
 800e830:	f7f1 fd2c 	bl	800028c <__adddf3>
 800e834:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e838:	4604      	mov	r4, r0
 800e83a:	460d      	mov	r5, r1
 800e83c:	f7f2 f96c 	bl	8000b18 <__aeabi_dcmpgt>
 800e840:	b9c0      	cbnz	r0, 800e874 <_dtoa_r+0x6bc>
 800e842:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e846:	4620      	mov	r0, r4
 800e848:	4629      	mov	r1, r5
 800e84a:	f7f2 f93d 	bl	8000ac8 <__aeabi_dcmpeq>
 800e84e:	b110      	cbz	r0, 800e856 <_dtoa_r+0x69e>
 800e850:	f018 0f01 	tst.w	r8, #1
 800e854:	d10e      	bne.n	800e874 <_dtoa_r+0x6bc>
 800e856:	9902      	ldr	r1, [sp, #8]
 800e858:	4648      	mov	r0, r9
 800e85a:	f000 fbbd 	bl	800efd8 <_Bfree>
 800e85e:	2300      	movs	r3, #0
 800e860:	7033      	strb	r3, [r6, #0]
 800e862:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e864:	3701      	adds	r7, #1
 800e866:	601f      	str	r7, [r3, #0]
 800e868:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	f000 824b 	beq.w	800ed06 <_dtoa_r+0xb4e>
 800e870:	601e      	str	r6, [r3, #0]
 800e872:	e248      	b.n	800ed06 <_dtoa_r+0xb4e>
 800e874:	46b8      	mov	r8, r7
 800e876:	4633      	mov	r3, r6
 800e878:	461e      	mov	r6, r3
 800e87a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e87e:	2a39      	cmp	r2, #57	@ 0x39
 800e880:	d106      	bne.n	800e890 <_dtoa_r+0x6d8>
 800e882:	459a      	cmp	sl, r3
 800e884:	d1f8      	bne.n	800e878 <_dtoa_r+0x6c0>
 800e886:	2230      	movs	r2, #48	@ 0x30
 800e888:	f108 0801 	add.w	r8, r8, #1
 800e88c:	f88a 2000 	strb.w	r2, [sl]
 800e890:	781a      	ldrb	r2, [r3, #0]
 800e892:	3201      	adds	r2, #1
 800e894:	701a      	strb	r2, [r3, #0]
 800e896:	e7a0      	b.n	800e7da <_dtoa_r+0x622>
 800e898:	4b6f      	ldr	r3, [pc, #444]	@ (800ea58 <_dtoa_r+0x8a0>)
 800e89a:	2200      	movs	r2, #0
 800e89c:	f7f1 feac 	bl	80005f8 <__aeabi_dmul>
 800e8a0:	2200      	movs	r2, #0
 800e8a2:	2300      	movs	r3, #0
 800e8a4:	4604      	mov	r4, r0
 800e8a6:	460d      	mov	r5, r1
 800e8a8:	f7f2 f90e 	bl	8000ac8 <__aeabi_dcmpeq>
 800e8ac:	2800      	cmp	r0, #0
 800e8ae:	d09f      	beq.n	800e7f0 <_dtoa_r+0x638>
 800e8b0:	e7d1      	b.n	800e856 <_dtoa_r+0x69e>
 800e8b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e8b4:	2a00      	cmp	r2, #0
 800e8b6:	f000 80ea 	beq.w	800ea8e <_dtoa_r+0x8d6>
 800e8ba:	9a07      	ldr	r2, [sp, #28]
 800e8bc:	2a01      	cmp	r2, #1
 800e8be:	f300 80cd 	bgt.w	800ea5c <_dtoa_r+0x8a4>
 800e8c2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e8c4:	2a00      	cmp	r2, #0
 800e8c6:	f000 80c1 	beq.w	800ea4c <_dtoa_r+0x894>
 800e8ca:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e8ce:	9c08      	ldr	r4, [sp, #32]
 800e8d0:	9e00      	ldr	r6, [sp, #0]
 800e8d2:	9a00      	ldr	r2, [sp, #0]
 800e8d4:	441a      	add	r2, r3
 800e8d6:	9200      	str	r2, [sp, #0]
 800e8d8:	9a06      	ldr	r2, [sp, #24]
 800e8da:	2101      	movs	r1, #1
 800e8dc:	441a      	add	r2, r3
 800e8de:	4648      	mov	r0, r9
 800e8e0:	9206      	str	r2, [sp, #24]
 800e8e2:	f000 fc77 	bl	800f1d4 <__i2b>
 800e8e6:	4605      	mov	r5, r0
 800e8e8:	b166      	cbz	r6, 800e904 <_dtoa_r+0x74c>
 800e8ea:	9b06      	ldr	r3, [sp, #24]
 800e8ec:	2b00      	cmp	r3, #0
 800e8ee:	dd09      	ble.n	800e904 <_dtoa_r+0x74c>
 800e8f0:	42b3      	cmp	r3, r6
 800e8f2:	9a00      	ldr	r2, [sp, #0]
 800e8f4:	bfa8      	it	ge
 800e8f6:	4633      	movge	r3, r6
 800e8f8:	1ad2      	subs	r2, r2, r3
 800e8fa:	9200      	str	r2, [sp, #0]
 800e8fc:	9a06      	ldr	r2, [sp, #24]
 800e8fe:	1af6      	subs	r6, r6, r3
 800e900:	1ad3      	subs	r3, r2, r3
 800e902:	9306      	str	r3, [sp, #24]
 800e904:	9b08      	ldr	r3, [sp, #32]
 800e906:	b30b      	cbz	r3, 800e94c <_dtoa_r+0x794>
 800e908:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	f000 80c6 	beq.w	800ea9c <_dtoa_r+0x8e4>
 800e910:	2c00      	cmp	r4, #0
 800e912:	f000 80c0 	beq.w	800ea96 <_dtoa_r+0x8de>
 800e916:	4629      	mov	r1, r5
 800e918:	4622      	mov	r2, r4
 800e91a:	4648      	mov	r0, r9
 800e91c:	f000 fd12 	bl	800f344 <__pow5mult>
 800e920:	9a02      	ldr	r2, [sp, #8]
 800e922:	4601      	mov	r1, r0
 800e924:	4605      	mov	r5, r0
 800e926:	4648      	mov	r0, r9
 800e928:	f000 fc6a 	bl	800f200 <__multiply>
 800e92c:	9902      	ldr	r1, [sp, #8]
 800e92e:	4680      	mov	r8, r0
 800e930:	4648      	mov	r0, r9
 800e932:	f000 fb51 	bl	800efd8 <_Bfree>
 800e936:	9b08      	ldr	r3, [sp, #32]
 800e938:	1b1b      	subs	r3, r3, r4
 800e93a:	9308      	str	r3, [sp, #32]
 800e93c:	f000 80b1 	beq.w	800eaa2 <_dtoa_r+0x8ea>
 800e940:	9a08      	ldr	r2, [sp, #32]
 800e942:	4641      	mov	r1, r8
 800e944:	4648      	mov	r0, r9
 800e946:	f000 fcfd 	bl	800f344 <__pow5mult>
 800e94a:	9002      	str	r0, [sp, #8]
 800e94c:	2101      	movs	r1, #1
 800e94e:	4648      	mov	r0, r9
 800e950:	f000 fc40 	bl	800f1d4 <__i2b>
 800e954:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e956:	4604      	mov	r4, r0
 800e958:	2b00      	cmp	r3, #0
 800e95a:	f000 81d8 	beq.w	800ed0e <_dtoa_r+0xb56>
 800e95e:	461a      	mov	r2, r3
 800e960:	4601      	mov	r1, r0
 800e962:	4648      	mov	r0, r9
 800e964:	f000 fcee 	bl	800f344 <__pow5mult>
 800e968:	9b07      	ldr	r3, [sp, #28]
 800e96a:	2b01      	cmp	r3, #1
 800e96c:	4604      	mov	r4, r0
 800e96e:	f300 809f 	bgt.w	800eab0 <_dtoa_r+0x8f8>
 800e972:	9b04      	ldr	r3, [sp, #16]
 800e974:	2b00      	cmp	r3, #0
 800e976:	f040 8097 	bne.w	800eaa8 <_dtoa_r+0x8f0>
 800e97a:	9b05      	ldr	r3, [sp, #20]
 800e97c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e980:	2b00      	cmp	r3, #0
 800e982:	f040 8093 	bne.w	800eaac <_dtoa_r+0x8f4>
 800e986:	9b05      	ldr	r3, [sp, #20]
 800e988:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e98c:	0d1b      	lsrs	r3, r3, #20
 800e98e:	051b      	lsls	r3, r3, #20
 800e990:	b133      	cbz	r3, 800e9a0 <_dtoa_r+0x7e8>
 800e992:	9b00      	ldr	r3, [sp, #0]
 800e994:	3301      	adds	r3, #1
 800e996:	9300      	str	r3, [sp, #0]
 800e998:	9b06      	ldr	r3, [sp, #24]
 800e99a:	3301      	adds	r3, #1
 800e99c:	9306      	str	r3, [sp, #24]
 800e99e:	2301      	movs	r3, #1
 800e9a0:	9308      	str	r3, [sp, #32]
 800e9a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	f000 81b8 	beq.w	800ed1a <_dtoa_r+0xb62>
 800e9aa:	6923      	ldr	r3, [r4, #16]
 800e9ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e9b0:	6918      	ldr	r0, [r3, #16]
 800e9b2:	f000 fbc3 	bl	800f13c <__hi0bits>
 800e9b6:	f1c0 0020 	rsb	r0, r0, #32
 800e9ba:	9b06      	ldr	r3, [sp, #24]
 800e9bc:	4418      	add	r0, r3
 800e9be:	f010 001f 	ands.w	r0, r0, #31
 800e9c2:	f000 8082 	beq.w	800eaca <_dtoa_r+0x912>
 800e9c6:	f1c0 0320 	rsb	r3, r0, #32
 800e9ca:	2b04      	cmp	r3, #4
 800e9cc:	dd73      	ble.n	800eab6 <_dtoa_r+0x8fe>
 800e9ce:	9b00      	ldr	r3, [sp, #0]
 800e9d0:	f1c0 001c 	rsb	r0, r0, #28
 800e9d4:	4403      	add	r3, r0
 800e9d6:	9300      	str	r3, [sp, #0]
 800e9d8:	9b06      	ldr	r3, [sp, #24]
 800e9da:	4403      	add	r3, r0
 800e9dc:	4406      	add	r6, r0
 800e9de:	9306      	str	r3, [sp, #24]
 800e9e0:	9b00      	ldr	r3, [sp, #0]
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	dd05      	ble.n	800e9f2 <_dtoa_r+0x83a>
 800e9e6:	9902      	ldr	r1, [sp, #8]
 800e9e8:	461a      	mov	r2, r3
 800e9ea:	4648      	mov	r0, r9
 800e9ec:	f000 fd04 	bl	800f3f8 <__lshift>
 800e9f0:	9002      	str	r0, [sp, #8]
 800e9f2:	9b06      	ldr	r3, [sp, #24]
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	dd05      	ble.n	800ea04 <_dtoa_r+0x84c>
 800e9f8:	4621      	mov	r1, r4
 800e9fa:	461a      	mov	r2, r3
 800e9fc:	4648      	mov	r0, r9
 800e9fe:	f000 fcfb 	bl	800f3f8 <__lshift>
 800ea02:	4604      	mov	r4, r0
 800ea04:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	d061      	beq.n	800eace <_dtoa_r+0x916>
 800ea0a:	9802      	ldr	r0, [sp, #8]
 800ea0c:	4621      	mov	r1, r4
 800ea0e:	f000 fd5f 	bl	800f4d0 <__mcmp>
 800ea12:	2800      	cmp	r0, #0
 800ea14:	da5b      	bge.n	800eace <_dtoa_r+0x916>
 800ea16:	2300      	movs	r3, #0
 800ea18:	9902      	ldr	r1, [sp, #8]
 800ea1a:	220a      	movs	r2, #10
 800ea1c:	4648      	mov	r0, r9
 800ea1e:	f000 fafd 	bl	800f01c <__multadd>
 800ea22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea24:	9002      	str	r0, [sp, #8]
 800ea26:	f107 38ff 	add.w	r8, r7, #4294967295
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	f000 8177 	beq.w	800ed1e <_dtoa_r+0xb66>
 800ea30:	4629      	mov	r1, r5
 800ea32:	2300      	movs	r3, #0
 800ea34:	220a      	movs	r2, #10
 800ea36:	4648      	mov	r0, r9
 800ea38:	f000 faf0 	bl	800f01c <__multadd>
 800ea3c:	f1bb 0f00 	cmp.w	fp, #0
 800ea40:	4605      	mov	r5, r0
 800ea42:	dc6f      	bgt.n	800eb24 <_dtoa_r+0x96c>
 800ea44:	9b07      	ldr	r3, [sp, #28]
 800ea46:	2b02      	cmp	r3, #2
 800ea48:	dc49      	bgt.n	800eade <_dtoa_r+0x926>
 800ea4a:	e06b      	b.n	800eb24 <_dtoa_r+0x96c>
 800ea4c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ea4e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ea52:	e73c      	b.n	800e8ce <_dtoa_r+0x716>
 800ea54:	3fe00000 	.word	0x3fe00000
 800ea58:	40240000 	.word	0x40240000
 800ea5c:	9b03      	ldr	r3, [sp, #12]
 800ea5e:	1e5c      	subs	r4, r3, #1
 800ea60:	9b08      	ldr	r3, [sp, #32]
 800ea62:	42a3      	cmp	r3, r4
 800ea64:	db09      	blt.n	800ea7a <_dtoa_r+0x8c2>
 800ea66:	1b1c      	subs	r4, r3, r4
 800ea68:	9b03      	ldr	r3, [sp, #12]
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	f6bf af30 	bge.w	800e8d0 <_dtoa_r+0x718>
 800ea70:	9b00      	ldr	r3, [sp, #0]
 800ea72:	9a03      	ldr	r2, [sp, #12]
 800ea74:	1a9e      	subs	r6, r3, r2
 800ea76:	2300      	movs	r3, #0
 800ea78:	e72b      	b.n	800e8d2 <_dtoa_r+0x71a>
 800ea7a:	9b08      	ldr	r3, [sp, #32]
 800ea7c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ea7e:	9408      	str	r4, [sp, #32]
 800ea80:	1ae3      	subs	r3, r4, r3
 800ea82:	441a      	add	r2, r3
 800ea84:	9e00      	ldr	r6, [sp, #0]
 800ea86:	9b03      	ldr	r3, [sp, #12]
 800ea88:	920d      	str	r2, [sp, #52]	@ 0x34
 800ea8a:	2400      	movs	r4, #0
 800ea8c:	e721      	b.n	800e8d2 <_dtoa_r+0x71a>
 800ea8e:	9c08      	ldr	r4, [sp, #32]
 800ea90:	9e00      	ldr	r6, [sp, #0]
 800ea92:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ea94:	e728      	b.n	800e8e8 <_dtoa_r+0x730>
 800ea96:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ea9a:	e751      	b.n	800e940 <_dtoa_r+0x788>
 800ea9c:	9a08      	ldr	r2, [sp, #32]
 800ea9e:	9902      	ldr	r1, [sp, #8]
 800eaa0:	e750      	b.n	800e944 <_dtoa_r+0x78c>
 800eaa2:	f8cd 8008 	str.w	r8, [sp, #8]
 800eaa6:	e751      	b.n	800e94c <_dtoa_r+0x794>
 800eaa8:	2300      	movs	r3, #0
 800eaaa:	e779      	b.n	800e9a0 <_dtoa_r+0x7e8>
 800eaac:	9b04      	ldr	r3, [sp, #16]
 800eaae:	e777      	b.n	800e9a0 <_dtoa_r+0x7e8>
 800eab0:	2300      	movs	r3, #0
 800eab2:	9308      	str	r3, [sp, #32]
 800eab4:	e779      	b.n	800e9aa <_dtoa_r+0x7f2>
 800eab6:	d093      	beq.n	800e9e0 <_dtoa_r+0x828>
 800eab8:	9a00      	ldr	r2, [sp, #0]
 800eaba:	331c      	adds	r3, #28
 800eabc:	441a      	add	r2, r3
 800eabe:	9200      	str	r2, [sp, #0]
 800eac0:	9a06      	ldr	r2, [sp, #24]
 800eac2:	441a      	add	r2, r3
 800eac4:	441e      	add	r6, r3
 800eac6:	9206      	str	r2, [sp, #24]
 800eac8:	e78a      	b.n	800e9e0 <_dtoa_r+0x828>
 800eaca:	4603      	mov	r3, r0
 800eacc:	e7f4      	b.n	800eab8 <_dtoa_r+0x900>
 800eace:	9b03      	ldr	r3, [sp, #12]
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	46b8      	mov	r8, r7
 800ead4:	dc20      	bgt.n	800eb18 <_dtoa_r+0x960>
 800ead6:	469b      	mov	fp, r3
 800ead8:	9b07      	ldr	r3, [sp, #28]
 800eada:	2b02      	cmp	r3, #2
 800eadc:	dd1e      	ble.n	800eb1c <_dtoa_r+0x964>
 800eade:	f1bb 0f00 	cmp.w	fp, #0
 800eae2:	f47f adb1 	bne.w	800e648 <_dtoa_r+0x490>
 800eae6:	4621      	mov	r1, r4
 800eae8:	465b      	mov	r3, fp
 800eaea:	2205      	movs	r2, #5
 800eaec:	4648      	mov	r0, r9
 800eaee:	f000 fa95 	bl	800f01c <__multadd>
 800eaf2:	4601      	mov	r1, r0
 800eaf4:	4604      	mov	r4, r0
 800eaf6:	9802      	ldr	r0, [sp, #8]
 800eaf8:	f000 fcea 	bl	800f4d0 <__mcmp>
 800eafc:	2800      	cmp	r0, #0
 800eafe:	f77f ada3 	ble.w	800e648 <_dtoa_r+0x490>
 800eb02:	4656      	mov	r6, sl
 800eb04:	2331      	movs	r3, #49	@ 0x31
 800eb06:	f806 3b01 	strb.w	r3, [r6], #1
 800eb0a:	f108 0801 	add.w	r8, r8, #1
 800eb0e:	e59f      	b.n	800e650 <_dtoa_r+0x498>
 800eb10:	9c03      	ldr	r4, [sp, #12]
 800eb12:	46b8      	mov	r8, r7
 800eb14:	4625      	mov	r5, r4
 800eb16:	e7f4      	b.n	800eb02 <_dtoa_r+0x94a>
 800eb18:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800eb1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	f000 8101 	beq.w	800ed26 <_dtoa_r+0xb6e>
 800eb24:	2e00      	cmp	r6, #0
 800eb26:	dd05      	ble.n	800eb34 <_dtoa_r+0x97c>
 800eb28:	4629      	mov	r1, r5
 800eb2a:	4632      	mov	r2, r6
 800eb2c:	4648      	mov	r0, r9
 800eb2e:	f000 fc63 	bl	800f3f8 <__lshift>
 800eb32:	4605      	mov	r5, r0
 800eb34:	9b08      	ldr	r3, [sp, #32]
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d05c      	beq.n	800ebf4 <_dtoa_r+0xa3c>
 800eb3a:	6869      	ldr	r1, [r5, #4]
 800eb3c:	4648      	mov	r0, r9
 800eb3e:	f000 fa0b 	bl	800ef58 <_Balloc>
 800eb42:	4606      	mov	r6, r0
 800eb44:	b928      	cbnz	r0, 800eb52 <_dtoa_r+0x99a>
 800eb46:	4b82      	ldr	r3, [pc, #520]	@ (800ed50 <_dtoa_r+0xb98>)
 800eb48:	4602      	mov	r2, r0
 800eb4a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800eb4e:	f7ff bb4a 	b.w	800e1e6 <_dtoa_r+0x2e>
 800eb52:	692a      	ldr	r2, [r5, #16]
 800eb54:	3202      	adds	r2, #2
 800eb56:	0092      	lsls	r2, r2, #2
 800eb58:	f105 010c 	add.w	r1, r5, #12
 800eb5c:	300c      	adds	r0, #12
 800eb5e:	f7ff fa70 	bl	800e042 <memcpy>
 800eb62:	2201      	movs	r2, #1
 800eb64:	4631      	mov	r1, r6
 800eb66:	4648      	mov	r0, r9
 800eb68:	f000 fc46 	bl	800f3f8 <__lshift>
 800eb6c:	f10a 0301 	add.w	r3, sl, #1
 800eb70:	9300      	str	r3, [sp, #0]
 800eb72:	eb0a 030b 	add.w	r3, sl, fp
 800eb76:	9308      	str	r3, [sp, #32]
 800eb78:	9b04      	ldr	r3, [sp, #16]
 800eb7a:	f003 0301 	and.w	r3, r3, #1
 800eb7e:	462f      	mov	r7, r5
 800eb80:	9306      	str	r3, [sp, #24]
 800eb82:	4605      	mov	r5, r0
 800eb84:	9b00      	ldr	r3, [sp, #0]
 800eb86:	9802      	ldr	r0, [sp, #8]
 800eb88:	4621      	mov	r1, r4
 800eb8a:	f103 3bff 	add.w	fp, r3, #4294967295
 800eb8e:	f7ff fa8b 	bl	800e0a8 <quorem>
 800eb92:	4603      	mov	r3, r0
 800eb94:	3330      	adds	r3, #48	@ 0x30
 800eb96:	9003      	str	r0, [sp, #12]
 800eb98:	4639      	mov	r1, r7
 800eb9a:	9802      	ldr	r0, [sp, #8]
 800eb9c:	9309      	str	r3, [sp, #36]	@ 0x24
 800eb9e:	f000 fc97 	bl	800f4d0 <__mcmp>
 800eba2:	462a      	mov	r2, r5
 800eba4:	9004      	str	r0, [sp, #16]
 800eba6:	4621      	mov	r1, r4
 800eba8:	4648      	mov	r0, r9
 800ebaa:	f000 fcad 	bl	800f508 <__mdiff>
 800ebae:	68c2      	ldr	r2, [r0, #12]
 800ebb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ebb2:	4606      	mov	r6, r0
 800ebb4:	bb02      	cbnz	r2, 800ebf8 <_dtoa_r+0xa40>
 800ebb6:	4601      	mov	r1, r0
 800ebb8:	9802      	ldr	r0, [sp, #8]
 800ebba:	f000 fc89 	bl	800f4d0 <__mcmp>
 800ebbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ebc0:	4602      	mov	r2, r0
 800ebc2:	4631      	mov	r1, r6
 800ebc4:	4648      	mov	r0, r9
 800ebc6:	920c      	str	r2, [sp, #48]	@ 0x30
 800ebc8:	9309      	str	r3, [sp, #36]	@ 0x24
 800ebca:	f000 fa05 	bl	800efd8 <_Bfree>
 800ebce:	9b07      	ldr	r3, [sp, #28]
 800ebd0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ebd2:	9e00      	ldr	r6, [sp, #0]
 800ebd4:	ea42 0103 	orr.w	r1, r2, r3
 800ebd8:	9b06      	ldr	r3, [sp, #24]
 800ebda:	4319      	orrs	r1, r3
 800ebdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ebde:	d10d      	bne.n	800ebfc <_dtoa_r+0xa44>
 800ebe0:	2b39      	cmp	r3, #57	@ 0x39
 800ebe2:	d027      	beq.n	800ec34 <_dtoa_r+0xa7c>
 800ebe4:	9a04      	ldr	r2, [sp, #16]
 800ebe6:	2a00      	cmp	r2, #0
 800ebe8:	dd01      	ble.n	800ebee <_dtoa_r+0xa36>
 800ebea:	9b03      	ldr	r3, [sp, #12]
 800ebec:	3331      	adds	r3, #49	@ 0x31
 800ebee:	f88b 3000 	strb.w	r3, [fp]
 800ebf2:	e52e      	b.n	800e652 <_dtoa_r+0x49a>
 800ebf4:	4628      	mov	r0, r5
 800ebf6:	e7b9      	b.n	800eb6c <_dtoa_r+0x9b4>
 800ebf8:	2201      	movs	r2, #1
 800ebfa:	e7e2      	b.n	800ebc2 <_dtoa_r+0xa0a>
 800ebfc:	9904      	ldr	r1, [sp, #16]
 800ebfe:	2900      	cmp	r1, #0
 800ec00:	db04      	blt.n	800ec0c <_dtoa_r+0xa54>
 800ec02:	9807      	ldr	r0, [sp, #28]
 800ec04:	4301      	orrs	r1, r0
 800ec06:	9806      	ldr	r0, [sp, #24]
 800ec08:	4301      	orrs	r1, r0
 800ec0a:	d120      	bne.n	800ec4e <_dtoa_r+0xa96>
 800ec0c:	2a00      	cmp	r2, #0
 800ec0e:	ddee      	ble.n	800ebee <_dtoa_r+0xa36>
 800ec10:	9902      	ldr	r1, [sp, #8]
 800ec12:	9300      	str	r3, [sp, #0]
 800ec14:	2201      	movs	r2, #1
 800ec16:	4648      	mov	r0, r9
 800ec18:	f000 fbee 	bl	800f3f8 <__lshift>
 800ec1c:	4621      	mov	r1, r4
 800ec1e:	9002      	str	r0, [sp, #8]
 800ec20:	f000 fc56 	bl	800f4d0 <__mcmp>
 800ec24:	2800      	cmp	r0, #0
 800ec26:	9b00      	ldr	r3, [sp, #0]
 800ec28:	dc02      	bgt.n	800ec30 <_dtoa_r+0xa78>
 800ec2a:	d1e0      	bne.n	800ebee <_dtoa_r+0xa36>
 800ec2c:	07da      	lsls	r2, r3, #31
 800ec2e:	d5de      	bpl.n	800ebee <_dtoa_r+0xa36>
 800ec30:	2b39      	cmp	r3, #57	@ 0x39
 800ec32:	d1da      	bne.n	800ebea <_dtoa_r+0xa32>
 800ec34:	2339      	movs	r3, #57	@ 0x39
 800ec36:	f88b 3000 	strb.w	r3, [fp]
 800ec3a:	4633      	mov	r3, r6
 800ec3c:	461e      	mov	r6, r3
 800ec3e:	3b01      	subs	r3, #1
 800ec40:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ec44:	2a39      	cmp	r2, #57	@ 0x39
 800ec46:	d04e      	beq.n	800ece6 <_dtoa_r+0xb2e>
 800ec48:	3201      	adds	r2, #1
 800ec4a:	701a      	strb	r2, [r3, #0]
 800ec4c:	e501      	b.n	800e652 <_dtoa_r+0x49a>
 800ec4e:	2a00      	cmp	r2, #0
 800ec50:	dd03      	ble.n	800ec5a <_dtoa_r+0xaa2>
 800ec52:	2b39      	cmp	r3, #57	@ 0x39
 800ec54:	d0ee      	beq.n	800ec34 <_dtoa_r+0xa7c>
 800ec56:	3301      	adds	r3, #1
 800ec58:	e7c9      	b.n	800ebee <_dtoa_r+0xa36>
 800ec5a:	9a00      	ldr	r2, [sp, #0]
 800ec5c:	9908      	ldr	r1, [sp, #32]
 800ec5e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ec62:	428a      	cmp	r2, r1
 800ec64:	d028      	beq.n	800ecb8 <_dtoa_r+0xb00>
 800ec66:	9902      	ldr	r1, [sp, #8]
 800ec68:	2300      	movs	r3, #0
 800ec6a:	220a      	movs	r2, #10
 800ec6c:	4648      	mov	r0, r9
 800ec6e:	f000 f9d5 	bl	800f01c <__multadd>
 800ec72:	42af      	cmp	r7, r5
 800ec74:	9002      	str	r0, [sp, #8]
 800ec76:	f04f 0300 	mov.w	r3, #0
 800ec7a:	f04f 020a 	mov.w	r2, #10
 800ec7e:	4639      	mov	r1, r7
 800ec80:	4648      	mov	r0, r9
 800ec82:	d107      	bne.n	800ec94 <_dtoa_r+0xadc>
 800ec84:	f000 f9ca 	bl	800f01c <__multadd>
 800ec88:	4607      	mov	r7, r0
 800ec8a:	4605      	mov	r5, r0
 800ec8c:	9b00      	ldr	r3, [sp, #0]
 800ec8e:	3301      	adds	r3, #1
 800ec90:	9300      	str	r3, [sp, #0]
 800ec92:	e777      	b.n	800eb84 <_dtoa_r+0x9cc>
 800ec94:	f000 f9c2 	bl	800f01c <__multadd>
 800ec98:	4629      	mov	r1, r5
 800ec9a:	4607      	mov	r7, r0
 800ec9c:	2300      	movs	r3, #0
 800ec9e:	220a      	movs	r2, #10
 800eca0:	4648      	mov	r0, r9
 800eca2:	f000 f9bb 	bl	800f01c <__multadd>
 800eca6:	4605      	mov	r5, r0
 800eca8:	e7f0      	b.n	800ec8c <_dtoa_r+0xad4>
 800ecaa:	f1bb 0f00 	cmp.w	fp, #0
 800ecae:	bfcc      	ite	gt
 800ecb0:	465e      	movgt	r6, fp
 800ecb2:	2601      	movle	r6, #1
 800ecb4:	4456      	add	r6, sl
 800ecb6:	2700      	movs	r7, #0
 800ecb8:	9902      	ldr	r1, [sp, #8]
 800ecba:	9300      	str	r3, [sp, #0]
 800ecbc:	2201      	movs	r2, #1
 800ecbe:	4648      	mov	r0, r9
 800ecc0:	f000 fb9a 	bl	800f3f8 <__lshift>
 800ecc4:	4621      	mov	r1, r4
 800ecc6:	9002      	str	r0, [sp, #8]
 800ecc8:	f000 fc02 	bl	800f4d0 <__mcmp>
 800eccc:	2800      	cmp	r0, #0
 800ecce:	dcb4      	bgt.n	800ec3a <_dtoa_r+0xa82>
 800ecd0:	d102      	bne.n	800ecd8 <_dtoa_r+0xb20>
 800ecd2:	9b00      	ldr	r3, [sp, #0]
 800ecd4:	07db      	lsls	r3, r3, #31
 800ecd6:	d4b0      	bmi.n	800ec3a <_dtoa_r+0xa82>
 800ecd8:	4633      	mov	r3, r6
 800ecda:	461e      	mov	r6, r3
 800ecdc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ece0:	2a30      	cmp	r2, #48	@ 0x30
 800ece2:	d0fa      	beq.n	800ecda <_dtoa_r+0xb22>
 800ece4:	e4b5      	b.n	800e652 <_dtoa_r+0x49a>
 800ece6:	459a      	cmp	sl, r3
 800ece8:	d1a8      	bne.n	800ec3c <_dtoa_r+0xa84>
 800ecea:	2331      	movs	r3, #49	@ 0x31
 800ecec:	f108 0801 	add.w	r8, r8, #1
 800ecf0:	f88a 3000 	strb.w	r3, [sl]
 800ecf4:	e4ad      	b.n	800e652 <_dtoa_r+0x49a>
 800ecf6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ecf8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800ed54 <_dtoa_r+0xb9c>
 800ecfc:	b11b      	cbz	r3, 800ed06 <_dtoa_r+0xb4e>
 800ecfe:	f10a 0308 	add.w	r3, sl, #8
 800ed02:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ed04:	6013      	str	r3, [r2, #0]
 800ed06:	4650      	mov	r0, sl
 800ed08:	b017      	add	sp, #92	@ 0x5c
 800ed0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed0e:	9b07      	ldr	r3, [sp, #28]
 800ed10:	2b01      	cmp	r3, #1
 800ed12:	f77f ae2e 	ble.w	800e972 <_dtoa_r+0x7ba>
 800ed16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ed18:	9308      	str	r3, [sp, #32]
 800ed1a:	2001      	movs	r0, #1
 800ed1c:	e64d      	b.n	800e9ba <_dtoa_r+0x802>
 800ed1e:	f1bb 0f00 	cmp.w	fp, #0
 800ed22:	f77f aed9 	ble.w	800ead8 <_dtoa_r+0x920>
 800ed26:	4656      	mov	r6, sl
 800ed28:	9802      	ldr	r0, [sp, #8]
 800ed2a:	4621      	mov	r1, r4
 800ed2c:	f7ff f9bc 	bl	800e0a8 <quorem>
 800ed30:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800ed34:	f806 3b01 	strb.w	r3, [r6], #1
 800ed38:	eba6 020a 	sub.w	r2, r6, sl
 800ed3c:	4593      	cmp	fp, r2
 800ed3e:	ddb4      	ble.n	800ecaa <_dtoa_r+0xaf2>
 800ed40:	9902      	ldr	r1, [sp, #8]
 800ed42:	2300      	movs	r3, #0
 800ed44:	220a      	movs	r2, #10
 800ed46:	4648      	mov	r0, r9
 800ed48:	f000 f968 	bl	800f01c <__multadd>
 800ed4c:	9002      	str	r0, [sp, #8]
 800ed4e:	e7eb      	b.n	800ed28 <_dtoa_r+0xb70>
 800ed50:	08011a99 	.word	0x08011a99
 800ed54:	08011a34 	.word	0x08011a34

0800ed58 <_free_r>:
 800ed58:	b538      	push	{r3, r4, r5, lr}
 800ed5a:	4605      	mov	r5, r0
 800ed5c:	2900      	cmp	r1, #0
 800ed5e:	d041      	beq.n	800ede4 <_free_r+0x8c>
 800ed60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ed64:	1f0c      	subs	r4, r1, #4
 800ed66:	2b00      	cmp	r3, #0
 800ed68:	bfb8      	it	lt
 800ed6a:	18e4      	addlt	r4, r4, r3
 800ed6c:	f000 f8e8 	bl	800ef40 <__malloc_lock>
 800ed70:	4a1d      	ldr	r2, [pc, #116]	@ (800ede8 <_free_r+0x90>)
 800ed72:	6813      	ldr	r3, [r2, #0]
 800ed74:	b933      	cbnz	r3, 800ed84 <_free_r+0x2c>
 800ed76:	6063      	str	r3, [r4, #4]
 800ed78:	6014      	str	r4, [r2, #0]
 800ed7a:	4628      	mov	r0, r5
 800ed7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ed80:	f000 b8e4 	b.w	800ef4c <__malloc_unlock>
 800ed84:	42a3      	cmp	r3, r4
 800ed86:	d908      	bls.n	800ed9a <_free_r+0x42>
 800ed88:	6820      	ldr	r0, [r4, #0]
 800ed8a:	1821      	adds	r1, r4, r0
 800ed8c:	428b      	cmp	r3, r1
 800ed8e:	bf01      	itttt	eq
 800ed90:	6819      	ldreq	r1, [r3, #0]
 800ed92:	685b      	ldreq	r3, [r3, #4]
 800ed94:	1809      	addeq	r1, r1, r0
 800ed96:	6021      	streq	r1, [r4, #0]
 800ed98:	e7ed      	b.n	800ed76 <_free_r+0x1e>
 800ed9a:	461a      	mov	r2, r3
 800ed9c:	685b      	ldr	r3, [r3, #4]
 800ed9e:	b10b      	cbz	r3, 800eda4 <_free_r+0x4c>
 800eda0:	42a3      	cmp	r3, r4
 800eda2:	d9fa      	bls.n	800ed9a <_free_r+0x42>
 800eda4:	6811      	ldr	r1, [r2, #0]
 800eda6:	1850      	adds	r0, r2, r1
 800eda8:	42a0      	cmp	r0, r4
 800edaa:	d10b      	bne.n	800edc4 <_free_r+0x6c>
 800edac:	6820      	ldr	r0, [r4, #0]
 800edae:	4401      	add	r1, r0
 800edb0:	1850      	adds	r0, r2, r1
 800edb2:	4283      	cmp	r3, r0
 800edb4:	6011      	str	r1, [r2, #0]
 800edb6:	d1e0      	bne.n	800ed7a <_free_r+0x22>
 800edb8:	6818      	ldr	r0, [r3, #0]
 800edba:	685b      	ldr	r3, [r3, #4]
 800edbc:	6053      	str	r3, [r2, #4]
 800edbe:	4408      	add	r0, r1
 800edc0:	6010      	str	r0, [r2, #0]
 800edc2:	e7da      	b.n	800ed7a <_free_r+0x22>
 800edc4:	d902      	bls.n	800edcc <_free_r+0x74>
 800edc6:	230c      	movs	r3, #12
 800edc8:	602b      	str	r3, [r5, #0]
 800edca:	e7d6      	b.n	800ed7a <_free_r+0x22>
 800edcc:	6820      	ldr	r0, [r4, #0]
 800edce:	1821      	adds	r1, r4, r0
 800edd0:	428b      	cmp	r3, r1
 800edd2:	bf04      	itt	eq
 800edd4:	6819      	ldreq	r1, [r3, #0]
 800edd6:	685b      	ldreq	r3, [r3, #4]
 800edd8:	6063      	str	r3, [r4, #4]
 800edda:	bf04      	itt	eq
 800eddc:	1809      	addeq	r1, r1, r0
 800edde:	6021      	streq	r1, [r4, #0]
 800ede0:	6054      	str	r4, [r2, #4]
 800ede2:	e7ca      	b.n	800ed7a <_free_r+0x22>
 800ede4:	bd38      	pop	{r3, r4, r5, pc}
 800ede6:	bf00      	nop
 800ede8:	20003108 	.word	0x20003108

0800edec <malloc>:
 800edec:	4b02      	ldr	r3, [pc, #8]	@ (800edf8 <malloc+0xc>)
 800edee:	4601      	mov	r1, r0
 800edf0:	6818      	ldr	r0, [r3, #0]
 800edf2:	f000 b825 	b.w	800ee40 <_malloc_r>
 800edf6:	bf00      	nop
 800edf8:	20000058 	.word	0x20000058

0800edfc <sbrk_aligned>:
 800edfc:	b570      	push	{r4, r5, r6, lr}
 800edfe:	4e0f      	ldr	r6, [pc, #60]	@ (800ee3c <sbrk_aligned+0x40>)
 800ee00:	460c      	mov	r4, r1
 800ee02:	6831      	ldr	r1, [r6, #0]
 800ee04:	4605      	mov	r5, r0
 800ee06:	b911      	cbnz	r1, 800ee0e <sbrk_aligned+0x12>
 800ee08:	f001 fe16 	bl	8010a38 <_sbrk_r>
 800ee0c:	6030      	str	r0, [r6, #0]
 800ee0e:	4621      	mov	r1, r4
 800ee10:	4628      	mov	r0, r5
 800ee12:	f001 fe11 	bl	8010a38 <_sbrk_r>
 800ee16:	1c43      	adds	r3, r0, #1
 800ee18:	d103      	bne.n	800ee22 <sbrk_aligned+0x26>
 800ee1a:	f04f 34ff 	mov.w	r4, #4294967295
 800ee1e:	4620      	mov	r0, r4
 800ee20:	bd70      	pop	{r4, r5, r6, pc}
 800ee22:	1cc4      	adds	r4, r0, #3
 800ee24:	f024 0403 	bic.w	r4, r4, #3
 800ee28:	42a0      	cmp	r0, r4
 800ee2a:	d0f8      	beq.n	800ee1e <sbrk_aligned+0x22>
 800ee2c:	1a21      	subs	r1, r4, r0
 800ee2e:	4628      	mov	r0, r5
 800ee30:	f001 fe02 	bl	8010a38 <_sbrk_r>
 800ee34:	3001      	adds	r0, #1
 800ee36:	d1f2      	bne.n	800ee1e <sbrk_aligned+0x22>
 800ee38:	e7ef      	b.n	800ee1a <sbrk_aligned+0x1e>
 800ee3a:	bf00      	nop
 800ee3c:	20003104 	.word	0x20003104

0800ee40 <_malloc_r>:
 800ee40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ee44:	1ccd      	adds	r5, r1, #3
 800ee46:	f025 0503 	bic.w	r5, r5, #3
 800ee4a:	3508      	adds	r5, #8
 800ee4c:	2d0c      	cmp	r5, #12
 800ee4e:	bf38      	it	cc
 800ee50:	250c      	movcc	r5, #12
 800ee52:	2d00      	cmp	r5, #0
 800ee54:	4606      	mov	r6, r0
 800ee56:	db01      	blt.n	800ee5c <_malloc_r+0x1c>
 800ee58:	42a9      	cmp	r1, r5
 800ee5a:	d904      	bls.n	800ee66 <_malloc_r+0x26>
 800ee5c:	230c      	movs	r3, #12
 800ee5e:	6033      	str	r3, [r6, #0]
 800ee60:	2000      	movs	r0, #0
 800ee62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ee66:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ef3c <_malloc_r+0xfc>
 800ee6a:	f000 f869 	bl	800ef40 <__malloc_lock>
 800ee6e:	f8d8 3000 	ldr.w	r3, [r8]
 800ee72:	461c      	mov	r4, r3
 800ee74:	bb44      	cbnz	r4, 800eec8 <_malloc_r+0x88>
 800ee76:	4629      	mov	r1, r5
 800ee78:	4630      	mov	r0, r6
 800ee7a:	f7ff ffbf 	bl	800edfc <sbrk_aligned>
 800ee7e:	1c43      	adds	r3, r0, #1
 800ee80:	4604      	mov	r4, r0
 800ee82:	d158      	bne.n	800ef36 <_malloc_r+0xf6>
 800ee84:	f8d8 4000 	ldr.w	r4, [r8]
 800ee88:	4627      	mov	r7, r4
 800ee8a:	2f00      	cmp	r7, #0
 800ee8c:	d143      	bne.n	800ef16 <_malloc_r+0xd6>
 800ee8e:	2c00      	cmp	r4, #0
 800ee90:	d04b      	beq.n	800ef2a <_malloc_r+0xea>
 800ee92:	6823      	ldr	r3, [r4, #0]
 800ee94:	4639      	mov	r1, r7
 800ee96:	4630      	mov	r0, r6
 800ee98:	eb04 0903 	add.w	r9, r4, r3
 800ee9c:	f001 fdcc 	bl	8010a38 <_sbrk_r>
 800eea0:	4581      	cmp	r9, r0
 800eea2:	d142      	bne.n	800ef2a <_malloc_r+0xea>
 800eea4:	6821      	ldr	r1, [r4, #0]
 800eea6:	1a6d      	subs	r5, r5, r1
 800eea8:	4629      	mov	r1, r5
 800eeaa:	4630      	mov	r0, r6
 800eeac:	f7ff ffa6 	bl	800edfc <sbrk_aligned>
 800eeb0:	3001      	adds	r0, #1
 800eeb2:	d03a      	beq.n	800ef2a <_malloc_r+0xea>
 800eeb4:	6823      	ldr	r3, [r4, #0]
 800eeb6:	442b      	add	r3, r5
 800eeb8:	6023      	str	r3, [r4, #0]
 800eeba:	f8d8 3000 	ldr.w	r3, [r8]
 800eebe:	685a      	ldr	r2, [r3, #4]
 800eec0:	bb62      	cbnz	r2, 800ef1c <_malloc_r+0xdc>
 800eec2:	f8c8 7000 	str.w	r7, [r8]
 800eec6:	e00f      	b.n	800eee8 <_malloc_r+0xa8>
 800eec8:	6822      	ldr	r2, [r4, #0]
 800eeca:	1b52      	subs	r2, r2, r5
 800eecc:	d420      	bmi.n	800ef10 <_malloc_r+0xd0>
 800eece:	2a0b      	cmp	r2, #11
 800eed0:	d917      	bls.n	800ef02 <_malloc_r+0xc2>
 800eed2:	1961      	adds	r1, r4, r5
 800eed4:	42a3      	cmp	r3, r4
 800eed6:	6025      	str	r5, [r4, #0]
 800eed8:	bf18      	it	ne
 800eeda:	6059      	strne	r1, [r3, #4]
 800eedc:	6863      	ldr	r3, [r4, #4]
 800eede:	bf08      	it	eq
 800eee0:	f8c8 1000 	streq.w	r1, [r8]
 800eee4:	5162      	str	r2, [r4, r5]
 800eee6:	604b      	str	r3, [r1, #4]
 800eee8:	4630      	mov	r0, r6
 800eeea:	f000 f82f 	bl	800ef4c <__malloc_unlock>
 800eeee:	f104 000b 	add.w	r0, r4, #11
 800eef2:	1d23      	adds	r3, r4, #4
 800eef4:	f020 0007 	bic.w	r0, r0, #7
 800eef8:	1ac2      	subs	r2, r0, r3
 800eefa:	bf1c      	itt	ne
 800eefc:	1a1b      	subne	r3, r3, r0
 800eefe:	50a3      	strne	r3, [r4, r2]
 800ef00:	e7af      	b.n	800ee62 <_malloc_r+0x22>
 800ef02:	6862      	ldr	r2, [r4, #4]
 800ef04:	42a3      	cmp	r3, r4
 800ef06:	bf0c      	ite	eq
 800ef08:	f8c8 2000 	streq.w	r2, [r8]
 800ef0c:	605a      	strne	r2, [r3, #4]
 800ef0e:	e7eb      	b.n	800eee8 <_malloc_r+0xa8>
 800ef10:	4623      	mov	r3, r4
 800ef12:	6864      	ldr	r4, [r4, #4]
 800ef14:	e7ae      	b.n	800ee74 <_malloc_r+0x34>
 800ef16:	463c      	mov	r4, r7
 800ef18:	687f      	ldr	r7, [r7, #4]
 800ef1a:	e7b6      	b.n	800ee8a <_malloc_r+0x4a>
 800ef1c:	461a      	mov	r2, r3
 800ef1e:	685b      	ldr	r3, [r3, #4]
 800ef20:	42a3      	cmp	r3, r4
 800ef22:	d1fb      	bne.n	800ef1c <_malloc_r+0xdc>
 800ef24:	2300      	movs	r3, #0
 800ef26:	6053      	str	r3, [r2, #4]
 800ef28:	e7de      	b.n	800eee8 <_malloc_r+0xa8>
 800ef2a:	230c      	movs	r3, #12
 800ef2c:	6033      	str	r3, [r6, #0]
 800ef2e:	4630      	mov	r0, r6
 800ef30:	f000 f80c 	bl	800ef4c <__malloc_unlock>
 800ef34:	e794      	b.n	800ee60 <_malloc_r+0x20>
 800ef36:	6005      	str	r5, [r0, #0]
 800ef38:	e7d6      	b.n	800eee8 <_malloc_r+0xa8>
 800ef3a:	bf00      	nop
 800ef3c:	20003108 	.word	0x20003108

0800ef40 <__malloc_lock>:
 800ef40:	4801      	ldr	r0, [pc, #4]	@ (800ef48 <__malloc_lock+0x8>)
 800ef42:	f7ff b87c 	b.w	800e03e <__retarget_lock_acquire_recursive>
 800ef46:	bf00      	nop
 800ef48:	20003100 	.word	0x20003100

0800ef4c <__malloc_unlock>:
 800ef4c:	4801      	ldr	r0, [pc, #4]	@ (800ef54 <__malloc_unlock+0x8>)
 800ef4e:	f7ff b877 	b.w	800e040 <__retarget_lock_release_recursive>
 800ef52:	bf00      	nop
 800ef54:	20003100 	.word	0x20003100

0800ef58 <_Balloc>:
 800ef58:	b570      	push	{r4, r5, r6, lr}
 800ef5a:	69c6      	ldr	r6, [r0, #28]
 800ef5c:	4604      	mov	r4, r0
 800ef5e:	460d      	mov	r5, r1
 800ef60:	b976      	cbnz	r6, 800ef80 <_Balloc+0x28>
 800ef62:	2010      	movs	r0, #16
 800ef64:	f7ff ff42 	bl	800edec <malloc>
 800ef68:	4602      	mov	r2, r0
 800ef6a:	61e0      	str	r0, [r4, #28]
 800ef6c:	b920      	cbnz	r0, 800ef78 <_Balloc+0x20>
 800ef6e:	4b18      	ldr	r3, [pc, #96]	@ (800efd0 <_Balloc+0x78>)
 800ef70:	4818      	ldr	r0, [pc, #96]	@ (800efd4 <_Balloc+0x7c>)
 800ef72:	216b      	movs	r1, #107	@ 0x6b
 800ef74:	f7ff f87a 	bl	800e06c <__assert_func>
 800ef78:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ef7c:	6006      	str	r6, [r0, #0]
 800ef7e:	60c6      	str	r6, [r0, #12]
 800ef80:	69e6      	ldr	r6, [r4, #28]
 800ef82:	68f3      	ldr	r3, [r6, #12]
 800ef84:	b183      	cbz	r3, 800efa8 <_Balloc+0x50>
 800ef86:	69e3      	ldr	r3, [r4, #28]
 800ef88:	68db      	ldr	r3, [r3, #12]
 800ef8a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ef8e:	b9b8      	cbnz	r0, 800efc0 <_Balloc+0x68>
 800ef90:	2101      	movs	r1, #1
 800ef92:	fa01 f605 	lsl.w	r6, r1, r5
 800ef96:	1d72      	adds	r2, r6, #5
 800ef98:	0092      	lsls	r2, r2, #2
 800ef9a:	4620      	mov	r0, r4
 800ef9c:	f001 fd6b 	bl	8010a76 <_calloc_r>
 800efa0:	b160      	cbz	r0, 800efbc <_Balloc+0x64>
 800efa2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800efa6:	e00e      	b.n	800efc6 <_Balloc+0x6e>
 800efa8:	2221      	movs	r2, #33	@ 0x21
 800efaa:	2104      	movs	r1, #4
 800efac:	4620      	mov	r0, r4
 800efae:	f001 fd62 	bl	8010a76 <_calloc_r>
 800efb2:	69e3      	ldr	r3, [r4, #28]
 800efb4:	60f0      	str	r0, [r6, #12]
 800efb6:	68db      	ldr	r3, [r3, #12]
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d1e4      	bne.n	800ef86 <_Balloc+0x2e>
 800efbc:	2000      	movs	r0, #0
 800efbe:	bd70      	pop	{r4, r5, r6, pc}
 800efc0:	6802      	ldr	r2, [r0, #0]
 800efc2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800efc6:	2300      	movs	r3, #0
 800efc8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800efcc:	e7f7      	b.n	800efbe <_Balloc+0x66>
 800efce:	bf00      	nop
 800efd0:	08011950 	.word	0x08011950
 800efd4:	08011aaa 	.word	0x08011aaa

0800efd8 <_Bfree>:
 800efd8:	b570      	push	{r4, r5, r6, lr}
 800efda:	69c6      	ldr	r6, [r0, #28]
 800efdc:	4605      	mov	r5, r0
 800efde:	460c      	mov	r4, r1
 800efe0:	b976      	cbnz	r6, 800f000 <_Bfree+0x28>
 800efe2:	2010      	movs	r0, #16
 800efe4:	f7ff ff02 	bl	800edec <malloc>
 800efe8:	4602      	mov	r2, r0
 800efea:	61e8      	str	r0, [r5, #28]
 800efec:	b920      	cbnz	r0, 800eff8 <_Bfree+0x20>
 800efee:	4b09      	ldr	r3, [pc, #36]	@ (800f014 <_Bfree+0x3c>)
 800eff0:	4809      	ldr	r0, [pc, #36]	@ (800f018 <_Bfree+0x40>)
 800eff2:	218f      	movs	r1, #143	@ 0x8f
 800eff4:	f7ff f83a 	bl	800e06c <__assert_func>
 800eff8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800effc:	6006      	str	r6, [r0, #0]
 800effe:	60c6      	str	r6, [r0, #12]
 800f000:	b13c      	cbz	r4, 800f012 <_Bfree+0x3a>
 800f002:	69eb      	ldr	r3, [r5, #28]
 800f004:	6862      	ldr	r2, [r4, #4]
 800f006:	68db      	ldr	r3, [r3, #12]
 800f008:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f00c:	6021      	str	r1, [r4, #0]
 800f00e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f012:	bd70      	pop	{r4, r5, r6, pc}
 800f014:	08011950 	.word	0x08011950
 800f018:	08011aaa 	.word	0x08011aaa

0800f01c <__multadd>:
 800f01c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f020:	690d      	ldr	r5, [r1, #16]
 800f022:	4607      	mov	r7, r0
 800f024:	460c      	mov	r4, r1
 800f026:	461e      	mov	r6, r3
 800f028:	f101 0c14 	add.w	ip, r1, #20
 800f02c:	2000      	movs	r0, #0
 800f02e:	f8dc 3000 	ldr.w	r3, [ip]
 800f032:	b299      	uxth	r1, r3
 800f034:	fb02 6101 	mla	r1, r2, r1, r6
 800f038:	0c1e      	lsrs	r6, r3, #16
 800f03a:	0c0b      	lsrs	r3, r1, #16
 800f03c:	fb02 3306 	mla	r3, r2, r6, r3
 800f040:	b289      	uxth	r1, r1
 800f042:	3001      	adds	r0, #1
 800f044:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f048:	4285      	cmp	r5, r0
 800f04a:	f84c 1b04 	str.w	r1, [ip], #4
 800f04e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f052:	dcec      	bgt.n	800f02e <__multadd+0x12>
 800f054:	b30e      	cbz	r6, 800f09a <__multadd+0x7e>
 800f056:	68a3      	ldr	r3, [r4, #8]
 800f058:	42ab      	cmp	r3, r5
 800f05a:	dc19      	bgt.n	800f090 <__multadd+0x74>
 800f05c:	6861      	ldr	r1, [r4, #4]
 800f05e:	4638      	mov	r0, r7
 800f060:	3101      	adds	r1, #1
 800f062:	f7ff ff79 	bl	800ef58 <_Balloc>
 800f066:	4680      	mov	r8, r0
 800f068:	b928      	cbnz	r0, 800f076 <__multadd+0x5a>
 800f06a:	4602      	mov	r2, r0
 800f06c:	4b0c      	ldr	r3, [pc, #48]	@ (800f0a0 <__multadd+0x84>)
 800f06e:	480d      	ldr	r0, [pc, #52]	@ (800f0a4 <__multadd+0x88>)
 800f070:	21ba      	movs	r1, #186	@ 0xba
 800f072:	f7fe fffb 	bl	800e06c <__assert_func>
 800f076:	6922      	ldr	r2, [r4, #16]
 800f078:	3202      	adds	r2, #2
 800f07a:	f104 010c 	add.w	r1, r4, #12
 800f07e:	0092      	lsls	r2, r2, #2
 800f080:	300c      	adds	r0, #12
 800f082:	f7fe ffde 	bl	800e042 <memcpy>
 800f086:	4621      	mov	r1, r4
 800f088:	4638      	mov	r0, r7
 800f08a:	f7ff ffa5 	bl	800efd8 <_Bfree>
 800f08e:	4644      	mov	r4, r8
 800f090:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f094:	3501      	adds	r5, #1
 800f096:	615e      	str	r6, [r3, #20]
 800f098:	6125      	str	r5, [r4, #16]
 800f09a:	4620      	mov	r0, r4
 800f09c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f0a0:	08011a99 	.word	0x08011a99
 800f0a4:	08011aaa 	.word	0x08011aaa

0800f0a8 <__s2b>:
 800f0a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f0ac:	460c      	mov	r4, r1
 800f0ae:	4615      	mov	r5, r2
 800f0b0:	461f      	mov	r7, r3
 800f0b2:	2209      	movs	r2, #9
 800f0b4:	3308      	adds	r3, #8
 800f0b6:	4606      	mov	r6, r0
 800f0b8:	fb93 f3f2 	sdiv	r3, r3, r2
 800f0bc:	2100      	movs	r1, #0
 800f0be:	2201      	movs	r2, #1
 800f0c0:	429a      	cmp	r2, r3
 800f0c2:	db09      	blt.n	800f0d8 <__s2b+0x30>
 800f0c4:	4630      	mov	r0, r6
 800f0c6:	f7ff ff47 	bl	800ef58 <_Balloc>
 800f0ca:	b940      	cbnz	r0, 800f0de <__s2b+0x36>
 800f0cc:	4602      	mov	r2, r0
 800f0ce:	4b19      	ldr	r3, [pc, #100]	@ (800f134 <__s2b+0x8c>)
 800f0d0:	4819      	ldr	r0, [pc, #100]	@ (800f138 <__s2b+0x90>)
 800f0d2:	21d3      	movs	r1, #211	@ 0xd3
 800f0d4:	f7fe ffca 	bl	800e06c <__assert_func>
 800f0d8:	0052      	lsls	r2, r2, #1
 800f0da:	3101      	adds	r1, #1
 800f0dc:	e7f0      	b.n	800f0c0 <__s2b+0x18>
 800f0de:	9b08      	ldr	r3, [sp, #32]
 800f0e0:	6143      	str	r3, [r0, #20]
 800f0e2:	2d09      	cmp	r5, #9
 800f0e4:	f04f 0301 	mov.w	r3, #1
 800f0e8:	6103      	str	r3, [r0, #16]
 800f0ea:	dd16      	ble.n	800f11a <__s2b+0x72>
 800f0ec:	f104 0909 	add.w	r9, r4, #9
 800f0f0:	46c8      	mov	r8, r9
 800f0f2:	442c      	add	r4, r5
 800f0f4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f0f8:	4601      	mov	r1, r0
 800f0fa:	3b30      	subs	r3, #48	@ 0x30
 800f0fc:	220a      	movs	r2, #10
 800f0fe:	4630      	mov	r0, r6
 800f100:	f7ff ff8c 	bl	800f01c <__multadd>
 800f104:	45a0      	cmp	r8, r4
 800f106:	d1f5      	bne.n	800f0f4 <__s2b+0x4c>
 800f108:	f1a5 0408 	sub.w	r4, r5, #8
 800f10c:	444c      	add	r4, r9
 800f10e:	1b2d      	subs	r5, r5, r4
 800f110:	1963      	adds	r3, r4, r5
 800f112:	42bb      	cmp	r3, r7
 800f114:	db04      	blt.n	800f120 <__s2b+0x78>
 800f116:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f11a:	340a      	adds	r4, #10
 800f11c:	2509      	movs	r5, #9
 800f11e:	e7f6      	b.n	800f10e <__s2b+0x66>
 800f120:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f124:	4601      	mov	r1, r0
 800f126:	3b30      	subs	r3, #48	@ 0x30
 800f128:	220a      	movs	r2, #10
 800f12a:	4630      	mov	r0, r6
 800f12c:	f7ff ff76 	bl	800f01c <__multadd>
 800f130:	e7ee      	b.n	800f110 <__s2b+0x68>
 800f132:	bf00      	nop
 800f134:	08011a99 	.word	0x08011a99
 800f138:	08011aaa 	.word	0x08011aaa

0800f13c <__hi0bits>:
 800f13c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f140:	4603      	mov	r3, r0
 800f142:	bf36      	itet	cc
 800f144:	0403      	lslcc	r3, r0, #16
 800f146:	2000      	movcs	r0, #0
 800f148:	2010      	movcc	r0, #16
 800f14a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f14e:	bf3c      	itt	cc
 800f150:	021b      	lslcc	r3, r3, #8
 800f152:	3008      	addcc	r0, #8
 800f154:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f158:	bf3c      	itt	cc
 800f15a:	011b      	lslcc	r3, r3, #4
 800f15c:	3004      	addcc	r0, #4
 800f15e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f162:	bf3c      	itt	cc
 800f164:	009b      	lslcc	r3, r3, #2
 800f166:	3002      	addcc	r0, #2
 800f168:	2b00      	cmp	r3, #0
 800f16a:	db05      	blt.n	800f178 <__hi0bits+0x3c>
 800f16c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f170:	f100 0001 	add.w	r0, r0, #1
 800f174:	bf08      	it	eq
 800f176:	2020      	moveq	r0, #32
 800f178:	4770      	bx	lr

0800f17a <__lo0bits>:
 800f17a:	6803      	ldr	r3, [r0, #0]
 800f17c:	4602      	mov	r2, r0
 800f17e:	f013 0007 	ands.w	r0, r3, #7
 800f182:	d00b      	beq.n	800f19c <__lo0bits+0x22>
 800f184:	07d9      	lsls	r1, r3, #31
 800f186:	d421      	bmi.n	800f1cc <__lo0bits+0x52>
 800f188:	0798      	lsls	r0, r3, #30
 800f18a:	bf49      	itett	mi
 800f18c:	085b      	lsrmi	r3, r3, #1
 800f18e:	089b      	lsrpl	r3, r3, #2
 800f190:	2001      	movmi	r0, #1
 800f192:	6013      	strmi	r3, [r2, #0]
 800f194:	bf5c      	itt	pl
 800f196:	6013      	strpl	r3, [r2, #0]
 800f198:	2002      	movpl	r0, #2
 800f19a:	4770      	bx	lr
 800f19c:	b299      	uxth	r1, r3
 800f19e:	b909      	cbnz	r1, 800f1a4 <__lo0bits+0x2a>
 800f1a0:	0c1b      	lsrs	r3, r3, #16
 800f1a2:	2010      	movs	r0, #16
 800f1a4:	b2d9      	uxtb	r1, r3
 800f1a6:	b909      	cbnz	r1, 800f1ac <__lo0bits+0x32>
 800f1a8:	3008      	adds	r0, #8
 800f1aa:	0a1b      	lsrs	r3, r3, #8
 800f1ac:	0719      	lsls	r1, r3, #28
 800f1ae:	bf04      	itt	eq
 800f1b0:	091b      	lsreq	r3, r3, #4
 800f1b2:	3004      	addeq	r0, #4
 800f1b4:	0799      	lsls	r1, r3, #30
 800f1b6:	bf04      	itt	eq
 800f1b8:	089b      	lsreq	r3, r3, #2
 800f1ba:	3002      	addeq	r0, #2
 800f1bc:	07d9      	lsls	r1, r3, #31
 800f1be:	d403      	bmi.n	800f1c8 <__lo0bits+0x4e>
 800f1c0:	085b      	lsrs	r3, r3, #1
 800f1c2:	f100 0001 	add.w	r0, r0, #1
 800f1c6:	d003      	beq.n	800f1d0 <__lo0bits+0x56>
 800f1c8:	6013      	str	r3, [r2, #0]
 800f1ca:	4770      	bx	lr
 800f1cc:	2000      	movs	r0, #0
 800f1ce:	4770      	bx	lr
 800f1d0:	2020      	movs	r0, #32
 800f1d2:	4770      	bx	lr

0800f1d4 <__i2b>:
 800f1d4:	b510      	push	{r4, lr}
 800f1d6:	460c      	mov	r4, r1
 800f1d8:	2101      	movs	r1, #1
 800f1da:	f7ff febd 	bl	800ef58 <_Balloc>
 800f1de:	4602      	mov	r2, r0
 800f1e0:	b928      	cbnz	r0, 800f1ee <__i2b+0x1a>
 800f1e2:	4b05      	ldr	r3, [pc, #20]	@ (800f1f8 <__i2b+0x24>)
 800f1e4:	4805      	ldr	r0, [pc, #20]	@ (800f1fc <__i2b+0x28>)
 800f1e6:	f240 1145 	movw	r1, #325	@ 0x145
 800f1ea:	f7fe ff3f 	bl	800e06c <__assert_func>
 800f1ee:	2301      	movs	r3, #1
 800f1f0:	6144      	str	r4, [r0, #20]
 800f1f2:	6103      	str	r3, [r0, #16]
 800f1f4:	bd10      	pop	{r4, pc}
 800f1f6:	bf00      	nop
 800f1f8:	08011a99 	.word	0x08011a99
 800f1fc:	08011aaa 	.word	0x08011aaa

0800f200 <__multiply>:
 800f200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f204:	4617      	mov	r7, r2
 800f206:	690a      	ldr	r2, [r1, #16]
 800f208:	693b      	ldr	r3, [r7, #16]
 800f20a:	429a      	cmp	r2, r3
 800f20c:	bfa8      	it	ge
 800f20e:	463b      	movge	r3, r7
 800f210:	4689      	mov	r9, r1
 800f212:	bfa4      	itt	ge
 800f214:	460f      	movge	r7, r1
 800f216:	4699      	movge	r9, r3
 800f218:	693d      	ldr	r5, [r7, #16]
 800f21a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f21e:	68bb      	ldr	r3, [r7, #8]
 800f220:	6879      	ldr	r1, [r7, #4]
 800f222:	eb05 060a 	add.w	r6, r5, sl
 800f226:	42b3      	cmp	r3, r6
 800f228:	b085      	sub	sp, #20
 800f22a:	bfb8      	it	lt
 800f22c:	3101      	addlt	r1, #1
 800f22e:	f7ff fe93 	bl	800ef58 <_Balloc>
 800f232:	b930      	cbnz	r0, 800f242 <__multiply+0x42>
 800f234:	4602      	mov	r2, r0
 800f236:	4b41      	ldr	r3, [pc, #260]	@ (800f33c <__multiply+0x13c>)
 800f238:	4841      	ldr	r0, [pc, #260]	@ (800f340 <__multiply+0x140>)
 800f23a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f23e:	f7fe ff15 	bl	800e06c <__assert_func>
 800f242:	f100 0414 	add.w	r4, r0, #20
 800f246:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800f24a:	4623      	mov	r3, r4
 800f24c:	2200      	movs	r2, #0
 800f24e:	4573      	cmp	r3, lr
 800f250:	d320      	bcc.n	800f294 <__multiply+0x94>
 800f252:	f107 0814 	add.w	r8, r7, #20
 800f256:	f109 0114 	add.w	r1, r9, #20
 800f25a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800f25e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800f262:	9302      	str	r3, [sp, #8]
 800f264:	1beb      	subs	r3, r5, r7
 800f266:	3b15      	subs	r3, #21
 800f268:	f023 0303 	bic.w	r3, r3, #3
 800f26c:	3304      	adds	r3, #4
 800f26e:	3715      	adds	r7, #21
 800f270:	42bd      	cmp	r5, r7
 800f272:	bf38      	it	cc
 800f274:	2304      	movcc	r3, #4
 800f276:	9301      	str	r3, [sp, #4]
 800f278:	9b02      	ldr	r3, [sp, #8]
 800f27a:	9103      	str	r1, [sp, #12]
 800f27c:	428b      	cmp	r3, r1
 800f27e:	d80c      	bhi.n	800f29a <__multiply+0x9a>
 800f280:	2e00      	cmp	r6, #0
 800f282:	dd03      	ble.n	800f28c <__multiply+0x8c>
 800f284:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f288:	2b00      	cmp	r3, #0
 800f28a:	d055      	beq.n	800f338 <__multiply+0x138>
 800f28c:	6106      	str	r6, [r0, #16]
 800f28e:	b005      	add	sp, #20
 800f290:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f294:	f843 2b04 	str.w	r2, [r3], #4
 800f298:	e7d9      	b.n	800f24e <__multiply+0x4e>
 800f29a:	f8b1 a000 	ldrh.w	sl, [r1]
 800f29e:	f1ba 0f00 	cmp.w	sl, #0
 800f2a2:	d01f      	beq.n	800f2e4 <__multiply+0xe4>
 800f2a4:	46c4      	mov	ip, r8
 800f2a6:	46a1      	mov	r9, r4
 800f2a8:	2700      	movs	r7, #0
 800f2aa:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f2ae:	f8d9 3000 	ldr.w	r3, [r9]
 800f2b2:	fa1f fb82 	uxth.w	fp, r2
 800f2b6:	b29b      	uxth	r3, r3
 800f2b8:	fb0a 330b 	mla	r3, sl, fp, r3
 800f2bc:	443b      	add	r3, r7
 800f2be:	f8d9 7000 	ldr.w	r7, [r9]
 800f2c2:	0c12      	lsrs	r2, r2, #16
 800f2c4:	0c3f      	lsrs	r7, r7, #16
 800f2c6:	fb0a 7202 	mla	r2, sl, r2, r7
 800f2ca:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800f2ce:	b29b      	uxth	r3, r3
 800f2d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f2d4:	4565      	cmp	r5, ip
 800f2d6:	f849 3b04 	str.w	r3, [r9], #4
 800f2da:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800f2de:	d8e4      	bhi.n	800f2aa <__multiply+0xaa>
 800f2e0:	9b01      	ldr	r3, [sp, #4]
 800f2e2:	50e7      	str	r7, [r4, r3]
 800f2e4:	9b03      	ldr	r3, [sp, #12]
 800f2e6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f2ea:	3104      	adds	r1, #4
 800f2ec:	f1b9 0f00 	cmp.w	r9, #0
 800f2f0:	d020      	beq.n	800f334 <__multiply+0x134>
 800f2f2:	6823      	ldr	r3, [r4, #0]
 800f2f4:	4647      	mov	r7, r8
 800f2f6:	46a4      	mov	ip, r4
 800f2f8:	f04f 0a00 	mov.w	sl, #0
 800f2fc:	f8b7 b000 	ldrh.w	fp, [r7]
 800f300:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800f304:	fb09 220b 	mla	r2, r9, fp, r2
 800f308:	4452      	add	r2, sl
 800f30a:	b29b      	uxth	r3, r3
 800f30c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f310:	f84c 3b04 	str.w	r3, [ip], #4
 800f314:	f857 3b04 	ldr.w	r3, [r7], #4
 800f318:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f31c:	f8bc 3000 	ldrh.w	r3, [ip]
 800f320:	fb09 330a 	mla	r3, r9, sl, r3
 800f324:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800f328:	42bd      	cmp	r5, r7
 800f32a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f32e:	d8e5      	bhi.n	800f2fc <__multiply+0xfc>
 800f330:	9a01      	ldr	r2, [sp, #4]
 800f332:	50a3      	str	r3, [r4, r2]
 800f334:	3404      	adds	r4, #4
 800f336:	e79f      	b.n	800f278 <__multiply+0x78>
 800f338:	3e01      	subs	r6, #1
 800f33a:	e7a1      	b.n	800f280 <__multiply+0x80>
 800f33c:	08011a99 	.word	0x08011a99
 800f340:	08011aaa 	.word	0x08011aaa

0800f344 <__pow5mult>:
 800f344:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f348:	4615      	mov	r5, r2
 800f34a:	f012 0203 	ands.w	r2, r2, #3
 800f34e:	4607      	mov	r7, r0
 800f350:	460e      	mov	r6, r1
 800f352:	d007      	beq.n	800f364 <__pow5mult+0x20>
 800f354:	4c25      	ldr	r4, [pc, #148]	@ (800f3ec <__pow5mult+0xa8>)
 800f356:	3a01      	subs	r2, #1
 800f358:	2300      	movs	r3, #0
 800f35a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f35e:	f7ff fe5d 	bl	800f01c <__multadd>
 800f362:	4606      	mov	r6, r0
 800f364:	10ad      	asrs	r5, r5, #2
 800f366:	d03d      	beq.n	800f3e4 <__pow5mult+0xa0>
 800f368:	69fc      	ldr	r4, [r7, #28]
 800f36a:	b97c      	cbnz	r4, 800f38c <__pow5mult+0x48>
 800f36c:	2010      	movs	r0, #16
 800f36e:	f7ff fd3d 	bl	800edec <malloc>
 800f372:	4602      	mov	r2, r0
 800f374:	61f8      	str	r0, [r7, #28]
 800f376:	b928      	cbnz	r0, 800f384 <__pow5mult+0x40>
 800f378:	4b1d      	ldr	r3, [pc, #116]	@ (800f3f0 <__pow5mult+0xac>)
 800f37a:	481e      	ldr	r0, [pc, #120]	@ (800f3f4 <__pow5mult+0xb0>)
 800f37c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f380:	f7fe fe74 	bl	800e06c <__assert_func>
 800f384:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f388:	6004      	str	r4, [r0, #0]
 800f38a:	60c4      	str	r4, [r0, #12]
 800f38c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f390:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f394:	b94c      	cbnz	r4, 800f3aa <__pow5mult+0x66>
 800f396:	f240 2171 	movw	r1, #625	@ 0x271
 800f39a:	4638      	mov	r0, r7
 800f39c:	f7ff ff1a 	bl	800f1d4 <__i2b>
 800f3a0:	2300      	movs	r3, #0
 800f3a2:	f8c8 0008 	str.w	r0, [r8, #8]
 800f3a6:	4604      	mov	r4, r0
 800f3a8:	6003      	str	r3, [r0, #0]
 800f3aa:	f04f 0900 	mov.w	r9, #0
 800f3ae:	07eb      	lsls	r3, r5, #31
 800f3b0:	d50a      	bpl.n	800f3c8 <__pow5mult+0x84>
 800f3b2:	4631      	mov	r1, r6
 800f3b4:	4622      	mov	r2, r4
 800f3b6:	4638      	mov	r0, r7
 800f3b8:	f7ff ff22 	bl	800f200 <__multiply>
 800f3bc:	4631      	mov	r1, r6
 800f3be:	4680      	mov	r8, r0
 800f3c0:	4638      	mov	r0, r7
 800f3c2:	f7ff fe09 	bl	800efd8 <_Bfree>
 800f3c6:	4646      	mov	r6, r8
 800f3c8:	106d      	asrs	r5, r5, #1
 800f3ca:	d00b      	beq.n	800f3e4 <__pow5mult+0xa0>
 800f3cc:	6820      	ldr	r0, [r4, #0]
 800f3ce:	b938      	cbnz	r0, 800f3e0 <__pow5mult+0x9c>
 800f3d0:	4622      	mov	r2, r4
 800f3d2:	4621      	mov	r1, r4
 800f3d4:	4638      	mov	r0, r7
 800f3d6:	f7ff ff13 	bl	800f200 <__multiply>
 800f3da:	6020      	str	r0, [r4, #0]
 800f3dc:	f8c0 9000 	str.w	r9, [r0]
 800f3e0:	4604      	mov	r4, r0
 800f3e2:	e7e4      	b.n	800f3ae <__pow5mult+0x6a>
 800f3e4:	4630      	mov	r0, r6
 800f3e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f3ea:	bf00      	nop
 800f3ec:	08011b80 	.word	0x08011b80
 800f3f0:	08011950 	.word	0x08011950
 800f3f4:	08011aaa 	.word	0x08011aaa

0800f3f8 <__lshift>:
 800f3f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f3fc:	460c      	mov	r4, r1
 800f3fe:	6849      	ldr	r1, [r1, #4]
 800f400:	6923      	ldr	r3, [r4, #16]
 800f402:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f406:	68a3      	ldr	r3, [r4, #8]
 800f408:	4607      	mov	r7, r0
 800f40a:	4691      	mov	r9, r2
 800f40c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f410:	f108 0601 	add.w	r6, r8, #1
 800f414:	42b3      	cmp	r3, r6
 800f416:	db0b      	blt.n	800f430 <__lshift+0x38>
 800f418:	4638      	mov	r0, r7
 800f41a:	f7ff fd9d 	bl	800ef58 <_Balloc>
 800f41e:	4605      	mov	r5, r0
 800f420:	b948      	cbnz	r0, 800f436 <__lshift+0x3e>
 800f422:	4602      	mov	r2, r0
 800f424:	4b28      	ldr	r3, [pc, #160]	@ (800f4c8 <__lshift+0xd0>)
 800f426:	4829      	ldr	r0, [pc, #164]	@ (800f4cc <__lshift+0xd4>)
 800f428:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f42c:	f7fe fe1e 	bl	800e06c <__assert_func>
 800f430:	3101      	adds	r1, #1
 800f432:	005b      	lsls	r3, r3, #1
 800f434:	e7ee      	b.n	800f414 <__lshift+0x1c>
 800f436:	2300      	movs	r3, #0
 800f438:	f100 0114 	add.w	r1, r0, #20
 800f43c:	f100 0210 	add.w	r2, r0, #16
 800f440:	4618      	mov	r0, r3
 800f442:	4553      	cmp	r3, sl
 800f444:	db33      	blt.n	800f4ae <__lshift+0xb6>
 800f446:	6920      	ldr	r0, [r4, #16]
 800f448:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f44c:	f104 0314 	add.w	r3, r4, #20
 800f450:	f019 091f 	ands.w	r9, r9, #31
 800f454:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f458:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f45c:	d02b      	beq.n	800f4b6 <__lshift+0xbe>
 800f45e:	f1c9 0e20 	rsb	lr, r9, #32
 800f462:	468a      	mov	sl, r1
 800f464:	2200      	movs	r2, #0
 800f466:	6818      	ldr	r0, [r3, #0]
 800f468:	fa00 f009 	lsl.w	r0, r0, r9
 800f46c:	4310      	orrs	r0, r2
 800f46e:	f84a 0b04 	str.w	r0, [sl], #4
 800f472:	f853 2b04 	ldr.w	r2, [r3], #4
 800f476:	459c      	cmp	ip, r3
 800f478:	fa22 f20e 	lsr.w	r2, r2, lr
 800f47c:	d8f3      	bhi.n	800f466 <__lshift+0x6e>
 800f47e:	ebac 0304 	sub.w	r3, ip, r4
 800f482:	3b15      	subs	r3, #21
 800f484:	f023 0303 	bic.w	r3, r3, #3
 800f488:	3304      	adds	r3, #4
 800f48a:	f104 0015 	add.w	r0, r4, #21
 800f48e:	4560      	cmp	r0, ip
 800f490:	bf88      	it	hi
 800f492:	2304      	movhi	r3, #4
 800f494:	50ca      	str	r2, [r1, r3]
 800f496:	b10a      	cbz	r2, 800f49c <__lshift+0xa4>
 800f498:	f108 0602 	add.w	r6, r8, #2
 800f49c:	3e01      	subs	r6, #1
 800f49e:	4638      	mov	r0, r7
 800f4a0:	612e      	str	r6, [r5, #16]
 800f4a2:	4621      	mov	r1, r4
 800f4a4:	f7ff fd98 	bl	800efd8 <_Bfree>
 800f4a8:	4628      	mov	r0, r5
 800f4aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f4ae:	f842 0f04 	str.w	r0, [r2, #4]!
 800f4b2:	3301      	adds	r3, #1
 800f4b4:	e7c5      	b.n	800f442 <__lshift+0x4a>
 800f4b6:	3904      	subs	r1, #4
 800f4b8:	f853 2b04 	ldr.w	r2, [r3], #4
 800f4bc:	f841 2f04 	str.w	r2, [r1, #4]!
 800f4c0:	459c      	cmp	ip, r3
 800f4c2:	d8f9      	bhi.n	800f4b8 <__lshift+0xc0>
 800f4c4:	e7ea      	b.n	800f49c <__lshift+0xa4>
 800f4c6:	bf00      	nop
 800f4c8:	08011a99 	.word	0x08011a99
 800f4cc:	08011aaa 	.word	0x08011aaa

0800f4d0 <__mcmp>:
 800f4d0:	690a      	ldr	r2, [r1, #16]
 800f4d2:	4603      	mov	r3, r0
 800f4d4:	6900      	ldr	r0, [r0, #16]
 800f4d6:	1a80      	subs	r0, r0, r2
 800f4d8:	b530      	push	{r4, r5, lr}
 800f4da:	d10e      	bne.n	800f4fa <__mcmp+0x2a>
 800f4dc:	3314      	adds	r3, #20
 800f4de:	3114      	adds	r1, #20
 800f4e0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f4e4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f4e8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f4ec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f4f0:	4295      	cmp	r5, r2
 800f4f2:	d003      	beq.n	800f4fc <__mcmp+0x2c>
 800f4f4:	d205      	bcs.n	800f502 <__mcmp+0x32>
 800f4f6:	f04f 30ff 	mov.w	r0, #4294967295
 800f4fa:	bd30      	pop	{r4, r5, pc}
 800f4fc:	42a3      	cmp	r3, r4
 800f4fe:	d3f3      	bcc.n	800f4e8 <__mcmp+0x18>
 800f500:	e7fb      	b.n	800f4fa <__mcmp+0x2a>
 800f502:	2001      	movs	r0, #1
 800f504:	e7f9      	b.n	800f4fa <__mcmp+0x2a>
	...

0800f508 <__mdiff>:
 800f508:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f50c:	4689      	mov	r9, r1
 800f50e:	4606      	mov	r6, r0
 800f510:	4611      	mov	r1, r2
 800f512:	4648      	mov	r0, r9
 800f514:	4614      	mov	r4, r2
 800f516:	f7ff ffdb 	bl	800f4d0 <__mcmp>
 800f51a:	1e05      	subs	r5, r0, #0
 800f51c:	d112      	bne.n	800f544 <__mdiff+0x3c>
 800f51e:	4629      	mov	r1, r5
 800f520:	4630      	mov	r0, r6
 800f522:	f7ff fd19 	bl	800ef58 <_Balloc>
 800f526:	4602      	mov	r2, r0
 800f528:	b928      	cbnz	r0, 800f536 <__mdiff+0x2e>
 800f52a:	4b3f      	ldr	r3, [pc, #252]	@ (800f628 <__mdiff+0x120>)
 800f52c:	f240 2137 	movw	r1, #567	@ 0x237
 800f530:	483e      	ldr	r0, [pc, #248]	@ (800f62c <__mdiff+0x124>)
 800f532:	f7fe fd9b 	bl	800e06c <__assert_func>
 800f536:	2301      	movs	r3, #1
 800f538:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f53c:	4610      	mov	r0, r2
 800f53e:	b003      	add	sp, #12
 800f540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f544:	bfbc      	itt	lt
 800f546:	464b      	movlt	r3, r9
 800f548:	46a1      	movlt	r9, r4
 800f54a:	4630      	mov	r0, r6
 800f54c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f550:	bfba      	itte	lt
 800f552:	461c      	movlt	r4, r3
 800f554:	2501      	movlt	r5, #1
 800f556:	2500      	movge	r5, #0
 800f558:	f7ff fcfe 	bl	800ef58 <_Balloc>
 800f55c:	4602      	mov	r2, r0
 800f55e:	b918      	cbnz	r0, 800f568 <__mdiff+0x60>
 800f560:	4b31      	ldr	r3, [pc, #196]	@ (800f628 <__mdiff+0x120>)
 800f562:	f240 2145 	movw	r1, #581	@ 0x245
 800f566:	e7e3      	b.n	800f530 <__mdiff+0x28>
 800f568:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f56c:	6926      	ldr	r6, [r4, #16]
 800f56e:	60c5      	str	r5, [r0, #12]
 800f570:	f109 0310 	add.w	r3, r9, #16
 800f574:	f109 0514 	add.w	r5, r9, #20
 800f578:	f104 0e14 	add.w	lr, r4, #20
 800f57c:	f100 0b14 	add.w	fp, r0, #20
 800f580:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f584:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f588:	9301      	str	r3, [sp, #4]
 800f58a:	46d9      	mov	r9, fp
 800f58c:	f04f 0c00 	mov.w	ip, #0
 800f590:	9b01      	ldr	r3, [sp, #4]
 800f592:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f596:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f59a:	9301      	str	r3, [sp, #4]
 800f59c:	fa1f f38a 	uxth.w	r3, sl
 800f5a0:	4619      	mov	r1, r3
 800f5a2:	b283      	uxth	r3, r0
 800f5a4:	1acb      	subs	r3, r1, r3
 800f5a6:	0c00      	lsrs	r0, r0, #16
 800f5a8:	4463      	add	r3, ip
 800f5aa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f5ae:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f5b2:	b29b      	uxth	r3, r3
 800f5b4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f5b8:	4576      	cmp	r6, lr
 800f5ba:	f849 3b04 	str.w	r3, [r9], #4
 800f5be:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f5c2:	d8e5      	bhi.n	800f590 <__mdiff+0x88>
 800f5c4:	1b33      	subs	r3, r6, r4
 800f5c6:	3b15      	subs	r3, #21
 800f5c8:	f023 0303 	bic.w	r3, r3, #3
 800f5cc:	3415      	adds	r4, #21
 800f5ce:	3304      	adds	r3, #4
 800f5d0:	42a6      	cmp	r6, r4
 800f5d2:	bf38      	it	cc
 800f5d4:	2304      	movcc	r3, #4
 800f5d6:	441d      	add	r5, r3
 800f5d8:	445b      	add	r3, fp
 800f5da:	461e      	mov	r6, r3
 800f5dc:	462c      	mov	r4, r5
 800f5de:	4544      	cmp	r4, r8
 800f5e0:	d30e      	bcc.n	800f600 <__mdiff+0xf8>
 800f5e2:	f108 0103 	add.w	r1, r8, #3
 800f5e6:	1b49      	subs	r1, r1, r5
 800f5e8:	f021 0103 	bic.w	r1, r1, #3
 800f5ec:	3d03      	subs	r5, #3
 800f5ee:	45a8      	cmp	r8, r5
 800f5f0:	bf38      	it	cc
 800f5f2:	2100      	movcc	r1, #0
 800f5f4:	440b      	add	r3, r1
 800f5f6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f5fa:	b191      	cbz	r1, 800f622 <__mdiff+0x11a>
 800f5fc:	6117      	str	r7, [r2, #16]
 800f5fe:	e79d      	b.n	800f53c <__mdiff+0x34>
 800f600:	f854 1b04 	ldr.w	r1, [r4], #4
 800f604:	46e6      	mov	lr, ip
 800f606:	0c08      	lsrs	r0, r1, #16
 800f608:	fa1c fc81 	uxtah	ip, ip, r1
 800f60c:	4471      	add	r1, lr
 800f60e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f612:	b289      	uxth	r1, r1
 800f614:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f618:	f846 1b04 	str.w	r1, [r6], #4
 800f61c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f620:	e7dd      	b.n	800f5de <__mdiff+0xd6>
 800f622:	3f01      	subs	r7, #1
 800f624:	e7e7      	b.n	800f5f6 <__mdiff+0xee>
 800f626:	bf00      	nop
 800f628:	08011a99 	.word	0x08011a99
 800f62c:	08011aaa 	.word	0x08011aaa

0800f630 <__ulp>:
 800f630:	b082      	sub	sp, #8
 800f632:	ed8d 0b00 	vstr	d0, [sp]
 800f636:	9a01      	ldr	r2, [sp, #4]
 800f638:	4b0f      	ldr	r3, [pc, #60]	@ (800f678 <__ulp+0x48>)
 800f63a:	4013      	ands	r3, r2
 800f63c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800f640:	2b00      	cmp	r3, #0
 800f642:	dc08      	bgt.n	800f656 <__ulp+0x26>
 800f644:	425b      	negs	r3, r3
 800f646:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800f64a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f64e:	da04      	bge.n	800f65a <__ulp+0x2a>
 800f650:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800f654:	4113      	asrs	r3, r2
 800f656:	2200      	movs	r2, #0
 800f658:	e008      	b.n	800f66c <__ulp+0x3c>
 800f65a:	f1a2 0314 	sub.w	r3, r2, #20
 800f65e:	2b1e      	cmp	r3, #30
 800f660:	bfda      	itte	le
 800f662:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800f666:	40da      	lsrle	r2, r3
 800f668:	2201      	movgt	r2, #1
 800f66a:	2300      	movs	r3, #0
 800f66c:	4619      	mov	r1, r3
 800f66e:	4610      	mov	r0, r2
 800f670:	ec41 0b10 	vmov	d0, r0, r1
 800f674:	b002      	add	sp, #8
 800f676:	4770      	bx	lr
 800f678:	7ff00000 	.word	0x7ff00000

0800f67c <__b2d>:
 800f67c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f680:	6906      	ldr	r6, [r0, #16]
 800f682:	f100 0814 	add.w	r8, r0, #20
 800f686:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800f68a:	1f37      	subs	r7, r6, #4
 800f68c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800f690:	4610      	mov	r0, r2
 800f692:	f7ff fd53 	bl	800f13c <__hi0bits>
 800f696:	f1c0 0320 	rsb	r3, r0, #32
 800f69a:	280a      	cmp	r0, #10
 800f69c:	600b      	str	r3, [r1, #0]
 800f69e:	491b      	ldr	r1, [pc, #108]	@ (800f70c <__b2d+0x90>)
 800f6a0:	dc15      	bgt.n	800f6ce <__b2d+0x52>
 800f6a2:	f1c0 0c0b 	rsb	ip, r0, #11
 800f6a6:	fa22 f30c 	lsr.w	r3, r2, ip
 800f6aa:	45b8      	cmp	r8, r7
 800f6ac:	ea43 0501 	orr.w	r5, r3, r1
 800f6b0:	bf34      	ite	cc
 800f6b2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f6b6:	2300      	movcs	r3, #0
 800f6b8:	3015      	adds	r0, #21
 800f6ba:	fa02 f000 	lsl.w	r0, r2, r0
 800f6be:	fa23 f30c 	lsr.w	r3, r3, ip
 800f6c2:	4303      	orrs	r3, r0
 800f6c4:	461c      	mov	r4, r3
 800f6c6:	ec45 4b10 	vmov	d0, r4, r5
 800f6ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f6ce:	45b8      	cmp	r8, r7
 800f6d0:	bf3a      	itte	cc
 800f6d2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f6d6:	f1a6 0708 	subcc.w	r7, r6, #8
 800f6da:	2300      	movcs	r3, #0
 800f6dc:	380b      	subs	r0, #11
 800f6de:	d012      	beq.n	800f706 <__b2d+0x8a>
 800f6e0:	f1c0 0120 	rsb	r1, r0, #32
 800f6e4:	fa23 f401 	lsr.w	r4, r3, r1
 800f6e8:	4082      	lsls	r2, r0
 800f6ea:	4322      	orrs	r2, r4
 800f6ec:	4547      	cmp	r7, r8
 800f6ee:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800f6f2:	bf8c      	ite	hi
 800f6f4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800f6f8:	2200      	movls	r2, #0
 800f6fa:	4083      	lsls	r3, r0
 800f6fc:	40ca      	lsrs	r2, r1
 800f6fe:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800f702:	4313      	orrs	r3, r2
 800f704:	e7de      	b.n	800f6c4 <__b2d+0x48>
 800f706:	ea42 0501 	orr.w	r5, r2, r1
 800f70a:	e7db      	b.n	800f6c4 <__b2d+0x48>
 800f70c:	3ff00000 	.word	0x3ff00000

0800f710 <__d2b>:
 800f710:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f714:	460f      	mov	r7, r1
 800f716:	2101      	movs	r1, #1
 800f718:	ec59 8b10 	vmov	r8, r9, d0
 800f71c:	4616      	mov	r6, r2
 800f71e:	f7ff fc1b 	bl	800ef58 <_Balloc>
 800f722:	4604      	mov	r4, r0
 800f724:	b930      	cbnz	r0, 800f734 <__d2b+0x24>
 800f726:	4602      	mov	r2, r0
 800f728:	4b23      	ldr	r3, [pc, #140]	@ (800f7b8 <__d2b+0xa8>)
 800f72a:	4824      	ldr	r0, [pc, #144]	@ (800f7bc <__d2b+0xac>)
 800f72c:	f240 310f 	movw	r1, #783	@ 0x30f
 800f730:	f7fe fc9c 	bl	800e06c <__assert_func>
 800f734:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f738:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f73c:	b10d      	cbz	r5, 800f742 <__d2b+0x32>
 800f73e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f742:	9301      	str	r3, [sp, #4]
 800f744:	f1b8 0300 	subs.w	r3, r8, #0
 800f748:	d023      	beq.n	800f792 <__d2b+0x82>
 800f74a:	4668      	mov	r0, sp
 800f74c:	9300      	str	r3, [sp, #0]
 800f74e:	f7ff fd14 	bl	800f17a <__lo0bits>
 800f752:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f756:	b1d0      	cbz	r0, 800f78e <__d2b+0x7e>
 800f758:	f1c0 0320 	rsb	r3, r0, #32
 800f75c:	fa02 f303 	lsl.w	r3, r2, r3
 800f760:	430b      	orrs	r3, r1
 800f762:	40c2      	lsrs	r2, r0
 800f764:	6163      	str	r3, [r4, #20]
 800f766:	9201      	str	r2, [sp, #4]
 800f768:	9b01      	ldr	r3, [sp, #4]
 800f76a:	61a3      	str	r3, [r4, #24]
 800f76c:	2b00      	cmp	r3, #0
 800f76e:	bf0c      	ite	eq
 800f770:	2201      	moveq	r2, #1
 800f772:	2202      	movne	r2, #2
 800f774:	6122      	str	r2, [r4, #16]
 800f776:	b1a5      	cbz	r5, 800f7a2 <__d2b+0x92>
 800f778:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f77c:	4405      	add	r5, r0
 800f77e:	603d      	str	r5, [r7, #0]
 800f780:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f784:	6030      	str	r0, [r6, #0]
 800f786:	4620      	mov	r0, r4
 800f788:	b003      	add	sp, #12
 800f78a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f78e:	6161      	str	r1, [r4, #20]
 800f790:	e7ea      	b.n	800f768 <__d2b+0x58>
 800f792:	a801      	add	r0, sp, #4
 800f794:	f7ff fcf1 	bl	800f17a <__lo0bits>
 800f798:	9b01      	ldr	r3, [sp, #4]
 800f79a:	6163      	str	r3, [r4, #20]
 800f79c:	3020      	adds	r0, #32
 800f79e:	2201      	movs	r2, #1
 800f7a0:	e7e8      	b.n	800f774 <__d2b+0x64>
 800f7a2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f7a6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f7aa:	6038      	str	r0, [r7, #0]
 800f7ac:	6918      	ldr	r0, [r3, #16]
 800f7ae:	f7ff fcc5 	bl	800f13c <__hi0bits>
 800f7b2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f7b6:	e7e5      	b.n	800f784 <__d2b+0x74>
 800f7b8:	08011a99 	.word	0x08011a99
 800f7bc:	08011aaa 	.word	0x08011aaa

0800f7c0 <__ratio>:
 800f7c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7c4:	b085      	sub	sp, #20
 800f7c6:	e9cd 1000 	strd	r1, r0, [sp]
 800f7ca:	a902      	add	r1, sp, #8
 800f7cc:	f7ff ff56 	bl	800f67c <__b2d>
 800f7d0:	9800      	ldr	r0, [sp, #0]
 800f7d2:	a903      	add	r1, sp, #12
 800f7d4:	ec55 4b10 	vmov	r4, r5, d0
 800f7d8:	f7ff ff50 	bl	800f67c <__b2d>
 800f7dc:	9b01      	ldr	r3, [sp, #4]
 800f7de:	6919      	ldr	r1, [r3, #16]
 800f7e0:	9b00      	ldr	r3, [sp, #0]
 800f7e2:	691b      	ldr	r3, [r3, #16]
 800f7e4:	1ac9      	subs	r1, r1, r3
 800f7e6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800f7ea:	1a9b      	subs	r3, r3, r2
 800f7ec:	ec5b ab10 	vmov	sl, fp, d0
 800f7f0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	bfce      	itee	gt
 800f7f8:	462a      	movgt	r2, r5
 800f7fa:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f7fe:	465a      	movle	r2, fp
 800f800:	462f      	mov	r7, r5
 800f802:	46d9      	mov	r9, fp
 800f804:	bfcc      	ite	gt
 800f806:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f80a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800f80e:	464b      	mov	r3, r9
 800f810:	4652      	mov	r2, sl
 800f812:	4620      	mov	r0, r4
 800f814:	4639      	mov	r1, r7
 800f816:	f7f1 f819 	bl	800084c <__aeabi_ddiv>
 800f81a:	ec41 0b10 	vmov	d0, r0, r1
 800f81e:	b005      	add	sp, #20
 800f820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f824 <__copybits>:
 800f824:	3901      	subs	r1, #1
 800f826:	b570      	push	{r4, r5, r6, lr}
 800f828:	1149      	asrs	r1, r1, #5
 800f82a:	6914      	ldr	r4, [r2, #16]
 800f82c:	3101      	adds	r1, #1
 800f82e:	f102 0314 	add.w	r3, r2, #20
 800f832:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f836:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f83a:	1f05      	subs	r5, r0, #4
 800f83c:	42a3      	cmp	r3, r4
 800f83e:	d30c      	bcc.n	800f85a <__copybits+0x36>
 800f840:	1aa3      	subs	r3, r4, r2
 800f842:	3b11      	subs	r3, #17
 800f844:	f023 0303 	bic.w	r3, r3, #3
 800f848:	3211      	adds	r2, #17
 800f84a:	42a2      	cmp	r2, r4
 800f84c:	bf88      	it	hi
 800f84e:	2300      	movhi	r3, #0
 800f850:	4418      	add	r0, r3
 800f852:	2300      	movs	r3, #0
 800f854:	4288      	cmp	r0, r1
 800f856:	d305      	bcc.n	800f864 <__copybits+0x40>
 800f858:	bd70      	pop	{r4, r5, r6, pc}
 800f85a:	f853 6b04 	ldr.w	r6, [r3], #4
 800f85e:	f845 6f04 	str.w	r6, [r5, #4]!
 800f862:	e7eb      	b.n	800f83c <__copybits+0x18>
 800f864:	f840 3b04 	str.w	r3, [r0], #4
 800f868:	e7f4      	b.n	800f854 <__copybits+0x30>

0800f86a <__any_on>:
 800f86a:	f100 0214 	add.w	r2, r0, #20
 800f86e:	6900      	ldr	r0, [r0, #16]
 800f870:	114b      	asrs	r3, r1, #5
 800f872:	4298      	cmp	r0, r3
 800f874:	b510      	push	{r4, lr}
 800f876:	db11      	blt.n	800f89c <__any_on+0x32>
 800f878:	dd0a      	ble.n	800f890 <__any_on+0x26>
 800f87a:	f011 011f 	ands.w	r1, r1, #31
 800f87e:	d007      	beq.n	800f890 <__any_on+0x26>
 800f880:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f884:	fa24 f001 	lsr.w	r0, r4, r1
 800f888:	fa00 f101 	lsl.w	r1, r0, r1
 800f88c:	428c      	cmp	r4, r1
 800f88e:	d10b      	bne.n	800f8a8 <__any_on+0x3e>
 800f890:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f894:	4293      	cmp	r3, r2
 800f896:	d803      	bhi.n	800f8a0 <__any_on+0x36>
 800f898:	2000      	movs	r0, #0
 800f89a:	bd10      	pop	{r4, pc}
 800f89c:	4603      	mov	r3, r0
 800f89e:	e7f7      	b.n	800f890 <__any_on+0x26>
 800f8a0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f8a4:	2900      	cmp	r1, #0
 800f8a6:	d0f5      	beq.n	800f894 <__any_on+0x2a>
 800f8a8:	2001      	movs	r0, #1
 800f8aa:	e7f6      	b.n	800f89a <__any_on+0x30>

0800f8ac <sulp>:
 800f8ac:	b570      	push	{r4, r5, r6, lr}
 800f8ae:	4604      	mov	r4, r0
 800f8b0:	460d      	mov	r5, r1
 800f8b2:	ec45 4b10 	vmov	d0, r4, r5
 800f8b6:	4616      	mov	r6, r2
 800f8b8:	f7ff feba 	bl	800f630 <__ulp>
 800f8bc:	ec51 0b10 	vmov	r0, r1, d0
 800f8c0:	b17e      	cbz	r6, 800f8e2 <sulp+0x36>
 800f8c2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800f8c6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f8ca:	2b00      	cmp	r3, #0
 800f8cc:	dd09      	ble.n	800f8e2 <sulp+0x36>
 800f8ce:	051b      	lsls	r3, r3, #20
 800f8d0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800f8d4:	2400      	movs	r4, #0
 800f8d6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800f8da:	4622      	mov	r2, r4
 800f8dc:	462b      	mov	r3, r5
 800f8de:	f7f0 fe8b 	bl	80005f8 <__aeabi_dmul>
 800f8e2:	ec41 0b10 	vmov	d0, r0, r1
 800f8e6:	bd70      	pop	{r4, r5, r6, pc}

0800f8e8 <_strtod_l>:
 800f8e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8ec:	b09f      	sub	sp, #124	@ 0x7c
 800f8ee:	460c      	mov	r4, r1
 800f8f0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800f8f2:	2200      	movs	r2, #0
 800f8f4:	921a      	str	r2, [sp, #104]	@ 0x68
 800f8f6:	9005      	str	r0, [sp, #20]
 800f8f8:	f04f 0a00 	mov.w	sl, #0
 800f8fc:	f04f 0b00 	mov.w	fp, #0
 800f900:	460a      	mov	r2, r1
 800f902:	9219      	str	r2, [sp, #100]	@ 0x64
 800f904:	7811      	ldrb	r1, [r2, #0]
 800f906:	292b      	cmp	r1, #43	@ 0x2b
 800f908:	d04a      	beq.n	800f9a0 <_strtod_l+0xb8>
 800f90a:	d838      	bhi.n	800f97e <_strtod_l+0x96>
 800f90c:	290d      	cmp	r1, #13
 800f90e:	d832      	bhi.n	800f976 <_strtod_l+0x8e>
 800f910:	2908      	cmp	r1, #8
 800f912:	d832      	bhi.n	800f97a <_strtod_l+0x92>
 800f914:	2900      	cmp	r1, #0
 800f916:	d03b      	beq.n	800f990 <_strtod_l+0xa8>
 800f918:	2200      	movs	r2, #0
 800f91a:	920e      	str	r2, [sp, #56]	@ 0x38
 800f91c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800f91e:	782a      	ldrb	r2, [r5, #0]
 800f920:	2a30      	cmp	r2, #48	@ 0x30
 800f922:	f040 80b2 	bne.w	800fa8a <_strtod_l+0x1a2>
 800f926:	786a      	ldrb	r2, [r5, #1]
 800f928:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f92c:	2a58      	cmp	r2, #88	@ 0x58
 800f92e:	d16e      	bne.n	800fa0e <_strtod_l+0x126>
 800f930:	9302      	str	r3, [sp, #8]
 800f932:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f934:	9301      	str	r3, [sp, #4]
 800f936:	ab1a      	add	r3, sp, #104	@ 0x68
 800f938:	9300      	str	r3, [sp, #0]
 800f93a:	4a8f      	ldr	r2, [pc, #572]	@ (800fb78 <_strtod_l+0x290>)
 800f93c:	9805      	ldr	r0, [sp, #20]
 800f93e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800f940:	a919      	add	r1, sp, #100	@ 0x64
 800f942:	f001 f913 	bl	8010b6c <__gethex>
 800f946:	f010 060f 	ands.w	r6, r0, #15
 800f94a:	4604      	mov	r4, r0
 800f94c:	d005      	beq.n	800f95a <_strtod_l+0x72>
 800f94e:	2e06      	cmp	r6, #6
 800f950:	d128      	bne.n	800f9a4 <_strtod_l+0xbc>
 800f952:	3501      	adds	r5, #1
 800f954:	2300      	movs	r3, #0
 800f956:	9519      	str	r5, [sp, #100]	@ 0x64
 800f958:	930e      	str	r3, [sp, #56]	@ 0x38
 800f95a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f95c:	2b00      	cmp	r3, #0
 800f95e:	f040 858e 	bne.w	801047e <_strtod_l+0xb96>
 800f962:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f964:	b1cb      	cbz	r3, 800f99a <_strtod_l+0xb2>
 800f966:	4652      	mov	r2, sl
 800f968:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800f96c:	ec43 2b10 	vmov	d0, r2, r3
 800f970:	b01f      	add	sp, #124	@ 0x7c
 800f972:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f976:	2920      	cmp	r1, #32
 800f978:	d1ce      	bne.n	800f918 <_strtod_l+0x30>
 800f97a:	3201      	adds	r2, #1
 800f97c:	e7c1      	b.n	800f902 <_strtod_l+0x1a>
 800f97e:	292d      	cmp	r1, #45	@ 0x2d
 800f980:	d1ca      	bne.n	800f918 <_strtod_l+0x30>
 800f982:	2101      	movs	r1, #1
 800f984:	910e      	str	r1, [sp, #56]	@ 0x38
 800f986:	1c51      	adds	r1, r2, #1
 800f988:	9119      	str	r1, [sp, #100]	@ 0x64
 800f98a:	7852      	ldrb	r2, [r2, #1]
 800f98c:	2a00      	cmp	r2, #0
 800f98e:	d1c5      	bne.n	800f91c <_strtod_l+0x34>
 800f990:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f992:	9419      	str	r4, [sp, #100]	@ 0x64
 800f994:	2b00      	cmp	r3, #0
 800f996:	f040 8570 	bne.w	801047a <_strtod_l+0xb92>
 800f99a:	4652      	mov	r2, sl
 800f99c:	465b      	mov	r3, fp
 800f99e:	e7e5      	b.n	800f96c <_strtod_l+0x84>
 800f9a0:	2100      	movs	r1, #0
 800f9a2:	e7ef      	b.n	800f984 <_strtod_l+0x9c>
 800f9a4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f9a6:	b13a      	cbz	r2, 800f9b8 <_strtod_l+0xd0>
 800f9a8:	2135      	movs	r1, #53	@ 0x35
 800f9aa:	a81c      	add	r0, sp, #112	@ 0x70
 800f9ac:	f7ff ff3a 	bl	800f824 <__copybits>
 800f9b0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f9b2:	9805      	ldr	r0, [sp, #20]
 800f9b4:	f7ff fb10 	bl	800efd8 <_Bfree>
 800f9b8:	3e01      	subs	r6, #1
 800f9ba:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800f9bc:	2e04      	cmp	r6, #4
 800f9be:	d806      	bhi.n	800f9ce <_strtod_l+0xe6>
 800f9c0:	e8df f006 	tbb	[pc, r6]
 800f9c4:	201d0314 	.word	0x201d0314
 800f9c8:	14          	.byte	0x14
 800f9c9:	00          	.byte	0x00
 800f9ca:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800f9ce:	05e1      	lsls	r1, r4, #23
 800f9d0:	bf48      	it	mi
 800f9d2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800f9d6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f9da:	0d1b      	lsrs	r3, r3, #20
 800f9dc:	051b      	lsls	r3, r3, #20
 800f9de:	2b00      	cmp	r3, #0
 800f9e0:	d1bb      	bne.n	800f95a <_strtod_l+0x72>
 800f9e2:	f7fe fb01 	bl	800dfe8 <__errno>
 800f9e6:	2322      	movs	r3, #34	@ 0x22
 800f9e8:	6003      	str	r3, [r0, #0]
 800f9ea:	e7b6      	b.n	800f95a <_strtod_l+0x72>
 800f9ec:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800f9f0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800f9f4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800f9f8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800f9fc:	e7e7      	b.n	800f9ce <_strtod_l+0xe6>
 800f9fe:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800fb80 <_strtod_l+0x298>
 800fa02:	e7e4      	b.n	800f9ce <_strtod_l+0xe6>
 800fa04:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800fa08:	f04f 3aff 	mov.w	sl, #4294967295
 800fa0c:	e7df      	b.n	800f9ce <_strtod_l+0xe6>
 800fa0e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fa10:	1c5a      	adds	r2, r3, #1
 800fa12:	9219      	str	r2, [sp, #100]	@ 0x64
 800fa14:	785b      	ldrb	r3, [r3, #1]
 800fa16:	2b30      	cmp	r3, #48	@ 0x30
 800fa18:	d0f9      	beq.n	800fa0e <_strtod_l+0x126>
 800fa1a:	2b00      	cmp	r3, #0
 800fa1c:	d09d      	beq.n	800f95a <_strtod_l+0x72>
 800fa1e:	2301      	movs	r3, #1
 800fa20:	2700      	movs	r7, #0
 800fa22:	9308      	str	r3, [sp, #32]
 800fa24:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fa26:	930c      	str	r3, [sp, #48]	@ 0x30
 800fa28:	970b      	str	r7, [sp, #44]	@ 0x2c
 800fa2a:	46b9      	mov	r9, r7
 800fa2c:	220a      	movs	r2, #10
 800fa2e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800fa30:	7805      	ldrb	r5, [r0, #0]
 800fa32:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800fa36:	b2d9      	uxtb	r1, r3
 800fa38:	2909      	cmp	r1, #9
 800fa3a:	d928      	bls.n	800fa8e <_strtod_l+0x1a6>
 800fa3c:	494f      	ldr	r1, [pc, #316]	@ (800fb7c <_strtod_l+0x294>)
 800fa3e:	2201      	movs	r2, #1
 800fa40:	f000 ffe8 	bl	8010a14 <strncmp>
 800fa44:	2800      	cmp	r0, #0
 800fa46:	d032      	beq.n	800faae <_strtod_l+0x1c6>
 800fa48:	2000      	movs	r0, #0
 800fa4a:	462a      	mov	r2, r5
 800fa4c:	900a      	str	r0, [sp, #40]	@ 0x28
 800fa4e:	464d      	mov	r5, r9
 800fa50:	4603      	mov	r3, r0
 800fa52:	2a65      	cmp	r2, #101	@ 0x65
 800fa54:	d001      	beq.n	800fa5a <_strtod_l+0x172>
 800fa56:	2a45      	cmp	r2, #69	@ 0x45
 800fa58:	d114      	bne.n	800fa84 <_strtod_l+0x19c>
 800fa5a:	b91d      	cbnz	r5, 800fa64 <_strtod_l+0x17c>
 800fa5c:	9a08      	ldr	r2, [sp, #32]
 800fa5e:	4302      	orrs	r2, r0
 800fa60:	d096      	beq.n	800f990 <_strtod_l+0xa8>
 800fa62:	2500      	movs	r5, #0
 800fa64:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800fa66:	1c62      	adds	r2, r4, #1
 800fa68:	9219      	str	r2, [sp, #100]	@ 0x64
 800fa6a:	7862      	ldrb	r2, [r4, #1]
 800fa6c:	2a2b      	cmp	r2, #43	@ 0x2b
 800fa6e:	d07a      	beq.n	800fb66 <_strtod_l+0x27e>
 800fa70:	2a2d      	cmp	r2, #45	@ 0x2d
 800fa72:	d07e      	beq.n	800fb72 <_strtod_l+0x28a>
 800fa74:	f04f 0c00 	mov.w	ip, #0
 800fa78:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800fa7c:	2909      	cmp	r1, #9
 800fa7e:	f240 8085 	bls.w	800fb8c <_strtod_l+0x2a4>
 800fa82:	9419      	str	r4, [sp, #100]	@ 0x64
 800fa84:	f04f 0800 	mov.w	r8, #0
 800fa88:	e0a5      	b.n	800fbd6 <_strtod_l+0x2ee>
 800fa8a:	2300      	movs	r3, #0
 800fa8c:	e7c8      	b.n	800fa20 <_strtod_l+0x138>
 800fa8e:	f1b9 0f08 	cmp.w	r9, #8
 800fa92:	bfd8      	it	le
 800fa94:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800fa96:	f100 0001 	add.w	r0, r0, #1
 800fa9a:	bfda      	itte	le
 800fa9c:	fb02 3301 	mlale	r3, r2, r1, r3
 800faa0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800faa2:	fb02 3707 	mlagt	r7, r2, r7, r3
 800faa6:	f109 0901 	add.w	r9, r9, #1
 800faaa:	9019      	str	r0, [sp, #100]	@ 0x64
 800faac:	e7bf      	b.n	800fa2e <_strtod_l+0x146>
 800faae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fab0:	1c5a      	adds	r2, r3, #1
 800fab2:	9219      	str	r2, [sp, #100]	@ 0x64
 800fab4:	785a      	ldrb	r2, [r3, #1]
 800fab6:	f1b9 0f00 	cmp.w	r9, #0
 800faba:	d03b      	beq.n	800fb34 <_strtod_l+0x24c>
 800fabc:	900a      	str	r0, [sp, #40]	@ 0x28
 800fabe:	464d      	mov	r5, r9
 800fac0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800fac4:	2b09      	cmp	r3, #9
 800fac6:	d912      	bls.n	800faee <_strtod_l+0x206>
 800fac8:	2301      	movs	r3, #1
 800faca:	e7c2      	b.n	800fa52 <_strtod_l+0x16a>
 800facc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800face:	1c5a      	adds	r2, r3, #1
 800fad0:	9219      	str	r2, [sp, #100]	@ 0x64
 800fad2:	785a      	ldrb	r2, [r3, #1]
 800fad4:	3001      	adds	r0, #1
 800fad6:	2a30      	cmp	r2, #48	@ 0x30
 800fad8:	d0f8      	beq.n	800facc <_strtod_l+0x1e4>
 800fada:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800fade:	2b08      	cmp	r3, #8
 800fae0:	f200 84d2 	bhi.w	8010488 <_strtod_l+0xba0>
 800fae4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fae6:	900a      	str	r0, [sp, #40]	@ 0x28
 800fae8:	2000      	movs	r0, #0
 800faea:	930c      	str	r3, [sp, #48]	@ 0x30
 800faec:	4605      	mov	r5, r0
 800faee:	3a30      	subs	r2, #48	@ 0x30
 800faf0:	f100 0301 	add.w	r3, r0, #1
 800faf4:	d018      	beq.n	800fb28 <_strtod_l+0x240>
 800faf6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800faf8:	4419      	add	r1, r3
 800fafa:	910a      	str	r1, [sp, #40]	@ 0x28
 800fafc:	462e      	mov	r6, r5
 800fafe:	f04f 0e0a 	mov.w	lr, #10
 800fb02:	1c71      	adds	r1, r6, #1
 800fb04:	eba1 0c05 	sub.w	ip, r1, r5
 800fb08:	4563      	cmp	r3, ip
 800fb0a:	dc15      	bgt.n	800fb38 <_strtod_l+0x250>
 800fb0c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800fb10:	182b      	adds	r3, r5, r0
 800fb12:	2b08      	cmp	r3, #8
 800fb14:	f105 0501 	add.w	r5, r5, #1
 800fb18:	4405      	add	r5, r0
 800fb1a:	dc1a      	bgt.n	800fb52 <_strtod_l+0x26a>
 800fb1c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800fb1e:	230a      	movs	r3, #10
 800fb20:	fb03 2301 	mla	r3, r3, r1, r2
 800fb24:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fb26:	2300      	movs	r3, #0
 800fb28:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fb2a:	1c51      	adds	r1, r2, #1
 800fb2c:	9119      	str	r1, [sp, #100]	@ 0x64
 800fb2e:	7852      	ldrb	r2, [r2, #1]
 800fb30:	4618      	mov	r0, r3
 800fb32:	e7c5      	b.n	800fac0 <_strtod_l+0x1d8>
 800fb34:	4648      	mov	r0, r9
 800fb36:	e7ce      	b.n	800fad6 <_strtod_l+0x1ee>
 800fb38:	2e08      	cmp	r6, #8
 800fb3a:	dc05      	bgt.n	800fb48 <_strtod_l+0x260>
 800fb3c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800fb3e:	fb0e f606 	mul.w	r6, lr, r6
 800fb42:	960b      	str	r6, [sp, #44]	@ 0x2c
 800fb44:	460e      	mov	r6, r1
 800fb46:	e7dc      	b.n	800fb02 <_strtod_l+0x21a>
 800fb48:	2910      	cmp	r1, #16
 800fb4a:	bfd8      	it	le
 800fb4c:	fb0e f707 	mulle.w	r7, lr, r7
 800fb50:	e7f8      	b.n	800fb44 <_strtod_l+0x25c>
 800fb52:	2b0f      	cmp	r3, #15
 800fb54:	bfdc      	itt	le
 800fb56:	230a      	movle	r3, #10
 800fb58:	fb03 2707 	mlale	r7, r3, r7, r2
 800fb5c:	e7e3      	b.n	800fb26 <_strtod_l+0x23e>
 800fb5e:	2300      	movs	r3, #0
 800fb60:	930a      	str	r3, [sp, #40]	@ 0x28
 800fb62:	2301      	movs	r3, #1
 800fb64:	e77a      	b.n	800fa5c <_strtod_l+0x174>
 800fb66:	f04f 0c00 	mov.w	ip, #0
 800fb6a:	1ca2      	adds	r2, r4, #2
 800fb6c:	9219      	str	r2, [sp, #100]	@ 0x64
 800fb6e:	78a2      	ldrb	r2, [r4, #2]
 800fb70:	e782      	b.n	800fa78 <_strtod_l+0x190>
 800fb72:	f04f 0c01 	mov.w	ip, #1
 800fb76:	e7f8      	b.n	800fb6a <_strtod_l+0x282>
 800fb78:	08011c94 	.word	0x08011c94
 800fb7c:	08011b03 	.word	0x08011b03
 800fb80:	7ff00000 	.word	0x7ff00000
 800fb84:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fb86:	1c51      	adds	r1, r2, #1
 800fb88:	9119      	str	r1, [sp, #100]	@ 0x64
 800fb8a:	7852      	ldrb	r2, [r2, #1]
 800fb8c:	2a30      	cmp	r2, #48	@ 0x30
 800fb8e:	d0f9      	beq.n	800fb84 <_strtod_l+0x29c>
 800fb90:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800fb94:	2908      	cmp	r1, #8
 800fb96:	f63f af75 	bhi.w	800fa84 <_strtod_l+0x19c>
 800fb9a:	3a30      	subs	r2, #48	@ 0x30
 800fb9c:	9209      	str	r2, [sp, #36]	@ 0x24
 800fb9e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fba0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800fba2:	f04f 080a 	mov.w	r8, #10
 800fba6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fba8:	1c56      	adds	r6, r2, #1
 800fbaa:	9619      	str	r6, [sp, #100]	@ 0x64
 800fbac:	7852      	ldrb	r2, [r2, #1]
 800fbae:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800fbb2:	f1be 0f09 	cmp.w	lr, #9
 800fbb6:	d939      	bls.n	800fc2c <_strtod_l+0x344>
 800fbb8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800fbba:	1a76      	subs	r6, r6, r1
 800fbbc:	2e08      	cmp	r6, #8
 800fbbe:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800fbc2:	dc03      	bgt.n	800fbcc <_strtod_l+0x2e4>
 800fbc4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fbc6:	4588      	cmp	r8, r1
 800fbc8:	bfa8      	it	ge
 800fbca:	4688      	movge	r8, r1
 800fbcc:	f1bc 0f00 	cmp.w	ip, #0
 800fbd0:	d001      	beq.n	800fbd6 <_strtod_l+0x2ee>
 800fbd2:	f1c8 0800 	rsb	r8, r8, #0
 800fbd6:	2d00      	cmp	r5, #0
 800fbd8:	d14e      	bne.n	800fc78 <_strtod_l+0x390>
 800fbda:	9908      	ldr	r1, [sp, #32]
 800fbdc:	4308      	orrs	r0, r1
 800fbde:	f47f aebc 	bne.w	800f95a <_strtod_l+0x72>
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	f47f aed4 	bne.w	800f990 <_strtod_l+0xa8>
 800fbe8:	2a69      	cmp	r2, #105	@ 0x69
 800fbea:	d028      	beq.n	800fc3e <_strtod_l+0x356>
 800fbec:	dc25      	bgt.n	800fc3a <_strtod_l+0x352>
 800fbee:	2a49      	cmp	r2, #73	@ 0x49
 800fbf0:	d025      	beq.n	800fc3e <_strtod_l+0x356>
 800fbf2:	2a4e      	cmp	r2, #78	@ 0x4e
 800fbf4:	f47f aecc 	bne.w	800f990 <_strtod_l+0xa8>
 800fbf8:	499a      	ldr	r1, [pc, #616]	@ (800fe64 <_strtod_l+0x57c>)
 800fbfa:	a819      	add	r0, sp, #100	@ 0x64
 800fbfc:	f001 f9d8 	bl	8010fb0 <__match>
 800fc00:	2800      	cmp	r0, #0
 800fc02:	f43f aec5 	beq.w	800f990 <_strtod_l+0xa8>
 800fc06:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fc08:	781b      	ldrb	r3, [r3, #0]
 800fc0a:	2b28      	cmp	r3, #40	@ 0x28
 800fc0c:	d12e      	bne.n	800fc6c <_strtod_l+0x384>
 800fc0e:	4996      	ldr	r1, [pc, #600]	@ (800fe68 <_strtod_l+0x580>)
 800fc10:	aa1c      	add	r2, sp, #112	@ 0x70
 800fc12:	a819      	add	r0, sp, #100	@ 0x64
 800fc14:	f001 f9e0 	bl	8010fd8 <__hexnan>
 800fc18:	2805      	cmp	r0, #5
 800fc1a:	d127      	bne.n	800fc6c <_strtod_l+0x384>
 800fc1c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fc1e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800fc22:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800fc26:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800fc2a:	e696      	b.n	800f95a <_strtod_l+0x72>
 800fc2c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fc2e:	fb08 2101 	mla	r1, r8, r1, r2
 800fc32:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800fc36:	9209      	str	r2, [sp, #36]	@ 0x24
 800fc38:	e7b5      	b.n	800fba6 <_strtod_l+0x2be>
 800fc3a:	2a6e      	cmp	r2, #110	@ 0x6e
 800fc3c:	e7da      	b.n	800fbf4 <_strtod_l+0x30c>
 800fc3e:	498b      	ldr	r1, [pc, #556]	@ (800fe6c <_strtod_l+0x584>)
 800fc40:	a819      	add	r0, sp, #100	@ 0x64
 800fc42:	f001 f9b5 	bl	8010fb0 <__match>
 800fc46:	2800      	cmp	r0, #0
 800fc48:	f43f aea2 	beq.w	800f990 <_strtod_l+0xa8>
 800fc4c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fc4e:	4988      	ldr	r1, [pc, #544]	@ (800fe70 <_strtod_l+0x588>)
 800fc50:	3b01      	subs	r3, #1
 800fc52:	a819      	add	r0, sp, #100	@ 0x64
 800fc54:	9319      	str	r3, [sp, #100]	@ 0x64
 800fc56:	f001 f9ab 	bl	8010fb0 <__match>
 800fc5a:	b910      	cbnz	r0, 800fc62 <_strtod_l+0x37a>
 800fc5c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fc5e:	3301      	adds	r3, #1
 800fc60:	9319      	str	r3, [sp, #100]	@ 0x64
 800fc62:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800fe80 <_strtod_l+0x598>
 800fc66:	f04f 0a00 	mov.w	sl, #0
 800fc6a:	e676      	b.n	800f95a <_strtod_l+0x72>
 800fc6c:	4881      	ldr	r0, [pc, #516]	@ (800fe74 <_strtod_l+0x58c>)
 800fc6e:	f000 fef3 	bl	8010a58 <nan>
 800fc72:	ec5b ab10 	vmov	sl, fp, d0
 800fc76:	e670      	b.n	800f95a <_strtod_l+0x72>
 800fc78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fc7a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800fc7c:	eba8 0303 	sub.w	r3, r8, r3
 800fc80:	f1b9 0f00 	cmp.w	r9, #0
 800fc84:	bf08      	it	eq
 800fc86:	46a9      	moveq	r9, r5
 800fc88:	2d10      	cmp	r5, #16
 800fc8a:	9309      	str	r3, [sp, #36]	@ 0x24
 800fc8c:	462c      	mov	r4, r5
 800fc8e:	bfa8      	it	ge
 800fc90:	2410      	movge	r4, #16
 800fc92:	f7f0 fc37 	bl	8000504 <__aeabi_ui2d>
 800fc96:	2d09      	cmp	r5, #9
 800fc98:	4682      	mov	sl, r0
 800fc9a:	468b      	mov	fp, r1
 800fc9c:	dc13      	bgt.n	800fcc6 <_strtod_l+0x3de>
 800fc9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fca0:	2b00      	cmp	r3, #0
 800fca2:	f43f ae5a 	beq.w	800f95a <_strtod_l+0x72>
 800fca6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fca8:	dd78      	ble.n	800fd9c <_strtod_l+0x4b4>
 800fcaa:	2b16      	cmp	r3, #22
 800fcac:	dc5f      	bgt.n	800fd6e <_strtod_l+0x486>
 800fcae:	4972      	ldr	r1, [pc, #456]	@ (800fe78 <_strtod_l+0x590>)
 800fcb0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800fcb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fcb8:	4652      	mov	r2, sl
 800fcba:	465b      	mov	r3, fp
 800fcbc:	f7f0 fc9c 	bl	80005f8 <__aeabi_dmul>
 800fcc0:	4682      	mov	sl, r0
 800fcc2:	468b      	mov	fp, r1
 800fcc4:	e649      	b.n	800f95a <_strtod_l+0x72>
 800fcc6:	4b6c      	ldr	r3, [pc, #432]	@ (800fe78 <_strtod_l+0x590>)
 800fcc8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800fccc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800fcd0:	f7f0 fc92 	bl	80005f8 <__aeabi_dmul>
 800fcd4:	4682      	mov	sl, r0
 800fcd6:	4638      	mov	r0, r7
 800fcd8:	468b      	mov	fp, r1
 800fcda:	f7f0 fc13 	bl	8000504 <__aeabi_ui2d>
 800fcde:	4602      	mov	r2, r0
 800fce0:	460b      	mov	r3, r1
 800fce2:	4650      	mov	r0, sl
 800fce4:	4659      	mov	r1, fp
 800fce6:	f7f0 fad1 	bl	800028c <__adddf3>
 800fcea:	2d0f      	cmp	r5, #15
 800fcec:	4682      	mov	sl, r0
 800fcee:	468b      	mov	fp, r1
 800fcf0:	ddd5      	ble.n	800fc9e <_strtod_l+0x3b6>
 800fcf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fcf4:	1b2c      	subs	r4, r5, r4
 800fcf6:	441c      	add	r4, r3
 800fcf8:	2c00      	cmp	r4, #0
 800fcfa:	f340 8093 	ble.w	800fe24 <_strtod_l+0x53c>
 800fcfe:	f014 030f 	ands.w	r3, r4, #15
 800fd02:	d00a      	beq.n	800fd1a <_strtod_l+0x432>
 800fd04:	495c      	ldr	r1, [pc, #368]	@ (800fe78 <_strtod_l+0x590>)
 800fd06:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800fd0a:	4652      	mov	r2, sl
 800fd0c:	465b      	mov	r3, fp
 800fd0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fd12:	f7f0 fc71 	bl	80005f8 <__aeabi_dmul>
 800fd16:	4682      	mov	sl, r0
 800fd18:	468b      	mov	fp, r1
 800fd1a:	f034 040f 	bics.w	r4, r4, #15
 800fd1e:	d073      	beq.n	800fe08 <_strtod_l+0x520>
 800fd20:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800fd24:	dd49      	ble.n	800fdba <_strtod_l+0x4d2>
 800fd26:	2400      	movs	r4, #0
 800fd28:	46a0      	mov	r8, r4
 800fd2a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800fd2c:	46a1      	mov	r9, r4
 800fd2e:	9a05      	ldr	r2, [sp, #20]
 800fd30:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800fe80 <_strtod_l+0x598>
 800fd34:	2322      	movs	r3, #34	@ 0x22
 800fd36:	6013      	str	r3, [r2, #0]
 800fd38:	f04f 0a00 	mov.w	sl, #0
 800fd3c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	f43f ae0b 	beq.w	800f95a <_strtod_l+0x72>
 800fd44:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800fd46:	9805      	ldr	r0, [sp, #20]
 800fd48:	f7ff f946 	bl	800efd8 <_Bfree>
 800fd4c:	9805      	ldr	r0, [sp, #20]
 800fd4e:	4649      	mov	r1, r9
 800fd50:	f7ff f942 	bl	800efd8 <_Bfree>
 800fd54:	9805      	ldr	r0, [sp, #20]
 800fd56:	4641      	mov	r1, r8
 800fd58:	f7ff f93e 	bl	800efd8 <_Bfree>
 800fd5c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800fd5e:	9805      	ldr	r0, [sp, #20]
 800fd60:	f7ff f93a 	bl	800efd8 <_Bfree>
 800fd64:	9805      	ldr	r0, [sp, #20]
 800fd66:	4621      	mov	r1, r4
 800fd68:	f7ff f936 	bl	800efd8 <_Bfree>
 800fd6c:	e5f5      	b.n	800f95a <_strtod_l+0x72>
 800fd6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fd70:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800fd74:	4293      	cmp	r3, r2
 800fd76:	dbbc      	blt.n	800fcf2 <_strtod_l+0x40a>
 800fd78:	4c3f      	ldr	r4, [pc, #252]	@ (800fe78 <_strtod_l+0x590>)
 800fd7a:	f1c5 050f 	rsb	r5, r5, #15
 800fd7e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800fd82:	4652      	mov	r2, sl
 800fd84:	465b      	mov	r3, fp
 800fd86:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fd8a:	f7f0 fc35 	bl	80005f8 <__aeabi_dmul>
 800fd8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fd90:	1b5d      	subs	r5, r3, r5
 800fd92:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800fd96:	e9d4 2300 	ldrd	r2, r3, [r4]
 800fd9a:	e78f      	b.n	800fcbc <_strtod_l+0x3d4>
 800fd9c:	3316      	adds	r3, #22
 800fd9e:	dba8      	blt.n	800fcf2 <_strtod_l+0x40a>
 800fda0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fda2:	eba3 0808 	sub.w	r8, r3, r8
 800fda6:	4b34      	ldr	r3, [pc, #208]	@ (800fe78 <_strtod_l+0x590>)
 800fda8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800fdac:	e9d8 2300 	ldrd	r2, r3, [r8]
 800fdb0:	4650      	mov	r0, sl
 800fdb2:	4659      	mov	r1, fp
 800fdb4:	f7f0 fd4a 	bl	800084c <__aeabi_ddiv>
 800fdb8:	e782      	b.n	800fcc0 <_strtod_l+0x3d8>
 800fdba:	2300      	movs	r3, #0
 800fdbc:	4f2f      	ldr	r7, [pc, #188]	@ (800fe7c <_strtod_l+0x594>)
 800fdbe:	1124      	asrs	r4, r4, #4
 800fdc0:	4650      	mov	r0, sl
 800fdc2:	4659      	mov	r1, fp
 800fdc4:	461e      	mov	r6, r3
 800fdc6:	2c01      	cmp	r4, #1
 800fdc8:	dc21      	bgt.n	800fe0e <_strtod_l+0x526>
 800fdca:	b10b      	cbz	r3, 800fdd0 <_strtod_l+0x4e8>
 800fdcc:	4682      	mov	sl, r0
 800fdce:	468b      	mov	fp, r1
 800fdd0:	492a      	ldr	r1, [pc, #168]	@ (800fe7c <_strtod_l+0x594>)
 800fdd2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800fdd6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800fdda:	4652      	mov	r2, sl
 800fddc:	465b      	mov	r3, fp
 800fdde:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fde2:	f7f0 fc09 	bl	80005f8 <__aeabi_dmul>
 800fde6:	4b26      	ldr	r3, [pc, #152]	@ (800fe80 <_strtod_l+0x598>)
 800fde8:	460a      	mov	r2, r1
 800fdea:	400b      	ands	r3, r1
 800fdec:	4925      	ldr	r1, [pc, #148]	@ (800fe84 <_strtod_l+0x59c>)
 800fdee:	428b      	cmp	r3, r1
 800fdf0:	4682      	mov	sl, r0
 800fdf2:	d898      	bhi.n	800fd26 <_strtod_l+0x43e>
 800fdf4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800fdf8:	428b      	cmp	r3, r1
 800fdfa:	bf86      	itte	hi
 800fdfc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800fe88 <_strtod_l+0x5a0>
 800fe00:	f04f 3aff 	movhi.w	sl, #4294967295
 800fe04:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800fe08:	2300      	movs	r3, #0
 800fe0a:	9308      	str	r3, [sp, #32]
 800fe0c:	e076      	b.n	800fefc <_strtod_l+0x614>
 800fe0e:	07e2      	lsls	r2, r4, #31
 800fe10:	d504      	bpl.n	800fe1c <_strtod_l+0x534>
 800fe12:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fe16:	f7f0 fbef 	bl	80005f8 <__aeabi_dmul>
 800fe1a:	2301      	movs	r3, #1
 800fe1c:	3601      	adds	r6, #1
 800fe1e:	1064      	asrs	r4, r4, #1
 800fe20:	3708      	adds	r7, #8
 800fe22:	e7d0      	b.n	800fdc6 <_strtod_l+0x4de>
 800fe24:	d0f0      	beq.n	800fe08 <_strtod_l+0x520>
 800fe26:	4264      	negs	r4, r4
 800fe28:	f014 020f 	ands.w	r2, r4, #15
 800fe2c:	d00a      	beq.n	800fe44 <_strtod_l+0x55c>
 800fe2e:	4b12      	ldr	r3, [pc, #72]	@ (800fe78 <_strtod_l+0x590>)
 800fe30:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fe34:	4650      	mov	r0, sl
 800fe36:	4659      	mov	r1, fp
 800fe38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe3c:	f7f0 fd06 	bl	800084c <__aeabi_ddiv>
 800fe40:	4682      	mov	sl, r0
 800fe42:	468b      	mov	fp, r1
 800fe44:	1124      	asrs	r4, r4, #4
 800fe46:	d0df      	beq.n	800fe08 <_strtod_l+0x520>
 800fe48:	2c1f      	cmp	r4, #31
 800fe4a:	dd1f      	ble.n	800fe8c <_strtod_l+0x5a4>
 800fe4c:	2400      	movs	r4, #0
 800fe4e:	46a0      	mov	r8, r4
 800fe50:	940b      	str	r4, [sp, #44]	@ 0x2c
 800fe52:	46a1      	mov	r9, r4
 800fe54:	9a05      	ldr	r2, [sp, #20]
 800fe56:	2322      	movs	r3, #34	@ 0x22
 800fe58:	f04f 0a00 	mov.w	sl, #0
 800fe5c:	f04f 0b00 	mov.w	fp, #0
 800fe60:	6013      	str	r3, [r2, #0]
 800fe62:	e76b      	b.n	800fd3c <_strtod_l+0x454>
 800fe64:	080119cc 	.word	0x080119cc
 800fe68:	08011c80 	.word	0x08011c80
 800fe6c:	080119c4 	.word	0x080119c4
 800fe70:	08011a37 	.word	0x08011a37
 800fe74:	08011a33 	.word	0x08011a33
 800fe78:	08011bb8 	.word	0x08011bb8
 800fe7c:	08011b90 	.word	0x08011b90
 800fe80:	7ff00000 	.word	0x7ff00000
 800fe84:	7ca00000 	.word	0x7ca00000
 800fe88:	7fefffff 	.word	0x7fefffff
 800fe8c:	f014 0310 	ands.w	r3, r4, #16
 800fe90:	bf18      	it	ne
 800fe92:	236a      	movne	r3, #106	@ 0x6a
 800fe94:	4ea9      	ldr	r6, [pc, #676]	@ (801013c <_strtod_l+0x854>)
 800fe96:	9308      	str	r3, [sp, #32]
 800fe98:	4650      	mov	r0, sl
 800fe9a:	4659      	mov	r1, fp
 800fe9c:	2300      	movs	r3, #0
 800fe9e:	07e7      	lsls	r7, r4, #31
 800fea0:	d504      	bpl.n	800feac <_strtod_l+0x5c4>
 800fea2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800fea6:	f7f0 fba7 	bl	80005f8 <__aeabi_dmul>
 800feaa:	2301      	movs	r3, #1
 800feac:	1064      	asrs	r4, r4, #1
 800feae:	f106 0608 	add.w	r6, r6, #8
 800feb2:	d1f4      	bne.n	800fe9e <_strtod_l+0x5b6>
 800feb4:	b10b      	cbz	r3, 800feba <_strtod_l+0x5d2>
 800feb6:	4682      	mov	sl, r0
 800feb8:	468b      	mov	fp, r1
 800feba:	9b08      	ldr	r3, [sp, #32]
 800febc:	b1b3      	cbz	r3, 800feec <_strtod_l+0x604>
 800febe:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800fec2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	4659      	mov	r1, fp
 800feca:	dd0f      	ble.n	800feec <_strtod_l+0x604>
 800fecc:	2b1f      	cmp	r3, #31
 800fece:	dd56      	ble.n	800ff7e <_strtod_l+0x696>
 800fed0:	2b34      	cmp	r3, #52	@ 0x34
 800fed2:	bfde      	ittt	le
 800fed4:	f04f 33ff 	movle.w	r3, #4294967295
 800fed8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800fedc:	4093      	lslle	r3, r2
 800fede:	f04f 0a00 	mov.w	sl, #0
 800fee2:	bfcc      	ite	gt
 800fee4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800fee8:	ea03 0b01 	andle.w	fp, r3, r1
 800feec:	2200      	movs	r2, #0
 800feee:	2300      	movs	r3, #0
 800fef0:	4650      	mov	r0, sl
 800fef2:	4659      	mov	r1, fp
 800fef4:	f7f0 fde8 	bl	8000ac8 <__aeabi_dcmpeq>
 800fef8:	2800      	cmp	r0, #0
 800fefa:	d1a7      	bne.n	800fe4c <_strtod_l+0x564>
 800fefc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fefe:	9300      	str	r3, [sp, #0]
 800ff00:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800ff02:	9805      	ldr	r0, [sp, #20]
 800ff04:	462b      	mov	r3, r5
 800ff06:	464a      	mov	r2, r9
 800ff08:	f7ff f8ce 	bl	800f0a8 <__s2b>
 800ff0c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800ff0e:	2800      	cmp	r0, #0
 800ff10:	f43f af09 	beq.w	800fd26 <_strtod_l+0x43e>
 800ff14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ff16:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ff18:	2a00      	cmp	r2, #0
 800ff1a:	eba3 0308 	sub.w	r3, r3, r8
 800ff1e:	bfa8      	it	ge
 800ff20:	2300      	movge	r3, #0
 800ff22:	9312      	str	r3, [sp, #72]	@ 0x48
 800ff24:	2400      	movs	r4, #0
 800ff26:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ff2a:	9316      	str	r3, [sp, #88]	@ 0x58
 800ff2c:	46a0      	mov	r8, r4
 800ff2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ff30:	9805      	ldr	r0, [sp, #20]
 800ff32:	6859      	ldr	r1, [r3, #4]
 800ff34:	f7ff f810 	bl	800ef58 <_Balloc>
 800ff38:	4681      	mov	r9, r0
 800ff3a:	2800      	cmp	r0, #0
 800ff3c:	f43f aef7 	beq.w	800fd2e <_strtod_l+0x446>
 800ff40:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ff42:	691a      	ldr	r2, [r3, #16]
 800ff44:	3202      	adds	r2, #2
 800ff46:	f103 010c 	add.w	r1, r3, #12
 800ff4a:	0092      	lsls	r2, r2, #2
 800ff4c:	300c      	adds	r0, #12
 800ff4e:	f7fe f878 	bl	800e042 <memcpy>
 800ff52:	ec4b ab10 	vmov	d0, sl, fp
 800ff56:	9805      	ldr	r0, [sp, #20]
 800ff58:	aa1c      	add	r2, sp, #112	@ 0x70
 800ff5a:	a91b      	add	r1, sp, #108	@ 0x6c
 800ff5c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800ff60:	f7ff fbd6 	bl	800f710 <__d2b>
 800ff64:	901a      	str	r0, [sp, #104]	@ 0x68
 800ff66:	2800      	cmp	r0, #0
 800ff68:	f43f aee1 	beq.w	800fd2e <_strtod_l+0x446>
 800ff6c:	9805      	ldr	r0, [sp, #20]
 800ff6e:	2101      	movs	r1, #1
 800ff70:	f7ff f930 	bl	800f1d4 <__i2b>
 800ff74:	4680      	mov	r8, r0
 800ff76:	b948      	cbnz	r0, 800ff8c <_strtod_l+0x6a4>
 800ff78:	f04f 0800 	mov.w	r8, #0
 800ff7c:	e6d7      	b.n	800fd2e <_strtod_l+0x446>
 800ff7e:	f04f 32ff 	mov.w	r2, #4294967295
 800ff82:	fa02 f303 	lsl.w	r3, r2, r3
 800ff86:	ea03 0a0a 	and.w	sl, r3, sl
 800ff8a:	e7af      	b.n	800feec <_strtod_l+0x604>
 800ff8c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800ff8e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800ff90:	2d00      	cmp	r5, #0
 800ff92:	bfab      	itete	ge
 800ff94:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800ff96:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800ff98:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800ff9a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800ff9c:	bfac      	ite	ge
 800ff9e:	18ef      	addge	r7, r5, r3
 800ffa0:	1b5e      	sublt	r6, r3, r5
 800ffa2:	9b08      	ldr	r3, [sp, #32]
 800ffa4:	1aed      	subs	r5, r5, r3
 800ffa6:	4415      	add	r5, r2
 800ffa8:	4b65      	ldr	r3, [pc, #404]	@ (8010140 <_strtod_l+0x858>)
 800ffaa:	3d01      	subs	r5, #1
 800ffac:	429d      	cmp	r5, r3
 800ffae:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ffb2:	da50      	bge.n	8010056 <_strtod_l+0x76e>
 800ffb4:	1b5b      	subs	r3, r3, r5
 800ffb6:	2b1f      	cmp	r3, #31
 800ffb8:	eba2 0203 	sub.w	r2, r2, r3
 800ffbc:	f04f 0101 	mov.w	r1, #1
 800ffc0:	dc3d      	bgt.n	801003e <_strtod_l+0x756>
 800ffc2:	fa01 f303 	lsl.w	r3, r1, r3
 800ffc6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ffc8:	2300      	movs	r3, #0
 800ffca:	9310      	str	r3, [sp, #64]	@ 0x40
 800ffcc:	18bd      	adds	r5, r7, r2
 800ffce:	9b08      	ldr	r3, [sp, #32]
 800ffd0:	42af      	cmp	r7, r5
 800ffd2:	4416      	add	r6, r2
 800ffd4:	441e      	add	r6, r3
 800ffd6:	463b      	mov	r3, r7
 800ffd8:	bfa8      	it	ge
 800ffda:	462b      	movge	r3, r5
 800ffdc:	42b3      	cmp	r3, r6
 800ffde:	bfa8      	it	ge
 800ffe0:	4633      	movge	r3, r6
 800ffe2:	2b00      	cmp	r3, #0
 800ffe4:	bfc2      	ittt	gt
 800ffe6:	1aed      	subgt	r5, r5, r3
 800ffe8:	1af6      	subgt	r6, r6, r3
 800ffea:	1aff      	subgt	r7, r7, r3
 800ffec:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	dd16      	ble.n	8010020 <_strtod_l+0x738>
 800fff2:	4641      	mov	r1, r8
 800fff4:	9805      	ldr	r0, [sp, #20]
 800fff6:	461a      	mov	r2, r3
 800fff8:	f7ff f9a4 	bl	800f344 <__pow5mult>
 800fffc:	4680      	mov	r8, r0
 800fffe:	2800      	cmp	r0, #0
 8010000:	d0ba      	beq.n	800ff78 <_strtod_l+0x690>
 8010002:	4601      	mov	r1, r0
 8010004:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8010006:	9805      	ldr	r0, [sp, #20]
 8010008:	f7ff f8fa 	bl	800f200 <__multiply>
 801000c:	900a      	str	r0, [sp, #40]	@ 0x28
 801000e:	2800      	cmp	r0, #0
 8010010:	f43f ae8d 	beq.w	800fd2e <_strtod_l+0x446>
 8010014:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010016:	9805      	ldr	r0, [sp, #20]
 8010018:	f7fe ffde 	bl	800efd8 <_Bfree>
 801001c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801001e:	931a      	str	r3, [sp, #104]	@ 0x68
 8010020:	2d00      	cmp	r5, #0
 8010022:	dc1d      	bgt.n	8010060 <_strtod_l+0x778>
 8010024:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010026:	2b00      	cmp	r3, #0
 8010028:	dd23      	ble.n	8010072 <_strtod_l+0x78a>
 801002a:	4649      	mov	r1, r9
 801002c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801002e:	9805      	ldr	r0, [sp, #20]
 8010030:	f7ff f988 	bl	800f344 <__pow5mult>
 8010034:	4681      	mov	r9, r0
 8010036:	b9e0      	cbnz	r0, 8010072 <_strtod_l+0x78a>
 8010038:	f04f 0900 	mov.w	r9, #0
 801003c:	e677      	b.n	800fd2e <_strtod_l+0x446>
 801003e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8010042:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8010046:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 801004a:	35e2      	adds	r5, #226	@ 0xe2
 801004c:	fa01 f305 	lsl.w	r3, r1, r5
 8010050:	9310      	str	r3, [sp, #64]	@ 0x40
 8010052:	9113      	str	r1, [sp, #76]	@ 0x4c
 8010054:	e7ba      	b.n	800ffcc <_strtod_l+0x6e4>
 8010056:	2300      	movs	r3, #0
 8010058:	9310      	str	r3, [sp, #64]	@ 0x40
 801005a:	2301      	movs	r3, #1
 801005c:	9313      	str	r3, [sp, #76]	@ 0x4c
 801005e:	e7b5      	b.n	800ffcc <_strtod_l+0x6e4>
 8010060:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010062:	9805      	ldr	r0, [sp, #20]
 8010064:	462a      	mov	r2, r5
 8010066:	f7ff f9c7 	bl	800f3f8 <__lshift>
 801006a:	901a      	str	r0, [sp, #104]	@ 0x68
 801006c:	2800      	cmp	r0, #0
 801006e:	d1d9      	bne.n	8010024 <_strtod_l+0x73c>
 8010070:	e65d      	b.n	800fd2e <_strtod_l+0x446>
 8010072:	2e00      	cmp	r6, #0
 8010074:	dd07      	ble.n	8010086 <_strtod_l+0x79e>
 8010076:	4649      	mov	r1, r9
 8010078:	9805      	ldr	r0, [sp, #20]
 801007a:	4632      	mov	r2, r6
 801007c:	f7ff f9bc 	bl	800f3f8 <__lshift>
 8010080:	4681      	mov	r9, r0
 8010082:	2800      	cmp	r0, #0
 8010084:	d0d8      	beq.n	8010038 <_strtod_l+0x750>
 8010086:	2f00      	cmp	r7, #0
 8010088:	dd08      	ble.n	801009c <_strtod_l+0x7b4>
 801008a:	4641      	mov	r1, r8
 801008c:	9805      	ldr	r0, [sp, #20]
 801008e:	463a      	mov	r2, r7
 8010090:	f7ff f9b2 	bl	800f3f8 <__lshift>
 8010094:	4680      	mov	r8, r0
 8010096:	2800      	cmp	r0, #0
 8010098:	f43f ae49 	beq.w	800fd2e <_strtod_l+0x446>
 801009c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801009e:	9805      	ldr	r0, [sp, #20]
 80100a0:	464a      	mov	r2, r9
 80100a2:	f7ff fa31 	bl	800f508 <__mdiff>
 80100a6:	4604      	mov	r4, r0
 80100a8:	2800      	cmp	r0, #0
 80100aa:	f43f ae40 	beq.w	800fd2e <_strtod_l+0x446>
 80100ae:	68c3      	ldr	r3, [r0, #12]
 80100b0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80100b2:	2300      	movs	r3, #0
 80100b4:	60c3      	str	r3, [r0, #12]
 80100b6:	4641      	mov	r1, r8
 80100b8:	f7ff fa0a 	bl	800f4d0 <__mcmp>
 80100bc:	2800      	cmp	r0, #0
 80100be:	da45      	bge.n	801014c <_strtod_l+0x864>
 80100c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80100c2:	ea53 030a 	orrs.w	r3, r3, sl
 80100c6:	d16b      	bne.n	80101a0 <_strtod_l+0x8b8>
 80100c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80100cc:	2b00      	cmp	r3, #0
 80100ce:	d167      	bne.n	80101a0 <_strtod_l+0x8b8>
 80100d0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80100d4:	0d1b      	lsrs	r3, r3, #20
 80100d6:	051b      	lsls	r3, r3, #20
 80100d8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80100dc:	d960      	bls.n	80101a0 <_strtod_l+0x8b8>
 80100de:	6963      	ldr	r3, [r4, #20]
 80100e0:	b913      	cbnz	r3, 80100e8 <_strtod_l+0x800>
 80100e2:	6923      	ldr	r3, [r4, #16]
 80100e4:	2b01      	cmp	r3, #1
 80100e6:	dd5b      	ble.n	80101a0 <_strtod_l+0x8b8>
 80100e8:	4621      	mov	r1, r4
 80100ea:	2201      	movs	r2, #1
 80100ec:	9805      	ldr	r0, [sp, #20]
 80100ee:	f7ff f983 	bl	800f3f8 <__lshift>
 80100f2:	4641      	mov	r1, r8
 80100f4:	4604      	mov	r4, r0
 80100f6:	f7ff f9eb 	bl	800f4d0 <__mcmp>
 80100fa:	2800      	cmp	r0, #0
 80100fc:	dd50      	ble.n	80101a0 <_strtod_l+0x8b8>
 80100fe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010102:	9a08      	ldr	r2, [sp, #32]
 8010104:	0d1b      	lsrs	r3, r3, #20
 8010106:	051b      	lsls	r3, r3, #20
 8010108:	2a00      	cmp	r2, #0
 801010a:	d06a      	beq.n	80101e2 <_strtod_l+0x8fa>
 801010c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8010110:	d867      	bhi.n	80101e2 <_strtod_l+0x8fa>
 8010112:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8010116:	f67f ae9d 	bls.w	800fe54 <_strtod_l+0x56c>
 801011a:	4b0a      	ldr	r3, [pc, #40]	@ (8010144 <_strtod_l+0x85c>)
 801011c:	4650      	mov	r0, sl
 801011e:	4659      	mov	r1, fp
 8010120:	2200      	movs	r2, #0
 8010122:	f7f0 fa69 	bl	80005f8 <__aeabi_dmul>
 8010126:	4b08      	ldr	r3, [pc, #32]	@ (8010148 <_strtod_l+0x860>)
 8010128:	400b      	ands	r3, r1
 801012a:	4682      	mov	sl, r0
 801012c:	468b      	mov	fp, r1
 801012e:	2b00      	cmp	r3, #0
 8010130:	f47f ae08 	bne.w	800fd44 <_strtod_l+0x45c>
 8010134:	9a05      	ldr	r2, [sp, #20]
 8010136:	2322      	movs	r3, #34	@ 0x22
 8010138:	6013      	str	r3, [r2, #0]
 801013a:	e603      	b.n	800fd44 <_strtod_l+0x45c>
 801013c:	08011ca8 	.word	0x08011ca8
 8010140:	fffffc02 	.word	0xfffffc02
 8010144:	39500000 	.word	0x39500000
 8010148:	7ff00000 	.word	0x7ff00000
 801014c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8010150:	d165      	bne.n	801021e <_strtod_l+0x936>
 8010152:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010154:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010158:	b35a      	cbz	r2, 80101b2 <_strtod_l+0x8ca>
 801015a:	4a9f      	ldr	r2, [pc, #636]	@ (80103d8 <_strtod_l+0xaf0>)
 801015c:	4293      	cmp	r3, r2
 801015e:	d12b      	bne.n	80101b8 <_strtod_l+0x8d0>
 8010160:	9b08      	ldr	r3, [sp, #32]
 8010162:	4651      	mov	r1, sl
 8010164:	b303      	cbz	r3, 80101a8 <_strtod_l+0x8c0>
 8010166:	4b9d      	ldr	r3, [pc, #628]	@ (80103dc <_strtod_l+0xaf4>)
 8010168:	465a      	mov	r2, fp
 801016a:	4013      	ands	r3, r2
 801016c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8010170:	f04f 32ff 	mov.w	r2, #4294967295
 8010174:	d81b      	bhi.n	80101ae <_strtod_l+0x8c6>
 8010176:	0d1b      	lsrs	r3, r3, #20
 8010178:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801017c:	fa02 f303 	lsl.w	r3, r2, r3
 8010180:	4299      	cmp	r1, r3
 8010182:	d119      	bne.n	80101b8 <_strtod_l+0x8d0>
 8010184:	4b96      	ldr	r3, [pc, #600]	@ (80103e0 <_strtod_l+0xaf8>)
 8010186:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010188:	429a      	cmp	r2, r3
 801018a:	d102      	bne.n	8010192 <_strtod_l+0x8aa>
 801018c:	3101      	adds	r1, #1
 801018e:	f43f adce 	beq.w	800fd2e <_strtod_l+0x446>
 8010192:	4b92      	ldr	r3, [pc, #584]	@ (80103dc <_strtod_l+0xaf4>)
 8010194:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010196:	401a      	ands	r2, r3
 8010198:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 801019c:	f04f 0a00 	mov.w	sl, #0
 80101a0:	9b08      	ldr	r3, [sp, #32]
 80101a2:	2b00      	cmp	r3, #0
 80101a4:	d1b9      	bne.n	801011a <_strtod_l+0x832>
 80101a6:	e5cd      	b.n	800fd44 <_strtod_l+0x45c>
 80101a8:	f04f 33ff 	mov.w	r3, #4294967295
 80101ac:	e7e8      	b.n	8010180 <_strtod_l+0x898>
 80101ae:	4613      	mov	r3, r2
 80101b0:	e7e6      	b.n	8010180 <_strtod_l+0x898>
 80101b2:	ea53 030a 	orrs.w	r3, r3, sl
 80101b6:	d0a2      	beq.n	80100fe <_strtod_l+0x816>
 80101b8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80101ba:	b1db      	cbz	r3, 80101f4 <_strtod_l+0x90c>
 80101bc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80101be:	4213      	tst	r3, r2
 80101c0:	d0ee      	beq.n	80101a0 <_strtod_l+0x8b8>
 80101c2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80101c4:	9a08      	ldr	r2, [sp, #32]
 80101c6:	4650      	mov	r0, sl
 80101c8:	4659      	mov	r1, fp
 80101ca:	b1bb      	cbz	r3, 80101fc <_strtod_l+0x914>
 80101cc:	f7ff fb6e 	bl	800f8ac <sulp>
 80101d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80101d4:	ec53 2b10 	vmov	r2, r3, d0
 80101d8:	f7f0 f858 	bl	800028c <__adddf3>
 80101dc:	4682      	mov	sl, r0
 80101de:	468b      	mov	fp, r1
 80101e0:	e7de      	b.n	80101a0 <_strtod_l+0x8b8>
 80101e2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80101e6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80101ea:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80101ee:	f04f 3aff 	mov.w	sl, #4294967295
 80101f2:	e7d5      	b.n	80101a0 <_strtod_l+0x8b8>
 80101f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80101f6:	ea13 0f0a 	tst.w	r3, sl
 80101fa:	e7e1      	b.n	80101c0 <_strtod_l+0x8d8>
 80101fc:	f7ff fb56 	bl	800f8ac <sulp>
 8010200:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010204:	ec53 2b10 	vmov	r2, r3, d0
 8010208:	f7f0 f83e 	bl	8000288 <__aeabi_dsub>
 801020c:	2200      	movs	r2, #0
 801020e:	2300      	movs	r3, #0
 8010210:	4682      	mov	sl, r0
 8010212:	468b      	mov	fp, r1
 8010214:	f7f0 fc58 	bl	8000ac8 <__aeabi_dcmpeq>
 8010218:	2800      	cmp	r0, #0
 801021a:	d0c1      	beq.n	80101a0 <_strtod_l+0x8b8>
 801021c:	e61a      	b.n	800fe54 <_strtod_l+0x56c>
 801021e:	4641      	mov	r1, r8
 8010220:	4620      	mov	r0, r4
 8010222:	f7ff facd 	bl	800f7c0 <__ratio>
 8010226:	ec57 6b10 	vmov	r6, r7, d0
 801022a:	2200      	movs	r2, #0
 801022c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8010230:	4630      	mov	r0, r6
 8010232:	4639      	mov	r1, r7
 8010234:	f7f0 fc5c 	bl	8000af0 <__aeabi_dcmple>
 8010238:	2800      	cmp	r0, #0
 801023a:	d06f      	beq.n	801031c <_strtod_l+0xa34>
 801023c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801023e:	2b00      	cmp	r3, #0
 8010240:	d17a      	bne.n	8010338 <_strtod_l+0xa50>
 8010242:	f1ba 0f00 	cmp.w	sl, #0
 8010246:	d158      	bne.n	80102fa <_strtod_l+0xa12>
 8010248:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801024a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801024e:	2b00      	cmp	r3, #0
 8010250:	d15a      	bne.n	8010308 <_strtod_l+0xa20>
 8010252:	4b64      	ldr	r3, [pc, #400]	@ (80103e4 <_strtod_l+0xafc>)
 8010254:	2200      	movs	r2, #0
 8010256:	4630      	mov	r0, r6
 8010258:	4639      	mov	r1, r7
 801025a:	f7f0 fc3f 	bl	8000adc <__aeabi_dcmplt>
 801025e:	2800      	cmp	r0, #0
 8010260:	d159      	bne.n	8010316 <_strtod_l+0xa2e>
 8010262:	4630      	mov	r0, r6
 8010264:	4639      	mov	r1, r7
 8010266:	4b60      	ldr	r3, [pc, #384]	@ (80103e8 <_strtod_l+0xb00>)
 8010268:	2200      	movs	r2, #0
 801026a:	f7f0 f9c5 	bl	80005f8 <__aeabi_dmul>
 801026e:	4606      	mov	r6, r0
 8010270:	460f      	mov	r7, r1
 8010272:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8010276:	9606      	str	r6, [sp, #24]
 8010278:	9307      	str	r3, [sp, #28]
 801027a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801027e:	4d57      	ldr	r5, [pc, #348]	@ (80103dc <_strtod_l+0xaf4>)
 8010280:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8010284:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010286:	401d      	ands	r5, r3
 8010288:	4b58      	ldr	r3, [pc, #352]	@ (80103ec <_strtod_l+0xb04>)
 801028a:	429d      	cmp	r5, r3
 801028c:	f040 80b2 	bne.w	80103f4 <_strtod_l+0xb0c>
 8010290:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010292:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8010296:	ec4b ab10 	vmov	d0, sl, fp
 801029a:	f7ff f9c9 	bl	800f630 <__ulp>
 801029e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80102a2:	ec51 0b10 	vmov	r0, r1, d0
 80102a6:	f7f0 f9a7 	bl	80005f8 <__aeabi_dmul>
 80102aa:	4652      	mov	r2, sl
 80102ac:	465b      	mov	r3, fp
 80102ae:	f7ef ffed 	bl	800028c <__adddf3>
 80102b2:	460b      	mov	r3, r1
 80102b4:	4949      	ldr	r1, [pc, #292]	@ (80103dc <_strtod_l+0xaf4>)
 80102b6:	4a4e      	ldr	r2, [pc, #312]	@ (80103f0 <_strtod_l+0xb08>)
 80102b8:	4019      	ands	r1, r3
 80102ba:	4291      	cmp	r1, r2
 80102bc:	4682      	mov	sl, r0
 80102be:	d942      	bls.n	8010346 <_strtod_l+0xa5e>
 80102c0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80102c2:	4b47      	ldr	r3, [pc, #284]	@ (80103e0 <_strtod_l+0xaf8>)
 80102c4:	429a      	cmp	r2, r3
 80102c6:	d103      	bne.n	80102d0 <_strtod_l+0x9e8>
 80102c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80102ca:	3301      	adds	r3, #1
 80102cc:	f43f ad2f 	beq.w	800fd2e <_strtod_l+0x446>
 80102d0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80103e0 <_strtod_l+0xaf8>
 80102d4:	f04f 3aff 	mov.w	sl, #4294967295
 80102d8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80102da:	9805      	ldr	r0, [sp, #20]
 80102dc:	f7fe fe7c 	bl	800efd8 <_Bfree>
 80102e0:	9805      	ldr	r0, [sp, #20]
 80102e2:	4649      	mov	r1, r9
 80102e4:	f7fe fe78 	bl	800efd8 <_Bfree>
 80102e8:	9805      	ldr	r0, [sp, #20]
 80102ea:	4641      	mov	r1, r8
 80102ec:	f7fe fe74 	bl	800efd8 <_Bfree>
 80102f0:	9805      	ldr	r0, [sp, #20]
 80102f2:	4621      	mov	r1, r4
 80102f4:	f7fe fe70 	bl	800efd8 <_Bfree>
 80102f8:	e619      	b.n	800ff2e <_strtod_l+0x646>
 80102fa:	f1ba 0f01 	cmp.w	sl, #1
 80102fe:	d103      	bne.n	8010308 <_strtod_l+0xa20>
 8010300:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010302:	2b00      	cmp	r3, #0
 8010304:	f43f ada6 	beq.w	800fe54 <_strtod_l+0x56c>
 8010308:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80103b8 <_strtod_l+0xad0>
 801030c:	4f35      	ldr	r7, [pc, #212]	@ (80103e4 <_strtod_l+0xafc>)
 801030e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010312:	2600      	movs	r6, #0
 8010314:	e7b1      	b.n	801027a <_strtod_l+0x992>
 8010316:	4f34      	ldr	r7, [pc, #208]	@ (80103e8 <_strtod_l+0xb00>)
 8010318:	2600      	movs	r6, #0
 801031a:	e7aa      	b.n	8010272 <_strtod_l+0x98a>
 801031c:	4b32      	ldr	r3, [pc, #200]	@ (80103e8 <_strtod_l+0xb00>)
 801031e:	4630      	mov	r0, r6
 8010320:	4639      	mov	r1, r7
 8010322:	2200      	movs	r2, #0
 8010324:	f7f0 f968 	bl	80005f8 <__aeabi_dmul>
 8010328:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801032a:	4606      	mov	r6, r0
 801032c:	460f      	mov	r7, r1
 801032e:	2b00      	cmp	r3, #0
 8010330:	d09f      	beq.n	8010272 <_strtod_l+0x98a>
 8010332:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8010336:	e7a0      	b.n	801027a <_strtod_l+0x992>
 8010338:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80103c0 <_strtod_l+0xad8>
 801033c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010340:	ec57 6b17 	vmov	r6, r7, d7
 8010344:	e799      	b.n	801027a <_strtod_l+0x992>
 8010346:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801034a:	9b08      	ldr	r3, [sp, #32]
 801034c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8010350:	2b00      	cmp	r3, #0
 8010352:	d1c1      	bne.n	80102d8 <_strtod_l+0x9f0>
 8010354:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010358:	0d1b      	lsrs	r3, r3, #20
 801035a:	051b      	lsls	r3, r3, #20
 801035c:	429d      	cmp	r5, r3
 801035e:	d1bb      	bne.n	80102d8 <_strtod_l+0x9f0>
 8010360:	4630      	mov	r0, r6
 8010362:	4639      	mov	r1, r7
 8010364:	f7f0 fca8 	bl	8000cb8 <__aeabi_d2lz>
 8010368:	f7f0 f918 	bl	800059c <__aeabi_l2d>
 801036c:	4602      	mov	r2, r0
 801036e:	460b      	mov	r3, r1
 8010370:	4630      	mov	r0, r6
 8010372:	4639      	mov	r1, r7
 8010374:	f7ef ff88 	bl	8000288 <__aeabi_dsub>
 8010378:	460b      	mov	r3, r1
 801037a:	4602      	mov	r2, r0
 801037c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8010380:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8010384:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010386:	ea46 060a 	orr.w	r6, r6, sl
 801038a:	431e      	orrs	r6, r3
 801038c:	d06f      	beq.n	801046e <_strtod_l+0xb86>
 801038e:	a30e      	add	r3, pc, #56	@ (adr r3, 80103c8 <_strtod_l+0xae0>)
 8010390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010394:	f7f0 fba2 	bl	8000adc <__aeabi_dcmplt>
 8010398:	2800      	cmp	r0, #0
 801039a:	f47f acd3 	bne.w	800fd44 <_strtod_l+0x45c>
 801039e:	a30c      	add	r3, pc, #48	@ (adr r3, 80103d0 <_strtod_l+0xae8>)
 80103a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80103a8:	f7f0 fbb6 	bl	8000b18 <__aeabi_dcmpgt>
 80103ac:	2800      	cmp	r0, #0
 80103ae:	d093      	beq.n	80102d8 <_strtod_l+0x9f0>
 80103b0:	e4c8      	b.n	800fd44 <_strtod_l+0x45c>
 80103b2:	bf00      	nop
 80103b4:	f3af 8000 	nop.w
 80103b8:	00000000 	.word	0x00000000
 80103bc:	bff00000 	.word	0xbff00000
 80103c0:	00000000 	.word	0x00000000
 80103c4:	3ff00000 	.word	0x3ff00000
 80103c8:	94a03595 	.word	0x94a03595
 80103cc:	3fdfffff 	.word	0x3fdfffff
 80103d0:	35afe535 	.word	0x35afe535
 80103d4:	3fe00000 	.word	0x3fe00000
 80103d8:	000fffff 	.word	0x000fffff
 80103dc:	7ff00000 	.word	0x7ff00000
 80103e0:	7fefffff 	.word	0x7fefffff
 80103e4:	3ff00000 	.word	0x3ff00000
 80103e8:	3fe00000 	.word	0x3fe00000
 80103ec:	7fe00000 	.word	0x7fe00000
 80103f0:	7c9fffff 	.word	0x7c9fffff
 80103f4:	9b08      	ldr	r3, [sp, #32]
 80103f6:	b323      	cbz	r3, 8010442 <_strtod_l+0xb5a>
 80103f8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80103fc:	d821      	bhi.n	8010442 <_strtod_l+0xb5a>
 80103fe:	a328      	add	r3, pc, #160	@ (adr r3, 80104a0 <_strtod_l+0xbb8>)
 8010400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010404:	4630      	mov	r0, r6
 8010406:	4639      	mov	r1, r7
 8010408:	f7f0 fb72 	bl	8000af0 <__aeabi_dcmple>
 801040c:	b1a0      	cbz	r0, 8010438 <_strtod_l+0xb50>
 801040e:	4639      	mov	r1, r7
 8010410:	4630      	mov	r0, r6
 8010412:	f7f0 fbc9 	bl	8000ba8 <__aeabi_d2uiz>
 8010416:	2801      	cmp	r0, #1
 8010418:	bf38      	it	cc
 801041a:	2001      	movcc	r0, #1
 801041c:	f7f0 f872 	bl	8000504 <__aeabi_ui2d>
 8010420:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010422:	4606      	mov	r6, r0
 8010424:	460f      	mov	r7, r1
 8010426:	b9fb      	cbnz	r3, 8010468 <_strtod_l+0xb80>
 8010428:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801042c:	9014      	str	r0, [sp, #80]	@ 0x50
 801042e:	9315      	str	r3, [sp, #84]	@ 0x54
 8010430:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8010434:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8010438:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801043a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 801043e:	1b5b      	subs	r3, r3, r5
 8010440:	9311      	str	r3, [sp, #68]	@ 0x44
 8010442:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8010446:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 801044a:	f7ff f8f1 	bl	800f630 <__ulp>
 801044e:	4650      	mov	r0, sl
 8010450:	ec53 2b10 	vmov	r2, r3, d0
 8010454:	4659      	mov	r1, fp
 8010456:	f7f0 f8cf 	bl	80005f8 <__aeabi_dmul>
 801045a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801045e:	f7ef ff15 	bl	800028c <__adddf3>
 8010462:	4682      	mov	sl, r0
 8010464:	468b      	mov	fp, r1
 8010466:	e770      	b.n	801034a <_strtod_l+0xa62>
 8010468:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 801046c:	e7e0      	b.n	8010430 <_strtod_l+0xb48>
 801046e:	a30e      	add	r3, pc, #56	@ (adr r3, 80104a8 <_strtod_l+0xbc0>)
 8010470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010474:	f7f0 fb32 	bl	8000adc <__aeabi_dcmplt>
 8010478:	e798      	b.n	80103ac <_strtod_l+0xac4>
 801047a:	2300      	movs	r3, #0
 801047c:	930e      	str	r3, [sp, #56]	@ 0x38
 801047e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8010480:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010482:	6013      	str	r3, [r2, #0]
 8010484:	f7ff ba6d 	b.w	800f962 <_strtod_l+0x7a>
 8010488:	2a65      	cmp	r2, #101	@ 0x65
 801048a:	f43f ab68 	beq.w	800fb5e <_strtod_l+0x276>
 801048e:	2a45      	cmp	r2, #69	@ 0x45
 8010490:	f43f ab65 	beq.w	800fb5e <_strtod_l+0x276>
 8010494:	2301      	movs	r3, #1
 8010496:	f7ff bba0 	b.w	800fbda <_strtod_l+0x2f2>
 801049a:	bf00      	nop
 801049c:	f3af 8000 	nop.w
 80104a0:	ffc00000 	.word	0xffc00000
 80104a4:	41dfffff 	.word	0x41dfffff
 80104a8:	94a03595 	.word	0x94a03595
 80104ac:	3fcfffff 	.word	0x3fcfffff

080104b0 <_strtod_r>:
 80104b0:	4b01      	ldr	r3, [pc, #4]	@ (80104b8 <_strtod_r+0x8>)
 80104b2:	f7ff ba19 	b.w	800f8e8 <_strtod_l>
 80104b6:	bf00      	nop
 80104b8:	200000a8 	.word	0x200000a8

080104bc <_strtol_l.isra.0>:
 80104bc:	2b24      	cmp	r3, #36	@ 0x24
 80104be:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80104c2:	4686      	mov	lr, r0
 80104c4:	4690      	mov	r8, r2
 80104c6:	d801      	bhi.n	80104cc <_strtol_l.isra.0+0x10>
 80104c8:	2b01      	cmp	r3, #1
 80104ca:	d106      	bne.n	80104da <_strtol_l.isra.0+0x1e>
 80104cc:	f7fd fd8c 	bl	800dfe8 <__errno>
 80104d0:	2316      	movs	r3, #22
 80104d2:	6003      	str	r3, [r0, #0]
 80104d4:	2000      	movs	r0, #0
 80104d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80104da:	4834      	ldr	r0, [pc, #208]	@ (80105ac <_strtol_l.isra.0+0xf0>)
 80104dc:	460d      	mov	r5, r1
 80104de:	462a      	mov	r2, r5
 80104e0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80104e4:	5d06      	ldrb	r6, [r0, r4]
 80104e6:	f016 0608 	ands.w	r6, r6, #8
 80104ea:	d1f8      	bne.n	80104de <_strtol_l.isra.0+0x22>
 80104ec:	2c2d      	cmp	r4, #45	@ 0x2d
 80104ee:	d110      	bne.n	8010512 <_strtol_l.isra.0+0x56>
 80104f0:	782c      	ldrb	r4, [r5, #0]
 80104f2:	2601      	movs	r6, #1
 80104f4:	1c95      	adds	r5, r2, #2
 80104f6:	f033 0210 	bics.w	r2, r3, #16
 80104fa:	d115      	bne.n	8010528 <_strtol_l.isra.0+0x6c>
 80104fc:	2c30      	cmp	r4, #48	@ 0x30
 80104fe:	d10d      	bne.n	801051c <_strtol_l.isra.0+0x60>
 8010500:	782a      	ldrb	r2, [r5, #0]
 8010502:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8010506:	2a58      	cmp	r2, #88	@ 0x58
 8010508:	d108      	bne.n	801051c <_strtol_l.isra.0+0x60>
 801050a:	786c      	ldrb	r4, [r5, #1]
 801050c:	3502      	adds	r5, #2
 801050e:	2310      	movs	r3, #16
 8010510:	e00a      	b.n	8010528 <_strtol_l.isra.0+0x6c>
 8010512:	2c2b      	cmp	r4, #43	@ 0x2b
 8010514:	bf04      	itt	eq
 8010516:	782c      	ldrbeq	r4, [r5, #0]
 8010518:	1c95      	addeq	r5, r2, #2
 801051a:	e7ec      	b.n	80104f6 <_strtol_l.isra.0+0x3a>
 801051c:	2b00      	cmp	r3, #0
 801051e:	d1f6      	bne.n	801050e <_strtol_l.isra.0+0x52>
 8010520:	2c30      	cmp	r4, #48	@ 0x30
 8010522:	bf14      	ite	ne
 8010524:	230a      	movne	r3, #10
 8010526:	2308      	moveq	r3, #8
 8010528:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801052c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8010530:	2200      	movs	r2, #0
 8010532:	fbbc f9f3 	udiv	r9, ip, r3
 8010536:	4610      	mov	r0, r2
 8010538:	fb03 ca19 	mls	sl, r3, r9, ip
 801053c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8010540:	2f09      	cmp	r7, #9
 8010542:	d80f      	bhi.n	8010564 <_strtol_l.isra.0+0xa8>
 8010544:	463c      	mov	r4, r7
 8010546:	42a3      	cmp	r3, r4
 8010548:	dd1b      	ble.n	8010582 <_strtol_l.isra.0+0xc6>
 801054a:	1c57      	adds	r7, r2, #1
 801054c:	d007      	beq.n	801055e <_strtol_l.isra.0+0xa2>
 801054e:	4581      	cmp	r9, r0
 8010550:	d314      	bcc.n	801057c <_strtol_l.isra.0+0xc0>
 8010552:	d101      	bne.n	8010558 <_strtol_l.isra.0+0x9c>
 8010554:	45a2      	cmp	sl, r4
 8010556:	db11      	blt.n	801057c <_strtol_l.isra.0+0xc0>
 8010558:	fb00 4003 	mla	r0, r0, r3, r4
 801055c:	2201      	movs	r2, #1
 801055e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010562:	e7eb      	b.n	801053c <_strtol_l.isra.0+0x80>
 8010564:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8010568:	2f19      	cmp	r7, #25
 801056a:	d801      	bhi.n	8010570 <_strtol_l.isra.0+0xb4>
 801056c:	3c37      	subs	r4, #55	@ 0x37
 801056e:	e7ea      	b.n	8010546 <_strtol_l.isra.0+0x8a>
 8010570:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8010574:	2f19      	cmp	r7, #25
 8010576:	d804      	bhi.n	8010582 <_strtol_l.isra.0+0xc6>
 8010578:	3c57      	subs	r4, #87	@ 0x57
 801057a:	e7e4      	b.n	8010546 <_strtol_l.isra.0+0x8a>
 801057c:	f04f 32ff 	mov.w	r2, #4294967295
 8010580:	e7ed      	b.n	801055e <_strtol_l.isra.0+0xa2>
 8010582:	1c53      	adds	r3, r2, #1
 8010584:	d108      	bne.n	8010598 <_strtol_l.isra.0+0xdc>
 8010586:	2322      	movs	r3, #34	@ 0x22
 8010588:	f8ce 3000 	str.w	r3, [lr]
 801058c:	4660      	mov	r0, ip
 801058e:	f1b8 0f00 	cmp.w	r8, #0
 8010592:	d0a0      	beq.n	80104d6 <_strtol_l.isra.0+0x1a>
 8010594:	1e69      	subs	r1, r5, #1
 8010596:	e006      	b.n	80105a6 <_strtol_l.isra.0+0xea>
 8010598:	b106      	cbz	r6, 801059c <_strtol_l.isra.0+0xe0>
 801059a:	4240      	negs	r0, r0
 801059c:	f1b8 0f00 	cmp.w	r8, #0
 80105a0:	d099      	beq.n	80104d6 <_strtol_l.isra.0+0x1a>
 80105a2:	2a00      	cmp	r2, #0
 80105a4:	d1f6      	bne.n	8010594 <_strtol_l.isra.0+0xd8>
 80105a6:	f8c8 1000 	str.w	r1, [r8]
 80105aa:	e794      	b.n	80104d6 <_strtol_l.isra.0+0x1a>
 80105ac:	08011cd1 	.word	0x08011cd1

080105b0 <_strtol_r>:
 80105b0:	f7ff bf84 	b.w	80104bc <_strtol_l.isra.0>

080105b4 <__ssputs_r>:
 80105b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80105b8:	688e      	ldr	r6, [r1, #8]
 80105ba:	461f      	mov	r7, r3
 80105bc:	42be      	cmp	r6, r7
 80105be:	680b      	ldr	r3, [r1, #0]
 80105c0:	4682      	mov	sl, r0
 80105c2:	460c      	mov	r4, r1
 80105c4:	4690      	mov	r8, r2
 80105c6:	d82d      	bhi.n	8010624 <__ssputs_r+0x70>
 80105c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80105cc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80105d0:	d026      	beq.n	8010620 <__ssputs_r+0x6c>
 80105d2:	6965      	ldr	r5, [r4, #20]
 80105d4:	6909      	ldr	r1, [r1, #16]
 80105d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80105da:	eba3 0901 	sub.w	r9, r3, r1
 80105de:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80105e2:	1c7b      	adds	r3, r7, #1
 80105e4:	444b      	add	r3, r9
 80105e6:	106d      	asrs	r5, r5, #1
 80105e8:	429d      	cmp	r5, r3
 80105ea:	bf38      	it	cc
 80105ec:	461d      	movcc	r5, r3
 80105ee:	0553      	lsls	r3, r2, #21
 80105f0:	d527      	bpl.n	8010642 <__ssputs_r+0x8e>
 80105f2:	4629      	mov	r1, r5
 80105f4:	f7fe fc24 	bl	800ee40 <_malloc_r>
 80105f8:	4606      	mov	r6, r0
 80105fa:	b360      	cbz	r0, 8010656 <__ssputs_r+0xa2>
 80105fc:	6921      	ldr	r1, [r4, #16]
 80105fe:	464a      	mov	r2, r9
 8010600:	f7fd fd1f 	bl	800e042 <memcpy>
 8010604:	89a3      	ldrh	r3, [r4, #12]
 8010606:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801060a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801060e:	81a3      	strh	r3, [r4, #12]
 8010610:	6126      	str	r6, [r4, #16]
 8010612:	6165      	str	r5, [r4, #20]
 8010614:	444e      	add	r6, r9
 8010616:	eba5 0509 	sub.w	r5, r5, r9
 801061a:	6026      	str	r6, [r4, #0]
 801061c:	60a5      	str	r5, [r4, #8]
 801061e:	463e      	mov	r6, r7
 8010620:	42be      	cmp	r6, r7
 8010622:	d900      	bls.n	8010626 <__ssputs_r+0x72>
 8010624:	463e      	mov	r6, r7
 8010626:	6820      	ldr	r0, [r4, #0]
 8010628:	4632      	mov	r2, r6
 801062a:	4641      	mov	r1, r8
 801062c:	f000 f9d8 	bl	80109e0 <memmove>
 8010630:	68a3      	ldr	r3, [r4, #8]
 8010632:	1b9b      	subs	r3, r3, r6
 8010634:	60a3      	str	r3, [r4, #8]
 8010636:	6823      	ldr	r3, [r4, #0]
 8010638:	4433      	add	r3, r6
 801063a:	6023      	str	r3, [r4, #0]
 801063c:	2000      	movs	r0, #0
 801063e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010642:	462a      	mov	r2, r5
 8010644:	f000 fd75 	bl	8011132 <_realloc_r>
 8010648:	4606      	mov	r6, r0
 801064a:	2800      	cmp	r0, #0
 801064c:	d1e0      	bne.n	8010610 <__ssputs_r+0x5c>
 801064e:	6921      	ldr	r1, [r4, #16]
 8010650:	4650      	mov	r0, sl
 8010652:	f7fe fb81 	bl	800ed58 <_free_r>
 8010656:	230c      	movs	r3, #12
 8010658:	f8ca 3000 	str.w	r3, [sl]
 801065c:	89a3      	ldrh	r3, [r4, #12]
 801065e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010662:	81a3      	strh	r3, [r4, #12]
 8010664:	f04f 30ff 	mov.w	r0, #4294967295
 8010668:	e7e9      	b.n	801063e <__ssputs_r+0x8a>
	...

0801066c <_svfiprintf_r>:
 801066c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010670:	4698      	mov	r8, r3
 8010672:	898b      	ldrh	r3, [r1, #12]
 8010674:	061b      	lsls	r3, r3, #24
 8010676:	b09d      	sub	sp, #116	@ 0x74
 8010678:	4607      	mov	r7, r0
 801067a:	460d      	mov	r5, r1
 801067c:	4614      	mov	r4, r2
 801067e:	d510      	bpl.n	80106a2 <_svfiprintf_r+0x36>
 8010680:	690b      	ldr	r3, [r1, #16]
 8010682:	b973      	cbnz	r3, 80106a2 <_svfiprintf_r+0x36>
 8010684:	2140      	movs	r1, #64	@ 0x40
 8010686:	f7fe fbdb 	bl	800ee40 <_malloc_r>
 801068a:	6028      	str	r0, [r5, #0]
 801068c:	6128      	str	r0, [r5, #16]
 801068e:	b930      	cbnz	r0, 801069e <_svfiprintf_r+0x32>
 8010690:	230c      	movs	r3, #12
 8010692:	603b      	str	r3, [r7, #0]
 8010694:	f04f 30ff 	mov.w	r0, #4294967295
 8010698:	b01d      	add	sp, #116	@ 0x74
 801069a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801069e:	2340      	movs	r3, #64	@ 0x40
 80106a0:	616b      	str	r3, [r5, #20]
 80106a2:	2300      	movs	r3, #0
 80106a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80106a6:	2320      	movs	r3, #32
 80106a8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80106ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80106b0:	2330      	movs	r3, #48	@ 0x30
 80106b2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010850 <_svfiprintf_r+0x1e4>
 80106b6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80106ba:	f04f 0901 	mov.w	r9, #1
 80106be:	4623      	mov	r3, r4
 80106c0:	469a      	mov	sl, r3
 80106c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80106c6:	b10a      	cbz	r2, 80106cc <_svfiprintf_r+0x60>
 80106c8:	2a25      	cmp	r2, #37	@ 0x25
 80106ca:	d1f9      	bne.n	80106c0 <_svfiprintf_r+0x54>
 80106cc:	ebba 0b04 	subs.w	fp, sl, r4
 80106d0:	d00b      	beq.n	80106ea <_svfiprintf_r+0x7e>
 80106d2:	465b      	mov	r3, fp
 80106d4:	4622      	mov	r2, r4
 80106d6:	4629      	mov	r1, r5
 80106d8:	4638      	mov	r0, r7
 80106da:	f7ff ff6b 	bl	80105b4 <__ssputs_r>
 80106de:	3001      	adds	r0, #1
 80106e0:	f000 80a7 	beq.w	8010832 <_svfiprintf_r+0x1c6>
 80106e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80106e6:	445a      	add	r2, fp
 80106e8:	9209      	str	r2, [sp, #36]	@ 0x24
 80106ea:	f89a 3000 	ldrb.w	r3, [sl]
 80106ee:	2b00      	cmp	r3, #0
 80106f0:	f000 809f 	beq.w	8010832 <_svfiprintf_r+0x1c6>
 80106f4:	2300      	movs	r3, #0
 80106f6:	f04f 32ff 	mov.w	r2, #4294967295
 80106fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80106fe:	f10a 0a01 	add.w	sl, sl, #1
 8010702:	9304      	str	r3, [sp, #16]
 8010704:	9307      	str	r3, [sp, #28]
 8010706:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801070a:	931a      	str	r3, [sp, #104]	@ 0x68
 801070c:	4654      	mov	r4, sl
 801070e:	2205      	movs	r2, #5
 8010710:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010714:	484e      	ldr	r0, [pc, #312]	@ (8010850 <_svfiprintf_r+0x1e4>)
 8010716:	f7ef fd5b 	bl	80001d0 <memchr>
 801071a:	9a04      	ldr	r2, [sp, #16]
 801071c:	b9d8      	cbnz	r0, 8010756 <_svfiprintf_r+0xea>
 801071e:	06d0      	lsls	r0, r2, #27
 8010720:	bf44      	itt	mi
 8010722:	2320      	movmi	r3, #32
 8010724:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010728:	0711      	lsls	r1, r2, #28
 801072a:	bf44      	itt	mi
 801072c:	232b      	movmi	r3, #43	@ 0x2b
 801072e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010732:	f89a 3000 	ldrb.w	r3, [sl]
 8010736:	2b2a      	cmp	r3, #42	@ 0x2a
 8010738:	d015      	beq.n	8010766 <_svfiprintf_r+0xfa>
 801073a:	9a07      	ldr	r2, [sp, #28]
 801073c:	4654      	mov	r4, sl
 801073e:	2000      	movs	r0, #0
 8010740:	f04f 0c0a 	mov.w	ip, #10
 8010744:	4621      	mov	r1, r4
 8010746:	f811 3b01 	ldrb.w	r3, [r1], #1
 801074a:	3b30      	subs	r3, #48	@ 0x30
 801074c:	2b09      	cmp	r3, #9
 801074e:	d94b      	bls.n	80107e8 <_svfiprintf_r+0x17c>
 8010750:	b1b0      	cbz	r0, 8010780 <_svfiprintf_r+0x114>
 8010752:	9207      	str	r2, [sp, #28]
 8010754:	e014      	b.n	8010780 <_svfiprintf_r+0x114>
 8010756:	eba0 0308 	sub.w	r3, r0, r8
 801075a:	fa09 f303 	lsl.w	r3, r9, r3
 801075e:	4313      	orrs	r3, r2
 8010760:	9304      	str	r3, [sp, #16]
 8010762:	46a2      	mov	sl, r4
 8010764:	e7d2      	b.n	801070c <_svfiprintf_r+0xa0>
 8010766:	9b03      	ldr	r3, [sp, #12]
 8010768:	1d19      	adds	r1, r3, #4
 801076a:	681b      	ldr	r3, [r3, #0]
 801076c:	9103      	str	r1, [sp, #12]
 801076e:	2b00      	cmp	r3, #0
 8010770:	bfbb      	ittet	lt
 8010772:	425b      	neglt	r3, r3
 8010774:	f042 0202 	orrlt.w	r2, r2, #2
 8010778:	9307      	strge	r3, [sp, #28]
 801077a:	9307      	strlt	r3, [sp, #28]
 801077c:	bfb8      	it	lt
 801077e:	9204      	strlt	r2, [sp, #16]
 8010780:	7823      	ldrb	r3, [r4, #0]
 8010782:	2b2e      	cmp	r3, #46	@ 0x2e
 8010784:	d10a      	bne.n	801079c <_svfiprintf_r+0x130>
 8010786:	7863      	ldrb	r3, [r4, #1]
 8010788:	2b2a      	cmp	r3, #42	@ 0x2a
 801078a:	d132      	bne.n	80107f2 <_svfiprintf_r+0x186>
 801078c:	9b03      	ldr	r3, [sp, #12]
 801078e:	1d1a      	adds	r2, r3, #4
 8010790:	681b      	ldr	r3, [r3, #0]
 8010792:	9203      	str	r2, [sp, #12]
 8010794:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010798:	3402      	adds	r4, #2
 801079a:	9305      	str	r3, [sp, #20]
 801079c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010860 <_svfiprintf_r+0x1f4>
 80107a0:	7821      	ldrb	r1, [r4, #0]
 80107a2:	2203      	movs	r2, #3
 80107a4:	4650      	mov	r0, sl
 80107a6:	f7ef fd13 	bl	80001d0 <memchr>
 80107aa:	b138      	cbz	r0, 80107bc <_svfiprintf_r+0x150>
 80107ac:	9b04      	ldr	r3, [sp, #16]
 80107ae:	eba0 000a 	sub.w	r0, r0, sl
 80107b2:	2240      	movs	r2, #64	@ 0x40
 80107b4:	4082      	lsls	r2, r0
 80107b6:	4313      	orrs	r3, r2
 80107b8:	3401      	adds	r4, #1
 80107ba:	9304      	str	r3, [sp, #16]
 80107bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80107c0:	4824      	ldr	r0, [pc, #144]	@ (8010854 <_svfiprintf_r+0x1e8>)
 80107c2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80107c6:	2206      	movs	r2, #6
 80107c8:	f7ef fd02 	bl	80001d0 <memchr>
 80107cc:	2800      	cmp	r0, #0
 80107ce:	d036      	beq.n	801083e <_svfiprintf_r+0x1d2>
 80107d0:	4b21      	ldr	r3, [pc, #132]	@ (8010858 <_svfiprintf_r+0x1ec>)
 80107d2:	bb1b      	cbnz	r3, 801081c <_svfiprintf_r+0x1b0>
 80107d4:	9b03      	ldr	r3, [sp, #12]
 80107d6:	3307      	adds	r3, #7
 80107d8:	f023 0307 	bic.w	r3, r3, #7
 80107dc:	3308      	adds	r3, #8
 80107de:	9303      	str	r3, [sp, #12]
 80107e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80107e2:	4433      	add	r3, r6
 80107e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80107e6:	e76a      	b.n	80106be <_svfiprintf_r+0x52>
 80107e8:	fb0c 3202 	mla	r2, ip, r2, r3
 80107ec:	460c      	mov	r4, r1
 80107ee:	2001      	movs	r0, #1
 80107f0:	e7a8      	b.n	8010744 <_svfiprintf_r+0xd8>
 80107f2:	2300      	movs	r3, #0
 80107f4:	3401      	adds	r4, #1
 80107f6:	9305      	str	r3, [sp, #20]
 80107f8:	4619      	mov	r1, r3
 80107fa:	f04f 0c0a 	mov.w	ip, #10
 80107fe:	4620      	mov	r0, r4
 8010800:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010804:	3a30      	subs	r2, #48	@ 0x30
 8010806:	2a09      	cmp	r2, #9
 8010808:	d903      	bls.n	8010812 <_svfiprintf_r+0x1a6>
 801080a:	2b00      	cmp	r3, #0
 801080c:	d0c6      	beq.n	801079c <_svfiprintf_r+0x130>
 801080e:	9105      	str	r1, [sp, #20]
 8010810:	e7c4      	b.n	801079c <_svfiprintf_r+0x130>
 8010812:	fb0c 2101 	mla	r1, ip, r1, r2
 8010816:	4604      	mov	r4, r0
 8010818:	2301      	movs	r3, #1
 801081a:	e7f0      	b.n	80107fe <_svfiprintf_r+0x192>
 801081c:	ab03      	add	r3, sp, #12
 801081e:	9300      	str	r3, [sp, #0]
 8010820:	462a      	mov	r2, r5
 8010822:	4b0e      	ldr	r3, [pc, #56]	@ (801085c <_svfiprintf_r+0x1f0>)
 8010824:	a904      	add	r1, sp, #16
 8010826:	4638      	mov	r0, r7
 8010828:	f7fc fc6a 	bl	800d100 <_printf_float>
 801082c:	1c42      	adds	r2, r0, #1
 801082e:	4606      	mov	r6, r0
 8010830:	d1d6      	bne.n	80107e0 <_svfiprintf_r+0x174>
 8010832:	89ab      	ldrh	r3, [r5, #12]
 8010834:	065b      	lsls	r3, r3, #25
 8010836:	f53f af2d 	bmi.w	8010694 <_svfiprintf_r+0x28>
 801083a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801083c:	e72c      	b.n	8010698 <_svfiprintf_r+0x2c>
 801083e:	ab03      	add	r3, sp, #12
 8010840:	9300      	str	r3, [sp, #0]
 8010842:	462a      	mov	r2, r5
 8010844:	4b05      	ldr	r3, [pc, #20]	@ (801085c <_svfiprintf_r+0x1f0>)
 8010846:	a904      	add	r1, sp, #16
 8010848:	4638      	mov	r0, r7
 801084a:	f7fc fef1 	bl	800d630 <_printf_i>
 801084e:	e7ed      	b.n	801082c <_svfiprintf_r+0x1c0>
 8010850:	08011b05 	.word	0x08011b05
 8010854:	08011b0f 	.word	0x08011b0f
 8010858:	0800d101 	.word	0x0800d101
 801085c:	080105b5 	.word	0x080105b5
 8010860:	08011b0b 	.word	0x08011b0b

08010864 <__sflush_r>:
 8010864:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010868:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801086c:	0716      	lsls	r6, r2, #28
 801086e:	4605      	mov	r5, r0
 8010870:	460c      	mov	r4, r1
 8010872:	d454      	bmi.n	801091e <__sflush_r+0xba>
 8010874:	684b      	ldr	r3, [r1, #4]
 8010876:	2b00      	cmp	r3, #0
 8010878:	dc02      	bgt.n	8010880 <__sflush_r+0x1c>
 801087a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801087c:	2b00      	cmp	r3, #0
 801087e:	dd48      	ble.n	8010912 <__sflush_r+0xae>
 8010880:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010882:	2e00      	cmp	r6, #0
 8010884:	d045      	beq.n	8010912 <__sflush_r+0xae>
 8010886:	2300      	movs	r3, #0
 8010888:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801088c:	682f      	ldr	r7, [r5, #0]
 801088e:	6a21      	ldr	r1, [r4, #32]
 8010890:	602b      	str	r3, [r5, #0]
 8010892:	d030      	beq.n	80108f6 <__sflush_r+0x92>
 8010894:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010896:	89a3      	ldrh	r3, [r4, #12]
 8010898:	0759      	lsls	r1, r3, #29
 801089a:	d505      	bpl.n	80108a8 <__sflush_r+0x44>
 801089c:	6863      	ldr	r3, [r4, #4]
 801089e:	1ad2      	subs	r2, r2, r3
 80108a0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80108a2:	b10b      	cbz	r3, 80108a8 <__sflush_r+0x44>
 80108a4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80108a6:	1ad2      	subs	r2, r2, r3
 80108a8:	2300      	movs	r3, #0
 80108aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80108ac:	6a21      	ldr	r1, [r4, #32]
 80108ae:	4628      	mov	r0, r5
 80108b0:	47b0      	blx	r6
 80108b2:	1c43      	adds	r3, r0, #1
 80108b4:	89a3      	ldrh	r3, [r4, #12]
 80108b6:	d106      	bne.n	80108c6 <__sflush_r+0x62>
 80108b8:	6829      	ldr	r1, [r5, #0]
 80108ba:	291d      	cmp	r1, #29
 80108bc:	d82b      	bhi.n	8010916 <__sflush_r+0xb2>
 80108be:	4a2a      	ldr	r2, [pc, #168]	@ (8010968 <__sflush_r+0x104>)
 80108c0:	40ca      	lsrs	r2, r1
 80108c2:	07d6      	lsls	r6, r2, #31
 80108c4:	d527      	bpl.n	8010916 <__sflush_r+0xb2>
 80108c6:	2200      	movs	r2, #0
 80108c8:	6062      	str	r2, [r4, #4]
 80108ca:	04d9      	lsls	r1, r3, #19
 80108cc:	6922      	ldr	r2, [r4, #16]
 80108ce:	6022      	str	r2, [r4, #0]
 80108d0:	d504      	bpl.n	80108dc <__sflush_r+0x78>
 80108d2:	1c42      	adds	r2, r0, #1
 80108d4:	d101      	bne.n	80108da <__sflush_r+0x76>
 80108d6:	682b      	ldr	r3, [r5, #0]
 80108d8:	b903      	cbnz	r3, 80108dc <__sflush_r+0x78>
 80108da:	6560      	str	r0, [r4, #84]	@ 0x54
 80108dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80108de:	602f      	str	r7, [r5, #0]
 80108e0:	b1b9      	cbz	r1, 8010912 <__sflush_r+0xae>
 80108e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80108e6:	4299      	cmp	r1, r3
 80108e8:	d002      	beq.n	80108f0 <__sflush_r+0x8c>
 80108ea:	4628      	mov	r0, r5
 80108ec:	f7fe fa34 	bl	800ed58 <_free_r>
 80108f0:	2300      	movs	r3, #0
 80108f2:	6363      	str	r3, [r4, #52]	@ 0x34
 80108f4:	e00d      	b.n	8010912 <__sflush_r+0xae>
 80108f6:	2301      	movs	r3, #1
 80108f8:	4628      	mov	r0, r5
 80108fa:	47b0      	blx	r6
 80108fc:	4602      	mov	r2, r0
 80108fe:	1c50      	adds	r0, r2, #1
 8010900:	d1c9      	bne.n	8010896 <__sflush_r+0x32>
 8010902:	682b      	ldr	r3, [r5, #0]
 8010904:	2b00      	cmp	r3, #0
 8010906:	d0c6      	beq.n	8010896 <__sflush_r+0x32>
 8010908:	2b1d      	cmp	r3, #29
 801090a:	d001      	beq.n	8010910 <__sflush_r+0xac>
 801090c:	2b16      	cmp	r3, #22
 801090e:	d11e      	bne.n	801094e <__sflush_r+0xea>
 8010910:	602f      	str	r7, [r5, #0]
 8010912:	2000      	movs	r0, #0
 8010914:	e022      	b.n	801095c <__sflush_r+0xf8>
 8010916:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801091a:	b21b      	sxth	r3, r3
 801091c:	e01b      	b.n	8010956 <__sflush_r+0xf2>
 801091e:	690f      	ldr	r7, [r1, #16]
 8010920:	2f00      	cmp	r7, #0
 8010922:	d0f6      	beq.n	8010912 <__sflush_r+0xae>
 8010924:	0793      	lsls	r3, r2, #30
 8010926:	680e      	ldr	r6, [r1, #0]
 8010928:	bf08      	it	eq
 801092a:	694b      	ldreq	r3, [r1, #20]
 801092c:	600f      	str	r7, [r1, #0]
 801092e:	bf18      	it	ne
 8010930:	2300      	movne	r3, #0
 8010932:	eba6 0807 	sub.w	r8, r6, r7
 8010936:	608b      	str	r3, [r1, #8]
 8010938:	f1b8 0f00 	cmp.w	r8, #0
 801093c:	dde9      	ble.n	8010912 <__sflush_r+0xae>
 801093e:	6a21      	ldr	r1, [r4, #32]
 8010940:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010942:	4643      	mov	r3, r8
 8010944:	463a      	mov	r2, r7
 8010946:	4628      	mov	r0, r5
 8010948:	47b0      	blx	r6
 801094a:	2800      	cmp	r0, #0
 801094c:	dc08      	bgt.n	8010960 <__sflush_r+0xfc>
 801094e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010952:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010956:	81a3      	strh	r3, [r4, #12]
 8010958:	f04f 30ff 	mov.w	r0, #4294967295
 801095c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010960:	4407      	add	r7, r0
 8010962:	eba8 0800 	sub.w	r8, r8, r0
 8010966:	e7e7      	b.n	8010938 <__sflush_r+0xd4>
 8010968:	20400001 	.word	0x20400001

0801096c <_fflush_r>:
 801096c:	b538      	push	{r3, r4, r5, lr}
 801096e:	690b      	ldr	r3, [r1, #16]
 8010970:	4605      	mov	r5, r0
 8010972:	460c      	mov	r4, r1
 8010974:	b913      	cbnz	r3, 801097c <_fflush_r+0x10>
 8010976:	2500      	movs	r5, #0
 8010978:	4628      	mov	r0, r5
 801097a:	bd38      	pop	{r3, r4, r5, pc}
 801097c:	b118      	cbz	r0, 8010986 <_fflush_r+0x1a>
 801097e:	6a03      	ldr	r3, [r0, #32]
 8010980:	b90b      	cbnz	r3, 8010986 <_fflush_r+0x1a>
 8010982:	f7fd fa0d 	bl	800dda0 <__sinit>
 8010986:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801098a:	2b00      	cmp	r3, #0
 801098c:	d0f3      	beq.n	8010976 <_fflush_r+0xa>
 801098e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010990:	07d0      	lsls	r0, r2, #31
 8010992:	d404      	bmi.n	801099e <_fflush_r+0x32>
 8010994:	0599      	lsls	r1, r3, #22
 8010996:	d402      	bmi.n	801099e <_fflush_r+0x32>
 8010998:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801099a:	f7fd fb50 	bl	800e03e <__retarget_lock_acquire_recursive>
 801099e:	4628      	mov	r0, r5
 80109a0:	4621      	mov	r1, r4
 80109a2:	f7ff ff5f 	bl	8010864 <__sflush_r>
 80109a6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80109a8:	07da      	lsls	r2, r3, #31
 80109aa:	4605      	mov	r5, r0
 80109ac:	d4e4      	bmi.n	8010978 <_fflush_r+0xc>
 80109ae:	89a3      	ldrh	r3, [r4, #12]
 80109b0:	059b      	lsls	r3, r3, #22
 80109b2:	d4e1      	bmi.n	8010978 <_fflush_r+0xc>
 80109b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80109b6:	f7fd fb43 	bl	800e040 <__retarget_lock_release_recursive>
 80109ba:	e7dd      	b.n	8010978 <_fflush_r+0xc>

080109bc <fiprintf>:
 80109bc:	b40e      	push	{r1, r2, r3}
 80109be:	b503      	push	{r0, r1, lr}
 80109c0:	4601      	mov	r1, r0
 80109c2:	ab03      	add	r3, sp, #12
 80109c4:	4805      	ldr	r0, [pc, #20]	@ (80109dc <fiprintf+0x20>)
 80109c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80109ca:	6800      	ldr	r0, [r0, #0]
 80109cc:	9301      	str	r3, [sp, #4]
 80109ce:	f000 fc15 	bl	80111fc <_vfiprintf_r>
 80109d2:	b002      	add	sp, #8
 80109d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80109d8:	b003      	add	sp, #12
 80109da:	4770      	bx	lr
 80109dc:	20000058 	.word	0x20000058

080109e0 <memmove>:
 80109e0:	4288      	cmp	r0, r1
 80109e2:	b510      	push	{r4, lr}
 80109e4:	eb01 0402 	add.w	r4, r1, r2
 80109e8:	d902      	bls.n	80109f0 <memmove+0x10>
 80109ea:	4284      	cmp	r4, r0
 80109ec:	4623      	mov	r3, r4
 80109ee:	d807      	bhi.n	8010a00 <memmove+0x20>
 80109f0:	1e43      	subs	r3, r0, #1
 80109f2:	42a1      	cmp	r1, r4
 80109f4:	d008      	beq.n	8010a08 <memmove+0x28>
 80109f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80109fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80109fe:	e7f8      	b.n	80109f2 <memmove+0x12>
 8010a00:	4402      	add	r2, r0
 8010a02:	4601      	mov	r1, r0
 8010a04:	428a      	cmp	r2, r1
 8010a06:	d100      	bne.n	8010a0a <memmove+0x2a>
 8010a08:	bd10      	pop	{r4, pc}
 8010a0a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010a0e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010a12:	e7f7      	b.n	8010a04 <memmove+0x24>

08010a14 <strncmp>:
 8010a14:	b510      	push	{r4, lr}
 8010a16:	b16a      	cbz	r2, 8010a34 <strncmp+0x20>
 8010a18:	3901      	subs	r1, #1
 8010a1a:	1884      	adds	r4, r0, r2
 8010a1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010a20:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8010a24:	429a      	cmp	r2, r3
 8010a26:	d103      	bne.n	8010a30 <strncmp+0x1c>
 8010a28:	42a0      	cmp	r0, r4
 8010a2a:	d001      	beq.n	8010a30 <strncmp+0x1c>
 8010a2c:	2a00      	cmp	r2, #0
 8010a2e:	d1f5      	bne.n	8010a1c <strncmp+0x8>
 8010a30:	1ad0      	subs	r0, r2, r3
 8010a32:	bd10      	pop	{r4, pc}
 8010a34:	4610      	mov	r0, r2
 8010a36:	e7fc      	b.n	8010a32 <strncmp+0x1e>

08010a38 <_sbrk_r>:
 8010a38:	b538      	push	{r3, r4, r5, lr}
 8010a3a:	4d06      	ldr	r5, [pc, #24]	@ (8010a54 <_sbrk_r+0x1c>)
 8010a3c:	2300      	movs	r3, #0
 8010a3e:	4604      	mov	r4, r0
 8010a40:	4608      	mov	r0, r1
 8010a42:	602b      	str	r3, [r5, #0]
 8010a44:	f7f2 ffe6 	bl	8003a14 <_sbrk>
 8010a48:	1c43      	adds	r3, r0, #1
 8010a4a:	d102      	bne.n	8010a52 <_sbrk_r+0x1a>
 8010a4c:	682b      	ldr	r3, [r5, #0]
 8010a4e:	b103      	cbz	r3, 8010a52 <_sbrk_r+0x1a>
 8010a50:	6023      	str	r3, [r4, #0]
 8010a52:	bd38      	pop	{r3, r4, r5, pc}
 8010a54:	200030fc 	.word	0x200030fc

08010a58 <nan>:
 8010a58:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010a60 <nan+0x8>
 8010a5c:	4770      	bx	lr
 8010a5e:	bf00      	nop
 8010a60:	00000000 	.word	0x00000000
 8010a64:	7ff80000 	.word	0x7ff80000

08010a68 <abort>:
 8010a68:	b508      	push	{r3, lr}
 8010a6a:	2006      	movs	r0, #6
 8010a6c:	f000 fd9a 	bl	80115a4 <raise>
 8010a70:	2001      	movs	r0, #1
 8010a72:	f7f2 ff57 	bl	8003924 <_exit>

08010a76 <_calloc_r>:
 8010a76:	b570      	push	{r4, r5, r6, lr}
 8010a78:	fba1 5402 	umull	r5, r4, r1, r2
 8010a7c:	b934      	cbnz	r4, 8010a8c <_calloc_r+0x16>
 8010a7e:	4629      	mov	r1, r5
 8010a80:	f7fe f9de 	bl	800ee40 <_malloc_r>
 8010a84:	4606      	mov	r6, r0
 8010a86:	b928      	cbnz	r0, 8010a94 <_calloc_r+0x1e>
 8010a88:	4630      	mov	r0, r6
 8010a8a:	bd70      	pop	{r4, r5, r6, pc}
 8010a8c:	220c      	movs	r2, #12
 8010a8e:	6002      	str	r2, [r0, #0]
 8010a90:	2600      	movs	r6, #0
 8010a92:	e7f9      	b.n	8010a88 <_calloc_r+0x12>
 8010a94:	462a      	mov	r2, r5
 8010a96:	4621      	mov	r1, r4
 8010a98:	f7fd fa53 	bl	800df42 <memset>
 8010a9c:	e7f4      	b.n	8010a88 <_calloc_r+0x12>

08010a9e <rshift>:
 8010a9e:	6903      	ldr	r3, [r0, #16]
 8010aa0:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8010aa4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010aa8:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010aac:	f100 0414 	add.w	r4, r0, #20
 8010ab0:	dd45      	ble.n	8010b3e <rshift+0xa0>
 8010ab2:	f011 011f 	ands.w	r1, r1, #31
 8010ab6:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010aba:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010abe:	d10c      	bne.n	8010ada <rshift+0x3c>
 8010ac0:	f100 0710 	add.w	r7, r0, #16
 8010ac4:	4629      	mov	r1, r5
 8010ac6:	42b1      	cmp	r1, r6
 8010ac8:	d334      	bcc.n	8010b34 <rshift+0x96>
 8010aca:	1a9b      	subs	r3, r3, r2
 8010acc:	009b      	lsls	r3, r3, #2
 8010ace:	1eea      	subs	r2, r5, #3
 8010ad0:	4296      	cmp	r6, r2
 8010ad2:	bf38      	it	cc
 8010ad4:	2300      	movcc	r3, #0
 8010ad6:	4423      	add	r3, r4
 8010ad8:	e015      	b.n	8010b06 <rshift+0x68>
 8010ada:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010ade:	f1c1 0820 	rsb	r8, r1, #32
 8010ae2:	40cf      	lsrs	r7, r1
 8010ae4:	f105 0e04 	add.w	lr, r5, #4
 8010ae8:	46a1      	mov	r9, r4
 8010aea:	4576      	cmp	r6, lr
 8010aec:	46f4      	mov	ip, lr
 8010aee:	d815      	bhi.n	8010b1c <rshift+0x7e>
 8010af0:	1a9a      	subs	r2, r3, r2
 8010af2:	0092      	lsls	r2, r2, #2
 8010af4:	3a04      	subs	r2, #4
 8010af6:	3501      	adds	r5, #1
 8010af8:	42ae      	cmp	r6, r5
 8010afa:	bf38      	it	cc
 8010afc:	2200      	movcc	r2, #0
 8010afe:	18a3      	adds	r3, r4, r2
 8010b00:	50a7      	str	r7, [r4, r2]
 8010b02:	b107      	cbz	r7, 8010b06 <rshift+0x68>
 8010b04:	3304      	adds	r3, #4
 8010b06:	1b1a      	subs	r2, r3, r4
 8010b08:	42a3      	cmp	r3, r4
 8010b0a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010b0e:	bf08      	it	eq
 8010b10:	2300      	moveq	r3, #0
 8010b12:	6102      	str	r2, [r0, #16]
 8010b14:	bf08      	it	eq
 8010b16:	6143      	streq	r3, [r0, #20]
 8010b18:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010b1c:	f8dc c000 	ldr.w	ip, [ip]
 8010b20:	fa0c fc08 	lsl.w	ip, ip, r8
 8010b24:	ea4c 0707 	orr.w	r7, ip, r7
 8010b28:	f849 7b04 	str.w	r7, [r9], #4
 8010b2c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010b30:	40cf      	lsrs	r7, r1
 8010b32:	e7da      	b.n	8010aea <rshift+0x4c>
 8010b34:	f851 cb04 	ldr.w	ip, [r1], #4
 8010b38:	f847 cf04 	str.w	ip, [r7, #4]!
 8010b3c:	e7c3      	b.n	8010ac6 <rshift+0x28>
 8010b3e:	4623      	mov	r3, r4
 8010b40:	e7e1      	b.n	8010b06 <rshift+0x68>

08010b42 <__hexdig_fun>:
 8010b42:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8010b46:	2b09      	cmp	r3, #9
 8010b48:	d802      	bhi.n	8010b50 <__hexdig_fun+0xe>
 8010b4a:	3820      	subs	r0, #32
 8010b4c:	b2c0      	uxtb	r0, r0
 8010b4e:	4770      	bx	lr
 8010b50:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8010b54:	2b05      	cmp	r3, #5
 8010b56:	d801      	bhi.n	8010b5c <__hexdig_fun+0x1a>
 8010b58:	3847      	subs	r0, #71	@ 0x47
 8010b5a:	e7f7      	b.n	8010b4c <__hexdig_fun+0xa>
 8010b5c:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8010b60:	2b05      	cmp	r3, #5
 8010b62:	d801      	bhi.n	8010b68 <__hexdig_fun+0x26>
 8010b64:	3827      	subs	r0, #39	@ 0x27
 8010b66:	e7f1      	b.n	8010b4c <__hexdig_fun+0xa>
 8010b68:	2000      	movs	r0, #0
 8010b6a:	4770      	bx	lr

08010b6c <__gethex>:
 8010b6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b70:	b085      	sub	sp, #20
 8010b72:	468a      	mov	sl, r1
 8010b74:	9302      	str	r3, [sp, #8]
 8010b76:	680b      	ldr	r3, [r1, #0]
 8010b78:	9001      	str	r0, [sp, #4]
 8010b7a:	4690      	mov	r8, r2
 8010b7c:	1c9c      	adds	r4, r3, #2
 8010b7e:	46a1      	mov	r9, r4
 8010b80:	f814 0b01 	ldrb.w	r0, [r4], #1
 8010b84:	2830      	cmp	r0, #48	@ 0x30
 8010b86:	d0fa      	beq.n	8010b7e <__gethex+0x12>
 8010b88:	eba9 0303 	sub.w	r3, r9, r3
 8010b8c:	f1a3 0b02 	sub.w	fp, r3, #2
 8010b90:	f7ff ffd7 	bl	8010b42 <__hexdig_fun>
 8010b94:	4605      	mov	r5, r0
 8010b96:	2800      	cmp	r0, #0
 8010b98:	d168      	bne.n	8010c6c <__gethex+0x100>
 8010b9a:	49a0      	ldr	r1, [pc, #640]	@ (8010e1c <__gethex+0x2b0>)
 8010b9c:	2201      	movs	r2, #1
 8010b9e:	4648      	mov	r0, r9
 8010ba0:	f7ff ff38 	bl	8010a14 <strncmp>
 8010ba4:	4607      	mov	r7, r0
 8010ba6:	2800      	cmp	r0, #0
 8010ba8:	d167      	bne.n	8010c7a <__gethex+0x10e>
 8010baa:	f899 0001 	ldrb.w	r0, [r9, #1]
 8010bae:	4626      	mov	r6, r4
 8010bb0:	f7ff ffc7 	bl	8010b42 <__hexdig_fun>
 8010bb4:	2800      	cmp	r0, #0
 8010bb6:	d062      	beq.n	8010c7e <__gethex+0x112>
 8010bb8:	4623      	mov	r3, r4
 8010bba:	7818      	ldrb	r0, [r3, #0]
 8010bbc:	2830      	cmp	r0, #48	@ 0x30
 8010bbe:	4699      	mov	r9, r3
 8010bc0:	f103 0301 	add.w	r3, r3, #1
 8010bc4:	d0f9      	beq.n	8010bba <__gethex+0x4e>
 8010bc6:	f7ff ffbc 	bl	8010b42 <__hexdig_fun>
 8010bca:	fab0 f580 	clz	r5, r0
 8010bce:	096d      	lsrs	r5, r5, #5
 8010bd0:	f04f 0b01 	mov.w	fp, #1
 8010bd4:	464a      	mov	r2, r9
 8010bd6:	4616      	mov	r6, r2
 8010bd8:	3201      	adds	r2, #1
 8010bda:	7830      	ldrb	r0, [r6, #0]
 8010bdc:	f7ff ffb1 	bl	8010b42 <__hexdig_fun>
 8010be0:	2800      	cmp	r0, #0
 8010be2:	d1f8      	bne.n	8010bd6 <__gethex+0x6a>
 8010be4:	498d      	ldr	r1, [pc, #564]	@ (8010e1c <__gethex+0x2b0>)
 8010be6:	2201      	movs	r2, #1
 8010be8:	4630      	mov	r0, r6
 8010bea:	f7ff ff13 	bl	8010a14 <strncmp>
 8010bee:	2800      	cmp	r0, #0
 8010bf0:	d13f      	bne.n	8010c72 <__gethex+0x106>
 8010bf2:	b944      	cbnz	r4, 8010c06 <__gethex+0x9a>
 8010bf4:	1c74      	adds	r4, r6, #1
 8010bf6:	4622      	mov	r2, r4
 8010bf8:	4616      	mov	r6, r2
 8010bfa:	3201      	adds	r2, #1
 8010bfc:	7830      	ldrb	r0, [r6, #0]
 8010bfe:	f7ff ffa0 	bl	8010b42 <__hexdig_fun>
 8010c02:	2800      	cmp	r0, #0
 8010c04:	d1f8      	bne.n	8010bf8 <__gethex+0x8c>
 8010c06:	1ba4      	subs	r4, r4, r6
 8010c08:	00a7      	lsls	r7, r4, #2
 8010c0a:	7833      	ldrb	r3, [r6, #0]
 8010c0c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8010c10:	2b50      	cmp	r3, #80	@ 0x50
 8010c12:	d13e      	bne.n	8010c92 <__gethex+0x126>
 8010c14:	7873      	ldrb	r3, [r6, #1]
 8010c16:	2b2b      	cmp	r3, #43	@ 0x2b
 8010c18:	d033      	beq.n	8010c82 <__gethex+0x116>
 8010c1a:	2b2d      	cmp	r3, #45	@ 0x2d
 8010c1c:	d034      	beq.n	8010c88 <__gethex+0x11c>
 8010c1e:	1c71      	adds	r1, r6, #1
 8010c20:	2400      	movs	r4, #0
 8010c22:	7808      	ldrb	r0, [r1, #0]
 8010c24:	f7ff ff8d 	bl	8010b42 <__hexdig_fun>
 8010c28:	1e43      	subs	r3, r0, #1
 8010c2a:	b2db      	uxtb	r3, r3
 8010c2c:	2b18      	cmp	r3, #24
 8010c2e:	d830      	bhi.n	8010c92 <__gethex+0x126>
 8010c30:	f1a0 0210 	sub.w	r2, r0, #16
 8010c34:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010c38:	f7ff ff83 	bl	8010b42 <__hexdig_fun>
 8010c3c:	f100 3cff 	add.w	ip, r0, #4294967295
 8010c40:	fa5f fc8c 	uxtb.w	ip, ip
 8010c44:	f1bc 0f18 	cmp.w	ip, #24
 8010c48:	f04f 030a 	mov.w	r3, #10
 8010c4c:	d91e      	bls.n	8010c8c <__gethex+0x120>
 8010c4e:	b104      	cbz	r4, 8010c52 <__gethex+0xe6>
 8010c50:	4252      	negs	r2, r2
 8010c52:	4417      	add	r7, r2
 8010c54:	f8ca 1000 	str.w	r1, [sl]
 8010c58:	b1ed      	cbz	r5, 8010c96 <__gethex+0x12a>
 8010c5a:	f1bb 0f00 	cmp.w	fp, #0
 8010c5e:	bf0c      	ite	eq
 8010c60:	2506      	moveq	r5, #6
 8010c62:	2500      	movne	r5, #0
 8010c64:	4628      	mov	r0, r5
 8010c66:	b005      	add	sp, #20
 8010c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c6c:	2500      	movs	r5, #0
 8010c6e:	462c      	mov	r4, r5
 8010c70:	e7b0      	b.n	8010bd4 <__gethex+0x68>
 8010c72:	2c00      	cmp	r4, #0
 8010c74:	d1c7      	bne.n	8010c06 <__gethex+0x9a>
 8010c76:	4627      	mov	r7, r4
 8010c78:	e7c7      	b.n	8010c0a <__gethex+0x9e>
 8010c7a:	464e      	mov	r6, r9
 8010c7c:	462f      	mov	r7, r5
 8010c7e:	2501      	movs	r5, #1
 8010c80:	e7c3      	b.n	8010c0a <__gethex+0x9e>
 8010c82:	2400      	movs	r4, #0
 8010c84:	1cb1      	adds	r1, r6, #2
 8010c86:	e7cc      	b.n	8010c22 <__gethex+0xb6>
 8010c88:	2401      	movs	r4, #1
 8010c8a:	e7fb      	b.n	8010c84 <__gethex+0x118>
 8010c8c:	fb03 0002 	mla	r0, r3, r2, r0
 8010c90:	e7ce      	b.n	8010c30 <__gethex+0xc4>
 8010c92:	4631      	mov	r1, r6
 8010c94:	e7de      	b.n	8010c54 <__gethex+0xe8>
 8010c96:	eba6 0309 	sub.w	r3, r6, r9
 8010c9a:	3b01      	subs	r3, #1
 8010c9c:	4629      	mov	r1, r5
 8010c9e:	2b07      	cmp	r3, #7
 8010ca0:	dc0a      	bgt.n	8010cb8 <__gethex+0x14c>
 8010ca2:	9801      	ldr	r0, [sp, #4]
 8010ca4:	f7fe f958 	bl	800ef58 <_Balloc>
 8010ca8:	4604      	mov	r4, r0
 8010caa:	b940      	cbnz	r0, 8010cbe <__gethex+0x152>
 8010cac:	4b5c      	ldr	r3, [pc, #368]	@ (8010e20 <__gethex+0x2b4>)
 8010cae:	4602      	mov	r2, r0
 8010cb0:	21e4      	movs	r1, #228	@ 0xe4
 8010cb2:	485c      	ldr	r0, [pc, #368]	@ (8010e24 <__gethex+0x2b8>)
 8010cb4:	f7fd f9da 	bl	800e06c <__assert_func>
 8010cb8:	3101      	adds	r1, #1
 8010cba:	105b      	asrs	r3, r3, #1
 8010cbc:	e7ef      	b.n	8010c9e <__gethex+0x132>
 8010cbe:	f100 0a14 	add.w	sl, r0, #20
 8010cc2:	2300      	movs	r3, #0
 8010cc4:	4655      	mov	r5, sl
 8010cc6:	469b      	mov	fp, r3
 8010cc8:	45b1      	cmp	r9, r6
 8010cca:	d337      	bcc.n	8010d3c <__gethex+0x1d0>
 8010ccc:	f845 bb04 	str.w	fp, [r5], #4
 8010cd0:	eba5 050a 	sub.w	r5, r5, sl
 8010cd4:	10ad      	asrs	r5, r5, #2
 8010cd6:	6125      	str	r5, [r4, #16]
 8010cd8:	4658      	mov	r0, fp
 8010cda:	f7fe fa2f 	bl	800f13c <__hi0bits>
 8010cde:	016d      	lsls	r5, r5, #5
 8010ce0:	f8d8 6000 	ldr.w	r6, [r8]
 8010ce4:	1a2d      	subs	r5, r5, r0
 8010ce6:	42b5      	cmp	r5, r6
 8010ce8:	dd54      	ble.n	8010d94 <__gethex+0x228>
 8010cea:	1bad      	subs	r5, r5, r6
 8010cec:	4629      	mov	r1, r5
 8010cee:	4620      	mov	r0, r4
 8010cf0:	f7fe fdbb 	bl	800f86a <__any_on>
 8010cf4:	4681      	mov	r9, r0
 8010cf6:	b178      	cbz	r0, 8010d18 <__gethex+0x1ac>
 8010cf8:	1e6b      	subs	r3, r5, #1
 8010cfa:	1159      	asrs	r1, r3, #5
 8010cfc:	f003 021f 	and.w	r2, r3, #31
 8010d00:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8010d04:	f04f 0901 	mov.w	r9, #1
 8010d08:	fa09 f202 	lsl.w	r2, r9, r2
 8010d0c:	420a      	tst	r2, r1
 8010d0e:	d003      	beq.n	8010d18 <__gethex+0x1ac>
 8010d10:	454b      	cmp	r3, r9
 8010d12:	dc36      	bgt.n	8010d82 <__gethex+0x216>
 8010d14:	f04f 0902 	mov.w	r9, #2
 8010d18:	4629      	mov	r1, r5
 8010d1a:	4620      	mov	r0, r4
 8010d1c:	f7ff febf 	bl	8010a9e <rshift>
 8010d20:	442f      	add	r7, r5
 8010d22:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010d26:	42bb      	cmp	r3, r7
 8010d28:	da42      	bge.n	8010db0 <__gethex+0x244>
 8010d2a:	9801      	ldr	r0, [sp, #4]
 8010d2c:	4621      	mov	r1, r4
 8010d2e:	f7fe f953 	bl	800efd8 <_Bfree>
 8010d32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010d34:	2300      	movs	r3, #0
 8010d36:	6013      	str	r3, [r2, #0]
 8010d38:	25a3      	movs	r5, #163	@ 0xa3
 8010d3a:	e793      	b.n	8010c64 <__gethex+0xf8>
 8010d3c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8010d40:	2a2e      	cmp	r2, #46	@ 0x2e
 8010d42:	d012      	beq.n	8010d6a <__gethex+0x1fe>
 8010d44:	2b20      	cmp	r3, #32
 8010d46:	d104      	bne.n	8010d52 <__gethex+0x1e6>
 8010d48:	f845 bb04 	str.w	fp, [r5], #4
 8010d4c:	f04f 0b00 	mov.w	fp, #0
 8010d50:	465b      	mov	r3, fp
 8010d52:	7830      	ldrb	r0, [r6, #0]
 8010d54:	9303      	str	r3, [sp, #12]
 8010d56:	f7ff fef4 	bl	8010b42 <__hexdig_fun>
 8010d5a:	9b03      	ldr	r3, [sp, #12]
 8010d5c:	f000 000f 	and.w	r0, r0, #15
 8010d60:	4098      	lsls	r0, r3
 8010d62:	ea4b 0b00 	orr.w	fp, fp, r0
 8010d66:	3304      	adds	r3, #4
 8010d68:	e7ae      	b.n	8010cc8 <__gethex+0x15c>
 8010d6a:	45b1      	cmp	r9, r6
 8010d6c:	d8ea      	bhi.n	8010d44 <__gethex+0x1d8>
 8010d6e:	492b      	ldr	r1, [pc, #172]	@ (8010e1c <__gethex+0x2b0>)
 8010d70:	9303      	str	r3, [sp, #12]
 8010d72:	2201      	movs	r2, #1
 8010d74:	4630      	mov	r0, r6
 8010d76:	f7ff fe4d 	bl	8010a14 <strncmp>
 8010d7a:	9b03      	ldr	r3, [sp, #12]
 8010d7c:	2800      	cmp	r0, #0
 8010d7e:	d1e1      	bne.n	8010d44 <__gethex+0x1d8>
 8010d80:	e7a2      	b.n	8010cc8 <__gethex+0x15c>
 8010d82:	1ea9      	subs	r1, r5, #2
 8010d84:	4620      	mov	r0, r4
 8010d86:	f7fe fd70 	bl	800f86a <__any_on>
 8010d8a:	2800      	cmp	r0, #0
 8010d8c:	d0c2      	beq.n	8010d14 <__gethex+0x1a8>
 8010d8e:	f04f 0903 	mov.w	r9, #3
 8010d92:	e7c1      	b.n	8010d18 <__gethex+0x1ac>
 8010d94:	da09      	bge.n	8010daa <__gethex+0x23e>
 8010d96:	1b75      	subs	r5, r6, r5
 8010d98:	4621      	mov	r1, r4
 8010d9a:	9801      	ldr	r0, [sp, #4]
 8010d9c:	462a      	mov	r2, r5
 8010d9e:	f7fe fb2b 	bl	800f3f8 <__lshift>
 8010da2:	1b7f      	subs	r7, r7, r5
 8010da4:	4604      	mov	r4, r0
 8010da6:	f100 0a14 	add.w	sl, r0, #20
 8010daa:	f04f 0900 	mov.w	r9, #0
 8010dae:	e7b8      	b.n	8010d22 <__gethex+0x1b6>
 8010db0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010db4:	42bd      	cmp	r5, r7
 8010db6:	dd6f      	ble.n	8010e98 <__gethex+0x32c>
 8010db8:	1bed      	subs	r5, r5, r7
 8010dba:	42ae      	cmp	r6, r5
 8010dbc:	dc34      	bgt.n	8010e28 <__gethex+0x2bc>
 8010dbe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010dc2:	2b02      	cmp	r3, #2
 8010dc4:	d022      	beq.n	8010e0c <__gethex+0x2a0>
 8010dc6:	2b03      	cmp	r3, #3
 8010dc8:	d024      	beq.n	8010e14 <__gethex+0x2a8>
 8010dca:	2b01      	cmp	r3, #1
 8010dcc:	d115      	bne.n	8010dfa <__gethex+0x28e>
 8010dce:	42ae      	cmp	r6, r5
 8010dd0:	d113      	bne.n	8010dfa <__gethex+0x28e>
 8010dd2:	2e01      	cmp	r6, #1
 8010dd4:	d10b      	bne.n	8010dee <__gethex+0x282>
 8010dd6:	9a02      	ldr	r2, [sp, #8]
 8010dd8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010ddc:	6013      	str	r3, [r2, #0]
 8010dde:	2301      	movs	r3, #1
 8010de0:	6123      	str	r3, [r4, #16]
 8010de2:	f8ca 3000 	str.w	r3, [sl]
 8010de6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010de8:	2562      	movs	r5, #98	@ 0x62
 8010dea:	601c      	str	r4, [r3, #0]
 8010dec:	e73a      	b.n	8010c64 <__gethex+0xf8>
 8010dee:	1e71      	subs	r1, r6, #1
 8010df0:	4620      	mov	r0, r4
 8010df2:	f7fe fd3a 	bl	800f86a <__any_on>
 8010df6:	2800      	cmp	r0, #0
 8010df8:	d1ed      	bne.n	8010dd6 <__gethex+0x26a>
 8010dfa:	9801      	ldr	r0, [sp, #4]
 8010dfc:	4621      	mov	r1, r4
 8010dfe:	f7fe f8eb 	bl	800efd8 <_Bfree>
 8010e02:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010e04:	2300      	movs	r3, #0
 8010e06:	6013      	str	r3, [r2, #0]
 8010e08:	2550      	movs	r5, #80	@ 0x50
 8010e0a:	e72b      	b.n	8010c64 <__gethex+0xf8>
 8010e0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010e0e:	2b00      	cmp	r3, #0
 8010e10:	d1f3      	bne.n	8010dfa <__gethex+0x28e>
 8010e12:	e7e0      	b.n	8010dd6 <__gethex+0x26a>
 8010e14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010e16:	2b00      	cmp	r3, #0
 8010e18:	d1dd      	bne.n	8010dd6 <__gethex+0x26a>
 8010e1a:	e7ee      	b.n	8010dfa <__gethex+0x28e>
 8010e1c:	08011b03 	.word	0x08011b03
 8010e20:	08011a99 	.word	0x08011a99
 8010e24:	08011b1e 	.word	0x08011b1e
 8010e28:	1e6f      	subs	r7, r5, #1
 8010e2a:	f1b9 0f00 	cmp.w	r9, #0
 8010e2e:	d130      	bne.n	8010e92 <__gethex+0x326>
 8010e30:	b127      	cbz	r7, 8010e3c <__gethex+0x2d0>
 8010e32:	4639      	mov	r1, r7
 8010e34:	4620      	mov	r0, r4
 8010e36:	f7fe fd18 	bl	800f86a <__any_on>
 8010e3a:	4681      	mov	r9, r0
 8010e3c:	117a      	asrs	r2, r7, #5
 8010e3e:	2301      	movs	r3, #1
 8010e40:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8010e44:	f007 071f 	and.w	r7, r7, #31
 8010e48:	40bb      	lsls	r3, r7
 8010e4a:	4213      	tst	r3, r2
 8010e4c:	4629      	mov	r1, r5
 8010e4e:	4620      	mov	r0, r4
 8010e50:	bf18      	it	ne
 8010e52:	f049 0902 	orrne.w	r9, r9, #2
 8010e56:	f7ff fe22 	bl	8010a9e <rshift>
 8010e5a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8010e5e:	1b76      	subs	r6, r6, r5
 8010e60:	2502      	movs	r5, #2
 8010e62:	f1b9 0f00 	cmp.w	r9, #0
 8010e66:	d047      	beq.n	8010ef8 <__gethex+0x38c>
 8010e68:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010e6c:	2b02      	cmp	r3, #2
 8010e6e:	d015      	beq.n	8010e9c <__gethex+0x330>
 8010e70:	2b03      	cmp	r3, #3
 8010e72:	d017      	beq.n	8010ea4 <__gethex+0x338>
 8010e74:	2b01      	cmp	r3, #1
 8010e76:	d109      	bne.n	8010e8c <__gethex+0x320>
 8010e78:	f019 0f02 	tst.w	r9, #2
 8010e7c:	d006      	beq.n	8010e8c <__gethex+0x320>
 8010e7e:	f8da 3000 	ldr.w	r3, [sl]
 8010e82:	ea49 0903 	orr.w	r9, r9, r3
 8010e86:	f019 0f01 	tst.w	r9, #1
 8010e8a:	d10e      	bne.n	8010eaa <__gethex+0x33e>
 8010e8c:	f045 0510 	orr.w	r5, r5, #16
 8010e90:	e032      	b.n	8010ef8 <__gethex+0x38c>
 8010e92:	f04f 0901 	mov.w	r9, #1
 8010e96:	e7d1      	b.n	8010e3c <__gethex+0x2d0>
 8010e98:	2501      	movs	r5, #1
 8010e9a:	e7e2      	b.n	8010e62 <__gethex+0x2f6>
 8010e9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010e9e:	f1c3 0301 	rsb	r3, r3, #1
 8010ea2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010ea4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	d0f0      	beq.n	8010e8c <__gethex+0x320>
 8010eaa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010eae:	f104 0314 	add.w	r3, r4, #20
 8010eb2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8010eb6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8010eba:	f04f 0c00 	mov.w	ip, #0
 8010ebe:	4618      	mov	r0, r3
 8010ec0:	f853 2b04 	ldr.w	r2, [r3], #4
 8010ec4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010ec8:	d01b      	beq.n	8010f02 <__gethex+0x396>
 8010eca:	3201      	adds	r2, #1
 8010ecc:	6002      	str	r2, [r0, #0]
 8010ece:	2d02      	cmp	r5, #2
 8010ed0:	f104 0314 	add.w	r3, r4, #20
 8010ed4:	d13c      	bne.n	8010f50 <__gethex+0x3e4>
 8010ed6:	f8d8 2000 	ldr.w	r2, [r8]
 8010eda:	3a01      	subs	r2, #1
 8010edc:	42b2      	cmp	r2, r6
 8010ede:	d109      	bne.n	8010ef4 <__gethex+0x388>
 8010ee0:	1171      	asrs	r1, r6, #5
 8010ee2:	2201      	movs	r2, #1
 8010ee4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010ee8:	f006 061f 	and.w	r6, r6, #31
 8010eec:	fa02 f606 	lsl.w	r6, r2, r6
 8010ef0:	421e      	tst	r6, r3
 8010ef2:	d13a      	bne.n	8010f6a <__gethex+0x3fe>
 8010ef4:	f045 0520 	orr.w	r5, r5, #32
 8010ef8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010efa:	601c      	str	r4, [r3, #0]
 8010efc:	9b02      	ldr	r3, [sp, #8]
 8010efe:	601f      	str	r7, [r3, #0]
 8010f00:	e6b0      	b.n	8010c64 <__gethex+0xf8>
 8010f02:	4299      	cmp	r1, r3
 8010f04:	f843 cc04 	str.w	ip, [r3, #-4]
 8010f08:	d8d9      	bhi.n	8010ebe <__gethex+0x352>
 8010f0a:	68a3      	ldr	r3, [r4, #8]
 8010f0c:	459b      	cmp	fp, r3
 8010f0e:	db17      	blt.n	8010f40 <__gethex+0x3d4>
 8010f10:	6861      	ldr	r1, [r4, #4]
 8010f12:	9801      	ldr	r0, [sp, #4]
 8010f14:	3101      	adds	r1, #1
 8010f16:	f7fe f81f 	bl	800ef58 <_Balloc>
 8010f1a:	4681      	mov	r9, r0
 8010f1c:	b918      	cbnz	r0, 8010f26 <__gethex+0x3ba>
 8010f1e:	4b1a      	ldr	r3, [pc, #104]	@ (8010f88 <__gethex+0x41c>)
 8010f20:	4602      	mov	r2, r0
 8010f22:	2184      	movs	r1, #132	@ 0x84
 8010f24:	e6c5      	b.n	8010cb2 <__gethex+0x146>
 8010f26:	6922      	ldr	r2, [r4, #16]
 8010f28:	3202      	adds	r2, #2
 8010f2a:	f104 010c 	add.w	r1, r4, #12
 8010f2e:	0092      	lsls	r2, r2, #2
 8010f30:	300c      	adds	r0, #12
 8010f32:	f7fd f886 	bl	800e042 <memcpy>
 8010f36:	4621      	mov	r1, r4
 8010f38:	9801      	ldr	r0, [sp, #4]
 8010f3a:	f7fe f84d 	bl	800efd8 <_Bfree>
 8010f3e:	464c      	mov	r4, r9
 8010f40:	6923      	ldr	r3, [r4, #16]
 8010f42:	1c5a      	adds	r2, r3, #1
 8010f44:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010f48:	6122      	str	r2, [r4, #16]
 8010f4a:	2201      	movs	r2, #1
 8010f4c:	615a      	str	r2, [r3, #20]
 8010f4e:	e7be      	b.n	8010ece <__gethex+0x362>
 8010f50:	6922      	ldr	r2, [r4, #16]
 8010f52:	455a      	cmp	r2, fp
 8010f54:	dd0b      	ble.n	8010f6e <__gethex+0x402>
 8010f56:	2101      	movs	r1, #1
 8010f58:	4620      	mov	r0, r4
 8010f5a:	f7ff fda0 	bl	8010a9e <rshift>
 8010f5e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010f62:	3701      	adds	r7, #1
 8010f64:	42bb      	cmp	r3, r7
 8010f66:	f6ff aee0 	blt.w	8010d2a <__gethex+0x1be>
 8010f6a:	2501      	movs	r5, #1
 8010f6c:	e7c2      	b.n	8010ef4 <__gethex+0x388>
 8010f6e:	f016 061f 	ands.w	r6, r6, #31
 8010f72:	d0fa      	beq.n	8010f6a <__gethex+0x3fe>
 8010f74:	4453      	add	r3, sl
 8010f76:	f1c6 0620 	rsb	r6, r6, #32
 8010f7a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8010f7e:	f7fe f8dd 	bl	800f13c <__hi0bits>
 8010f82:	42b0      	cmp	r0, r6
 8010f84:	dbe7      	blt.n	8010f56 <__gethex+0x3ea>
 8010f86:	e7f0      	b.n	8010f6a <__gethex+0x3fe>
 8010f88:	08011a99 	.word	0x08011a99

08010f8c <L_shift>:
 8010f8c:	f1c2 0208 	rsb	r2, r2, #8
 8010f90:	0092      	lsls	r2, r2, #2
 8010f92:	b570      	push	{r4, r5, r6, lr}
 8010f94:	f1c2 0620 	rsb	r6, r2, #32
 8010f98:	6843      	ldr	r3, [r0, #4]
 8010f9a:	6804      	ldr	r4, [r0, #0]
 8010f9c:	fa03 f506 	lsl.w	r5, r3, r6
 8010fa0:	432c      	orrs	r4, r5
 8010fa2:	40d3      	lsrs	r3, r2
 8010fa4:	6004      	str	r4, [r0, #0]
 8010fa6:	f840 3f04 	str.w	r3, [r0, #4]!
 8010faa:	4288      	cmp	r0, r1
 8010fac:	d3f4      	bcc.n	8010f98 <L_shift+0xc>
 8010fae:	bd70      	pop	{r4, r5, r6, pc}

08010fb0 <__match>:
 8010fb0:	b530      	push	{r4, r5, lr}
 8010fb2:	6803      	ldr	r3, [r0, #0]
 8010fb4:	3301      	adds	r3, #1
 8010fb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010fba:	b914      	cbnz	r4, 8010fc2 <__match+0x12>
 8010fbc:	6003      	str	r3, [r0, #0]
 8010fbe:	2001      	movs	r0, #1
 8010fc0:	bd30      	pop	{r4, r5, pc}
 8010fc2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010fc6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8010fca:	2d19      	cmp	r5, #25
 8010fcc:	bf98      	it	ls
 8010fce:	3220      	addls	r2, #32
 8010fd0:	42a2      	cmp	r2, r4
 8010fd2:	d0f0      	beq.n	8010fb6 <__match+0x6>
 8010fd4:	2000      	movs	r0, #0
 8010fd6:	e7f3      	b.n	8010fc0 <__match+0x10>

08010fd8 <__hexnan>:
 8010fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010fdc:	680b      	ldr	r3, [r1, #0]
 8010fde:	6801      	ldr	r1, [r0, #0]
 8010fe0:	115e      	asrs	r6, r3, #5
 8010fe2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010fe6:	f013 031f 	ands.w	r3, r3, #31
 8010fea:	b087      	sub	sp, #28
 8010fec:	bf18      	it	ne
 8010fee:	3604      	addne	r6, #4
 8010ff0:	2500      	movs	r5, #0
 8010ff2:	1f37      	subs	r7, r6, #4
 8010ff4:	4682      	mov	sl, r0
 8010ff6:	4690      	mov	r8, r2
 8010ff8:	9301      	str	r3, [sp, #4]
 8010ffa:	f846 5c04 	str.w	r5, [r6, #-4]
 8010ffe:	46b9      	mov	r9, r7
 8011000:	463c      	mov	r4, r7
 8011002:	9502      	str	r5, [sp, #8]
 8011004:	46ab      	mov	fp, r5
 8011006:	784a      	ldrb	r2, [r1, #1]
 8011008:	1c4b      	adds	r3, r1, #1
 801100a:	9303      	str	r3, [sp, #12]
 801100c:	b342      	cbz	r2, 8011060 <__hexnan+0x88>
 801100e:	4610      	mov	r0, r2
 8011010:	9105      	str	r1, [sp, #20]
 8011012:	9204      	str	r2, [sp, #16]
 8011014:	f7ff fd95 	bl	8010b42 <__hexdig_fun>
 8011018:	2800      	cmp	r0, #0
 801101a:	d151      	bne.n	80110c0 <__hexnan+0xe8>
 801101c:	9a04      	ldr	r2, [sp, #16]
 801101e:	9905      	ldr	r1, [sp, #20]
 8011020:	2a20      	cmp	r2, #32
 8011022:	d818      	bhi.n	8011056 <__hexnan+0x7e>
 8011024:	9b02      	ldr	r3, [sp, #8]
 8011026:	459b      	cmp	fp, r3
 8011028:	dd13      	ble.n	8011052 <__hexnan+0x7a>
 801102a:	454c      	cmp	r4, r9
 801102c:	d206      	bcs.n	801103c <__hexnan+0x64>
 801102e:	2d07      	cmp	r5, #7
 8011030:	dc04      	bgt.n	801103c <__hexnan+0x64>
 8011032:	462a      	mov	r2, r5
 8011034:	4649      	mov	r1, r9
 8011036:	4620      	mov	r0, r4
 8011038:	f7ff ffa8 	bl	8010f8c <L_shift>
 801103c:	4544      	cmp	r4, r8
 801103e:	d952      	bls.n	80110e6 <__hexnan+0x10e>
 8011040:	2300      	movs	r3, #0
 8011042:	f1a4 0904 	sub.w	r9, r4, #4
 8011046:	f844 3c04 	str.w	r3, [r4, #-4]
 801104a:	f8cd b008 	str.w	fp, [sp, #8]
 801104e:	464c      	mov	r4, r9
 8011050:	461d      	mov	r5, r3
 8011052:	9903      	ldr	r1, [sp, #12]
 8011054:	e7d7      	b.n	8011006 <__hexnan+0x2e>
 8011056:	2a29      	cmp	r2, #41	@ 0x29
 8011058:	d157      	bne.n	801110a <__hexnan+0x132>
 801105a:	3102      	adds	r1, #2
 801105c:	f8ca 1000 	str.w	r1, [sl]
 8011060:	f1bb 0f00 	cmp.w	fp, #0
 8011064:	d051      	beq.n	801110a <__hexnan+0x132>
 8011066:	454c      	cmp	r4, r9
 8011068:	d206      	bcs.n	8011078 <__hexnan+0xa0>
 801106a:	2d07      	cmp	r5, #7
 801106c:	dc04      	bgt.n	8011078 <__hexnan+0xa0>
 801106e:	462a      	mov	r2, r5
 8011070:	4649      	mov	r1, r9
 8011072:	4620      	mov	r0, r4
 8011074:	f7ff ff8a 	bl	8010f8c <L_shift>
 8011078:	4544      	cmp	r4, r8
 801107a:	d936      	bls.n	80110ea <__hexnan+0x112>
 801107c:	f1a8 0204 	sub.w	r2, r8, #4
 8011080:	4623      	mov	r3, r4
 8011082:	f853 1b04 	ldr.w	r1, [r3], #4
 8011086:	f842 1f04 	str.w	r1, [r2, #4]!
 801108a:	429f      	cmp	r7, r3
 801108c:	d2f9      	bcs.n	8011082 <__hexnan+0xaa>
 801108e:	1b3b      	subs	r3, r7, r4
 8011090:	f023 0303 	bic.w	r3, r3, #3
 8011094:	3304      	adds	r3, #4
 8011096:	3401      	adds	r4, #1
 8011098:	3e03      	subs	r6, #3
 801109a:	42b4      	cmp	r4, r6
 801109c:	bf88      	it	hi
 801109e:	2304      	movhi	r3, #4
 80110a0:	4443      	add	r3, r8
 80110a2:	2200      	movs	r2, #0
 80110a4:	f843 2b04 	str.w	r2, [r3], #4
 80110a8:	429f      	cmp	r7, r3
 80110aa:	d2fb      	bcs.n	80110a4 <__hexnan+0xcc>
 80110ac:	683b      	ldr	r3, [r7, #0]
 80110ae:	b91b      	cbnz	r3, 80110b8 <__hexnan+0xe0>
 80110b0:	4547      	cmp	r7, r8
 80110b2:	d128      	bne.n	8011106 <__hexnan+0x12e>
 80110b4:	2301      	movs	r3, #1
 80110b6:	603b      	str	r3, [r7, #0]
 80110b8:	2005      	movs	r0, #5
 80110ba:	b007      	add	sp, #28
 80110bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110c0:	3501      	adds	r5, #1
 80110c2:	2d08      	cmp	r5, #8
 80110c4:	f10b 0b01 	add.w	fp, fp, #1
 80110c8:	dd06      	ble.n	80110d8 <__hexnan+0x100>
 80110ca:	4544      	cmp	r4, r8
 80110cc:	d9c1      	bls.n	8011052 <__hexnan+0x7a>
 80110ce:	2300      	movs	r3, #0
 80110d0:	f844 3c04 	str.w	r3, [r4, #-4]
 80110d4:	2501      	movs	r5, #1
 80110d6:	3c04      	subs	r4, #4
 80110d8:	6822      	ldr	r2, [r4, #0]
 80110da:	f000 000f 	and.w	r0, r0, #15
 80110de:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80110e2:	6020      	str	r0, [r4, #0]
 80110e4:	e7b5      	b.n	8011052 <__hexnan+0x7a>
 80110e6:	2508      	movs	r5, #8
 80110e8:	e7b3      	b.n	8011052 <__hexnan+0x7a>
 80110ea:	9b01      	ldr	r3, [sp, #4]
 80110ec:	2b00      	cmp	r3, #0
 80110ee:	d0dd      	beq.n	80110ac <__hexnan+0xd4>
 80110f0:	f1c3 0320 	rsb	r3, r3, #32
 80110f4:	f04f 32ff 	mov.w	r2, #4294967295
 80110f8:	40da      	lsrs	r2, r3
 80110fa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80110fe:	4013      	ands	r3, r2
 8011100:	f846 3c04 	str.w	r3, [r6, #-4]
 8011104:	e7d2      	b.n	80110ac <__hexnan+0xd4>
 8011106:	3f04      	subs	r7, #4
 8011108:	e7d0      	b.n	80110ac <__hexnan+0xd4>
 801110a:	2004      	movs	r0, #4
 801110c:	e7d5      	b.n	80110ba <__hexnan+0xe2>

0801110e <__ascii_mbtowc>:
 801110e:	b082      	sub	sp, #8
 8011110:	b901      	cbnz	r1, 8011114 <__ascii_mbtowc+0x6>
 8011112:	a901      	add	r1, sp, #4
 8011114:	b142      	cbz	r2, 8011128 <__ascii_mbtowc+0x1a>
 8011116:	b14b      	cbz	r3, 801112c <__ascii_mbtowc+0x1e>
 8011118:	7813      	ldrb	r3, [r2, #0]
 801111a:	600b      	str	r3, [r1, #0]
 801111c:	7812      	ldrb	r2, [r2, #0]
 801111e:	1e10      	subs	r0, r2, #0
 8011120:	bf18      	it	ne
 8011122:	2001      	movne	r0, #1
 8011124:	b002      	add	sp, #8
 8011126:	4770      	bx	lr
 8011128:	4610      	mov	r0, r2
 801112a:	e7fb      	b.n	8011124 <__ascii_mbtowc+0x16>
 801112c:	f06f 0001 	mvn.w	r0, #1
 8011130:	e7f8      	b.n	8011124 <__ascii_mbtowc+0x16>

08011132 <_realloc_r>:
 8011132:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011136:	4607      	mov	r7, r0
 8011138:	4614      	mov	r4, r2
 801113a:	460d      	mov	r5, r1
 801113c:	b921      	cbnz	r1, 8011148 <_realloc_r+0x16>
 801113e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011142:	4611      	mov	r1, r2
 8011144:	f7fd be7c 	b.w	800ee40 <_malloc_r>
 8011148:	b92a      	cbnz	r2, 8011156 <_realloc_r+0x24>
 801114a:	f7fd fe05 	bl	800ed58 <_free_r>
 801114e:	4625      	mov	r5, r4
 8011150:	4628      	mov	r0, r5
 8011152:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011156:	f000 fa41 	bl	80115dc <_malloc_usable_size_r>
 801115a:	4284      	cmp	r4, r0
 801115c:	4606      	mov	r6, r0
 801115e:	d802      	bhi.n	8011166 <_realloc_r+0x34>
 8011160:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011164:	d8f4      	bhi.n	8011150 <_realloc_r+0x1e>
 8011166:	4621      	mov	r1, r4
 8011168:	4638      	mov	r0, r7
 801116a:	f7fd fe69 	bl	800ee40 <_malloc_r>
 801116e:	4680      	mov	r8, r0
 8011170:	b908      	cbnz	r0, 8011176 <_realloc_r+0x44>
 8011172:	4645      	mov	r5, r8
 8011174:	e7ec      	b.n	8011150 <_realloc_r+0x1e>
 8011176:	42b4      	cmp	r4, r6
 8011178:	4622      	mov	r2, r4
 801117a:	4629      	mov	r1, r5
 801117c:	bf28      	it	cs
 801117e:	4632      	movcs	r2, r6
 8011180:	f7fc ff5f 	bl	800e042 <memcpy>
 8011184:	4629      	mov	r1, r5
 8011186:	4638      	mov	r0, r7
 8011188:	f7fd fde6 	bl	800ed58 <_free_r>
 801118c:	e7f1      	b.n	8011172 <_realloc_r+0x40>

0801118e <__ascii_wctomb>:
 801118e:	4603      	mov	r3, r0
 8011190:	4608      	mov	r0, r1
 8011192:	b141      	cbz	r1, 80111a6 <__ascii_wctomb+0x18>
 8011194:	2aff      	cmp	r2, #255	@ 0xff
 8011196:	d904      	bls.n	80111a2 <__ascii_wctomb+0x14>
 8011198:	228a      	movs	r2, #138	@ 0x8a
 801119a:	601a      	str	r2, [r3, #0]
 801119c:	f04f 30ff 	mov.w	r0, #4294967295
 80111a0:	4770      	bx	lr
 80111a2:	700a      	strb	r2, [r1, #0]
 80111a4:	2001      	movs	r0, #1
 80111a6:	4770      	bx	lr

080111a8 <__sfputc_r>:
 80111a8:	6893      	ldr	r3, [r2, #8]
 80111aa:	3b01      	subs	r3, #1
 80111ac:	2b00      	cmp	r3, #0
 80111ae:	b410      	push	{r4}
 80111b0:	6093      	str	r3, [r2, #8]
 80111b2:	da08      	bge.n	80111c6 <__sfputc_r+0x1e>
 80111b4:	6994      	ldr	r4, [r2, #24]
 80111b6:	42a3      	cmp	r3, r4
 80111b8:	db01      	blt.n	80111be <__sfputc_r+0x16>
 80111ba:	290a      	cmp	r1, #10
 80111bc:	d103      	bne.n	80111c6 <__sfputc_r+0x1e>
 80111be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80111c2:	f000 b933 	b.w	801142c <__swbuf_r>
 80111c6:	6813      	ldr	r3, [r2, #0]
 80111c8:	1c58      	adds	r0, r3, #1
 80111ca:	6010      	str	r0, [r2, #0]
 80111cc:	7019      	strb	r1, [r3, #0]
 80111ce:	4608      	mov	r0, r1
 80111d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80111d4:	4770      	bx	lr

080111d6 <__sfputs_r>:
 80111d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80111d8:	4606      	mov	r6, r0
 80111da:	460f      	mov	r7, r1
 80111dc:	4614      	mov	r4, r2
 80111de:	18d5      	adds	r5, r2, r3
 80111e0:	42ac      	cmp	r4, r5
 80111e2:	d101      	bne.n	80111e8 <__sfputs_r+0x12>
 80111e4:	2000      	movs	r0, #0
 80111e6:	e007      	b.n	80111f8 <__sfputs_r+0x22>
 80111e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80111ec:	463a      	mov	r2, r7
 80111ee:	4630      	mov	r0, r6
 80111f0:	f7ff ffda 	bl	80111a8 <__sfputc_r>
 80111f4:	1c43      	adds	r3, r0, #1
 80111f6:	d1f3      	bne.n	80111e0 <__sfputs_r+0xa>
 80111f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080111fc <_vfiprintf_r>:
 80111fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011200:	460d      	mov	r5, r1
 8011202:	b09d      	sub	sp, #116	@ 0x74
 8011204:	4614      	mov	r4, r2
 8011206:	4698      	mov	r8, r3
 8011208:	4606      	mov	r6, r0
 801120a:	b118      	cbz	r0, 8011214 <_vfiprintf_r+0x18>
 801120c:	6a03      	ldr	r3, [r0, #32]
 801120e:	b90b      	cbnz	r3, 8011214 <_vfiprintf_r+0x18>
 8011210:	f7fc fdc6 	bl	800dda0 <__sinit>
 8011214:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011216:	07d9      	lsls	r1, r3, #31
 8011218:	d405      	bmi.n	8011226 <_vfiprintf_r+0x2a>
 801121a:	89ab      	ldrh	r3, [r5, #12]
 801121c:	059a      	lsls	r2, r3, #22
 801121e:	d402      	bmi.n	8011226 <_vfiprintf_r+0x2a>
 8011220:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011222:	f7fc ff0c 	bl	800e03e <__retarget_lock_acquire_recursive>
 8011226:	89ab      	ldrh	r3, [r5, #12]
 8011228:	071b      	lsls	r3, r3, #28
 801122a:	d501      	bpl.n	8011230 <_vfiprintf_r+0x34>
 801122c:	692b      	ldr	r3, [r5, #16]
 801122e:	b99b      	cbnz	r3, 8011258 <_vfiprintf_r+0x5c>
 8011230:	4629      	mov	r1, r5
 8011232:	4630      	mov	r0, r6
 8011234:	f000 f938 	bl	80114a8 <__swsetup_r>
 8011238:	b170      	cbz	r0, 8011258 <_vfiprintf_r+0x5c>
 801123a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801123c:	07dc      	lsls	r4, r3, #31
 801123e:	d504      	bpl.n	801124a <_vfiprintf_r+0x4e>
 8011240:	f04f 30ff 	mov.w	r0, #4294967295
 8011244:	b01d      	add	sp, #116	@ 0x74
 8011246:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801124a:	89ab      	ldrh	r3, [r5, #12]
 801124c:	0598      	lsls	r0, r3, #22
 801124e:	d4f7      	bmi.n	8011240 <_vfiprintf_r+0x44>
 8011250:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011252:	f7fc fef5 	bl	800e040 <__retarget_lock_release_recursive>
 8011256:	e7f3      	b.n	8011240 <_vfiprintf_r+0x44>
 8011258:	2300      	movs	r3, #0
 801125a:	9309      	str	r3, [sp, #36]	@ 0x24
 801125c:	2320      	movs	r3, #32
 801125e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011262:	f8cd 800c 	str.w	r8, [sp, #12]
 8011266:	2330      	movs	r3, #48	@ 0x30
 8011268:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011418 <_vfiprintf_r+0x21c>
 801126c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011270:	f04f 0901 	mov.w	r9, #1
 8011274:	4623      	mov	r3, r4
 8011276:	469a      	mov	sl, r3
 8011278:	f813 2b01 	ldrb.w	r2, [r3], #1
 801127c:	b10a      	cbz	r2, 8011282 <_vfiprintf_r+0x86>
 801127e:	2a25      	cmp	r2, #37	@ 0x25
 8011280:	d1f9      	bne.n	8011276 <_vfiprintf_r+0x7a>
 8011282:	ebba 0b04 	subs.w	fp, sl, r4
 8011286:	d00b      	beq.n	80112a0 <_vfiprintf_r+0xa4>
 8011288:	465b      	mov	r3, fp
 801128a:	4622      	mov	r2, r4
 801128c:	4629      	mov	r1, r5
 801128e:	4630      	mov	r0, r6
 8011290:	f7ff ffa1 	bl	80111d6 <__sfputs_r>
 8011294:	3001      	adds	r0, #1
 8011296:	f000 80a7 	beq.w	80113e8 <_vfiprintf_r+0x1ec>
 801129a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801129c:	445a      	add	r2, fp
 801129e:	9209      	str	r2, [sp, #36]	@ 0x24
 80112a0:	f89a 3000 	ldrb.w	r3, [sl]
 80112a4:	2b00      	cmp	r3, #0
 80112a6:	f000 809f 	beq.w	80113e8 <_vfiprintf_r+0x1ec>
 80112aa:	2300      	movs	r3, #0
 80112ac:	f04f 32ff 	mov.w	r2, #4294967295
 80112b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80112b4:	f10a 0a01 	add.w	sl, sl, #1
 80112b8:	9304      	str	r3, [sp, #16]
 80112ba:	9307      	str	r3, [sp, #28]
 80112bc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80112c0:	931a      	str	r3, [sp, #104]	@ 0x68
 80112c2:	4654      	mov	r4, sl
 80112c4:	2205      	movs	r2, #5
 80112c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80112ca:	4853      	ldr	r0, [pc, #332]	@ (8011418 <_vfiprintf_r+0x21c>)
 80112cc:	f7ee ff80 	bl	80001d0 <memchr>
 80112d0:	9a04      	ldr	r2, [sp, #16]
 80112d2:	b9d8      	cbnz	r0, 801130c <_vfiprintf_r+0x110>
 80112d4:	06d1      	lsls	r1, r2, #27
 80112d6:	bf44      	itt	mi
 80112d8:	2320      	movmi	r3, #32
 80112da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80112de:	0713      	lsls	r3, r2, #28
 80112e0:	bf44      	itt	mi
 80112e2:	232b      	movmi	r3, #43	@ 0x2b
 80112e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80112e8:	f89a 3000 	ldrb.w	r3, [sl]
 80112ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80112ee:	d015      	beq.n	801131c <_vfiprintf_r+0x120>
 80112f0:	9a07      	ldr	r2, [sp, #28]
 80112f2:	4654      	mov	r4, sl
 80112f4:	2000      	movs	r0, #0
 80112f6:	f04f 0c0a 	mov.w	ip, #10
 80112fa:	4621      	mov	r1, r4
 80112fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011300:	3b30      	subs	r3, #48	@ 0x30
 8011302:	2b09      	cmp	r3, #9
 8011304:	d94b      	bls.n	801139e <_vfiprintf_r+0x1a2>
 8011306:	b1b0      	cbz	r0, 8011336 <_vfiprintf_r+0x13a>
 8011308:	9207      	str	r2, [sp, #28]
 801130a:	e014      	b.n	8011336 <_vfiprintf_r+0x13a>
 801130c:	eba0 0308 	sub.w	r3, r0, r8
 8011310:	fa09 f303 	lsl.w	r3, r9, r3
 8011314:	4313      	orrs	r3, r2
 8011316:	9304      	str	r3, [sp, #16]
 8011318:	46a2      	mov	sl, r4
 801131a:	e7d2      	b.n	80112c2 <_vfiprintf_r+0xc6>
 801131c:	9b03      	ldr	r3, [sp, #12]
 801131e:	1d19      	adds	r1, r3, #4
 8011320:	681b      	ldr	r3, [r3, #0]
 8011322:	9103      	str	r1, [sp, #12]
 8011324:	2b00      	cmp	r3, #0
 8011326:	bfbb      	ittet	lt
 8011328:	425b      	neglt	r3, r3
 801132a:	f042 0202 	orrlt.w	r2, r2, #2
 801132e:	9307      	strge	r3, [sp, #28]
 8011330:	9307      	strlt	r3, [sp, #28]
 8011332:	bfb8      	it	lt
 8011334:	9204      	strlt	r2, [sp, #16]
 8011336:	7823      	ldrb	r3, [r4, #0]
 8011338:	2b2e      	cmp	r3, #46	@ 0x2e
 801133a:	d10a      	bne.n	8011352 <_vfiprintf_r+0x156>
 801133c:	7863      	ldrb	r3, [r4, #1]
 801133e:	2b2a      	cmp	r3, #42	@ 0x2a
 8011340:	d132      	bne.n	80113a8 <_vfiprintf_r+0x1ac>
 8011342:	9b03      	ldr	r3, [sp, #12]
 8011344:	1d1a      	adds	r2, r3, #4
 8011346:	681b      	ldr	r3, [r3, #0]
 8011348:	9203      	str	r2, [sp, #12]
 801134a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801134e:	3402      	adds	r4, #2
 8011350:	9305      	str	r3, [sp, #20]
 8011352:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011428 <_vfiprintf_r+0x22c>
 8011356:	7821      	ldrb	r1, [r4, #0]
 8011358:	2203      	movs	r2, #3
 801135a:	4650      	mov	r0, sl
 801135c:	f7ee ff38 	bl	80001d0 <memchr>
 8011360:	b138      	cbz	r0, 8011372 <_vfiprintf_r+0x176>
 8011362:	9b04      	ldr	r3, [sp, #16]
 8011364:	eba0 000a 	sub.w	r0, r0, sl
 8011368:	2240      	movs	r2, #64	@ 0x40
 801136a:	4082      	lsls	r2, r0
 801136c:	4313      	orrs	r3, r2
 801136e:	3401      	adds	r4, #1
 8011370:	9304      	str	r3, [sp, #16]
 8011372:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011376:	4829      	ldr	r0, [pc, #164]	@ (801141c <_vfiprintf_r+0x220>)
 8011378:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801137c:	2206      	movs	r2, #6
 801137e:	f7ee ff27 	bl	80001d0 <memchr>
 8011382:	2800      	cmp	r0, #0
 8011384:	d03f      	beq.n	8011406 <_vfiprintf_r+0x20a>
 8011386:	4b26      	ldr	r3, [pc, #152]	@ (8011420 <_vfiprintf_r+0x224>)
 8011388:	bb1b      	cbnz	r3, 80113d2 <_vfiprintf_r+0x1d6>
 801138a:	9b03      	ldr	r3, [sp, #12]
 801138c:	3307      	adds	r3, #7
 801138e:	f023 0307 	bic.w	r3, r3, #7
 8011392:	3308      	adds	r3, #8
 8011394:	9303      	str	r3, [sp, #12]
 8011396:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011398:	443b      	add	r3, r7
 801139a:	9309      	str	r3, [sp, #36]	@ 0x24
 801139c:	e76a      	b.n	8011274 <_vfiprintf_r+0x78>
 801139e:	fb0c 3202 	mla	r2, ip, r2, r3
 80113a2:	460c      	mov	r4, r1
 80113a4:	2001      	movs	r0, #1
 80113a6:	e7a8      	b.n	80112fa <_vfiprintf_r+0xfe>
 80113a8:	2300      	movs	r3, #0
 80113aa:	3401      	adds	r4, #1
 80113ac:	9305      	str	r3, [sp, #20]
 80113ae:	4619      	mov	r1, r3
 80113b0:	f04f 0c0a 	mov.w	ip, #10
 80113b4:	4620      	mov	r0, r4
 80113b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80113ba:	3a30      	subs	r2, #48	@ 0x30
 80113bc:	2a09      	cmp	r2, #9
 80113be:	d903      	bls.n	80113c8 <_vfiprintf_r+0x1cc>
 80113c0:	2b00      	cmp	r3, #0
 80113c2:	d0c6      	beq.n	8011352 <_vfiprintf_r+0x156>
 80113c4:	9105      	str	r1, [sp, #20]
 80113c6:	e7c4      	b.n	8011352 <_vfiprintf_r+0x156>
 80113c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80113cc:	4604      	mov	r4, r0
 80113ce:	2301      	movs	r3, #1
 80113d0:	e7f0      	b.n	80113b4 <_vfiprintf_r+0x1b8>
 80113d2:	ab03      	add	r3, sp, #12
 80113d4:	9300      	str	r3, [sp, #0]
 80113d6:	462a      	mov	r2, r5
 80113d8:	4b12      	ldr	r3, [pc, #72]	@ (8011424 <_vfiprintf_r+0x228>)
 80113da:	a904      	add	r1, sp, #16
 80113dc:	4630      	mov	r0, r6
 80113de:	f7fb fe8f 	bl	800d100 <_printf_float>
 80113e2:	4607      	mov	r7, r0
 80113e4:	1c78      	adds	r0, r7, #1
 80113e6:	d1d6      	bne.n	8011396 <_vfiprintf_r+0x19a>
 80113e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80113ea:	07d9      	lsls	r1, r3, #31
 80113ec:	d405      	bmi.n	80113fa <_vfiprintf_r+0x1fe>
 80113ee:	89ab      	ldrh	r3, [r5, #12]
 80113f0:	059a      	lsls	r2, r3, #22
 80113f2:	d402      	bmi.n	80113fa <_vfiprintf_r+0x1fe>
 80113f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80113f6:	f7fc fe23 	bl	800e040 <__retarget_lock_release_recursive>
 80113fa:	89ab      	ldrh	r3, [r5, #12]
 80113fc:	065b      	lsls	r3, r3, #25
 80113fe:	f53f af1f 	bmi.w	8011240 <_vfiprintf_r+0x44>
 8011402:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011404:	e71e      	b.n	8011244 <_vfiprintf_r+0x48>
 8011406:	ab03      	add	r3, sp, #12
 8011408:	9300      	str	r3, [sp, #0]
 801140a:	462a      	mov	r2, r5
 801140c:	4b05      	ldr	r3, [pc, #20]	@ (8011424 <_vfiprintf_r+0x228>)
 801140e:	a904      	add	r1, sp, #16
 8011410:	4630      	mov	r0, r6
 8011412:	f7fc f90d 	bl	800d630 <_printf_i>
 8011416:	e7e4      	b.n	80113e2 <_vfiprintf_r+0x1e6>
 8011418:	08011b05 	.word	0x08011b05
 801141c:	08011b0f 	.word	0x08011b0f
 8011420:	0800d101 	.word	0x0800d101
 8011424:	080111d7 	.word	0x080111d7
 8011428:	08011b0b 	.word	0x08011b0b

0801142c <__swbuf_r>:
 801142c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801142e:	460e      	mov	r6, r1
 8011430:	4614      	mov	r4, r2
 8011432:	4605      	mov	r5, r0
 8011434:	b118      	cbz	r0, 801143e <__swbuf_r+0x12>
 8011436:	6a03      	ldr	r3, [r0, #32]
 8011438:	b90b      	cbnz	r3, 801143e <__swbuf_r+0x12>
 801143a:	f7fc fcb1 	bl	800dda0 <__sinit>
 801143e:	69a3      	ldr	r3, [r4, #24]
 8011440:	60a3      	str	r3, [r4, #8]
 8011442:	89a3      	ldrh	r3, [r4, #12]
 8011444:	071a      	lsls	r2, r3, #28
 8011446:	d501      	bpl.n	801144c <__swbuf_r+0x20>
 8011448:	6923      	ldr	r3, [r4, #16]
 801144a:	b943      	cbnz	r3, 801145e <__swbuf_r+0x32>
 801144c:	4621      	mov	r1, r4
 801144e:	4628      	mov	r0, r5
 8011450:	f000 f82a 	bl	80114a8 <__swsetup_r>
 8011454:	b118      	cbz	r0, 801145e <__swbuf_r+0x32>
 8011456:	f04f 37ff 	mov.w	r7, #4294967295
 801145a:	4638      	mov	r0, r7
 801145c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801145e:	6823      	ldr	r3, [r4, #0]
 8011460:	6922      	ldr	r2, [r4, #16]
 8011462:	1a98      	subs	r0, r3, r2
 8011464:	6963      	ldr	r3, [r4, #20]
 8011466:	b2f6      	uxtb	r6, r6
 8011468:	4283      	cmp	r3, r0
 801146a:	4637      	mov	r7, r6
 801146c:	dc05      	bgt.n	801147a <__swbuf_r+0x4e>
 801146e:	4621      	mov	r1, r4
 8011470:	4628      	mov	r0, r5
 8011472:	f7ff fa7b 	bl	801096c <_fflush_r>
 8011476:	2800      	cmp	r0, #0
 8011478:	d1ed      	bne.n	8011456 <__swbuf_r+0x2a>
 801147a:	68a3      	ldr	r3, [r4, #8]
 801147c:	3b01      	subs	r3, #1
 801147e:	60a3      	str	r3, [r4, #8]
 8011480:	6823      	ldr	r3, [r4, #0]
 8011482:	1c5a      	adds	r2, r3, #1
 8011484:	6022      	str	r2, [r4, #0]
 8011486:	701e      	strb	r6, [r3, #0]
 8011488:	6962      	ldr	r2, [r4, #20]
 801148a:	1c43      	adds	r3, r0, #1
 801148c:	429a      	cmp	r2, r3
 801148e:	d004      	beq.n	801149a <__swbuf_r+0x6e>
 8011490:	89a3      	ldrh	r3, [r4, #12]
 8011492:	07db      	lsls	r3, r3, #31
 8011494:	d5e1      	bpl.n	801145a <__swbuf_r+0x2e>
 8011496:	2e0a      	cmp	r6, #10
 8011498:	d1df      	bne.n	801145a <__swbuf_r+0x2e>
 801149a:	4621      	mov	r1, r4
 801149c:	4628      	mov	r0, r5
 801149e:	f7ff fa65 	bl	801096c <_fflush_r>
 80114a2:	2800      	cmp	r0, #0
 80114a4:	d0d9      	beq.n	801145a <__swbuf_r+0x2e>
 80114a6:	e7d6      	b.n	8011456 <__swbuf_r+0x2a>

080114a8 <__swsetup_r>:
 80114a8:	b538      	push	{r3, r4, r5, lr}
 80114aa:	4b29      	ldr	r3, [pc, #164]	@ (8011550 <__swsetup_r+0xa8>)
 80114ac:	4605      	mov	r5, r0
 80114ae:	6818      	ldr	r0, [r3, #0]
 80114b0:	460c      	mov	r4, r1
 80114b2:	b118      	cbz	r0, 80114bc <__swsetup_r+0x14>
 80114b4:	6a03      	ldr	r3, [r0, #32]
 80114b6:	b90b      	cbnz	r3, 80114bc <__swsetup_r+0x14>
 80114b8:	f7fc fc72 	bl	800dda0 <__sinit>
 80114bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80114c0:	0719      	lsls	r1, r3, #28
 80114c2:	d422      	bmi.n	801150a <__swsetup_r+0x62>
 80114c4:	06da      	lsls	r2, r3, #27
 80114c6:	d407      	bmi.n	80114d8 <__swsetup_r+0x30>
 80114c8:	2209      	movs	r2, #9
 80114ca:	602a      	str	r2, [r5, #0]
 80114cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80114d0:	81a3      	strh	r3, [r4, #12]
 80114d2:	f04f 30ff 	mov.w	r0, #4294967295
 80114d6:	e033      	b.n	8011540 <__swsetup_r+0x98>
 80114d8:	0758      	lsls	r0, r3, #29
 80114da:	d512      	bpl.n	8011502 <__swsetup_r+0x5a>
 80114dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80114de:	b141      	cbz	r1, 80114f2 <__swsetup_r+0x4a>
 80114e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80114e4:	4299      	cmp	r1, r3
 80114e6:	d002      	beq.n	80114ee <__swsetup_r+0x46>
 80114e8:	4628      	mov	r0, r5
 80114ea:	f7fd fc35 	bl	800ed58 <_free_r>
 80114ee:	2300      	movs	r3, #0
 80114f0:	6363      	str	r3, [r4, #52]	@ 0x34
 80114f2:	89a3      	ldrh	r3, [r4, #12]
 80114f4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80114f8:	81a3      	strh	r3, [r4, #12]
 80114fa:	2300      	movs	r3, #0
 80114fc:	6063      	str	r3, [r4, #4]
 80114fe:	6923      	ldr	r3, [r4, #16]
 8011500:	6023      	str	r3, [r4, #0]
 8011502:	89a3      	ldrh	r3, [r4, #12]
 8011504:	f043 0308 	orr.w	r3, r3, #8
 8011508:	81a3      	strh	r3, [r4, #12]
 801150a:	6923      	ldr	r3, [r4, #16]
 801150c:	b94b      	cbnz	r3, 8011522 <__swsetup_r+0x7a>
 801150e:	89a3      	ldrh	r3, [r4, #12]
 8011510:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011514:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011518:	d003      	beq.n	8011522 <__swsetup_r+0x7a>
 801151a:	4621      	mov	r1, r4
 801151c:	4628      	mov	r0, r5
 801151e:	f000 f88b 	bl	8011638 <__smakebuf_r>
 8011522:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011526:	f013 0201 	ands.w	r2, r3, #1
 801152a:	d00a      	beq.n	8011542 <__swsetup_r+0x9a>
 801152c:	2200      	movs	r2, #0
 801152e:	60a2      	str	r2, [r4, #8]
 8011530:	6962      	ldr	r2, [r4, #20]
 8011532:	4252      	negs	r2, r2
 8011534:	61a2      	str	r2, [r4, #24]
 8011536:	6922      	ldr	r2, [r4, #16]
 8011538:	b942      	cbnz	r2, 801154c <__swsetup_r+0xa4>
 801153a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801153e:	d1c5      	bne.n	80114cc <__swsetup_r+0x24>
 8011540:	bd38      	pop	{r3, r4, r5, pc}
 8011542:	0799      	lsls	r1, r3, #30
 8011544:	bf58      	it	pl
 8011546:	6962      	ldrpl	r2, [r4, #20]
 8011548:	60a2      	str	r2, [r4, #8]
 801154a:	e7f4      	b.n	8011536 <__swsetup_r+0x8e>
 801154c:	2000      	movs	r0, #0
 801154e:	e7f7      	b.n	8011540 <__swsetup_r+0x98>
 8011550:	20000058 	.word	0x20000058

08011554 <_raise_r>:
 8011554:	291f      	cmp	r1, #31
 8011556:	b538      	push	{r3, r4, r5, lr}
 8011558:	4605      	mov	r5, r0
 801155a:	460c      	mov	r4, r1
 801155c:	d904      	bls.n	8011568 <_raise_r+0x14>
 801155e:	2316      	movs	r3, #22
 8011560:	6003      	str	r3, [r0, #0]
 8011562:	f04f 30ff 	mov.w	r0, #4294967295
 8011566:	bd38      	pop	{r3, r4, r5, pc}
 8011568:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801156a:	b112      	cbz	r2, 8011572 <_raise_r+0x1e>
 801156c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011570:	b94b      	cbnz	r3, 8011586 <_raise_r+0x32>
 8011572:	4628      	mov	r0, r5
 8011574:	f000 f830 	bl	80115d8 <_getpid_r>
 8011578:	4622      	mov	r2, r4
 801157a:	4601      	mov	r1, r0
 801157c:	4628      	mov	r0, r5
 801157e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011582:	f000 b817 	b.w	80115b4 <_kill_r>
 8011586:	2b01      	cmp	r3, #1
 8011588:	d00a      	beq.n	80115a0 <_raise_r+0x4c>
 801158a:	1c59      	adds	r1, r3, #1
 801158c:	d103      	bne.n	8011596 <_raise_r+0x42>
 801158e:	2316      	movs	r3, #22
 8011590:	6003      	str	r3, [r0, #0]
 8011592:	2001      	movs	r0, #1
 8011594:	e7e7      	b.n	8011566 <_raise_r+0x12>
 8011596:	2100      	movs	r1, #0
 8011598:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801159c:	4620      	mov	r0, r4
 801159e:	4798      	blx	r3
 80115a0:	2000      	movs	r0, #0
 80115a2:	e7e0      	b.n	8011566 <_raise_r+0x12>

080115a4 <raise>:
 80115a4:	4b02      	ldr	r3, [pc, #8]	@ (80115b0 <raise+0xc>)
 80115a6:	4601      	mov	r1, r0
 80115a8:	6818      	ldr	r0, [r3, #0]
 80115aa:	f7ff bfd3 	b.w	8011554 <_raise_r>
 80115ae:	bf00      	nop
 80115b0:	20000058 	.word	0x20000058

080115b4 <_kill_r>:
 80115b4:	b538      	push	{r3, r4, r5, lr}
 80115b6:	4d07      	ldr	r5, [pc, #28]	@ (80115d4 <_kill_r+0x20>)
 80115b8:	2300      	movs	r3, #0
 80115ba:	4604      	mov	r4, r0
 80115bc:	4608      	mov	r0, r1
 80115be:	4611      	mov	r1, r2
 80115c0:	602b      	str	r3, [r5, #0]
 80115c2:	f7f2 f99f 	bl	8003904 <_kill>
 80115c6:	1c43      	adds	r3, r0, #1
 80115c8:	d102      	bne.n	80115d0 <_kill_r+0x1c>
 80115ca:	682b      	ldr	r3, [r5, #0]
 80115cc:	b103      	cbz	r3, 80115d0 <_kill_r+0x1c>
 80115ce:	6023      	str	r3, [r4, #0]
 80115d0:	bd38      	pop	{r3, r4, r5, pc}
 80115d2:	bf00      	nop
 80115d4:	200030fc 	.word	0x200030fc

080115d8 <_getpid_r>:
 80115d8:	f7f2 b98c 	b.w	80038f4 <_getpid>

080115dc <_malloc_usable_size_r>:
 80115dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80115e0:	1f18      	subs	r0, r3, #4
 80115e2:	2b00      	cmp	r3, #0
 80115e4:	bfbc      	itt	lt
 80115e6:	580b      	ldrlt	r3, [r1, r0]
 80115e8:	18c0      	addlt	r0, r0, r3
 80115ea:	4770      	bx	lr

080115ec <__swhatbuf_r>:
 80115ec:	b570      	push	{r4, r5, r6, lr}
 80115ee:	460c      	mov	r4, r1
 80115f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80115f4:	2900      	cmp	r1, #0
 80115f6:	b096      	sub	sp, #88	@ 0x58
 80115f8:	4615      	mov	r5, r2
 80115fa:	461e      	mov	r6, r3
 80115fc:	da0d      	bge.n	801161a <__swhatbuf_r+0x2e>
 80115fe:	89a3      	ldrh	r3, [r4, #12]
 8011600:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011604:	f04f 0100 	mov.w	r1, #0
 8011608:	bf14      	ite	ne
 801160a:	2340      	movne	r3, #64	@ 0x40
 801160c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011610:	2000      	movs	r0, #0
 8011612:	6031      	str	r1, [r6, #0]
 8011614:	602b      	str	r3, [r5, #0]
 8011616:	b016      	add	sp, #88	@ 0x58
 8011618:	bd70      	pop	{r4, r5, r6, pc}
 801161a:	466a      	mov	r2, sp
 801161c:	f000 f848 	bl	80116b0 <_fstat_r>
 8011620:	2800      	cmp	r0, #0
 8011622:	dbec      	blt.n	80115fe <__swhatbuf_r+0x12>
 8011624:	9901      	ldr	r1, [sp, #4]
 8011626:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801162a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801162e:	4259      	negs	r1, r3
 8011630:	4159      	adcs	r1, r3
 8011632:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011636:	e7eb      	b.n	8011610 <__swhatbuf_r+0x24>

08011638 <__smakebuf_r>:
 8011638:	898b      	ldrh	r3, [r1, #12]
 801163a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801163c:	079d      	lsls	r5, r3, #30
 801163e:	4606      	mov	r6, r0
 8011640:	460c      	mov	r4, r1
 8011642:	d507      	bpl.n	8011654 <__smakebuf_r+0x1c>
 8011644:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011648:	6023      	str	r3, [r4, #0]
 801164a:	6123      	str	r3, [r4, #16]
 801164c:	2301      	movs	r3, #1
 801164e:	6163      	str	r3, [r4, #20]
 8011650:	b003      	add	sp, #12
 8011652:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011654:	ab01      	add	r3, sp, #4
 8011656:	466a      	mov	r2, sp
 8011658:	f7ff ffc8 	bl	80115ec <__swhatbuf_r>
 801165c:	9f00      	ldr	r7, [sp, #0]
 801165e:	4605      	mov	r5, r0
 8011660:	4639      	mov	r1, r7
 8011662:	4630      	mov	r0, r6
 8011664:	f7fd fbec 	bl	800ee40 <_malloc_r>
 8011668:	b948      	cbnz	r0, 801167e <__smakebuf_r+0x46>
 801166a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801166e:	059a      	lsls	r2, r3, #22
 8011670:	d4ee      	bmi.n	8011650 <__smakebuf_r+0x18>
 8011672:	f023 0303 	bic.w	r3, r3, #3
 8011676:	f043 0302 	orr.w	r3, r3, #2
 801167a:	81a3      	strh	r3, [r4, #12]
 801167c:	e7e2      	b.n	8011644 <__smakebuf_r+0xc>
 801167e:	89a3      	ldrh	r3, [r4, #12]
 8011680:	6020      	str	r0, [r4, #0]
 8011682:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011686:	81a3      	strh	r3, [r4, #12]
 8011688:	9b01      	ldr	r3, [sp, #4]
 801168a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801168e:	b15b      	cbz	r3, 80116a8 <__smakebuf_r+0x70>
 8011690:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011694:	4630      	mov	r0, r6
 8011696:	f000 f81d 	bl	80116d4 <_isatty_r>
 801169a:	b128      	cbz	r0, 80116a8 <__smakebuf_r+0x70>
 801169c:	89a3      	ldrh	r3, [r4, #12]
 801169e:	f023 0303 	bic.w	r3, r3, #3
 80116a2:	f043 0301 	orr.w	r3, r3, #1
 80116a6:	81a3      	strh	r3, [r4, #12]
 80116a8:	89a3      	ldrh	r3, [r4, #12]
 80116aa:	431d      	orrs	r5, r3
 80116ac:	81a5      	strh	r5, [r4, #12]
 80116ae:	e7cf      	b.n	8011650 <__smakebuf_r+0x18>

080116b0 <_fstat_r>:
 80116b0:	b538      	push	{r3, r4, r5, lr}
 80116b2:	4d07      	ldr	r5, [pc, #28]	@ (80116d0 <_fstat_r+0x20>)
 80116b4:	2300      	movs	r3, #0
 80116b6:	4604      	mov	r4, r0
 80116b8:	4608      	mov	r0, r1
 80116ba:	4611      	mov	r1, r2
 80116bc:	602b      	str	r3, [r5, #0]
 80116be:	f7f2 f981 	bl	80039c4 <_fstat>
 80116c2:	1c43      	adds	r3, r0, #1
 80116c4:	d102      	bne.n	80116cc <_fstat_r+0x1c>
 80116c6:	682b      	ldr	r3, [r5, #0]
 80116c8:	b103      	cbz	r3, 80116cc <_fstat_r+0x1c>
 80116ca:	6023      	str	r3, [r4, #0]
 80116cc:	bd38      	pop	{r3, r4, r5, pc}
 80116ce:	bf00      	nop
 80116d0:	200030fc 	.word	0x200030fc

080116d4 <_isatty_r>:
 80116d4:	b538      	push	{r3, r4, r5, lr}
 80116d6:	4d06      	ldr	r5, [pc, #24]	@ (80116f0 <_isatty_r+0x1c>)
 80116d8:	2300      	movs	r3, #0
 80116da:	4604      	mov	r4, r0
 80116dc:	4608      	mov	r0, r1
 80116de:	602b      	str	r3, [r5, #0]
 80116e0:	f7f2 f980 	bl	80039e4 <_isatty>
 80116e4:	1c43      	adds	r3, r0, #1
 80116e6:	d102      	bne.n	80116ee <_isatty_r+0x1a>
 80116e8:	682b      	ldr	r3, [r5, #0]
 80116ea:	b103      	cbz	r3, 80116ee <_isatty_r+0x1a>
 80116ec:	6023      	str	r3, [r4, #0]
 80116ee:	bd38      	pop	{r3, r4, r5, pc}
 80116f0:	200030fc 	.word	0x200030fc

080116f4 <_init>:
 80116f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80116f6:	bf00      	nop
 80116f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80116fa:	bc08      	pop	{r3}
 80116fc:	469e      	mov	lr, r3
 80116fe:	4770      	bx	lr

08011700 <_fini>:
 8011700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011702:	bf00      	nop
 8011704:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011706:	bc08      	pop	{r3}
 8011708:	469e      	mov	lr, r3
 801170a:	4770      	bx	lr
