Created a DragonFly topology with dimension 4

****************************************************************
*                      CasHMC version 1.1                      *
*            Date : 2018/08/03      Time : 00:29:26            *
****************************************************************

 = Log folder generating information
   Result folder already exists (./result/)

   === Simulation start === 
  [ graph/CasHMC_plot_no0.dat ] is generated
  [ graph/CasHMC_plot_no0.gnuplot ] is generated

in case when the program exits with an error, please run the following command
kill -9 35685 
  -- {54223} cmd: /home/sungkeun/git/active-routing-fullsim-cache-granularity-2/pin/intel64/bin/pinbin -t /home/sungkeun/git/active-routing-fullsim-cache-granularity-2/Pthread/mypthreadtool -port 54223 -skip_first 0 -run_roi true -- ./sgemm -i 4096,4096,4096 -n 16 -s 1 -t 4 
initiating context at the begining ...
  -- [           0]: {54223} thread 0 is created
finish context initialization ...
NYI: __pthread_initialize_minimal at: 0x45e0c0
NYI: __linkin_atfork at: 0x4b9bd0
Generate 4096x4096 matrix
Generate 4096x4096 matrix
I am in ::::::::::::::::::::::::::::::::::: ROI-Begin
[MCSIM-HOOKS] ROI begin
m: 4096, n: 4096, k: 4096, lda: 4096, ldb: 4096, ldc: 4096, nthreads: 16
  -- [       50760]: {54223} thread 1 is created
  -- [       50760]: {54223} thread 2 is created
  -- [       50760]: {54223} thread 3 is created
  -- [       50760]: {54223} thread 4 is created
  -- [       50760]: {54223} thread 5 is created
  -- [       50760]: {54223} thread 6 is created
  -- [       50760]: {54223} thread 7 is created
  -- [       50760]: {54223} thread 8 is created
  -- [       50760]: {54223} thread 9 is created
  -- [       50760]: {54223} thread 10 is created
  -- [       50760]: {54223} thread 11 is created
  -- [       52510]: {54223} thread 12 is created
  -- [       52510]: {54223} thread 13 is created
  -- [       52510]: {54223} thread 14 is created
  -- [       52510]: {54223} thread 15 is created
  -- [      182680]: {54223} thread 12 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [      188090]: {54223} thread 13 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [      193830]: {54223} thread 14 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [      196020]: {54223} thread 15 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [      200550]: {54223} thread 5 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [      202620]: {54223} thread 4 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [      203890]: {54223} thread 6 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [      206260]: {54223} thread 7 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [      209500]: {54223} thread 9 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [      210540]: {54223} thread 11 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [      210640]: {54223} thread 8 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [      211120]: {54223} thread 10 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [      224340]: {54223} thread 3 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [      226980]: {54223} thread 1 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [      227370]: {54223} thread 2 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
I am in ::::::::::::::::::::::::::::::::::: ROI-End
[MCSIM-HOOKS] ROI end
GFLOPs = 6.36447
IO        : 158.456229
Compute   : 21.594715
Timer Wall Time: 181.289337
  -- [      227370]: {54223} thread 0 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- {54223} total number of unsimulated (ins, rd, wr, rd_2nd): (3615, 939, 589, 0)
  -- {54223} (cond_broadcast, cond_signal, cond_wait, barrier) = (0, 0, 0, 16)
Pthread Tool ngather: 64
 -- event became empty at cycle = 239430 num_threads 
  -- event became empty at cycle = 239430
  -- th[  0] fetched 12095 instrs
  -- th[  1] fetched 10433 instrs
  -- th[  2] fetched 10433 instrs
  -- th[  3] fetched 10433 instrs
  -- th[  4] fetched 10433 instrs
  -- th[  5] fetched 10433 instrs
  -- th[  6] fetched 10433 instrs
  -- th[  7] fetched 10433 instrs
  -- th[  8] fetched 10433 instrs
  -- th[  9] fetched 10433 instrs
  -- th[ 10] fetched 10433 instrs
  -- th[ 11] fetched 10433 instrs
  -- th[ 12] fetched 10433 instrs
  -- th[ 13] fetched 10433 instrs
  -- th[ 14] fetched 10433 instrs
  -- th[ 15] fetched 10433 instrs
  -- total number of fetched instructions : 168590 (IPC =   7.041)
  -- total number of ticks: 239430 , cycles: 23943
  -- total number of mem accs : 233
  -- total number of updates : 16384
  -- total number of gathers : 64
  -- total ngather recieved : 64
  -- total ngather to o3cores : 64
  -- total number of back invalidations : 0
  -- average update request latency : 48.2134
  -- average update stalls in hmc controllers : 19.4913
  -- average update roundtrip latency : 84.2132
  -- average gather roundtrip latency : 1779.58
  -- OOO [  0] : fetched      12095 instrs, branch (miss, access)=(       93,       1330)=   6.99%, nacks= 2210, x87_ops= 0, call_ops= 58, latest_ip= 0x400cc0, num_read= 1523, num_write= 506, tot_mem_wr_time= 1627700, tot_mem_rd_time= 1946570, tot_dep_dist= 866445
  -- OOO [  1] : fetched      10433 instrs, branch (miss, access)=(       11,       1045)=   1.05%, nacks= 64, x87_ops= 0, call_ops= 1, latest_ip= 0x7ffff6ad2980, num_read= 1101, num_write= 30, tot_mem_wr_time= 45060, tot_mem_rd_time= 52560, tot_dep_dist= 835605
  -- OOO [  2] : fetched      10433 instrs, branch (miss, access)=(       11,       1045)=   1.05%, nacks= 42, x87_ops= 0, call_ops= 1, latest_ip= 0x7ffff6ad2980, num_read= 1101, num_write= 30, tot_mem_wr_time= 74350, tot_mem_rd_time= 81510, tot_dep_dist= 834266
  -- OOO [  3] : fetched      10433 instrs, branch (miss, access)=(       11,       1045)=   1.05%, nacks= 52, x87_ops= 0, call_ops= 1, latest_ip= 0x7ffff6ad2980, num_read= 1101, num_write= 30, tot_mem_wr_time= 47320, tot_mem_rd_time= 51540, tot_dep_dist= 836428
  -- OOO [  4] : fetched      10433 instrs, branch (miss, access)=(       11,       1045)=   1.05%, nacks= 54, x87_ops= 0, call_ops= 1, latest_ip= 0x7ffff6ad2980, num_read= 1101, num_write= 30, tot_mem_wr_time= 106960, tot_mem_rd_time= 121450, tot_dep_dist= 829397
  -- OOO [  5] : fetched      10433 instrs, branch (miss, access)=(       11,       1045)=   1.05%, nacks= 62, x87_ops= 0, call_ops= 1, latest_ip= 0x7ffff6ad2980, num_read= 1101, num_write= 30, tot_mem_wr_time= 47840, tot_mem_rd_time= 50310, tot_dep_dist= 831567
  -- OOO [  6] : fetched      10433 instrs, branch (miss, access)=(       11,       1045)=   1.05%, nacks= 44, x87_ops= 0, call_ops= 1, latest_ip= 0x7ffff6ad2980, num_read= 1101, num_write= 30, tot_mem_wr_time= 86950, tot_mem_rd_time= 90320, tot_dep_dist= 829235
  -- OOO [  7] : fetched      10433 instrs, branch (miss, access)=(       11,       1045)=   1.05%, nacks= 41, x87_ops= 0, call_ops= 1, latest_ip= 0x7ffff6ad2980, num_read= 1101, num_write= 30, tot_mem_wr_time= 39850, tot_mem_rd_time= 44410, tot_dep_dist= 827380
  -- OOO [  8] : fetched      10433 instrs, branch (miss, access)=(       11,       1045)=   1.05%, nacks= 62, x87_ops= 0, call_ops= 1, latest_ip= 0x7ffff6ad2980, num_read= 1101, num_write= 30, tot_mem_wr_time= 87960, tot_mem_rd_time= 105840, tot_dep_dist= 829151
  -- OOO [  9] : fetched      10433 instrs, branch (miss, access)=(       11,       1045)=   1.05%, nacks= 52, x87_ops= 0, call_ops= 1, latest_ip= 0x7ffff6ad2980, num_read= 1101, num_write= 30, tot_mem_wr_time= 38930, tot_mem_rd_time= 43070, tot_dep_dist= 828537
  -- OOO [ 10] : fetched      10433 instrs, branch (miss, access)=(       11,       1045)=   1.05%, nacks= 43, x87_ops= 0, call_ops= 1, latest_ip= 0x7ffff6ad2980, num_read= 1101, num_write= 30, tot_mem_wr_time= 83390, tot_mem_rd_time= 87600, tot_dep_dist= 828702
  -- OOO [ 11] : fetched      10433 instrs, branch (miss, access)=(       11,       1045)=   1.05%, nacks= 58, x87_ops= 0, call_ops= 1, latest_ip= 0x7ffff6ad2980, num_read= 1101, num_write= 30, tot_mem_wr_time= 48550, tot_mem_rd_time= 57540, tot_dep_dist= 828288
  -- OOO [ 12] : fetched      10433 instrs, branch (miss, access)=(       11,       1045)=   1.05%, nacks= 43, x87_ops= 0, call_ops= 1, latest_ip= 0x7ffff6ad2980, num_read= 1101, num_write= 30, tot_mem_wr_time= 98110, tot_mem_rd_time= 118860, tot_dep_dist= 815750
  -- OOO [ 13] : fetched      10433 instrs, branch (miss, access)=(       11,       1045)=   1.05%, nacks= 45, x87_ops= 0, call_ops= 1, latest_ip= 0x7ffff6ad2980, num_read= 1101, num_write= 30, tot_mem_wr_time= 57150, tot_mem_rd_time= 71190, tot_dep_dist= 819954
  -- OOO [ 14] : fetched      10433 instrs, branch (miss, access)=(       11,       1045)=   1.05%, nacks= 46, x87_ops= 0, call_ops= 1, latest_ip= 0x7ffff6ad2980, num_read= 1101, num_write= 30, tot_mem_wr_time= 93170, tot_mem_rd_time= 104110, tot_dep_dist= 818618
  -- OOO [ 15] : fetched      10433 instrs, branch (miss, access)=(       11,       1045)=   1.05%, nacks= 84, x87_ops= 0, call_ops= 1, latest_ip= 0x7ffff6ad2980, num_read= 1101, num_write= 30, tot_mem_wr_time= 68890, tot_mem_rd_time= 82080, tot_dep_dist= 817845
  -- L2$ [  0] : RD (miss, access)=(        134,        210)=  63.81%
 L2$ (i,e,s,m,tr) ratio=( 998,    1,    0,    0,    0), num_dirty_lines (pid:#) = 
  -- L2$ [  1] : RD (miss, access)=(          1,          1)= 100.00%
 L2$ (i,e,s,m,tr) ratio=( 999,    0,    0,    0,    0), num_dirty_lines (pid:#) = 
  -- L2$ [  2] : RD (miss, access)=(         40,         40)= 100.00%
  -- L2$ [  2] : WR (miss, access)=(         24,         44)=  54.55%
  -- L2$ [  2] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,          0,          0,         20,          0,          0)
  -- L2$ [  2] : EV_from_L1 (miss, access)=(          0,         20)= 0.00%,  L2$ (i,e,s,m,tr) ratio=( 996,    1,    0,    2,    0), num_dirty_lines (pid:#) = 0 : 44 , 
  -- L2$ [  3] : RD (miss, access)=(         46,         46)= 100.00%
  -- L2$ [  3] : WR (miss, access)=(          0,         44)=   0.00%
  -- L2$ [  3] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,          0,          0,         44,          0,          0)
  -- L2$ [  3] : EV_from_L1 (miss, access)=(          0,         12)= 0.00%,  L2$ (i,e,s,m,tr) ratio=( 997,    0,    0,    2,    0), num_dirty_lines (pid:#) = 0 : 44 , 
  -- L2$ [  4] : RD (miss, access)=(         12,         12)= 100.00%
  -- L2$ [  4] : WR (miss, access)=(          0,          3)=   0.00%
  -- L2$ [  4] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,          0,          0,          3,          0,          0)
 L2$ (i,e,s,m,tr) ratio=( 999,    0,    0,    0,    0), num_dirty_lines (pid:#) = 0 : 3 , 
  -- L2$ [  5] : RD (miss, access)=(          4,          4)= 100.00%
  -- L2$ [  5] : WR (miss, access)=(          0,          1)=   0.00%
  -- L2$ [  5] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,          0,          0,          1,          0,          0)
 L2$ (i,e,s,m,tr) ratio=( 999,    0,    0,    0,    0), num_dirty_lines (pid:#) = 0 : 1 , 
  -- L2$ [  6] : RD (miss, access)=(          1,         15)=   6.67%
 L2$ (i,e,s,m,tr) ratio=( 999,    0,    0,    0,    0), num_dirty_lines (pid:#) = 
  -- L2$ [  7] : RD (miss, access)=(         17,         17)= 100.00%
 L2$ (i,e,s,m,tr) ratio=( 998,    1,    0,    0,    0), num_dirty_lines (pid:#) = 
  -- L2$ [  8] : WR (miss, access)=(         12,         12)= 100.00%
 L2$ (i,e,s,m,tr) ratio=( 999,    0,    0,    0,    0), num_dirty_lines (pid:#) = 0 : 12 , 
  -- L2$ [  9] : WR (miss, access)=(         10,         10)= 100.00%
 L2$ (i,e,s,m,tr) ratio=( 999,    0,    0,    0,    0), num_dirty_lines (pid:#) = 0 : 10 , 
  -- L2$ [ 11] : RD (miss, access)=(          1,          1)= 100.00%
 L2$ (i,e,s,m,tr) ratio=( 999,    0,    0,    0,    0), num_dirty_lines (pid:#) = 
  -- L2$ [ 13] : RD (miss, access)=(          1,         15)=   6.67%
 L2$ (i,e,s,m,tr) ratio=( 999,    0,    0,    0,    0), num_dirty_lines (pid:#) = 
  -- L2$ [ 15] : RD (miss, access)=(          7,         39)=  17.95%
  -- L2$ [ 15] : WR (miss, access)=(         28,         33)=  84.85%
  -- L2$ [ 15] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(         20,          0,         20,          1,          0,          0)
  -- L2$ [ 15] : EV_from_L1 (miss, access)=(          0,          1)= 0.00%,  L2$ (i,e,s,m,tr) ratio=( 997,    0,    0,    1,    0), num_dirty_lines (pid:#) = 0 : 29 , 
  -- Dir [  0] : (i->tr, e->tr, s->tr, m->tr, m->i, tr->i, tr->e, tr->s, tr->m) = (41, 17, 0, 0, 0, 0, 29, 0, 29)
  -- Dir [  0] : (nack, bypass, evict, invalidate, from_mc, dir_acc, dir_$_miss, dir_$_retry, dir_$_evict, back_invalidate, dir_active_retry) = (0, 0, 0, 0, 41, 8308, 41, 0, 0, 0, 0), 41, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 
  -- Dir [  1] : (i->tr, e->tr, s->tr, m->tr, m->i, tr->i, tr->e, tr->s, tr->m) = (52, 18, 0, 0, 0, 0, 40, 0, 30)
  -- Dir [  1] : (nack, bypass, evict, invalidate, from_mc, dir_acc, dir_$_miss, dir_$_retry, dir_$_evict, back_invalidate, dir_active_retry) = (0, 0, 0, 0, 52, 8332, 52, 0, 0, 0, 0), 52, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 
  -- Dir [  2] : (i->tr, e->tr, s->tr, m->tr, m->i, tr->i, tr->e, tr->s, tr->m) = (90, 16, 0, 0, 0, 0, 57, 0, 49)
  -- Dir [  2] : (nack, bypass, evict, invalidate, from_mc, dir_acc, dir_$_miss, dir_$_retry, dir_$_evict, back_invalidate, dir_active_retry) = (0, 0, 0, 0, 90, 8404, 90, 0, 0, 0, 0), 90, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 
  -- Dir [  3] : (i->tr, e->tr, s->tr, m->tr, m->i, tr->i, tr->e, tr->s, tr->m) = (50, 18, 0, 0, 0, 0, 33, 0, 35)
  -- Dir [  3] : (nack, bypass, evict, invalidate, from_mc, dir_acc, dir_$_miss, dir_$_retry, dir_$_evict, back_invalidate, dir_active_retry) = (0, 0, 0, 0, 50, 8328, 50, 0, 0, 0, 0), 50, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 
  -- HMCCtrl [0] : (rd, wr, evict, update, gather) = (      41,        0,        0,     4096,       16), (avg_rd_stall, avg_wr_stall, avg_ev_stall, avg_rd_mem, avg_wr_mem, avg_ev_mem [cycles]) = (   12.22,     -nan,     -nan,   386.73,     -nan,     -nan), (avg_update_req, avg_update_stall [cycles]) = (   57.15,    53.49)
(ct_hmc, 0) [req_event: 0] [outstanding_req: 0] [tran_buf: 0] [active_update_event: 0] [active_gather_event: 0] [pending_active_updates: 0] [resp_queue: 0]
  -- HMCCtrl [1] : (rd, wr, evict, update, gather) = (      52,        0,        0,     4096,       16), (avg_rd_stall, avg_wr_stall, avg_ev_stall, avg_rd_mem, avg_wr_mem, avg_ev_mem [cycles]) = (    0.04,     -nan,     -nan,   319.33,     -nan,     -nan), (avg_update_req, avg_update_stall [cycles]) = (   35.66,     0.29)
(ct_hmc, 1) [req_event: 0] [outstanding_req: 0] [tran_buf: 0] [active_update_event: 0] [active_gather_event: 0] [pending_active_updates: 0] [resp_queue: 0]
  -- HMCCtrl [2] : (rd, wr, evict, update, gather) = (      90,        0,        0,     4096,       16), (avg_rd_stall, avg_wr_stall, avg_ev_stall, avg_rd_mem, avg_wr_mem, avg_ev_mem [cycles]) = (    0.68,     -nan,     -nan,   183.20,     -nan,     -nan), (avg_update_req, avg_update_stall [cycles]) = (   53.43,     4.07)
(ct_hmc, 2) [req_event: 0] [outstanding_req: 0] [tran_buf: 0] [active_update_event: 0] [active_gather_event: 0] [pending_active_updates: 0] [resp_queue: 0]
  -- HMCCtrl [3] : (rd, wr, evict, update, gather) = (      50,        0,        0,     4096,       16), (avg_rd_stall, avg_wr_stall, avg_ev_stall, avg_rd_mem, avg_wr_mem, avg_ev_mem [cycles]) = (   12.60,     -nan,     -nan,   265.60,     -nan,     -nan), (avg_update_req, avg_update_stall [cycles]) = (   46.62,    20.12)
(ct_hmc, 3) [req_event: 0] [outstanding_req: 0] [tran_buf: 0] [active_update_event: 0] [active_gather_event: 0] [pending_active_updates: 0] [resp_queue: 0]
  -- MESH[0] : average hop = 4.04
  -- NoC [  0] : (req, crq, rep) = (45891, 0, 19030), num_data_transfers = 210
  -- L1$I[  0] : RD (miss, access)=(         78,        318)=  24.53%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[  1] : RD (miss, access)=(         14,        184)=   7.61%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[  2] : RD (miss, access)=(         14,        185)=   7.57%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[  3] : RD (miss, access)=(         14,        184)=   7.61%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[  4] : RD (miss, access)=(         14,        185)=   7.57%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[  5] : RD (miss, access)=(         14,        185)=   7.57%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[  6] : RD (miss, access)=(         14,        185)=   7.57%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[  7] : RD (miss, access)=(         14,        184)=   7.61%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[  8] : RD (miss, access)=(         14,        185)=   7.57%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[  9] : RD (miss, access)=(         14,        185)=   7.57%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[ 10] : RD (miss, access)=(         14,        185)=   7.57%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[ 11] : RD (miss, access)=(         14,        185)=   7.57%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[ 12] : RD (miss, access)=(         13,        184)=   7.07%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[ 13] : RD (miss, access)=(         13,        184)=   7.07%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[ 14] : RD (miss, access)=(         13,        183)=   7.10%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[ 15] : RD (miss, access)=(         13,        184)=   7.07%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  0] : RD (miss, access)=(         73,       1550)=   4.71%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  0] : WR (miss, access)=(       2212,       2689)=  82.26%
  -- L1$D[  0] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,          2,         20,         12,          1,          1), num_dirty_lines (pid:#) = 0 : 22 , 
  -- L1$D[  1] : RD (miss, access)=(         15,       1101)=   1.36%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  1] : WR (miss, access)=(         67,         94)=  71.28%
  -- L1$D[  1] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,          2,          0,          4,          0,          0), num_dirty_lines (pid:#) = 0 : 5 , 
  -- L1$D[  2] : RD (miss, access)=(         15,       1101)=   1.36%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  2] : WR (miss, access)=(         45,         72)=  62.50%
  -- L1$D[  2] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,          3,          0,          4,          0,          0), num_dirty_lines (pid:#) = 0 : 5 , 
  -- L1$D[  3] : RD (miss, access)=(         14,       1101)=   1.27%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  3] : WR (miss, access)=(         55,         82)=  67.07%
  -- L1$D[  3] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,          2,          0,          4,          0,          0), num_dirty_lines (pid:#) = 0 : 5 , 
  -- L1$D[  4] : RD (miss, access)=(         15,       1101)=   1.36%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  4] : WR (miss, access)=(         57,         84)=  67.86%
  -- L1$D[  4] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,          2,          0,          4,          0,          0), num_dirty_lines (pid:#) = 0 : 5 , 
  -- L1$D[  5] : RD (miss, access)=(         12,       1101)=   1.09%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  5] : WR (miss, access)=(         65,         92)=  70.65%
  -- L1$D[  5] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,          2,          0,          4,          0,          0), num_dirty_lines (pid:#) = 0 : 5 , 
  -- L1$D[  6] : RD (miss, access)=(         10,       1101)=   0.91%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  6] : WR (miss, access)=(         47,         74)=  63.51%
  -- L1$D[  6] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,          2,          0,          4,          0,          0), num_dirty_lines (pid:#) = 0 : 5 , 
  -- L1$D[  7] : RD (miss, access)=(         12,       1101)=   1.09%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  7] : WR (miss, access)=(         44,         71)=  61.97%
  -- L1$D[  7] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,          2,          0,          4,          0,          0), num_dirty_lines (pid:#) = 0 : 5 , 
  -- L1$D[  8] : RD (miss, access)=(         14,       1101)=   1.27%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  8] : WR (miss, access)=(         65,         92)=  70.65%
  -- L1$D[  8] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,          2,          0,          4,          0,          0), num_dirty_lines (pid:#) = 0 : 5 , 
  -- L1$D[  9] : RD (miss, access)=(          8,       1101)=   0.73%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  9] : WR (miss, access)=(         55,         82)=  67.07%
  -- L1$D[  9] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,          2,          1,          4,          0,          0), num_dirty_lines (pid:#) = 0 : 5 , 
  -- L1$D[ 10] : RD (miss, access)=(         10,       1101)=   0.91%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[ 10] : WR (miss, access)=(         46,         73)=  63.01%
  -- L1$D[ 10] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          1,          2,          1,          4,          0,          0), num_dirty_lines (pid:#) = 0 : 5 , 
  -- L1$D[ 11] : RD (miss, access)=(         18,       1107)=   1.63%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[ 11] : WR (miss, access)=(         55,         82)=  67.07%
  -- L1$D[ 11] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,          2,          0,          4,          1,          1), num_dirty_lines (pid:#) = 0 : 5 , 
  -- L1$D[ 12] : RD (miss, access)=(         15,       1101)=   1.36%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[ 12] : WR (miss, access)=(         46,         73)=  63.01%
  -- L1$D[ 12] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,          2,          0,          4,          0,          0), num_dirty_lines (pid:#) = 0 : 5 , 
  -- L1$D[ 13] : RD (miss, access)=(         18,       1101)=   1.63%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[ 13] : WR (miss, access)=(         48,         75)=  64.00%
  -- L1$D[ 13] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          1,          2,          1,          4,          0,          0), num_dirty_lines (pid:#) = 0 : 5 , 
  -- L1$D[ 14] : RD (miss, access)=(         15,       1101)=   1.36%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[ 14] : WR (miss, access)=(         49,         76)=  64.47%
  -- L1$D[ 14] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,          2,          0,          4,          0,          0), num_dirty_lines (pid:#) = 0 : 5 , 
  -- L1$D[ 15] : RD (miss, access)=(         13,       1102)=   1.18%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[ 15] : WR (miss, access)=(         86,        113)=  76.11%
  -- L1$D[ 15] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          1,          2,          1,          4,          1,          1), num_dirty_lines (pid:#) = 0 : 5 , 
  -- TLBI[0] : (miss, access) = (13, 318) = 4.09%
  -- TLBI[1] : (miss, access) = (4, 184) = 2.17%
  -- TLBI[2] : (miss, access) = (4, 185) = 2.16%
  -- TLBI[3] : (miss, access) = (4, 184) = 2.17%
  -- TLBI[4] : (miss, access) = (4, 185) = 2.16%
  -- TLBI[5] : (miss, access) = (4, 185) = 2.16%
  -- TLBI[6] : (miss, access) = (4, 185) = 2.16%
  -- TLBI[7] : (miss, access) = (4, 184) = 2.17%
  -- TLBI[8] : (miss, access) = (4, 185) = 2.16%
  -- TLBI[9] : (miss, access) = (4, 185) = 2.16%
  -- TLBI[10] : (miss, access) = (4, 185) = 2.16%
  -- TLBI[11] : (miss, access) = (4, 185) = 2.16%
  -- TLBI[12] : (miss, access) = (4, 184) = 2.17%
  -- TLBI[13] : (miss, access) = (4, 184) = 2.17%
  -- TLBI[14] : (miss, access) = (4, 183) = 2.19%
  -- TLBI[15] : (miss, access) = (4, 184) = 2.17%
  -- TLBD[0] : (miss, access) = (4, 2029) = 0.20%
  -- TLBD[1] : (miss, access) = (4, 1131) = 0.35%
  -- TLBD[2] : (miss, access) = (4, 1131) = 0.35%
  -- TLBD[3] : (miss, access) = (4, 1131) = 0.35%
  -- TLBD[4] : (miss, access) = (4, 1131) = 0.35%
  -- TLBD[5] : (miss, access) = (4, 1131) = 0.35%
  -- TLBD[6] : (miss, access) = (4, 1131) = 0.35%
  -- TLBD[7] : (miss, access) = (4, 1131) = 0.35%
  -- TLBD[8] : (miss, access) = (3, 1131) = 0.27%
  -- TLBD[9] : (miss, access) = (4, 1131) = 0.35%
  -- TLBD[10] : (miss, access) = (4, 1131) = 0.35%
  -- TLBD[11] : (miss, access) = (4, 1131) = 0.35%
  -- TLBD[12] : (miss, access) = (4, 1131) = 0.35%
  -- TLBD[13] : (miss, access) = (4, 1131) = 0.35%
  -- TLBD[14] : (miss, access) = (4, 1131) = 0.35%
  -- TLBD[15] : (miss, access) = (4, 1131) = 0.35%
 ## VLTCtrller DRAM_rd_bw:49.95GBps DRAM_wr_bw:0.00GBps DRAM_act_bw:49.60GBps
  [ result/CasHMC_dfly_arfaddr_sgemm_4096_1_setting.log ] is generated

   === Simulation finished  ( CPU clk:78757 ) ===   
  [ result/CasHMC_dfly_arfaddr_sgemm_4096_1_result.log ] is generated

