============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  01:25:55 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

     Instance       Cells  Cell Area  Net Area  
------------------------------------------------
square_root           392       6846      2177  
  addinc_add_73_15     78       1417       293  
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  01:25:54 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

    Pin           Type      Fanout Load Slew Delay Arrival   
                                   (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------
(clock clock)   launch                                   0 R 
cs_reg[0]/CK                               0             0 R 
cs_reg[0]/Q     DFFRHQX2         7 34.4  163  +310     310 F 
p0189A/A                                        +0     310   
p0189A/Y        INVXL            4 20.2  382  +261     571 R 
p0161A/A                                        +0     571   
p0161A/Y        NAND2X1          2 14.9  199  +161     733 F 
p0037A/A                                        +0     733   
p0037A/Y        NOR2X2          23 95.6  926  +576    1309 R 
p0040A/B0                                       +0    1309   
p0040A/Y        AOI21XL          1  4.5  234  +120    1428 F 
p0041A/A                                        +0    1428   
p0041A/Y        INVXL            1  4.4  137  +123    1551 R 
cs_reg[2]/D     DFFRHQX2                        +0    1551   
cs_reg[2]/CK    setup                      0  +238    1789 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)   capture                               2000 R 
                uncertainty                   -200    1800 R 
-------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :      11ps 
Start-point  : cs_reg[0]/CK
End-point    : cs_reg[2]/D
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  01:25:54 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

                   Leakage   Internal     Net     Switching 
  Instance  Cells Power(nW)  Power(nW) Power(nW)  Power(nW) 
------------------------------------------------------------
square_root   392   151.846 163014.436 44200.145 207214.581 

