 
set ::env(PROJECT_NAME) rsa_512
set ::env(DESIGN_TOP) rsa_top
set ::env(DESIGN_DIR)  RTL_Benchmark/VHDL/rsa_512/trunk/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/rsa_512/trunk/rtl/rsa_top.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
