Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Sat Nov 28 13:56:47 2015
| Host         : szk running 64-bit major release  (build 9200)
| Command      : report_clock_utilization -file top_clock_utilization_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0
9. Net wise resources used in clock region X1Y0

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    5 |        32 |         0 |
| BUFH  |    0 |        72 |         0 |
| BUFIO |    0 |        20 |         0 |
| MMCM  |    0 |         5 |         0 |
| PLL   |    0 |         5 |         0 |
| BUFR  |    0 |        20 |         0 |
| BUFMR |    0 |        10 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+-------------------------+--------------------+--------------+-------+---------------+-----------+
|       |                         |                    |   Num Loads  |       |               |           |
+-------+-------------------------+--------------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell               | Net Name           | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+-------------------------+--------------------+------+-------+-------+---------------+-----------+
|     1 | n_406_button1_BUFG_inst | n_406_button1_BUFG |   47 |    21 |    no |         1.727 |     0.158 |
|     2 | n_0_3863_BUFG_inst      | n_0_3863_BUFG      |   61 |    20 |    no |         1.719 |     0.144 |
|     3 | d4_reg[15]_i_1          | enc                |   97 |    54 |    no |         1.759 |     0.197 |
|     4 | clk_IBUF_BUFG_inst      | clk_IBUF_BUFG      |  174 |    64 |    no |         1.792 |     0.228 |
|     5 | clk_1fps_BUFG_inst      | clk_1fps_BUFG      |  263 |   127 |    no |         1.792 |     0.227 |
+-------+-------------------------+--------------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+--------------------------+------------------+--------------+-------+---------------+-----------+
|       |                          |                  |   Num Loads  |       |               |           |
+-------+--------------------------+------------------+------+-------+-------+---------------+-----------+
| Index | Local Clk Src            | Net Name         | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+--------------------------+------------------+------+-------+-------+---------------+-----------+
|     1 | draw_unit/cnt_reg[2]     | draw_unit/cnt[2] |    5 |     2 |    no |         0.958 |     0.220 |
|     2 | key1/m0/clk_1ms_reg      | key1/m0/CLK      |    7 |     3 |    no |         0.593 |     0.186 |
|     3 | key2/m0/clk_1ms_reg      | key2/m0/CLK      |    7 |     4 |    no |         1.094 |     0.646 |
|     4 | key3/m0/clk_1ms_reg      | key3/m0/CLK      |    7 |     3 |    no |         0.593 |     0.178 |
|     5 | key4/m0/clk_1ms_reg      | key4/m0/CLK      |    7 |     3 |    no |         0.648 |     0.230 |
|     6 | clkdiv_unit/count_reg[1] | clkdiv_unit/Q[0] |   22 |    14 |    no |         1.180 |     0.438 |
+-------+--------------------------+------------------+------+-------+-------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  240 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    4 |    20 |
| X1Y0              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  450 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    1 |    20 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 14400 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |  7600 |    0 |  1200 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |   Clock Net Name   |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  13 |     0 |        0 | n_0_3863_BUFG      |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  20 |     0 |        0 | enc                |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  33 |     0 |        0 | n_406_button1_BUFG |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  55 |     0 |        0 | clk_1fps_BUFG      |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  95 |     0 |        0 | clk_IBUF_BUFG      |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------+


9. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |   Clock Net Name   |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  14 |     0 |        0 | n_406_button1_BUFG |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  48 |     0 |        0 | n_0_3863_BUFG      |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  76 |     0 |        0 | enc                |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  79 |     0 |        0 | clk_IBUF_BUFG      |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 208 |     0 |        0 | clk_1fps_BUFG      |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells clk_1fps_BUFG_inst]
set_property LOC BUFGCTRL_X0Y1 [get_cells clk_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y2 [get_cells d4_reg[15]_i_1]
set_property LOC BUFGCTRL_X0Y3 [get_cells n_0_3863_BUFG_inst]
set_property LOC BUFGCTRL_X0Y4 [get_cells n_406_button1_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y26 [get_ports clk]

# Clock net "clk_1fps_BUFG" driven by instance "clk_1fps_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_clk_1fps_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_clk_1fps_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_1fps_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_clk_1fps_BUFG] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock CLKAG_clk_IBUF_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_clk_IBUF_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_clk_IBUF_BUFG] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "clkdiv_unit/Q[0]" driven by instance "clkdiv_unit/count_reg[1]" located at site "SLICE_X46Y8"
#startgroup
create_pblock CLKAG_clkdiv_unit/Q[0]
add_cells_to_pblock [get_pblocks  CLKAG_clkdiv_unit/Q[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clkdiv_unit/Q[0]"}]]]
resize_pblock [get_pblocks CLKAG_clkdiv_unit/Q[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "draw_unit/cnt[2]" driven by instance "draw_unit/cnt_reg[2]" located at site "SLICE_X49Y1"
#startgroup
create_pblock CLKAG_draw_unit/cnt[2]
add_cells_to_pblock [get_pblocks  CLKAG_draw_unit/cnt[2]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="draw_unit/cnt[2]"}]]]
resize_pblock [get_pblocks CLKAG_draw_unit/cnt[2]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "enc" driven by instance "d4_reg[15]_i_1" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock CLKAG_enc
add_cells_to_pblock [get_pblocks  CLKAG_enc] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="enc"}]]]
resize_pblock [get_pblocks CLKAG_enc] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "key1/m0/CLK" driven by instance "key1/m0/clk_1ms_reg" located at site "SLICE_X3Y13"
#startgroup
create_pblock CLKAG_key1/m0/CLK
add_cells_to_pblock [get_pblocks  CLKAG_key1/m0/CLK] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="key1/m0/CLK"}]]]
resize_pblock [get_pblocks CLKAG_key1/m0/CLK] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "key2/m0/CLK" driven by instance "key2/m0/clk_1ms_reg" located at site "SLICE_X30Y21"
#startgroup
create_pblock CLKAG_key2/m0/CLK
add_cells_to_pblock [get_pblocks  CLKAG_key2/m0/CLK] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="key2/m0/CLK"}]]]
resize_pblock [get_pblocks CLKAG_key2/m0/CLK] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "key3/m0/CLK" driven by instance "key3/m0/clk_1ms_reg" located at site "SLICE_X13Y21"
#startgroup
create_pblock CLKAG_key3/m0/CLK
add_cells_to_pblock [get_pblocks  CLKAG_key3/m0/CLK] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="key3/m0/CLK"}]]]
resize_pblock [get_pblocks CLKAG_key3/m0/CLK] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "key4/m0/CLK" driven by instance "key4/m0/clk_1ms_reg" located at site "SLICE_X28Y19"
#startgroup
create_pblock CLKAG_key4/m0/CLK
add_cells_to_pblock [get_pblocks  CLKAG_key4/m0/CLK] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="key4/m0/CLK"}]]]
resize_pblock [get_pblocks CLKAG_key4/m0/CLK] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "n_0_3863_BUFG" driven by instance "n_0_3863_BUFG_inst" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock CLKAG_n_0_3863_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_n_0_3863_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_3863_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_n_0_3863_BUFG] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "n_406_button1_BUFG" driven by instance "n_406_button1_BUFG_inst" located at site "BUFGCTRL_X0Y4"
#startgroup
create_pblock CLKAG_n_406_button1_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_n_406_button1_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_406_button1_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_n_406_button1_BUFG] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup
