{"vcs1":{"timestamp_begin":1746810769.531505378, "rt":6.75, "ut":6.41, "st":0.27}}
{"vcselab":{"timestamp_begin":1746810776.362653865, "rt":0.29, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1746810776.712095950, "rt":0.29, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746810769.216108344}
{"VCS_COMP_START_TIME": 1746810769.216108344}
{"VCS_COMP_END_TIME": 1746810777.065864354}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 380332}}
{"vcselab": {"peak_mem": 174920}}
