dpsram_w4_d512.v,verilog,xil_defaultlib,../../../../switch.gen/sources_1/ip/dpsram_w4_d512/sim/dpsram_w4_d512.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
