# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
# Date created = 10:16:44  June 14, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		controlecooler_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY MainDesign
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:16:44  JUNE 14, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 672
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name SIMULATION_MODE FUNCTIONAL
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST ON -section_id eda_simulation
set_global_assignment -name BDF_FILE FrequencyDivider.bdf
set_global_assignment -name QIP_FILE lpm_counter3.qip
set_global_assignment -name VECTOR_WAVEFORM_FILE simulation/simulation.vwf
set_global_assignment -name QIP_FILE lpm_compare1.qip
set_global_assignment -name QIP_FILE lpm_mux0.qip
set_global_assignment -name QIP_FILE lpm_counter4.qip
set_global_assignment -name QIP_FILE lpm_compare2.qip
set_global_assignment -name QIP_FILE lpm_counter5.qip
set_global_assignment -name QIP_FILE lpm_compare3.qip
set_global_assignment -name QIP_FILE lpm_compare4.qip
set_global_assignment -name QIP_FILE lpm_compare5.qip
set_global_assignment -name QIP_FILE lpm_compare6.qip
set_global_assignment -name QIP_FILE lpm_compare7.qip
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VECTOR_OUTPUT_FORMAT VWF
set_global_assignment -name BDF_FILE MainDesign.bdf
set_global_assignment -name BDF_FILE PWMGenerator.bdf
set_global_assignment -name BDF_FILE TimerKeeperCurve1.bdf
set_global_assignment -name BDF_FILE 5to3bits.bdf
set_global_assignment -name BDF_FILE CurveValues.bdf
set_global_assignment -name QIP_FILE lpm_constant0.qip
set_global_assignment -name QIP_FILE lpm_add_sub0.qip
set_global_assignment -name QIP_FILE lpm_divide0.qip
set_global_assignment -name QIP_FILE lpm_mult0.qip
set_global_assignment -name QIP_FILE altfp_convert0.qip
set_global_assignment -name QIP_FILE altfp_div0.qip
set_global_assignment -name QIP_FILE altfp_mult0.qip
set_global_assignment -name QIP_FILE lpm_constant1.qip
set_global_assignment -name QIP_FILE lpm_constant2.qip
set_global_assignment -name QIP_FILE altfp_mult1.qip
set_global_assignment -name QIP_FILE altfp_div1.qip
set_global_assignment -name QIP_FILE altfp_convert1.qip
set_global_assignment -name QIP_FILE lpm_constant3.qip
set_global_assignment -name QIP_FILE lpm_constant4.qip
set_global_assignment -name QIP_FILE altfp_add_sub0.qip
set_global_assignment -name QIP_FILE altfp_add_sub1.qip
set_global_assignment -name QIP_FILE lpm_constant5.qip
set_global_assignment -name QIP_FILE lpm_constant6.qip
set_global_assignment -name QIP_FILE altfp_convert2.qip
set_global_assignment -name QIP_FILE lpm_counter0.qip
set_global_assignment -name QIP_FILE lpm_compare8.qip
set_global_assignment -name BDF_FILE ClockDividerTest.bdf
set_global_assignment -name QIP_FILE lpm_compare9.qip
set_global_assignment -name BDF_FILE TestLatch.bdf
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE "C:/Users/Aluno/Documents/Igor Macedo/Sistemas Digitais/ufrn-sistemasdigitais/unidade3/simulation/simulation.vwf"
set_global_assignment -name QIP_FILE lpm_counter6.qip
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_G26 -to button
set_location_assignment PIN_N2 -to CLOCK_50MHz
set_location_assignment PIN_AE23 -to Led3
set_location_assignment PIN_Y18 -to PWM_Led1
set_location_assignment PIN_AA20 -to PWM_Led2
set_location_assignment PIN_D25 -to PWM_Motor
set_location_assignment PIN_A13 -to sensor[9]
set_location_assignment PIN_B13 -to sensor[8]
set_location_assignment PIN_C13 -to sensor[7]
set_location_assignment PIN_AC13 -to sensor[6]
set_location_assignment PIN_AD13 -to sensor[5]
set_location_assignment PIN_AF14 -to sensor[4]
set_location_assignment PIN_AE14 -to sensor[3]
set_location_assignment PIN_P25 -to sensor[2]
set_location_assignment PIN_N26 -to sensor[1]
set_location_assignment PIN_N25 -to sensor[0]
set_location_assignment PIN_J22 -to Clock_1khz_out
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top