This example contains one file:
  always_latch.sv : top level module

This example covers the following SystemVerilog structures:
1. always_latch procedural block