
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 3.2.1.217.3

// backanno -o es4finalproj_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui es4finalproj_impl_1.udb 
// Netlist created on Tue Dec  6 19:18:41 2022
// Netlist written on Tue Dec  6 19:18:47 2022
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( delete_me, VSYNC, HSYNC, pll_outcore_o, continCLK, latch, 
             pll_in_clock, rgb, data );
  input  pll_in_clock, data;
  output [2:0] delete_me;
  output VSYNC, HSYNC, pll_outcore_o, continCLK, latch;
  output [5:0] rgb;
  wire   \NES_inst.n85[0] , \NES_inst.n5999 , \NES_inst.n20 , VCC_net, CLK, 
         \NES_inst.n4029 , \NES_inst.n85[19] , \NES_inst.n6158 , 
         \NES_inst.n4047 , \NES_inst.NEScount[11] , \NES_inst.n85[18] , 
         \NES_inst.n85[17] , \NES_inst.n6155 , \NES_inst.NEScount[10] , 
         \NES_inst.n4045 , \NES_inst.NEScount[9] , \NES_inst.n85[16] , 
         \NES_inst.n85[15] , \NES_inst.n6152 , \NES_inst.NEScount[8] , 
         \NES_inst.n4043 , \NES_inst.NEScount[7] , \NES_inst.n85[14] , 
         \NES_inst.n85[13] , \NES_inst.n6149 , \NES_inst.NEScount[6] , 
         \NES_inst.n4041 , \NES_inst.NEScount[5] , \NES_inst.n85[12] , 
         \NES_inst.n85[11] , \NES_inst.n6146 , \NES_inst.NEScount[4] , 
         \NES_inst.n4039 , \NES_inst.NEScount[3] , \NES_inst.n85[10] , 
         \NES_inst.n85[9] , \NES_inst.n6143 , \NES_inst.NEScount[2] , 
         \NES_inst.n4037 , \NES_inst.NEScount[1] , \NES_inst.n85[8] , 
         \NES_inst.n85[7] , \NES_inst.n6140 , \NES_inst.NEScount[0] , 
         \NES_inst.n4035 , \NES_inst.NESclk , \NES_inst.n85[6] , 
         \NES_inst.n85[5] , \NES_inst.n6137 , \NES_inst.n14_adj_160 , 
         \NES_inst.n4033 , \NES_inst.n15_adj_159 , \NES_inst.n85[4] , 
         \NES_inst.n85[3] , \NES_inst.n6134 , \NES_inst.n16 , \NES_inst.n4031 , 
         \NES_inst.n17 , \NES_inst.n85[2] , \NES_inst.n85[1] , 
         \NES_inst.n6023 , \NES_inst.n18 , \NES_inst.n19 , 
         \display_inst.vga_init.n45[0] , \display_inst.vga_init.n6020 , 
         \display_inst.column_cnt[0] , \display_inst.vga_init.n2058 , 
         \display_inst.clk , \display_inst.vga_init.n3998 , 
         \display_inst.vga_init.n35[2] , \display_inst.vga_init.n35[1] , 
         \display_inst.vga_init.n6005 , \display_inst.row_cnt[2] , 
         \display_inst.vga_init.n4018 , \display_inst.vga_init.row_cnt[1]_2 , 
         \display_inst.vga_init.n3765 , \display_inst.vga_init.n4020 , 
         \display_inst.vga_init.n35[9] , \display_inst.vga_init.n6017 , 
         \display_inst.vga_init.n4026 , \display_inst.row_cnt[9] , 
         \display_inst.vga_init.n35[8] , \display_inst.vga_init.n35[7] , 
         \display_inst.vga_init.n6014 , \display_inst.row_cnt[8] , 
         \display_inst.vga_init.n4024 , \display_inst.row_cnt[7] , 
         \display_inst.vga_init.n35[6] , \display_inst.vga_init.n35[5] , 
         \display_inst.vga_init.n6011 , \display_inst.row_cnt[6] , 
         \display_inst.vga_init.n4022 , \display_inst.row_cnt[5] , 
         \display_inst.vga_init.n45[2] , \display_inst.vga_init.n45[1] , 
         \display_inst.vga_init.n6161 , \display_inst.column_cnt[2] , 
         \display_inst.column_cnt[1] , \display_inst.vga_init.n4000 , 
         \display_inst.vga_init.n45[4] , \display_inst.vga_init.n45[3] , 
         \display_inst.vga_init.n6164 , \display_inst.column_cnt[4] , 
         \display_inst.column_cnt[3] , \display_inst.vga_init.n4002 , 
         \display_inst.vga_init.n35[4] , \display_inst.vga_init.n35[3] , 
         \display_inst.vga_init.n6008 , \display_inst.row_cnt[4] , 
         \display_inst.row_cnt[3] , \display_inst.vga_init.n45[8] , 
         \display_inst.vga_init.n45[7] , \display_inst.vga_init.n6170 , 
         \display_inst.column_cnt[8] , \display_inst.vga_init.n4004 , 
         \display_inst.column_cnt[7] , \display_inst.vga_init.n4006 , 
         \display_inst.vga_init.n45[9] , \display_inst.vga_init.n6173 , 
         \display_inst.column_cnt[9] , \display_inst.vga_init.n45[6] , 
         \display_inst.vga_init.n45[5] , \display_inst.vga_init.n6167 , 
         \display_inst.column_cnt[6] , \display_inst.column_cnt[5] , 
         \display_inst.vga_init.n35[0] , \display_inst.vga_init.n6002 , 
         \display_inst.vga_init.row_cnt[0]_2 , 
         \display_inst.pattern_gen_initial.n6119 , \display_inst.n491 , 
         \display_inst.pattern_gen_initial.n4009 , 
         \display_inst.pattern_gen_initial.n492 , 
         \display_inst.pattern_gen_initial.n508[3] , \display_inst.n508[4] , 
         \display_inst.pattern_gen_initial.n4011 , 
         \display_inst.pattern_gen_initial.n6116 , \display_inst.n47[0] , 
         \display_inst.n508[2] , \display_inst.pattern_gen_initial.n6053 , 
         \display_inst.pattern_gen_initial.n412 , 
         \display_inst.pattern_gen_initial.n4102 , 
         \display_inst.pattern_gen_initial.n413 , 
         \display_inst.pattern_gen_initial.n832[7] , 
         \display_inst.pattern_gen_initial.n832[8] , 
         \display_inst.pattern_gen_initial.n4104 , 
         \display_inst.pattern_gen_initial.n6044 , 
         \display_inst.pattern_gen_initial.n4955 , 
         \display_inst.pattern_gen_initial.n4100 , 
         \display_inst.pattern_gen_initial.n1956 , 
         \display_inst.pattern_gen_initial.n832[5] , 
         \display_inst.pattern_gen_initial.n832[6] , 
         \display_inst.pattern_gen_initial.n6041 , 
         \display_inst.pattern_gen_initial.n416 , 
         \display_inst.pattern_gen_initial.n832[4] , 
         \display_inst.pattern_gen_initial.n6110 , 
         \display_inst.pattern_gen_initial.n452_adj_109 , 
         \display_inst.pattern_gen_initial.n4070 , 
         \display_inst.pattern_gen_initial.n453_adj_108 , 
         \display_inst.pattern_gen_initial.n700[6] , 
         \display_inst.pattern_gen_initial.n700[7] , 
         \display_inst.pattern_gen_initial.n4072 , 
         \display_inst.pattern_gen_initial.n6107 , 
         \display_inst.pattern_gen_initial.n454_adj_112 , 
         \display_inst.pattern_gen_initial.n4068 , 
         \display_inst.pattern_gen_initial.n455_adj_111 , 
         \display_inst.pattern_gen_initial.n700[4] , 
         \display_inst.pattern_gen_initial.n700[5] , 
         \display_inst.pattern_gen_initial.n6104 , 
         \display_inst.pattern_gen_initial.n47[1] , 
         \display_inst.pattern_gen_initial.n700[3] , 
         \display_inst.pattern_gen_initial.n6113 , 
         \display_inst.pattern_gen_initial.n4097 , 
         \display_inst.pattern_gen_initial.n411 , 
         \display_inst.pattern_gen_initial.n712[9] , 
         \display_inst.pattern_gen_initial.n6092 , 
         \display_inst.pattern_gen_initial.n4065 , 
         \display_inst.pattern_gen_initial.n225 , 
         \display_inst.pattern_gen_initial.n6089 , 
         \display_inst.pattern_gen_initial.n4063 , 
         \display_inst.pattern_gen_initial.n47[5] , 
         \display_inst.pattern_gen_initial.n226 , 
         \display_inst.pattern_gen_initial.n6086 , 
         \display_inst.pattern_gen_initial.n4061 , 
         \display_inst.pattern_gen_initial.n47[3] , 
         \display_inst.pattern_gen_initial.n47[4] , 
         \display_inst.pattern_gen_initial.n6101 , 
         \display_inst.pattern_gen_initial.n412_adj_123 , 
         \display_inst.pattern_gen_initial.n4095 , 
         \display_inst.pattern_gen_initial.n413_adj_130 , 
         \display_inst.pattern_gen_initial.n712[7] , 
         \display_inst.pattern_gen_initial.n712[8] , 
         \display_inst.pattern_gen_initial.n6083 , 
         \display_inst.pattern_gen_initial.n4059 , 
         \display_inst.pattern_gen_initial.n47[2] , 
         \display_inst.pattern_gen_initial.n6080 , 
         \display_inst.pattern_gen_initial.n6098 , 
         \display_inst.pattern_gen_initial.n4947 , 
         \display_inst.pattern_gen_initial.n4093 , 
         \display_inst.pattern_gen_initial.n1950 , 
         \display_inst.pattern_gen_initial.n712[5] , 
         \display_inst.pattern_gen_initial.n712[6] , 
         \display_inst.pattern_gen_initial.n6095 , 
         \display_inst.pattern_gen_initial.n712[4] , 
         \display_inst.pattern_gen_initial.n6068 , 
         \display_inst.pattern_gen_initial.n450 , 
         \display_inst.pattern_gen_initial.n4089 , 
         \display_inst.pattern_gen_initial.n451 , 
         \display_inst.pattern_gen_initial.n820[8] , 
         \display_inst.pattern_gen_initial.n820[9] , 
         \display_inst.pattern_gen_initial.n6065 , 
         \display_inst.pattern_gen_initial.n452 , 
         \display_inst.pattern_gen_initial.n4087 , 
         \display_inst.pattern_gen_initial.n453 , 
         \display_inst.pattern_gen_initial.n820[6] , 
         \display_inst.pattern_gen_initial.n820[7] , 
         \display_inst.pattern_gen_initial.n6038 , 
         \display_inst.pattern_gen_initial.n4056 , 
         \display_inst.pattern_gen_initial.n324 , 
         \display_inst.pattern_gen_initial.n6050 , 
         \display_inst.pattern_gen_initial.n454 , 
         \display_inst.pattern_gen_initial.n4085 , 
         \display_inst.pattern_gen_initial.n455 , 
         \display_inst.pattern_gen_initial.n820[4] , 
         \display_inst.pattern_gen_initial.n820[5] , 
         \display_inst.pattern_gen_initial.n6047 , 
         \display_inst.pattern_gen_initial.n456 , 
         \display_inst.pattern_gen_initial.n820[3] , 
         \display_inst.pattern_gen_initial.n6077 , 
         \display_inst.pattern_gen_initial.n4082 , 
         \display_inst.pattern_gen_initial.n486 , 
         \display_inst.pattern_gen_initial.n508_adj_148[9] , 
         \display_inst.pattern_gen_initial.n6035 , 
         \display_inst.pattern_gen_initial.n4054 , 
         \display_inst.pattern_gen_initial.n326 , 
         \display_inst.pattern_gen_initial.n277 , 
         \display_inst.pattern_gen_initial.n6032 , 
         \display_inst.pattern_gen_initial.n4052 , 
         \display_inst.pattern_gen_initial.n373 , 
         \display_inst.pattern_gen_initial.n327 , 
         \display_inst.pattern_gen_initial.n6074 , 
         \display_inst.pattern_gen_initial.n487 , 
         \display_inst.pattern_gen_initial.n4080 , 
         \display_inst.pattern_gen_initial.n488_c , 
         \display_inst.pattern_gen_initial.n508_adj_148[7] , 
         \display_inst.pattern_gen_initial.n508_adj_148[8] , 
         \display_inst.pattern_gen_initial.n6071 , 
         \display_inst.pattern_gen_initial.n489_c , 
         \display_inst.pattern_gen_initial.n4078 , 
         \display_inst.pattern_gen_initial.n490 , 
         \display_inst.pattern_gen_initial.n508_adj_148[5] , 
         \display_inst.pattern_gen_initial.n508_adj_148[6] , 
         \display_inst.pattern_gen_initial.n6062 , 
         \display_inst.pattern_gen_initial.n491_adj_105 , 
         \display_inst.pattern_gen_initial.n4076 , 
         \display_inst.pattern_gen_initial.n492_adj_106 , 
         \display_inst.pattern_gen_initial.n508_adj_148[3] , 
         \display_inst.pattern_gen_initial.n508_adj_148[4] , 
         \display_inst.pattern_gen_initial.n6029 , 
         \display_inst.pattern_gen_initial.n4050 , 
         \display_inst.pattern_gen_initial.n6059 , 
         \display_inst.pattern_gen_initial.n493 , 
         \display_inst.pattern_gen_initial.n508_adj_148[2] , 
         \display_inst.pattern_gen_initial.n6026 , 
         \display_inst.pattern_gen_initial.n6122 , 
         \display_inst.pattern_gen_initial.n450_adj_131 , 
         \display_inst.pattern_gen_initial.n451_adj_132 , 
         \display_inst.pattern_gen_initial.n700[8] , 
         \display_inst.pattern_gen_initial.n700[9] , 
         \display_inst.pattern_gen_initial.n6131 , 
         \display_inst.pattern_gen_initial.n4015 , 
         \display_inst.pattern_gen_initial.n486_adj_124 , 
         \display_inst.pattern_gen_initial.n508[9] , 
         \display_inst.pattern_gen_initial.n6128 , 
         \display_inst.pattern_gen_initial.n487_adj_116 , 
         \display_inst.pattern_gen_initial.n4013 , \display_inst.n488 , 
         \display_inst.n508[7] , \display_inst.pattern_gen_initial.n508[8] , 
         \display_inst.pattern_gen_initial.n6056 , 
         \display_inst.pattern_gen_initial.n411_adj_139 , 
         \display_inst.pattern_gen_initial.n832[9] , 
         \display_inst.pattern_gen_initial.n6125 , \display_inst.n489 , 
         \display_inst.pattern_gen_initial.n490_adj_127 , 
         \display_inst.pattern_gen_initial.n508[5] , \display_inst.n508[6] , 
         \display_inst.vga_init.valid_N_77 , \display_inst.vga_init.n4737 , 
         \display_inst.vga_init.n6_adj_157 , \display_inst.valid , 
         \display_inst.pattern_gen_initial.n335 , 
         \display_inst.pattern_gen_initial.n4969 , 
         \display_inst.pattern_gen_initial.n380_adj_122 , 
         \display_inst.pattern_gen_initial.n14 , \display_inst.vga_init.n11_c , 
         \display_inst.vga_init.n12 , \display_inst.vga_init.n10_adj_149 , 
         \display_inst.vga_init.n9_adj_151 , \display_inst.n497 , 
         \display_inst.n10 , \display_inst.vga_init.n4501 , 
         \display_inst.pattern_gen_initial.n461_adj_133 , \display_inst.n6 , 
         \display_inst.n9 , \display_inst.n4 , 
         \display_inst.pattern_gen_initial.n6_adj_147 , \display_inst.n2327 , 
         \display_inst.n4746 , \display_inst.n101 , 
         \display_inst.pattern_gen_initial.n5 , 
         \display_inst.pattern_gen_initial.n3408 , 
         \display_inst.pattern_gen_initial.n461 , 
         \display_inst.pattern_gen_initial.n497_c , 
         \display_inst.pattern_gen_initial.n9_c , 
         \display_inst.pattern_gen_initial.n6_c , 
         \display_inst.pattern_gen_initial.n3 , 
         \display_inst.pattern_gen_initial.n10_adj_113 , 
         \display_inst.pattern_gen_initial.n4_c , 
         \display_inst.pattern_gen_initial.n9_adj_115 , 
         \display_inst.pattern_gen_initial.n10_c , 
         \display_inst.pattern_gen_initial.n12 , 
         \display_inst.pattern_gen_initial.n11_c , 
         \display_inst.pattern_gen_initial.n4506 , 
         \display_inst.pattern_gen_initial.n4533 , 
         \display_inst.pattern_gen_initial.n3373 , \display_inst.n4503 , 
         \display_inst.pattern_gen_initial.n3261 , 
         \display_inst.pattern_gen_initial.n6_adj_134 , \display_inst.n4752 , 
         \display_inst.n11 , \display_inst.pattern_gen_initial.n2014 , 
         \display_inst.pattern_gen_initial.n5_adj_137 , 
         \display_inst.pattern_gen_initial.n4537 , 
         \display_inst.pattern_gen_initial.n371_adj_140 , 
         \display_inst.pattern_gen_initial.n380 , 
         \display_inst.pattern_gen_initial.n4495 , 
         \display_inst.pattern_gen_initial.n14_adj_141 , 
         \display_inst.pattern_gen_initial.n16 , 
         \display_inst.pattern_gen_initial.n369_adj_138 , 
         \display_inst.pattern_gen_initial.n370 , 
         \display_inst.pattern_gen_initial.n4_adj_144 , 
         \display_inst.pattern_gen_initial.n51 , \display_inst.n121 , 
         \display_inst.n98 , \display_inst.n2328 , \display_inst.n115 , 
         \NES_inst.n15 , \NES_inst.n14 , latch_c, \NES_inst.n4489 , 
         \NES_inst.n4979 , \NES_inst.n4953 , continCLK_c, 
         \display_inst.vga_init.n2026 , \display_inst.vga_init.n4_c , 
         \display_inst.vga_init.HSYNC_N_83 , \display_inst.vga_init.n223 , 
         \display_inst.vga_init.n5165 , \display_inst.n25 , 
         \display_inst.n3859 , \display_inst.vga_init.n4_adj_152 , 
         \display_inst.pattern_gen_initial.n2015 , \display_inst.vga_init.n3 , 
         \display_inst.vga_init.n4750 , \display_inst.vga_init.VSYNC_N_86 , 
         \display_inst.n118 , \display_inst.vga_init.n6_adj_155 , 
         \display_inst.vga_init.n4957 , \display_inst.vga_init.n6_adj_154 , 
         \display_inst.vga_init.n210 , \display_inst.vga_init.n4_adj_156 , 
         \display_inst.vga_init.n134 , \display_inst.n5811 , 
         \display_inst.pattern_gen_initial.n6_adj_135 , 
         \display_inst.pattern_gen_initial.n3367 , 
         \display_inst.pattern_gen_initial.n371 , 
         \display_inst.pattern_gen_initial.n4959 , 
         \display_inst.pattern_gen_initial.n369 , 
         \display_inst.pattern_gen_initial.n370_adj_121 , rgb_c_2, 
         \display_inst.pattern_gen_initial.n3316 , 
         \display_inst.vga_init.VSYNC_N_85 , \display_inst.vga_init.n5175 , 
         VSYNC_c, GND_net, \display_inst.vga_init.HSYNC_N_82 , 
         \display_inst.vga_init.n122 , HSYNC_c, pll_in_clock_c, 
         \display_inst.pll_init.lscc_pll_inst.feedback_w , pll_outcore_o_c;

  NES_inst_SLICE_0 \NES_inst.SLICE_0 ( .DI1(\NES_inst.n85[0] ), 
    .D1(\NES_inst.n5999 ), .C1(\NES_inst.n20 ), .B1(VCC_net), .CLK(CLK), 
    .CIN1(\NES_inst.n5999 ), .Q1(\NES_inst.n20 ), .F1(\NES_inst.n85[0] ), 
    .COUT1(\NES_inst.n4029 ), .COUT0(\NES_inst.n5999 ));
  NES_inst_SLICE_1 \NES_inst.SLICE_1 ( .DI0(\NES_inst.n85[19] ), 
    .D1(\NES_inst.n6158 ), .D0(\NES_inst.n4047 ), .C0(\NES_inst.NEScount[11] ), 
    .CLK(CLK), .CIN0(\NES_inst.n4047 ), .CIN1(\NES_inst.n6158 ), 
    .Q0(\NES_inst.NEScount[11] ), .F0(\NES_inst.n85[19] ), 
    .COUT0(\NES_inst.n6158 ));
  NES_inst_SLICE_2 \NES_inst.SLICE_2 ( .DI1(\NES_inst.n85[18] ), 
    .DI0(\NES_inst.n85[17] ), .D1(\NES_inst.n6155 ), 
    .C1(\NES_inst.NEScount[10] ), .D0(\NES_inst.n4045 ), 
    .C0(\NES_inst.NEScount[9] ), .CLK(CLK), .CIN0(\NES_inst.n4045 ), 
    .CIN1(\NES_inst.n6155 ), .Q0(\NES_inst.NEScount[9] ), 
    .Q1(\NES_inst.NEScount[10] ), .F0(\NES_inst.n85[17] ), 
    .F1(\NES_inst.n85[18] ), .COUT1(\NES_inst.n4047 ), 
    .COUT0(\NES_inst.n6155 ));
  NES_inst_SLICE_3 \NES_inst.SLICE_3 ( .DI1(\NES_inst.n85[16] ), 
    .DI0(\NES_inst.n85[15] ), .D1(\NES_inst.n6152 ), 
    .C1(\NES_inst.NEScount[8] ), .D0(\NES_inst.n4043 ), 
    .C0(\NES_inst.NEScount[7] ), .CLK(CLK), .CIN0(\NES_inst.n4043 ), 
    .CIN1(\NES_inst.n6152 ), .Q0(\NES_inst.NEScount[7] ), 
    .Q1(\NES_inst.NEScount[8] ), .F0(\NES_inst.n85[15] ), 
    .F1(\NES_inst.n85[16] ), .COUT1(\NES_inst.n4045 ), 
    .COUT0(\NES_inst.n6152 ));
  NES_inst_SLICE_4 \NES_inst.SLICE_4 ( .DI1(\NES_inst.n85[14] ), 
    .DI0(\NES_inst.n85[13] ), .D1(\NES_inst.n6149 ), 
    .C1(\NES_inst.NEScount[6] ), .D0(\NES_inst.n4041 ), 
    .C0(\NES_inst.NEScount[5] ), .CLK(CLK), .CIN0(\NES_inst.n4041 ), 
    .CIN1(\NES_inst.n6149 ), .Q0(\NES_inst.NEScount[5] ), 
    .Q1(\NES_inst.NEScount[6] ), .F0(\NES_inst.n85[13] ), 
    .F1(\NES_inst.n85[14] ), .COUT1(\NES_inst.n4043 ), 
    .COUT0(\NES_inst.n6149 ));
  NES_inst_SLICE_5 \NES_inst.SLICE_5 ( .DI1(\NES_inst.n85[12] ), 
    .DI0(\NES_inst.n85[11] ), .D1(\NES_inst.n6146 ), 
    .C1(\NES_inst.NEScount[4] ), .D0(\NES_inst.n4039 ), 
    .C0(\NES_inst.NEScount[3] ), .CLK(CLK), .CIN0(\NES_inst.n4039 ), 
    .CIN1(\NES_inst.n6146 ), .Q0(\NES_inst.NEScount[3] ), 
    .Q1(\NES_inst.NEScount[4] ), .F0(\NES_inst.n85[11] ), 
    .F1(\NES_inst.n85[12] ), .COUT1(\NES_inst.n4041 ), 
    .COUT0(\NES_inst.n6146 ));
  NES_inst_SLICE_6 \NES_inst.SLICE_6 ( .DI1(\NES_inst.n85[10] ), 
    .DI0(\NES_inst.n85[9] ), .D1(\NES_inst.n6143 ), 
    .C1(\NES_inst.NEScount[2] ), .D0(\NES_inst.n4037 ), 
    .C0(\NES_inst.NEScount[1] ), .CLK(CLK), .CIN0(\NES_inst.n4037 ), 
    .CIN1(\NES_inst.n6143 ), .Q0(\NES_inst.NEScount[1] ), 
    .Q1(\NES_inst.NEScount[2] ), .F0(\NES_inst.n85[9] ), 
    .F1(\NES_inst.n85[10] ), .COUT1(\NES_inst.n4039 ), 
    .COUT0(\NES_inst.n6143 ));
  NES_inst_SLICE_7 \NES_inst.SLICE_7 ( .DI1(\NES_inst.n85[8] ), 
    .DI0(\NES_inst.n85[7] ), .D1(\NES_inst.n6140 ), 
    .C1(\NES_inst.NEScount[0] ), .D0(\NES_inst.n4035 ), .C0(\NES_inst.NESclk ), 
    .CLK(CLK), .CIN0(\NES_inst.n4035 ), .CIN1(\NES_inst.n6140 ), 
    .Q0(\NES_inst.NESclk ), .Q1(\NES_inst.NEScount[0] ), 
    .F0(\NES_inst.n85[7] ), .F1(\NES_inst.n85[8] ), .COUT1(\NES_inst.n4037 ), 
    .COUT0(\NES_inst.n6140 ));
  NES_inst_SLICE_8 \NES_inst.SLICE_8 ( .DI1(\NES_inst.n85[6] ), 
    .DI0(\NES_inst.n85[5] ), .D1(\NES_inst.n6137 ), 
    .C1(\NES_inst.n14_adj_160 ), .D0(\NES_inst.n4033 ), 
    .C0(\NES_inst.n15_adj_159 ), .CLK(CLK), .CIN0(\NES_inst.n4033 ), 
    .CIN1(\NES_inst.n6137 ), .Q0(\NES_inst.n15_adj_159 ), 
    .Q1(\NES_inst.n14_adj_160 ), .F0(\NES_inst.n85[5] ), 
    .F1(\NES_inst.n85[6] ), .COUT1(\NES_inst.n4035 ), .COUT0(\NES_inst.n6137 ));
  NES_inst_SLICE_9 \NES_inst.SLICE_9 ( .DI1(\NES_inst.n85[4] ), 
    .DI0(\NES_inst.n85[3] ), .D1(\NES_inst.n6134 ), .C1(\NES_inst.n16 ), 
    .D0(\NES_inst.n4031 ), .C0(\NES_inst.n17 ), .CLK(CLK), 
    .CIN0(\NES_inst.n4031 ), .CIN1(\NES_inst.n6134 ), .Q0(\NES_inst.n17 ), 
    .Q1(\NES_inst.n16 ), .F0(\NES_inst.n85[3] ), .F1(\NES_inst.n85[4] ), 
    .COUT1(\NES_inst.n4033 ), .COUT0(\NES_inst.n6134 ));
  NES_inst_SLICE_10 \NES_inst.SLICE_10 ( .DI1(\NES_inst.n85[2] ), 
    .DI0(\NES_inst.n85[1] ), .D1(\NES_inst.n6023 ), .C1(\NES_inst.n18 ), 
    .D0(\NES_inst.n4029 ), .C0(\NES_inst.n19 ), .CLK(CLK), 
    .CIN0(\NES_inst.n4029 ), .CIN1(\NES_inst.n6023 ), .Q0(\NES_inst.n19 ), 
    .Q1(\NES_inst.n18 ), .F0(\NES_inst.n85[1] ), .F1(\NES_inst.n85[2] ), 
    .COUT1(\NES_inst.n4031 ), .COUT0(\NES_inst.n6023 ));
  display_inst_vga_init_SLICE_11 \display_inst.vga_init.SLICE_11 ( 
    .DI1(\display_inst.vga_init.n45[0] ), .D1(\display_inst.vga_init.n6020 ), 
    .C1(\display_inst.column_cnt[0] ), .B1(VCC_net), 
    .LSR(\display_inst.vga_init.n2058 ), .CLK(\display_inst.clk ), 
    .CIN1(\display_inst.vga_init.n6020 ), .Q1(\display_inst.column_cnt[0] ), 
    .F1(\display_inst.vga_init.n45[0] ), .COUT1(\display_inst.vga_init.n3998 ), 
    .COUT0(\display_inst.vga_init.n6020 ));
  display_inst_vga_init_SLICE_12 \display_inst.vga_init.SLICE_12 ( 
    .DI1(\display_inst.vga_init.n35[2] ), .DI0(\display_inst.vga_init.n35[1] ), 
    .D1(\display_inst.vga_init.n6005 ), .C1(\display_inst.row_cnt[2] ), 
    .D0(\display_inst.vga_init.n4018 ), 
    .C0(\display_inst.vga_init.row_cnt[1]_2 ), 
    .CE(\display_inst.vga_init.n2058 ), .LSR(\display_inst.vga_init.n3765 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n4018 ), 
    .CIN1(\display_inst.vga_init.n6005 ), 
    .Q0(\display_inst.vga_init.row_cnt[1]_2 ), .Q1(\display_inst.row_cnt[2] ), 
    .F0(\display_inst.vga_init.n35[1] ), .F1(\display_inst.vga_init.n35[2] ), 
    .COUT1(\display_inst.vga_init.n4020 ), 
    .COUT0(\display_inst.vga_init.n6005 ));
  display_inst_vga_init_SLICE_13 \display_inst.vga_init.SLICE_13 ( 
    .DI0(\display_inst.vga_init.n35[9] ), .D1(\display_inst.vga_init.n6017 ), 
    .D0(\display_inst.vga_init.n4026 ), .C0(\display_inst.row_cnt[9] ), 
    .CE(\display_inst.vga_init.n2058 ), .LSR(\display_inst.vga_init.n3765 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n4026 ), 
    .CIN1(\display_inst.vga_init.n6017 ), .Q0(\display_inst.row_cnt[9] ), 
    .F0(\display_inst.vga_init.n35[9] ), .COUT0(\display_inst.vga_init.n6017 ));
  display_inst_vga_init_SLICE_14 \display_inst.vga_init.SLICE_14 ( 
    .DI1(\display_inst.vga_init.n35[8] ), .DI0(\display_inst.vga_init.n35[7] ), 
    .D1(\display_inst.vga_init.n6014 ), .C1(\display_inst.row_cnt[8] ), 
    .D0(\display_inst.vga_init.n4024 ), .C0(\display_inst.row_cnt[7] ), 
    .CE(\display_inst.vga_init.n2058 ), .LSR(\display_inst.vga_init.n3765 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n4024 ), 
    .CIN1(\display_inst.vga_init.n6014 ), .Q0(\display_inst.row_cnt[7] ), 
    .Q1(\display_inst.row_cnt[8] ), .F0(\display_inst.vga_init.n35[7] ), 
    .F1(\display_inst.vga_init.n35[8] ), .COUT1(\display_inst.vga_init.n4026 ), 
    .COUT0(\display_inst.vga_init.n6014 ));
  display_inst_vga_init_SLICE_15 \display_inst.vga_init.SLICE_15 ( 
    .DI1(\display_inst.vga_init.n35[6] ), .DI0(\display_inst.vga_init.n35[5] ), 
    .D1(\display_inst.vga_init.n6011 ), .C1(\display_inst.row_cnt[6] ), 
    .D0(\display_inst.vga_init.n4022 ), .C0(\display_inst.row_cnt[5] ), 
    .CE(\display_inst.vga_init.n2058 ), .LSR(\display_inst.vga_init.n3765 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n4022 ), 
    .CIN1(\display_inst.vga_init.n6011 ), .Q0(\display_inst.row_cnt[5] ), 
    .Q1(\display_inst.row_cnt[6] ), .F0(\display_inst.vga_init.n35[5] ), 
    .F1(\display_inst.vga_init.n35[6] ), .COUT1(\display_inst.vga_init.n4024 ), 
    .COUT0(\display_inst.vga_init.n6011 ));
  display_inst_vga_init_SLICE_16 \display_inst.vga_init.SLICE_16 ( 
    .DI1(\display_inst.vga_init.n45[2] ), .DI0(\display_inst.vga_init.n45[1] ), 
    .D1(\display_inst.vga_init.n6161 ), .C1(\display_inst.column_cnt[2] ), 
    .D0(\display_inst.vga_init.n3998 ), .C0(\display_inst.column_cnt[1] ), 
    .LSR(\display_inst.vga_init.n2058 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n3998 ), .CIN1(\display_inst.vga_init.n6161 ), 
    .Q0(\display_inst.column_cnt[1] ), .Q1(\display_inst.column_cnt[2] ), 
    .F0(\display_inst.vga_init.n45[1] ), .F1(\display_inst.vga_init.n45[2] ), 
    .COUT1(\display_inst.vga_init.n4000 ), 
    .COUT0(\display_inst.vga_init.n6161 ));
  display_inst_vga_init_SLICE_17 \display_inst.vga_init.SLICE_17 ( 
    .DI1(\display_inst.vga_init.n45[4] ), .DI0(\display_inst.vga_init.n45[3] ), 
    .D1(\display_inst.vga_init.n6164 ), .C1(\display_inst.column_cnt[4] ), 
    .D0(\display_inst.vga_init.n4000 ), .C0(\display_inst.column_cnt[3] ), 
    .LSR(\display_inst.vga_init.n2058 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n4000 ), .CIN1(\display_inst.vga_init.n6164 ), 
    .Q0(\display_inst.column_cnt[3] ), .Q1(\display_inst.column_cnt[4] ), 
    .F0(\display_inst.vga_init.n45[3] ), .F1(\display_inst.vga_init.n45[4] ), 
    .COUT1(\display_inst.vga_init.n4002 ), 
    .COUT0(\display_inst.vga_init.n6164 ));
  display_inst_vga_init_SLICE_18 \display_inst.vga_init.SLICE_18 ( 
    .DI1(\display_inst.vga_init.n35[4] ), .DI0(\display_inst.vga_init.n35[3] ), 
    .D1(\display_inst.vga_init.n6008 ), .C1(\display_inst.row_cnt[4] ), 
    .D0(\display_inst.vga_init.n4020 ), .C0(\display_inst.row_cnt[3] ), 
    .CE(\display_inst.vga_init.n2058 ), .LSR(\display_inst.vga_init.n3765 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n4020 ), 
    .CIN1(\display_inst.vga_init.n6008 ), .Q0(\display_inst.row_cnt[3] ), 
    .Q1(\display_inst.row_cnt[4] ), .F0(\display_inst.vga_init.n35[3] ), 
    .F1(\display_inst.vga_init.n35[4] ), .COUT1(\display_inst.vga_init.n4022 ), 
    .COUT0(\display_inst.vga_init.n6008 ));
  display_inst_vga_init_SLICE_19 \display_inst.vga_init.SLICE_19 ( 
    .DI1(\display_inst.vga_init.n45[8] ), .DI0(\display_inst.vga_init.n45[7] ), 
    .D1(\display_inst.vga_init.n6170 ), .C1(\display_inst.column_cnt[8] ), 
    .D0(\display_inst.vga_init.n4004 ), .C0(\display_inst.column_cnt[7] ), 
    .LSR(\display_inst.vga_init.n2058 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n4004 ), .CIN1(\display_inst.vga_init.n6170 ), 
    .Q0(\display_inst.column_cnt[7] ), .Q1(\display_inst.column_cnt[8] ), 
    .F0(\display_inst.vga_init.n45[7] ), .F1(\display_inst.vga_init.n45[8] ), 
    .COUT1(\display_inst.vga_init.n4006 ), 
    .COUT0(\display_inst.vga_init.n6170 ));
  display_inst_vga_init_SLICE_20 \display_inst.vga_init.SLICE_20 ( 
    .DI0(\display_inst.vga_init.n45[9] ), .D1(\display_inst.vga_init.n6173 ), 
    .D0(\display_inst.vga_init.n4006 ), .C0(\display_inst.column_cnt[9] ), 
    .LSR(\display_inst.vga_init.n2058 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n4006 ), .CIN1(\display_inst.vga_init.n6173 ), 
    .Q0(\display_inst.column_cnt[9] ), .F0(\display_inst.vga_init.n45[9] ), 
    .COUT0(\display_inst.vga_init.n6173 ));
  display_inst_vga_init_SLICE_21 \display_inst.vga_init.SLICE_21 ( 
    .DI1(\display_inst.vga_init.n45[6] ), .DI0(\display_inst.vga_init.n45[5] ), 
    .D1(\display_inst.vga_init.n6167 ), .C1(\display_inst.column_cnt[6] ), 
    .D0(\display_inst.vga_init.n4002 ), .C0(\display_inst.column_cnt[5] ), 
    .LSR(\display_inst.vga_init.n2058 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n4002 ), .CIN1(\display_inst.vga_init.n6167 ), 
    .Q0(\display_inst.column_cnt[5] ), .Q1(\display_inst.column_cnt[6] ), 
    .F0(\display_inst.vga_init.n45[5] ), .F1(\display_inst.vga_init.n45[6] ), 
    .COUT1(\display_inst.vga_init.n4004 ), 
    .COUT0(\display_inst.vga_init.n6167 ));
  display_inst_vga_init_SLICE_22 \display_inst.vga_init.SLICE_22 ( 
    .DI1(\display_inst.vga_init.n35[0] ), .D1(\display_inst.vga_init.n6002 ), 
    .C1(\display_inst.vga_init.row_cnt[0]_2 ), .B1(VCC_net), 
    .CE(\display_inst.vga_init.n2058 ), .LSR(\display_inst.vga_init.n3765 ), 
    .CLK(\display_inst.clk ), .CIN1(\display_inst.vga_init.n6002 ), 
    .Q1(\display_inst.vga_init.row_cnt[0]_2 ), 
    .F1(\display_inst.vga_init.n35[0] ), .COUT1(\display_inst.vga_init.n4018 ), 
    .COUT0(\display_inst.vga_init.n6002 ));
  display_inst_pattern_gen_initial_SLICE_23 
    \display_inst.pattern_gen_initial.SLICE_23 ( 
    .D1(\display_inst.pattern_gen_initial.n6119 ), .C1(VCC_net), 
    .B1(\display_inst.n491 ), .D0(\display_inst.pattern_gen_initial.n4009 ), 
    .B0(\display_inst.pattern_gen_initial.n492 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4009 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6119 ), 
    .F0(\display_inst.pattern_gen_initial.n508[3] ), 
    .F1(\display_inst.n508[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4011 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6119 ));
  display_inst_pattern_gen_initial_SLICE_24 
    \display_inst.pattern_gen_initial.SLICE_24 ( 
    .D1(\display_inst.pattern_gen_initial.n6116 ), .C1(VCC_net), 
    .B1(\display_inst.n47[0] ), 
    .CIN1(\display_inst.pattern_gen_initial.n6116 ), 
    .F1(\display_inst.n508[2] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4009 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6116 ));
  display_inst_pattern_gen_initial_SLICE_25 
    \display_inst.pattern_gen_initial.SLICE_25 ( 
    .D1(\display_inst.pattern_gen_initial.n6053 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n412 ), 
    .D0(\display_inst.pattern_gen_initial.n4102 ), 
    .B0(\display_inst.pattern_gen_initial.n413 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4102 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6053 ), 
    .F0(\display_inst.pattern_gen_initial.n832[7] ), 
    .F1(\display_inst.pattern_gen_initial.n832[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4104 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6053 ));
  display_inst_pattern_gen_initial_SLICE_26 
    \display_inst.pattern_gen_initial.SLICE_26 ( 
    .D1(\display_inst.pattern_gen_initial.n6044 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n4955 ), 
    .D0(\display_inst.pattern_gen_initial.n4100 ), 
    .B0(\display_inst.pattern_gen_initial.n1956 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4100 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6044 ), 
    .F0(\display_inst.pattern_gen_initial.n832[5] ), 
    .F1(\display_inst.pattern_gen_initial.n832[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4102 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6044 ));
  display_inst_pattern_gen_initial_SLICE_27 
    \display_inst.pattern_gen_initial.SLICE_27 ( 
    .D1(\display_inst.pattern_gen_initial.n6041 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n416 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6041 ), 
    .F1(\display_inst.pattern_gen_initial.n832[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4100 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6041 ));
  display_inst_pattern_gen_initial_SLICE_28 
    \display_inst.pattern_gen_initial.SLICE_28 ( 
    .D1(\display_inst.pattern_gen_initial.n6110 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n452_adj_109 ), 
    .D0(\display_inst.pattern_gen_initial.n4070 ), 
    .B0(\display_inst.pattern_gen_initial.n453_adj_108 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4070 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6110 ), 
    .F0(\display_inst.pattern_gen_initial.n700[6] ), 
    .F1(\display_inst.pattern_gen_initial.n700[7] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4072 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6110 ));
  display_inst_pattern_gen_initial_SLICE_29 
    \display_inst.pattern_gen_initial.SLICE_29 ( 
    .D1(\display_inst.pattern_gen_initial.n6107 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n454_adj_112 ), 
    .D0(\display_inst.pattern_gen_initial.n4068 ), 
    .B0(\display_inst.pattern_gen_initial.n455_adj_111 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4068 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6107 ), 
    .F0(\display_inst.pattern_gen_initial.n700[4] ), 
    .F1(\display_inst.pattern_gen_initial.n700[5] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4070 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6107 ));
  display_inst_pattern_gen_initial_SLICE_30 
    \display_inst.pattern_gen_initial.SLICE_30 ( 
    .D1(\display_inst.pattern_gen_initial.n6104 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n47[1] ), 
    .CIN1(\display_inst.pattern_gen_initial.n6104 ), 
    .F1(\display_inst.pattern_gen_initial.n700[3] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4068 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6104 ));
  display_inst_pattern_gen_initial_SLICE_31 
    \display_inst.pattern_gen_initial.SLICE_31 ( 
    .D1(\display_inst.pattern_gen_initial.n6113 ), 
    .D0(\display_inst.pattern_gen_initial.n4097 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n411 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4097 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6113 ), 
    .F0(\display_inst.pattern_gen_initial.n712[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n6113 ));
  display_inst_pattern_gen_initial_SLICE_32 
    \display_inst.pattern_gen_initial.SLICE_32 ( 
    .D1(\display_inst.pattern_gen_initial.n6092 ), 
    .D0(\display_inst.pattern_gen_initial.n4065 ), .C0(VCC_net), 
    .B0(\display_inst.row_cnt[9] ), 
    .CIN0(\display_inst.pattern_gen_initial.n4065 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6092 ), 
    .F0(\display_inst.pattern_gen_initial.n225 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6092 ));
  display_inst_pattern_gen_initial_SLICE_33 
    \display_inst.pattern_gen_initial.SLICE_33 ( 
    .D1(\display_inst.pattern_gen_initial.n6089 ), .C1(VCC_net), 
    .B1(\display_inst.row_cnt[8] ), 
    .D0(\display_inst.pattern_gen_initial.n4063 ), .C0(VCC_net), 
    .B0(\display_inst.row_cnt[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n4063 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6089 ), 
    .F0(\display_inst.pattern_gen_initial.n47[5] ), 
    .F1(\display_inst.pattern_gen_initial.n226 ), 
    .COUT1(\display_inst.pattern_gen_initial.n4065 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6089 ));
  display_inst_pattern_gen_initial_SLICE_34 
    \display_inst.pattern_gen_initial.SLICE_34 ( 
    .D1(\display_inst.pattern_gen_initial.n6086 ), .C1(VCC_net), 
    .B1(\display_inst.row_cnt[6] ), 
    .D0(\display_inst.pattern_gen_initial.n4061 ), .C0(VCC_net), 
    .B0(\display_inst.row_cnt[5] ), 
    .CIN0(\display_inst.pattern_gen_initial.n4061 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6086 ), 
    .F0(\display_inst.pattern_gen_initial.n47[3] ), 
    .F1(\display_inst.pattern_gen_initial.n47[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4063 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6086 ));
  display_inst_pattern_gen_initial_SLICE_35 
    \display_inst.pattern_gen_initial.SLICE_35 ( 
    .D1(\display_inst.pattern_gen_initial.n6101 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n412_adj_123 ), 
    .D0(\display_inst.pattern_gen_initial.n4095 ), 
    .B0(\display_inst.pattern_gen_initial.n413_adj_130 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4095 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6101 ), 
    .F0(\display_inst.pattern_gen_initial.n712[7] ), 
    .F1(\display_inst.pattern_gen_initial.n712[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4097 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6101 ));
  display_inst_pattern_gen_initial_SLICE_36 
    \display_inst.pattern_gen_initial.SLICE_36 ( 
    .D1(\display_inst.pattern_gen_initial.n6083 ), 
    .B1(\display_inst.row_cnt[4] ), 
    .D0(\display_inst.pattern_gen_initial.n4059 ), .C0(VCC_net), 
    .B0(\display_inst.row_cnt[3] ), 
    .CIN0(\display_inst.pattern_gen_initial.n4059 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6083 ), 
    .F0(\display_inst.pattern_gen_initial.n47[1] ), 
    .F1(\display_inst.pattern_gen_initial.n47[2] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4061 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6083 ));
  display_inst_pattern_gen_initial_SLICE_37 
    \display_inst.pattern_gen_initial.SLICE_37 ( 
    .D1(\display_inst.pattern_gen_initial.n6080 ), .C1(VCC_net), 
    .B1(\display_inst.row_cnt[2] ), 
    .CIN1(\display_inst.pattern_gen_initial.n6080 ), 
    .F1(\display_inst.n47[0] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4059 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6080 ));
  display_inst_pattern_gen_initial_SLICE_38 
    \display_inst.pattern_gen_initial.SLICE_38 ( 
    .D1(\display_inst.pattern_gen_initial.n6098 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n4947 ), 
    .D0(\display_inst.pattern_gen_initial.n4093 ), 
    .B0(\display_inst.pattern_gen_initial.n1950 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4093 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6098 ), 
    .F0(\display_inst.pattern_gen_initial.n712[5] ), 
    .F1(\display_inst.pattern_gen_initial.n712[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4095 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6098 ));
  display_inst_pattern_gen_initial_SLICE_39 
    \display_inst.pattern_gen_initial.SLICE_39 ( 
    .D1(\display_inst.pattern_gen_initial.n6095 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n47[2] ), 
    .CIN1(\display_inst.pattern_gen_initial.n6095 ), 
    .F1(\display_inst.pattern_gen_initial.n712[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4093 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6095 ));
  display_inst_pattern_gen_initial_SLICE_40 
    \display_inst.pattern_gen_initial.SLICE_40 ( 
    .D1(\display_inst.pattern_gen_initial.n6068 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n450 ), 
    .D0(\display_inst.pattern_gen_initial.n4089 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n451 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4089 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6068 ), 
    .F0(\display_inst.pattern_gen_initial.n820[8] ), 
    .F1(\display_inst.pattern_gen_initial.n820[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n6068 ));
  display_inst_pattern_gen_initial_SLICE_41 
    \display_inst.pattern_gen_initial.SLICE_41 ( 
    .D1(\display_inst.pattern_gen_initial.n6065 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n452 ), 
    .D0(\display_inst.pattern_gen_initial.n4087 ), 
    .B0(\display_inst.pattern_gen_initial.n453 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4087 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6065 ), 
    .F0(\display_inst.pattern_gen_initial.n820[6] ), 
    .F1(\display_inst.pattern_gen_initial.n820[7] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4089 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6065 ));
  display_inst_pattern_gen_initial_SLICE_42 
    \display_inst.pattern_gen_initial.SLICE_42 ( 
    .D1(\display_inst.pattern_gen_initial.n6038 ), 
    .D0(\display_inst.pattern_gen_initial.n4056 ), .C0(VCC_net), 
    .B0(\display_inst.column_cnt[9] ), 
    .CIN0(\display_inst.pattern_gen_initial.n4056 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6038 ), 
    .F0(\display_inst.pattern_gen_initial.n324 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6038 ));
  display_inst_pattern_gen_initial_SLICE_43 
    \display_inst.pattern_gen_initial.SLICE_43 ( 
    .D1(\display_inst.pattern_gen_initial.n6050 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n454 ), 
    .D0(\display_inst.pattern_gen_initial.n4085 ), 
    .B0(\display_inst.pattern_gen_initial.n455 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4085 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6050 ), 
    .F0(\display_inst.pattern_gen_initial.n820[4] ), 
    .F1(\display_inst.pattern_gen_initial.n820[5] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4087 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6050 ));
  display_inst_pattern_gen_initial_SLICE_44 
    \display_inst.pattern_gen_initial.SLICE_44 ( 
    .D1(\display_inst.pattern_gen_initial.n6047 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n456 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6047 ), 
    .F1(\display_inst.pattern_gen_initial.n820[3] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4085 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6047 ));
  display_inst_pattern_gen_initial_SLICE_45 
    \display_inst.pattern_gen_initial.SLICE_45 ( 
    .D1(\display_inst.pattern_gen_initial.n6077 ), 
    .D0(\display_inst.pattern_gen_initial.n4082 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n486 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4082 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6077 ), 
    .F0(\display_inst.pattern_gen_initial.n508_adj_148[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n6077 ));
  display_inst_pattern_gen_initial_SLICE_46 
    \display_inst.pattern_gen_initial.SLICE_46 ( 
    .D1(\display_inst.pattern_gen_initial.n6035 ), .C1(VCC_net), 
    .B1(\display_inst.column_cnt[8] ), 
    .D0(\display_inst.pattern_gen_initial.n4054 ), .C0(VCC_net), 
    .B0(\display_inst.column_cnt[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n4054 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6035 ), 
    .F0(\display_inst.pattern_gen_initial.n326 ), 
    .F1(\display_inst.pattern_gen_initial.n277 ), 
    .COUT1(\display_inst.pattern_gen_initial.n4056 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6035 ));
  display_inst_pattern_gen_initial_SLICE_47 
    \display_inst.pattern_gen_initial.SLICE_47 ( 
    .D1(\display_inst.pattern_gen_initial.n6032 ), 
    .B1(\display_inst.column_cnt[6] ), 
    .D0(\display_inst.pattern_gen_initial.n4052 ), 
    .B0(\display_inst.column_cnt[5] ), 
    .CIN0(\display_inst.pattern_gen_initial.n4052 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6032 ), 
    .F0(\display_inst.pattern_gen_initial.n373 ), 
    .F1(\display_inst.pattern_gen_initial.n327 ), 
    .COUT1(\display_inst.pattern_gen_initial.n4054 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6032 ));
  display_inst_pattern_gen_initial_SLICE_48 
    \display_inst.pattern_gen_initial.SLICE_48 ( 
    .D1(\display_inst.pattern_gen_initial.n6074 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n487 ), 
    .D0(\display_inst.pattern_gen_initial.n4080 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n488_c ), 
    .CIN0(\display_inst.pattern_gen_initial.n4080 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6074 ), 
    .F0(\display_inst.pattern_gen_initial.n508_adj_148[7] ), 
    .F1(\display_inst.pattern_gen_initial.n508_adj_148[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4082 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6074 ));
  display_inst_pattern_gen_initial_SLICE_49 
    \display_inst.pattern_gen_initial.SLICE_49 ( 
    .D1(\display_inst.pattern_gen_initial.n6071 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n489_c ), 
    .D0(\display_inst.pattern_gen_initial.n4078 ), 
    .B0(\display_inst.pattern_gen_initial.n490 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4078 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6071 ), 
    .F0(\display_inst.pattern_gen_initial.n508_adj_148[5] ), 
    .F1(\display_inst.pattern_gen_initial.n508_adj_148[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4080 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6071 ));
  display_inst_pattern_gen_initial_SLICE_50 
    \display_inst.pattern_gen_initial.SLICE_50 ( 
    .D1(\display_inst.pattern_gen_initial.n6062 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n491_adj_105 ), 
    .D0(\display_inst.pattern_gen_initial.n4076 ), 
    .B0(\display_inst.pattern_gen_initial.n492_adj_106 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4076 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6062 ), 
    .F0(\display_inst.pattern_gen_initial.n508_adj_148[3] ), 
    .F1(\display_inst.pattern_gen_initial.n508_adj_148[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4078 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6062 ));
  display_inst_pattern_gen_initial_SLICE_51 
    \display_inst.pattern_gen_initial.SLICE_51 ( 
    .D1(\display_inst.pattern_gen_initial.n6029 ), .C1(VCC_net), 
    .B1(\display_inst.column_cnt[4] ), 
    .D0(\display_inst.pattern_gen_initial.n4050 ), .C0(VCC_net), 
    .B0(\display_inst.column_cnt[3] ), 
    .CIN0(\display_inst.pattern_gen_initial.n4050 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6029 ), 
    .F0(\display_inst.pattern_gen_initial.n456 ), 
    .F1(\display_inst.pattern_gen_initial.n416 ), 
    .COUT1(\display_inst.pattern_gen_initial.n4052 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6029 ));
  display_inst_pattern_gen_initial_SLICE_52 
    \display_inst.pattern_gen_initial.SLICE_52 ( 
    .D1(\display_inst.pattern_gen_initial.n6059 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n493 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6059 ), 
    .F1(\display_inst.pattern_gen_initial.n508_adj_148[2] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4076 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6059 ));
  display_inst_pattern_gen_initial_SLICE_53 
    \display_inst.pattern_gen_initial.SLICE_53 ( 
    .D1(\display_inst.pattern_gen_initial.n6026 ), .C1(VCC_net), 
    .B1(\display_inst.column_cnt[2] ), 
    .CIN1(\display_inst.pattern_gen_initial.n6026 ), 
    .F1(\display_inst.pattern_gen_initial.n493 ), 
    .COUT1(\display_inst.pattern_gen_initial.n4050 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6026 ));
  display_inst_pattern_gen_initial_SLICE_54 
    \display_inst.pattern_gen_initial.SLICE_54 ( 
    .D1(\display_inst.pattern_gen_initial.n6122 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n450_adj_131 ), 
    .D0(\display_inst.pattern_gen_initial.n4072 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n451_adj_132 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4072 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6122 ), 
    .F0(\display_inst.pattern_gen_initial.n700[8] ), 
    .F1(\display_inst.pattern_gen_initial.n700[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n6122 ));
  display_inst_pattern_gen_initial_SLICE_55 
    \display_inst.pattern_gen_initial.SLICE_55 ( 
    .D1(\display_inst.pattern_gen_initial.n6131 ), 
    .D0(\display_inst.pattern_gen_initial.n4015 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n486_adj_124 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4015 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6131 ), 
    .F0(\display_inst.pattern_gen_initial.n508[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n6131 ));
  display_inst_pattern_gen_initial_SLICE_56 
    \display_inst.pattern_gen_initial.SLICE_56 ( 
    .D1(\display_inst.pattern_gen_initial.n6128 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n487_adj_116 ), 
    .D0(\display_inst.pattern_gen_initial.n4013 ), .C0(VCC_net), 
    .B0(\display_inst.n488 ), .CIN0(\display_inst.pattern_gen_initial.n4013 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6128 ), 
    .F0(\display_inst.n508[7] ), 
    .F1(\display_inst.pattern_gen_initial.n508[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4015 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6128 ));
  display_inst_pattern_gen_initial_SLICE_57 
    \display_inst.pattern_gen_initial.SLICE_57 ( 
    .D1(\display_inst.pattern_gen_initial.n6056 ), 
    .D0(\display_inst.pattern_gen_initial.n4104 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n411_adj_139 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4104 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6056 ), 
    .F0(\display_inst.pattern_gen_initial.n832[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n6056 ));
  display_inst_pattern_gen_initial_SLICE_58 
    \display_inst.pattern_gen_initial.SLICE_58 ( 
    .D1(\display_inst.pattern_gen_initial.n6125 ), .C1(VCC_net), 
    .B1(\display_inst.n489 ), .D0(\display_inst.pattern_gen_initial.n4011 ), 
    .B0(\display_inst.pattern_gen_initial.n490_adj_127 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4011 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6125 ), 
    .F0(\display_inst.pattern_gen_initial.n508[5] ), 
    .F1(\display_inst.n508[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4013 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6125 ));
  display_inst_vga_init_SLICE_61 \display_inst.vga_init.SLICE_61 ( 
    .DI0(\display_inst.vga_init.valid_N_77 ), 
    .D0(\display_inst.vga_init.n4737 ), 
    .C0(\display_inst.vga_init.n6_adj_157 ), .B0(\display_inst.column_cnt[9] ), 
    .A0(\display_inst.row_cnt[9] ), .CLK(\display_inst.clk ), 
    .Q0(\display_inst.valid ), .F0(\display_inst.vga_init.valid_N_77 ));
  display_inst_pattern_gen_initial_SLICE_62 
    \display_inst.pattern_gen_initial.SLICE_62 ( 
    .D1(\display_inst.pattern_gen_initial.n47[4] ), 
    .C1(\display_inst.pattern_gen_initial.n335 ), 
    .B1(\display_inst.pattern_gen_initial.n47[5] ), 
    .A1(\display_inst.pattern_gen_initial.n47[3] ), 
    .D0(\display_inst.pattern_gen_initial.n226 ), 
    .C0(\display_inst.pattern_gen_initial.n47[5] ), 
    .B0(\display_inst.pattern_gen_initial.n225 ), 
    .A0(\display_inst.pattern_gen_initial.n47[4] ), 
    .F0(\display_inst.pattern_gen_initial.n335 ), 
    .F1(\display_inst.pattern_gen_initial.n4969 ));
  display_inst_pattern_gen_initial_SLICE_64 
    \display_inst.pattern_gen_initial.SLICE_64 ( 
    .D1(\display_inst.pattern_gen_initial.n47[2] ), 
    .C1(\display_inst.pattern_gen_initial.n4947 ), 
    .B1(\display_inst.pattern_gen_initial.n47[3] ), 
    .A1(\display_inst.pattern_gen_initial.n380_adj_122 ), 
    .D0(\display_inst.pattern_gen_initial.n335 ), 
    .C0(\display_inst.pattern_gen_initial.n47[4] ), 
    .B0(\display_inst.pattern_gen_initial.n380_adj_122 ), 
    .A0(\display_inst.pattern_gen_initial.n47[3] ), 
    .F0(\display_inst.pattern_gen_initial.n4947 ), 
    .F1(\display_inst.pattern_gen_initial.n14 ));
  display_inst_vga_init_SLICE_66 \display_inst.vga_init.SLICE_66 ( 
    .D1(\display_inst.vga_init.n11_c ), .C1(\display_inst.vga_init.n12 ), 
    .B1(\display_inst.vga_init.n10_adj_149 ), 
    .A1(\display_inst.vga_init.n9_adj_151 ), .D0(\display_inst.n497 ), 
    .C0(\display_inst.n10 ), .B0(\display_inst.n47[0] ), 
    .A0(\display_inst.n508[2] ), .F0(\display_inst.vga_init.n12 ), 
    .F1(\display_inst.vga_init.n4501 ));
  display_inst_pattern_gen_initial_SLICE_67 
    \display_inst.pattern_gen_initial.SLICE_67 ( 
    .D1(\display_inst.pattern_gen_initial.n508[9] ), 
    .C1(\display_inst.pattern_gen_initial.n486_adj_124 ), 
    .A1(\display_inst.n497 ), .D0(\display_inst.pattern_gen_initial.n700[9] ), 
    .C0(\display_inst.pattern_gen_initial.n450_adj_131 ), 
    .B0(\display_inst.pattern_gen_initial.n461_adj_133 ), 
    .F0(\display_inst.pattern_gen_initial.n486_adj_124 ), 
    .F1(\display_inst.n10 ));
  display_inst_vga_init_SLICE_68 \display_inst.vga_init.SLICE_68 ( 
    .D0(\display_inst.n508[6] ), .C0(\display_inst.n6 ), 
    .B0(\display_inst.n497 ), .A0(\display_inst.n489 ), 
    .F0(\display_inst.vga_init.n10_adj_149 ));
  display_inst_pattern_gen_initial_SLICE_69 
    \display_inst.pattern_gen_initial.SLICE_69 ( 
    .D1(\display_inst.pattern_gen_initial.n508[5] ), 
    .C1(\display_inst.pattern_gen_initial.n490_adj_127 ), 
    .A1(\display_inst.n497 ), 
    .D0(\display_inst.pattern_gen_initial.n461_adj_133 ), 
    .C0(\display_inst.pattern_gen_initial.n454_adj_112 ), 
    .B0(\display_inst.pattern_gen_initial.n700[5] ), 
    .F0(\display_inst.pattern_gen_initial.n490_adj_127 ), 
    .F1(\display_inst.n6 ));
  display_inst_vga_init_SLICE_70 \display_inst.vga_init.SLICE_70 ( 
    .D1(\display_inst.n9 ), .C1(\display_inst.n491 ), .B1(\display_inst.n497 ), 
    .A1(\display_inst.n508[4] ), 
    .D0(\display_inst.pattern_gen_initial.n461_adj_133 ), 
    .C0(\display_inst.pattern_gen_initial.n700[4] ), 
    .B0(\display_inst.pattern_gen_initial.n455_adj_111 ), 
    .F0(\display_inst.n491 ), .F1(\display_inst.vga_init.n11_c ));
  display_inst_pattern_gen_initial_SLICE_71 
    \display_inst.pattern_gen_initial.SLICE_71 ( .D1(\display_inst.n497 ), 
    .C1(\display_inst.pattern_gen_initial.n487_adj_116 ), 
    .B1(\display_inst.pattern_gen_initial.n508[8] ), 
    .D0(\display_inst.pattern_gen_initial.n700[8] ), 
    .C0(\display_inst.pattern_gen_initial.n451_adj_132 ), 
    .B0(\display_inst.pattern_gen_initial.n461_adj_133 ), 
    .F0(\display_inst.pattern_gen_initial.n487_adj_116 ), 
    .F1(\display_inst.n9 ));
  display_inst_vga_init_SLICE_72 \display_inst.vga_init.SLICE_72 ( 
    .D0(\display_inst.n508[7] ), .C0(\display_inst.n4 ), 
    .B0(\display_inst.n488 ), .A0(\display_inst.n497 ), 
    .F0(\display_inst.vga_init.n9_adj_151 ));
  display_inst_pattern_gen_initial_SLICE_73 
    \display_inst.pattern_gen_initial.SLICE_73 ( 
    .D0(\display_inst.pattern_gen_initial.n486_adj_124 ), 
    .C0(\display_inst.pattern_gen_initial.n6_adj_147 ), 
    .B0(\display_inst.pattern_gen_initial.n487_adj_116 ), 
    .A0(\display_inst.n488 ), .F0(\display_inst.n497 ));
  display_inst_vga_init_SLICE_74 \display_inst.vga_init.SLICE_74 ( 
    .D1(\display_inst.n2327 ), .C1(\display_inst.n4746 ), 
    .B1(\display_inst.column_cnt[0] ), .A1(\display_inst.n101 ), 
    .D0(\display_inst.column_cnt[1] ), .C0(\display_inst.column_cnt[8] ), 
    .B0(\display_inst.column_cnt[9] ), .A0(\display_inst.column_cnt[0] ), 
    .F0(\display_inst.n4746 ), .F1(\display_inst.pattern_gen_initial.n5 ));
  display_inst_pattern_gen_initial_SLICE_76 
    \display_inst.pattern_gen_initial.SLICE_76 ( 
    .D1(\display_inst.pattern_gen_initial.n450 ), 
    .C1(\display_inst.pattern_gen_initial.n3408 ), 
    .B1(\display_inst.pattern_gen_initial.n451 ), 
    .A1(\display_inst.pattern_gen_initial.n452 ), 
    .D0(\display_inst.pattern_gen_initial.n456 ), 
    .C0(\display_inst.pattern_gen_initial.n455 ), 
    .B0(\display_inst.pattern_gen_initial.n453 ), 
    .A0(\display_inst.pattern_gen_initial.n454 ), 
    .F0(\display_inst.pattern_gen_initial.n3408 ), 
    .F1(\display_inst.pattern_gen_initial.n461 ));
  display_inst_pattern_gen_initial_SLICE_77 
    \display_inst.pattern_gen_initial.SLICE_77 ( 
    .D1(\display_inst.pattern_gen_initial.n508_adj_148[8] ), 
    .C1(\display_inst.pattern_gen_initial.n487 ), 
    .A1(\display_inst.pattern_gen_initial.n497_c ), 
    .D0(\display_inst.pattern_gen_initial.n820[8] ), 
    .C0(\display_inst.pattern_gen_initial.n451 ), 
    .B0(\display_inst.pattern_gen_initial.n461 ), 
    .F0(\display_inst.pattern_gen_initial.n487 ), 
    .F1(\display_inst.pattern_gen_initial.n9_c ));
  display_inst_pattern_gen_initial_SLICE_78 
    \display_inst.pattern_gen_initial.SLICE_78 ( 
    .D1(\display_inst.pattern_gen_initial.n508_adj_148[2] ), 
    .C1(\display_inst.pattern_gen_initial.n497_c ), 
    .B1(\display_inst.pattern_gen_initial.n493 ), 
    .D0(\display_inst.pattern_gen_initial.n486 ), 
    .C0(\display_inst.pattern_gen_initial.n6_c ), 
    .B0(\display_inst.pattern_gen_initial.n488_c ), 
    .A0(\display_inst.pattern_gen_initial.n487 ), 
    .F0(\display_inst.pattern_gen_initial.n497_c ), 
    .F1(\display_inst.pattern_gen_initial.n3 ));
  display_inst_pattern_gen_initial_SLICE_79 
    \display_inst.pattern_gen_initial.SLICE_79 ( 
    .D0(\display_inst.pattern_gen_initial.n488_c ), 
    .C0(\display_inst.pattern_gen_initial.n3 ), 
    .B0(\display_inst.pattern_gen_initial.n497_c ), 
    .A0(\display_inst.pattern_gen_initial.n508_adj_148[7] ), 
    .F0(\display_inst.pattern_gen_initial.n10_adj_113 ));
  display_inst_pattern_gen_initial_SLICE_80 
    \display_inst.pattern_gen_initial.SLICE_80 ( 
    .D1(\display_inst.pattern_gen_initial.n508_adj_148[3] ), 
    .C1(\display_inst.pattern_gen_initial.n492_adj_106 ), 
    .A1(\display_inst.pattern_gen_initial.n497_c ), 
    .D0(\display_inst.pattern_gen_initial.n820[3] ), 
    .C0(\display_inst.pattern_gen_initial.n456 ), 
    .B0(\display_inst.pattern_gen_initial.n461 ), 
    .F0(\display_inst.pattern_gen_initial.n492_adj_106 ), 
    .F1(\display_inst.pattern_gen_initial.n4_c ));
  display_inst_pattern_gen_initial_SLICE_81 
    \display_inst.pattern_gen_initial.SLICE_81 ( 
    .D0(\display_inst.pattern_gen_initial.n508_adj_148[5] ), 
    .C0(\display_inst.pattern_gen_initial.n4_c ), 
    .B0(\display_inst.pattern_gen_initial.n497_c ), 
    .A0(\display_inst.pattern_gen_initial.n490 ), 
    .F0(\display_inst.pattern_gen_initial.n9_adj_115 ));
  display_inst_pattern_gen_initial_SLICE_82 
    \display_inst.pattern_gen_initial.SLICE_82 ( 
    .D1(\display_inst.pattern_gen_initial.n508_adj_148[9] ), 
    .C1(\display_inst.pattern_gen_initial.n486 ), 
    .B1(\display_inst.pattern_gen_initial.n497_c ), 
    .D0(\display_inst.pattern_gen_initial.n820[9] ), 
    .C0(\display_inst.pattern_gen_initial.n450 ), 
    .B0(\display_inst.pattern_gen_initial.n461 ), 
    .F0(\display_inst.pattern_gen_initial.n486 ), 
    .F1(\display_inst.pattern_gen_initial.n10_c ));
  display_inst_pattern_gen_initial_SLICE_83 
    \display_inst.pattern_gen_initial.SLICE_83 ( 
    .D1(\display_inst.pattern_gen_initial.n9_adj_115 ), 
    .C1(\display_inst.pattern_gen_initial.n12 ), 
    .B1(\display_inst.pattern_gen_initial.n10_adj_113 ), 
    .A1(\display_inst.pattern_gen_initial.n11_c ), 
    .D0(\display_inst.pattern_gen_initial.n508_adj_148[6] ), 
    .C0(\display_inst.pattern_gen_initial.n10_c ), 
    .B0(\display_inst.pattern_gen_initial.n489_c ), 
    .A0(\display_inst.pattern_gen_initial.n497_c ), 
    .F0(\display_inst.pattern_gen_initial.n12 ), 
    .F1(\display_inst.pattern_gen_initial.n4506 ));
  display_inst_pattern_gen_initial_SLICE_85 
    \display_inst.pattern_gen_initial.SLICE_85 ( 
    .D1(\display_inst.pattern_gen_initial.n508_adj_148[4] ), 
    .C1(\display_inst.pattern_gen_initial.n491_adj_105 ), 
    .B1(\display_inst.pattern_gen_initial.n9_c ), 
    .A1(\display_inst.pattern_gen_initial.n497_c ), 
    .D0(\display_inst.pattern_gen_initial.n820[4] ), 
    .C0(\display_inst.pattern_gen_initial.n455 ), 
    .B0(\display_inst.pattern_gen_initial.n461 ), 
    .F0(\display_inst.pattern_gen_initial.n491_adj_105 ), 
    .F1(\display_inst.pattern_gen_initial.n11_c ));
  display_inst_pattern_gen_initial_SLICE_86 
    \display_inst.pattern_gen_initial.SLICE_86 ( 
    .D1(\display_inst.pattern_gen_initial.n712[4] ), 
    .C1(\display_inst.pattern_gen_initial.n4533 ), 
    .B1(\display_inst.pattern_gen_initial.n47[2] ), 
    .D0(\display_inst.pattern_gen_initial.n413_adj_130 ), 
    .C0(\display_inst.pattern_gen_initial.n14 ), 
    .B0(\display_inst.pattern_gen_initial.n412_adj_123 ), 
    .A0(\display_inst.pattern_gen_initial.n411 ), 
    .F0(\display_inst.pattern_gen_initial.n4533 ), 
    .F1(\display_inst.pattern_gen_initial.n455_adj_111 ));
  display_inst_pattern_gen_initial_SLICE_87 
    \display_inst.pattern_gen_initial.SLICE_87 ( 
    .D1(\display_inst.pattern_gen_initial.n461_adj_133 ), 
    .C1(\display_inst.pattern_gen_initial.n452_adj_109 ), 
    .A1(\display_inst.pattern_gen_initial.n700[7] ), 
    .D0(\display_inst.pattern_gen_initial.n712[7] ), 
    .C0(\display_inst.pattern_gen_initial.n413_adj_130 ), 
    .B0(\display_inst.pattern_gen_initial.n4533 ), 
    .F0(\display_inst.pattern_gen_initial.n452_adj_109 ), 
    .F1(\display_inst.n488 ));
  display_inst_pattern_gen_initial_SLICE_88 
    \display_inst.pattern_gen_initial.SLICE_88 ( 
    .D1(\display_inst.pattern_gen_initial.n450_adj_131 ), 
    .C1(\display_inst.pattern_gen_initial.n3373 ), 
    .B1(\display_inst.pattern_gen_initial.n452_adj_109 ), 
    .A1(\display_inst.pattern_gen_initial.n451_adj_132 ), 
    .D0(\display_inst.pattern_gen_initial.n453_adj_108 ), 
    .C0(\display_inst.pattern_gen_initial.n455_adj_111 ), 
    .B0(\display_inst.pattern_gen_initial.n47[1] ), 
    .A0(\display_inst.pattern_gen_initial.n454_adj_112 ), 
    .F0(\display_inst.pattern_gen_initial.n3373 ), 
    .F1(\display_inst.pattern_gen_initial.n461_adj_133 ));
  display_inst_pattern_gen_initial_SLICE_90 
    \display_inst.pattern_gen_initial.SLICE_90 ( 
    .D1(\display_inst.pattern_gen_initial.n4506 ), .C1(\display_inst.n4503 ), 
    .B1(\display_inst.column_cnt[1] ), .A1(\display_inst.column_cnt[0] ), 
    .D0(\display_inst.vga_init.row_cnt[1]_2 ), 
    .C0(\display_inst.vga_init.n4501 ), 
    .B0(\display_inst.vga_init.row_cnt[0]_2 ), .F0(\display_inst.n4503 ), 
    .F1(\display_inst.pattern_gen_initial.n3261 ));
  display_inst_pattern_gen_initial_SLICE_91 
    \display_inst.pattern_gen_initial.SLICE_91 ( 
    .D1(\display_inst.pattern_gen_initial.n5 ), 
    .C1(\display_inst.pattern_gen_initial.n6_adj_134 ), 
    .B1(\display_inst.n4752 ), .A1(\display_inst.n11 ), 
    .D0(\display_inst.pattern_gen_initial.n2014 ), 
    .C0(\display_inst.pattern_gen_initial.n3261 ), 
    .B0(\display_inst.column_cnt[0] ), .A0(\display_inst.n2327 ), 
    .F0(\display_inst.pattern_gen_initial.n6_adj_134 ), 
    .F1(\display_inst.pattern_gen_initial.n5_adj_137 ));
  display_inst_pattern_gen_initial_SLICE_92 
    \display_inst.pattern_gen_initial.SLICE_92 ( 
    .D1(\display_inst.pattern_gen_initial.n832[7] ), 
    .C1(\display_inst.pattern_gen_initial.n413 ), 
    .A1(\display_inst.pattern_gen_initial.n4537 ), 
    .D0(\display_inst.pattern_gen_initial.n371_adj_140 ), 
    .C0(\display_inst.pattern_gen_initial.n380 ), 
    .B0(\display_inst.pattern_gen_initial.n4495 ), 
    .A0(\display_inst.pattern_gen_initial.n373 ), 
    .F0(\display_inst.pattern_gen_initial.n413 ), 
    .F1(\display_inst.pattern_gen_initial.n452 ));
  display_inst_pattern_gen_initial_SLICE_93 
    \display_inst.pattern_gen_initial.SLICE_93 ( 
    .D1(\display_inst.pattern_gen_initial.n832[4] ), 
    .C1(\display_inst.pattern_gen_initial.n4537 ), 
    .B1(\display_inst.pattern_gen_initial.n416 ), 
    .D0(\display_inst.pattern_gen_initial.n411_adj_139 ), 
    .C0(\display_inst.pattern_gen_initial.n14_adj_141 ), 
    .B0(\display_inst.pattern_gen_initial.n412 ), 
    .A0(\display_inst.pattern_gen_initial.n413 ), 
    .F0(\display_inst.pattern_gen_initial.n4537 ), 
    .F1(\display_inst.pattern_gen_initial.n455 ));
  display_inst_pattern_gen_initial_SLICE_94 
    \display_inst.pattern_gen_initial.SLICE_94 ( 
    .D1(\display_inst.pattern_gen_initial.n371_adj_140 ), 
    .C1(\display_inst.pattern_gen_initial.n4495 ), 
    .B1(\display_inst.pattern_gen_initial.n373 ), 
    .D0(\display_inst.pattern_gen_initial.n324 ), 
    .C0(\display_inst.pattern_gen_initial.n326 ), 
    .B0(\display_inst.pattern_gen_initial.n277 ), 
    .A0(\display_inst.pattern_gen_initial.n327 ), 
    .F0(\display_inst.pattern_gen_initial.n4495 ), 
    .F1(\display_inst.pattern_gen_initial.n16 ));
  display_inst_pattern_gen_initial_SLICE_95 
    \display_inst.pattern_gen_initial.SLICE_95 ( 
    .D1(\display_inst.pattern_gen_initial.n369_adj_138 ), 
    .C1(\display_inst.pattern_gen_initial.n370 ), 
    .B1(\display_inst.pattern_gen_initial.n373 ), 
    .A1(\display_inst.pattern_gen_initial.n16 ), 
    .D0(\display_inst.pattern_gen_initial.n324 ), 
    .C0(\display_inst.pattern_gen_initial.n326 ), 
    .B0(\display_inst.pattern_gen_initial.n277 ), 
    .A0(\display_inst.pattern_gen_initial.n327 ), 
    .F0(\display_inst.pattern_gen_initial.n370 ), 
    .F1(\display_inst.pattern_gen_initial.n1956 ));
  display_inst_pattern_gen_initial_SLICE_96 
    \display_inst.pattern_gen_initial.SLICE_96 ( 
    .D1(\display_inst.pattern_gen_initial.n4_adj_144 ), 
    .C1(\display_inst.pattern_gen_initial.n51 ), .B1(\display_inst.n121 ), 
    .A1(\display_inst.column_cnt[9] ), .D0(\display_inst.n98 ), 
    .C0(\display_inst.n2328 ), .B0(\display_inst.column_cnt[9] ), 
    .A0(\display_inst.n115 ), .F0(\display_inst.pattern_gen_initial.n51 ), 
    .F1(\display_inst.pattern_gen_initial.n2014 ));
  NES_inst_SLICE_98 \NES_inst.SLICE_98 ( .D1(\NES_inst.NEScount[3] ), 
    .C1(\NES_inst.n15 ), .B1(\NES_inst.n14 ), .A1(\NES_inst.NEScount[7] ), 
    .D0(\NES_inst.NEScount[0] ), .C0(\NES_inst.NEScount[1] ), 
    .B0(\NES_inst.NEScount[2] ), .A0(\NES_inst.NEScount[6] ), 
    .F0(\NES_inst.n15 ), .F1(latch_c));
  NES_inst_SLICE_100 \NES_inst.SLICE_100 ( .D1(\NES_inst.NEScount[4] ), 
    .C1(\NES_inst.n4489 ), .B1(\NES_inst.NEScount[5] ), 
    .D0(\NES_inst.NEScount[8] ), .C0(\NES_inst.NEScount[9] ), 
    .B0(\NES_inst.NEScount[11] ), .A0(\NES_inst.NEScount[10] ), 
    .F0(\NES_inst.n4489 ), .F1(\NES_inst.n14 ));
  NES_inst_SLICE_102 \NES_inst.SLICE_102 ( .D0(\NES_inst.NEScount[7] ), 
    .C0(\NES_inst.NEScount[3] ), .A0(\NES_inst.NEScount[6] ), 
    .F0(\NES_inst.n4979 ));
  NES_inst_SLICE_103 \NES_inst.SLICE_103 ( .D1(\NES_inst.NESclk ), 
    .C1(\NES_inst.n4953 ), .B1(\NES_inst.n4489 ), .A1(\NES_inst.n4979 ), 
    .D0(\NES_inst.NEScount[4] ), .C0(\NES_inst.NEScount[5] ), 
    .F0(\NES_inst.n4953 ), .F1(continCLK_c));
  display_inst_vga_init_SLICE_104 \display_inst.vga_init.SLICE_104 ( 
    .D1(\display_inst.column_cnt[6] ), .C1(\display_inst.column_cnt[5] ), 
    .D0(\display_inst.column_cnt[5] ), .C0(\display_inst.column_cnt[6] ), 
    .F0(\display_inst.n115 ), .F1(\display_inst.n121 ));
  display_inst_vga_init_SLICE_105 \display_inst.vga_init.SLICE_105 ( 
    .D1(\display_inst.column_cnt[1] ), .C1(\display_inst.vga_init.n2026 ), 
    .B1(\display_inst.n115 ), .A1(\display_inst.n98 ), 
    .D0(\display_inst.column_cnt[9] ), .C0(\display_inst.column_cnt[7] ), 
    .A0(\display_inst.column_cnt[8] ), .F0(\display_inst.vga_init.n2026 ), 
    .F1(\display_inst.n2327 ));
  display_inst_vga_init_SLICE_106 \display_inst.vga_init.SLICE_106 ( 
    .D1(\display_inst.column_cnt[7] ), .C1(\display_inst.vga_init.n4_c ), 
    .B1(\display_inst.column_cnt[8] ), .A1(\display_inst.column_cnt[9] ), 
    .D0(\display_inst.column_cnt[4] ), .C0(\display_inst.column_cnt[6] ), 
    .A0(\display_inst.column_cnt[5] ), .F0(\display_inst.vga_init.n4_c ), 
    .F1(\display_inst.vga_init.HSYNC_N_83 ));
  display_inst_vga_init_SLICE_110 \display_inst.vga_init.SLICE_110 ( 
    .D1(\display_inst.n11 ), .C1(\display_inst.vga_init.n223 ), 
    .B1(\display_inst.vga_init.row_cnt[1]_2 ), 
    .A1(\display_inst.vga_init.row_cnt[0]_2 ), .D0(\display_inst.row_cnt[2] ), 
    .C0(\display_inst.row_cnt[3] ), .F0(\display_inst.vga_init.n223 ), 
    .F1(\display_inst.vga_init.n5165 ));
  display_inst_vga_init_SLICE_111 \display_inst.vga_init.SLICE_111 ( 
    .D0(\display_inst.row_cnt[8] ), .C0(\display_inst.row_cnt[7] ), 
    .B0(\display_inst.row_cnt[6] ), .F0(\display_inst.n11 ));
  display_inst_vga_init_SLICE_112 \display_inst.vga_init.SLICE_112 ( 
    .D1(\display_inst.row_cnt[9] ), .C1(\display_inst.n25 ), 
    .B1(\display_inst.row_cnt[5] ), 
    .A1(\display_inst.pattern_gen_initial.n2014 ), .D0(\display_inst.n3859 ), 
    .C0(\display_inst.vga_init.n5165 ), 
    .B0(\display_inst.vga_init.n4_adj_152 ), .A0(\display_inst.row_cnt[4] ), 
    .F0(\display_inst.n25 ), .F1(\display_inst.pattern_gen_initial.n2015 ));
  display_inst_vga_init_SLICE_113 \display_inst.vga_init.SLICE_113 ( 
    .D1(\display_inst.row_cnt[7] ), .C1(\display_inst.row_cnt[8] ), 
    .A1(\display_inst.row_cnt[6] ), .D0(\display_inst.vga_init.row_cnt[1]_2 ), 
    .C0(\display_inst.row_cnt[7] ), .B0(\display_inst.row_cnt[8] ), 
    .A0(\display_inst.row_cnt[6] ), .F0(\display_inst.vga_init.n4_adj_152 ), 
    .F1(\display_inst.vga_init.n3 ));
  display_inst_vga_init_SLICE_115 \display_inst.vga_init.SLICE_115 ( 
    .D1(\display_inst.row_cnt[9] ), .C1(\display_inst.vga_init.n4750 ), 
    .B1(\display_inst.row_cnt[5] ), .A1(\display_inst.vga_init.n3 ), 
    .D0(\display_inst.vga_init.n223 ), 
    .C0(\display_inst.vga_init.row_cnt[1]_2 ), 
    .B0(\display_inst.vga_init.row_cnt[0]_2 ), .A0(\display_inst.row_cnt[4] ), 
    .F0(\display_inst.vga_init.n4750 ), 
    .F1(\display_inst.vga_init.VSYNC_N_86 ));
  display_inst_vga_init_SLICE_118 \display_inst.vga_init.SLICE_118 ( 
    .D1(\display_inst.column_cnt[7] ), .C1(\display_inst.n118 ), 
    .B1(\display_inst.column_cnt[6] ), .A1(\display_inst.column_cnt[5] ), 
    .D0(\display_inst.column_cnt[4] ), .C0(\display_inst.column_cnt[3] ), 
    .B0(\display_inst.column_cnt[2] ), .F0(\display_inst.n118 ), 
    .F1(\display_inst.n101 ));
  display_inst_pattern_gen_initial_SLICE_119 
    \display_inst.pattern_gen_initial.SLICE_119 ( 
    .D1(\display_inst.column_cnt[7] ), .B1(\display_inst.column_cnt[8] ), 
    .D0(\display_inst.n2328 ), .C0(\display_inst.n118 ), 
    .B0(\display_inst.column_cnt[1] ), .A0(\display_inst.column_cnt[0] ), 
    .F0(\display_inst.pattern_gen_initial.n4_adj_144 ), 
    .F1(\display_inst.n2328 ));
  display_inst_vga_init_SLICE_121 \display_inst.vga_init.SLICE_121 ( 
    .D1(\display_inst.column_cnt[1] ), .C1(\display_inst.vga_init.n6_adj_155 ), 
    .B1(\display_inst.column_cnt[8] ), .A1(\display_inst.column_cnt[0] ), 
    .C0(\display_inst.n101 ), .A0(\display_inst.column_cnt[9] ), 
    .F0(\display_inst.vga_init.n6_adj_155 ), 
    .F1(\display_inst.vga_init.n2058 ));
  display_inst_vga_init_SLICE_122 \display_inst.vga_init.SLICE_122 ( 
    .D1(\display_inst.vga_init.n4957 ), 
    .C1(\display_inst.vga_init.n6_adj_154 ), .B1(\display_inst.vga_init.n223 ), 
    .A1(\display_inst.vga_init.n3 ), .D0(\display_inst.row_cnt[9] ), 
    .C0(\display_inst.vga_init.n2058 ), 
    .F0(\display_inst.vga_init.n6_adj_154 ), 
    .F1(\display_inst.vga_init.n3765 ));
  display_inst_vga_init_SLICE_124 \display_inst.vga_init.SLICE_124 ( 
    .D1(\display_inst.vga_init.row_cnt[1]_2 ), 
    .C1(\display_inst.vga_init.row_cnt[0]_2 ), .B1(\display_inst.row_cnt[4] ), 
    .A1(\display_inst.row_cnt[5] ), .D0(\display_inst.vga_init.n4750 ), 
    .C0(\display_inst.row_cnt[5] ), .F0(\display_inst.n4752 ), 
    .F1(\display_inst.vga_init.n4957 ));
  display_inst_vga_init_SLICE_128 \display_inst.vga_init.SLICE_128 ( 
    .D1(\display_inst.row_cnt[3] ), .C1(\display_inst.row_cnt[2] ), 
    .D0(\display_inst.row_cnt[2] ), .B0(\display_inst.vga_init.row_cnt[1]_2 ), 
    .F0(\display_inst.vga_init.n210 ), .F1(\display_inst.n3859 ));
  display_inst_vga_init_SLICE_129 \display_inst.vga_init.SLICE_129 ( 
    .D1(\display_inst.vga_init.n210 ), .C1(\display_inst.vga_init.n4_adj_156 ), 
    .B1(\display_inst.row_cnt[3] ), .A1(\display_inst.row_cnt[4] ), 
    .D0(\display_inst.row_cnt[7] ), .C0(\display_inst.row_cnt[5] ), 
    .B0(\display_inst.row_cnt[8] ), .A0(\display_inst.row_cnt[6] ), 
    .F0(\display_inst.vga_init.n4_adj_156 ), 
    .F1(\display_inst.vga_init.n4737 ));
  display_inst_vga_init_SLICE_130 \display_inst.vga_init.SLICE_130 ( 
    .D1(\display_inst.column_cnt[1] ), .C1(\display_inst.n98 ), 
    .B1(\display_inst.column_cnt[6] ), .A1(\display_inst.column_cnt[5] ), 
    .D0(\display_inst.column_cnt[4] ), .C0(\display_inst.column_cnt[3] ), 
    .B0(\display_inst.column_cnt[2] ), .F0(\display_inst.n98 ), 
    .F1(\display_inst.vga_init.n134 ));
  display_inst_pattern_gen_initial_SLICE_133 
    \display_inst.pattern_gen_initial.SLICE_133 ( .D1(\display_inst.n3859 ), 
    .C1(\display_inst.n5811 ), .B1(\display_inst.row_cnt[9] ), 
    .A1(\display_inst.row_cnt[4] ), .D0(\display_inst.row_cnt[8] ), 
    .C0(\display_inst.row_cnt[7] ), .B0(\display_inst.row_cnt[6] ), 
    .A0(\display_inst.row_cnt[5] ), .F0(\display_inst.n5811 ), 
    .F1(\display_inst.pattern_gen_initial.n6_adj_135 ));
  display_inst_pattern_gen_initial_SLICE_137 
    \display_inst.pattern_gen_initial.SLICE_137 ( 
    .D1(\display_inst.pattern_gen_initial.n489_c ), 
    .C1(\display_inst.pattern_gen_initial.n3367 ), 
    .B1(\display_inst.pattern_gen_initial.n490 ), 
    .A1(\display_inst.pattern_gen_initial.n491_adj_105 ), 
    .D0(\display_inst.pattern_gen_initial.n820[3] ), 
    .C0(\display_inst.pattern_gen_initial.n461 ), 
    .B0(\display_inst.pattern_gen_initial.n456 ), 
    .A0(\display_inst.pattern_gen_initial.n493 ), 
    .F0(\display_inst.pattern_gen_initial.n3367 ), 
    .F1(\display_inst.pattern_gen_initial.n6_c ));
  display_inst_pattern_gen_initial_SLICE_138 
    \display_inst.pattern_gen_initial.SLICE_138 ( 
    .D1(\display_inst.pattern_gen_initial.n820[5] ), 
    .C1(\display_inst.pattern_gen_initial.n454 ), 
    .B1(\display_inst.pattern_gen_initial.n461 ), 
    .D0(\display_inst.pattern_gen_initial.n832[5] ), 
    .C0(\display_inst.pattern_gen_initial.n380 ), 
    .B0(\display_inst.pattern_gen_initial.n4537 ), 
    .A0(\display_inst.pattern_gen_initial.n373 ), 
    .F0(\display_inst.pattern_gen_initial.n454 ), 
    .F1(\display_inst.pattern_gen_initial.n490 ));
  display_inst_pattern_gen_initial_SLICE_140 
    \display_inst.pattern_gen_initial.SLICE_140 ( 
    .D0(\display_inst.pattern_gen_initial.n461 ), 
    .C0(\display_inst.pattern_gen_initial.n453 ), 
    .A0(\display_inst.pattern_gen_initial.n820[6] ), 
    .F0(\display_inst.pattern_gen_initial.n489_c ));
  display_inst_pattern_gen_initial_SLICE_141 
    \display_inst.pattern_gen_initial.SLICE_141 ( 
    .D1(\display_inst.pattern_gen_initial.n832[6] ), 
    .C1(\display_inst.pattern_gen_initial.n4955 ), 
    .B1(\display_inst.pattern_gen_initial.n4537 ), 
    .D0(\display_inst.pattern_gen_initial.n380 ), 
    .C0(\display_inst.pattern_gen_initial.n373 ), 
    .A0(\display_inst.pattern_gen_initial.n4495 ), 
    .F0(\display_inst.pattern_gen_initial.n4955 ), 
    .F1(\display_inst.pattern_gen_initial.n453 ));
  display_inst_pattern_gen_initial_SLICE_144 
    \display_inst.pattern_gen_initial.SLICE_144 ( 
    .D1(\display_inst.pattern_gen_initial.n508[3] ), 
    .C1(\display_inst.pattern_gen_initial.n492 ), .B1(\display_inst.n497 ), 
    .D0(\display_inst.pattern_gen_initial.n700[3] ), 
    .C0(\display_inst.pattern_gen_initial.n461_adj_133 ), 
    .A0(\display_inst.pattern_gen_initial.n47[1] ), 
    .F0(\display_inst.pattern_gen_initial.n492 ), .F1(\display_inst.n4 ));
  display_inst_pattern_gen_initial_SLICE_146 
    \display_inst.pattern_gen_initial.SLICE_146 ( 
    .D1(\display_inst.pattern_gen_initial.n461_adj_133 ), 
    .C1(\display_inst.pattern_gen_initial.n453_adj_108 ), 
    .B1(\display_inst.pattern_gen_initial.n700[6] ), 
    .D0(\display_inst.pattern_gen_initial.n4533 ), 
    .C0(\display_inst.pattern_gen_initial.n712[6] ), 
    .B0(\display_inst.pattern_gen_initial.n4947 ), 
    .F0(\display_inst.pattern_gen_initial.n453_adj_108 ), 
    .F1(\display_inst.n489 ));
  display_inst_pattern_gen_initial_SLICE_148 
    \display_inst.pattern_gen_initial.SLICE_148 ( 
    .D1(\display_inst.pattern_gen_initial.n371 ), 
    .C1(\display_inst.pattern_gen_initial.n4959 ), 
    .B1(\display_inst.pattern_gen_initial.n380_adj_122 ), 
    .D0(\display_inst.pattern_gen_initial.n335 ), 
    .C0(\display_inst.pattern_gen_initial.n47[3] ), 
    .B0(\display_inst.pattern_gen_initial.n47[4] ), 
    .F0(\display_inst.pattern_gen_initial.n4959 ), 
    .F1(\display_inst.pattern_gen_initial.n413_adj_130 ));
  display_inst_pattern_gen_initial_SLICE_149 
    \display_inst.pattern_gen_initial.SLICE_149 ( 
    .D1(\display_inst.pattern_gen_initial.n226 ), 
    .C1(\display_inst.pattern_gen_initial.n225 ), 
    .B1(\display_inst.pattern_gen_initial.n47[4] ), 
    .A1(\display_inst.pattern_gen_initial.n47[5] ), 
    .D0(\display_inst.pattern_gen_initial.n225 ), 
    .C0(\display_inst.pattern_gen_initial.n226 ), 
    .B0(\display_inst.pattern_gen_initial.n47[5] ), 
    .A0(\display_inst.pattern_gen_initial.n47[4] ), 
    .F0(\display_inst.pattern_gen_initial.n371 ), 
    .F1(\display_inst.pattern_gen_initial.n369 ));
  display_inst_pattern_gen_initial_SLICE_150 
    \display_inst.pattern_gen_initial.SLICE_150 ( 
    .D1(\display_inst.pattern_gen_initial.n4533 ), 
    .C1(\display_inst.pattern_gen_initial.n411 ), 
    .A1(\display_inst.pattern_gen_initial.n712[9] ), 
    .D0(\display_inst.pattern_gen_initial.n369 ), 
    .C0(\display_inst.pattern_gen_initial.n4969 ), 
    .B0(\display_inst.pattern_gen_initial.n370_adj_121 ), 
    .F0(\display_inst.pattern_gen_initial.n411 ), 
    .F1(\display_inst.pattern_gen_initial.n450_adj_131 ));
  display_inst_pattern_gen_initial_SLICE_152 
    \display_inst.pattern_gen_initial.SLICE_152 ( 
    .D1(\display_inst.pattern_gen_initial.n712[8] ), 
    .C1(\display_inst.pattern_gen_initial.n412_adj_123 ), 
    .B1(\display_inst.pattern_gen_initial.n4533 ), 
    .D0(\display_inst.pattern_gen_initial.n369 ), 
    .C0(\display_inst.pattern_gen_initial.n4969 ), 
    .B0(\display_inst.pattern_gen_initial.n370_adj_121 ), 
    .F0(\display_inst.pattern_gen_initial.n412_adj_123 ), 
    .F1(\display_inst.pattern_gen_initial.n451_adj_132 ));
  display_inst_pattern_gen_initial_SLICE_155 
    \display_inst.pattern_gen_initial.SLICE_155 ( 
    .D1(\display_inst.pattern_gen_initial.n712[5] ), 
    .C1(\display_inst.pattern_gen_initial.n380_adj_122 ), 
    .B1(\display_inst.pattern_gen_initial.n4533 ), 
    .A1(\display_inst.pattern_gen_initial.n47[3] ), 
    .D0(\display_inst.pattern_gen_initial.n369 ), 
    .C0(\display_inst.pattern_gen_initial.n4969 ), 
    .A0(\display_inst.pattern_gen_initial.n370_adj_121 ), 
    .F0(\display_inst.pattern_gen_initial.n380_adj_122 ), 
    .F1(\display_inst.pattern_gen_initial.n454_adj_112 ));
  display_inst_pattern_gen_initial_SLICE_159 
    \display_inst.pattern_gen_initial.SLICE_159 ( 
    .D0(\display_inst.pattern_gen_initial.n5_adj_137 ), 
    .C0(\display_inst.pattern_gen_initial.n6_adj_135 ), 
    .B0(\display_inst.valid ), .A0(\display_inst.pattern_gen_initial.n2015 ), 
    .F0(rgb_c_2));
  display_inst_pattern_gen_initial_SLICE_161 
    \display_inst.pattern_gen_initial.SLICE_161 ( 
    .D1(\display_inst.pattern_gen_initial.n369 ), 
    .C1(\display_inst.pattern_gen_initial.n370_adj_121 ), 
    .B1(\display_inst.pattern_gen_initial.n4969 ), 
    .A1(\display_inst.pattern_gen_initial.n47[3] ), 
    .D0(\display_inst.pattern_gen_initial.n225 ), 
    .C0(\display_inst.pattern_gen_initial.n226 ), 
    .B0(\display_inst.pattern_gen_initial.n47[5] ), 
    .A0(\display_inst.pattern_gen_initial.n47[4] ), 
    .F0(\display_inst.pattern_gen_initial.n370_adj_121 ), 
    .F1(\display_inst.pattern_gen_initial.n1950 ));
  display_inst_pattern_gen_initial_SLICE_162 
    \display_inst.pattern_gen_initial.SLICE_162 ( 
    .D1(\display_inst.pattern_gen_initial.n416 ), 
    .C1(\display_inst.pattern_gen_initial.n380 ), 
    .B1(\display_inst.pattern_gen_initial.n4495 ), 
    .A1(\display_inst.pattern_gen_initial.n373 ), 
    .D0(\display_inst.pattern_gen_initial.n369_adj_138 ), 
    .C0(\display_inst.pattern_gen_initial.n16 ), 
    .A0(\display_inst.pattern_gen_initial.n370 ), 
    .F0(\display_inst.pattern_gen_initial.n380 ), 
    .F1(\display_inst.pattern_gen_initial.n14_adj_141 ));
  display_inst_pattern_gen_initial_SLICE_164 
    \display_inst.pattern_gen_initial.SLICE_164 ( 
    .D1(\display_inst.pattern_gen_initial.n326 ), 
    .C1(\display_inst.pattern_gen_initial.n324 ), 
    .B1(\display_inst.pattern_gen_initial.n327 ), 
    .A1(\display_inst.pattern_gen_initial.n277 ), 
    .D0(\display_inst.pattern_gen_initial.n324 ), 
    .C0(\display_inst.pattern_gen_initial.n326 ), 
    .B0(\display_inst.pattern_gen_initial.n277 ), 
    .A0(\display_inst.pattern_gen_initial.n327 ), 
    .F0(\display_inst.pattern_gen_initial.n371_adj_140 ), 
    .F1(\display_inst.pattern_gen_initial.n369_adj_138 ));
  display_inst_pattern_gen_initial_SLICE_167 
    \display_inst.pattern_gen_initial.SLICE_167 ( 
    .D1(\display_inst.pattern_gen_initial.n832[8] ), 
    .C1(\display_inst.pattern_gen_initial.n412 ), 
    .B1(\display_inst.pattern_gen_initial.n4537 ), 
    .D0(\display_inst.pattern_gen_initial.n369_adj_138 ), 
    .C0(\display_inst.pattern_gen_initial.n16 ), 
    .B0(\display_inst.pattern_gen_initial.n370 ), 
    .F0(\display_inst.pattern_gen_initial.n412 ), 
    .F1(\display_inst.pattern_gen_initial.n451 ));
  display_inst_pattern_gen_initial_SLICE_168 
    \display_inst.pattern_gen_initial.SLICE_168 ( 
    .D1(\display_inst.pattern_gen_initial.n832[9] ), 
    .C1(\display_inst.pattern_gen_initial.n411_adj_139 ), 
    .B1(\display_inst.pattern_gen_initial.n4537 ), 
    .D0(\display_inst.pattern_gen_initial.n369_adj_138 ), 
    .C0(\display_inst.pattern_gen_initial.n16 ), 
    .A0(\display_inst.pattern_gen_initial.n370 ), 
    .F0(\display_inst.pattern_gen_initial.n411_adj_139 ), 
    .F1(\display_inst.pattern_gen_initial.n450 ));
  display_inst_pattern_gen_initial_SLICE_173 
    \display_inst.pattern_gen_initial.SLICE_173 ( 
    .D1(\display_inst.pattern_gen_initial.n490_adj_127 ), 
    .C1(\display_inst.pattern_gen_initial.n3316 ), .B1(\display_inst.n491 ), 
    .A1(\display_inst.n489 ), 
    .D0(\display_inst.pattern_gen_initial.n461_adj_133 ), 
    .C0(\display_inst.pattern_gen_initial.n47[1] ), 
    .B0(\display_inst.pattern_gen_initial.n700[3] ), 
    .A0(\display_inst.n47[0] ), .F0(\display_inst.pattern_gen_initial.n3316 ), 
    .F1(\display_inst.pattern_gen_initial.n6_adj_147 ));
  display_inst_vga_init_SLICE_175 \display_inst.vga_init.SLICE_175 ( 
    .DI1(\display_inst.vga_init.VSYNC_N_85 ), 
    .D1(\display_inst.vga_init.n4_adj_156 ), 
    .C1(\display_inst.vga_init.n5175 ), .B1(\display_inst.row_cnt[9] ), 
    .A1(\display_inst.row_cnt[4] ), .D0(\display_inst.row_cnt[2] ), 
    .C0(\display_inst.vga_init.n4_adj_156 ), 
    .B0(\display_inst.vga_init.row_cnt[1]_2 ), .A0(\display_inst.row_cnt[3] ), 
    .LSR(\display_inst.vga_init.VSYNC_N_86 ), .CLK(\display_inst.clk ), 
    .Q1(VSYNC_c), .F0(\display_inst.vga_init.n5175 ), 
    .F1(\display_inst.vga_init.VSYNC_N_85 ));
  display_inst_pattern_gen_initial_SLICE_182 
    \display_inst.pattern_gen_initial.SLICE_182 ( 
    .D0(\display_inst.pattern_gen_initial.n820[7] ), 
    .C0(\display_inst.pattern_gen_initial.n452 ), 
    .A0(\display_inst.pattern_gen_initial.n461 ), 
    .F0(\display_inst.pattern_gen_initial.n488_c ));
  display_inst_vga_init_SLICE_188 \display_inst.vga_init.SLICE_188 ( 
    .D0(\display_inst.column_cnt[7] ), .C0(\display_inst.vga_init.n134 ), 
    .B0(\display_inst.column_cnt[8] ), .F0(\display_inst.vga_init.n6_adj_157 ));
  SLICE_190 SLICE_190( .F0(GND_net));
  display_inst_vga_init_SLICE_192 \display_inst.vga_init.SLICE_192 ( 
    .DI1(\display_inst.vga_init.HSYNC_N_82 ), 
    .D1(\display_inst.column_cnt[7] ), .C1(\display_inst.vga_init.n122 ), 
    .B1(\display_inst.column_cnt[8] ), .A1(\display_inst.column_cnt[9] ), 
    .D0(\display_inst.column_cnt[4] ), .C0(\display_inst.column_cnt[6] ), 
    .A0(\display_inst.column_cnt[5] ), 
    .LSR(\display_inst.vga_init.HSYNC_N_83 ), .CLK(\display_inst.clk ), 
    .Q1(HSYNC_c), .F0(\display_inst.vga_init.n122 ), 
    .F1(\display_inst.vga_init.HSYNC_N_82 ));
  SLICE_194 SLICE_194( .F0(VCC_net));
  HSOSC_inst HSOSC_inst( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), .CLKHF(CLK));
  display_inst_pll_init_lscc_pll_inst_u_PLL_B 
    \display_inst.pll_init.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(pll_in_clock_c), 
    .FEEDBACK(\display_inst.pll_init.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), 
    .INTFBOUT(\display_inst.pll_init.lscc_pll_inst.feedback_w ), 
    .OUTCORE(pll_outcore_o_c), .OUTGLOBAL(\display_inst.clk ));
  delete_me_2_ \delete_me[2]_I ( .PADDO(GND_net), .deleteme2(delete_me[2]));
  delete_me_1_ \delete_me[1]_I ( .PADDO(GND_net), .deleteme1(delete_me[1]));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
  pll_outcore_o pll_outcore_o_I( .PADDO(pll_outcore_o_c), 
    .pll_outcore_o(pll_outcore_o));
  continCLK continCLK_I( .PADDO(continCLK_c), .continCLK(continCLK));
  latch latch_I( .PADDO(latch_c), .latch(latch));
  pll_in_clock pll_in_clock_I( .PADDI(pll_in_clock_c), 
    .pll_in_clock(pll_in_clock));
  rgb_0_ \rgb[0]_I ( .PADDO(GND_net), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(GND_net), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_2), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_2), .rgb3(rgb[3]));
  rgb_4_ \rgb[4]_I ( .PADDO(GND_net), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(GND_net), .rgb5(rgb[5]));
  delete_me_0_ \delete_me[0]_I ( .PADDO(GND_net), .deleteme0(delete_me[0]));
endmodule

module NES_inst_SLICE_0 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \NES_inst/count_137_193_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_137_193__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module NES_inst_SLICE_1 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \NES_inst/count_137_193_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_137_193__i20 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_137_193_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_137_193__i18 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_137_193__i19 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_137_193_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_137_193__i16 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_137_193__i17 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_137_193_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_137_193__i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_137_193__i15 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_137_193_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_137_193__i12 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_137_193__i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_137_193_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_137_193__i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_137_193__i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_137_193_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_137_193__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_137_193__i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_137_193_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_137_193__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_137_193__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_137_193_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_137_193__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_137_193__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_137_193_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_137_193__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_137_193__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_11 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_139_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_139__i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, CE, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_138_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_138__i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_138__i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_13 ( input DI0, D1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_138_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_138__i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CE, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_138_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_138__i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_138__i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, CE, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_138_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_138__i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_138__i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_139_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_139__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_139__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_139_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_139__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_139__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, CE, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_138_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_138__i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_138__i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_139_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_139__i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_139__i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_20 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_139_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_139__i9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_21 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_139_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_139__i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_139__i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_22 ( input DI1, D1, C1, B1, CE, LSR, CLK, 
    CIN1, output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_138_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/y_pos_138__i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_23 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_24 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_25 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_309_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_26 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_309_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_27 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_309_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_28 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_298_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_29 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_298_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_30 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_298_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_31 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_299_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_32 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_971_add_2_add_5_9 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_33 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_971_add_2_add_5_7 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_34 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_971_add_2_add_5_5 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_35 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_299_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_36 ( input D1, B1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_971_add_2_add_5_3 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_37 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/sub_971_add_2_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_38 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_299_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_39 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_299_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_40 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_308_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_41 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_308_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_42 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_969_add_2_add_5_9 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_43 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_308_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_44 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_308_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_45 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_9 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_46 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_969_add_2_add_5_7 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_47 ( input D1, B1, D0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_969_add_2_add_5_5 ( .A0(GNDI), 
    .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_48 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_49 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_50 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_51 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_969_add_2_add_5_3 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_52 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_53 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/sub_969_add_2_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_54 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_298_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_55 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_9 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_56 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_57 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_309_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_58 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_vga_init_SLICE_61 ( input DI0, D0, C0, B0, A0, CLK, 
    output Q0, F0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut4 \display_inst/vga_init/i4395_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \display_inst/vga_init/valid_c ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x0015") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_62 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40001 \display_inst/pattern_gen_initial/i4088_2_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40002 \display_inst/pattern_gen_initial/i2804_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0x3EEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_64 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40003 \display_inst/pattern_gen_initial/i2707_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40004 \display_inst/pattern_gen_initial/i4256_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x090F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0x8778") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_66 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40005 \display_inst/vga_init/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \display_inst/vga_init/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_67 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40007 \display_inst/pattern_gen_initial/mod_7_i356_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \display_inst/pattern_gen_initial/mod_7_i333_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_68 ( input D0, C0, B0, A0, output F0 );

  lut40009 \display_inst/vga_init/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_69 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40007 \display_inst/pattern_gen_initial/mod_7_i360_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \display_inst/pattern_gen_initial/mod_7_i337_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_70 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40011 \display_inst/vga_init/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40012 \display_inst/pattern_gen_initial/mod_7_i338_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xFFB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_71 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40013 \display_inst/pattern_gen_initial/mod_7_i357_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \display_inst/pattern_gen_initial/mod_7_i334_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_72 ( input D0, C0, B0, A0, output F0 );

  lut40014 \display_inst/vga_init/i1_4_lut_adj_21 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_73 ( input D0, C0, B0, A0, 
    output F0 );

  lut40015 \display_inst/pattern_gen_initial/i4_4_lut_adj_19 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_74 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40016 \display_inst/pattern_gen_initial/i1_4_lut_adj_10 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40017 \display_inst/vga_init/i1_4_lut_adj_24 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xA0EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x0408") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_76 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40018 \display_inst/pattern_gen_initial/i3_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40019 \display_inst/pattern_gen_initial/i2817_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_77 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40007 \display_inst/pattern_gen_initial/mod_4_i357_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \display_inst/pattern_gen_initial/mod_4_i334_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_78 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40020 \display_inst/pattern_gen_initial/mod_4_i363_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \display_inst/pattern_gen_initial/i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_79 ( input D0, C0, B0, A0, 
    output F0 );

  lut40022 \display_inst/pattern_gen_initial/i2_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xFBF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_80 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40007 \display_inst/pattern_gen_initial/mod_4_i362_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \display_inst/pattern_gen_initial/mod_4_i339_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_81 ( input D0, C0, B0, A0, 
    output F0 );

  lut40009 \display_inst/pattern_gen_initial/i1_4_lut_adj_5 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_82 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40023 \display_inst/pattern_gen_initial/mod_4_i356_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \display_inst/pattern_gen_initial/mod_4_i333_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_83 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40024 \display_inst/pattern_gen_initial/i7_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40014 \display_inst/pattern_gen_initial/i4_4_lut_adj_3 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_85 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40025 \display_inst/pattern_gen_initial/i3_4_lut_adj_4 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40008 \display_inst/pattern_gen_initial/mod_4_i338_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xFEDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_86 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \display_inst/pattern_gen_initial/mod_7_i313_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 \display_inst/pattern_gen_initial/i2_4_lut_adj_7 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x1011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_87 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40028 \display_inst/pattern_gen_initial/mod_7_i335_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \display_inst/pattern_gen_initial/mod_7_i310_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_88 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40030 \display_inst/pattern_gen_initial/i3_4_lut_adj_8 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40031 \display_inst/pattern_gen_initial/i2782_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_90 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40032 \display_inst/pattern_gen_initial/i2672_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40033 \display_inst/vga_init/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_91 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40034 \display_inst/pattern_gen_initial/i1_4_lut_adj_13 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40035 \display_inst/pattern_gen_initial/i2_4_lut_adj_9 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x7770") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x1F11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_92 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 \display_inst/pattern_gen_initial/mod_4_i310_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40037 \display_inst/pattern_gen_initial/mod_4_i283_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0x8F70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_93 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \display_inst/pattern_gen_initial/mod_4_i313_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \display_inst/pattern_gen_initial/i2_4_lut_adj_15 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x0031") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_94 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 \display_inst/pattern_gen_initial/i675_2_lut_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x46AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_95 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40041 \display_inst.pattern_gen_initial.i1_2_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40042 \display_inst/pattern_gen_initial/mod_4_i253_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0x336C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x80CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_96 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40043 \display_inst/pattern_gen_initial/i1_4_lut_adj_17 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40044 \display_inst/pattern_gen_initial/i1_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x5070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_98 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40045 \NES_inst/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40046 \NES_inst/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_100 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40047 \NES_inst/i5_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 \NES_inst/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_102 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40049 \NES_inst/i4098_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_103 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40050 \NES_inst/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 \NES_inst/i4073_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_104 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40052 \display_inst/vga_init/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40053 \display_inst/vga_init/i1_2_lut_adj_20 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_105 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40054 \display_inst/vga_init/i2_4_lut_adj_40 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40055 \display_inst/vga_init/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_106 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40056 \display_inst/vga_init/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40057 \display_inst/vga_init/i1_2_lut_3_lut_adj_44 ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xA888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_110 ( input D1, C1, B1, A1, D0, C0, output 
    F0, F1 );
  wire   GNDI;

  lut40058 \display_inst/vga_init/i4264_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40053 \display_inst/vga_init/i218_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0x6000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_111 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40059 \display_inst/vga_init/i2_3_lut_adj_31 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_112 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40060 \display_inst/pattern_gen_initial/i1_4_lut_adj_12 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40061 \display_inst/vga_init/i38_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x50D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_113 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40062 \display_inst/vga_init/i2_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 \display_inst.vga_init.i1_2_lut_adj_22 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_115 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40064 \display_inst/vga_init/i1_4_lut_adj_37 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40065 \display_inst/vga_init/i1_4_lut_adj_41 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_118 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40066 \display_inst/vga_init/i1_4_lut_adj_25 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40067 \display_inst/vga_init/i2_3_lut_adj_23 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_119 ( input D1, B1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40068 \display_inst/vga_init/i1_2_lut_adj_38 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \display_inst/pattern_gen_initial/i1_4_lut_adj_16 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_121 ( input D1, C1, B1, A1, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40070 \display_inst/vga_init/i4_4_lut_adj_30 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40071 \display_inst/vga_init/i1_2_lut_adj_29 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_122 ( input D1, C1, B1, A1, D0, C0, output 
    F0, F1 );
  wire   GNDI;

  lut40072 \display_inst/vga_init/i4_4_lut_adj_28 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40073 \display_inst/vga_init/i1_2_lut_adj_26 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_124 ( input D1, C1, B1, A1, D0, C0, output 
    F0, F1 );
  wire   GNDI;

  lut40074 \display_inst/vga_init/i4076_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40051 \display_inst/vga_init/i1_2_lut_adj_27 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_128 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40052 \display_inst/vga_init/i1_2_lut_adj_42 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \display_inst/vga_init/i1_2_lut_adj_32 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_129 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40076 \display_inst/vga_init/i2_4_lut_adj_36 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40077 \display_inst.vga_init.i1_2_lut_adj_33 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_130 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40024 \display_inst/vga_init/i3_4_lut_adj_34 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40078 \display_inst/vga_init/i2_3_lut_adj_39 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_133 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40079 \display_inst/pattern_gen_initial/i2_4_lut_adj_11 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40080 \display_inst.vga_init.i1_rep_22_2_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x3230") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_137 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40081 \display_inst/pattern_gen_initial/i1_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40082 \display_inst.pattern_gen_initial.i2776_2_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xA808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_138 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40023 \display_inst/pattern_gen_initial/mod_4_i337_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40083 \display_inst/pattern_gen_initial/mod_4_i312_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0x7B48") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_140 ( input D0, C0, A0, output 
    F0 );
  wire   GNDI;

  lut40084 \display_inst/pattern_gen_initial/mod_4_i336_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_141 ( input D1, C1, B1, D0, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40085 \display_inst/pattern_gen_initial/mod_4_i311_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40086 \display_inst/pattern_gen_initial/i4253_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x5AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_144 ( input D1, C1, B1, D0, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40023 \display_inst/pattern_gen_initial/mod_7_i362_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40087 \display_inst/pattern_gen_initial/mod_7_i339_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_146 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40013 \display_inst/pattern_gen_initial/mod_7_i336_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40088 \display_inst/pattern_gen_initial/mod_7_i311_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_148 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40089 \display_inst/pattern_gen_initial/mod_7_i283_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40090 \display_inst/pattern_gen_initial/i4078_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xF30C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x30C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_149 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40091 \display_inst/pattern_gen_initial/i1_2_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40092 \display_inst.pattern_gen_initial.i4254_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x0070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0x64CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_150 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40093 \display_inst/pattern_gen_initial/mod_7_i308_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \display_inst.pattern_gen_initial.i4103_3_lut_4_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_152 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40085 \display_inst/pattern_gen_initial/mod_7_i309_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40095 \display_inst.pattern_gen_initial.mod_7_i282_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0x3C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_155 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40096 \display_inst/pattern_gen_initial/mod_7_i312_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 \display_inst/pattern_gen_initial/i4102_2_lut_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x7B48") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_159 ( input D0, C0, B0, A0, 
    output F0 );

  lut40019 \display_inst/pattern_gen_initial/i2692_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_161 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40098 \display_inst.pattern_gen_initial.i1_2_lut_adj_6 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40099 \display_inst/pattern_gen_initial/mod_7_i253_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0x556A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0x80F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_162 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \display_inst.pattern_gen_initial.i2746_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 \display_inst/pattern_gen_initial/i4096_2_lut_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0x8193") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_164 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40101 \display_inst/pattern_gen_initial/i1_2_lut_4_lut_adj_14 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 \display_inst/pattern_gen_initial/i4252_3_lut_4_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x1050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0x58F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_167 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40085 \display_inst/pattern_gen_initial/mod_4_i309_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40095 \display_inst.pattern_gen_initial.mod_4_i282_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_168 ( input D1, C1, B1, D0, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40085 \display_inst/pattern_gen_initial/mod_4_i308_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40103 \display_inst.pattern_gen_initial.i4097_3_lut_4_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_173 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40104 \display_inst/pattern_gen_initial/i1_4_lut_adj_18 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40105 \display_inst.pattern_gen_initial.i2725_2_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0x88A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_175 ( input DI1, D1, C1, B1, A1, D0, C0, B0, 
    A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40106 \display_inst/vga_init/i4392_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40107 \display_inst.vga_init.i4255_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20108 \display_inst/vga_init/VSYNC ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0x0123") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20108 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module display_inst_pattern_gen_initial_SLICE_182 ( input D0, C0, A0, output 
    F0 );
  wire   GNDI;

  lut40109 \display_inst/pattern_gen_initial/mod_4_i335_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_188 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40110 \display_inst/vga_init/i1_3_lut_adj_35 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_190 ( output F0 );
  wire   GNDI;

  lut40111 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_192 ( input DI1, D1, C1, B1, A1, D0, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40112 \display_inst/vga_init/i4387_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40055 \display_inst/vga_init/i1_2_lut_3_lut_adj_43 ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20108 \display_inst/vga_init/HSYNC ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x5777") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_194 ( output F0 );
  wire   GNDI;

  lut40113 i4909( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module HSOSC_inst ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B HSOSC_inst( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(GNDI), 
    .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), .TRIM4(GNDI), 
    .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module display_inst_pll_init_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, 
    FEEDBACK, RESET_N, output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \display_inst/pll_init/lscc_pll_inst/u_PLL_B ( 
    .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), 
    .DYNAMICDELAY6(GNDI), .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), 
    .DYNAMICDELAY3(GNDI), .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), 
    .DYNAMICDELAY0(GNDI), .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), 
    .SDI(GNDI), .LATCH(GNDI), .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), 
    .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module delete_me_2_ ( input PADDO, output deleteme2 );
  wire   VCCI;

  BB_B_B \delete_me_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(deleteme2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => deleteme2) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module delete_me_1_ ( input PADDO, output deleteme1 );
  wire   VCCI;

  BB_B_B \delete_me_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(deleteme1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => deleteme1) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module pll_outcore_o ( input PADDO, output pll_outcore_o );
  wire   VCCI;

  BB_B_B \pll_outcore_o_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(pll_outcore_o));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => pll_outcore_o) = (0:0:0,0:0:0);
  endspecify

endmodule

module continCLK ( input PADDO, output continCLK );
  wire   VCCI;

  BB_B_B \continCLK_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(continCLK));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => continCLK) = (0:0:0,0:0:0);
  endspecify

endmodule

module latch ( input PADDO, output latch );
  wire   VCCI;

  BB_B_B \latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => latch) = (0:0:0,0:0:0);
  endspecify

endmodule

module pll_in_clock ( output PADDI, input pll_in_clock );
  wire   GNDI;

  BB_B_B \pll_in_clock_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(pll_in_clock));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (pll_in_clock => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule

module delete_me_0_ ( input PADDO, output deleteme0 );
  wire   VCCI;

  BB_B_B \delete_me_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(deleteme0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => deleteme0) = (0:0:0,0:0:0);
  endspecify

endmodule
