Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Jan 19 09:19:44 2026
| Host         : Cookie running 64-bit Linux Mint 22.2
| Command      : report_timing_summary -max_paths 10 -file miniRV_SoC_timing_summary_routed.rpt -rpx miniRV_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : miniRV_SoC
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: fpga_rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.242        0.000                      0                94811        0.086        0.000                      0                94811        3.000        0.000                       0                 14785  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
fpga_clk           {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 10.000}     20.000          50.000          
  clkfbout_cpuclk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                             3.000        0.000                       0                     2  
  clk_out1_cpuclk        2.242        0.000                      0                94739        0.086        0.000                      0                94739        8.750        0.000                       0                 14780  
  clkfbout_cpuclk                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_cpuclk    clk_out1_cpuclk         16.396        0.000                      0                   72        0.660        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   Clkgen/inst/clkin1_bufg/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        2.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD2_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.646ns  (logic 1.158ns (15.145%)  route 6.488ns (84.855%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.602ns = ( 17.602 - 10.000 ) 
    Source Clock Delay      (SCD):    8.179ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.801     8.179    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X12Y27         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.518     8.697 r  Core_cpu/U_IF_ID/ID_inst_reg[20]/Q
                         net (fo=266, routed)         5.186    13.883    Core_cpu/RF_0/ID_inst[5]
    SLICE_X52Y11         LUT6 (Prop_lut6_I4_O)        0.124    14.007 r  Core_cpu/RF_0/rD2[9]_i_9/O
                         net (fo=1, routed)           0.000    14.007    Core_cpu/RF_0/rD2[9]_i_9_n_0
    SLICE_X52Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    14.224 r  Core_cpu/RF_0/rD2_reg[9]_i_3/O
                         net (fo=1, routed)           1.302    15.526    Core_cpu/RF_0/rD2_reg[9]_i_3_n_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I1_O)        0.299    15.825 r  Core_cpu/RF_0/rD2[9]_i_1/O
                         net (fo=1, routed)           0.000    15.825    Core_cpu/RF_0/rD2[9]_i_1_n_0
    SLICE_X48Y14         FDRE                                         r  Core_cpu/RF_0/rD2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    15.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    15.203 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    15.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.932 f  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.670    17.602    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X48Y14         FDRE                                         r  Core_cpu/RF_0/rD2_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.534    18.136    
                         clock uncertainty           -0.103    18.034    
    SLICE_X48Y14         FDRE (Setup_fdre_C_D)        0.034    18.068    Core_cpu/RF_0/rD2_reg[9]
  -------------------------------------------------------------------
                         required time                         18.068    
                         arrival time                         -15.825    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD2_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.372ns  (logic 1.158ns (15.709%)  route 6.214ns (84.291%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.597ns = ( 17.597 - 10.000 ) 
    Source Clock Delay      (SCD):    8.179ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.801     8.179    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X12Y27         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.518     8.697 r  Core_cpu/U_IF_ID/ID_inst_reg[20]/Q
                         net (fo=266, routed)         5.212    13.910    Core_cpu/RF_0/ID_inst[5]
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    14.034 r  Core_cpu/RF_0/rD2[12]_i_9/O
                         net (fo=1, routed)           0.000    14.034    Core_cpu/RF_0/rD2[12]_i_9_n_0
    SLICE_X48Y19         MUXF7 (Prop_muxf7_I1_O)      0.217    14.251 r  Core_cpu/RF_0/rD2_reg[12]_i_3/O
                         net (fo=1, routed)           1.001    15.252    Core_cpu/RF_0/rD2_reg[12]_i_3_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.299    15.551 r  Core_cpu/RF_0/rD2[12]_i_1/O
                         net (fo=1, routed)           0.000    15.551    Core_cpu/RF_0/rD2[12]_i_1_n_0
    SLICE_X48Y18         FDRE                                         r  Core_cpu/RF_0/rD2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    15.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    15.203 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    15.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.932 f  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.665    17.597    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X48Y18         FDRE                                         r  Core_cpu/RF_0/rD2_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.534    18.131    
                         clock uncertainty           -0.103    18.029    
    SLICE_X48Y18         FDRE (Setup_fdre_C_D)        0.035    18.064    Core_cpu/RF_0/rD2_reg[12]
  -------------------------------------------------------------------
                         required time                         18.064    
                         arrival time                         -15.551    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.705ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD2_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.189ns  (logic 1.158ns (16.108%)  route 6.031ns (83.892%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.608ns = ( 17.608 - 10.000 ) 
    Source Clock Delay      (SCD):    8.179ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.801     8.179    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X12Y27         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.518     8.697 r  Core_cpu/U_IF_ID/ID_inst_reg[21]/Q
                         net (fo=266, routed)         5.300    13.998    Core_cpu/RF_0/ID_inst[6]
    SLICE_X43Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.122 r  Core_cpu/RF_0/rD2[8]_i_13/O
                         net (fo=1, routed)           0.000    14.122    Core_cpu/RF_0/rD2[8]_i_13_n_0
    SLICE_X43Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    14.339 r  Core_cpu/RF_0/rD2_reg[8]_i_5/O
                         net (fo=1, routed)           0.731    15.070    Core_cpu/RF_0/rD2_reg[8]_i_5_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I5_O)        0.299    15.369 r  Core_cpu/RF_0/rD2[8]_i_1/O
                         net (fo=1, routed)           0.000    15.369    Core_cpu/RF_0/rD2[8]_i_1_n_0
    SLICE_X39Y12         FDRE                                         r  Core_cpu/RF_0/rD2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    15.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    15.203 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    15.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.932 f  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.676    17.608    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X39Y12         FDRE                                         r  Core_cpu/RF_0/rD2_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.534    18.142    
                         clock uncertainty           -0.103    18.040    
    SLICE_X39Y12         FDRE (Setup_fdre_C_D)        0.034    18.074    Core_cpu/RF_0/rD2_reg[8]
  -------------------------------------------------------------------
                         required time                         18.074    
                         arrival time                         -15.369    
  -------------------------------------------------------------------
                         slack                                  2.705    

Slack (MET) :             2.791ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD2_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 1.185ns (16.709%)  route 5.907ns (83.291%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.597ns = ( 17.597 - 10.000 ) 
    Source Clock Delay      (SCD):    8.179ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.801     8.179    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X12Y27         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.518     8.697 r  Core_cpu/U_IF_ID/ID_inst_reg[21]/Q
                         net (fo=266, routed)         5.092    13.789    Core_cpu/RF_0/ID_inst[6]
    SLICE_X48Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.913 r  Core_cpu/RF_0/rD2[11]_i_11/O
                         net (fo=1, routed)           0.000    13.913    Core_cpu/RF_0/rD2[11]_i_11_n_0
    SLICE_X48Y16         MUXF7 (Prop_muxf7_I1_O)      0.245    14.158 r  Core_cpu/RF_0/rD2_reg[11]_i_4/O
                         net (fo=1, routed)           0.816    14.974    Core_cpu/RF_0/rD2_reg[11]_i_4_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.298    15.272 r  Core_cpu/RF_0/rD2[11]_i_1/O
                         net (fo=1, routed)           0.000    15.272    Core_cpu/RF_0/rD2[11]_i_1_n_0
    SLICE_X48Y18         FDRE                                         r  Core_cpu/RF_0/rD2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    15.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    15.203 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    15.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.932 f  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.665    17.597    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X48Y18         FDRE                                         r  Core_cpu/RF_0/rD2_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.534    18.131    
                         clock uncertainty           -0.103    18.029    
    SLICE_X48Y18         FDRE (Setup_fdre_C_D)        0.034    18.063    Core_cpu/RF_0/rD2_reg[11]
  -------------------------------------------------------------------
                         required time                         18.063    
                         arrival time                         -15.272    
  -------------------------------------------------------------------
                         slack                                  2.791    

Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD2_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 1.158ns (16.357%)  route 5.922ns (83.643%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.598ns = ( 17.598 - 10.000 ) 
    Source Clock Delay      (SCD):    8.179ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.801     8.179    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X12Y27         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.518     8.697 r  Core_cpu/U_IF_ID/ID_inst_reg[21]/Q
                         net (fo=266, routed)         4.997    13.694    Core_cpu/RF_0/ID_inst[6]
    SLICE_X45Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.818 r  Core_cpu/RF_0/rD2[15]_i_11/O
                         net (fo=1, routed)           0.000    13.818    Core_cpu/RF_0/rD2[15]_i_11_n_0
    SLICE_X45Y19         MUXF7 (Prop_muxf7_I1_O)      0.217    14.035 r  Core_cpu/RF_0/rD2_reg[15]_i_4/O
                         net (fo=1, routed)           0.925    14.960    Core_cpu/RF_0/rD2_reg[15]_i_4_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.299    15.259 r  Core_cpu/RF_0/rD2[15]_i_1/O
                         net (fo=1, routed)           0.000    15.259    Core_cpu/RF_0/rD2[15]_i_1_n_0
    SLICE_X43Y20         FDRE                                         r  Core_cpu/RF_0/rD2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    15.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    15.203 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    15.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.932 f  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.666    17.598    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X43Y20         FDRE                                         r  Core_cpu/RF_0/rD2_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.534    18.132    
                         clock uncertainty           -0.103    18.030    
    SLICE_X43Y20         FDRE (Setup_fdre_C_D)        0.035    18.065    Core_cpu/RF_0/rD2_reg[15]
  -------------------------------------------------------------------
                         required time                         18.065    
                         arrival time                         -15.259    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD2_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 1.158ns (16.841%)  route 5.718ns (83.159%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.606ns = ( 17.606 - 10.000 ) 
    Source Clock Delay      (SCD):    8.179ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.801     8.179    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X12Y27         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.518     8.697 r  Core_cpu/U_IF_ID/ID_inst_reg[21]/Q
                         net (fo=266, routed)         4.714    13.411    Core_cpu/RF_0/ID_inst[6]
    SLICE_X45Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.535 r  Core_cpu/RF_0/rD2[10]_i_7/O
                         net (fo=1, routed)           0.000    13.535    Core_cpu/RF_0/rD2[10]_i_7_n_0
    SLICE_X45Y16         MUXF7 (Prop_muxf7_I1_O)      0.217    13.752 r  Core_cpu/RF_0/rD2_reg[10]_i_2/O
                         net (fo=1, routed)           1.004    14.757    Core_cpu/RF_0/rD2_reg[10]_i_2_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.299    15.056 r  Core_cpu/RF_0/rD2[10]_i_1/O
                         net (fo=1, routed)           0.000    15.056    Core_cpu/RF_0/rD2[10]_i_1_n_0
    SLICE_X39Y15         FDRE                                         r  Core_cpu/RF_0/rD2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    15.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    15.203 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    15.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.932 f  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.674    17.606    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X39Y15         FDRE                                         r  Core_cpu/RF_0/rD2_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.534    18.140    
                         clock uncertainty           -0.103    18.038    
    SLICE_X39Y15         FDRE (Setup_fdre_C_D)        0.034    18.072    Core_cpu/RF_0/rD2_reg[10]
  -------------------------------------------------------------------
                         required time                         18.072    
                         arrival time                         -15.056    
  -------------------------------------------------------------------
                         slack                                  3.016    

Slack (MET) :             3.229ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[15]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD1_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 1.096ns (16.295%)  route 5.630ns (83.705%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns = ( 17.612 - 10.000 ) 
    Source Clock Delay      (SCD):    8.170ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.792     8.170    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X41Y23         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.456     8.626 r  Core_cpu/U_IF_ID/ID_inst_reg[15]_rep/Q
                         net (fo=128, routed)         4.594    13.221    Core_cpu/RF_0/ID_inst_reg[15]_rep
    SLICE_X7Y15          LUT6 (Prop_lut6_I4_O)        0.124    13.345 r  Core_cpu/RF_0/rD1[6]_i_9/O
                         net (fo=1, routed)           0.000    13.345    Core_cpu/RF_0/rD1[6]_i_9_n_0
    SLICE_X7Y15          MUXF7 (Prop_muxf7_I1_O)      0.217    13.562 r  Core_cpu/RF_0/rD1_reg[6]_i_3/O
                         net (fo=1, routed)           1.036    14.597    Core_cpu/RF_0/rD1_reg[6]_i_3_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I1_O)        0.299    14.896 r  Core_cpu/RF_0/rD1[6]_i_1/O
                         net (fo=1, routed)           0.000    14.896    Core_cpu/RF_0/rf[6]
    SLICE_X10Y18         FDRE                                         r  Core_cpu/RF_0/rD1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    15.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    15.203 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    15.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.932 f  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.680    17.612    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X10Y18         FDRE                                         r  Core_cpu/RF_0/rD1_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.534    18.146    
                         clock uncertainty           -0.103    18.044    
    SLICE_X10Y18         FDRE (Setup_fdre_C_D)        0.082    18.126    Core_cpu/RF_0/rD1_reg[6]
  -------------------------------------------------------------------
                         required time                         18.126    
                         arrival time                         -14.896    
  -------------------------------------------------------------------
                         slack                                  3.229    

Slack (MET) :             3.242ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD2_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.656ns  (logic 1.185ns (17.803%)  route 5.471ns (82.197%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.614ns = ( 17.614 - 10.000 ) 
    Source Clock Delay      (SCD):    8.179ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.801     8.179    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X12Y27         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.518     8.697 r  Core_cpu/U_IF_ID/ID_inst_reg[21]/Q
                         net (fo=266, routed)         4.741    13.438    Core_cpu/RF_0/ID_inst[6]
    SLICE_X36Y8          LUT6 (Prop_lut6_I2_O)        0.124    13.562 r  Core_cpu/RF_0/rD2[4]_i_9/O
                         net (fo=1, routed)           0.000    13.562    Core_cpu/RF_0/rD2[4]_i_9_n_0
    SLICE_X36Y8          MUXF7 (Prop_muxf7_I1_O)      0.245    13.807 r  Core_cpu/RF_0/rD2_reg[4]_i_3/O
                         net (fo=1, routed)           0.731    14.538    Core_cpu/RF_0/rD2_reg[4]_i_3_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I1_O)        0.298    14.836 r  Core_cpu/RF_0/rD2[4]_i_1/O
                         net (fo=1, routed)           0.000    14.836    Core_cpu/RF_0/rD2[4]_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  Core_cpu/RF_0/rD2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    15.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    15.203 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    15.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.932 f  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.682    17.614    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X33Y7          FDRE                                         r  Core_cpu/RF_0/rD2_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.534    18.148    
                         clock uncertainty           -0.103    18.046    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)        0.032    18.078    Core_cpu/RF_0/rD2_reg[4]
  -------------------------------------------------------------------
                         required time                         18.078    
                         arrival time                         -14.836    
  -------------------------------------------------------------------
                         slack                                  3.242    

Slack (MET) :             3.365ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[16]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD1_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.091ns (16.722%)  route 5.433ns (83.278%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.602ns = ( 17.602 - 10.000 ) 
    Source Clock Delay      (SCD):    8.176ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.798     8.176    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X20Y23         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[16]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDCE (Prop_fdce_C_Q)         0.456     8.632 r  Core_cpu/U_IF_ID/ID_inst_reg[16]_rep/Q
                         net (fo=128, routed)         4.527    13.160    Core_cpu/RF_0/ID_inst_reg[16]_rep
    SLICE_X53Y11         LUT6 (Prop_lut6_I2_O)        0.124    13.284 r  Core_cpu/RF_0/rD1[9]_i_8/O
                         net (fo=1, routed)           0.000    13.284    Core_cpu/RF_0/rD1[9]_i_8_n_0
    SLICE_X53Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    13.496 r  Core_cpu/RF_0/rD1_reg[9]_i_3/O
                         net (fo=1, routed)           0.906    14.402    Core_cpu/RF_0/rD1_reg[9]_i_3_n_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I1_O)        0.299    14.701 r  Core_cpu/RF_0/rD1[9]_i_1/O
                         net (fo=1, routed)           0.000    14.701    Core_cpu/RF_0/rf[9]
    SLICE_X48Y14         FDRE                                         r  Core_cpu/RF_0/rD1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    15.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    15.203 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    15.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.932 f  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.670    17.602    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X48Y14         FDRE                                         r  Core_cpu/RF_0/rD1_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.534    18.136    
                         clock uncertainty           -0.103    18.034    
    SLICE_X48Y14         FDRE (Setup_fdre_C_D)        0.032    18.066    Core_cpu/RF_0/rD1_reg[9]
  -------------------------------------------------------------------
                         required time                         18.066    
                         arrival time                         -14.701    
  -------------------------------------------------------------------
                         slack                                  3.365    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[15]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD1_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 1.091ns (16.708%)  route 5.439ns (83.292%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns = ( 17.612 - 10.000 ) 
    Source Clock Delay      (SCD):    8.170ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.792     8.170    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X41Y23         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.456     8.626 r  Core_cpu/U_IF_ID/ID_inst_reg[15]_rep/Q
                         net (fo=128, routed)         4.270    12.897    Core_cpu/RF_0/ID_inst_reg[15]_rep
    SLICE_X16Y10         LUT6 (Prop_lut6_I4_O)        0.124    13.021 r  Core_cpu/RF_0/rD1[7]_i_6/O
                         net (fo=1, routed)           0.000    13.021    Core_cpu/RF_0/rD1[7]_i_6_n_0
    SLICE_X16Y10         MUXF7 (Prop_muxf7_I0_O)      0.212    13.233 r  Core_cpu/RF_0/rD1_reg[7]_i_2/O
                         net (fo=1, routed)           1.168    14.401    Core_cpu/RF_0/rD1_reg[7]_i_2_n_0
    SLICE_X16Y15         LUT6 (Prop_lut6_I0_O)        0.299    14.700 r  Core_cpu/RF_0/rD1[7]_i_1/O
                         net (fo=1, routed)           0.000    14.700    Core_cpu/RF_0/rf[7]
    SLICE_X16Y15         FDRE                                         r  Core_cpu/RF_0/rD1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    15.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    15.203 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    15.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.932 f  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.680    17.612    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X16Y15         FDRE                                         r  Core_cpu/RF_0/rD1_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.534    18.146    
                         clock uncertainty           -0.103    18.044    
    SLICE_X16Y15         FDRE (Setup_fdre_C_D)        0.032    18.076    Core_cpu/RF_0/rD1_reg[7]
  -------------------------------------------------------------------
                         required time                         18.076    
                         arrival time                         -14.700    
  -------------------------------------------------------------------
                         slack                                  3.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Keypad4x4_0/line_sync2_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Keypad4x4_0/line_dbg_latched_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.649%)  route 0.351ns (71.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.563     2.501    Keypad4x4_0/cpu_clk_BUFG
    SLICE_X51Y55         FDPE                                         r  Keypad4x4_0/line_sync2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDPE (Prop_fdpe_C_Q)         0.141     2.642 r  Keypad4x4_0/line_sync2_reg[3]/Q
                         net (fo=4, routed)           0.351     2.993    Keypad4x4_0/line_sync2_reg_n_0_[3]
    SLICE_X45Y47         FDPE                                         r  Keypad4x4_0/line_dbg_latched_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.908     3.418    Keypad4x4_0/cpu_clk_BUFG
    SLICE_X45Y47         FDPE                                         r  Keypad4x4_0/line_dbg_latched_reg[3]/C
                         clock pessimism             -0.577     2.841    
    SLICE_X45Y47         FDPE (Hold_fdpe_C_D)         0.066     2.907    Keypad4x4_0/line_dbg_latched_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           2.993    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_8_8/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.927%)  route 0.131ns (48.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.626     2.564    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X35Y29         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.141     2.705 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[8]/Q
                         net (fo=269, routed)         0.131     2.836    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_8_8/D
    SLICE_X34Y28         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_8_8/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.897     3.407    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_8_8/WCLK
    SLICE_X34Y28         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_8_8/RAMS64E_D/CLK
                         clock pessimism             -0.830     2.577    
    SLICE_X34Y28         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.721    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_8_8/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Keypad4x4_0/line_sync2_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Keypad4x4_0/frame_code_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.808%)  route 0.364ns (66.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.564     2.502    Keypad4x4_0/cpu_clk_BUFG
    SLICE_X48Y56         FDPE                                         r  Keypad4x4_0/line_sync2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDPE (Prop_fdpe_C_Q)         0.141     2.643 r  Keypad4x4_0/line_sync2_reg[1]/Q
                         net (fo=7, routed)           0.364     3.007    Keypad4x4_0/line_s[1]
    SLICE_X44Y47         LUT6 (Prop_lut6_I4_O)        0.045     3.052 r  Keypad4x4_0/frame_code[3]_i_2/O
                         net (fo=1, routed)           0.000     3.052    Keypad4x4_0/frame_code[3]_i_2_n_0
    SLICE_X44Y47         FDCE                                         r  Keypad4x4_0/frame_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.908     3.418    Keypad4x4_0/cpu_clk_BUFG
    SLICE_X44Y47         FDCE                                         r  Keypad4x4_0/frame_code_reg[3]/C
                         clock pessimism             -0.577     2.841    
    SLICE_X44Y47         FDCE (Hold_fdce_C_D)         0.092     2.933    Keypad4x4_0/frame_code_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_31_31/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.600%)  route 0.175ns (55.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.810ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.635     2.573    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X29Y40         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.141     2.714 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[31]/Q
                         net (fo=264, routed)         0.175     2.889    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_31_31/D
    SLICE_X30Y41         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_31_31/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.909     3.419    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_31_31/WCLK
    SLICE_X30Y41         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_31_31/RAMS64E_D/CLK
                         clock pessimism             -0.810     2.609    
    SLICE_X30Y41         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.753    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_31_31/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.375%)  route 0.374ns (72.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.810ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.632     2.570    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X24Y33         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y33         FDCE (Prop_fdce_C_Q)         0.141     2.711 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[21]/Q
                         net (fo=265, routed)         0.374     3.085    PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dinb[3]
    RAMB36_X0Y7          RAMB36E1                                     r  PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.951     3.461    PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.810     2.652    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     2.948    PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Keypad4x4_0/line_sync2_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Keypad4x4_0/row_idx_dbg_latched_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.220%)  route 0.391ns (67.780%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.564     2.502    Keypad4x4_0/cpu_clk_BUFG
    SLICE_X48Y56         FDPE                                         r  Keypad4x4_0/line_sync2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDPE (Prop_fdpe_C_Q)         0.141     2.643 r  Keypad4x4_0/line_sync2_reg[1]/Q
                         net (fo=7, routed)           0.391     3.034    Keypad4x4_0/line_s[1]
    SLICE_X45Y48         LUT5 (Prop_lut5_I4_O)        0.045     3.079 r  Keypad4x4_0/row_idx_dbg_latched[1]_i_1/O
                         net (fo=1, routed)           0.000     3.079    Keypad4x4_0/row_idx_logical[1]
    SLICE_X45Y48         FDCE                                         r  Keypad4x4_0/row_idx_dbg_latched_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.908     3.418    Keypad4x4_0/cpu_clk_BUFG
    SLICE_X45Y48         FDCE                                         r  Keypad4x4_0/row_idx_dbg_latched_reg[1]/C
                         clock pessimism             -0.577     2.841    
    SLICE_X45Y48         FDCE (Hold_fdce_C_D)         0.092     2.933    Keypad4x4_0/row_idx_dbg_latched_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_8_8/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.927%)  route 0.131ns (48.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.626     2.564    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X35Y29         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.141     2.705 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[8]/Q
                         net (fo=269, routed)         0.131     2.836    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_8_8/D
    SLICE_X34Y28         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_8_8/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.897     3.407    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_8_8/WCLK
    SLICE_X34Y28         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_8_8/RAMS64E_B/CLK
                         clock pessimism             -0.830     2.577    
    SLICE_X34Y28         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     2.682    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_8_8/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_8_8/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.927%)  route 0.131ns (48.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.626     2.564    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X35Y29         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.141     2.705 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[8]/Q
                         net (fo=269, routed)         0.131     2.836    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_8_8/D
    SLICE_X34Y28         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_8_8/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.897     3.407    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_8_8/WCLK
    SLICE_X34Y28         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_8_8/RAMS64E_C/CLK
                         clock pessimism             -0.830     2.577    
    SLICE_X34Y28         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     2.678    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_8_8/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.452%)  route 0.392ns (73.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.810ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.635     2.573    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X24Y38         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDCE (Prop_fdce_C_Q)         0.141     2.714 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[23]/Q
                         net (fo=265, routed)         0.392     3.106    PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dinb[5]
    RAMB36_X0Y7          RAMB36E1                                     r  PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.951     3.461    PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.810     2.652    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.296     2.948    PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Digital_LED_0/led_en_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/led_en_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.026%)  route 0.362ns (71.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.572     2.510    Digital_LED_0/cpu_clk_BUFG
    SLICE_X13Y101        FDPE                                         r  Digital_LED_0/led_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDPE (Prop_fdpe_C_Q)         0.141     2.651 r  Digital_LED_0/led_en_reg[3]/Q
                         net (fo=10, routed)          0.362     3.013    Digital_LED_0/led_en[3]
    SLICE_X13Y93         FDPE                                         r  Digital_LED_0/led_en_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.844     3.354    Digital_LED_0/cpu_clk_BUFG
    SLICE_X13Y93         FDPE                                         r  Digital_LED_0/led_en_reg[4]/C
                         clock pessimism             -0.572     2.782    
    SLICE_X13Y93         FDPE (Hold_fdpe_C_D)         0.070     2.852    Digital_LED_0/led_en_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.852    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3   Clkgen/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   cpu_clk_BUFG_inst/I
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y70    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_11_11/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y70    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_11_11/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y70    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_11_11/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y70    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_11_11/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y52    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_18_18/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y52    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_18_18/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y52    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_18_18/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y52    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_18_18/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X80Y21    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_17_17/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X80Y21    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_17_17/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y45    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_8_8/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y45    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_8_8/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y45    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_8_8/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y45    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_8_8/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y65    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_9_9/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y65    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_9_9/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y65    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_9_9/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y65    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_9_9/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y55    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y55    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_1_1/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   Clkgen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       16.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.660ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.396ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/max_reg_reg[13]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.580ns (18.722%)  route 2.518ns (81.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.610ns = ( 27.610 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.810     8.188    WDT_0/cpu_clk
    SLICE_X39Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456     8.644 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.924     9.569    WDT_0/wdt_reset_out
    SLICE_X39Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.693 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.594    11.286    PWM_0/AR[0]
    SLICE_X43Y49         FDPE                                         f  PWM_0/max_reg_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.678    27.610    PWM_0/cpu_clk_BUFG
    SLICE_X43Y49         FDPE                                         r  PWM_0/max_reg_reg[13]/C
                         clock pessimism              0.534    28.144    
                         clock uncertainty           -0.103    28.042    
    SLICE_X43Y49         FDPE (Recov_fdpe_C_PRE)     -0.359    27.683    PWM_0/max_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         27.683    
                         arrival time                         -11.286    
  -------------------------------------------------------------------
                         slack                                 16.396    

Slack (MET) :             16.396ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/max_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.580ns (18.722%)  route 2.518ns (81.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.610ns = ( 27.610 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.810     8.188    WDT_0/cpu_clk
    SLICE_X39Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456     8.644 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.924     9.569    WDT_0/wdt_reset_out
    SLICE_X39Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.693 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.594    11.286    PWM_0/AR[0]
    SLICE_X43Y49         FDPE                                         f  PWM_0/max_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.678    27.610    PWM_0/cpu_clk_BUFG
    SLICE_X43Y49         FDPE                                         r  PWM_0/max_reg_reg[1]/C
                         clock pessimism              0.534    28.144    
                         clock uncertainty           -0.103    28.042    
    SLICE_X43Y49         FDPE (Recov_fdpe_C_PRE)     -0.359    27.683    PWM_0/max_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         27.683    
                         arrival time                         -11.286    
  -------------------------------------------------------------------
                         slack                                 16.396    

Slack (MET) :             16.396ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/max_reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.580ns (18.722%)  route 2.518ns (81.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.610ns = ( 27.610 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.810     8.188    WDT_0/cpu_clk
    SLICE_X39Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456     8.644 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.924     9.569    WDT_0/wdt_reset_out
    SLICE_X39Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.693 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.594    11.286    PWM_0/AR[0]
    SLICE_X43Y49         FDPE                                         f  PWM_0/max_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.678    27.610    PWM_0/cpu_clk_BUFG
    SLICE_X43Y49         FDPE                                         r  PWM_0/max_reg_reg[4]/C
                         clock pessimism              0.534    28.144    
                         clock uncertainty           -0.103    28.042    
    SLICE_X43Y49         FDPE (Recov_fdpe_C_PRE)     -0.359    27.683    PWM_0/max_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         27.683    
                         arrival time                         -11.286    
  -------------------------------------------------------------------
                         slack                                 16.396    

Slack (MET) :             16.451ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/cmp_reg_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 0.580ns (21.075%)  route 2.172ns (78.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.446ns = ( 27.446 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.810     8.188    WDT_0/cpu_clk
    SLICE_X39Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456     8.644 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.924     9.569    WDT_0/wdt_reset_out
    SLICE_X39Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.693 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.248    10.941    PWM_0/AR[0]
    SLICE_X44Y50         FDCE                                         f  PWM_0/cmp_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.513    27.446    PWM_0/cpu_clk_BUFG
    SLICE_X44Y50         FDCE                                         r  PWM_0/cmp_reg_reg[15]/C
                         clock pessimism              0.454    27.899    
                         clock uncertainty           -0.103    27.797    
    SLICE_X44Y50         FDCE (Recov_fdce_C_CLR)     -0.405    27.392    PWM_0/cmp_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         27.392    
                         arrival time                         -10.941    
  -------------------------------------------------------------------
                         slack                                 16.451    

Slack (MET) :             16.456ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.580ns (21.092%)  route 2.170ns (78.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 27.449 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.810     8.188    WDT_0/cpu_clk
    SLICE_X39Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456     8.644 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.924     9.569    WDT_0/wdt_reset_out
    SLICE_X39Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.693 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.246    10.938    PWM_0/AR[0]
    SLICE_X40Y51         FDCE                                         f  PWM_0/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.516    27.449    PWM_0/cpu_clk_BUFG
    SLICE_X40Y51         FDCE                                         r  PWM_0/counter_reg[11]/C
                         clock pessimism              0.454    27.902    
                         clock uncertainty           -0.103    27.800    
    SLICE_X40Y51         FDCE (Recov_fdce_C_CLR)     -0.405    27.395    PWM_0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         27.395    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                 16.456    

Slack (MET) :             16.456ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.580ns (21.092%)  route 2.170ns (78.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 27.449 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.810     8.188    WDT_0/cpu_clk
    SLICE_X39Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456     8.644 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.924     9.569    WDT_0/wdt_reset_out
    SLICE_X39Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.693 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.246    10.938    PWM_0/AR[0]
    SLICE_X40Y51         FDCE                                         f  PWM_0/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.516    27.449    PWM_0/cpu_clk_BUFG
    SLICE_X40Y51         FDCE                                         r  PWM_0/counter_reg[12]/C
                         clock pessimism              0.454    27.902    
                         clock uncertainty           -0.103    27.800    
    SLICE_X40Y51         FDCE (Recov_fdce_C_CLR)     -0.405    27.395    PWM_0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         27.395    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                 16.456    

Slack (MET) :             16.456ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/counter_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.580ns (21.092%)  route 2.170ns (78.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 27.449 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.810     8.188    WDT_0/cpu_clk
    SLICE_X39Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456     8.644 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.924     9.569    WDT_0/wdt_reset_out
    SLICE_X39Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.693 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.246    10.938    PWM_0/AR[0]
    SLICE_X40Y51         FDCE                                         f  PWM_0/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.516    27.449    PWM_0/cpu_clk_BUFG
    SLICE_X40Y51         FDCE                                         r  PWM_0/counter_reg[13]/C
                         clock pessimism              0.454    27.902    
                         clock uncertainty           -0.103    27.800    
    SLICE_X40Y51         FDCE (Recov_fdce_C_CLR)     -0.405    27.395    PWM_0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         27.395    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                 16.456    

Slack (MET) :             16.456ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/counter_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.580ns (21.092%)  route 2.170ns (78.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 27.449 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.810     8.188    WDT_0/cpu_clk
    SLICE_X39Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456     8.644 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.924     9.569    WDT_0/wdt_reset_out
    SLICE_X39Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.693 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.246    10.938    PWM_0/AR[0]
    SLICE_X40Y51         FDCE                                         f  PWM_0/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.516    27.449    PWM_0/cpu_clk_BUFG
    SLICE_X40Y51         FDCE                                         r  PWM_0/counter_reg[14]/C
                         clock pessimism              0.454    27.902    
                         clock uncertainty           -0.103    27.800    
    SLICE_X40Y51         FDCE (Recov_fdce_C_CLR)     -0.405    27.395    PWM_0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         27.395    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                 16.456    

Slack (MET) :             16.456ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/counter_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.580ns (21.092%)  route 2.170ns (78.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 27.449 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.810     8.188    WDT_0/cpu_clk
    SLICE_X39Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456     8.644 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.924     9.569    WDT_0/wdt_reset_out
    SLICE_X39Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.693 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.246    10.938    PWM_0/AR[0]
    SLICE_X40Y51         FDCE                                         f  PWM_0/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.516    27.449    PWM_0/cpu_clk_BUFG
    SLICE_X40Y51         FDCE                                         r  PWM_0/counter_reg[15]/C
                         clock pessimism              0.454    27.902    
                         clock uncertainty           -0.103    27.800    
    SLICE_X40Y51         FDCE (Recov_fdce_C_CLR)     -0.405    27.395    PWM_0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         27.395    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                 16.456    

Slack (MET) :             16.456ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.580ns (21.092%)  route 2.170ns (78.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 27.449 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.810     8.188    WDT_0/cpu_clk
    SLICE_X39Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456     8.644 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.924     9.569    WDT_0/wdt_reset_out
    SLICE_X39Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.693 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.246    10.938    PWM_0/AR[0]
    SLICE_X40Y51         FDCE                                         f  PWM_0/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       1.516    27.449    PWM_0/cpu_clk_BUFG
    SLICE_X40Y51         FDCE                                         r  PWM_0/counter_reg[6]/C
                         clock pessimism              0.454    27.902    
                         clock uncertainty           -0.103    27.800    
    SLICE_X40Y51         FDCE (Recov_fdce_C_CLR)     -0.405    27.395    PWM_0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         27.395    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                 16.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.232%)  route 0.582ns (75.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.632     2.570    WDT_0/cpu_clk
    SLICE_X39Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.141     2.711 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.329     3.040    WDT_0/wdt_reset_out
    SLICE_X39Y48         LUT2 (Prop_lut2_I0_O)        0.045     3.085 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          0.252     3.338    PWM_0/AR[0]
    SLICE_X43Y50         FDCE                                         f  PWM_0/ctrl_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.837     3.347    PWM_0/cpu_clk_BUFG
    SLICE_X43Y50         FDCE                                         r  PWM_0/ctrl_reg_reg[10]/C
                         clock pessimism             -0.577     2.770    
    SLICE_X43Y50         FDCE (Remov_fdce_C_CLR)     -0.092     2.678    PWM_0/ctrl_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           3.338    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.232%)  route 0.582ns (75.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.632     2.570    WDT_0/cpu_clk
    SLICE_X39Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.141     2.711 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.329     3.040    WDT_0/wdt_reset_out
    SLICE_X39Y48         LUT2 (Prop_lut2_I0_O)        0.045     3.085 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          0.252     3.338    PWM_0/AR[0]
    SLICE_X43Y50         FDCE                                         f  PWM_0/ctrl_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.837     3.347    PWM_0/cpu_clk_BUFG
    SLICE_X43Y50         FDCE                                         r  PWM_0/ctrl_reg_reg[15]/C
                         clock pessimism             -0.577     2.770    
    SLICE_X43Y50         FDCE (Remov_fdce_C_CLR)     -0.092     2.678    PWM_0/ctrl_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           3.338    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.232%)  route 0.582ns (75.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.632     2.570    WDT_0/cpu_clk
    SLICE_X39Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.141     2.711 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.329     3.040    WDT_0/wdt_reset_out
    SLICE_X39Y48         LUT2 (Prop_lut2_I0_O)        0.045     3.085 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          0.252     3.338    PWM_0/AR[0]
    SLICE_X43Y50         FDCE                                         f  PWM_0/ctrl_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.837     3.347    PWM_0/cpu_clk_BUFG
    SLICE_X43Y50         FDCE                                         r  PWM_0/ctrl_reg_reg[3]/C
                         clock pessimism             -0.577     2.770    
    SLICE_X43Y50         FDCE (Remov_fdce_C_CLR)     -0.092     2.678    PWM_0/ctrl_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           3.338    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.186ns (21.497%)  route 0.679ns (78.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.570     2.508    Digital_LED_0/cpu_clk_BUFG
    SLICE_X29Y96         FDCE                                         r  Digital_LED_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDCE (Prop_fdce_C_Q)         0.141     2.649 r  Digital_LED_0/data_reg[0]/Q
                         net (fo=3, routed)           0.450     3.099    Digital_LED_0/data[0]
    SLICE_X14Y112        LUT2 (Prop_lut2_I1_O)        0.045     3.144 f  Digital_LED_0/DN_data_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.229     3.373    Digital_LED_0/DN_data_reg[0]_LDC_i_2_n_0
    SLICE_X12Y113        FDCE                                         f  Digital_LED_0/DN_data_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.836     3.347    Digital_LED_0/cpu_clk_BUFG
    SLICE_X12Y113        FDCE                                         r  Digital_LED_0/DN_data_reg[0]_C/C
                         clock pessimism             -0.572     2.775    
    SLICE_X12Y113        FDCE (Remov_fdce_C_CLR)     -0.067     2.708    Digital_LED_0/DN_data_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           3.373    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.450%)  route 0.492ns (72.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    0.806ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.570     2.508    Digital_LED_0/cpu_clk_BUFG
    SLICE_X29Y93         FDCE                                         r  Digital_LED_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDCE (Prop_fdce_C_Q)         0.141     2.649 r  Digital_LED_0/data_reg[1]/Q
                         net (fo=3, routed)           0.300     2.949    Digital_LED_0/data[1]
    SLICE_X14Y92         LUT2 (Prop_lut2_I1_O)        0.045     2.994 f  Digital_LED_0/DN_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.191     3.185    Digital_LED_0/DN_data_reg[1]_LDC_i_2_n_0
    SLICE_X14Y92         FDCE                                         f  Digital_LED_0/DN_data_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.843     3.353    Digital_LED_0/cpu_clk_BUFG
    SLICE_X14Y92         FDCE                                         r  Digital_LED_0/DN_data_reg[1]_C/C
                         clock pessimism             -0.806     2.547    
    SLICE_X14Y92         FDCE (Remov_fdce_C_CLR)     -0.067     2.480    Digital_LED_0/DN_data_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.258%)  route 0.550ns (74.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    0.806ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.570     2.508    Digital_LED_0/cpu_clk_BUFG
    SLICE_X29Y93         FDCE                                         r  Digital_LED_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDCE (Prop_fdce_C_Q)         0.141     2.649 f  Digital_LED_0/data_reg[1]/Q
                         net (fo=3, routed)           0.300     2.949    Digital_LED_0/data[1]
    SLICE_X14Y92         LUT2 (Prop_lut2_I1_O)        0.045     2.994 f  Digital_LED_0/DN_data_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.250     3.244    Digital_LED_0/DN_data_reg[1]_LDC_i_1_n_0
    SLICE_X15Y92         FDPE                                         f  Digital_LED_0/DN_data_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.843     3.353    Digital_LED_0/cpu_clk_BUFG
    SLICE_X15Y92         FDPE                                         r  Digital_LED_0/DN_data_reg[1]_P/C
                         clock pessimism             -0.806     2.547    
    SLICE_X15Y92         FDPE (Remov_fdpe_C_PRE)     -0.095     2.452    Digital_LED_0/DN_data_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.186ns (19.754%)  route 0.756ns (80.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.632     2.570    WDT_0/cpu_clk
    SLICE_X39Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.141     2.711 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.329     3.040    WDT_0/wdt_reset_out
    SLICE_X39Y48         LUT2 (Prop_lut2_I0_O)        0.045     3.085 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          0.426     3.512    PWM_0/AR[0]
    SLICE_X39Y50         FDCE                                         f  PWM_0/ctrl_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.839     3.349    PWM_0/cpu_clk_BUFG
    SLICE_X39Y50         FDCE                                         r  PWM_0/ctrl_reg_reg[0]/C
                         clock pessimism             -0.577     2.772    
    SLICE_X39Y50         FDCE (Remov_fdce_C_CLR)     -0.092     2.680    PWM_0/ctrl_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           3.512    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.186ns (19.754%)  route 0.756ns (80.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.632     2.570    WDT_0/cpu_clk
    SLICE_X39Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.141     2.711 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.329     3.040    WDT_0/wdt_reset_out
    SLICE_X39Y48         LUT2 (Prop_lut2_I0_O)        0.045     3.085 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          0.426     3.512    PWM_0/AR[0]
    SLICE_X39Y50         FDCE                                         f  PWM_0/ctrl_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.839     3.349    PWM_0/cpu_clk_BUFG
    SLICE_X39Y50         FDCE                                         r  PWM_0/ctrl_reg_reg[5]/C
                         clock pessimism             -0.577     2.772    
    SLICE_X39Y50         FDCE (Remov_fdce_C_CLR)     -0.092     2.680    PWM_0/ctrl_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           3.512    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.186ns (19.754%)  route 0.756ns (80.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.632     2.570    WDT_0/cpu_clk
    SLICE_X39Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.141     2.711 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.329     3.040    WDT_0/wdt_reset_out
    SLICE_X39Y48         LUT2 (Prop_lut2_I0_O)        0.045     3.085 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          0.426     3.512    PWM_0/AR[0]
    SLICE_X39Y50         FDCE                                         f  PWM_0/ctrl_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.839     3.349    PWM_0/cpu_clk_BUFG
    SLICE_X39Y50         FDCE                                         r  PWM_0/ctrl_reg_reg[6]/C
                         clock pessimism             -0.577     2.772    
    SLICE_X39Y50         FDCE (Remov_fdce_C_CLR)     -0.092     2.680    PWM_0/ctrl_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           3.512    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.186ns (19.754%)  route 0.756ns (80.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.632     2.570    WDT_0/cpu_clk
    SLICE_X39Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.141     2.711 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.329     3.040    WDT_0/wdt_reset_out
    SLICE_X39Y48         LUT2 (Prop_lut2_I0_O)        0.045     3.085 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          0.426     3.512    PWM_0/AR[0]
    SLICE_X39Y50         FDCE                                         f  PWM_0/ctrl_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=14777, routed)       0.839     3.349    PWM_0/cpu_clk_BUFG
    SLICE_X39Y50         FDCE                                         r  PWM_0/ctrl_reg_reg[7]/C
                         clock pessimism             -0.577     2.772    
    SLICE_X39Y50         FDCE (Remov_fdce_C_CLR)     -0.092     2.680    PWM_0/ctrl_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           3.512    
  -------------------------------------------------------------------
                         slack                                  0.832    





