Built netlist in 0.017s
Rewrote dffs and logic gates in 0.001s
Rewrote 228 muxes to qmuxes in 0.002s
Rewrote 0 inverted muxes to qmuxes in 0.001s
Reduced all qmuxes in 0.002s
Found 1 read port(s) in 0.000s
Found 1 memory(ies) in 0.000s
Created 1 write port(s) in 0.002s
Found 1 memory(ies):
	Memory 0: width = 114, height = 4
		Read port 0:
			Read address: (119, 120, 121, 122, 123)...
			Read data: (474, 472)
			Registers: [(940, 240, 1396, 1168), (942, 242, 1398, 1170), (944, 244, 1400, 1172), (946, 246, 1402, 1174), (948, 248, 1404, 1176)]...
		Write port:
			Write enable: 100000000
			Write address: (100000004, 100000004)
			Write data: (939, 941, 943, 945, 947)...
Total muxes replaced by read ports: 342
Total estimated demuxes replaced by write ports: 342
Time elapsed: 0.007s
