9:48:08 AM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "icecube_DFT_syn.prj" -log "icecube_DFT_Implmnt/icecube_DFT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of icecube_DFT_Implmnt/icecube_DFT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: KHOINKIDINKCK

# Wed Jun 12 09:48:09 2024

#Implementation: icecube_DFT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave.vhd":48:7:48:15|Top entity is set to spi_slave.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Wed Jun 12 09:48:09 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:: Running Verilog Compiler in System Verilog mode
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\coeftabl.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin_e.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv" (library work)
@E: CS204 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv":19:25:19:30|Signal i_mosi is missing from port list
@E: CG425 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv":61:12:61:14|Assignment target o_X must be of type reg, genvar, or logic
@E: CG425 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv":62:13:62:15|Assignment target o_X must be of type reg, genvar, or logic
@I::"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v" (library work)
3 syntax errors
# Wed Jun 12 09:48:10 2024

###########################################################]
@E::Verilog compiler failed
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 12 09:48:10 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "icecube_DFT_syn.prj" -log "icecube_DFT_Implmnt/icecube_DFT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of icecube_DFT_Implmnt/icecube_DFT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: KHOINKIDINKCK

# Wed Jun 12 09:49:15 2024

#Implementation: icecube_DFT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave.vhd":48:7:48:15|Top entity is set to spi_slave.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Wed Jun 12 09:49:15 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:: Running Verilog Compiler in System Verilog mode
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\coeftabl.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin_e.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)


Process completed successfully.
# Wed Jun 12 09:49:15 2024

###########################################################]
@N:: Running Verilog Compiler in System Verilog mode
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\coeftabl.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin_e.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v" (library work)
Verilog syntax check successful!
File C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv changed - recompiling
File C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv changed - recompiling
File C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv changed - recompiling
File C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv changed - recompiling
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv":1:7:1:16|Synthesizing module multiplier in library work.

	WIDTH=32'b00000000000000000000000000010000
   Generated name = multiplier_16s

@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":1:7:1:19|Synthesizing module DFT_singleBin in library work.

	WIDTH=32'b00000000000000000000000000010000
	N_MAX=32'b00000000000000000000010000000000
	LOG_N_MAX=32'b00000000000000000000000000001010
	FRAC_BITS=32'b00000000000000000000000000000110
	READY=32'b00000000000000000000000000000000
	MULTIPLY1=32'b00000000000000000000000000000001
	MULTIPLY2=32'b00000000000000000000000000000010
	DONE=32'b00000000000000000000000000000011
   Generated name = DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s

@W: CG371 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":52:2:52:10|Cannot find data file DFT_coefficient_hex_full.txt for task $readmemh
@W: CG532 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":50:1:50:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_8_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_9_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_10_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_11_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_12_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_13_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_14_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_15_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_16_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_17_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_18_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_19_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_20_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_21_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_22_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_23_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_24_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_25_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_26_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_27_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_28_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_29_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_30_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_31_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_32_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_33_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_34_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_35_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_36_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_37_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_38_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_39_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_40_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_41_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_42_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_43_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_44_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_45_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_46_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_47_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_48_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_49_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_50_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_51_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_52_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_53_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_54_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_55_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_56_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_57_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_58_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_59_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_60_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_61_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_62_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_63_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_64_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_65_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_66_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_67_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_68_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_69_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_70_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_71_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_72_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_73_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_74_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_75_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_76_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_77_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_78_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_79_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_80_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_81_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_82_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_83_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_84_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_85_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_86_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_87_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_88_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_89_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_90_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_91_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_92_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_93_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_94_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_95_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_96_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_97_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_98_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_99_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_100_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_101_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_102_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_103_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_104_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_105_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_106_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_107_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_108_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_109_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_110_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_111_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_112_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_113_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_114_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_115_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_116_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_117_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_118_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_119_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_120_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_121_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_122_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_123_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_124_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_125_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_126_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_127_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_128_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_129_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_130_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_131_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_132_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_133_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_134_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_135_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_136_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_137_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_138_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_139_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_140_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_141_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_142_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_143_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_144_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_145_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_146_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_147_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_148_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_149_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_150_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_151_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_152_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_153_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_154_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_155_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_156_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_157_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_158_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_159_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_160_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_161_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_162_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_163_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_164_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_165_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_166_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_167_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_168_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_169_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_170_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_171_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_172_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_173_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_174_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_175_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_176_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_177_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_178_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_179_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_180_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_181_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_182_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_183_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_184_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_185_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_186_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_187_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_188_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_189_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_190_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_191_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_192_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_193_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_194_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_195_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_196_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_197_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_198_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_199_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_200_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_201_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_202_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_203_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_204_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_205_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_206_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_207_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_208_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_209_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_210_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_211_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_212_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_213_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_214_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_215_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_216_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_217_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_218_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_219_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_220_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_221_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_222_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_223_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_224_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_225_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_226_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_227_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_228_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_229_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_230_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_231_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_232_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_233_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_234_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_235_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_236_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_237_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_238_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_239_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_240_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_241_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_242_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_243_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_244_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_245_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_246_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_247_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_248_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_249_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_250_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_251_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_252_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_253_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_254_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_255_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_256_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_257_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_258_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_259_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_260_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_261_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_262_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_263_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_264_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_265_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_266_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_267_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_268_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_269_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_270_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_271_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_272_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_273_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_274_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_275_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_276_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_277_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_278_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_279_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_280_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_281_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_282_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_283_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_284_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_285_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_286_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_287_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_288_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_289_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_290_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_291_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_292_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_293_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_294_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_295_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_296_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_297_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_298_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_299_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_300_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_301_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_302_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_303_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_304_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_305_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_306_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_307_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_308_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_309_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_310_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_311_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_312_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_313_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_314_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_315_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_316_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_317_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_318_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_319_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_320_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_321_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_322_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_323_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_324_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_325_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_326_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_327_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_328_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_329_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_330_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_331_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_332_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_333_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_334_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_335_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_336_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_337_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_338_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_339_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_340_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_341_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_342_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_343_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_344_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_345_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_346_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_347_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_348_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_349_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_350_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_351_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_352_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_353_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_354_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_355_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_356_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_357_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_358_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_359_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_360_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_361_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_362_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_363_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_364_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_365_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_366_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_367_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_368_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_369_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_370_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_371_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_372_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_373_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_374_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_375_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_376_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_377_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_378_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_379_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_380_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_381_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_382_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_383_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_384_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_385_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_386_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_387_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_388_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_389_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_390_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_391_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_392_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_393_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_394_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_395_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_396_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_397_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_398_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_399_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_400_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_401_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_402_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_403_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_404_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_405_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_406_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_407_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_408_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_409_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_410_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_411_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_412_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_413_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_414_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_415_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_416_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_417_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_418_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_419_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_420_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_421_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_422_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_423_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_424_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_425_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_426_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_427_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_428_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_429_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_430_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_431_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_432_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_433_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_434_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_435_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_436_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_437_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_438_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_439_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_440_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_441_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_442_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_443_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_444_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_445_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_446_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_447_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_448_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_449_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_450_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_451_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_452_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_453_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_454_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_455_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_456_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_457_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_458_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_459_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_460_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_461_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_462_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_463_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_464_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_465_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_466_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_467_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_468_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_469_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_470_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_471_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_472_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_473_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_474_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_475_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_476_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_477_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_478_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_479_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_480_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_481_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_482_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_483_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_484_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_485_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_486_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_487_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_488_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_489_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_490_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_491_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_492_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_493_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_494_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_495_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_496_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_497_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_498_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_499_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_500_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_501_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_502_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_503_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_504_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_505_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_506_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_507_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_508_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_509_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_510_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_511_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_512_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_513_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_514_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_515_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_516_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_517_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_518_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_519_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_520_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_521_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_522_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_523_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_524_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_525_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_526_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_527_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_528_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_529_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_530_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_531_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_532_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_533_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_534_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_535_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_536_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_537_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_538_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_539_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_540_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_541_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_542_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_543_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_544_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_545_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_546_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_547_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_548_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_549_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_550_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_551_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_552_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_553_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_554_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_555_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_556_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_557_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_558_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_559_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_560_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_561_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_562_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_563_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_564_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_565_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_566_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_567_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_568_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_569_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_570_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_571_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_572_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_573_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_574_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_575_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_576_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_577_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_578_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_579_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_580_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_581_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_582_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_583_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_584_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_585_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_586_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_587_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_588_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_589_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_590_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_591_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_592_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_593_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_594_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_595_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_596_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_597_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_598_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_599_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_600_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_601_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_602_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_603_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_604_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_605_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_606_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_607_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_608_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_609_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_610_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_611_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_612_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_613_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_614_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_615_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_616_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_617_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_618_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_619_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_620_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_621_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_622_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_623_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_624_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_625_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_626_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_627_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_628_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_629_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_630_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_631_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_632_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_633_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_634_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_635_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_636_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_637_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_638_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_639_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_640_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_641_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_642_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_643_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_644_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_645_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_646_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_647_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_648_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_649_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_650_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_651_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_652_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_653_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_654_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_655_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_656_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_657_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_658_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_659_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_660_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_661_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_662_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_663_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_664_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_665_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_666_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_667_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_668_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_669_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_670_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_671_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_672_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_673_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_674_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_675_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_676_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_677_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_678_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_679_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_680_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_681_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_682_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_683_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_684_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_685_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_686_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_687_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_688_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_689_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_690_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_691_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_692_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_693_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_694_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_695_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_696_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_697_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_698_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_699_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_700_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_701_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_702_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_703_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_704_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_705_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_706_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_707_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_708_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_709_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_710_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_711_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_712_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_713_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_714_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_715_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_716_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_717_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_718_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_719_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_720_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_721_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_722_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_723_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_724_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_725_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_726_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_727_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_728_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_729_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_730_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_731_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_732_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_733_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_734_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_735_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_736_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_737_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_738_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_739_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_740_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_741_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_742_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_743_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_744_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_745_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_746_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_747_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_748_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_749_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_750_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_751_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_752_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_753_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_754_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_755_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_756_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_757_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_758_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_759_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_760_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_761_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_762_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_763_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_764_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_765_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_766_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_767_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_768_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_769_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_770_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_771_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_772_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_773_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_774_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_775_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_776_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_777_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_778_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_779_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_780_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_781_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_782_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_783_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_784_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_785_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_786_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_787_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_788_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_789_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_790_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_791_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_792_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_793_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_794_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_795_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_796_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_797_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_798_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_799_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_800_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_801_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_802_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_803_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_804_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_805_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_806_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_807_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_808_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_809_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_810_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_811_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_812_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_813_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_814_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_815_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_816_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_817_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_818_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_819_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_820_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_821_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_822_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_823_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_824_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_825_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_826_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_827_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_828_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_829_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_830_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_831_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_832_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_833_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_834_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_835_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_836_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_837_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_838_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_839_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_840_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_841_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_842_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_843_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_844_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_845_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_846_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_847_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_848_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_849_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_850_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_851_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_852_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_853_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_854_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_855_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_856_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_857_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_858_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_859_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_860_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_861_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_862_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_863_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_864_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_865_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_866_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_867_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_868_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_869_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_870_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_871_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_872_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_873_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_874_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_875_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_876_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_877_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_878_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_879_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_880_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_881_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_882_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_883_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_884_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_885_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_886_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_887_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_888_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_889_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_890_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_891_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_892_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_893_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_894_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_895_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_896_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_897_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_898_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_899_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_900_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_901_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_902_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_903_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_904_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_905_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_906_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_907_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_908_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_909_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_910_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_911_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_912_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_913_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_914_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_915_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_916_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_917_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_918_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_919_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_920_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_921_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_922_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_923_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_924_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_925_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_926_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_927_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_928_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_929_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_930_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_931_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_932_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_933_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_934_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_935_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_936_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_937_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_938_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_939_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_940_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_941_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_942_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_943_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_944_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_945_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_946_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_947_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_948_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_949_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_950_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_951_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_952_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_953_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_954_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_955_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_956_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_957_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_958_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_959_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_960_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_961_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_962_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_963_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_964_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_965_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_966_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_967_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_968_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_969_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_970_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_971_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_972_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_973_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_974_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_975_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_976_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_977_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_978_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_979_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_980_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_981_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_982_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_983_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_984_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_985_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_986_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_987_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_988_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_989_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_990_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_991_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_992_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_993_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_994_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_995_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_996_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_997_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_998_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_999_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1000_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1001_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1002_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1003_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1004_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1005_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1006_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1007_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1008_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1009_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1010_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1011_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1012_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1013_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1014_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1015_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1016_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1017_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1018_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1019_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1020_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1021_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1022_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1023_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1024_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1025_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1026_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1027_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1028_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1029_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1030_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1031_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1032_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1033_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1034_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1035_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1036_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1037_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1038_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1039_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1040_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1041_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1042_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1043_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1044_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1045_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1046_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1047_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1048_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1049_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1050_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1051_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1052_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1053_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1054_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1055_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1056_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1057_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1058_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1059_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1060_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1061_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1062_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1063_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1064_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1065_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1066_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1067_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1068_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1069_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1070_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1071_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1072_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1073_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1074_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1075_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1076_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1077_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1078_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1079_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1080_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1081_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1082_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1083_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1084_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1085_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1086_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1087_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1088_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1089_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1090_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1091_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1092_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1093_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1094_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1095_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1096_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1097_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1098_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1099_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1100_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1101_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1102_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1103_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1104_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1105_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1106_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1107_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1108_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1109_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1110_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1111_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1112_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1113_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1114_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1115_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1116_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1117_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1118_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1119_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1120_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1121_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1122_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1123_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1124_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1125_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1126_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1127_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1128_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1129_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1130_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1131_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1132_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1133_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1134_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1135_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1136_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1137_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1138_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1139_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1140_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1141_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1142_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1143_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1144_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1145_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1146_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1147_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1148_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1149_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1150_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1151_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1152_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1153_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1154_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1155_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1156_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1157_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1158_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1159_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1160_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1161_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1162_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1163_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1164_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1165_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1166_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1167_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1168_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1169_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1170_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1171_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1172_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1173_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1174_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1175_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1176_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1177_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1178_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1179_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1180_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1181_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1182_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1183_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1184_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1185_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1186_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1187_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1188_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1189_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1190_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1191_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1192_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1193_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1194_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1195_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1196_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1197_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1198_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1199_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1200_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1201_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1202_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1203_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1204_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1205_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1206_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1207_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1208_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1209_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1210_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1211_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1212_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1213_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1214_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1215_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1216_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1217_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1218_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1219_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1220_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1221_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1222_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1223_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1224_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1225_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1226_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1227_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1228_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1229_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1230_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1231_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1232_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1233_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1234_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1235_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1236_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1237_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1238_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1239_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1240_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1241_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1242_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1243_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1244_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1245_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1246_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1247_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1248_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1249_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1250_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1251_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1252_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1253_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1254_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1255_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1256_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1257_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1258_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1259_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1260_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1261_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1262_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1263_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1264_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1265_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1266_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1267_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1268_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1269_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1270_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1271_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1272_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1273_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1274_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1275_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1276_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1277_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1278_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1279_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1280_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1281_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1282_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1283_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1284_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1285_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1286_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1287_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1288_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1289_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1290_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1291_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1292_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1293_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1294_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1295_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1296_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1297_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1298_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1299_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1300_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1301_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1302_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1303_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1304_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1305_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1306_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1307_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1308_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1309_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1310_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1311_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1312_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1313_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1314_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1315_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1316_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1317_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1318_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1319_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1320_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1321_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1322_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1323_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1324_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1325_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1326_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1327_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1328_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1329_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1330_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1331_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1332_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1333_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1334_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1335_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1336_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1337_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1338_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1339_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1340_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1341_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1342_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1343_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1344_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1345_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1346_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1347_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1348_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1349_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1350_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1351_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1352_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1353_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1354_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1355_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1356_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1357_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1358_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1359_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1360_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1361_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1362_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1363_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1364_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1365_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1366_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1367_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1368_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1369_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1370_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1371_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1372_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1373_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1374_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1375_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1376_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1377_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1378_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1379_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1380_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1381_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1382_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1383_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1384_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1385_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1386_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1387_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1388_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1389_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1390_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1391_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1392_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1393_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1394_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1395_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1396_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1397_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1398_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1399_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1400_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1401_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1402_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1403_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1404_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1405_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1406_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1407_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1408_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1409_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1410_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1411_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1412_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1413_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1414_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1415_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1416_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1417_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1418_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1419_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1420_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1421_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1422_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1423_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1424_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1425_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1426_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1427_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1428_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1429_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1430_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1431_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1432_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1433_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1434_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1435_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1436_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1437_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1438_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1439_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1440_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1441_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1442_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1443_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1444_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1445_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1446_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1447_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1448_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1449_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1450_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1451_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1452_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1453_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1454_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1455_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1456_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1457_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1458_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1459_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1460_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1461_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1462_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1463_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1464_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1465_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1466_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1467_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1468_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1469_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1470_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1471_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1472_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1473_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1474_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1475_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1476_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1477_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1478_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1479_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1480_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1481_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1482_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1483_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1484_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1485_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1486_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1487_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1488_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1489_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1490_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1491_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1492_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1493_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1494_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1495_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1496_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1497_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1498_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1499_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1500_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1501_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1502_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1503_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1504_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1505_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1506_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1507_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1508_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1509_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1510_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1511_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1512_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1513_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1514_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1515_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1516_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1517_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1518_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1519_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1520_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1521_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1522_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1523_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1524_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1525_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1526_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1527_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1528_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1529_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1530_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1531_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1532_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1533_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1534_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1535_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1536_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1537_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1538_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1539_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1540_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1541_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1542_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1543_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1544_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1545_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1546_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1547_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1548_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1549_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1550_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1551_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1552_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1553_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1554_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1555_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1556_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1557_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1558_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1559_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1560_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1561_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1562_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1563_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1564_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1565_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1566_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1567_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1568_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1569_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1570_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1571_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1572_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1573_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1574_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1575_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1576_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1577_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1578_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1579_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1580_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1581_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1582_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1583_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1584_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1585_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1586_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1587_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1588_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1589_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1590_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1591_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1592_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1593_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1594_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1595_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1596_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1597_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1598_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1599_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1600_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1601_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1602_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1603_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1604_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1605_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1606_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1607_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1608_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1609_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1610_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1611_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1612_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1613_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1614_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1615_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1616_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1617_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1618_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1619_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1620_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1621_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1622_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1623_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1624_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1625_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1626_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1627_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1628_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1629_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1630_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1631_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1632_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1633_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1634_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1635_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1636_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1637_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1638_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1639_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1640_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1641_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1642_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1643_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1644_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1645_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1646_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1647_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1648_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1649_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1650_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1651_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1652_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1653_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1654_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1655_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1656_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1657_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1658_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1659_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1660_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1661_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1662_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1663_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1664_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1665_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1666_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1667_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1668_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1669_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1670_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1671_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1672_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1673_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1674_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1675_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1676_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1677_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1678_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1679_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1680_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1681_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1682_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1683_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1684_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1685_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1686_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1687_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1688_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1689_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1690_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1691_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1692_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1693_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1694_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1695_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1696_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1697_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1698_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1699_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1700_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1701_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1702_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1703_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1704_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1705_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1706_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1707_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1708_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1709_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1710_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1711_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1712_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1713_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1714_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1715_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1716_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1717_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1718_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1719_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1720_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1721_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1722_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1723_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1724_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1725_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1726_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1727_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1728_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1729_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1730_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1731_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1732_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1733_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1734_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1735_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1736_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1737_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1738_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1739_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1740_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1741_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1742_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1743_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1744_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1745_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1746_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1747_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1748_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1749_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1750_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1751_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1752_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1753_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1754_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1755_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1756_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1757_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1758_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1759_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1760_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1761_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1762_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1763_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1764_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1765_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1766_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1767_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1768_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1769_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1770_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1771_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1772_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1773_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1774_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1775_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1776_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1777_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1778_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1779_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1780_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1781_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1782_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1783_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1784_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1785_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1786_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1787_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1788_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1789_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1790_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1791_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1792_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1793_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1794_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1795_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1796_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1797_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1798_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1799_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1800_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1801_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1802_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1803_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1804_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1805_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1806_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1807_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1808_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1809_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1810_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1811_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1812_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1813_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1814_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1815_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1816_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1817_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1818_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1819_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1820_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1821_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1822_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1823_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1824_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1825_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1826_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1827_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1828_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1829_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1830_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1831_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1832_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1833_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1834_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1835_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1836_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1837_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1838_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1839_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1840_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1841_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1842_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1843_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1844_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1845_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1846_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1847_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1848_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1849_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1850_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1851_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1852_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1853_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1854_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1855_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1856_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1857_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1858_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1859_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1860_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1861_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1862_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1863_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1864_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1865_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1866_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1867_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1868_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1869_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1870_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1871_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1872_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1873_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1874_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1875_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1876_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1877_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1878_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1879_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1880_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1881_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1882_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1883_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1884_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1885_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1886_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1887_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1888_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1889_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1890_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1891_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1892_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1893_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1894_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1895_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1896_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1897_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1898_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1899_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1900_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1901_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1902_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1903_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1904_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1905_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1906_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1907_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1908_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1909_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1910_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1911_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1912_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1913_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1914_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1915_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1916_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1917_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1918_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1919_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1920_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1921_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1922_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1923_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1924_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1925_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1926_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1927_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1928_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1929_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1930_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1931_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1932_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1933_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1934_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1935_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1936_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1937_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1938_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1939_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1940_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1941_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1942_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1943_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1944_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1945_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1946_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1947_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1948_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1949_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1950_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1951_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1952_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1953_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1954_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1955_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1956_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1957_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1958_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1959_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1960_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1961_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1962_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1963_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1964_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1965_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1966_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1967_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1968_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1969_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1970_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1971_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1972_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1973_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1974_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1975_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1976_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1977_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1978_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1979_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1980_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1981_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1982_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1983_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1984_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1985_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1986_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1987_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1988_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1989_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1990_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1991_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1992_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1993_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1994_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1995_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1996_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1997_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1998_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1999_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2000_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2001_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2002_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2003_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2004_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2005_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2006_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2007_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2008_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2009_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2010_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2011_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2012_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2013_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2014_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2015_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2016_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2017_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2018_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2019_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2020_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2021_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2022_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2023_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2024_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2025_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2026_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2027_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2028_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2029_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2030_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2031_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2032_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2033_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2034_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2035_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2036_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2037_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2038_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2039_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2040_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2041_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2042_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2043_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2044_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2045_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2046_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2047_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Some of the address location in the memory "tabl" are not assigned.
@W: CL265 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Removing unused bit 31 of index[31:0]. Either assign all bits or reduce the width of the signal.
@W: CL169 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Pruning unused register index[30:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv":1:7:1:9|Synthesizing module DFT in library work.

	WIDTH=32'b00000000000000000000000000010000
	BIN_NUM=32'b00000000000000000000000000000001
	N_MAX=32'b00000000000000000000010000000000
	LOG_N_MAX=32'b00000000000000000000000000001010
	FRAC_BITS=32'b00000000000000000000000000000110
	READY=32'b00000000000000000000000000000000
	WAIT=32'b00000000000000000000000000000001
	CHECK=32'b00000000000000000000000000000010
	DONE=32'b00000000000000000000000000000011
	RESET=32'b00000000000000000000000000000100
   Generated name = DFT_16s_1s_1024s_10s_6s_0s_1s_2s_3s_4s

@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v":58:7:58:19|Synthesizing module SPI_Slave_top in library work.

	wgnd=1'b0
	wvcc=1'b1
	DATA_SIZE=32'b00000000000000000000000000001000
   Generated name = SPI_Slave_top_0_1_8s

@N: CG794 :"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v":114:4:114:15|Using module spi_slave from library work
@W: CG360 :"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v":105:18:105:23|Removing wire miso_i, as there is no assignment to it.
@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":1:7:1:13|Synthesizing module DFT_SPI in library work.

	SPI_WIDTH=32'b00000000000000000000000000001000
	DFT_WIDTH=32'b00000000000000000000000000010000
	BIN_NUM=32'b00000000000000000000000000000001
	N_MAX=32'b00000000000000000000010000000000
	LOG_N_MAX=32'b00000000000000000000000000001010
	FRAC_BITS=32'b00000000000000000000000000000110
	READ=32'b00000000000000000000000000000000
	RESET=32'b00000000000000000000000000000001
	WAIT=32'b00000000000000000000000000000010
   Generated name = DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s

@W: CS263 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":125:14:125:17|Port-width mismatch for port i_data. The port definition is 16 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":128:14:128:21|Port-width mismatch for port o_data. The port definition is 16 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":30:31:30:34|Object data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":32:6:32:7|Object wr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":45:13:45:21|Removing wire DFT_state, as there is no assignment to it.
@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv":1:7:1:9|Synthesizing module top in library work.

@E: CS160 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv":4:1:4:7|Bad or missing port direction for 'i_mbosi'
# Wed Jun 12 09:49:16 2024

###########################################################]
@E::Errors while synthesizing top module top.
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 12 09:49:16 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "icecube_DFT_syn.prj" -log "icecube_DFT_Implmnt/icecube_DFT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of icecube_DFT_Implmnt/icecube_DFT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: KHOINKIDINKCK

# Wed Jun 12 09:50:09 2024

#Implementation: icecube_DFT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave.vhd":48:7:48:15|Top entity is set to spi_slave.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Wed Jun 12 09:50:09 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:: Running Verilog Compiler in System Verilog mode
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\coeftabl.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin_e.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)


Process completed successfully.
# Wed Jun 12 09:50:09 2024

###########################################################]
@N:: Running Verilog Compiler in System Verilog mode
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\coeftabl.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin_e.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v" (library work)
Verilog syntax check successful!
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv":1:7:1:16|Synthesizing module multiplier in library work.

	WIDTH=32'b00000000000000000000000000010000
   Generated name = multiplier_16s

@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":1:7:1:19|Synthesizing module DFT_singleBin in library work.

	WIDTH=32'b00000000000000000000000000010000
	N_MAX=32'b00000000000000000000010000000000
	LOG_N_MAX=32'b00000000000000000000000000001010
	FRAC_BITS=32'b00000000000000000000000000000110
	READY=32'b00000000000000000000000000000000
	MULTIPLY1=32'b00000000000000000000000000000001
	MULTIPLY2=32'b00000000000000000000000000000010
	DONE=32'b00000000000000000000000000000011
   Generated name = DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s

@W: CG371 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":52:2:52:10|Cannot find data file DFT_coefficient_hex_full.txt for task $readmemh
@W: CG532 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":50:1:50:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_8_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_9_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_10_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_11_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_12_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_13_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_14_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_15_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_16_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_17_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_18_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_19_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_20_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_21_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_22_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_23_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_24_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_25_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_26_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_27_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_28_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_29_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_30_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_31_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_32_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_33_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_34_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_35_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_36_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_37_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_38_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_39_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_40_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_41_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_42_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_43_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_44_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_45_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_46_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_47_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_48_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_49_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_50_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_51_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_52_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_53_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_54_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_55_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_56_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_57_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_58_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_59_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_60_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_61_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_62_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_63_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_64_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_65_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_66_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_67_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_68_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_69_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_70_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_71_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_72_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_73_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_74_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_75_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_76_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_77_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_78_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_79_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_80_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_81_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_82_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_83_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_84_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_85_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_86_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_87_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_88_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_89_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_90_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_91_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_92_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_93_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_94_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_95_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_96_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_97_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_98_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_99_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_100_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_101_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_102_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_103_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_104_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_105_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_106_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_107_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_108_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_109_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_110_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_111_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_112_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_113_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_114_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_115_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_116_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_117_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_118_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_119_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_120_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_121_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_122_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_123_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_124_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_125_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_126_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_127_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_128_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_129_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_130_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_131_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_132_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_133_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_134_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_135_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_136_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_137_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_138_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_139_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_140_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_141_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_142_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_143_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_144_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_145_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_146_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_147_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_148_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_149_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_150_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_151_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_152_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_153_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_154_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_155_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_156_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_157_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_158_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_159_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_160_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_161_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_162_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_163_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_164_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_165_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_166_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_167_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_168_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_169_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_170_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_171_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_172_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_173_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_174_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_175_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_176_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_177_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_178_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_179_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_180_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_181_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_182_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_183_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_184_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_185_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_186_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_187_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_188_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_189_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_190_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_191_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_192_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_193_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_194_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_195_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_196_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_197_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_198_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_199_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_200_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_201_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_202_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_203_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_204_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_205_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_206_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_207_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_208_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_209_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_210_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_211_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_212_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_213_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_214_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_215_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_216_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_217_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_218_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_219_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_220_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_221_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_222_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_223_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_224_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_225_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_226_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_227_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_228_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_229_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_230_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_231_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_232_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_233_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_234_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_235_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_236_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_237_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_238_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_239_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_240_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_241_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_242_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_243_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_244_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_245_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_246_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_247_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_248_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_249_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_250_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_251_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_252_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_253_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_254_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_255_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_256_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_257_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_258_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_259_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_260_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_261_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_262_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_263_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_264_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_265_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_266_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_267_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_268_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_269_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_270_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_271_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_272_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_273_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_274_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_275_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_276_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_277_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_278_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_279_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_280_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_281_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_282_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_283_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_284_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_285_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_286_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_287_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_288_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_289_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_290_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_291_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_292_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_293_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_294_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_295_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_296_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_297_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_298_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_299_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_300_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_301_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_302_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_303_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_304_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_305_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_306_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_307_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_308_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_309_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_310_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_311_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_312_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_313_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_314_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_315_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_316_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_317_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_318_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_319_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_320_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_321_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_322_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_323_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_324_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_325_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_326_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_327_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_328_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_329_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_330_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_331_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_332_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_333_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_334_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_335_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_336_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_337_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_338_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_339_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_340_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_341_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_342_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_343_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_344_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_345_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_346_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_347_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_348_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_349_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_350_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_351_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_352_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_353_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_354_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_355_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_356_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_357_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_358_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_359_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_360_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_361_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_362_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_363_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_364_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_365_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_366_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_367_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_368_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_369_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_370_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_371_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_372_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_373_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_374_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_375_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_376_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_377_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_378_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_379_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_380_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_381_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_382_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_383_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_384_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_385_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_386_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_387_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_388_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_389_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_390_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_391_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_392_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_393_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_394_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_395_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_396_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_397_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_398_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_399_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_400_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_401_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_402_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_403_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_404_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_405_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_406_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_407_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_408_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_409_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_410_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_411_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_412_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_413_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_414_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_415_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_416_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_417_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_418_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_419_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_420_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_421_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_422_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_423_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_424_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_425_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_426_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_427_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_428_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_429_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_430_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_431_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_432_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_433_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_434_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_435_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_436_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_437_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_438_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_439_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_440_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_441_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_442_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_443_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_444_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_445_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_446_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_447_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_448_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_449_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_450_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_451_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_452_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_453_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_454_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_455_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_456_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_457_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_458_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_459_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_460_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_461_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_462_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_463_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_464_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_465_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_466_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_467_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_468_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_469_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_470_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_471_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_472_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_473_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_474_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_475_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_476_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_477_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_478_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_479_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_480_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_481_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_482_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_483_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_484_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_485_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_486_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_487_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_488_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_489_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_490_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_491_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_492_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_493_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_494_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_495_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_496_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_497_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_498_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_499_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_500_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_501_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_502_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_503_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_504_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_505_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_506_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_507_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_508_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_509_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_510_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_511_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_512_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_513_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_514_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_515_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_516_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_517_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_518_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_519_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_520_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_521_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_522_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_523_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_524_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_525_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_526_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_527_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_528_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_529_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_530_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_531_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_532_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_533_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_534_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_535_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_536_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_537_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_538_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_539_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_540_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_541_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_542_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_543_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_544_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_545_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_546_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_547_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_548_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_549_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_550_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_551_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_552_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_553_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_554_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_555_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_556_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_557_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_558_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_559_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_560_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_561_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_562_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_563_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_564_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_565_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_566_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_567_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_568_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_569_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_570_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_571_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_572_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_573_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_574_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_575_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_576_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_577_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_578_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_579_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_580_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_581_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_582_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_583_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_584_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_585_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_586_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_587_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_588_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_589_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_590_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_591_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_592_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_593_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_594_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_595_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_596_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_597_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_598_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_599_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_600_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_601_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_602_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_603_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_604_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_605_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_606_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_607_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_608_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_609_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_610_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_611_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_612_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_613_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_614_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_615_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_616_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_617_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_618_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_619_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_620_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_621_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_622_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_623_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_624_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_625_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_626_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_627_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_628_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_629_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_630_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_631_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_632_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_633_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_634_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_635_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_636_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_637_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_638_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_639_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_640_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_641_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_642_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_643_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_644_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_645_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_646_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_647_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_648_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_649_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_650_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_651_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_652_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_653_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_654_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_655_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_656_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_657_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_658_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_659_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_660_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_661_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_662_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_663_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_664_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_665_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_666_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_667_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_668_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_669_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_670_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_671_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_672_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_673_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_674_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_675_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_676_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_677_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_678_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_679_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_680_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_681_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_682_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_683_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_684_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_685_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_686_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_687_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_688_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_689_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_690_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_691_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_692_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_693_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_694_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_695_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_696_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_697_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_698_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_699_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_700_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_701_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_702_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_703_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_704_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_705_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_706_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_707_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_708_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_709_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_710_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_711_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_712_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_713_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_714_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_715_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_716_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_717_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_718_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_719_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_720_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_721_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_722_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_723_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_724_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_725_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_726_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_727_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_728_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_729_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_730_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_731_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_732_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_733_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_734_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_735_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_736_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_737_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_738_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_739_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_740_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_741_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_742_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_743_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_744_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_745_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_746_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_747_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_748_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_749_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_750_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_751_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_752_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_753_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_754_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_755_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_756_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_757_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_758_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_759_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_760_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_761_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_762_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_763_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_764_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_765_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_766_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_767_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_768_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_769_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_770_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_771_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_772_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_773_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_774_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_775_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_776_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_777_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_778_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_779_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_780_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_781_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_782_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_783_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_784_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_785_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_786_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_787_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_788_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_789_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_790_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_791_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_792_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_793_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_794_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_795_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_796_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_797_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_798_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_799_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_800_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_801_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_802_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_803_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_804_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_805_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_806_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_807_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_808_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_809_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_810_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_811_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_812_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_813_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_814_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_815_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_816_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_817_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_818_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_819_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_820_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_821_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_822_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_823_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_824_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_825_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_826_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_827_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_828_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_829_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_830_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_831_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_832_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_833_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_834_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_835_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_836_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_837_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_838_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_839_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_840_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_841_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_842_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_843_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_844_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_845_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_846_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_847_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_848_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_849_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_850_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_851_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_852_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_853_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_854_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_855_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_856_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_857_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_858_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_859_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_860_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_861_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_862_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_863_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_864_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_865_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_866_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_867_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_868_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_869_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_870_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_871_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_872_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_873_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_874_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_875_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_876_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_877_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_878_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_879_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_880_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_881_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_882_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_883_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_884_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_885_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_886_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_887_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_888_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_889_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_890_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_891_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_892_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_893_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_894_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_895_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_896_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_897_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_898_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_899_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_900_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_901_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_902_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_903_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_904_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_905_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_906_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_907_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_908_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_909_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_910_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_911_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_912_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_913_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_914_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_915_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_916_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_917_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_918_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_919_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_920_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_921_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_922_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_923_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_924_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_925_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_926_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_927_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_928_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_929_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_930_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_931_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_932_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_933_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_934_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_935_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_936_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_937_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_938_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_939_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_940_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_941_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_942_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_943_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_944_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_945_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_946_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_947_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_948_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_949_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_950_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_951_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_952_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_953_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_954_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_955_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_956_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_957_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_958_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_959_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_960_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_961_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_962_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_963_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_964_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_965_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_966_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_967_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_968_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_969_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_970_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_971_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_972_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_973_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_974_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_975_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_976_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_977_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_978_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_979_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_980_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_981_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_982_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_983_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_984_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_985_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_986_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_987_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_988_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_989_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_990_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_991_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_992_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_993_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_994_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_995_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_996_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_997_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_998_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_999_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1000_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1001_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1002_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1003_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1004_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1005_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1006_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1007_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1008_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1009_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1010_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1011_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1012_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1013_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1014_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1015_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1016_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1017_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1018_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1019_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1020_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1021_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1022_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1023_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1024_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1025_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1026_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1027_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1028_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1029_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1030_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1031_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1032_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1033_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1034_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1035_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1036_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1037_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1038_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1039_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1040_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1041_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1042_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1043_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1044_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1045_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1046_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1047_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1048_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1049_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1050_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1051_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1052_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1053_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1054_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1055_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1056_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1057_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1058_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1059_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1060_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1061_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1062_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1063_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1064_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1065_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1066_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1067_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1068_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1069_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1070_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1071_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1072_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1073_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1074_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1075_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1076_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1077_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1078_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1079_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1080_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1081_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1082_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1083_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1084_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1085_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1086_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1087_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1088_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1089_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1090_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1091_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1092_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1093_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1094_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1095_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1096_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1097_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1098_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1099_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1100_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1101_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1102_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1103_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1104_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1105_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1106_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1107_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1108_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1109_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1110_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1111_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1112_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1113_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1114_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1115_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1116_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1117_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1118_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1119_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1120_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1121_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1122_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1123_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1124_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1125_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1126_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1127_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1128_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1129_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1130_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1131_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1132_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1133_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1134_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1135_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1136_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1137_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1138_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1139_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1140_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1141_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1142_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1143_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1144_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1145_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1146_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1147_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1148_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1149_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1150_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1151_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1152_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1153_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1154_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1155_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1156_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1157_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1158_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1159_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1160_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1161_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1162_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1163_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1164_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1165_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1166_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1167_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1168_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1169_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1170_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1171_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1172_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1173_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1174_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1175_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1176_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1177_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1178_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1179_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1180_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1181_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1182_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1183_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1184_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1185_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1186_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1187_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1188_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1189_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1190_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1191_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1192_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1193_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1194_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1195_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1196_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1197_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1198_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1199_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1200_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1201_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1202_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1203_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1204_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1205_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1206_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1207_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1208_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1209_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1210_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1211_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1212_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1213_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1214_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1215_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1216_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1217_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1218_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1219_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1220_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1221_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1222_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1223_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1224_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1225_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1226_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1227_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1228_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1229_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1230_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1231_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1232_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1233_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1234_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1235_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1236_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1237_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1238_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1239_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1240_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1241_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1242_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1243_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1244_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1245_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1246_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1247_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1248_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1249_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1250_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1251_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1252_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1253_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1254_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1255_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1256_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1257_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1258_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1259_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1260_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1261_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1262_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1263_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1264_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1265_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1266_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1267_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1268_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1269_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1270_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1271_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1272_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1273_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1274_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1275_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1276_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1277_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1278_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1279_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1280_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1281_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1282_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1283_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1284_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1285_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1286_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1287_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1288_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1289_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1290_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1291_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1292_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1293_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1294_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1295_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1296_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1297_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1298_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1299_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1300_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1301_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1302_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1303_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1304_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1305_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1306_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1307_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1308_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1309_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1310_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1311_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1312_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1313_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1314_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1315_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1316_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1317_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1318_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1319_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1320_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1321_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1322_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1323_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1324_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1325_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1326_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1327_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1328_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1329_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1330_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1331_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1332_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1333_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1334_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1335_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1336_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1337_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1338_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1339_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1340_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1341_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1342_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1343_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1344_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1345_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1346_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1347_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1348_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1349_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1350_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1351_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1352_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1353_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1354_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1355_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1356_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1357_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1358_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1359_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1360_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1361_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1362_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1363_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1364_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1365_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1366_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1367_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1368_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1369_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1370_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1371_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1372_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1373_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1374_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1375_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1376_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1377_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1378_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1379_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1380_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1381_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1382_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1383_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1384_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1385_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1386_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1387_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1388_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1389_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1390_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1391_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1392_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1393_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1394_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1395_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1396_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1397_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1398_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1399_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1400_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1401_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1402_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1403_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1404_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1405_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1406_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1407_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1408_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1409_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1410_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1411_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1412_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1413_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1414_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1415_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1416_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1417_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1418_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1419_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1420_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1421_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1422_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1423_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1424_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1425_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1426_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1427_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1428_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1429_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1430_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1431_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1432_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1433_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1434_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1435_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1436_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1437_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1438_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1439_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1440_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1441_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1442_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1443_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1444_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1445_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1446_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1447_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1448_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1449_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1450_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1451_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1452_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1453_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1454_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1455_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1456_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1457_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1458_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1459_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1460_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1461_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1462_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1463_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1464_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1465_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1466_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1467_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1468_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1469_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1470_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1471_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1472_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1473_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1474_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1475_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1476_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1477_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1478_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1479_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1480_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1481_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1482_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1483_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1484_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1485_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1486_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1487_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1488_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1489_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1490_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1491_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1492_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1493_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1494_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1495_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1496_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1497_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1498_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1499_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1500_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1501_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1502_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1503_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1504_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1505_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1506_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1507_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1508_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1509_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1510_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1511_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1512_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1513_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1514_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1515_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1516_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1517_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1518_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1519_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1520_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1521_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1522_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1523_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1524_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1525_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1526_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1527_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1528_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1529_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1530_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1531_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1532_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1533_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1534_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1535_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1536_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1537_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1538_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1539_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1540_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1541_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1542_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1543_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1544_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1545_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1546_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1547_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1548_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1549_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1550_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1551_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1552_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1553_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1554_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1555_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1556_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1557_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1558_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1559_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1560_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1561_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1562_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1563_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1564_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1565_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1566_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1567_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1568_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1569_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1570_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1571_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1572_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1573_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1574_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1575_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1576_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1577_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1578_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1579_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1580_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1581_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1582_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1583_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1584_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1585_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1586_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1587_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1588_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1589_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1590_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1591_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1592_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1593_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1594_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1595_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1596_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1597_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1598_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1599_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1600_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1601_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1602_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1603_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1604_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1605_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1606_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1607_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1608_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1609_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1610_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1611_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1612_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1613_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1614_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1615_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1616_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1617_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1618_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1619_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1620_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1621_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1622_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1623_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1624_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1625_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1626_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1627_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1628_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1629_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1630_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1631_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1632_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1633_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1634_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1635_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1636_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1637_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1638_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1639_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1640_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1641_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1642_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1643_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1644_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1645_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1646_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1647_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1648_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1649_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1650_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1651_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1652_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1653_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1654_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1655_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1656_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1657_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1658_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1659_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1660_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1661_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1662_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1663_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1664_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1665_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1666_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1667_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1668_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1669_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1670_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1671_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1672_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1673_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1674_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1675_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1676_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1677_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1678_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1679_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1680_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1681_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1682_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1683_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1684_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1685_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1686_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1687_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1688_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1689_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1690_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1691_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1692_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1693_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1694_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1695_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1696_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1697_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1698_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1699_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1700_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1701_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1702_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1703_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1704_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1705_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1706_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1707_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1708_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1709_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1710_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1711_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1712_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1713_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1714_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1715_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1716_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1717_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1718_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1719_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1720_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1721_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1722_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1723_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1724_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1725_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1726_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1727_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1728_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1729_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1730_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1731_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1732_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1733_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1734_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1735_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1736_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1737_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1738_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1739_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1740_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1741_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1742_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1743_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1744_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1745_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1746_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1747_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1748_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1749_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1750_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1751_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1752_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1753_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1754_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1755_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1756_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1757_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1758_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1759_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1760_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1761_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1762_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1763_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1764_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1765_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1766_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1767_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1768_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1769_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1770_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1771_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1772_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1773_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1774_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1775_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1776_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1777_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1778_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1779_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1780_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1781_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1782_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1783_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1784_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1785_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1786_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1787_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1788_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1789_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1790_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1791_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1792_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1793_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1794_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1795_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1796_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1797_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1798_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1799_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1800_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1801_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1802_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1803_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1804_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1805_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1806_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1807_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1808_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1809_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1810_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1811_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1812_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1813_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1814_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1815_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1816_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1817_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1818_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1819_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1820_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1821_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1822_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1823_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1824_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1825_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1826_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1827_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1828_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1829_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1830_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1831_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1832_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1833_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1834_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1835_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1836_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1837_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1838_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1839_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1840_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1841_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1842_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1843_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1844_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1845_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1846_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1847_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1848_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1849_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1850_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1851_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1852_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1853_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1854_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1855_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1856_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1857_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1858_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1859_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1860_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1861_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1862_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1863_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1864_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1865_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1866_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1867_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1868_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1869_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1870_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1871_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1872_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1873_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1874_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1875_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1876_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1877_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1878_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1879_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1880_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1881_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1882_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1883_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1884_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1885_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1886_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1887_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1888_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1889_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1890_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1891_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1892_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1893_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1894_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1895_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1896_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1897_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1898_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1899_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1900_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1901_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1902_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1903_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1904_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1905_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1906_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1907_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1908_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1909_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1910_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1911_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1912_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1913_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1914_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1915_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1916_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1917_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1918_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1919_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1920_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1921_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1922_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1923_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1924_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1925_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1926_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1927_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1928_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1929_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1930_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1931_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1932_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1933_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1934_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1935_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1936_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1937_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1938_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1939_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1940_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1941_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1942_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1943_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1944_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1945_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1946_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1947_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1948_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1949_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1950_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1951_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1952_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1953_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1954_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1955_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1956_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1957_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1958_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1959_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1960_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1961_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1962_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1963_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1964_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1965_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1966_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1967_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1968_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1969_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1970_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1971_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1972_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1973_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1974_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1975_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1976_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1977_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1978_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1979_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1980_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1981_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1982_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1983_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1984_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1985_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1986_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1987_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1988_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1989_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1990_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1991_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1992_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1993_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1994_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1995_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1996_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1997_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1998_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_1999_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2000_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2001_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2002_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2003_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2004_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2005_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2006_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2007_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2008_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2009_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2010_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2011_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2012_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2013_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2014_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2015_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2016_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2017_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2018_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2019_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2020_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2021_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2022_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2023_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2024_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2025_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2026_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2027_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2028_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2029_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2030_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2031_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2032_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2033_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2034_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2035_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2036_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2037_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2038_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2039_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2040_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2041_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2042_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2043_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2044_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2045_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2046_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Object tabl_2047_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":27:24:27:27|Some of the address location in the memory "tabl" are not assigned.
@W: CL265 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Removing unused bit 31 of index[31:0]. Either assign all bits or reduce the width of the signal.
@W: CL169 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Pruning unused register index[30:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv":1:7:1:9|Synthesizing module DFT in library work.

	WIDTH=32'b00000000000000000000000000010000
	BIN_NUM=32'b00000000000000000000000000000001
	N_MAX=32'b00000000000000000000010000000000
	LOG_N_MAX=32'b00000000000000000000000000001010
	FRAC_BITS=32'b00000000000000000000000000000110
	READY=32'b00000000000000000000000000000000
	WAIT=32'b00000000000000000000000000000001
	CHECK=32'b00000000000000000000000000000010
	DONE=32'b00000000000000000000000000000011
	RESET=32'b00000000000000000000000000000100
   Generated name = DFT_16s_1s_1024s_10s_6s_0s_1s_2s_3s_4s

@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v":58:7:58:19|Synthesizing module SPI_Slave_top in library work.

	wgnd=1'b0
	wvcc=1'b1
	DATA_SIZE=32'b00000000000000000000000000001000
   Generated name = SPI_Slave_top_0_1_8s

@N: CG794 :"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v":114:4:114:15|Using module spi_slave from library work
@W: CG360 :"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v":105:18:105:23|Removing wire miso_i, as there is no assignment to it.
@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":1:7:1:13|Synthesizing module DFT_SPI in library work.

	SPI_WIDTH=32'b00000000000000000000000000001000
	DFT_WIDTH=32'b00000000000000000000000000010000
	BIN_NUM=32'b00000000000000000000000000000001
	N_MAX=32'b00000000000000000000010000000000
	LOG_N_MAX=32'b00000000000000000000000000001010
	FRAC_BITS=32'b00000000000000000000000000000110
	READ=32'b00000000000000000000000000000000
	RESET=32'b00000000000000000000000000000001
	WAIT=32'b00000000000000000000000000000010
   Generated name = DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s

@W: CS263 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":125:14:125:17|Port-width mismatch for port i_data. The port definition is 16 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":128:14:128:21|Port-width mismatch for port o_data. The port definition is 16 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":30:31:30:34|Object data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":32:6:32:7|Object wr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":45:13:45:21|Removing wire DFT_state, as there is no assignment to it.
@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv":1:7:1:9|Synthesizing module top in library work.

@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv":52:5:52:7|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv":52:5:52:7|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv":52:5:52:7|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv":52:5:52:7|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv":52:5:52:7|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL138 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":62:2:62:7|Removing register 'lsb_first' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":62:2:62:7|Removing register 'rd' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":62:2:62:7|Removing register 'k_0_' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":62:2:62:7|Register bit cpha is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":62:2:62:7|Register bit cpol is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":62:2:62:7|Register bit csn is always 1.
@N: CL201 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":62:2:62:7|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 2 reachable states with original encodings of:
   00
   01
@W: CL279 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":62:2:62:7|Pruning register bits 15 to 8 of x[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL153 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":30:31:30:34|*Unassigned bits of data[7:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":32:6:32:7|*Unassigned bits of wr are referenced and tied to 0 -- simulation mismatch possible.
@N: CL201 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv":72:4:72:9|Trying to extract state machine for register state.
@W: CL305 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Register bit state[2] is always 0.
@W: CL260 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Pruning register bit 2 of state[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":21:22:21:24|Input i_k is unused.
@N: CL159 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":22:22:22:24|Input i_N is unused.
@N: CL159 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":23:22:23:24|Input i_n is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 82MB)


Process completed successfully.
# Wed Jun 12 09:50:09 2024

###########################################################]
@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave.vhd":48:7:48:15|Top entity is set to spi_slave.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!
@N: Setting default value for generic data_size to 8;
@N: CD630 :"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave.vhd":48:7:48:15|Synthesizing work.spi_slave.rtl_arch.
Post processing for work.spi_slave.rtl_arch
@W: CL246 :"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave.vhd":55:8:55:13|Input port bits 15 to 8 of i_data(15 downto 0) are unused. Assign logic for all port bits or change the input port size.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Wed Jun 12 09:50:10 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synwork\icecube_DFT_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 12 09:50:10 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 12 09:50:10 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synwork\icecube_DFT_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 12 09:50:11 2024

###########################################################]
Pre-mapping Report

# Wed Jun 12 09:50:11 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT_scck.rpt 
Printing clock  summary report in "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: BN115 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":43:5:43:14|Removing instance multiplier (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) of type view:work.multiplier_16s(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":229:8:229:9|Removing sequential instance rx_shift_data_neg_sclk_i[7:0] (in view: work.work_spi_slave_rtl_arch_8_1_DATA_SIZE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":419:8:419:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.work_spi_slave_rtl_arch_8_1_DATA_SIZE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":497:8:497:9|Removing sequential instance tx_error_i (in view: work.work_spi_slave_rtl_arch_8_1_DATA_SIZE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":307:8:307:9|Removing sequential instance rx_error_i (in view: work.work_spi_slave_rtl_arch_8_1_DATA_SIZE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance a[15:0] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_spi.sv":62:2:62:7|Removing sequential instance x[7:0] (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock                            Clock                   Clock
Clock                         Frequency     Period        Type                             Group                   Load 
------------------------------------------------------------------------------------------------------------------------
top|i_ref_clk                 100.0 MHz     10.000        inferred                         Inferred_clkgroup_0     0    
top|i_sclk                    100.0 MHz     10.000        inferred                         Inferred_clkgroup_1     37   
top|sys_clk_derived_clock     30.0 MHz      33.333        derived (from top|i_ref_clk)     Inferred_clkgroup_0     125  
========================================================================================================================

@W: MT529 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":206:8:206:9|Found inferred clock top|i_sclk which controls 37 sequential elements including DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Encoding state machine state[1:0] (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_spi.sv":62:2:62:7|There are no possible illegal states for state machine state[1:0] (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 12 09:50:11 2024

###########################################################]
Map & Optimize Report

# Wed Jun 12 09:50:11 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":364:8:364:9|Removing sequential instance miso_01_i (in view: work.work_spi_slave_rtl_arch_8_1_DATA_SIZE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":419:8:419:9|Removing sequential instance UUT.spi_slave_u1.tx_data_count_pos_sclk_i[5:0] (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":398:8:398:9|Removing sequential instance UUT.spi_slave_u1.tx_data_count_neg_sclk_i[5:0] (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":456:8:456:9|Removing sequential instance UUT.spi_slave_u1.tx_done_reg2_i (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":456:8:456:9|Removing sequential instance UUT.spi_slave_u1.tx_done_reg1_i (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":478:1:478:2|Removing sequential instance UUT.spi_slave_u1.tx_ready_i (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":398:8:398:9|Removing sequential instance UUT.spi_slave_u1.tx_done_neg_sclk_i (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":456:8:456:9|Removing sequential instance UUT.spi_slave_u1.tx_done_reg3_i (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft.sv":72:4:72:9|Removing sequential instance DFT.DFT.o_X[0][1][15:0] because it is equivalent to instance DFT.DFT.o_X[0][0][15:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[1:0] (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_spi.sv":62:2:62:7|There are no possible illegal states for state machine state[1:0] (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Removing instance o_X[0][0][15] because it is equivalent to instance o_X[0][0][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Removing instance o_X[0][0][14] because it is equivalent to instance o_X[0][0][13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Removing instance o_X[0][0][13] because it is equivalent to instance o_X[0][0][12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Removing instance o_X[0][0][12] because it is equivalent to instance o_X[0][0][11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Removing instance o_X[0][0][11] because it is equivalent to instance o_X[0][0][10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Removing instance o_X[0][0][9] because it is equivalent to instance o_X[0][0][10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Removing instance o_X[0][0][8] because it is equivalent to instance o_X[0][0][10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Removing instance o_X[0][0][7] because it is equivalent to instance o_X[0][0][10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Removing instance o_X[0][0][6] because it is equivalent to instance o_X[0][0][10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":156:8:156:9|Removing sequential instance DFT.UUT.spi_slave_u1.rxdata_reg_i[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":156:8:156:9|Boundary register DFT.UUT.spi_slave_u1.rxdata_reg_i[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":156:8:156:9|Removing sequential instance DFT.UUT.spi_slave_u1.rxdata_reg_i[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":156:8:156:9|Boundary register DFT.UUT.spi_slave_u1.rxdata_reg_i[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":156:8:156:9|Removing sequential instance DFT.UUT.spi_slave_u1.rxdata_reg_i[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":156:8:156:9|Boundary register DFT.UUT.spi_slave_u1.rxdata_reg_i[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":156:8:156:9|Removing sequential instance DFT.UUT.spi_slave_u1.rxdata_reg_i[3] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":156:8:156:9|Boundary register DFT.UUT.spi_slave_u1.rxdata_reg_i[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":156:8:156:9|Removing sequential instance DFT.UUT.spi_slave_u1.rxdata_reg_i[4] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":156:8:156:9|Boundary register DFT.UUT.spi_slave_u1.rxdata_reg_i[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":156:8:156:9|Removing sequential instance DFT.UUT.spi_slave_u1.rxdata_reg_i[5] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":156:8:156:9|Boundary register DFT.UUT.spi_slave_u1.rxdata_reg_i[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":156:8:156:9|Removing sequential instance DFT.UUT.spi_slave_u1.rxdata_reg_i[6] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":156:8:156:9|Boundary register DFT.UUT.spi_slave_u1.rxdata_reg_i[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":156:8:156:9|Removing sequential instance DFT.UUT.spi_slave_u1.rxdata_reg_i[7] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":156:8:156:9|Boundary register DFT.UUT.spi_slave_u1.rxdata_reg_i[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Removing sequential instance o_X\[0\]\[0\][0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Boundary register o_X\[0\]\[0\][0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":191:8:191:9|Removing sequential instance DFT.UUT.spi_slave_u1.rx_shift_data_pos_sclk_i[7] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":191:8:191:9|Boundary register DFT.UUT.spi_slave_u1.rx_shift_data_pos_sclk_i[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":191:8:191:9|Removing sequential instance DFT.UUT.spi_slave_u1.rx_shift_data_pos_sclk_i[6] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":191:8:191:9|Boundary register DFT.UUT.spi_slave_u1.rx_shift_data_pos_sclk_i[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":191:8:191:9|Removing sequential instance DFT.UUT.spi_slave_u1.rx_shift_data_pos_sclk_i[5] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":191:8:191:9|Boundary register DFT.UUT.spi_slave_u1.rx_shift_data_pos_sclk_i[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":191:8:191:9|Removing sequential instance DFT.UUT.spi_slave_u1.rx_shift_data_pos_sclk_i[4] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":191:8:191:9|Boundary register DFT.UUT.spi_slave_u1.rx_shift_data_pos_sclk_i[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":191:8:191:9|Removing sequential instance DFT.UUT.spi_slave_u1.rx_shift_data_pos_sclk_i[3] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":191:8:191:9|Boundary register DFT.UUT.spi_slave_u1.rx_shift_data_pos_sclk_i[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":191:8:191:9|Removing sequential instance DFT.UUT.spi_slave_u1.rx_shift_data_pos_sclk_i[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":191:8:191:9|Boundary register DFT.UUT.spi_slave_u1.rx_shift_data_pos_sclk_i[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":191:8:191:9|Removing sequential instance DFT.UUT.spi_slave_u1.rx_shift_data_pos_sclk_i[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":191:8:191:9|Boundary register DFT.UUT.spi_slave_u1.rx_shift_data_pos_sclk_i[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":191:8:191:9|Removing sequential instance DFT.UUT.spi_slave_u1.rx_shift_data_pos_sclk_i[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":191:8:191:9|Boundary register DFT.UUT.spi_slave_u1.rx_shift_data_pos_sclk_i[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     5.53ns		 100 /        63
@N: FX1017 :|SB_GB inserted on the net sys_clk.
@N: FX1016 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":19:39:19:44|SB_GB_IO inserted on the port i_sclk.
@N: FX1017 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_spi.sv":62:2:62:7|SB_GB inserted on the net un1_DFT_2.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 48 clock pin(s) of sequential element(s)
0 instances converted, 48 sequential instances remain driven by gated/generated clocks

============================================= Non-Gated/Non-Generated Clocks =============================================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance                                 
--------------------------------------------------------------------------------------------------------------------------
@K:CKID0002       i_sclk_ibuf_gb_io     SB_GB_IO               15         DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[2]
==========================================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          48         DFT.SPI_rst         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synwork\icecube_DFT_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)

@W: MT420 |Found inferred clock top|i_ref_clk with period 10.00ns. Please declare a user-defined clock on object "p:i_ref_clk"
@W: MT420 |Found inferred clock top|i_sclk with period 10.00ns. Please declare a user-defined clock on object "p:i_sclk"
@N: MT615 |Found clock top|sys_clk_derived_clock with period 33.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 12 09:50:12 2024
#


Top view:               top
Requested Frequency:    30.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 2.209

                              Requested     Estimated     Requested     Estimated                 Clock                            Clock              
Starting Clock                Frequency     Frequency     Period        Period        Slack       Type                             Group              
------------------------------------------------------------------------------------------------------------------------------------------------------
top|i_ref_clk                 100.0 MHz     NA            10.000        NA            DCM/PLL     inferred                         Inferred_clkgroup_0
top|i_sclk                    100.0 MHz     128.4 MHz     10.000        7.790         2.209       inferred                         Inferred_clkgroup_1
top|sys_clk_derived_clock     30.0 MHz      86.7 MHz      33.333        11.535        12.407      derived (from top|i_ref_clk)     Inferred_clkgroup_0
======================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------
top|i_sclk                 top|i_sclk                 |  10.000      2.210   |  10.000      2.294   |  No paths    -       |  No paths    -    
top|i_sclk                 top|sys_clk_derived_clock  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -    
top|sys_clk_derived_clock  top|sys_clk_derived_clock  |  33.333      29.133  |  33.333      21.798  |  16.537      12.407  |  No paths    -    
===============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|i_sclk
====================================



Starting Points with Worst Slack
********************************

                                                     Starting                                                            Arrival          
Instance                                             Reference      Type         Pin     Net                             Time        Slack
                                                     Clock                                                                                
------------------------------------------------------------------------------------------------------------------------------------------
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[0]     top|i_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[0]     0.540       2.209
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[1]     top|i_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[1]     0.540       2.259
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[2]     top|i_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[2]     0.540       2.280
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[1]     top|i_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[1]     0.540       2.294
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[0]     top|i_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[0]     0.540       2.301
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[2]     top|i_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[2]     0.540       2.301
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[3]     top|i_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[3]     0.540       2.329
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[3]     top|i_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[3]     0.540       2.350
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[4]     top|i_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[4]     0.540       2.350
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[4]     top|i_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[4]     0.540       2.371
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                     Starting                                                                Required          
Instance                                             Reference      Type         Pin     Net                                 Time         Slack
                                                     Clock                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[3]     top|i_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[3]     9.895        2.209
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[4]     top|i_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[4]     9.895        2.231
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[4]     top|i_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[4]     9.895        2.294
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[5]     top|i_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[5]     9.895        2.294
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[1]     top|i_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_2[1]       9.895        2.357
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[2]     top|i_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_2[2]       9.895        2.357
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[3]     top|i_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[3]     9.895        2.357
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[5]     top|i_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[5]     9.895        2.357
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[2]     top|i_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_4[2]       9.895        3.980
DFT.UUT.spi_slave_u1.rx_done_neg_sclk_i              top|i_sclk     SB_DFFNR     D       rx_done_neg_sclk_i_0                9.895        3.980
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.895

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.210

    Number of logic level(s):                3
    Starting point:                          DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[0] / Q
    Ending point:                            DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[3] / D
    The start point is clocked by            top|i_sclk [rising] on pin C
    The end   point is clocked by            top|i_sclk [rising] on pin C

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                          Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[0]              SB_DFFR     Q        Out     0.540     0.540       -         
rx_data_count_pos_sclk_i[0]                                   Net         -        -       1.599     -           3         
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i_RNIJRGE[1]      SB_LUT4     I0       In      -         2.139       -         
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i_RNIJRGE[1]      SB_LUT4     O        Out     0.449     2.588       -         
un23_i_ssn_1                                                  Net         -        -       1.371     -           3         
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i_RNI3EBT1[2]     SB_LUT4     I0       In      -         3.959       -         
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i_RNI3EBT1[2]     SB_LUT4     O        Out     0.449     4.408       -         
un1_rx_data_count_pos_sclk_i_c3                               Net         -        -       1.371     -           3         
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i_RNO[3]          SB_LUT4     I1       In      -         5.779       -         
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i_RNO[3]          SB_LUT4     O        Out     0.400     6.178       -         
rx_data_count_pos_sclk_i_RNO[3]                               Net         -        -       1.507     -           1         
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[3]              SB_DFFR     D        In      -         7.685       -         
===========================================================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|sys_clk_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                                               Arrival           
Instance                            Reference                     Type          Pin     Net                Time        Slack 
                                    Clock                                                                                    
-----------------------------------------------------------------------------------------------------------------------------
DFT.UUT.spi_slave_u1.rx_ready_i     top|sys_clk_derived_clock     SB_DFFR       Q       rx_ready_i         0.540       12.407
DFT.DFT.bin_counter[0]              top|sys_clk_derived_clock     SB_DFFNSR     Q       bin_counter[0]     0.540       21.798
DFT.DFT.bin_counter[1]              top|sys_clk_derived_clock     SB_DFFNSR     Q       bin_counter[1]     0.540       21.847
DFT.DFT.bin_counter[4]              top|sys_clk_derived_clock     SB_DFFNSR     Q       bin_counter[4]     0.540       21.847
DFT.DFT.bin_counter[2]              top|sys_clk_derived_clock     SB_DFFNSR     Q       bin_counter[2]     0.540       21.868
DFT.DFT.bin_counter[8]              top|sys_clk_derived_clock     SB_DFFNSR     Q       bin_counter[8]     0.540       21.868
DFT.DFT.bin_counter[5]              top|sys_clk_derived_clock     SB_DFFNSR     Q       bin_counter[5]     0.540       21.896
DFT.DFT.bin_counter[6]              top|sys_clk_derived_clock     SB_DFFNSR     Q       bin_counter[6]     0.540       21.917
DFT.DFT.bin_counter[9]              top|sys_clk_derived_clock     SB_DFFNSR     Q       bin_counter[9]     0.540       21.917
DFT.DFT.bin_counter[3]              top|sys_clk_derived_clock     SB_DFFNSR     Q       bin_counter[3]     0.540       21.931
=============================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                                    Required           
Instance                    Reference                     Type          Pin     Net                     Time         Slack 
                            Clock                                                                                          
---------------------------------------------------------------------------------------------------------------------------
DFT.DFT_wr                  top|sys_clk_derived_clock     SB_DFFNSR     D       DFT_wr_1                16.431       12.407
DFT.SPI_rst                 top|sys_clk_derived_clock     SB_DFFN       D       SPI_rst_0               16.431       12.407
DFT.state[0]                top|sys_clk_derived_clock     SB_DFFN       D       state_nsss[0]           16.431       12.407
DFT.DFT.n[15]               top|sys_clk_derived_clock     SB_DFFNSR     D       n_RNO[15]               33.228       21.798
DFT.DFT.bin_counter[15]     top|sys_clk_derived_clock     SB_DFFNSR     D       bin_counter_RNO[15]     33.228       21.847
DFT.DFT.n[14]               top|sys_clk_derived_clock     SB_DFFNSR     D       n_RNO[14]               33.228       21.938
DFT.DFT.bin_counter[14]     top|sys_clk_derived_clock     SB_DFFNSR     D       bin_counter_RNO[14]     33.228       21.987
DFT.DFT.singleBin_wr        top|sys_clk_derived_clock     SB_DFFNSS     D       singleBin_wr_0          33.228       22.036
DFT.DFT.n[13]               top|sys_clk_derived_clock     SB_DFFNSR     D       n_RNO[13]               33.228       22.078
DFT.DFT.bin_counter[13]     top|sys_clk_derived_clock     SB_DFFNSR     D       bin_counter_RNO[13]     33.228       22.127
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      16.537
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.431

    - Propagation time:                      4.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 12.407

    Number of logic level(s):                1
    Starting point:                          DFT.UUT.spi_slave_u1.rx_ready_i / Q
    Ending point:                            DFT.DFT_wr / D
    The start point is clocked by            top|sys_clk_derived_clock [rising] on pin C
    The end   point is clocked by            top|sys_clk_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
DFT.UUT.spi_slave_u1.rx_ready_i     SB_DFFR       Q        Out     0.540     0.540       -         
rx_ready_i                          Net           -        -       1.599     -           4         
DFT.DFT_wr_RNO                      SB_LUT4       I2       In      -         2.139       -         
DFT.DFT_wr_RNO                      SB_LUT4       O        Out     0.379     2.518       -         
DFT_wr_1                            Net           -        -       1.507     -           1         
DFT.DFT_wr                          SB_DFFNSR     D        In      -         4.025       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.130 is 1.024(24.8%) logic and 3.106(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             5 uses
SB_CARRY        30 uses
SB_DFFN         8 uses
SB_DFFNE        2 uses
SB_DFFNR        7 uses
SB_DFFNS        1 use
SB_DFFNSR       33 uses
SB_DFFNSS       1 use
SB_DFFR         11 uses
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             5 uses
SB_LUT4         94 uses

I/O ports: 39
I/O primitives: 38
SB_GB_IO       1 use
SB_IO          37 uses

I/O Register bits:                  0
Register bits not including I/Os:   63 (0%)
Total load per clock:
   top|i_ref_clk: 1
   top|i_sclk: 1
   top|sys_clk_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 94 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 94 = 94 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 12 09:50:12 2024

###########################################################]


Synthesis exit by 0.
Current Implementation icecube_DFT_Implmnt its sbt path: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "icecube_DFT_syn.prj" -log "icecube_DFT_Implmnt/icecube_DFT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of icecube_DFT_Implmnt/icecube_DFT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: KHOINKIDINKCK

# Wed Jun 12 09:50:32 2024

#Implementation: icecube_DFT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave.vhd":48:7:48:15|Top entity is set to spi_slave.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Wed Jun 12 09:50:32 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:: Running Verilog Compiler in System Verilog mode
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\coeftabl.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin_e.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)


Process completed successfully.
# Wed Jun 12 09:50:32 2024

###########################################################]
@N:: Running Verilog Compiler in System Verilog mode
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\coeftabl.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin_e.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v" (library work)
Verilog syntax check successful!
File C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv changed - recompiling
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv":1:7:1:16|Synthesizing module multiplier in library work.

	WIDTH=32'b00000000000000000000000000010000
   Generated name = multiplier_16s

@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":1:7:1:19|Synthesizing module DFT_singleBin in library work.

	WIDTH=32'b00000000000000000000000000010000
	N_MAX=32'b00000000000000000000010000000000
	LOG_N_MAX=32'b00000000000000000000000000001010
	FRAC_BITS=32'b00000000000000000000000000000110
	READY=32'b00000000000000000000000000000000
	MULTIPLY1=32'b00000000000000000000000000000001
	MULTIPLY2=32'b00000000000000000000000000000010
	DONE=32'b00000000000000000000000000000011
   Generated name = DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s

@W: CG532 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":50:1:50:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL265 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Removing unused bit 31 of index[31:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv":1:7:1:9|Synthesizing module DFT in library work.

	WIDTH=32'b00000000000000000000000000010000
	BIN_NUM=32'b00000000000000000000000000000001
	N_MAX=32'b00000000000000000000010000000000
	LOG_N_MAX=32'b00000000000000000000000000001010
	FRAC_BITS=32'b00000000000000000000000000000110
	READY=32'b00000000000000000000000000000000
	WAIT=32'b00000000000000000000000000000001
	CHECK=32'b00000000000000000000000000000010
	DONE=32'b00000000000000000000000000000011
	RESET=32'b00000000000000000000000000000100
   Generated name = DFT_16s_1s_1024s_10s_6s_0s_1s_2s_3s_4s

@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v":58:7:58:19|Synthesizing module SPI_Slave_top in library work.

	wgnd=1'b0
	wvcc=1'b1
	DATA_SIZE=32'b00000000000000000000000000001000
   Generated name = SPI_Slave_top_0_1_8s

@N: CG794 :"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v":114:4:114:15|Using module spi_slave from library work
@W: CG360 :"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v":105:18:105:23|Removing wire miso_i, as there is no assignment to it.
@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":1:7:1:13|Synthesizing module DFT_SPI in library work.

	SPI_WIDTH=32'b00000000000000000000000000001000
	DFT_WIDTH=32'b00000000000000000000000000010000
	BIN_NUM=32'b00000000000000000000000000000001
	N_MAX=32'b00000000000000000000010000000000
	LOG_N_MAX=32'b00000000000000000000000000001010
	FRAC_BITS=32'b00000000000000000000000000000110
	READ=32'b00000000000000000000000000000000
	RESET=32'b00000000000000000000000000000001
	WAIT=32'b00000000000000000000000000000010
   Generated name = DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s

@W: CS263 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":125:14:125:17|Port-width mismatch for port i_data. The port definition is 16 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":128:14:128:21|Port-width mismatch for port o_data. The port definition is 16 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":30:31:30:34|Object data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":32:6:32:7|Object wr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":45:13:45:21|Removing wire DFT_state, as there is no assignment to it.
@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv":1:7:1:9|Synthesizing module top in library work.

@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv":52:5:52:7|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv":52:5:52:7|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv":52:5:52:7|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv":52:5:52:7|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv":52:5:52:7|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL138 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":62:2:62:7|Removing register 'lsb_first' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":62:2:62:7|Removing register 'rd' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":62:2:62:7|Removing register 'k_0_' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":62:2:62:7|Register bit cpha is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":62:2:62:7|Register bit cpol is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":62:2:62:7|Register bit csn is always 1.
@N: CL201 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":62:2:62:7|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 2 reachable states with original encodings of:
   00
   01
@W: CL279 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":62:2:62:7|Pruning register bits 15 to 8 of x[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL153 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":30:31:30:34|*Unassigned bits of data[7:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":32:6:32:7|*Unassigned bits of wr are referenced and tied to 0 -- simulation mismatch possible.
@N: CL201 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv":72:4:72:9|Trying to extract state machine for register state.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Register bit state[2] is always 0.
@W: CL260 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Pruning register bit 2 of state[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 77MB peak: 82MB)


Process completed successfully.
# Wed Jun 12 09:50:33 2024

###########################################################]
@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave.vhd":48:7:48:15|Top entity is set to spi_slave.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!
@N: Setting default value for generic data_size to 8;
@N: CD630 :"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave.vhd":48:7:48:15|Synthesizing work.spi_slave.rtl_arch.
Post processing for work.spi_slave.rtl_arch
@W: CL246 :"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave.vhd":55:8:55:13|Input port bits 15 to 8 of i_data(15 downto 0) are unused. Assign logic for all port bits or change the input port size.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Wed Jun 12 09:50:33 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synwork\icecube_DFT_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 12 09:50:33 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 12 09:50:33 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synwork\icecube_DFT_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 12 09:50:35 2024

###########################################################]
Pre-mapping Report

# Wed Jun 12 09:50:35 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT_scck.rpt 
Printing clock  summary report in "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)

@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":229:8:229:9|Removing sequential instance rx_shift_data_neg_sclk_i[7:0] (in view: work.work_spi_slave_rtl_arch_8_1_DATA_SIZE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":419:8:419:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.work_spi_slave_rtl_arch_8_1_DATA_SIZE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":497:8:497:9|Removing sequential instance tx_error_i (in view: work.work_spi_slave_rtl_arch_8_1_DATA_SIZE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":307:8:307:9|Removing sequential instance rx_error_i (in view: work.work_spi_slave_rtl_arch_8_1_DATA_SIZE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock                            Clock                   Clock
Clock                         Frequency     Period        Type                             Group                   Load 
------------------------------------------------------------------------------------------------------------------------
top|i_ref_clk                 100.0 MHz     10.000        inferred                         Inferred_clkgroup_0     0    
top|i_sclk                    100.0 MHz     10.000        inferred                         Inferred_clkgroup_1     37   
top|sys_clk_derived_clock     30.0 MHz      33.333        derived (from top|i_ref_clk)     Inferred_clkgroup_0     207  
========================================================================================================================

@W: MT529 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":206:8:206:9|Found inferred clock top|i_sclk which controls 37 sequential elements including DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[1:0] (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_spi.sv":62:2:62:7|There are no possible illegal states for state machine state[1:0] (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 12 09:50:35 2024

###########################################################]
Map & Optimize Report

# Wed Jun 12 09:50:35 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":364:8:364:9|Removing sequential instance miso_01_i (in view: work.work_spi_slave_rtl_arch_8_1_DATA_SIZE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":419:8:419:9|Removing sequential instance UUT.spi_slave_u1.tx_data_count_pos_sclk_i[5:0] (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":398:8:398:9|Removing sequential instance UUT.spi_slave_u1.tx_data_count_neg_sclk_i[5:0] (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":456:8:456:9|Removing sequential instance UUT.spi_slave_u1.tx_done_reg2_i (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":456:8:456:9|Removing sequential instance UUT.spi_slave_u1.tx_done_reg1_i (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":478:1:478:2|Removing sequential instance UUT.spi_slave_u1.tx_ready_i (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":398:8:398:9|Removing sequential instance UUT.spi_slave_u1.tx_done_neg_sclk_i (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":456:8:456:9|Removing sequential instance UUT.spi_slave_u1.tx_done_reg3_i (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Encoding state machine state[1:0] (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_spi.sv":62:2:62:7|There are no possible illegal states for state machine state[1:0] (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)); safe FSM implementation is not required.
@N: MF180 :"c:\users\richa\documents\fpga-closed-loop\dft\multiplier.sv":13:18:13:27|Generating type smult multiplier 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.DFT.DFT_singleBin.a[13] because it is equivalent to instance DFT.DFT.DFT_singleBin.a[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.DFT.DFT_singleBin.a[9] because it is equivalent to instance DFT.DFT.DFT_singleBin.a[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.DFT.DFT_singleBin.a[7] because it is equivalent to instance DFT.DFT.DFT_singleBin.a[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.DFT.DFT_singleBin.a[8] because it is equivalent to instance DFT.DFT.DFT_singleBin.a[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.DFT.DFT_singleBin.a[11] because it is equivalent to instance DFT.DFT.DFT_singleBin.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.DFT.DFT_singleBin.a[12] because it is equivalent to instance DFT.DFT.DFT_singleBin.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.DFT.DFT_singleBin.a[14] because it is equivalent to instance DFT.DFT.DFT_singleBin.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.DFT.DFT_singleBin.a[15] because it is equivalent to instance DFT.DFT.DFT_singleBin.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Removing instance o_X[0][0][15] because it is equivalent to instance o_X[0][0][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Removing instance o_X[0][0][14] because it is equivalent to instance o_X[0][0][13]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 144MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 144MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 144MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 144MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 144MB)

@W: MF854 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":76:20:76:40|ROM instance DFT.DFT.DFT_singleBin.b_3[15:0] (in view: work.top(verilog)) too small; decomposing to logic.
@N: MO106 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":76:20:76:40|Found ROM .delname. (in view: work.top(verilog)) with 1 words by 16 bits.
@W: MF854 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":71:20:71:36|ROM instance DFT.DFT.DFT_singleBin.b_2[15:0] (in view: work.top(verilog)) too small; decomposing to logic.
@N: MO106 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":71:20:71:36|Found ROM .delname. (in view: work.top(verilog)) with 1 words by 16 bits.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance DFT.DFT.DFT_singleBin.b[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance DFT.DFT.DFT_singleBin.o_X_0_[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance DFT.DFT.DFT_singleBin.o_X_0_[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance DFT.DFT.DFT_singleBin.o_X_1_[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance DFT.DFT.DFT_singleBin.o_X_1_[1] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 144MB)

@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft.sv":72:4:72:9|Removing sequential instance DFT.DFT.o_X\[0\]\[0\][1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft.sv":72:4:72:9|Removing sequential instance DFT.DFT.o_X\[0\]\[1\][1] (in view: work.top(verilog)) because it does not drive other instances.

Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 144MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     4.13ns		 197 /       172
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Boundary register o_X\[0\]\[0\][10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Boundary register o_X\[0\]\[0\][8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Boundary register o_X\[0\]\[0\][7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Boundary register o_X\[0\]\[0\][6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Boundary register o_X\[0\]\[0\][5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Boundary register o_X\[0\]\[0\][4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Boundary register o_X\[0\]\[0\][3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Boundary register o_X\[0\]\[0\][2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Boundary register o_X\[0\]\[0\][1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Boundary register o_X\[0\]\[0\][0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Boundary register o_X\[0\]\[1\][10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Boundary register o_X\[0\]\[1\][8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Boundary register o_X\[0\]\[1\][7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Boundary register o_X\[0\]\[1\][6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Boundary register o_X\[0\]\[1\][5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Boundary register o_X\[0\]\[1\][4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Boundary register o_X\[0\]\[1\][3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Boundary register o_X\[0\]\[1\][2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Boundary register o_X\[0\]\[1\][1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":60:1:60:6|Boundary register o_X\[0\]\[1\][0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :|SB_GB inserted on the net sys_clk.
@N: FX1016 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":19:39:19:44|SB_GB_IO inserted on the port i_sclk.
@N: FX1017 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_spi.sv":62:2:62:7|SB_GB inserted on the net un1_DFT_2.
@N: FX1017 :"c:\users\richa\documents\fpga-closed-loop\dft\dft.sv":72:4:72:9|SB_GB inserted on the net DFT.DFT.singleBin_reset.
@N: FX1017 :|SB_GB inserted on the net N_22_i.
@N: FX1017 :|SB_GB inserted on the net i_rst_c_i.
@N: FX1017 :|SB_GB inserted on the net o_done_c_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 144MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 144MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 149 clock pin(s) of sequential element(s)
0 instances converted, 149 sequential instances remain driven by gated/generated clocks

============================================= Non-Gated/Non-Generated Clocks =============================================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance                                 
--------------------------------------------------------------------------------------------------------------------------
@K:CKID0002       i_sclk_ibuf_gb_io     SB_GB_IO               23         DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[2]
==========================================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          149        DFT.SPI_rst         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 144MB)

Writing Analyst data base C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synwork\icecube_DFT_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 144MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 144MB)

@W: MT420 |Found inferred clock top|i_ref_clk with period 10.00ns. Please declare a user-defined clock on object "p:i_ref_clk"
@W: MT420 |Found inferred clock top|i_sclk with period 10.00ns. Please declare a user-defined clock on object "p:i_sclk"
@N: MT615 |Found clock top|sys_clk_derived_clock with period 33.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 12 09:50:36 2024
#


Top view:               top
Requested Frequency:    30.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.453

                              Requested     Estimated     Requested     Estimated                 Clock                            Clock              
Starting Clock                Frequency     Frequency     Period        Period        Slack       Type                             Group              
------------------------------------------------------------------------------------------------------------------------------------------------------
top|i_ref_clk                 100.0 MHz     NA            10.000        NA            DCM/PLL     inferred                         Inferred_clkgroup_0
top|i_sclk                    100.0 MHz     104.7 MHz     10.000        9.547         0.453       inferred                         Inferred_clkgroup_1
top|sys_clk_derived_clock     30.0 MHz      59.9 MHz      33.333        16.693        12.407      derived (from top|i_ref_clk)     Inferred_clkgroup_0
======================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------
top|i_sclk                 top|i_sclk                 |  10.000      0.453   |  10.000      2.294   |  No paths    -       |  No paths    -    
top|i_sclk                 top|sys_clk_derived_clock  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -    
top|sys_clk_derived_clock  top|sys_clk_derived_clock  |  33.333      29.133  |  33.333      16.640  |  16.537      12.407  |  No paths    -    
===============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|i_sclk
====================================



Starting Points with Worst Slack
********************************

                                                     Starting                                                            Arrival          
Instance                                             Reference      Type         Pin     Net                             Time        Slack
                                                     Clock                                                                                
------------------------------------------------------------------------------------------------------------------------------------------
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[0]     top|i_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[0]     0.540       0.453
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[1]     top|i_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[1]     0.540       0.502
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[2]     top|i_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[2]     0.540       0.502
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[4]     top|i_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[4]     0.540       0.530
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[1]     top|i_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[1]     0.540       2.294
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[0]     top|i_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[0]     0.540       2.301
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[2]     top|i_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[2]     0.540       2.301
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[3]     top|i_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[3]     0.540       2.308
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[3]     top|i_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[3]     0.540       2.350
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[4]     top|i_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[4]     0.540       2.371
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                     Starting                                                                Required          
Instance                                             Reference      Type         Pin     Net                                 Time         Slack
                                                     Clock                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[3]     top|i_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[3]     9.895        0.453
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[4]     top|i_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[4]     9.895        0.474
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[5]     top|i_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[5]     9.895        0.537
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[4]     top|i_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[4]     9.895        2.294
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[1]     top|i_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_2[1]       9.895        2.357
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[2]     top|i_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_2[2]       9.895        2.357
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[3]     top|i_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[3]     9.895        2.357
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[5]     top|i_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[5]     9.895        2.357
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[2]     top|i_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_4[2]       9.895        3.980
DFT.UUT.spi_slave_u1.rx_done_neg_sclk_i              top|i_sclk     SB_DFFNR     D       rx_done_neg_sclk_i_0                9.895        3.980
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.895

    - Propagation time:                      9.442
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.453

    Number of logic level(s):                4
    Starting point:                          DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[0] / Q
    Ending point:                            DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[3] / D
    The start point is clocked by            top|i_sclk [rising] on pin C
    The end   point is clocked by            top|i_sclk [rising] on pin C

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                          Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[0]              SB_DFFR     Q        Out     0.540     0.540       -         
rx_data_count_pos_sclk_i[0]                                   Net         -        -       1.599     -           3         
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i_RNIJRGE[1]      SB_LUT4     I0       In      -         2.139       -         
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i_RNIJRGE[1]      SB_LUT4     O        Out     0.449     2.588       -         
un23_i_ssn_1                                                  Net         -        -       1.371     -           3         
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i_RNI5VIB1[5]     SB_LUT4     I0       In      -         3.959       -         
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i_RNI5VIB1[5]     SB_LUT4     O        Out     0.449     4.408       -         
un23_i_ssn                                                    Net         -        -       1.371     -           2         
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i_RNIM9SB2[2]     SB_LUT4     I0       In      -         5.779       -         
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i_RNIM9SB2[2]     SB_LUT4     O        Out     0.386     6.164       -         
un1_rx_data_count_pos_sclk_i_c3                               Net         -        -       1.371     -           3         
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i_RNO[3]          SB_LUT4     I1       In      -         7.535       -         
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i_RNO[3]          SB_LUT4     O        Out     0.400     7.935       -         
rx_data_count_pos_sclk_i_RNO[3]                               Net         -        -       1.507     -           1         
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[3]              SB_DFFR     D        In      -         9.442       -         
===========================================================================================================================
Total path delay (propagation time + setup) of 9.547 is 2.328(24.4%) logic and 7.219(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|sys_clk_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                               Arrival           
Instance                                 Reference                     Type         Pin     Net                 Time        Slack 
                                         Clock                                                                                    
----------------------------------------------------------------------------------------------------------------------------------
DFT.UUT.spi_slave_u1.rx_ready_i          top|sys_clk_derived_clock     SB_DFFR      Q       rx_ready_i          0.540       12.407
DFT.UUT.spi_slave_u1.rxdata_reg_i[0]     top|sys_clk_derived_clock     SB_DFFER     Q       rxdata_reg_i[0]     0.540       13.323
DFT.UUT.spi_slave_u1.rxdata_reg_i[1]     top|sys_clk_derived_clock     SB_DFFER     Q       rxdata_reg_i[1]     0.540       13.323
DFT.UUT.spi_slave_u1.rxdata_reg_i[2]     top|sys_clk_derived_clock     SB_DFFER     Q       rxdata_reg_i[2]     0.540       13.323
DFT.UUT.spi_slave_u1.rxdata_reg_i[3]     top|sys_clk_derived_clock     SB_DFFER     Q       rxdata_reg_i[3]     0.540       13.323
DFT.UUT.spi_slave_u1.rxdata_reg_i[4]     top|sys_clk_derived_clock     SB_DFFER     Q       rxdata_reg_i[4]     0.540       13.323
DFT.UUT.spi_slave_u1.rxdata_reg_i[5]     top|sys_clk_derived_clock     SB_DFFER     Q       rxdata_reg_i[5]     0.540       13.323
DFT.UUT.spi_slave_u1.rxdata_reg_i[6]     top|sys_clk_derived_clock     SB_DFFER     Q       rxdata_reg_i[6]     0.540       13.323
DFT.UUT.spi_slave_u1.rxdata_reg_i[7]     top|sys_clk_derived_clock     SB_DFFER     Q       rxdata_reg_i[7]     0.540       13.323
DFT.DFT.DFT_singleBin.a[0]               top|sys_clk_derived_clock     SB_DFFNE     Q       a[0]                0.540       16.640
==================================================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                              Required           
Instance         Reference                     Type          Pin     Net               Time         Slack 
                 Clock                                                                                    
----------------------------------------------------------------------------------------------------------
DFT.DFT_wr       top|sys_clk_derived_clock     SB_DFFNSR     D       DFT_wr_1          16.431       12.407
DFT.SPI_rst      top|sys_clk_derived_clock     SB_DFFN       D       SPI_rst_0         16.431       12.407
DFT.state[0]     top|sys_clk_derived_clock     SB_DFFN       D       state_nsss[0]     16.431       12.407
DFT.x[0]         top|sys_clk_derived_clock     SB_DFFNE      E       state_nsss[0]     16.537       12.512
DFT.x[1]         top|sys_clk_derived_clock     SB_DFFNE      E       state_nsss[0]     16.537       12.512
DFT.x[2]         top|sys_clk_derived_clock     SB_DFFNE      E       state_nsss[0]     16.537       12.512
DFT.x[3]         top|sys_clk_derived_clock     SB_DFFNE      E       state_nsss[0]     16.537       12.512
DFT.x[4]         top|sys_clk_derived_clock     SB_DFFNE      E       state_nsss[0]     16.537       12.512
DFT.x[5]         top|sys_clk_derived_clock     SB_DFFNE      E       state_nsss[0]     16.537       12.512
DFT.x[6]         top|sys_clk_derived_clock     SB_DFFNE      E       state_nsss[0]     16.537       12.512
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      16.537
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.431

    - Propagation time:                      4.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 12.407

    Number of logic level(s):                1
    Starting point:                          DFT.UUT.spi_slave_u1.rx_ready_i / Q
    Ending point:                            DFT.DFT_wr / D
    The start point is clocked by            top|sys_clk_derived_clock [rising] on pin C
    The end   point is clocked by            top|sys_clk_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
DFT.UUT.spi_slave_u1.rx_ready_i     SB_DFFR       Q        Out     0.540     0.540       -         
rx_ready_i                          Net           -        -       1.599     -           4         
DFT.DFT_wr_RNO                      SB_LUT4       I2       In      -         2.139       -         
DFT.DFT_wr_RNO                      SB_LUT4       O        Out     0.379     2.518       -         
DFT_wr_1                            Net           -        -       1.507     -           1         
DFT.DFT_wr                          SB_DFFNSR     D        In      -         4.025       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.130 is 1.024(24.8%) logic and 3.106(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 144MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             6 uses
SB_CARRY        148 uses
SB_DFFER        17 uses
SB_DFFN         10 uses
SB_DFFNE        17 uses
SB_DFFNESR      50 uses
SB_DFFNR        7 uses
SB_DFFNS        1 use
SB_DFFNSR       59 uses
SB_DFFNSS       1 use
SB_DFFR         10 uses
SB_GB           6 uses
SB_PLL40_CORE   1 use
VCC             6 uses
SB_LUT4         249 uses

I/O ports: 39
I/O primitives: 39
SB_GB_IO       1 use
SB_IO          38 uses

I/O Register bits:                  0
Register bits not including I/Os:   172 (2%)
Total load per clock:
   top|i_ref_clk: 1
   top|i_sclk: 1
   top|sys_clk_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 249 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 249 = 249 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 30MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 12 09:50:36 2024

###########################################################]


Synthesis exit by 0.
Current Implementation icecube_DFT_Implmnt its sbt path: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.edf " "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist" "-pCB132" "-yC:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.edf...
Parsing constraint file: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.scf
sdc_reader OK C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.scf
Stored edif netlist at C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 4 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	249
    Number of DFFs      	:	172
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	148
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	38
    Number of GBIOs     	:	1
    Number of GBs       	:	6
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	59
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	20
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	6
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	46
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	131
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'i_sclk_ibuf_gb_io' is assigned to a non-GB pin 'G11'. Replacing it with SB_IO 'i_sclk_ibuf_gb_io' and SB_GB 'i_sclk_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "i_sclk_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	381
    Number of DFFs      	:	172
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	156

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	117
        LUT, DFF and CARRY	:	55
    Combinational LogicCells
        Only LUT         	:	126
        CARRY Only       	:	18
        LUT with CARRY   	:	83
    LogicCells                  :	399/7680
    PLBs                        :	60/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	39/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.3 (sec)

Final Design Statistics
    Number of LUTs      	:	381
    Number of DFFs      	:	172
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	156
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	39
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	399/7680
    PLBs                        :	100/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	39/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: pll/PLLOUTCORE | Frequency: 74.85 MHz | Target: 30.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: N/A | Target: 30.00 MHz
Clock: top|i_ref_clk | Frequency: N/A | Target: 100.00 MHz
Clock: top|i_sclk | Frequency: 210.69 MHz | Target: 100.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1382
used logic cells: 399
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1382
used logic cells: 399
Translating sdc file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\router --sdf_file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Read device time: 4
I1209: Started routing
I1223: Total Nets : 551 
I1212: Iteration  1 :   119 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "i_sclk_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "i_ref_clk_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "icecube_DFT_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 773 seconds
Current Implementation icecube_DFT_Implmnt its sbt path: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt
icecube_DFT_Implmnt: newer file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.edf " "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist" "-pCB132" "-yC:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.edf...
Parsing constraint file: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning:o_miso doesn't exist in the design netlist.ignoring the set_io_ff command on line 9 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin i_mosi doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin i_sclk doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin i_ss doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin o_miso doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.scf
sdc_reader OK C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.scf
Stored edif netlist at C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test...
Warning: The terminal o_done_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name top_test
Ignore unconnected port:i_ref_clk, when loading IO constraint.
Ignore unconnected port:i_rst, when loading IO constraint.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test --outdir C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test
SDC file             - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for i_rst, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for i_ref_clk, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	33/95
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	33/95
    PLLs                        :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc" --dst_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc" --dst_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc...
Translated sdc file is C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --outdir "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\netlist\oadb-top_test C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc --outdir C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\router --sdf_file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_test
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Read device time: 4
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.v" --vhdl "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/outputs/simulation_netlist\top_test_sbt.vhd" --lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --out-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.v
Writing C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/outputs/simulation_netlist\top_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_test_sbt.sdc" --sdf-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf" --report-file "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\timer\top_test_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_test_sbt.sdc --sdf-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf --report-file C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\timer\top_test_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --device_name iCE40HX8K --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name top_test
Ignore unconnected port:i_ref_clk, when loading IO constraint.
Ignore unconnected port:i_rst, when loading IO constraint.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "icecube_DFT_syn.prj" -log "icecube_DFT_Implmnt/icecube_DFT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of icecube_DFT_Implmnt/icecube_DFT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: KHOINKIDINKCK

# Wed Jun 12 10:13:27 2024

#Implementation: icecube_DFT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave.vhd":48:7:48:15|Top entity is set to spi_slave.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Wed Jun 12 10:13:27 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:: Running Verilog Compiler in System Verilog mode
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\coeftabl.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin_e.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv" (library work)
@E: CS204 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":15:8:15:11|Signal done is missing from port list
1 syntax errors
# Wed Jun 12 10:13:27 2024

###########################################################]
@E::Verilog compiler failed
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 12 10:13:27 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "icecube_DFT_syn.prj" -log "icecube_DFT_Implmnt/icecube_DFT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of icecube_DFT_Implmnt/icecube_DFT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: KHOINKIDINKCK

# Wed Jun 12 10:13:40 2024

#Implementation: icecube_DFT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave.vhd":48:7:48:15|Top entity is set to spi_slave.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Wed Jun 12 10:13:40 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:: Running Verilog Compiler in System Verilog mode
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\coeftabl.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin_e.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)


Process completed successfully.
# Wed Jun 12 10:13:40 2024

###########################################################]
@N:: Running Verilog Compiler in System Verilog mode
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\coeftabl.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin_e.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv" (library work)
Verilog syntax check successful!
File C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv changed - recompiling
@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv":1:7:1:16|Synthesizing module multiplier in library work.

	WIDTH=32'b00000000000000000000000000010000
   Generated name = multiplier_16s

@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":1:7:1:19|Synthesizing module DFT_singleBin in library work.

	WIDTH=32'b00000000000000000000000000010000
	N_MAX=32'b00000000000000000000010000000000
	LOG_N_MAX=32'b00000000000000000000000000001010
	FRAC_BITS=32'b00000000000000000000000000000110
	READY=32'b00000000000000000000000000000000
	MULTIPLY1=32'b00000000000000000000000000000001
	MULTIPLY2=32'b00000000000000000000000000000010
	DONE=32'b00000000000000000000000000000011
   Generated name = DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s

@W: CG532 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":50:1:50:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL265 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Removing unused bit 31 of index[31:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":1:7:1:14|Synthesizing module top_test in library work.

@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":61:5:61:7|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":61:5:61:7|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":61:5:61:7|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":61:5:61:7|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":61:5:61:7|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL138 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Removing register 'k' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Removing register 'n' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit wr is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[15] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[14] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[13] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[12] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[11] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[10] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[9] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[8] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[7] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[6] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[5] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[4] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[3] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[2] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[1] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[0] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Register bit state[2] is always 0.
@W: CL260 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Pruning register bit 2 of state[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 79MB)


Process completed successfully.
# Wed Jun 12 10:13:42 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 12 10:13:42 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 12 10:13:42 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synwork\icecube_DFT_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 12 10:13:43 2024

###########################################################]
# Wed Jun 12 10:13:43 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT_scck.rpt 
Printing clock  summary report in "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                 Clock                   Clock
Clock                              Frequency     Period        Type                                  Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------
top_test|i_ref_clk                 100.0 MHz     10.000        inferred                              Inferred_clkgroup_0     0    
top_test|sys_clk_derived_clock     30.0 MHz      33.333        derived (from top_test|i_ref_clk)     Inferred_clkgroup_0     109  
==================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 12 10:13:43 2024

###########################################################]
# Wed Jun 12 10:13:43 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[15] because it is equivalent to instance DFT.a[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[14] because it is equivalent to instance DFT.a[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[13] because it is equivalent to instance DFT.a[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[12] because it is equivalent to instance DFT.a[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[11] because it is equivalent to instance DFT.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[9] because it is equivalent to instance DFT.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[8] because it is equivalent to instance DFT.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[7] because it is equivalent to instance DFT.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[6] because it is equivalent to instance DFT.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[5] because it is equivalent to instance DFT.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF180 :"c:\users\richa\documents\fpga-closed-loop\dft\multiplier.sv":13:18:13:27|Generating type smult multiplier 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

@W: MF854 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":76:20:76:40|ROM instance DFT.b_3[15:0] (in view: work.top_test(verilog)) too small; decomposing to logic.
@N: MO106 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":76:20:76:40|Found ROM .delname. (in view: work.top_test(verilog)) with 1 words by 16 bits.
@W: MF854 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":71:20:71:36|ROM instance DFT.b_2[15:0] (in view: work.top_test(verilog)) too small; decomposing to logic.
@N: MO106 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":71:20:71:36|Found ROM .delname. (in view: work.top_test(verilog)) with 1 words by 16 bits.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance DFT.b[0] (in view: work.top_test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance DFT.o_X_0_[0] (in view: work.top_test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance DFT.o_X_0_[1] (in view: work.top_test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance DFT.o_X_1_[0] (in view: work.top_test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance DFT.o_X_1_[1] (in view: work.top_test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Removing sequential instance o_X\[1\][0] (in view: work.top_test(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][0] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Removing sequential instance o_X\[1\][1] (in view: work.top_test(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][1] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Removing sequential instance o_X\[0\][0] (in view: work.top_test(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][0] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Removing sequential instance o_X\[0\][1] (in view: work.top_test(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][1] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    28.21ns		  72 /        61
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][15] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][14] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][13] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][12] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][11] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][10] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][9] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][8] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][7] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][6] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][5] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][4] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][3] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][2] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][15] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][14] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][13] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][12] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][11] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][10] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][9] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][8] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][7] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][6] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][5] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][4] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][3] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][2] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :|SB_GB inserted on the net sys_clk.
@N: FX1017 :|SB_GB inserted on the net i_rst_c_i.
@N: FX1017 :|SB_GB inserted on the net done_c_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 61 clock pin(s) of sequential element(s)
0 instances converted, 61 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          61         DFT.o_done          Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 140MB)

Writing Analyst data base C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synwork\icecube_DFT_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 140MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 140MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 140MB)

@W: MT420 |Found inferred clock top_test|i_ref_clk with period 10.00ns. Please declare a user-defined clock on object "p:i_ref_clk"
@N: MT615 |Found clock top_test|sys_clk_derived_clock with period 33.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 12 10:13:44 2024
#


Top view:               top_test
Requested Frequency:    30.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 19.491

                                   Requested     Estimated     Requested     Estimated                 Clock                                 Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                  Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------
top_test|i_ref_clk                 100.0 MHz     NA            10.000        NA            DCM/PLL     inferred                              Inferred_clkgroup_0
top_test|sys_clk_derived_clock     30.0 MHz      72.2 MHz      33.333        13.842        19.491      derived (from top_test|i_ref_clk)     Inferred_clkgroup_0
================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top_test|sys_clk_derived_clock  top_test|sys_clk_derived_clock  |  No paths    -      |  33.333      19.491  |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_test|sys_clk_derived_clock
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                                Arrival           
Instance               Reference                          Type           Pin     Net           Time        Slack 
                       Clock                                                                                     
-----------------------------------------------------------------------------------------------------------------
DFT.a[0]               top_test|sys_clk_derived_clock     SB_DFFN        Q       a[0]          0.540       19.491
DFT.b[6]               top_test|sys_clk_derived_clock     SB_DFFN        Q       b[6]          0.540       20.116
DFT.state[1]           top_test|sys_clk_derived_clock     SB_DFFN        Q       state[1]      0.540       27.313
DFT.state[0]           top_test|sys_clk_derived_clock     SB_DFFN        Q       state[0]      0.540       27.362
DFT.o_done             top_test|sys_clk_derived_clock     SB_DFFN        Q       done_c        0.540       29.203
DFT.o_X_0__nesr[2]     top_test|sys_clk_derived_clock     SB_DFFNESR     Q       X\[0\][2]     0.540       30.120
DFT.o_X_0__nesr[3]     top_test|sys_clk_derived_clock     SB_DFFNESR     Q       X\[0\][3]     0.540       30.120
DFT.o_X_0__nesr[4]     top_test|sys_clk_derived_clock     SB_DFFNESR     Q       X\[0\][4]     0.540       30.120
DFT.o_X_0__nesr[5]     top_test|sys_clk_derived_clock     SB_DFFNESR     Q       X\[0\][5]     0.540       30.120
DFT.o_X_0__nesr[6]     top_test|sys_clk_derived_clock     SB_DFFNESR     Q       X\[0\][6]     0.540       30.120
=================================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                            Required           
Instance                Reference                          Type           Pin     Net       Time         Slack 
                        Clock                                                                                  
---------------------------------------------------------------------------------------------------------------
DFT.o_X_0__nesr[15]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[15]     33.228       19.491
DFT.o_X_1__nesr[15]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[15]     33.228       19.491
DFT.o_X_0__nesr[14]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[14]     33.228       20.470
DFT.o_X_1__nesr[14]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[14]     33.228       20.470
DFT.o_X_0__nesr[13]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[13]     33.228       20.610
DFT.o_X_1__nesr[13]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[13]     33.228       20.610
DFT.o_X_0__nesr[12]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[12]     33.228       20.750
DFT.o_X_1__nesr[12]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[12]     33.228       20.750
DFT.o_X_0__nesr[11]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[11]     33.228       20.890
DFT.o_X_1__nesr[11]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[11]     33.228       20.890
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      33.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         33.228

    - Propagation time:                      13.737
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     19.491

    Number of logic level(s):                12
    Starting point:                          DFT.a[0] / Q
    Ending point:                            DFT.o_X_0__nesr[15] / D
    The start point is clocked by            top_test|sys_clk_derived_clock [falling] on pin C
    The end   point is clocked by            top_test|sys_clk_derived_clock [falling] on pin C

Instance / Net                                                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DFT.a[0]                                                                                                                            SB_DFFN        Q        Out     0.540     0.540       -         
a[0]                                                                                                                                Net            -        -       1.599     -           65        
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_0_0_c_RNO         SB_LUT4        I1       In      -         2.139       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_0_0_c_RNO         SB_LUT4        O        Out     0.400     2.539       -         
regsA_un3_result_cry_0_0_c_RNO_1                                                                                                    Net            -        -       0.905     -           1         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_0_0_c             SB_CARRY       I1       In      -         3.444       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_0_0_c             SB_CARRY       CO       Out     0.229     3.673       -         
mult1_AdderTree2i_bigtree[691]                                                                                                      Net            -        -       0.014     -           3         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_1_0_c             SB_CARRY       CI       In      -         3.687       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_1_0_c             SB_CARRY       CO       Out     0.126     3.813       -         
mult1_AdderTree2i_bigtree[692]                                                                                                      Net            -        -       0.014     -           3         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_2_0_c             SB_CARRY       CI       In      -         3.827       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_2_0_c             SB_CARRY       CO       Out     0.126     3.953       -         
mult1_AdderTree2i_bigtree[693]                                                                                                      Net            -        -       0.014     -           3         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_3_0_c             SB_CARRY       CI       In      -         3.967       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_3_0_c             SB_CARRY       CO       Out     0.126     4.093       -         
mult1_AdderTree2i_bigtree[694]                                                                                                      Net            -        -       0.014     -           3         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_4_0_c             SB_CARRY       CI       In      -         4.107       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_4_0_c             SB_CARRY       CO       Out     0.126     4.233       -         
regsA_un3_result_cry_4_3                                                                                                            Net            -        -       0.386     -           2         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_4_0_c_RNIJ7TP     SB_LUT4        I3       In      -         4.619       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_4_0_c_RNIJ7TP     SB_LUT4        O        Out     0.316     4.935       -         
mult1_AdderTree2i_bigtree[695]                                                                                                      Net            -        -       0.905     -           2         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.2\.m1_forloop_1\.3\.regsA_un3_result_cry_4_c               SB_CARRY       I1       In      -         5.840       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.2\.m1_forloop_1\.3\.regsA_un3_result_cry_4_c               SB_CARRY       CO       Out     0.229     6.069       -         
regsA_un3_result_cry_4                                                                                                              Net            -        -       0.386     -           1         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.2\.m1_forloop_1\.3\.regsA_un3_result_cry_4_c_RNI9M7E       SB_LUT4        I3       In      -         6.455       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.2\.m1_forloop_1\.3\.regsA_un3_result_cry_4_c_RNI9M7E       SB_LUT4        O        Out     0.316     6.771       -         
mult1_AdderTree2i_bigtree[900]                                                                                                      Net            -        -       1.371     -           1         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.7\.regsA_un3_result_cry_1_0_c_RNIV67N     SB_LUT4        I0       In      -         8.142       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.7\.regsA_un3_result_cry_1_0_c_RNIV67N     SB_LUT4        O        Out     0.449     8.590       -         
regsA_un3_result_axb_3                                                                                                              Net            -        -       1.371     -           1         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.3\.m1_forloop_1\.1\.regsA_un3_result_cry_10_c_RNITHMQ2     SB_LUT4        I0       In      -         9.961       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.3\.m1_forloop_1\.1\.regsA_un3_result_cry_10_c_RNITHMQ2     SB_LUT4        O        Out     0.449     10.410      -         
regsA_un3_result_axb_7                                                                                                              Net            -        -       1.371     -           1         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.4\.m1_forloop_1\.1\.regsA_un3_result_cry_6_c_RNIS7913      SB_LUT4        I0       In      -         11.781      -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.4\.m1_forloop_1\.1\.regsA_un3_result_cry_6_c_RNIS7913      SB_LUT4        O        Out     0.449     12.230      -         
x[15]                                                                                                                               Net            -        -       1.507     -           2         
DFT.o_X_0__nesr[15]                                                                                                                 SB_DFFNESR     D        In      -         13.737      -         
====================================================================================================================================================================================================
Total path delay (propagation time + setup) of 13.842 is 3.985(28.8%) logic and 9.857(71.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

---------------------------------------
Resource Usage Report for top_test 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             2 uses
SB_CARRY        92 uses
SB_DFFN         5 uses
SB_DFFNESR      56 uses
SB_GB           3 uses
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         126 uses

I/O ports: 35
I/O primitives: 35
SB_IO          35 uses

I/O Register bits:                  0
Register bits not including I/Os:   61 (0%)
Total load per clock:
   top_test|i_ref_clk: 1
   top_test|sys_clk_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 126 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 126 = 126 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 29MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 12 10:13:44 2024

###########################################################]


Synthesis exit by 0.
Current Implementation icecube_DFT_Implmnt its sbt path: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.edf " "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist" "-pCB132" "-yC:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.edf...
Parsing constraint file: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning:o_miso doesn't exist in the design netlist.ignoring the set_io_ff command on line 9 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin i_mosi doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin i_sclk doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin i_ss doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin o_miso doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.scf
sdc_reader OK C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.scf
Stored edif netlist at C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test...

write Timing Constraint to C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_test

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test --outdir C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test
SDC file             - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	126
    Number of DFFs      	:	61
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	92
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	35
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	32
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	20
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	46
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	100
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	227
    Number of DFFs      	:	61
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	92

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	59
        LUT, DFF and CARRY	:	2
    Combinational LogicCells
        Only LUT         	:	83
        CARRY Only       	:	7
        LUT with CARRY   	:	83
    LogicCells                  :	234/7680
    PLBs                        :	35/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	35/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.0 (sec)

Final Design Statistics
    Number of LUTs      	:	227
    Number of DFFs      	:	61
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	92
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	35
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	234/7680
    PLBs                        :	60/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	35/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: pll/PLLOUTCORE | Frequency: 77.81 MHz | Target: 30.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: N/A | Target: 30.00 MHz
Clock: top_test|i_ref_clk | Frequency: N/A | Target: 100.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc" --dst_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1114
used logic cells: 234
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc" --dst_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1114
used logic cells: 234
Translating sdc file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc...
Translated sdc file is C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --outdir "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\netlist\oadb-top_test C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc --outdir C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\router --sdf_file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_test
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Read device time: 4
I1209: Started routing
I1223: Total Nets : 326 
I1212: Iteration  1 :    74 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.v" --vhdl "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/outputs/simulation_netlist\top_test_sbt.vhd" --lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --out-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.v
Writing C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/outputs/simulation_netlist\top_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_test_sbt.sdc" --sdf-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf" --report-file "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\timer\top_test_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_test_sbt.sdc --sdf-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf --report-file C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\timer\top_test_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "i_ref_clk_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --device_name iCE40HX8K --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.edf " "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist" "-pCB132" "-yC:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.edf...
Parsing constraint file: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning:o_miso doesn't exist in the design netlist.ignoring the set_io_ff command on line 9 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin i_mosi doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin i_sclk doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin i_ss doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin o_miso doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.scf
sdc_reader OK C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.scf
Stored edif netlist at C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test...

write Timing Constraint to C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_test

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name top_test


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.edf " "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist" "-pCB132" "-yC:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.edf...
Parsing constraint file: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning:o_miso doesn't exist in the design netlist.ignoring the set_io_ff command on line 9 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin i_mosi doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin i_sclk doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin i_ss doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin o_miso doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.scf
sdc_reader OK C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.scf
Stored edif netlist at C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test...

write Timing Constraint to C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_test

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test --outdir C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test
SDC file             - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	126
    Number of DFFs      	:	61
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	92
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	35
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	32
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	20
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	46
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	100
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	227
    Number of DFFs      	:	61
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	92

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	59
        LUT, DFF and CARRY	:	2
    Combinational LogicCells
        Only LUT         	:	83
        CARRY Only       	:	7
        LUT with CARRY   	:	83
    LogicCells                  :	234/7680
    PLBs                        :	35/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	35/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.9 (sec)

Final Design Statistics
    Number of LUTs      	:	227
    Number of DFFs      	:	61
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	92
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	35
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	234/7680
    PLBs                        :	60/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	35/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: pll/PLLOUTCORE | Frequency: 77.81 MHz | Target: 30.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: N/A | Target: 30.00 MHz
Clock: top_test|i_ref_clk | Frequency: N/A | Target: 100.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc" --dst_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1114
used logic cells: 234
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc" --dst_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1114
used logic cells: 234
Translating sdc file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc...
Translated sdc file is C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --outdir "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\netlist\oadb-top_test C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc --outdir C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\router --sdf_file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_test
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Read device time: 3
I1209: Started routing
I1223: Total Nets : 326 
I1212: Iteration  1 :    74 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.v" --vhdl "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/outputs/simulation_netlist\top_test_sbt.vhd" --lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --out-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.v
Writing C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/outputs/simulation_netlist\top_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_test_sbt.sdc" --sdf-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf" --report-file "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\timer\top_test_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_test_sbt.sdc --sdf-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf --report-file C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\timer\top_test_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "i_ref_clk_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --device_name iCE40HX8K --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "icecube_DFT_syn.prj" -log "icecube_DFT_Implmnt/icecube_DFT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of icecube_DFT_Implmnt/icecube_DFT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: KHOINKIDINKCK

# Wed Jun 12 10:16:31 2024

#Implementation: icecube_DFT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave.vhd":48:7:48:15|Top entity is set to spi_slave.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Wed Jun 12 10:16:31 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:: Running Verilog Compiler in System Verilog mode
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\coeftabl.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin_e.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)


Process completed successfully.
# Wed Jun 12 10:16:31 2024

###########################################################]
@N:: Running Verilog Compiler in System Verilog mode
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\coeftabl.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin_e.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv" (library work)
Verilog syntax check successful!
File C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv changed - recompiling
@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv":1:7:1:16|Synthesizing module multiplier in library work.

	WIDTH=32'b00000000000000000000000000010000
   Generated name = multiplier_16s

@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":1:7:1:19|Synthesizing module DFT_singleBin in library work.

	WIDTH=32'b00000000000000000000000000010000
	N_MAX=32'b00000000000000000000010000000000
	LOG_N_MAX=32'b00000000000000000000000000001010
	FRAC_BITS=32'b00000000000000000000000000000110
	READY=32'b00000000000000000000000000000000
	MULTIPLY1=32'b00000000000000000000000000000001
	MULTIPLY2=32'b00000000000000000000000000000010
	DONE=32'b00000000000000000000000000000011
   Generated name = DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s

@W: CG532 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":50:1:50:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL265 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Removing unused bit 31 of index[31:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":1:7:1:14|Synthesizing module top_test in library work.

@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":61:5:61:7|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":61:5:61:7|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":61:5:61:7|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":61:5:61:7|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":61:5:61:7|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL138 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Removing register 'k' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Removing register 'n' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit wr is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[15] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[14] is always 0.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[13] is always 0.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[12] is always 0.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[11] is always 0.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[10] is always 0.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[9] is always 0.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[8] is always 0.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[7] is always 0.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[6] is always 0.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[5] is always 0.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[4] is always 0.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[3] is always 0.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[2] is always 0.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[1] is always 0.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[0] is always 0.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Register bit state[2] is always 0.
@W: CL260 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Pruning register bit 2 of state[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 74MB peak: 79MB)


Process completed successfully.
# Wed Jun 12 10:16:32 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 12 10:16:32 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 12 10:16:32 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synwork\icecube_DFT_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 12 10:16:33 2024

###########################################################]
# Wed Jun 12 10:16:33 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT_scck.rpt 
Printing clock  summary report in "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                 Clock                   Clock
Clock                              Frequency     Period        Type                                  Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------
top_test|i_ref_clk                 100.0 MHz     10.000        inferred                              Inferred_clkgroup_0     0    
top_test|sys_clk_derived_clock     30.0 MHz      33.333        derived (from top_test|i_ref_clk)     Inferred_clkgroup_0     94   
==================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 12 10:16:33 2024

###########################################################]
# Wed Jun 12 10:16:33 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@N: MF180 :"c:\users\richa\documents\fpga-closed-loop\dft\multiplier.sv":13:18:13:27|Generating type smult multiplier 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@W: MF854 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":76:20:76:40|ROM instance DFT.b_3[15:0] (in view: work.top_test(verilog)) too small; decomposing to logic.
@N: MO106 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":76:20:76:40|Found ROM .delname. (in view: work.top_test(verilog)) with 1 words by 16 bits.
@W: MF854 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":71:20:71:36|ROM instance DFT.b_2[15:0] (in view: work.top_test(verilog)) too small; decomposing to logic.
@N: MO106 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":71:20:71:36|Found ROM .delname. (in view: work.top_test(verilog)) with 1 words by 16 bits.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.b[10] because it is equivalent to instance DFT.b[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.b[12] because it is equivalent to instance DFT.b[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.b[15] because it is equivalent to instance DFT.b[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.b[13] because it is equivalent to instance DFT.b[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.b[11] because it is equivalent to instance DFT.b[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.b[9] because it is equivalent to instance DFT.b[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.b[8] because it is equivalent to instance DFT.b[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.b[7] because it is equivalent to instance DFT.b[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.b[5] because it is equivalent to instance DFT.b[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.b[3] because it is equivalent to instance DFT.b[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance DFT.b[0] (in view: work.top_test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance DFT.o_X_0_[0] (in view: work.top_test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance DFT.o_X_1_[0] (in view: work.top_test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Removing sequential instance o_X\[1\][0] (in view: work.top_test(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][0] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Removing sequential instance o_X\[0\][0] (in view: work.top_test(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][0] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    28.86ns		  15 /         9

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 9 clock pin(s) of sequential element(s)
0 instances converted, 9 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          9          o_X[0][6]           Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 135MB)

Writing Analyst data base C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synwork\icecube_DFT_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

@W: MT420 |Found inferred clock top_test|i_ref_clk with period 10.00ns. Please declare a user-defined clock on object "p:i_ref_clk"
@N: MT615 |Found clock top_test|sys_clk_derived_clock with period 33.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 12 10:16:34 2024
#


Top view:               top_test
Requested Frequency:    30.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 27.313

                                   Requested     Estimated     Requested     Estimated                 Clock                                 Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                  Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------
top_test|i_ref_clk                 100.0 MHz     NA            10.000        NA            DCM/PLL     inferred                              Inferred_clkgroup_0
top_test|sys_clk_derived_clock     30.0 MHz      166.1 MHz     33.333        6.020         27.313      derived (from top_test|i_ref_clk)     Inferred_clkgroup_0
================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top_test|sys_clk_derived_clock  top_test|sys_clk_derived_clock  |  No paths    -      |  33.333      27.313  |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_test|sys_clk_derived_clock
====================================



Starting Points with Worst Slack
********************************

                  Starting                                                             Arrival           
Instance          Reference                          Type        Pin     Net           Time        Slack 
                  Clock                                                                                  
---------------------------------------------------------------------------------------------------------
DFT.state[1]      top_test|sys_clk_derived_clock     SB_DFFN     Q       state[1]      0.540       27.313
DFT.a[0]          top_test|sys_clk_derived_clock     SB_DFFN     Q       a[0]          0.540       27.362
DFT.state[0]      top_test|sys_clk_derived_clock     SB_DFFN     Q       state[0]      0.540       27.362
DFT.b[6]          top_test|sys_clk_derived_clock     SB_DFFN     Q       b[6]          0.540       27.411
DFT.o_X_0_[6]     top_test|sys_clk_derived_clock     SB_DFFN     Q       X\[0\][6]     0.540       29.133
DFT.o_X_1_[6]     top_test|sys_clk_derived_clock     SB_DFFN     Q       X\[1\][6]     0.540       29.133
DFT.o_done        top_test|sys_clk_derived_clock     SB_DFFN     Q       done_c        0.540       29.182
o_X\[0\][6]       top_test|sys_clk_derived_clock     SB_DFFN     Q       o_X_c[6]      0.540       29.266
o_X\[1\][6]       top_test|sys_clk_derived_clock     SB_DFFN     Q       o_X_c[22]     0.540       29.266
=========================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                   Required           
Instance          Reference                          Type        Pin     Net                 Time         Slack 
                  Clock                                                                                         
----------------------------------------------------------------------------------------------------------------
DFT.o_X_1_[6]     top_test|sys_clk_derived_clock     SB_DFFN     D       o_X_1__0            33.228       27.313
DFT.o_done        top_test|sys_clk_derived_clock     SB_DFFN     D       o_done_0            33.228       27.313
DFT.o_X_0_[6]     top_test|sys_clk_derived_clock     SB_DFFN     D       o_X_0__0            33.228       27.362
DFT.state[1]      top_test|sys_clk_derived_clock     SB_DFFN     D       un1_state_5_0_i     33.228       27.362
DFT.state[0]      top_test|sys_clk_derived_clock     SB_DFFN     D       state_2_i[0]        33.228       27.376
DFT.a[0]          top_test|sys_clk_derived_clock     SB_DFFN     D       a                   33.228       27.383
DFT.b[6]          top_test|sys_clk_derived_clock     SB_DFFN     D       b                   33.228       29.133
o_X\[0\][6]       top_test|sys_clk_derived_clock     SB_DFFN     D       o_X\[0\]_0          33.228       29.133
o_X\[1\][6]       top_test|sys_clk_derived_clock     SB_DFFN     D       o_X\[1\]_0          33.228       29.133
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      33.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         33.228

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     27.313

    Number of logic level(s):                2
    Starting point:                          DFT.state[1] / Q
    Ending point:                            DFT.o_X_1_[6] / D
    The start point is clocked by            top_test|sys_clk_derived_clock [falling] on pin C
    The end   point is clocked by            top_test|sys_clk_derived_clock [falling] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
DFT.state[1]             SB_DFFN     Q        Out     0.540     0.540       -         
state[1]                 Net         -        -       1.599     -           6         
DFT.state_RNIHM3G[0]     SB_LUT4     I0       In      -         2.139       -         
DFT.state_RNIHM3G[0]     SB_LUT4     O        Out     0.449     2.588       -         
state_RNIHM3G[0]         Net         -        -       1.371     -           2         
DFT.o_X_1__RNO[6]        SB_LUT4     I0       In      -         3.959       -         
DFT.o_X_1__RNO[6]        SB_LUT4     O        Out     0.449     4.408       -         
o_X_1__0                 Net         -        -       1.507     -           1         
DFT.o_X_1_[6]            SB_DFFN     D        In      -         5.915       -         
======================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

---------------------------------------
Resource Usage Report for top_test 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             2 uses
SB_DFFN         9 uses
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         14 uses

I/O ports: 35
I/O primitives: 35
SB_IO          35 uses

I/O Register bits:                  0
Register bits not including I/Os:   9 (0%)
Total load per clock:
   top_test|i_ref_clk: 1
   top_test|sys_clk_derived_clock: 9

@S |Mapping Summary:
Total  LUTs: 14 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 14 = 14 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 137MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 12 10:16:34 2024

###########################################################]


Synthesis exit by 0.
Current Implementation icecube_DFT_Implmnt its sbt path: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.edf " "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist" "-pCB132" "-yC:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.edf...
Parsing constraint file: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning:o_miso doesn't exist in the design netlist.ignoring the set_io_ff command on line 9 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin i_mosi doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin i_sclk doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin i_ss doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin o_miso doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.scf
sdc_reader OK C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.scf
Stored edif netlist at C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test...

write Timing Constraint to C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_test

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test --outdir C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test
SDC file             - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	14
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	35
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	15
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	6
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	15/7680
    PLBs                        :	2/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	35/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.6 (sec)

Final Design Statistics
    Number of LUTs      	:	15
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	35
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	15/7680
    PLBs                        :	3/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	35/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: pll/PLLOUTCORE | Frequency: 320.01 MHz | Target: 30.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: N/A | Target: 30.00 MHz
Clock: top_test|i_ref_clk | Frequency: N/A | Target: 100.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc" --dst_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 158
used logic cells: 15
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc" --dst_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 158
used logic cells: 15
Translating sdc file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc...
Translated sdc file is C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --outdir "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\netlist\oadb-top_test C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc --outdir C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\router --sdf_file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_test
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Read device time: 3
I1209: Started routing
I1223: Total Nets : 20 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.v" --vhdl "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/outputs/simulation_netlist\top_test_sbt.vhd" --lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --out-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.v
Writing C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/outputs/simulation_netlist\top_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_test_sbt.sdc" --sdf-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf" --report-file "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\timer\top_test_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_test_sbt.sdc --sdf-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf --report-file C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\timer\top_test_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "i_ref_clk_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --device_name iCE40HX8K --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "icecube_DFT_syn.prj" -log "icecube_DFT_Implmnt/icecube_DFT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of icecube_DFT_Implmnt/icecube_DFT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: KHOINKIDINKCK

# Wed Jun 12 10:17:13 2024

#Implementation: icecube_DFT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave.vhd":48:7:48:15|Top entity is set to spi_slave.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Wed Jun 12 10:17:13 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:: Running Verilog Compiler in System Verilog mode
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\coeftabl.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin_e.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)


Process completed successfully.
# Wed Jun 12 10:17:13 2024

###########################################################]
@N:: Running Verilog Compiler in System Verilog mode
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\coeftabl.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin_e.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv" (library work)
Verilog syntax check successful!
File C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv changed - recompiling
@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv":1:7:1:16|Synthesizing module multiplier in library work.

	WIDTH=32'b00000000000000000000000000010000
   Generated name = multiplier_16s

@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":1:7:1:19|Synthesizing module DFT_singleBin in library work.

	WIDTH=32'b00000000000000000000000000010000
	N_MAX=32'b00000000000000000000010000000000
	LOG_N_MAX=32'b00000000000000000000000000001010
	FRAC_BITS=32'b00000000000000000000000000000110
	READY=32'b00000000000000000000000000000000
	MULTIPLY1=32'b00000000000000000000000000000001
	MULTIPLY2=32'b00000000000000000000000000000010
	DONE=32'b00000000000000000000000000000011
   Generated name = DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s

@W: CG532 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":50:1:50:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL265 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Removing unused bit 31 of index[31:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":1:7:1:14|Synthesizing module top_test in library work.

@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":61:5:61:7|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":61:5:61:7|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":61:5:61:7|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":61:5:61:7|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":61:5:61:7|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL138 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Removing register 'k' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Removing register 'n' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit wr is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[15] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[14] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[13] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[12] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[11] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[10] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[9] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[8] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[7] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[6] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[5] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[4] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[3] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[2] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[1] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[0] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit o_X[1][10] is always 0.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit o_X[1][11] is always 0.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit o_X[1][12] is always 0.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit o_X[1][13] is always 0.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit o_X[1][14] is always 0.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit o_X[1][15] is always 0.
@W: CL279 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Pruning register bits 15 to 10 of o_X[1][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Register bit state[2] is always 0.
@W: CL260 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Pruning register bit 2 of state[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 79MB)


Process completed successfully.
# Wed Jun 12 10:17:14 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 12 10:17:14 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 12 10:17:14 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synwork\icecube_DFT_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 12 10:17:15 2024

###########################################################]
# Wed Jun 12 10:17:16 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT_scck.rpt 
Printing clock  summary report in "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                 Clock                   Clock
Clock                              Frequency     Period        Type                                  Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------
top_test|i_ref_clk                 100.0 MHz     10.000        inferred                              Inferred_clkgroup_0     0    
top_test|sys_clk_derived_clock     30.0 MHz      33.333        derived (from top_test|i_ref_clk)     Inferred_clkgroup_0     103  
==================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[0] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[1] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[2] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[3] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[4] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[5] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 12 10:17:16 2024

###########################################################]
# Wed Jun 12 10:17:16 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[0] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[1] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[2] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[3] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[4] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[5] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[15] because it is equivalent to instance DFT.a[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[14] because it is equivalent to instance DFT.a[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[13] because it is equivalent to instance DFT.a[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[12] because it is equivalent to instance DFT.a[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[11] because it is equivalent to instance DFT.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[9] because it is equivalent to instance DFT.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[8] because it is equivalent to instance DFT.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[7] because it is equivalent to instance DFT.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[6] because it is equivalent to instance DFT.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[5] because it is equivalent to instance DFT.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF180 :"c:\users\richa\documents\fpga-closed-loop\dft\multiplier.sv":13:18:13:27|Generating type smult multiplier 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

@W: MF854 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":76:20:76:40|ROM instance DFT.b_3[15:0] (in view: work.top_test(verilog)) too small; decomposing to logic.
@N: MO106 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":76:20:76:40|Found ROM .delname. (in view: work.top_test(verilog)) with 1 words by 16 bits.
@W: MF854 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":71:20:71:36|ROM instance DFT.b_2[15:0] (in view: work.top_test(verilog)) too small; decomposing to logic.
@N: MO106 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":71:20:71:36|Found ROM .delname. (in view: work.top_test(verilog)) with 1 words by 16 bits.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance DFT.b[0] (in view: work.top_test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance DFT.o_X_1_[0] (in view: work.top_test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance DFT.o_X_1_[1] (in view: work.top_test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Removing sequential instance o_X\[0\][10] (in view: work.top_test(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][10] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Removing sequential instance o_X\[0\][11] (in view: work.top_test(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][11] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    28.21ns		  72 /        53
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][15] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][14] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][13] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][12] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][9] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][8] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][7] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][6] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][5] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][4] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][3] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][2] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][1] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][0] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][9] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][8] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][7] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][6] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][5] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][4] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][3] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][2] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][1] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][0] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :|SB_GB inserted on the net sys_clk.
@N: FX1017 :|SB_GB inserted on the net i_rst_c_i.
@N: FX1017 :|SB_GB inserted on the net done_c_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 instances converted, 53 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          53         DFT.o_done          Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 140MB)

Writing Analyst data base C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synwork\icecube_DFT_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 140MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 140MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 140MB)

@W: MT420 |Found inferred clock top_test|i_ref_clk with period 10.00ns. Please declare a user-defined clock on object "p:i_ref_clk"
@N: MT615 |Found clock top_test|sys_clk_derived_clock with period 33.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 12 10:17:16 2024
#


Top view:               top_test
Requested Frequency:    30.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 19.491

                                   Requested     Estimated     Requested     Estimated                 Clock                                 Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                  Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------
top_test|i_ref_clk                 100.0 MHz     NA            10.000        NA            DCM/PLL     inferred                              Inferred_clkgroup_0
top_test|sys_clk_derived_clock     30.0 MHz      72.2 MHz      33.333        13.842        19.491      derived (from top_test|i_ref_clk)     Inferred_clkgroup_0
================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top_test|sys_clk_derived_clock  top_test|sys_clk_derived_clock  |  No paths    -      |  33.333      19.491  |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_test|sys_clk_derived_clock
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                                      Arrival           
Instance                Reference                          Type           Pin     Net                 Time        Slack 
                        Clock                                                                                           
------------------------------------------------------------------------------------------------------------------------
DFT.a[0]                top_test|sys_clk_derived_clock     SB_DFFN        Q       a[0]                0.540       19.491
DFT.b[6]                top_test|sys_clk_derived_clock     SB_DFFN        Q       b[6]                0.540       20.116
DFT.state[1]            top_test|sys_clk_derived_clock     SB_DFFN        Q       state[1]            0.540       27.313
DFT.state[0]            top_test|sys_clk_derived_clock     SB_DFFN        Q       state[0]            0.540       27.362
DFT.o_done              top_test|sys_clk_derived_clock     SB_DFFN        Q       done_c              0.540       29.203
DFT.o_X_0__nesr[6]      top_test|sys_clk_derived_clock     SB_DFFNESR     Q       o_X_0__nesr[6]      0.540       30.120
DFT.o_X_0__nesr[7]      top_test|sys_clk_derived_clock     SB_DFFNESR     Q       o_X_0__nesr[7]      0.540       30.120
DFT.o_X_0__nesr[8]      top_test|sys_clk_derived_clock     SB_DFFNESR     Q       o_X_0__nesr[8]      0.540       30.120
DFT.o_X_0__nesr[9]      top_test|sys_clk_derived_clock     SB_DFFNESR     Q       o_X_0__nesr[9]      0.540       30.120
DFT.o_X_0__nesr[10]     top_test|sys_clk_derived_clock     SB_DFFNESR     Q       o_X_0__nesr[10]     0.540       30.120
========================================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                            Required           
Instance                Reference                          Type           Pin     Net       Time         Slack 
                        Clock                                                                                  
---------------------------------------------------------------------------------------------------------------
DFT.o_X_0__nesr[15]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[15]     33.228       19.491
DFT.o_X_1__nesr[15]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[15]     33.228       19.491
DFT.o_X_0__nesr[14]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[14]     33.228       20.470
DFT.o_X_1__nesr[14]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[14]     33.228       20.470
DFT.o_X_0__nesr[13]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[13]     33.228       20.610
DFT.o_X_1__nesr[13]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[13]     33.228       20.610
DFT.o_X_0__nesr[12]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[12]     33.228       20.750
DFT.o_X_1__nesr[12]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[12]     33.228       20.750
DFT.o_X_0__nesr[11]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[11]     33.228       20.890
DFT.o_X_1__nesr[11]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[11]     33.228       20.890
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      33.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         33.228

    - Propagation time:                      13.737
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     19.491

    Number of logic level(s):                12
    Starting point:                          DFT.a[0] / Q
    Ending point:                            DFT.o_X_0__nesr[15] / D
    The start point is clocked by            top_test|sys_clk_derived_clock [falling] on pin C
    The end   point is clocked by            top_test|sys_clk_derived_clock [falling] on pin C

Instance / Net                                                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DFT.a[0]                                                                                                                            SB_DFFN        Q        Out     0.540     0.540       -         
a[0]                                                                                                                                Net            -        -       1.599     -           65        
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_0_0_c_RNO         SB_LUT4        I1       In      -         2.139       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_0_0_c_RNO         SB_LUT4        O        Out     0.400     2.539       -         
regsA_un3_result_cry_0_0_c_RNO                                                                                                      Net            -        -       0.905     -           1         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_0_0_c             SB_CARRY       I1       In      -         3.444       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_0_0_c             SB_CARRY       CO       Out     0.229     3.673       -         
mult1_AdderTree2i_bigtree[691]                                                                                                      Net            -        -       0.014     -           3         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_1_0_c             SB_CARRY       CI       In      -         3.687       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_1_0_c             SB_CARRY       CO       Out     0.126     3.813       -         
mult1_AdderTree2i_bigtree[692]                                                                                                      Net            -        -       0.014     -           3         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_2_0_c             SB_CARRY       CI       In      -         3.827       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_2_0_c             SB_CARRY       CO       Out     0.126     3.953       -         
mult1_AdderTree2i_bigtree[693]                                                                                                      Net            -        -       0.014     -           3         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_3_0_c             SB_CARRY       CI       In      -         3.967       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_3_0_c             SB_CARRY       CO       Out     0.126     4.093       -         
mult1_AdderTree2i_bigtree[694]                                                                                                      Net            -        -       0.014     -           3         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_4_0_c             SB_CARRY       CI       In      -         4.107       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_4_0_c             SB_CARRY       CO       Out     0.126     4.233       -         
regsA_un3_result_cry_4_3                                                                                                            Net            -        -       0.386     -           2         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_4_0_c_RNIJ7TP     SB_LUT4        I3       In      -         4.619       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_4_0_c_RNIJ7TP     SB_LUT4        O        Out     0.316     4.935       -         
mult1_AdderTree2i_bigtree[695]                                                                                                      Net            -        -       0.905     -           2         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.2\.m1_forloop_1\.3\.regsA_un3_result_cry_4_c               SB_CARRY       I1       In      -         5.840       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.2\.m1_forloop_1\.3\.regsA_un3_result_cry_4_c               SB_CARRY       CO       Out     0.229     6.069       -         
regsA_un3_result_cry_4                                                                                                              Net            -        -       0.386     -           1         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.2\.m1_forloop_1\.3\.regsA_un3_result_cry_4_c_RNI9M7E       SB_LUT4        I3       In      -         6.455       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.2\.m1_forloop_1\.3\.regsA_un3_result_cry_4_c_RNI9M7E       SB_LUT4        O        Out     0.316     6.771       -         
mult1_AdderTree2i_bigtree[900]                                                                                                      Net            -        -       1.371     -           1         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.7\.regsA_un3_result_cry_1_0_c_RNIV67N     SB_LUT4        I0       In      -         8.142       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.7\.regsA_un3_result_cry_1_0_c_RNIV67N     SB_LUT4        O        Out     0.449     8.590       -         
regsA_un3_result_axb_3                                                                                                              Net            -        -       1.371     -           1         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.3\.m1_forloop_1\.1\.regsA_un3_result_cry_10_c_RNITHMQ2     SB_LUT4        I0       In      -         9.961       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.3\.m1_forloop_1\.1\.regsA_un3_result_cry_10_c_RNITHMQ2     SB_LUT4        O        Out     0.449     10.410      -         
regsA_un3_result_axb_7                                                                                                              Net            -        -       1.371     -           1         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.4\.m1_forloop_1\.1\.regsA_un3_result_cry_6_c_RNIS7913      SB_LUT4        I0       In      -         11.781      -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.4\.m1_forloop_1\.1\.regsA_un3_result_cry_6_c_RNIS7913      SB_LUT4        O        Out     0.449     12.230      -         
x[15]                                                                                                                               Net            -        -       1.507     -           2         
DFT.o_X_0__nesr[15]                                                                                                                 SB_DFFNESR     D        In      -         13.737      -         
====================================================================================================================================================================================================
Total path delay (propagation time + setup) of 13.842 is 3.985(28.8%) logic and 9.857(71.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 140MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 140MB)

---------------------------------------
Resource Usage Report for top_test 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             2 uses
SB_CARRY        92 uses
SB_DFFN         5 uses
SB_DFFNESR      48 uses
SB_GB           3 uses
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         126 uses

I/O ports: 35
I/O primitives: 35
SB_IO          35 uses

I/O Register bits:                  0
Register bits not including I/Os:   53 (0%)
Total load per clock:
   top_test|i_ref_clk: 1
   top_test|sys_clk_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 126 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 126 = 126 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 29MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 12 10:17:16 2024

###########################################################]


Synthesis exit by 0.
Current Implementation icecube_DFT_Implmnt its sbt path: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.edf " "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist" "-pCB132" "-yC:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.edf...
Parsing constraint file: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning:o_miso doesn't exist in the design netlist.ignoring the set_io_ff command on line 9 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin i_mosi doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin i_sclk doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin i_ss doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin o_miso doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.scf
sdc_reader OK C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.scf
Stored edif netlist at C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test...

write Timing Constraint to C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_test

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test --outdir C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test
SDC file             - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	126
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	92
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	35
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	26
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	16
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	44
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	88
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	215
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	92

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	47
        LUT, DFF and CARRY	:	6
    Combinational LogicCells
        Only LUT         	:	83
        CARRY Only       	:	7
        LUT with CARRY   	:	79
    LogicCells                  :	222/7680
    PLBs                        :	32/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	35/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.8 (sec)

Final Design Statistics
    Number of LUTs      	:	215
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	92
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	35
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	222/7680
    PLBs                        :	56/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	35/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: pll/PLLOUTCORE | Frequency: 76.89 MHz | Target: 30.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: N/A | Target: 30.00 MHz
Clock: top_test|i_ref_clk | Frequency: N/A | Target: 100.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc" --dst_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1025
used logic cells: 222
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc" --dst_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1025
used logic cells: 222
Translating sdc file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc...
Translated sdc file is C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --outdir "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\netlist\oadb-top_test C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc --outdir C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\router --sdf_file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_test
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Read device time: 4
I1209: Started routing
I1223: Total Nets : 314 
I1212: Iteration  1 :    67 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.v" --vhdl "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/outputs/simulation_netlist\top_test_sbt.vhd" --lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --out-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.v
Writing C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/outputs/simulation_netlist\top_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_test_sbt.sdc" --sdf-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf" --report-file "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\timer\top_test_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_test_sbt.sdc --sdf-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf --report-file C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\timer\top_test_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "i_ref_clk_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --device_name iCE40HX8K --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "icecube_DFT_syn.prj" -log "icecube_DFT_Implmnt/icecube_DFT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of icecube_DFT_Implmnt/icecube_DFT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: KHOINKIDINKCK

# Wed Jun 12 10:18:21 2024

#Implementation: icecube_DFT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave.vhd":48:7:48:15|Top entity is set to spi_slave.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Wed Jun 12 10:18:21 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:: Running Verilog Compiler in System Verilog mode
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\coeftabl.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin_e.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)


Process completed successfully.
# Wed Jun 12 10:18:21 2024

###########################################################]
@N:: Running Verilog Compiler in System Verilog mode
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\coeftabl.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin_e.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv" (library work)
Verilog syntax check successful!
File C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv changed - recompiling
@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv":1:7:1:16|Synthesizing module multiplier in library work.

	WIDTH=32'b00000000000000000000000000010000
   Generated name = multiplier_16s

@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":1:7:1:19|Synthesizing module DFT_singleBin in library work.

	WIDTH=32'b00000000000000000000000000010000
	N_MAX=32'b00000000000000000000010000000000
	LOG_N_MAX=32'b00000000000000000000000000001010
	FRAC_BITS=32'b00000000000000000000000000000110
	READY=32'b00000000000000000000000000000000
	MULTIPLY1=32'b00000000000000000000000000000001
	MULTIPLY2=32'b00000000000000000000000000000010
	DONE=32'b00000000000000000000000000000011
   Generated name = DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s

@W: CG532 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":50:1:50:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL265 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Removing unused bit 31 of index[31:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":1:7:1:14|Synthesizing module top_test in library work.

@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":61:5:61:7|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":61:5:61:7|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":61:5:61:7|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":61:5:61:7|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":61:5:61:7|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL138 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Removing register 'k' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Removing register 'n' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit wr is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[15] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[14] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[13] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[12] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[11] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[10] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[9] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[8] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[7] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[6] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[5] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[4] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[3] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[2] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[1] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[0] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit o_X[1][10] is always 0.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit o_X[1][11] is always 0.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit o_X[1][12] is always 0.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit o_X[1][13] is always 0.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit o_X[1][14] is always 0.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit o_X[1][15] is always 0.
@W: CL279 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Pruning register bits 15 to 10 of o_X[1][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Register bit state[2] is always 0.
@W: CL260 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Pruning register bit 2 of state[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 79MB)


Process completed successfully.
# Wed Jun 12 10:18:22 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 12 10:18:22 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 12 10:18:22 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synwork\icecube_DFT_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 12 10:18:23 2024

###########################################################]
# Wed Jun 12 10:18:23 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT_scck.rpt 
Printing clock  summary report in "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                 Clock                   Clock
Clock                              Frequency     Period        Type                                  Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------
top_test|i_ref_clk                 100.0 MHz     10.000        inferred                              Inferred_clkgroup_0     0    
top_test|sys_clk_derived_clock     30.0 MHz      33.333        derived (from top_test|i_ref_clk)     Inferred_clkgroup_0     103  
==================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[0] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[1] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[2] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[3] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[4] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[5] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 12 10:18:24 2024

###########################################################]
# Wed Jun 12 10:18:24 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[0] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[1] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[2] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[3] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[4] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[5] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[15] because it is equivalent to instance DFT.a[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[14] because it is equivalent to instance DFT.a[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[13] because it is equivalent to instance DFT.a[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[12] because it is equivalent to instance DFT.a[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[11] because it is equivalent to instance DFT.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[9] because it is equivalent to instance DFT.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[8] because it is equivalent to instance DFT.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[7] because it is equivalent to instance DFT.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[6] because it is equivalent to instance DFT.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[5] because it is equivalent to instance DFT.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF180 :"c:\users\richa\documents\fpga-closed-loop\dft\multiplier.sv":13:18:13:27|Generating type smult multiplier 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

@W: MF854 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":76:20:76:40|ROM instance DFT.b_3[15:0] (in view: work.top_test(verilog)) too small; decomposing to logic.
@N: MO106 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":76:20:76:40|Found ROM .delname. (in view: work.top_test(verilog)) with 1 words by 16 bits.
@W: MF854 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":71:20:71:36|ROM instance DFT.b_2[15:0] (in view: work.top_test(verilog)) too small; decomposing to logic.
@N: MO106 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":71:20:71:36|Found ROM .delname. (in view: work.top_test(verilog)) with 1 words by 16 bits.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance DFT.b[0] (in view: work.top_test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance DFT.o_X_1_[0] (in view: work.top_test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance DFT.o_X_1_[1] (in view: work.top_test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Removing sequential instance o_X\[0\][10] (in view: work.top_test(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][10] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Removing sequential instance o_X\[0\][11] (in view: work.top_test(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][11] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    28.21ns		  72 /        53
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][15] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][14] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][13] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][12] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][9] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][8] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][7] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][6] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][5] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][4] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][3] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][2] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][1] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[0\][0] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][9] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][8] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][7] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][6] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][5] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][4] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][3] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][2] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][1] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X\[1\][0] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :|SB_GB inserted on the net sys_clk.
@N: FX1017 :|SB_GB inserted on the net i_rst_c_i.
@N: FX1017 :|SB_GB inserted on the net done_c_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 instances converted, 53 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          53         DFT.o_done          Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 140MB)

Writing Analyst data base C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synwork\icecube_DFT_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 140MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 140MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 140MB)

@W: MT420 |Found inferred clock top_test|i_ref_clk with period 10.00ns. Please declare a user-defined clock on object "p:i_ref_clk"
@N: MT615 |Found clock top_test|sys_clk_derived_clock with period 33.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 12 10:18:24 2024
#


Top view:               top_test
Requested Frequency:    30.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 19.491

                                   Requested     Estimated     Requested     Estimated                 Clock                                 Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                  Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------
top_test|i_ref_clk                 100.0 MHz     NA            10.000        NA            DCM/PLL     inferred                              Inferred_clkgroup_0
top_test|sys_clk_derived_clock     30.0 MHz      72.2 MHz      33.333        13.842        19.491      derived (from top_test|i_ref_clk)     Inferred_clkgroup_0
================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top_test|sys_clk_derived_clock  top_test|sys_clk_derived_clock  |  No paths    -      |  33.333      19.491  |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_test|sys_clk_derived_clock
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                                      Arrival           
Instance                Reference                          Type           Pin     Net                 Time        Slack 
                        Clock                                                                                           
------------------------------------------------------------------------------------------------------------------------
DFT.a[0]                top_test|sys_clk_derived_clock     SB_DFFN        Q       a[0]                0.540       19.491
DFT.b[6]                top_test|sys_clk_derived_clock     SB_DFFN        Q       b[6]                0.540       20.116
DFT.state[1]            top_test|sys_clk_derived_clock     SB_DFFN        Q       state[1]            0.540       27.313
DFT.state[0]            top_test|sys_clk_derived_clock     SB_DFFN        Q       state[0]            0.540       27.362
DFT.o_done              top_test|sys_clk_derived_clock     SB_DFFN        Q       done_c              0.540       29.203
DFT.o_X_0__nesr[6]      top_test|sys_clk_derived_clock     SB_DFFNESR     Q       o_X_0__nesr[6]      0.540       30.120
DFT.o_X_0__nesr[7]      top_test|sys_clk_derived_clock     SB_DFFNESR     Q       o_X_0__nesr[7]      0.540       30.120
DFT.o_X_0__nesr[8]      top_test|sys_clk_derived_clock     SB_DFFNESR     Q       o_X_0__nesr[8]      0.540       30.120
DFT.o_X_0__nesr[9]      top_test|sys_clk_derived_clock     SB_DFFNESR     Q       o_X_0__nesr[9]      0.540       30.120
DFT.o_X_0__nesr[10]     top_test|sys_clk_derived_clock     SB_DFFNESR     Q       o_X_0__nesr[10]     0.540       30.120
========================================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                            Required           
Instance                Reference                          Type           Pin     Net       Time         Slack 
                        Clock                                                                                  
---------------------------------------------------------------------------------------------------------------
DFT.o_X_0__nesr[15]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[15]     33.228       19.491
DFT.o_X_1__nesr[15]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[15]     33.228       19.491
DFT.o_X_0__nesr[14]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[14]     33.228       20.470
DFT.o_X_1__nesr[14]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[14]     33.228       20.470
DFT.o_X_0__nesr[13]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[13]     33.228       20.610
DFT.o_X_1__nesr[13]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[13]     33.228       20.610
DFT.o_X_0__nesr[12]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[12]     33.228       20.750
DFT.o_X_1__nesr[12]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[12]     33.228       20.750
DFT.o_X_0__nesr[11]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[11]     33.228       20.890
DFT.o_X_1__nesr[11]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[11]     33.228       20.890
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      33.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         33.228

    - Propagation time:                      13.737
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     19.491

    Number of logic level(s):                12
    Starting point:                          DFT.a[0] / Q
    Ending point:                            DFT.o_X_0__nesr[15] / D
    The start point is clocked by            top_test|sys_clk_derived_clock [falling] on pin C
    The end   point is clocked by            top_test|sys_clk_derived_clock [falling] on pin C

Instance / Net                                                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DFT.a[0]                                                                                                                            SB_DFFN        Q        Out     0.540     0.540       -         
a[0]                                                                                                                                Net            -        -       1.599     -           65        
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_0_0_c_RNO         SB_LUT4        I1       In      -         2.139       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_0_0_c_RNO         SB_LUT4        O        Out     0.400     2.539       -         
regsA_un3_result_cry_0_0_c_RNO                                                                                                      Net            -        -       0.905     -           1         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_0_0_c             SB_CARRY       I1       In      -         3.444       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_0_0_c             SB_CARRY       CO       Out     0.229     3.673       -         
mult1_AdderTree2i_bigtree[691]                                                                                                      Net            -        -       0.014     -           3         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_1_0_c             SB_CARRY       CI       In      -         3.687       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_1_0_c             SB_CARRY       CO       Out     0.126     3.813       -         
mult1_AdderTree2i_bigtree[692]                                                                                                      Net            -        -       0.014     -           3         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_2_0_c             SB_CARRY       CI       In      -         3.827       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_2_0_c             SB_CARRY       CO       Out     0.126     3.953       -         
mult1_AdderTree2i_bigtree[693]                                                                                                      Net            -        -       0.014     -           3         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_3_0_c             SB_CARRY       CI       In      -         3.967       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_3_0_c             SB_CARRY       CO       Out     0.126     4.093       -         
mult1_AdderTree2i_bigtree[694]                                                                                                      Net            -        -       0.014     -           3         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_4_0_c             SB_CARRY       CI       In      -         4.107       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_4_0_c             SB_CARRY       CO       Out     0.126     4.233       -         
regsA_un3_result_cry_4_3                                                                                                            Net            -        -       0.386     -           2         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_4_0_c_RNIJ7TP     SB_LUT4        I3       In      -         4.619       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_4_0_c_RNIJ7TP     SB_LUT4        O        Out     0.316     4.935       -         
mult1_AdderTree2i_bigtree[695]                                                                                                      Net            -        -       0.905     -           2         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.2\.m1_forloop_1\.3\.regsA_un3_result_cry_4_c               SB_CARRY       I1       In      -         5.840       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.2\.m1_forloop_1\.3\.regsA_un3_result_cry_4_c               SB_CARRY       CO       Out     0.229     6.069       -         
regsA_un3_result_cry_4                                                                                                              Net            -        -       0.386     -           1         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.2\.m1_forloop_1\.3\.regsA_un3_result_cry_4_c_RNI9M7E       SB_LUT4        I3       In      -         6.455       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.2\.m1_forloop_1\.3\.regsA_un3_result_cry_4_c_RNI9M7E       SB_LUT4        O        Out     0.316     6.771       -         
mult1_AdderTree2i_bigtree[900]                                                                                                      Net            -        -       1.371     -           1         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.7\.regsA_un3_result_cry_1_0_c_RNIV67N     SB_LUT4        I0       In      -         8.142       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.7\.regsA_un3_result_cry_1_0_c_RNIV67N     SB_LUT4        O        Out     0.449     8.590       -         
regsA_un3_result_axb_3                                                                                                              Net            -        -       1.371     -           1         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.3\.m1_forloop_1\.1\.regsA_un3_result_cry_10_c_RNITHMQ2     SB_LUT4        I0       In      -         9.961       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.3\.m1_forloop_1\.1\.regsA_un3_result_cry_10_c_RNITHMQ2     SB_LUT4        O        Out     0.449     10.410      -         
regsA_un3_result_axb_7                                                                                                              Net            -        -       1.371     -           1         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.4\.m1_forloop_1\.1\.regsA_un3_result_cry_6_c_RNIS7913      SB_LUT4        I0       In      -         11.781      -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.4\.m1_forloop_1\.1\.regsA_un3_result_cry_6_c_RNIS7913      SB_LUT4        O        Out     0.449     12.230      -         
x[15]                                                                                                                               Net            -        -       1.507     -           2         
DFT.o_X_0__nesr[15]                                                                                                                 SB_DFFNESR     D        In      -         13.737      -         
====================================================================================================================================================================================================
Total path delay (propagation time + setup) of 13.842 is 3.985(28.8%) logic and 9.857(71.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 140MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 140MB)

---------------------------------------
Resource Usage Report for top_test 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             2 uses
SB_CARRY        92 uses
SB_DFFN         5 uses
SB_DFFNESR      48 uses
SB_GB           3 uses
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         126 uses

I/O ports: 35
I/O primitives: 35
SB_IO          35 uses

I/O Register bits:                  0
Register bits not including I/Os:   53 (0%)
Total load per clock:
   top_test|i_ref_clk: 1
   top_test|sys_clk_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 126 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 126 = 126 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 29MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 12 10:18:24 2024

###########################################################]


Synthesis exit by 0.
Current Implementation icecube_DFT_Implmnt its sbt path: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.edf " "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist" "-pCB132" "-yC:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.edf...
Parsing constraint file: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning:o_miso doesn't exist in the design netlist.ignoring the set_io_ff command on line 9 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin i_mosi doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin i_sclk doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin i_ss doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin o_miso doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.scf
sdc_reader OK C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.scf
Stored edif netlist at C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test...

write Timing Constraint to C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_test

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test --outdir C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test
SDC file             - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	126
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	92
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	35
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	26
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	16
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	44
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	88
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	215
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	92

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	47
        LUT, DFF and CARRY	:	6
    Combinational LogicCells
        Only LUT         	:	83
        CARRY Only       	:	7
        LUT with CARRY   	:	79
    LogicCells                  :	222/7680
    PLBs                        :	32/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	35/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.8 (sec)

Final Design Statistics
    Number of LUTs      	:	215
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	92
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	35
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	222/7680
    PLBs                        :	56/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	35/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: pll/PLLOUTCORE | Frequency: 76.89 MHz | Target: 30.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: N/A | Target: 30.00 MHz
Clock: top_test|i_ref_clk | Frequency: N/A | Target: 100.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc" --dst_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1025
used logic cells: 222
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc" --dst_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1025
used logic cells: 222
Translating sdc file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc...
Translated sdc file is C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --outdir "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\netlist\oadb-top_test C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc --outdir C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\router --sdf_file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_test
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Read device time: 4
I1209: Started routing
I1223: Total Nets : 314 
I1212: Iteration  1 :    67 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.v" --vhdl "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/outputs/simulation_netlist\top_test_sbt.vhd" --lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --out-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.v
Writing C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/outputs/simulation_netlist\top_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_test_sbt.sdc" --sdf-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf" --report-file "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\timer\top_test_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_test_sbt.sdc --sdf-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf --report-file C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\timer\top_test_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "i_ref_clk_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --device_name iCE40HX8K --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "icecube_DFT_syn.prj" -log "icecube_DFT_Implmnt/icecube_DFT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of icecube_DFT_Implmnt/icecube_DFT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: KHOINKIDINKCK

# Wed Jun 12 10:20:13 2024

#Implementation: icecube_DFT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave.vhd":48:7:48:15|Top entity is set to spi_slave.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Wed Jun 12 10:20:14 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:: Running Verilog Compiler in System Verilog mode
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\coeftabl.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin_e.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)


Process completed successfully.
# Wed Jun 12 10:20:14 2024

###########################################################]
@N:: Running Verilog Compiler in System Verilog mode
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\coeftabl.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin_e.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv" (library work)
Verilog syntax check successful!
File C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv changed - recompiling
@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv":1:7:1:16|Synthesizing module multiplier in library work.

	WIDTH=32'b00000000000000000000000000010000
   Generated name = multiplier_16s

@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":1:7:1:19|Synthesizing module DFT_singleBin in library work.

	WIDTH=32'b00000000000000000000000000010000
	N_MAX=32'b00000000000000000000010000000000
	LOG_N_MAX=32'b00000000000000000000000000001010
	FRAC_BITS=32'b00000000000000000000000000000110
	READY=32'b00000000000000000000000000000000
	MULTIPLY1=32'b00000000000000000000000000000001
	MULTIPLY2=32'b00000000000000000000000000000010
	DONE=32'b00000000000000000000000000000011
   Generated name = DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s

@W: CG532 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":50:1:50:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL265 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Removing unused bit 31 of index[31:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":1:7:1:14|Synthesizing module top_test in library work.

@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":64:5:64:7|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":64:5:64:7|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":64:5:64:7|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":64:5:64:7|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":64:5:64:7|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL138 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Removing register 'k' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Removing register 'n' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit wr is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[15] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[14] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[13] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[12] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[11] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[10] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[9] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[8] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[7] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[6] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[5] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[4] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[3] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[2] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[1] is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Register bit x[0] is always 1.
@W: CL279 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Pruning register bits 15 to 10 of o_X_0_[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv":26:1:26:6|Pruning register bits 15 to 10 of o_X_1_[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Register bit state[2] is always 0.
@W: CL260 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Pruning register bit 2 of state[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 79MB)


Process completed successfully.
# Wed Jun 12 10:20:15 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 12 10:20:15 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 12 10:20:15 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synwork\icecube_DFT_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 12 10:20:16 2024

###########################################################]
# Wed Jun 12 10:20:16 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT_scck.rpt 
Printing clock  summary report in "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                 Clock                   Clock
Clock                              Frequency     Period        Type                                  Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------
top_test|i_ref_clk                 100.0 MHz     10.000        inferred                              Inferred_clkgroup_0     0    
top_test|sys_clk_derived_clock     30.0 MHz      33.333        derived (from top_test|i_ref_clk)     Inferred_clkgroup_0     97   
==================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[0] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[1] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[2] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[3] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[4] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[5] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_1_[0] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_1_[1] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_1_[2] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_1_[3] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_1_[4] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_1_[5] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 12 10:20:16 2024

###########################################################]
# Wed Jun 12 10:20:16 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[0] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[1] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[2] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[3] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[4] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_0_[5] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_1_[0] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_1_[1] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_1_[2] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_1_[3] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_1_[4] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance o_X_1_[5] (in view: work.DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[15] because it is equivalent to instance DFT.a[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[14] because it is equivalent to instance DFT.a[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[13] because it is equivalent to instance DFT.a[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[12] because it is equivalent to instance DFT.a[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[11] because it is equivalent to instance DFT.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[9] because it is equivalent to instance DFT.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[8] because it is equivalent to instance DFT.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[7] because it is equivalent to instance DFT.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[6] because it is equivalent to instance DFT.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.a[5] because it is equivalent to instance DFT.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF180 :"c:\users\richa\documents\fpga-closed-loop\dft\multiplier.sv":13:18:13:27|Generating type smult multiplier 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

@W: MF854 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":76:20:76:40|ROM instance DFT.b_3[15:0] (in view: work.top_test(verilog)) too small; decomposing to logic.
@N: MO106 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":76:20:76:40|Found ROM .delname. (in view: work.top_test(verilog)) with 1 words by 16 bits.
@W: MF854 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":71:20:71:36|ROM instance DFT.b_2[15:0] (in view: work.top_test(verilog)) too small; decomposing to logic.
@N: MO106 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":71:20:71:36|Found ROM .delname. (in view: work.top_test(verilog)) with 1 words by 16 bits.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance DFT.b[0] (in view: work.top_test(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    28.21ns		  70 /        45
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X_0_[9] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X_0_[8] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X_0_[7] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X_0_[6] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X_0_[5] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X_0_[4] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X_0_[3] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X_0_[2] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X_0_[1] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X_0_[0] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X_1_[9] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X_1_[8] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X_1_[7] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X_1_[6] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X_1_[5] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X_1_[4] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X_1_[3] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X_1_[2] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X_1_[1] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top_test.sv":26:1:26:6|Boundary register o_X_1_[0] (in view: work.top_test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :|SB_GB inserted on the net sys_clk.
@N: FX1017 :|SB_GB inserted on the net i_rst_c_i.
@N: FX1017 :|SB_GB inserted on the net done_c_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 instances converted, 45 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          45         DFT.o_done          Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 140MB)

Writing Analyst data base C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synwork\icecube_DFT_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 140MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 140MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 140MB)

@W: MT420 |Found inferred clock top_test|i_ref_clk with period 10.00ns. Please declare a user-defined clock on object "p:i_ref_clk"
@N: MT615 |Found clock top_test|sys_clk_derived_clock with period 33.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 12 10:20:17 2024
#


Top view:               top_test
Requested Frequency:    30.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 19.491

                                   Requested     Estimated     Requested     Estimated                 Clock                                 Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                                  Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------
top_test|i_ref_clk                 100.0 MHz     NA            10.000        NA            DCM/PLL     inferred                              Inferred_clkgroup_0
top_test|sys_clk_derived_clock     30.0 MHz      72.2 MHz      33.333        13.842        19.491      derived (from top_test|i_ref_clk)     Inferred_clkgroup_0
================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top_test|sys_clk_derived_clock  top_test|sys_clk_derived_clock  |  No paths    -      |  33.333      19.491  |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_test|sys_clk_derived_clock
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                                 Arrival           
Instance                Reference                          Type           Pin     Net            Time        Slack 
                        Clock                                                                                      
-------------------------------------------------------------------------------------------------------------------
DFT.a[0]                top_test|sys_clk_derived_clock     SB_DFFN        Q       a[0]           0.540       19.491
DFT.b[6]                top_test|sys_clk_derived_clock     SB_DFFN        Q       b[6]           0.540       20.116
DFT.state[1]            top_test|sys_clk_derived_clock     SB_DFFN        Q       state[1]       0.540       27.313
DFT.state[0]            top_test|sys_clk_derived_clock     SB_DFFN        Q       state[0]       0.540       27.362
DFT.o_done              top_test|sys_clk_derived_clock     SB_DFFN        Q       done_c         0.540       29.203
DFT.o_X_0__nesr[6]      top_test|sys_clk_derived_clock     SB_DFFNESR     Q       X\[0\][6]      0.540       30.120
DFT.o_X_0__nesr[7]      top_test|sys_clk_derived_clock     SB_DFFNESR     Q       X\[0\][7]      0.540       30.120
DFT.o_X_0__nesr[8]      top_test|sys_clk_derived_clock     SB_DFFNESR     Q       X\[0\][8]      0.540       30.120
DFT.o_X_0__nesr[9]      top_test|sys_clk_derived_clock     SB_DFFNESR     Q       X\[0\][9]      0.540       30.120
DFT.o_X_0__nesr[10]     top_test|sys_clk_derived_clock     SB_DFFNESR     Q       X\[0\][10]     0.540       30.120
===================================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                            Required           
Instance                Reference                          Type           Pin     Net       Time         Slack 
                        Clock                                                                                  
---------------------------------------------------------------------------------------------------------------
DFT.o_X_0__nesr[15]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[15]     33.228       19.491
DFT.o_X_1__nesr[15]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[15]     33.228       19.491
DFT.o_X_0__nesr[14]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[14]     33.228       20.470
DFT.o_X_1__nesr[14]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[14]     33.228       20.470
DFT.o_X_0__nesr[13]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[13]     33.228       20.610
DFT.o_X_1__nesr[13]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[13]     33.228       20.610
DFT.o_X_0__nesr[12]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[12]     33.228       20.750
DFT.o_X_1__nesr[12]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[12]     33.228       20.750
DFT.o_X_0__nesr[11]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[11]     33.228       20.890
DFT.o_X_1__nesr[11]     top_test|sys_clk_derived_clock     SB_DFFNESR     D       x[11]     33.228       20.890
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      33.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         33.228

    - Propagation time:                      13.737
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     19.491

    Number of logic level(s):                12
    Starting point:                          DFT.a[0] / Q
    Ending point:                            DFT.o_X_0__nesr[15] / D
    The start point is clocked by            top_test|sys_clk_derived_clock [falling] on pin C
    The end   point is clocked by            top_test|sys_clk_derived_clock [falling] on pin C

Instance / Net                                                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DFT.a[0]                                                                                                                            SB_DFFN        Q        Out     0.540     0.540       -         
a[0]                                                                                                                                Net            -        -       1.599     -           65        
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_0_0_c_RNO         SB_LUT4        I1       In      -         2.139       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_0_0_c_RNO         SB_LUT4        O        Out     0.400     2.539       -         
regsA_un3_result_cry_0_0_c_RNO_1                                                                                                    Net            -        -       0.905     -           1         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_0_0_c             SB_CARRY       I1       In      -         3.444       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_0_0_c             SB_CARRY       CO       Out     0.229     3.673       -         
mult1_AdderTree2i_bigtree[691]                                                                                                      Net            -        -       0.014     -           3         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_1_0_c             SB_CARRY       CI       In      -         3.687       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_1_0_c             SB_CARRY       CO       Out     0.126     3.813       -         
mult1_AdderTree2i_bigtree[692]                                                                                                      Net            -        -       0.014     -           3         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_2_0_c             SB_CARRY       CI       In      -         3.827       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_2_0_c             SB_CARRY       CO       Out     0.126     3.953       -         
mult1_AdderTree2i_bigtree[693]                                                                                                      Net            -        -       0.014     -           3         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_3_0_c             SB_CARRY       CI       In      -         3.967       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_3_0_c             SB_CARRY       CO       Out     0.126     4.093       -         
mult1_AdderTree2i_bigtree[694]                                                                                                      Net            -        -       0.014     -           3         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_4_0_c             SB_CARRY       CI       In      -         4.107       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_4_0_c             SB_CARRY       CO       Out     0.126     4.233       -         
regsA_un3_result_cry_4_3                                                                                                            Net            -        -       0.386     -           2         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_4_0_c_RNIJ7TP     SB_LUT4        I3       In      -         4.619       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.5\.regsA_un3_result_cry_4_0_c_RNIJ7TP     SB_LUT4        O        Out     0.316     4.935       -         
mult1_AdderTree2i_bigtree[695]                                                                                                      Net            -        -       0.905     -           2         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.2\.m1_forloop_1\.3\.regsA_un3_result_cry_4_c               SB_CARRY       I1       In      -         5.840       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.2\.m1_forloop_1\.3\.regsA_un3_result_cry_4_c               SB_CARRY       CO       Out     0.229     6.069       -         
regsA_un3_result_cry_4                                                                                                              Net            -        -       0.386     -           1         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.2\.m1_forloop_1\.3\.regsA_un3_result_cry_4_c_RNI9M7E       SB_LUT4        I3       In      -         6.455       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.2\.m1_forloop_1\.3\.regsA_un3_result_cry_4_c_RNI9M7E       SB_LUT4        O        Out     0.316     6.771       -         
mult1_AdderTree2i_bigtree[900]                                                                                                      Net            -        -       1.371     -           1         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.7\.regsA_un3_result_cry_1_0_c_RNIV67N     SB_LUT4        I0       In      -         8.142       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.1\.m1_forloop_1\.7\.regsA_un3_result_cry_1_0_c_RNIV67N     SB_LUT4        O        Out     0.449     8.590       -         
regsA_un3_result_axb_3                                                                                                              Net            -        -       1.371     -           1         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.3\.m1_forloop_1\.1\.regsA_un3_result_cry_10_c_RNITHMQ2     SB_LUT4        I0       In      -         9.961       -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.3\.m1_forloop_1\.1\.regsA_un3_result_cry_10_c_RNITHMQ2     SB_LUT4        O        Out     0.449     10.410      -         
regsA_un3_result_axb_7                                                                                                              Net            -        -       1.371     -           1         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.4\.m1_forloop_1\.1\.regsA_un3_result_cry_6_c_RNIS7913      SB_LUT4        I0       In      -         11.781      -         
DFT.multiplier.o_x_if_w3\.mult1_AdderTree2i_if_keep_adderTree\.forloop2\.4\.m1_forloop_1\.1\.regsA_un3_result_cry_6_c_RNIS7913      SB_LUT4        O        Out     0.449     12.230      -         
x[15]                                                                                                                               Net            -        -       1.507     -           2         
DFT.o_X_0__nesr[15]                                                                                                                 SB_DFFNESR     D        In      -         13.737      -         
====================================================================================================================================================================================================
Total path delay (propagation time + setup) of 13.842 is 3.985(28.8%) logic and 9.857(71.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 140MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 140MB)

---------------------------------------
Resource Usage Report for top_test 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             2 uses
SB_CARRY        92 uses
SB_DFFN         5 uses
SB_DFFNESR      40 uses
SB_GB           3 uses
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         124 uses

I/O ports: 35
I/O primitives: 35
SB_IO          35 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (0%)
Total load per clock:
   top_test|i_ref_clk: 1
   top_test|sys_clk_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 124 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 124 = 124 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 29MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 12 10:20:17 2024

###########################################################]


Synthesis exit by 0.
Current Implementation icecube_DFT_Implmnt its sbt path: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.edf " "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist" "-pCB132" "-yC:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.edf...
Parsing constraint file: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning:o_miso doesn't exist in the design netlist.ignoring the set_io_ff command on line 9 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin i_mosi doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin i_sclk doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin i_ss doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin o_miso doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.scf
sdc_reader OK C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.scf
Stored edif netlist at C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test...

write Timing Constraint to C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_test

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test --outdir C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test
SDC file             - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	124
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	92
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	35
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	20
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	16
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	44
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	82
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	207
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	92

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	43
        LUT, DFF and CARRY	:	2
    Combinational LogicCells
        Only LUT         	:	83
        CARRY Only       	:	11
        LUT with CARRY   	:	79
    LogicCells                  :	218/7680
    PLBs                        :	32/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	35/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.8 (sec)

Final Design Statistics
    Number of LUTs      	:	207
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	92
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	35
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	218/7680
    PLBs                        :	56/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	35/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: pll/PLLOUTCORE | Frequency: 79.59 MHz | Target: 30.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: N/A | Target: 30.00 MHz
Clock: top_test|i_ref_clk | Frequency: N/A | Target: 100.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc" --dst_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 929
used logic cells: 218
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc" --dst_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 929
used logic cells: 218
Translating sdc file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_test_pl.sdc...
Translated sdc file is C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --outdir "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\netlist\oadb-top_test C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc --outdir C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\router --sdf_file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_test
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Read device time: 4
I1209: Started routing
I1223: Total Nets : 303 
I1212: Iteration  1 :    63 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.v" --vhdl "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/outputs/simulation_netlist\top_test_sbt.vhd" --lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_test_pk.sdc" --out-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.v
Writing C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/outputs/simulation_netlist\top_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_test_sbt.sdc" --sdf-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf" --report-file "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\timer\top_test_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_test_sbt.sdc --sdf-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_test_sbt.sdf --report-file C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\timer\top_test_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "i_ref_clk_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top_test" --device_name iCE40HX8K --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "icecube_DFT_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 321 seconds
Current Implementation icecube_DFT_Implmnt its sbt path: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt
10:29:26 AM
