<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="procesador.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Miprocesador2.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Miprocesador2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Miprocesador2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Miprocesador2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Miprocesador2.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Miprocesador2.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Miprocesador2.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Miprocesador2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Miprocesador2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Miprocesador2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Miprocesador2_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Miprocesador2_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Miprocesador2_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Miprocesador2_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Miprocesador2_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Miprocesador2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Miprocesador2_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Miprocesador2_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Miprocesador2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="alu.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="alu.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="flip1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="flip1.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="flip1.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="flip1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="flip2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="flip2.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="flip2.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="flip2.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="instructionMemory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="instructionMemory.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="instructionMemory.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="instructionMemory.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="modPsr.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="modPsr.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="modPsr.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="modPsr.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="modPsr_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="modPsr_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="mux.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mux.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="psr.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="psr.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="psr.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="psr.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registerFile.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="registerFile.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="registerFile.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="registerFile.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="seu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="seu.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="seu.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="seu.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sumador.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sumador.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="sumador.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sumador.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tsMiprocesador2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tsMiprocesador2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tsMiprocesador2_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tsMiprocesador2_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tsalu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tsalu_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tsflip1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tsflip1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tsflip1_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tsflip1_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tsinstructionMemory_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tsinstructionMemory_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tsmodPsr_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tsmodPsr_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tsmux_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tsmux_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tspsr_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tspsr_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tsregisterFile_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tsregisterFile_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tsseu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tsseu_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tssumador_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tssumador_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tsuc_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tsuc_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tswinMan_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tswinMan_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uc.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="uc.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="uc.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="uc.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="winMan.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="winMan.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="winMan.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="winMan.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="winMan.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="winMan.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="winMan.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="winMan_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="winMan_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1491865177" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1491865177">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494191091" xil_pn:in_ck="-713950072848961651" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1494191091">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Miprocesador2.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="flip1.vhd"/>
      <outfile xil_pn:name="flip2.vhd"/>
      <outfile xil_pn:name="instructionMemory.vhd"/>
      <outfile xil_pn:name="modPsr.vhd"/>
      <outfile xil_pn:name="mux.vhd"/>
      <outfile xil_pn:name="psr.vhd"/>
      <outfile xil_pn:name="registerFile.vhd"/>
      <outfile xil_pn:name="seu.vhd"/>
      <outfile xil_pn:name="sumador.vhd"/>
      <outfile xil_pn:name="tsMiprocesador2.vhd"/>
      <outfile xil_pn:name="tsalu.vhd"/>
      <outfile xil_pn:name="tsflip1.vhd"/>
      <outfile xil_pn:name="tsinstructionMemory.vhd"/>
      <outfile xil_pn:name="tsmodPsr.vhd"/>
      <outfile xil_pn:name="tsmux.vhd"/>
      <outfile xil_pn:name="tspsr.vhd"/>
      <outfile xil_pn:name="tsregisterFile.vhd"/>
      <outfile xil_pn:name="tsseu.vhd"/>
      <outfile xil_pn:name="tssumador.vhd"/>
      <outfile xil_pn:name="tsuc.vhd"/>
      <outfile xil_pn:name="tswinMan.vhd"/>
      <outfile xil_pn:name="uc.vhd"/>
      <outfile xil_pn:name="winMan.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1494191095" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1325681209267877449" xil_pn:start_ts="1494191095">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494191095" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2754651526609768313" xil_pn:start_ts="1494191095">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494191095" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7431758266692382042" xil_pn:start_ts="1494191095">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494191095" xil_pn:in_ck="-713950072848961651" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1494191095">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Miprocesador2.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="flip1.vhd"/>
      <outfile xil_pn:name="flip2.vhd"/>
      <outfile xil_pn:name="instructionMemory.vhd"/>
      <outfile xil_pn:name="modPsr.vhd"/>
      <outfile xil_pn:name="mux.vhd"/>
      <outfile xil_pn:name="psr.vhd"/>
      <outfile xil_pn:name="registerFile.vhd"/>
      <outfile xil_pn:name="seu.vhd"/>
      <outfile xil_pn:name="sumador.vhd"/>
      <outfile xil_pn:name="tsMiprocesador2.vhd"/>
      <outfile xil_pn:name="tsalu.vhd"/>
      <outfile xil_pn:name="tsflip1.vhd"/>
      <outfile xil_pn:name="tsinstructionMemory.vhd"/>
      <outfile xil_pn:name="tsmodPsr.vhd"/>
      <outfile xil_pn:name="tsmux.vhd"/>
      <outfile xil_pn:name="tspsr.vhd"/>
      <outfile xil_pn:name="tsregisterFile.vhd"/>
      <outfile xil_pn:name="tsseu.vhd"/>
      <outfile xil_pn:name="tssumador.vhd"/>
      <outfile xil_pn:name="tsuc.vhd"/>
      <outfile xil_pn:name="tswinMan.vhd"/>
      <outfile xil_pn:name="uc.vhd"/>
      <outfile xil_pn:name="winMan.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1494191102" xil_pn:in_ck="-713950072848961651" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2604638806829300560" xil_pn:start_ts="1494191095">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tsMiprocesador2_beh.prj"/>
      <outfile xil_pn:name="tsMiprocesador2_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1494191245" xil_pn:in_ck="995486477483974907" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-695298317609547747" xil_pn:start_ts="1494191244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tsMiprocesador2_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1492491222" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1492491222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492491748" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1864706149234637448" xil_pn:start_ts="1492491748">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
