module two_complement (input logic[7:0] A, output logic[7:0] Complement);