Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Jul 28 16:48:10 2020
| Host              : kidre-N551JX running 64-bit Ubuntu 16.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 521 register/latch pins with no clock driven by root clock pin: PCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vsync_V[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[16]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[17]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[18]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[19]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[20]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[21]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[22]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[23]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[24]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[25]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[26]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[27]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[28]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[29]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[30]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[31]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/first_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 992 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.945        0.000                      0                37065        0.010        0.000                      0                37005        3.498        0.000                       0                 14721  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                    ------------       ----------      --------------
clk_pl_0                                 {0.000 5.000}      10.000          100.000         
design_1_i/clk_gen_25M_24M/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out2_design_1_clk_wiz_0_0          {0.000 20.832}     41.665          24.001          
  clkfbout_design_1_clk_wiz_0_0          {0.000 35.000}     70.000          14.286          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                       3.945        0.000                      0                36429        0.010        0.000                      0                36429        3.498        0.000                       0                 14715  
design_1_i/clk_gen_25M_24M/inst/clk_in1                                                                                                                                                    4.550        0.000                       0                     1  
  clk_out2_design_1_clk_wiz_0_0                                                                                                                                                           40.166        0.000                       0                     2  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                           68.501        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              clk_pl_0          999.421        0.000                      0                   30                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.258        0.000                      0                  576        0.150        0.000                      0                  576  
**default**        clk_pl_0                                    9.505        0.000                      0                   30                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 3.944ns (67.223%)  route 1.923ns (32.777%))
  Logic Levels:           16  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 11.729 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.815ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.739ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.723     1.930    design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_clk
    SLICE_X13Y37         FDRE                                         r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.029 r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, routed)          0.288     2.317    design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_start
    SLICE_X12Y35         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     2.496 r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/frame_index_V[0]_INST_0/O
                         net (fo=6, routed)           0.555     3.051    design_1_i/VDMA/ddr_to_axis_reader_0/inst/frame_index_V[0]
    SLICE_X8Y64          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.230 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_30/O
                         net (fo=2, routed)           0.046     3.276    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_30_n_2
    SLICE_X8Y64          LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     3.374 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_28/O
                         net (fo=2, routed)           0.166     3.540    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_28_n_2
    SLICE_X9Y64          LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     3.602 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_26/O
                         net (fo=1, routed)           0.156     3.758    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_26_n_2
    SLICE_X8Y65          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.858 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_1/O
                         net (fo=1, routed)           0.249     4.107    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/B[7]
    DSP48E2_X0Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[7]_B2_DATA[7])
                                                      0.195     4.302 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     4.302    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X0Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.092     4.394 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     4.394    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X0Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[38])
                                                      0.737     5.131 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     5.131    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER.U<38>
    DSP48E2_X0Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.059     5.190 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     5.190    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA.U_DATA<38>
    DSP48E2_X0Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.699     5.889 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.889    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.048 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.064    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/PCIN[47]
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     6.762 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     6.762    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X0Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     6.903 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.371     7.274    design_1_i/VDMA/ddr_to_axis_reader_0/inst/data[17]
    SLICE_X5Y70          LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     7.374 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[16]_i_16/O
                         net (fo=1, routed)           0.018     7.392    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[16]_i_16_n_2
    SLICE_X5Y70          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     7.630 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.658    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1_n_2
    SLICE_X5Y71          CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     7.767 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]_i_1/O[4]
                         net (fo=1, routed)           0.030     7.797    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]_i_1_n_13
    SLICE_X5Y71          FDRE                                         r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.562    11.729    design_1_i/VDMA/ddr_to_axis_reader_0/inst/ap_clk
    SLICE_X5Y71          FDRE                                         r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[28]/C
                         clock pessimism              0.116    11.845    
                         clock uncertainty           -0.130    11.715    
    SLICE_X5Y71          FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    11.742    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[28]
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  3.945    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 3.939ns (67.173%)  route 1.925ns (32.827%))
  Logic Levels:           16  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 11.729 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.815ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.739ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.723     1.930    design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_clk
    SLICE_X13Y37         FDRE                                         r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.029 r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, routed)          0.288     2.317    design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_start
    SLICE_X12Y35         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     2.496 r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/frame_index_V[0]_INST_0/O
                         net (fo=6, routed)           0.555     3.051    design_1_i/VDMA/ddr_to_axis_reader_0/inst/frame_index_V[0]
    SLICE_X8Y64          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.230 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_30/O
                         net (fo=2, routed)           0.046     3.276    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_30_n_2
    SLICE_X8Y64          LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     3.374 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_28/O
                         net (fo=2, routed)           0.166     3.540    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_28_n_2
    SLICE_X9Y64          LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     3.602 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_26/O
                         net (fo=1, routed)           0.156     3.758    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_26_n_2
    SLICE_X8Y65          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.858 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_1/O
                         net (fo=1, routed)           0.249     4.107    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/B[7]
    DSP48E2_X0Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[7]_B2_DATA[7])
                                                      0.195     4.302 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     4.302    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X0Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.092     4.394 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     4.394    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X0Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[38])
                                                      0.737     5.131 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     5.131    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER.U<38>
    DSP48E2_X0Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.059     5.190 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     5.190    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA.U_DATA<38>
    DSP48E2_X0Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.699     5.889 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.889    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.048 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.064    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/PCIN[47]
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     6.762 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     6.762    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X0Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     6.903 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.371     7.274    design_1_i/VDMA/ddr_to_axis_reader_0/inst/data[17]
    SLICE_X5Y70          LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     7.374 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[16]_i_16/O
                         net (fo=1, routed)           0.018     7.392    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[16]_i_16_n_2
    SLICE_X5Y70          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     7.630 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.658    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1_n_2
    SLICE_X5Y71          CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     7.762 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.032     7.794    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]_i_1_n_14
    SLICE_X5Y71          FDRE                                         r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.562    11.729    design_1_i/VDMA/ddr_to_axis_reader_0/inst/ap_clk
    SLICE_X5Y71          FDRE                                         r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[27]/C
                         clock pessimism              0.116    11.845    
                         clock uncertainty           -0.130    11.715    
    SLICE_X5Y71          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    11.742    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[27]
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.856ns  (logic 3.932ns (67.145%)  route 1.924ns (32.855%))
  Logic Levels:           16  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 11.729 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.815ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.739ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.723     1.930    design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_clk
    SLICE_X13Y37         FDRE                                         r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.029 r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, routed)          0.288     2.317    design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_start
    SLICE_X12Y35         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     2.496 r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/frame_index_V[0]_INST_0/O
                         net (fo=6, routed)           0.555     3.051    design_1_i/VDMA/ddr_to_axis_reader_0/inst/frame_index_V[0]
    SLICE_X8Y64          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.230 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_30/O
                         net (fo=2, routed)           0.046     3.276    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_30_n_2
    SLICE_X8Y64          LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     3.374 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_28/O
                         net (fo=2, routed)           0.166     3.540    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_28_n_2
    SLICE_X9Y64          LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     3.602 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_26/O
                         net (fo=1, routed)           0.156     3.758    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_26_n_2
    SLICE_X8Y65          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.858 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_1/O
                         net (fo=1, routed)           0.249     4.107    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/B[7]
    DSP48E2_X0Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[7]_B2_DATA[7])
                                                      0.195     4.302 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     4.302    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X0Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.092     4.394 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     4.394    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X0Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[38])
                                                      0.737     5.131 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     5.131    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER.U<38>
    DSP48E2_X0Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.059     5.190 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     5.190    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA.U_DATA<38>
    DSP48E2_X0Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.699     5.889 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.889    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.048 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.064    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/PCIN[47]
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     6.762 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     6.762    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X0Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     6.903 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.371     7.274    design_1_i/VDMA/ddr_to_axis_reader_0/inst/data[17]
    SLICE_X5Y70          LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     7.374 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[16]_i_16/O
                         net (fo=1, routed)           0.018     7.392    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[16]_i_16_n_2
    SLICE_X5Y70          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     7.630 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.658    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1_n_2
    SLICE_X5Y71          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     7.755 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.031     7.786    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]_i_1_n_16
    SLICE_X5Y71          FDRE                                         r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.562    11.729    design_1_i/VDMA/ddr_to_axis_reader_0/inst/ap_clk
    SLICE_X5Y71          FDRE                                         r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[25]/C
                         clock pessimism              0.116    11.845    
                         clock uncertainty           -0.130    11.715    
    SLICE_X5Y71          FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027    11.742    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[25]
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -7.786    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 3.972ns (67.863%)  route 1.881ns (32.137%))
  Logic Levels:           16  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 11.730 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.815ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.739ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.723     1.930    design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_clk
    SLICE_X13Y37         FDRE                                         r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.029 r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, routed)          0.288     2.317    design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_start
    SLICE_X12Y35         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     2.496 r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/frame_index_V[0]_INST_0/O
                         net (fo=6, routed)           0.555     3.051    design_1_i/VDMA/ddr_to_axis_reader_0/inst/frame_index_V[0]
    SLICE_X8Y64          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.230 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_30/O
                         net (fo=2, routed)           0.046     3.276    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_30_n_2
    SLICE_X8Y64          LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     3.374 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_28/O
                         net (fo=2, routed)           0.166     3.540    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_28_n_2
    SLICE_X9Y64          LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     3.602 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_26/O
                         net (fo=1, routed)           0.156     3.758    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_26_n_2
    SLICE_X8Y65          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.858 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_1/O
                         net (fo=1, routed)           0.249     4.107    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/B[7]
    DSP48E2_X0Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[7]_B2_DATA[7])
                                                      0.195     4.302 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     4.302    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X0Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.092     4.394 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     4.394    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X0Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[38])
                                                      0.737     5.131 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     5.131    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER.U<38>
    DSP48E2_X0Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.059     5.190 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     5.190    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA.U_DATA<38>
    DSP48E2_X0Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.699     5.889 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.889    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.048 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.064    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/PCIN[47]
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     6.762 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.762    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.141     6.903 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.329     7.232    design_1_i/VDMA/ddr_to_axis_reader_0/inst/data[14]
    SLICE_X5Y69          LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     7.411 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[8]_i_11/O
                         net (fo=1, routed)           0.017     7.428    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[8]_i_11_n_2
    SLICE_X5Y69          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     7.578 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.606    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[8]_i_1_n_2
    SLICE_X5Y70          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.752 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.031     7.783    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1_n_10
    SLICE_X5Y70          FDRE                                         r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.563    11.730    design_1_i/VDMA/ddr_to_axis_reader_0/inst/ap_clk
    SLICE_X5Y70          FDRE                                         r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[23]/C
                         clock pessimism              0.116    11.846    
                         clock uncertainty           -0.130    11.716    
    SLICE_X5Y70          FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    11.743    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[23]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.852ns  (logic 3.971ns (67.857%)  route 1.881ns (32.143%))
  Logic Levels:           16  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 11.730 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.815ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.739ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.723     1.930    design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_clk
    SLICE_X13Y37         FDRE                                         r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.029 r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, routed)          0.288     2.317    design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_start
    SLICE_X12Y35         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     2.496 r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/frame_index_V[0]_INST_0/O
                         net (fo=6, routed)           0.555     3.051    design_1_i/VDMA/ddr_to_axis_reader_0/inst/frame_index_V[0]
    SLICE_X8Y64          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.230 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_30/O
                         net (fo=2, routed)           0.046     3.276    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_30_n_2
    SLICE_X8Y64          LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     3.374 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_28/O
                         net (fo=2, routed)           0.166     3.540    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_28_n_2
    SLICE_X9Y64          LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     3.602 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_26/O
                         net (fo=1, routed)           0.156     3.758    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_26_n_2
    SLICE_X8Y65          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.858 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_1/O
                         net (fo=1, routed)           0.249     4.107    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/B[7]
    DSP48E2_X0Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[7]_B2_DATA[7])
                                                      0.195     4.302 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     4.302    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X0Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.092     4.394 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     4.394    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X0Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[38])
                                                      0.737     5.131 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     5.131    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER.U<38>
    DSP48E2_X0Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.059     5.190 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     5.190    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA.U_DATA<38>
    DSP48E2_X0Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.699     5.889 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.889    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.048 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.064    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/PCIN[47]
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     6.762 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.762    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.141     6.903 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.329     7.232    design_1_i/VDMA/ddr_to_axis_reader_0/inst/data[14]
    SLICE_X5Y69          LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     7.411 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[8]_i_11/O
                         net (fo=1, routed)           0.017     7.428    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[8]_i_11_n_2
    SLICE_X5Y69          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     7.578 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.606    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[8]_i_1_n_2
    SLICE_X5Y70          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     7.751 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1/O[5]
                         net (fo=1, routed)           0.031     7.782    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1_n_12
    SLICE_X5Y70          FDRE                                         r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.563    11.730    design_1_i/VDMA/ddr_to_axis_reader_0/inst/ap_clk
    SLICE_X5Y70          FDRE                                         r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[21]/C
                         clock pessimism              0.116    11.846    
                         clock uncertainty           -0.130    11.716    
    SLICE_X5Y70          FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027    11.743    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[21]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 3.921ns (67.072%)  route 1.925ns (32.928%))
  Logic Levels:           16  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 11.729 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.815ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.739ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.723     1.930    design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_clk
    SLICE_X13Y37         FDRE                                         r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.029 r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, routed)          0.288     2.317    design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_start
    SLICE_X12Y35         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     2.496 r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/frame_index_V[0]_INST_0/O
                         net (fo=6, routed)           0.555     3.051    design_1_i/VDMA/ddr_to_axis_reader_0/inst/frame_index_V[0]
    SLICE_X8Y64          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.230 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_30/O
                         net (fo=2, routed)           0.046     3.276    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_30_n_2
    SLICE_X8Y64          LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     3.374 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_28/O
                         net (fo=2, routed)           0.166     3.540    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_28_n_2
    SLICE_X9Y64          LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     3.602 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_26/O
                         net (fo=1, routed)           0.156     3.758    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_26_n_2
    SLICE_X8Y65          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.858 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_1/O
                         net (fo=1, routed)           0.249     4.107    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/B[7]
    DSP48E2_X0Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[7]_B2_DATA[7])
                                                      0.195     4.302 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     4.302    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X0Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.092     4.394 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     4.394    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X0Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[38])
                                                      0.737     5.131 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     5.131    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER.U<38>
    DSP48E2_X0Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.059     5.190 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     5.190    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA.U_DATA<38>
    DSP48E2_X0Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.699     5.889 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.889    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.048 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.064    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/PCIN[47]
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     6.762 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     6.762    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X0Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     6.903 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.371     7.274    design_1_i/VDMA/ddr_to_axis_reader_0/inst/data[17]
    SLICE_X5Y70          LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     7.374 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[16]_i_16/O
                         net (fo=1, routed)           0.018     7.392    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[16]_i_16_n_2
    SLICE_X5Y70          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     7.630 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.658    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1_n_2
    SLICE_X5Y71          CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     7.744 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.032     7.776    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]_i_1_n_15
    SLICE_X5Y71          FDRE                                         r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.562    11.729    design_1_i/VDMA/ddr_to_axis_reader_0/inst/ap_clk
    SLICE_X5Y71          FDRE                                         r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[26]/C
                         clock pessimism              0.116    11.845    
                         clock uncertainty           -0.130    11.715    
    SLICE_X5Y71          FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027    11.742    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[26]
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 3.955ns (67.757%)  route 1.882ns (32.243%))
  Logic Levels:           16  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 11.730 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.815ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.739ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.723     1.930    design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_clk
    SLICE_X13Y37         FDRE                                         r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.029 r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, routed)          0.288     2.317    design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_start
    SLICE_X12Y35         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     2.496 r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/frame_index_V[0]_INST_0/O
                         net (fo=6, routed)           0.555     3.051    design_1_i/VDMA/ddr_to_axis_reader_0/inst/frame_index_V[0]
    SLICE_X8Y64          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.230 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_30/O
                         net (fo=2, routed)           0.046     3.276    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_30_n_2
    SLICE_X8Y64          LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     3.374 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_28/O
                         net (fo=2, routed)           0.166     3.540    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_28_n_2
    SLICE_X9Y64          LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     3.602 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_26/O
                         net (fo=1, routed)           0.156     3.758    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_26_n_2
    SLICE_X8Y65          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.858 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_1/O
                         net (fo=1, routed)           0.249     4.107    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/B[7]
    DSP48E2_X0Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[7]_B2_DATA[7])
                                                      0.195     4.302 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     4.302    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X0Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.092     4.394 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     4.394    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X0Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[38])
                                                      0.737     5.131 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     5.131    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER.U<38>
    DSP48E2_X0Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.059     5.190 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     5.190    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA.U_DATA<38>
    DSP48E2_X0Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.699     5.889 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.889    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.048 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.064    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/PCIN[47]
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     6.762 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.762    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.141     6.903 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.329     7.232    design_1_i/VDMA/ddr_to_axis_reader_0/inst/data[14]
    SLICE_X5Y69          LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     7.411 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[8]_i_11/O
                         net (fo=1, routed)           0.017     7.428    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[8]_i_11_n_2
    SLICE_X5Y69          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     7.578 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.606    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[8]_i_1_n_2
    SLICE_X5Y70          CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     7.735 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1/O[6]
                         net (fo=1, routed)           0.032     7.767    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1_n_11
    SLICE_X5Y70          FDRE                                         r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.563    11.730    design_1_i/VDMA/ddr_to_axis_reader_0/inst/ap_clk
    SLICE_X5Y70          FDRE                                         r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[22]/C
                         clock pessimism              0.116    11.846    
                         clock uncertainty           -0.130    11.716    
    SLICE_X5Y70          FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027    11.743    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[22]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 3.907ns (67.015%)  route 1.923ns (32.985%))
  Logic Levels:           16  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 11.729 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.815ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.739ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.723     1.930    design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_clk
    SLICE_X13Y37         FDRE                                         r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.029 r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, routed)          0.288     2.317    design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_start
    SLICE_X12Y35         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     2.496 r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/frame_index_V[0]_INST_0/O
                         net (fo=6, routed)           0.555     3.051    design_1_i/VDMA/ddr_to_axis_reader_0/inst/frame_index_V[0]
    SLICE_X8Y64          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.230 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_30/O
                         net (fo=2, routed)           0.046     3.276    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_30_n_2
    SLICE_X8Y64          LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     3.374 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_28/O
                         net (fo=2, routed)           0.166     3.540    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_28_n_2
    SLICE_X9Y64          LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     3.602 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_26/O
                         net (fo=1, routed)           0.156     3.758    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_26_n_2
    SLICE_X8Y65          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.858 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_1/O
                         net (fo=1, routed)           0.249     4.107    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/B[7]
    DSP48E2_X0Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[7]_B2_DATA[7])
                                                      0.195     4.302 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     4.302    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X0Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.092     4.394 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     4.394    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X0Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[38])
                                                      0.737     5.131 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     5.131    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER.U<38>
    DSP48E2_X0Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.059     5.190 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     5.190    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA.U_DATA<38>
    DSP48E2_X0Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.699     5.889 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.889    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.048 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.064    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/PCIN[47]
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     6.762 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     6.762    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X0Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     6.903 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.371     7.274    design_1_i/VDMA/ddr_to_axis_reader_0/inst/data[17]
    SLICE_X5Y70          LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     7.374 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[16]_i_16/O
                         net (fo=1, routed)           0.018     7.392    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[16]_i_16_n_2
    SLICE_X5Y70          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     7.630 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.658    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1_n_2
    SLICE_X5Y71          CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     7.730 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.030     7.760    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]_i_1_n_17
    SLICE_X5Y71          FDRE                                         r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.562    11.729    design_1_i/VDMA/ddr_to_axis_reader_0/inst/ap_clk
    SLICE_X5Y71          FDRE                                         r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]/C
                         clock pessimism              0.116    11.845    
                         clock uncertainty           -0.130    11.715    
    SLICE_X5Y71          FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027    11.742    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 3.935ns (67.670%)  route 1.880ns (32.330%))
  Logic Levels:           16  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 11.730 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.815ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.739ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.723     1.930    design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_clk
    SLICE_X13Y37         FDRE                                         r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.029 r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, routed)          0.288     2.317    design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_start
    SLICE_X12Y35         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     2.496 r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/frame_index_V[0]_INST_0/O
                         net (fo=6, routed)           0.555     3.051    design_1_i/VDMA/ddr_to_axis_reader_0/inst/frame_index_V[0]
    SLICE_X8Y64          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.230 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_30/O
                         net (fo=2, routed)           0.046     3.276    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_30_n_2
    SLICE_X8Y64          LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     3.374 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_28/O
                         net (fo=2, routed)           0.166     3.540    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_28_n_2
    SLICE_X9Y64          LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     3.602 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_26/O
                         net (fo=1, routed)           0.156     3.758    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_26_n_2
    SLICE_X8Y65          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.858 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_1/O
                         net (fo=1, routed)           0.249     4.107    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/B[7]
    DSP48E2_X0Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[7]_B2_DATA[7])
                                                      0.195     4.302 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     4.302    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X0Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.092     4.394 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     4.394    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X0Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[38])
                                                      0.737     5.131 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     5.131    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER.U<38>
    DSP48E2_X0Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.059     5.190 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     5.190    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA.U_DATA<38>
    DSP48E2_X0Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.699     5.889 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.889    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.048 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.064    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/PCIN[47]
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     6.762 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.762    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.141     6.903 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.329     7.232    design_1_i/VDMA/ddr_to_axis_reader_0/inst/data[14]
    SLICE_X5Y69          LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     7.411 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[8]_i_11/O
                         net (fo=1, routed)           0.017     7.428    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[8]_i_11_n_2
    SLICE_X5Y69          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     7.578 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.606    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[8]_i_1_n_2
    SLICE_X5Y70          CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     7.715 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1/O[4]
                         net (fo=1, routed)           0.030     7.745    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1_n_13
    SLICE_X5Y70          FDRE                                         r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.563    11.730    design_1_i/VDMA/ddr_to_axis_reader_0/inst/ap_clk
    SLICE_X5Y70          FDRE                                         r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[20]/C
                         clock pessimism              0.116    11.846    
                         clock uncertainty           -0.130    11.716    
    SLICE_X5Y70          FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    11.743    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[20]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                  3.998    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 3.930ns (67.619%)  route 1.882ns (32.381%))
  Logic Levels:           16  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 11.730 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.815ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.739ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.723     1.930    design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_clk
    SLICE_X13Y37         FDRE                                         r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.029 r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, routed)          0.288     2.317    design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_start
    SLICE_X12Y35         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     2.496 r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/frame_index_V[0]_INST_0/O
                         net (fo=6, routed)           0.555     3.051    design_1_i/VDMA/ddr_to_axis_reader_0/inst/frame_index_V[0]
    SLICE_X8Y64          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.230 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_30/O
                         net (fo=2, routed)           0.046     3.276    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_30_n_2
    SLICE_X8Y64          LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     3.374 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_28/O
                         net (fo=2, routed)           0.166     3.540    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_28_n_2
    SLICE_X9Y64          LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     3.602 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_26/O
                         net (fo=1, routed)           0.156     3.758    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_26_n_2
    SLICE_X8Y65          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.858 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_1/O
                         net (fo=1, routed)           0.249     4.107    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/B[7]
    DSP48E2_X0Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[7]_B2_DATA[7])
                                                      0.195     4.302 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     4.302    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X0Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.092     4.394 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     4.394    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X0Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[38])
                                                      0.737     5.131 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     5.131    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER.U<38>
    DSP48E2_X0Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.059     5.190 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     5.190    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA.U_DATA<38>
    DSP48E2_X0Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.699     5.889 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.889    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.048 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.064    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/PCIN[47]
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     6.762 f  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.762    design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.141     6.903 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.329     7.232    design_1_i/VDMA/ddr_to_axis_reader_0/inst/data[14]
    SLICE_X5Y69          LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     7.411 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[8]_i_11/O
                         net (fo=1, routed)           0.017     7.428    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[8]_i_11_n_2
    SLICE_X5Y69          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     7.578 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.606    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[8]_i_1_n_2
    SLICE_X5Y70          CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     7.710 r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.032     7.742    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1_n_14
    SLICE_X5Y70          FDRE                                         r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.563    11.730    design_1_i/VDMA/ddr_to_axis_reader_0/inst/ap_clk
    SLICE_X5Y70          FDRE                                         r  design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[19]/C
                         clock pessimism              0.116    11.846    
                         clock uncertainty           -0.130    11.716    
    SLICE_X5Y70          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    11.743    design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[19]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  4.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.070ns (38.251%)  route 0.113ns (61.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.597ns (routing 0.739ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.815ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.597     1.764    design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X28Y80         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     1.834 r  design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.113     1.947    design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[7]
    SLICE_X27Y79         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.833     2.040    design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X27Y79         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism             -0.158     1.882    
    SLICE_X27Y79         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     1.937    design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.073ns (39.674%)  route 0.111ns (60.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.597ns (routing 0.739ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.815ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.597     1.764    design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X28Y80         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     1.837 r  design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/Q
                         net (fo=1, routed)           0.111     1.948    design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[6]
    SLICE_X27Y79         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.833     2.040    design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X27Y79         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism             -0.158     1.882    
    SLICE_X27Y79         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     1.937    design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.070ns (31.818%)  route 0.150ns (68.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.603ns (routing 0.739ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.815ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.603     1.770    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X21Y70         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y70         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     1.840 r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[0]/Q
                         net (fo=3, routed)           0.150     1.990    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/DIA0
    SLICE_X24Y70         RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.851     2.058    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X24Y70         RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.158     1.900    
    SLICE_X24Y70         RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.079     1.979    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.113ns (47.881%)  route 0.123ns (52.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.602ns (routing 0.739ns, distribution 0.863ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.815ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.602     1.769    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X28Y66         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     1.839 r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/Q
                         net (fo=5, routed)           0.084     1.923    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[0]
    SLICE_X29Y66         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.043     1.966 r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[2]_i_1/O
                         net (fo=1, routed)           0.039     2.005    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_2[2]
    SLICE_X29Y66         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.893     2.100    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X29Y66         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
                         clock pessimism             -0.161     1.939    
    SLICE_X29Y66         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.053     1.992    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/axis_to_ddr_writer_0/inst/inputStream_V_0_payload_B_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.069ns (43.949%)  route 0.088ns (56.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.553ns (routing 0.739ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.815ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.553     1.720    design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X16Y13         FDRE                                         r  design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y13         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.069     1.789 r  design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/Q
                         net (fo=2, routed)           0.088     1.877    design_1_i/VDMA/axis_to_ddr_writer_0/inst/inputStream_V_TDATA[6]
    SLICE_X15Y13         FDRE                                         r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/inputStream_V_0_payload_B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.758     1.965    design_1_i/VDMA/axis_to_ddr_writer_0/inst/ap_clk
    SLICE_X15Y13         FDRE                                         r  design_1_i/VDMA/axis_to_ddr_writer_0/inst/inputStream_V_0_payload_B_reg[6]/C
                         clock pessimism             -0.154     1.811    
    SLICE_X15Y13         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     1.864    design_1_i/VDMA/axis_to_ddr_writer_0/inst/inputStream_V_0_payload_B_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.038ns (47.500%)  route 0.042ns (52.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    1.015ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.904ns (routing 0.423ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.477ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       0.904     1.015    design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X4Y64          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.053 r  design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[26]/Q
                         net (fo=8, routed)           0.042     1.095    design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[26]
    SLICE_X4Y63          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.031     1.169    design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X4Y63          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[58]/C
                         clock pessimism             -0.136     1.033    
    SLICE_X4Y63          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.080    design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.072ns (38.919%)  route 0.113ns (61.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.606ns (routing 0.739ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.815ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.606     1.773    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X24Y70         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y70         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.072     1.845 r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/Q
                         net (fo=1, routed)           0.113     1.958    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[22]
    SLICE_X23Y68         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.839     2.046    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X23Y68         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
                         clock pessimism             -0.158     1.888    
    SLICE_X23Y68         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     1.943    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.070ns (38.889%)  route 0.110ns (61.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.560ns (routing 0.739ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.815ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.560     1.727    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X24Y54         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y54         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.070     1.797 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/Q
                         net (fo=1, routed)           0.110     1.907    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[13]
    SLICE_X22Y53         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.783     1.990    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X22Y53         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                         clock pessimism             -0.154     1.836    
    SLICE_X22Y53         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.055     1.891    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.073ns (32.589%)  route 0.151ns (67.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.589ns (routing 0.739ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.815ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.589     1.756    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X21Y69         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y69         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.829 r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[3]/Q
                         net (fo=3, routed)           0.151     1.980    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/DIB1
    SLICE_X24Y70         RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.851     2.058    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X24Y70         RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.158     1.900    
    SLICE_X24Y70         RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.064     1.964    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/wreq_handling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/could_multi_bursts.sect_handling_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.101ns (51.795%)  route 0.094ns (48.205%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.496ns (routing 0.739ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.815ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.496     1.663    design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/ap_clk
    SLICE_X0Y18          FDRE                                         r  design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/wreq_handling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.736 r  design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/wreq_handling_reg/Q
                         net (fo=9, routed)           0.066     1.802    design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/wreq_handling_reg_n_2
    SLICE_X2Y18          LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.028     1.830 r  design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/could_multi_bursts.sect_handling_i_1/O
                         net (fo=1, routed)           0.028     1.858    design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/could_multi_bursts.sect_handling_i_1_n_2
    SLICE_X2Y18          FDRE                                         r  design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/could_multi_bursts.sect_handling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.736     1.943    design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/ap_clk
    SLICE_X2Y18          FDRE                                         r  design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/could_multi_bursts.sect_handling_reg/C
                         clock pessimism             -0.155     1.788    
    SLICE_X2Y18          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     1.841    design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/could_multi_bursts.sect_handling_reg
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.003         10.000      6.997      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.003         10.000      6.997      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.003         10.000      6.997      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK     n/a            3.003         10.000      6.997      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK     n/a            3.003         10.000      6.997      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y1   design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y1   design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y3   design_1_i/VDMA/axis_to_ddr_writer_0/inst/buffer_U/axis_to_ddr_writebkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y3   design_1_i/VDMA/axis_to_ddr_writer_0/inst/buffer_U/axis_to_ddr_writebkb_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y18  design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP3WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Fast    PS8/SAXIGP3WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Fast    PS8/SAXIGP3RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/SAXIGP3WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_gen_25M_24M/inst/clk_in1
  To Clock:  design_1_i/clk_gen_25M_24M/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_gen_25M_24M/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_gen_25M_24M/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X0Y0  design_1_i/clk_gen_25M_24M/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y0  design_1_i/clk_gen_25M_24M/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y0  design_1_i/clk_gen_25M_24M/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y0  design_1_i/clk_gen_25M_24M/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y0  design_1_i/clk_gen_25M_24M/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.832 }
Period(ns):         41.665
Sources:            { design_1_i/clk_gen_25M_24M/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period  n/a     BUFGCE/I            n/a            1.499         41.665      40.166     BUFGCE_X0Y2  design_1_i/clk_gen_25M_24M/inst/clkout2_buf/I
Min Period  n/a     MMCME4_ADV/CLKOUT1  n/a            1.250         41.665      40.415     MMCM_X0Y0    design_1_i/clk_gen_25M_24M/inst/mmcme4_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       68.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { design_1_i/clk_gen_25M_24M/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I             n/a            1.499         70.000      68.501     BUFGCE_X0Y20  design_1_i/clk_gen_25M_24M/inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.250         70.000      68.750     MMCM_X0Y0     design_1_i/clk_gen_25M_24M/inst/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.250         70.000      68.750     MMCM_X0Y0     design_1_i/clk_gen_25M_24M/inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack      999.421ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.421ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.606ns  (logic 0.095ns (15.677%)  route 0.511ns (84.323%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDRE                         0.000     0.000 r  design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X19Y0          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.095 r  design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.511     0.606    design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X18Y0          FDRE                                         r  design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X18Y0          FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027  1000.027    design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                       1000.027    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                999.421    

Slack (MET) :             999.526ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.501ns  (logic 0.093ns (18.563%)  route 0.408ns (81.437%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y8          FDRE                         0.000     0.000 r  design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X20Y8          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.408     0.501    design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X20Y8          FDRE                                         r  design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X20Y8          FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027  1000.027    design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                       1000.027    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                999.526    

Slack (MET) :             999.587ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.440ns  (logic 0.096ns (21.818%)  route 0.344ns (78.182%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE                         0.000     0.000 r  design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X20Y13         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.344     0.440    design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X20Y13         FDRE                                         r  design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X20Y13         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027  1000.027    design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                       1000.027    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                999.587    

Slack (MET) :             999.601ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.426ns  (logic 0.097ns (22.770%)  route 0.329ns (77.230%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE                         0.000     0.000 r  design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X20Y11         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     0.097 r  design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.329     0.426    design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X20Y11         FDRE                                         r  design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X20Y11         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027  1000.027    design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                       1000.027    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                999.601    

Slack (MET) :             999.623ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.404ns  (logic 0.096ns (23.762%)  route 0.308ns (76.238%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE                         0.000     0.000 r  design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X20Y2          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.308     0.404    design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X19Y4          FDRE                                         r  design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X19Y4          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027  1000.027    design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                       1000.027    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                999.623    

Slack (MET) :             999.628ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.399ns  (logic 0.094ns (23.559%)  route 0.305ns (76.441%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y7          FDRE                         0.000     0.000 r  design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X20Y7          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.094 r  design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.305     0.399    design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X20Y7          FDRE                                         r  design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X20Y7          FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027  1000.027    design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                       1000.027    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                999.628    

Slack (MET) :             999.631ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.396ns  (logic 0.096ns (24.242%)  route 0.300ns (75.758%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y12         FDRE                         0.000     0.000 r  design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X19Y12         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.300     0.396    design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X19Y9          FDRE                                         r  design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X19Y9          FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027  1000.027    design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                       1000.027    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                999.631    

Slack (MET) :             999.635ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.392ns  (logic 0.096ns (24.490%)  route 0.296ns (75.510%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDRE                         0.000     0.000 r  design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X19Y3          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.296     0.392    design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X19Y3          FDRE                                         r  design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X19Y3          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027  1000.027    design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                       1000.027    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                999.635    

Slack (MET) :             999.636ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.391ns  (logic 0.096ns (24.552%)  route 0.295ns (75.448%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y9          FDRE                         0.000     0.000 r  design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X21Y9          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.295     0.391    design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X20Y9          FDRE                                         r  design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X20Y9          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027  1000.027    design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                       1000.027    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                999.636    

Slack (MET) :             999.671ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.356ns  (logic 0.098ns (27.528%)  route 0.258ns (72.472%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE                         0.000     0.000 r  design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X20Y0          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.258     0.356    design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X20Y0          FDRE                                         r  design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X20Y0          FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027  1000.027    design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                       1000.027    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                999.671    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.258ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.211ns (14.572%)  route 1.237ns (85.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 11.773 - 10.000 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.817ns (routing 0.815ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.739ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.817     2.024    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y68         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y68         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.120 f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.320     2.440    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X21Y68         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     2.555 f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.917     3.472    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y68         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.606    11.773    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y68         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.158    11.931    
                         clock uncertainty           -0.130    11.802    
    SLICE_X25Y68         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    11.730    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                  8.258    

Slack (MET) :             8.258ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.211ns (14.572%)  route 1.237ns (85.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 11.773 - 10.000 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.817ns (routing 0.815ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.739ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.817     2.024    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y68         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y68         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.120 f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.320     2.440    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X21Y68         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     2.555 f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.917     3.472    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y68         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.606    11.773    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y68         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.158    11.931    
                         clock uncertainty           -0.130    11.802    
    SLICE_X25Y68         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072    11.730    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                  8.258    

Slack (MET) :             8.258ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.211ns (14.572%)  route 1.237ns (85.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 11.773 - 10.000 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.817ns (routing 0.815ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.739ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.817     2.024    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y68         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y68         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.120 f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.320     2.440    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X21Y68         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     2.555 f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.917     3.472    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y68         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.606    11.773    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y68         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.158    11.931    
                         clock uncertainty           -0.130    11.802    
    SLICE_X25Y68         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072    11.730    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                  8.258    

Slack (MET) :             8.258ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.211ns (14.572%)  route 1.237ns (85.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 11.773 - 10.000 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.817ns (routing 0.815ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.739ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.817     2.024    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y68         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y68         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.120 f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.320     2.440    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X21Y68         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     2.555 f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.917     3.472    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y68         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.606    11.773    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y68         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.158    11.931    
                         clock uncertainty           -0.130    11.802    
    SLICE_X25Y68         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072    11.730    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                  8.258    

Slack (MET) :             8.258ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.211ns (14.572%)  route 1.237ns (85.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 11.773 - 10.000 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.817ns (routing 0.815ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.739ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.817     2.024    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y68         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y68         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.120 f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.320     2.440    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X21Y68         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     2.555 f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.917     3.472    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y68         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.606    11.773    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y68         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.158    11.931    
                         clock uncertainty           -0.130    11.802    
    SLICE_X25Y68         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.072    11.730    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                  8.258    

Slack (MET) :             8.258ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.211ns (14.572%)  route 1.237ns (85.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 11.773 - 10.000 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.817ns (routing 0.815ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.739ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.817     2.024    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y68         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y68         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.120 f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.320     2.440    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X21Y68         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     2.555 f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.917     3.472    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y68         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.606    11.773    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y68         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.158    11.931    
                         clock uncertainty           -0.130    11.802    
    SLICE_X25Y68         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.072    11.730    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                  8.258    

Slack (MET) :             8.361ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.211ns (15.735%)  route 1.130ns (84.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.769ns = ( 11.769 - 10.000 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.817ns (routing 0.815ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.739ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.817     2.024    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y68         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y68         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.120 f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.320     2.440    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X21Y68         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     2.555 f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.810     3.365    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X25Y67         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.602    11.769    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X25Y67         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.158    11.927    
                         clock uncertainty           -0.130    11.798    
    SLICE_X25Y67         FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.072    11.726    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.726    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  8.361    

Slack (MET) :             8.361ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.211ns (15.735%)  route 1.130ns (84.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.769ns = ( 11.769 - 10.000 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.817ns (routing 0.815ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.739ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.817     2.024    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y68         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y68         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.120 f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.320     2.440    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X21Y68         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     2.555 f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.810     3.365    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X25Y67         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.602    11.769    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X25Y67         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.158    11.927    
                         clock uncertainty           -0.130    11.798    
    SLICE_X25Y67         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    11.726    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.726    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  8.361    

Slack (MET) :             8.361ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.211ns (15.735%)  route 1.130ns (84.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.769ns = ( 11.769 - 10.000 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.817ns (routing 0.815ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.739ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.817     2.024    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y68         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y68         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.120 f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.320     2.440    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X21Y68         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     2.555 f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.810     3.365    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X25Y67         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.602    11.769    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X25Y67         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.158    11.927    
                         clock uncertainty           -0.130    11.798    
    SLICE_X25Y67         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    11.726    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.726    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  8.361    

Slack (MET) :             8.361ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.211ns (15.735%)  route 1.130ns (84.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.769ns = ( 11.769 - 10.000 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.817ns (routing 0.815ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.739ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.817     2.024    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y68         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y68         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.120 f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.320     2.440    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X21Y68         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     2.555 f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.810     3.365    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X25Y67         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.602    11.769    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X25Y67         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.158    11.927    
                         clock uncertainty           -0.130    11.798    
    SLICE_X25Y67         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072    11.726    design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.726    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  8.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.060ns (32.787%)  route 0.123ns (67.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.928ns (routing 0.423ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.477ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       0.928     1.039    design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y79         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.077 f  design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.105    design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X28Y79         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     1.127 f  design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.095     1.222    design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X26Y79         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.061     1.199    design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y79         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.107     1.092    
    SLICE_X26Y79         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.072    design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.075ns (34.404%)  route 0.143ns (65.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.907ns (routing 0.423ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.477ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       0.907     1.018    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y83         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.058 f  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.046     1.104    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y83         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.139 f  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.097     1.236    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X9Y83          FDPE                                         f  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.039     1.177    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y83          FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.107     1.070    
    SLICE_X9Y83          FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     1.050    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.075ns (34.404%)  route 0.143ns (65.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.907ns (routing 0.423ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.477ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       0.907     1.018    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y83         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.058 f  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.046     1.104    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y83         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.139 f  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.097     1.236    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X9Y83          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.039     1.177    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y83          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.107     1.070    
    SLICE_X9Y83          FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.050    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.075ns (34.404%)  route 0.143ns (65.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.907ns (routing 0.423ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.477ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       0.907     1.018    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y83         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.058 f  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.046     1.104    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y83         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.139 f  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.097     1.236    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X9Y83          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.039     1.177    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y83          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.107     1.070    
    SLICE_X9Y83          FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.050    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.075ns (34.404%)  route 0.143ns (65.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.907ns (routing 0.423ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.477ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       0.907     1.018    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y83         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.058 f  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.046     1.104    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y83         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.139 f  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.097     1.236    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X9Y83          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.039     1.177    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y83          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.107     1.070    
    SLICE_X9Y83          FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.050    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.075ns (34.404%)  route 0.143ns (65.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.907ns (routing 0.423ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.477ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       0.907     1.018    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y83         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.058 f  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.046     1.104    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y83         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.139 f  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.097     1.236    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X9Y83          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.039     1.177    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y83          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.107     1.070    
    SLICE_X9Y83          FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.050    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.075ns (34.562%)  route 0.142ns (65.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.907ns (routing 0.423ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.477ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       0.907     1.018    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y83         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.058 f  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.046     1.104    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y83         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.139 f  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.096     1.235    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X9Y83          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.037     1.175    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y83          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.107     1.068    
    SLICE_X9Y83          FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.048    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.075ns (34.562%)  route 0.142ns (65.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.907ns (routing 0.423ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.477ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       0.907     1.018    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y83         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.058 f  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.046     1.104    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y83         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.139 f  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.096     1.235    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X9Y83          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.037     1.175    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y83          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.107     1.068    
    SLICE_X9Y83          FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.048    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.075ns (34.562%)  route 0.142ns (65.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.907ns (routing 0.423ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.477ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       0.907     1.018    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y83         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.058 f  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.046     1.104    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y83         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.139 f  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.096     1.235    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X9Y83          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.037     1.175    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y83          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.107     1.068    
    SLICE_X9Y83          FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.048    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.075ns (34.562%)  route 0.142ns (65.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.907ns (routing 0.423ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.477ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       0.907     1.018    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y83         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.058 f  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.046     1.104    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y83         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.139 f  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.096     1.235    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X9Y83          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14764, routed)       1.037     1.175    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y83          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.107     1.068    
    SLICE_X9Y83          FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.048    design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.187    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pl_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        9.505ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.505ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.522ns  (logic 0.094ns (18.008%)  route 0.428ns (81.992%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1                                       0.000     0.000 r  design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X19Y1          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.094 r  design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.428     0.522    design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X22Y1          FDRE                                         r  design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y1          FDRE (Setup_fdre_C_D)        0.027    10.027    design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  9.505    

Slack (MET) :             9.556ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.471ns  (logic 0.095ns (20.170%)  route 0.376ns (79.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1                                       0.000     0.000 r  design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X19Y1          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.376     0.471    design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X23Y1          FDRE                                         r  design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y1          FDRE (Setup_fdre_C_D)        0.027    10.027    design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  9.556    

Slack (MET) :             9.591ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.436ns  (logic 0.096ns (22.018%)  route 0.340ns (77.982%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1                                       0.000     0.000 r  design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X19Y1          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.340     0.436    design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X22Y1          FDRE                                         r  design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y1          FDRE (Setup_fdre_C_D)        0.027    10.027    design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  9.591    

Slack (MET) :             9.596ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.431ns  (logic 0.096ns (22.274%)  route 0.335ns (77.726%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13                                      0.000     0.000 r  design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X21Y13         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.335     0.431    design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X22Y12         FDRE                                         r  design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y12         FDRE (Setup_fdre_C_D)        0.027    10.027    design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  9.596    

Slack (MET) :             9.602ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.425ns  (logic 0.095ns (22.353%)  route 0.330ns (77.647%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y4                                       0.000     0.000 r  design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X19Y4          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.330     0.425    design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X22Y1          FDRE                                         r  design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y1          FDRE (Setup_fdre_C_D)        0.027    10.027    design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  9.602    

Slack (MET) :             9.606ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.421ns  (logic 0.097ns (23.040%)  route 0.324ns (76.960%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12                                      0.000     0.000 r  design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X20Y12         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     0.097 r  design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.324     0.421    design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X21Y13         FDRE                                         r  design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y13         FDRE (Setup_fdre_C_D)        0.027    10.027    design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  9.606    

Slack (MET) :             9.616ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.411ns  (logic 0.098ns (23.844%)  route 0.313ns (76.156%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1                                       0.000     0.000 r  design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X19Y1          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.313     0.411    design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X22Y1          FDRE                                         r  design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y1          FDRE (Setup_fdre_C_D)        0.027    10.027    design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  9.616    

Slack (MET) :             9.618ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.409ns  (logic 0.094ns (22.983%)  route 0.315ns (77.017%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12                                      0.000     0.000 r  design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X20Y12         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.094 r  design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.315     0.409    design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X20Y11         FDRE                                         r  design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X20Y11         FDRE (Setup_fdre_C_D)        0.027    10.027    design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  9.618    

Slack (MET) :             9.644ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.383ns  (logic 0.097ns (25.326%)  route 0.286ns (74.674%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7                                       0.000     0.000 r  design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X21Y7          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.286     0.383    design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X20Y7          FDRE                                         r  design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X20Y7          FDRE (Setup_fdre_C_D)        0.027    10.027    design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  9.644    

Slack (MET) :             9.650ns  (required time - arrival time)
  Source:                 design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.377ns  (logic 0.093ns (24.668%)  route 0.284ns (75.332%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12                                      0.000     0.000 r  design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X20Y12         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.284     0.377    design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X22Y12         FDRE                                         r  design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y12         FDRE (Setup_fdre_C_D)        0.027    10.027    design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  9.650    





