Coverage Report by instance with details

=================================================================================
=== Instance: /\top#DUT /apb4_master_bridge
=== Design Unit: work.APB4_MASTER_BRIDGE
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        19         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\top#DUT /apb4_master_bridge

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../RTL/APB4_MASTER_BRIDGE.v
------------------------------------IF Branch------------------------------------
    38                                       975     Count coming in to IF
    38              1                         19         if (!PRESETn)
    40              1                        956         else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    45                                      1832     Count coming in to CASE
    46              1                        254             IDLE : begin
    53              1                        379             SETUP : ns = ACCESS;
    55              1                       1197             ACCESS : begin
    63              1                          2             default : ns = IDLE;
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    47                                       254     Count coming in to IF
    47              1                        103                 if (TRANSFER)
    49              1                        151                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                      1197     Count coming in to IF
    56              1                        514                 if (!PREADY_DECODER)
    58              1                        381                 else if (TRANSFER)
    60              1                        302                 else
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    68                                      1515     Count coming in to CASE
    69              1                        261             IDLE : begin
    77              1                        420             SETUP : begin
    85              1                        833             ACCESS : begin
    93              1                          1             default : begin
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    81                                       420     Count coming in to IF
    81              1                        247                 PSTRB   = (PWRITE_BUS)? PSTRB_BUS : 0;
    81              2                        173                 PSTRB   = (PWRITE_BUS)? PSTRB_BUS : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    89                                       833     Count coming in to IF
    89              1                        495                 PSTRB   = (PWRITE_BUS)? PSTRB_BUS : 0;
    89              2                        338                 PSTRB   = (PWRITE_BUS)? PSTRB_BUS : 0;
Branch totals: 2 hits of 2 branches = 100.00%


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       3         3         0   100.00%
    FSM Transitions                  5         5         0   100.00%

================================FSM Details================================

FSM Coverage for instance /\top#DUT /apb4_master_bridge --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  46                IDLE                   0
  53               SETUP                   1
  55              ACCESS                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                 138          
                   SETUP                 211          
                  ACCESS                 625          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  48                   0                  97          IDLE -> SETUP                 
  53                   1                 209          SETUP -> ACCESS               
  39                   2                   2          SETUP -> IDLE                 
  61                   3                  95          ACCESS -> IDLE                
  59                   4                 114          ACCESS -> SETUP               


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   3         3         0   100.00%
        FSM Transitions              5         5         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      36        36         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\top#DUT /apb4_master_bridge --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../RTL/APB4_MASTER_BRIDGE.v
    1                                                module APB4_MASTER_BRIDGE #(
    2                                                    parameter  DATA_WIDTH = 32,
    3                                                    parameter  ADDR_WIDTH = 32,
    4                                                    localparam STRB_WIDTH = DATA_WIDTH/8
    5                                                ) (
    6                                                    input       wire                                PCLK,
    7                                                    input       wire                                PRESETn,
    8                                                    input       wire                                TRANSFER,
    9                                                    input       wire        [ADDR_WIDTH-1:0]        PADDR_BUS,
    10                                                   input       wire                                PWRITE_BUS,
    11                                                   input       wire        [DATA_WIDTH-1:0]        PWDATA_BUS,
    12                                                   input       wire        [STRB_WIDTH-1:0]        PSTRB_BUS,
    13                                                   input       wire                                PREADY_DECODER,
    14                                                   input       wire        [DATA_WIDTH-1:0]        PRDATA_DECODER,
    15                                                   input       wire                                PSLVERR_DECODER,
    16                                                   output      reg         [ADDR_WIDTH-1:0]        PADDR,
    17                                                   output      reg                                 PWRITE,
    18                                                   output      reg         [DATA_WIDTH-1:0]        PWDATA,
    19                                                   output      reg         [STRB_WIDTH-1:0]        PSTRB,
    20                                                   output      reg                                 PSELx,
    21                                                   output      reg                                 PENABLE,
    22                                                   output      wire                                PREADY,
    23                                                   output      wire        [DATA_WIDTH-1:0]        PRDATA,
    24                                                   output      wire                                PSLVERR
    25                                               );
    26                                               
    27                                               localparam  IDLE   = 2'b00,
    28                                                           SETUP  = 2'b01,
    29                                                           ACCESS = 2'b10;
    30                                               
    31                                               reg [1:0] cs, ns;
    32                                               
    33                                               assign PREADY  = PREADY_DECODER;
    34                                               assign PRDATA  = PRDATA_DECODER;
    35                                               assign PSLVERR = PSLVERR_DECODER;
    36                                               
    37              1                        975     always @(posedge PCLK) begin
    38                                                   if (!PRESETn)
    39              1                         19             cs <= IDLE;
    40                                                   else
    41              1                        956             cs <= ns;
    42                                               end
    43                                               
    44              1                       1832     always @(*) begin
    45                                                   case (cs)
    46                                                       IDLE : begin
    47                                                           if (TRANSFER)
    48              1                        103                     ns = SETUP;
    49                                                           else
    50              1                        151                     ns = IDLE;
    51                                                       end
    52                                               
    53              1                        379             SETUP : ns = ACCESS;
    54                                               
    55                                                       ACCESS : begin
    56                                                           if (!PREADY_DECODER)
    57              1                        514                     ns = ACCESS;
    58                                                           else if (TRANSFER)
    59              1                        381                     ns = SETUP;
    60                                                           else
    61              1                        302                     ns = IDLE;
    62                                                       end
    63              1                          2             default : ns = IDLE;
    64                                                   endcase
    65                                               end
    66                                               
    67              1                       1515     always @(*) begin
    68                                                   case (cs)
    69                                                       IDLE : begin
    70              1                        261                 PADDR   = 0;
    71              1                        261                 PWRITE  = 0;
    72              1                        261                 PWDATA  = 0;
    73              1                        261                 PSTRB   = 0;
    74              1                        261                 PSELx   = 0;
    75              1                        261                 PENABLE = 0;
    76                                                       end
    77                                                       SETUP : begin
    78              1                        420                 PADDR   = PADDR_BUS;
    79              1                        420                 PWRITE  = PWRITE_BUS;
    80              1                        420                 PWDATA  = PWDATA_BUS;
    81              1                        420                 PSTRB   = (PWRITE_BUS)? PSTRB_BUS : 0;
    82              1                        420                 PSELx   = PADDR_BUS[ADDR_WIDTH-1];
    83              1                        420                 PENABLE = 0;
    84                                                       end
    85                                                       ACCESS : begin
    86              1                        833                 PADDR   = PADDR_BUS;
    87              1                        833                 PWRITE  = PWRITE_BUS;
    88              1                        833                 PWDATA  = PWDATA_BUS;
    89              1                        833                 PSTRB   = (PWRITE_BUS)? PSTRB_BUS : 0;
    90              1                        833                 PSELx   = PADDR_BUS[ADDR_WIDTH-1];
    91              1                        833                 PENABLE = 1;
    92                                                       end
    93                                                       default : begin
    94              1                          1                 PADDR   = 0;
    95              1                          1                 PWRITE  = 0;
    96              1                          1                 PWDATA  = 0;
    97              1                          1                 PSTRB   = 0;
    98              1                          1                 PSELx   = 0;
    99              1                          1                 PENABLE = 0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        430       426         4    99.06%

================================Toggle Details================================

Toggle Coverage for instance /\top#DUT /apb4_master_bridge --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       PADDR[31-0]           1           1      100.00 
                                   PADDR_BUS[0-31]           1           1      100.00 
                                              PCLK           1           1      100.00 
                                           PENABLE           1           1      100.00 
                                      PRDATA[0-31]           1           1      100.00 
                              PRDATA_DECODER[0-31]           1           1      100.00 
                                            PREADY           1           1      100.00 
                                    PREADY_DECODER           1           1      100.00 
                                           PRESETn           1           1      100.00 
                                             PSELx           1           1      100.00 
                                           PSLVERR           0           0        0.00 
                                   PSLVERR_DECODER           0           0        0.00 
                                        PSTRB[3-0]           1           1      100.00 
                                    PSTRB_BUS[0-3]           1           1      100.00 
                                      PWDATA[31-0]           1           1      100.00 
                                  PWDATA_BUS[0-31]           1           1      100.00 
                                            PWRITE           1           1      100.00 
                                        PWRITE_BUS           1           1      100.00 
                                          TRANSFER           1           1      100.00 
                                           cs[1-0]           1           1      100.00 
                                           ns[1-0]           1           1      100.00 

Total Node Count     =        215 
Toggled Node Count   =        213 
Untoggled Node Count =          2 

Toggle Coverage      =      99.06% (426 of 430 bins)

=================================================================================
=== Instance: /\top#DUT /apb4_decoder
=== Design Unit: work.APB4_DECODER
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\top#DUT /apb4_decoder

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../RTL/APB4_DECODER.v
------------------------------------CASE Branch------------------------------------
    19                                      1477     Count coming in to CASE
    20              1                        658             1'b0 : begin
    27              1                        817             1'b1 : begin
    34              1                          2             default : begin
Branch totals: 3 hits of 3 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16        16         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\top#DUT /apb4_decoder --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../RTL/APB4_DECODER.v
    1                                                module APB4_DECODER #(
    2                                                    parameter DATA_WIDTH = 32
    3                                                ) (
    4                                                    input       wire                                PSELx,
    5                                                    input       wire        [DATA_WIDTH-1:0]        PRDATA0,
    6                                                    input       wire        [DATA_WIDTH-1:0]        PRDATA1,
    7                                                    input       wire                                PREADY0,
    8                                                    input       wire                                PREADY1,
    9                                                    input       wire                                PSLVERR0,
    10                                                   input       wire                                PSLVERR1,
    11                                                   output      reg                                 PSEL0,
    12                                                   output      reg                                 PSEL1,
    13                                                   output      reg         [DATA_WIDTH-1:0]        PRDATA,
    14                                                   output      reg                                 PREADY,
    15                                                   output      reg                                 PSLVERR
    16                                               );
    17                                               
    18              1                       1477     always @(*) begin
    19                                                   case (PSELx)
    20                                                       1'b0 : begin
    21              1                        658                 PSEL0   = 1;
    22              1                        658                 PSEL1   = 0;
    23              1                        658                 PRDATA  = PRDATA0;
    24              1                        658                 PREADY  = PREADY0;
    25              1                        658                 PSLVERR = PSLVERR0;
    26                                                       end
    27                                                       1'b1 : begin
    28              1                        817                 PSEL0   = 0;
    29              1                        817                 PSEL1   = 1;
    30              1                        817                 PRDATA  = PRDATA1;
    31              1                        817                 PREADY  = PREADY1;
    32              1                        817                 PSLVERR = PSLVERR1;
    33                                                       end
    34                                                       default : begin
    35              1                          2                 PSEL0   = 0;
    36              1                          2                 PSEL1   = 0;
    37              1                          2                 PRDATA  = 0;
    38              1                          2                 PREADY  = 0;
    39              1                          2                 PSLVERR = 0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        210       204         6    97.14%

================================Toggle Details================================

Toggle Coverage for instance /\top#DUT /apb4_decoder --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                      PRDATA[31-0]           1           1      100.00 
                                     PRDATA0[0-31]           1           1      100.00 
                                     PRDATA1[0-31]           1           1      100.00 
                                            PREADY           1           1      100.00 
                                           PREADY0           1           1      100.00 
                                           PREADY1           1           1      100.00 
                                             PSEL0           1           1      100.00 
                                             PSEL1           1           1      100.00 
                                             PSELx           1           1      100.00 
                                           PSLVERR           0           0        0.00 
                                          PSLVERR0           0           0        0.00 
                                          PSLVERR1           0           0        0.00 

Total Node Count     =        105 
Toggled Node Count   =        102 
Untoggled Node Count =          3 

Toggle Coverage      =      97.14% (204 of 210 bins)

=================================================================================
=== Instance: /\top#DUT /apb4_regfile_slv0
=== Design Unit: work.APB4_REGFILE_SLV0
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        44        42         2    95.45%

================================Branch Details================================

Branch Coverage for instance /\top#DUT /apb4_regfile_slv0

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../RTL/APB4_REGFILE_SLV0.v
------------------------------------IF Branch------------------------------------
    46                                      1885     Count coming in to IF
    46              1                        585         if (PSEL0 && PENABLE) begin
    52              1                       1300         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    47                                       585     Count coming in to IF
    47              1                        130             if ((PADDR % 4) != 0)
    49              1                        455             else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    58                                       953     Count coming in to IF
    58              1                         19         if (!PRESETn) begin
    62              1                        934         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    63                                       934     Count coming in to IF
    63              1                        301             if (PSEL0 && PENABLE && ~PSLVERR) begin
    108             1                        633             else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    65                                       301     Count coming in to IF
    65              1                        187                 if (PWRITE) begin
    86              1                        114                 else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    66                                       187     Count coming in to CASE
    67              1                         14                         32'h0000_0000: SYS_STATUS_REG	<= (SYS_STATUS_REG   &	~mask) | (PWDATA & mask);
    68              1                          5                         32'h0000_0004: INT_CTRL_REG		<= (INT_CTRL_REG     &	~mask) | (PWDATA & mask);
    69              1                         13                         32'h0000_0008: DEV_ID_REG		<= (DEV_ID_REG       &	~mask) | (PWDATA & mask);
    70              1                          9                         32'h0000_000c: MEM_CTRL_REG		<= (MEM_CTRL_REG     &	~mask) | (PWDATA & mask);
    71              1                         12                         32'h0000_0010: TEMP_SENSOR_REG	<= (TEMP_SENSOR_REG  &	~mask) | (PWDATA & mask);
    72              1                         11                         32'h0000_0014: ADC_CTRL_REG		<= (ADC_CTRL_REG     &	~mask) | (PWDATA & mask);
    73              1                         13                         32'h0000_0018: DBG_CTRL_REG		<= (DBG_CTRL_REG     &	~mask) | (PWDATA & mask);
    74              1                          6                         32'h0000_001c: GPIO_DATA_REG	<= (GPIO_DATA_REG    &	~mask) | (PWDATA & mask);
    75              1                         18                         32'h0000_0020: DAC_OUTPUT_REG	<= (DAC_OUTPUT_REG   &	~mask) | (PWDATA & mask);
    76              1                         14                         32'h0000_0024: VOLTAGE_CTRL_REG	<= (VOLTAGE_CTRL_REG &	~mask) | (PWDATA & mask);
    77              1                         18                         32'h0000_0028: CLK_CONFIG_REG	<= (CLK_CONFIG_REG   &	~mask) | (PWDATA & mask);
    78              1                         17                         32'h0000_002c: TIMER_COUNT_REG	<= (TIMER_COUNT_REG  &	~mask) | (PWDATA & mask);
    79              1                         10                         32'h0000_0030: INPUT_DATA_REG	<= (INPUT_DATA_REG   &	~mask) | (PWDATA & mask);
    80              1                          7                         32'h0000_0034: OUTPUT_DATA_REG	<= (OUTPUT_DATA_REG  &	~mask) | (PWDATA & mask);
    81              1                         10                         32'h0000_0038: DMA_CTRL_REG		<= (DMA_CTRL_REG     &	~mask) | (PWDATA & mask);
    82              1                         10                         32'h0000_003c: SYS_CTRL_REG		<= (SYS_CTRL_REG     &	~mask) | (PWDATA & mask);
    83              1                    ***0***                         default : ;
Branch totals: 16 hits of 17 branches = 94.11%

------------------------------------CASE Branch------------------------------------
    87                                       114     Count coming in to CASE
    88              1                          8                         32'h0000_0000: PRDATA <= SYS_STATUS_REG;
    89              1                          3                         32'h0000_0004: PRDATA <= INT_CTRL_REG;
    90              1                          6                         32'h0000_0008: PRDATA <= DEV_ID_REG;
    91              1                          7                         32'h0000_000c: PRDATA <= MEM_CTRL_REG;
    92              1                          8                         32'h0000_0010: PRDATA <= TEMP_SENSOR_REG;
    93              1                         11                         32'h0000_0014: PRDATA <= ADC_CTRL_REG;
    94              1                          7                         32'h0000_0018: PRDATA <= DBG_CTRL_REG;
    95              1                         10                         32'h0000_001c: PRDATA <= GPIO_DATA_REG;
    96              1                          6                         32'h0000_0020: PRDATA <= DAC_OUTPUT_REG;
    97              1                          6                         32'h0000_0024: PRDATA <= VOLTAGE_CTRL_REG;
    98              1                          8                         32'h0000_0028: PRDATA <= CLK_CONFIG_REG;
    99              1                          7                         32'h0000_002c: PRDATA <= TIMER_COUNT_REG;
    100             1                          7                         32'h0000_0030: PRDATA <= INPUT_DATA_REG;
    101             1                          9                         32'h0000_0034: PRDATA <= OUTPUT_DATA_REG;
    102             1                          6                         32'h0000_0038: PRDATA <= DMA_CTRL_REG;
    103             1                          5                         32'h0000_003c: PRDATA <= SYS_CTRL_REG;
    104             1                    ***0***                         default : ;
Branch totals: 16 hits of 17 branches = 94.11%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         5         1    83.33%

================================Condition Details================================

Condition Coverage for instance /\top#DUT /apb4_regfile_slv0 --

  File ../RTL/APB4_REGFILE_SLV0.v
----------------Focused Condition View-------------------
Line       46 Item    1  (PSEL0 && PENABLE)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       PSEL0         Y
     PENABLE         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  PSEL0_0               -                             
  Row   2:          1  PSEL0_1               PENABLE                       
  Row   3:          1  PENABLE_0             PSEL0                         
  Row   4:          1  PENABLE_1             PSEL0                         

----------------Focused Condition View-------------------
Line       47 Item    1  ((PADDR % 4) != 0)
Condition totals: 1 of 1 input term covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  ((PADDR % 4) != 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  ((PADDR % 4) != 0)_0  -                             
  Row   2:          1  ((PADDR % 4) != 0)_1  -                             

----------------Focused Condition View-------------------
Line       63 Item    1  ((PSEL0 && PENABLE) && ~PSLVERR)
Condition totals: 2 of 3 input terms covered = 66.66%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       PSEL0         Y
     PENABLE         Y
     PSLVERR         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  PSEL0_0               -                             
  Row   2:          1  PSEL0_1               (~PSLVERR && PENABLE)         
  Row   3:          1  PENABLE_0             PSEL0                         
  Row   4:          1  PENABLE_1             (~PSLVERR && PSEL0)           
  Row   5:          1  PSLVERR_0             (PSEL0 && PENABLE)            
  Row   6:    ***0***  PSLVERR_1             (PSEL0 && PENABLE)            


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      46        46         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\top#DUT /apb4_regfile_slv0 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../RTL/APB4_REGFILE_SLV0.v
    1                                                module APB4_REGFILE_SLV0 #(
    2                                                    parameter  DATA_WIDTH = 32,
    3                                                    parameter  ADDR_WIDTH = 32,
    4                                                    localparam STRB_WIDTH = DATA_WIDTH/8
    5                                                ) (
    6                                                    input       wire                                PCLK,
    7                                                    input       wire                                PRESETn,
    8                                                    input       wire        [ADDR_WIDTH-1:0]        PADDR,
    9                                                    input       wire                                PSEL0,
    10                                                   input       wire                                PENABLE,
    11                                                   input       wire                                PWRITE,
    12                                                   input       wire        [DATA_WIDTH-1:0]        PWDATA,
    13                                                   input       wire        [STRB_WIDTH-1:0]        PSTRB,
    14                                                   output      reg                                 PREADY,
    15                                                   output      reg         [DATA_WIDTH-1:0]        PRDATA,
    16                                                   output      reg                                 PSLVERR
    17                                               );
    18                                               
    19                                               reg [DATA_WIDTH-1:0] SYS_STATUS_REG;
    20                                               reg [DATA_WIDTH-1:0] INT_CTRL_REG;
    21                                               reg [DATA_WIDTH-1:0] DEV_ID_REG;
    22                                               reg [DATA_WIDTH-1:0] MEM_CTRL_REG;
    23                                               reg [DATA_WIDTH-1:0] TEMP_SENSOR_REG;
    24                                               reg [DATA_WIDTH-1:0] ADC_CTRL_REG;
    25                                               reg [DATA_WIDTH-1:0] DBG_CTRL_REG;
    26                                               reg [DATA_WIDTH-1:0] GPIO_DATA_REG;
    27                                               reg [DATA_WIDTH-1:0] DAC_OUTPUT_REG;
    28                                               reg [DATA_WIDTH-1:0] VOLTAGE_CTRL_REG;
    29                                               reg [DATA_WIDTH-1:0] CLK_CONFIG_REG;
    30                                               reg [DATA_WIDTH-1:0] TIMER_COUNT_REG;
    31                                               reg [DATA_WIDTH-1:0] INPUT_DATA_REG;
    32                                               reg [DATA_WIDTH-1:0] OUTPUT_DATA_REG;
    33                                               reg [DATA_WIDTH-1:0] DMA_CTRL_REG;
    34                                               reg [DATA_WIDTH-1:0] SYS_CTRL_REG;
    35                                               
    36                                               wire [DATA_WIDTH-1:0] mask;
    37                                               
    38                                               genvar  i;
    39                                               generate
    40                                                   for (i = 0 ; i < STRB_WIDTH ; i = i + 1) begin
    41       1 (GI=0)                        266             assign mask[i*8 +: 8] = {8{PSTRB[i]}};
    41       1 (GI=1)                        286     
    41       1 (GI=2)                        288     
    41       1 (GI=3)                        280     
    42                                                   end
    43                                               endgenerate
    44                                               
    45              1                       1885     always @(*) begin
    46                                                   if (PSEL0 && PENABLE) begin
    47                                                       if ((PADDR % 4) != 0)
    48              1                        130                 PSLVERR = 1;
    49                                                       else
    50              1                        455                 PSLVERR = 0;
    51                                                   end
    52                                                   else begin
    53              1                       1300             PSLVERR = 0;
    54                                                   end
    55                                               end
    56                                               
    57              1                        953     always @(posedge PCLK) begin
    58                                                   if (!PRESETn) begin
    59              1                         19             PREADY <= 0;
    60              1                         19             PRDATA <= 0;
    61                                                   end
    62                                                   else begin
    63                                                       if (PSEL0 && PENABLE && ~PSLVERR) begin
    64              1                        301                 PREADY <= 1;
    65                                                           if (PWRITE) begin
    66                                                               case (PADDR)
    67              1                         14                         32'h0000_0000: SYS_STATUS_REG	<= (SYS_STATUS_REG   &	~mask) | (PWDATA & mask);
    68              1                          5                         32'h0000_0004: INT_CTRL_REG		<= (INT_CTRL_REG     &	~mask) | (PWDATA & mask);
    69              1                         13                         32'h0000_0008: DEV_ID_REG		<= (DEV_ID_REG       &	~mask) | (PWDATA & mask);
    70              1                          9                         32'h0000_000c: MEM_CTRL_REG		<= (MEM_CTRL_REG     &	~mask) | (PWDATA & mask);
    71              1                         12                         32'h0000_0010: TEMP_SENSOR_REG	<= (TEMP_SENSOR_REG  &	~mask) | (PWDATA & mask);
    72              1                         11                         32'h0000_0014: ADC_CTRL_REG		<= (ADC_CTRL_REG     &	~mask) | (PWDATA & mask);
    73              1                         13                         32'h0000_0018: DBG_CTRL_REG		<= (DBG_CTRL_REG     &	~mask) | (PWDATA & mask);
    74              1                          6                         32'h0000_001c: GPIO_DATA_REG	<= (GPIO_DATA_REG    &	~mask) | (PWDATA & mask);
    75              1                         18                         32'h0000_0020: DAC_OUTPUT_REG	<= (DAC_OUTPUT_REG   &	~mask) | (PWDATA & mask);
    76              1                         14                         32'h0000_0024: VOLTAGE_CTRL_REG	<= (VOLTAGE_CTRL_REG &	~mask) | (PWDATA & mask);
    77              1                         18                         32'h0000_0028: CLK_CONFIG_REG	<= (CLK_CONFIG_REG   &	~mask) | (PWDATA & mask);
    78              1                         17                         32'h0000_002c: TIMER_COUNT_REG	<= (TIMER_COUNT_REG  &	~mask) | (PWDATA & mask);
    79              1                         10                         32'h0000_0030: INPUT_DATA_REG	<= (INPUT_DATA_REG   &	~mask) | (PWDATA & mask);
    80              1                          7                         32'h0000_0034: OUTPUT_DATA_REG	<= (OUTPUT_DATA_REG  &	~mask) | (PWDATA & mask);
    81              1                         10                         32'h0000_0038: DMA_CTRL_REG		<= (DMA_CTRL_REG     &	~mask) | (PWDATA & mask);
    82              1                         10                         32'h0000_003c: SYS_CTRL_REG		<= (SYS_CTRL_REG     &	~mask) | (PWDATA & mask);
    83                                                                   default : ;
    84                                                               endcase
    85                                                           end
    86                                                           else begin
    87                                                               case (PADDR)
    88              1                          8                         32'h0000_0000: PRDATA <= SYS_STATUS_REG;
    89              1                          3                         32'h0000_0004: PRDATA <= INT_CTRL_REG;
    90              1                          6                         32'h0000_0008: PRDATA <= DEV_ID_REG;
    91              1                          7                         32'h0000_000c: PRDATA <= MEM_CTRL_REG;
    92              1                          8                         32'h0000_0010: PRDATA <= TEMP_SENSOR_REG;
    93              1                         11                         32'h0000_0014: PRDATA <= ADC_CTRL_REG;
    94              1                          7                         32'h0000_0018: PRDATA <= DBG_CTRL_REG;
    95              1                         10                         32'h0000_001c: PRDATA <= GPIO_DATA_REG;
    96              1                          6                         32'h0000_0020: PRDATA <= DAC_OUTPUT_REG;
    97              1                          6                         32'h0000_0024: PRDATA <= VOLTAGE_CTRL_REG;
    98              1                          8                         32'h0000_0028: PRDATA <= CLK_CONFIG_REG;
    99              1                          7                         32'h0000_002c: PRDATA <= TIMER_COUNT_REG;
    100             1                          7                         32'h0000_0030: PRDATA <= INPUT_DATA_REG;
    101             1                          9                         32'h0000_0034: PRDATA <= OUTPUT_DATA_REG;
    102             1                          6                         32'h0000_0038: PRDATA <= DMA_CTRL_REG;
    103             1                          5                         32'h0000_003c: PRDATA <= SYS_CTRL_REG;
    104                                                                  default : ;
    105                                                              endcase
    106                                                          end
    107                                                      end
    108                                                      else begin
    109             1                        633                 PREADY <= 0;
    110             1                        633                 PRDATA <= 0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                       1302       754       548    57.91%

================================Toggle Details================================

Toggle Coverage for instance /\top#DUT /apb4_regfile_slv0 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                   ADC_CTRL_REG[0]           1           1      100.00 
                                   ADC_CTRL_REG[1]           0           0        0.00 
                                 ADC_CTRL_REG[2-5]           1           1      100.00 
                                 ADC_CTRL_REG[6-7]           0           1       50.00 
                                   ADC_CTRL_REG[8]           1           1      100.00 
                                   ADC_CTRL_REG[9]           1           0       50.00 
                                  ADC_CTRL_REG[10]           0           1       50.00 
                                  ADC_CTRL_REG[11]           1           0       50.00 
                                  ADC_CTRL_REG[12]           0           0        0.00 
                               ADC_CTRL_REG[13-14]           1           0       50.00 
                                  ADC_CTRL_REG[15]           1           1      100.00 
                               ADC_CTRL_REG[16-24]           0           0        0.00 
                                  ADC_CTRL_REG[25]           0           1       50.00 
                               ADC_CTRL_REG[26-28]           0           0        0.00 
                                  ADC_CTRL_REG[29]           0           1       50.00 
                                  ADC_CTRL_REG[30]           0           0        0.00 
                                  ADC_CTRL_REG[31]           0           1       50.00 
                                 CLK_CONFIG_REG[0]           1           1      100.00 
                               CLK_CONFIG_REG[1-2]           0           1       50.00 
                                 CLK_CONFIG_REG[3]           0           0        0.00 
                               CLK_CONFIG_REG[4-5]           0           1       50.00 
                                 CLK_CONFIG_REG[6]           1           1      100.00 
                                 CLK_CONFIG_REG[7]           0           0        0.00 
                              CLK_CONFIG_REG[8-17]           1           1      100.00 
                                CLK_CONFIG_REG[18]           0           1       50.00 
                             CLK_CONFIG_REG[19-21]           1           1      100.00 
                                CLK_CONFIG_REG[22]           0           1       50.00 
                                CLK_CONFIG_REG[23]           1           1      100.00 
                             CLK_CONFIG_REG[24-25]           0           1       50.00 
                             CLK_CONFIG_REG[26-27]           0           0        0.00 
                             CLK_CONFIG_REG[28-29]           0           1       50.00 
                                CLK_CONFIG_REG[30]           1           1      100.00 
                                CLK_CONFIG_REG[31]           0           0        0.00 
                                 DAC_OUTPUT_REG[0]           1           1      100.00 
                                 DAC_OUTPUT_REG[1]           0           0        0.00 
                              DAC_OUTPUT_REG[2-15]           1           1      100.00 
                                DAC_OUTPUT_REG[16]           1           0       50.00 
                                DAC_OUTPUT_REG[17]           0           0        0.00 
                                DAC_OUTPUT_REG[18]           1           1      100.00 
                             DAC_OUTPUT_REG[19-20]           0           0        0.00 
                             DAC_OUTPUT_REG[21-22]           1           1      100.00 
                                DAC_OUTPUT_REG[23]           0           1       50.00 
                             DAC_OUTPUT_REG[24-31]           0           0        0.00 
                                 DBG_CTRL_REG[0-7]           1           1      100.00 
                                   DBG_CTRL_REG[8]           0           0        0.00 
                                DBG_CTRL_REG[9-10]           0           1       50.00 
                                  DBG_CTRL_REG[11]           0           0        0.00 
                                  DBG_CTRL_REG[12]           1           0       50.00 
                                  DBG_CTRL_REG[13]           0           1       50.00 
                                  DBG_CTRL_REG[14]           0           0        0.00 
                                  DBG_CTRL_REG[15]           1           0       50.00 
                                  DBG_CTRL_REG[16]           1           1      100.00 
                                  DBG_CTRL_REG[17]           0           0        0.00 
                                  DBG_CTRL_REG[18]           1           1      100.00 
                               DBG_CTRL_REG[19-22]           0           0        0.00 
                                  DBG_CTRL_REG[23]           1           1      100.00 
                               DBG_CTRL_REG[24-25]           0           0        0.00 
                                  DBG_CTRL_REG[26]           1           0       50.00 
                               DBG_CTRL_REG[27-28]           0           1       50.00 
                                  DBG_CTRL_REG[29]           0           0        0.00 
                                  DBG_CTRL_REG[30]           0           1       50.00 
                                  DBG_CTRL_REG[31]           1           0       50.00 
                                   DEV_ID_REG[0-7]           1           1      100.00 
                                  DEV_ID_REG[8-10]           0           0        0.00 
                                 DEV_ID_REG[11-14]           1           0       50.00 
                                    DEV_ID_REG[15]           1           1      100.00 
                                 DEV_ID_REG[16-23]           0           0        0.00 
                                    DEV_ID_REG[24]           1           1      100.00 
                                    DEV_ID_REG[25]           1           0       50.00 
                                 DEV_ID_REG[26-30]           1           1      100.00 
                                    DEV_ID_REG[31]           1           0       50.00 
                                   DMA_CTRL_REG[0]           0           1       50.00 
                                 DMA_CTRL_REG[1-2]           0           0        0.00 
                                   DMA_CTRL_REG[3]           0           1       50.00 
                                   DMA_CTRL_REG[4]           0           0        0.00 
                                   DMA_CTRL_REG[5]           0           1       50.00 
                                 DMA_CTRL_REG[6-7]           0           0        0.00 
                                 DMA_CTRL_REG[8-9]           1           0       50.00 
                               DMA_CTRL_REG[10-13]           1           1      100.00 
                                  DMA_CTRL_REG[14]           1           0       50.00 
                                  DMA_CTRL_REG[15]           1           1      100.00 
                               DMA_CTRL_REG[16-17]           1           0       50.00 
                                  DMA_CTRL_REG[18]           0           0        0.00 
                                  DMA_CTRL_REG[19]           1           0       50.00 
                               DMA_CTRL_REG[20-23]           0           0        0.00 
                                  DMA_CTRL_REG[24]           1           1      100.00 
                                  DMA_CTRL_REG[25]           1           0       50.00 
                               DMA_CTRL_REG[26-27]           1           1      100.00 
                                  DMA_CTRL_REG[28]           0           1       50.00 
                                  DMA_CTRL_REG[29]           1           1      100.00 
                                  DMA_CTRL_REG[30]           1           0       50.00 
                                  DMA_CTRL_REG[31]           1           1      100.00 
                                  GPIO_DATA_REG[0]           0           1       50.00 
                                  GPIO_DATA_REG[1]           1           0       50.00 
                                  GPIO_DATA_REG[2]           0           0        0.00 
                                GPIO_DATA_REG[3-5]           1           1      100.00 
                                  GPIO_DATA_REG[6]           1           0       50.00 
                               GPIO_DATA_REG[7-10]           0           0        0.00 
                                 GPIO_DATA_REG[11]           1           0       50.00 
                                 GPIO_DATA_REG[12]           0           1       50.00 
                              GPIO_DATA_REG[13-16]           0           0        0.00 
                              GPIO_DATA_REG[17-22]           1           0       50.00 
                              GPIO_DATA_REG[23-26]           0           0        0.00 
                              GPIO_DATA_REG[27-29]           1           0       50.00 
                                 GPIO_DATA_REG[30]           0           0        0.00 
                                 GPIO_DATA_REG[31]           1           0       50.00 
                                 INPUT_DATA_REG[0]           0           1       50.00 
                                 INPUT_DATA_REG[1]           1           1      100.00 
                                 INPUT_DATA_REG[2]           0           1       50.00 
                               INPUT_DATA_REG[3-5]           1           1      100.00 
                                 INPUT_DATA_REG[6]           0           1       50.00 
                                 INPUT_DATA_REG[7]           0           0        0.00 
                              INPUT_DATA_REG[8-11]           1           1      100.00 
                                INPUT_DATA_REG[12]           0           1       50.00 
                                INPUT_DATA_REG[13]           1           1      100.00 
                                INPUT_DATA_REG[14]           1           0       50.00 
                                INPUT_DATA_REG[15]           1           1      100.00 
                                INPUT_DATA_REG[16]           0           0        0.00 
                                INPUT_DATA_REG[17]           0           1       50.00 
                                INPUT_DATA_REG[18]           0           0        0.00 
                             INPUT_DATA_REG[19-20]           0           1       50.00 
                                INPUT_DATA_REG[21]           0           0        0.00 
                                INPUT_DATA_REG[22]           0           1       50.00 
                                INPUT_DATA_REG[23]           0           0        0.00 
                             INPUT_DATA_REG[24-31]           1           1      100.00 
                                INT_CTRL_REG[0-15]           0           0        0.00 
                                  INT_CTRL_REG[16]           1           1      100.00 
                                  INT_CTRL_REG[17]           1           0       50.00 
                                  INT_CTRL_REG[18]           0           0        0.00 
                                  INT_CTRL_REG[19]           1           0       50.00 
                                  INT_CTRL_REG[20]           1           1      100.00 
                                  INT_CTRL_REG[21]           0           0        0.00 
                                  INT_CTRL_REG[22]           0           1       50.00 
                                  INT_CTRL_REG[23]           1           0       50.00 
                               INT_CTRL_REG[24-31]           0           0        0.00 
                                 MEM_CTRL_REG[0-7]           0           0        0.00 
                                   MEM_CTRL_REG[8]           0           1       50.00 
                                   MEM_CTRL_REG[9]           1           1      100.00 
                                  MEM_CTRL_REG[10]           0           0        0.00 
                               MEM_CTRL_REG[11-14]           0           1       50.00 
                                  MEM_CTRL_REG[15]           1           0       50.00 
                                  MEM_CTRL_REG[16]           0           0        0.00 
                                  MEM_CTRL_REG[17]           0           1       50.00 
                               MEM_CTRL_REG[18-19]           1           0       50.00 
                                  MEM_CTRL_REG[20]           0           1       50.00 
                                  MEM_CTRL_REG[21]           1           0       50.00 
                               MEM_CTRL_REG[22-23]           0           1       50.00 
                                  MEM_CTRL_REG[24]           1           0       50.00 
                                  MEM_CTRL_REG[25]           0           1       50.00 
                                  MEM_CTRL_REG[26]           1           0       50.00 
                               MEM_CTRL_REG[27-28]           0           0        0.00 
                                  MEM_CTRL_REG[29]           0           1       50.00 
                                  MEM_CTRL_REG[30]           1           1      100.00 
                                  MEM_CTRL_REG[31]           0           0        0.00 
                                OUTPUT_DATA_REG[0]           1           1      100.00 
                                OUTPUT_DATA_REG[1]           0           1       50.00 
                              OUTPUT_DATA_REG[2-3]           1           0       50.00 
                                OUTPUT_DATA_REG[4]           1           1      100.00 
                                OUTPUT_DATA_REG[5]           0           0        0.00 
                                OUTPUT_DATA_REG[6]           1           1      100.00 
                             OUTPUT_DATA_REG[7-23]           0           0        0.00 
                               OUTPUT_DATA_REG[24]           1           0       50.00 
                            OUTPUT_DATA_REG[25-27]           0           0        0.00 
                            OUTPUT_DATA_REG[28-29]           0           1       50.00 
                               OUTPUT_DATA_REG[30]           0           0        0.00 
                               OUTPUT_DATA_REG[31]           1           0       50.00 
                                       PADDR[0-31]           1           1      100.00 
                                              PCLK           1           1      100.00 
                                           PENABLE           1           1      100.00 
                                      PRDATA[0-31]           1           1      100.00 
                                            PREADY           1           1      100.00 
                                           PRESETn           1           1      100.00 
                                             PSEL0           1           1      100.00 
                                           PSLVERR           0           0        0.00 
                                        PSTRB[0-3]           1           1      100.00 
                                      PWDATA[0-31]           1           1      100.00 
                                            PWRITE           1           1      100.00 
                                 SYS_CTRL_REG[0-1]           0           0        0.00 
                                   SYS_CTRL_REG[2]           1           1      100.00 
                                 SYS_CTRL_REG[3-4]           1           0       50.00 
                                 SYS_CTRL_REG[5-9]           1           1      100.00 
                                  SYS_CTRL_REG[10]           0           0        0.00 
                               SYS_CTRL_REG[11-14]           1           1      100.00 
                                  SYS_CTRL_REG[15]           1           0       50.00 
                                  SYS_CTRL_REG[16]           0           1       50.00 
                                  SYS_CTRL_REG[17]           0           0        0.00 
                                  SYS_CTRL_REG[18]           1           0       50.00 
                               SYS_CTRL_REG[19-20]           1           1      100.00 
                               SYS_CTRL_REG[21-31]           0           0        0.00 
                              SYS_STATUS_REG[0-16]           0           0        0.00 
                             SYS_STATUS_REG[17-19]           1           0       50.00 
                                SYS_STATUS_REG[20]           0           1       50.00 
                                SYS_STATUS_REG[21]           1           0       50.00 
                                SYS_STATUS_REG[22]           1           1      100.00 
                                SYS_STATUS_REG[23]           0           1       50.00 
                                SYS_STATUS_REG[24]           1           1      100.00 
                                SYS_STATUS_REG[25]           1           0       50.00 
                                SYS_STATUS_REG[26]           1           1      100.00 
                                SYS_STATUS_REG[27]           1           0       50.00 
                             SYS_STATUS_REG[28-31]           1           1      100.00 
                                TEMP_SENSOR_REG[0]           1           0       50.00 
                                TEMP_SENSOR_REG[1]           0           1       50.00 
                                TEMP_SENSOR_REG[2]           1           1      100.00 
                                TEMP_SENSOR_REG[3]           0           0        0.00 
                                TEMP_SENSOR_REG[4]           1           1      100.00 
                                TEMP_SENSOR_REG[5]           0           1       50.00 
                                TEMP_SENSOR_REG[6]           1           0       50.00 
                                TEMP_SENSOR_REG[7]           0           0        0.00 
                                TEMP_SENSOR_REG[8]           1           0       50.00 
                                TEMP_SENSOR_REG[9]           1           1      100.00 
                            TEMP_SENSOR_REG[10-11]           1           0       50.00 
                               TEMP_SENSOR_REG[12]           1           1      100.00 
                            TEMP_SENSOR_REG[13-15]           0           1       50.00 
                            TEMP_SENSOR_REG[16-23]           1           1      100.00 
                            TEMP_SENSOR_REG[24-25]           0           0        0.00 
                               TEMP_SENSOR_REG[26]           0           1       50.00 
                               TEMP_SENSOR_REG[27]           1           0       50.00 
                               TEMP_SENSOR_REG[28]           0           1       50.00 
                               TEMP_SENSOR_REG[29]           0           0        0.00 
                               TEMP_SENSOR_REG[30]           1           0       50.00 
                               TEMP_SENSOR_REG[31]           0           0        0.00 
                                TIMER_COUNT_REG[0]           1           1      100.00 
                                TIMER_COUNT_REG[1]           1           0       50.00 
                                TIMER_COUNT_REG[2]           0           0        0.00 
                                TIMER_COUNT_REG[3]           1           1      100.00 
                                TIMER_COUNT_REG[4]           1           0       50.00 
                                TIMER_COUNT_REG[5]           0           1       50.00 
                              TIMER_COUNT_REG[6-7]           0           0        0.00 
                              TIMER_COUNT_REG[8-9]           1           1      100.00 
                            TIMER_COUNT_REG[10-11]           0           0        0.00 
                               TIMER_COUNT_REG[12]           0           1       50.00 
                               TIMER_COUNT_REG[13]           1           1      100.00 
                               TIMER_COUNT_REG[14]           0           0        0.00 
                               TIMER_COUNT_REG[15]           1           1      100.00 
                               TIMER_COUNT_REG[16]           1           0       50.00 
                            TIMER_COUNT_REG[17-18]           1           1      100.00 
                            TIMER_COUNT_REG[19-21]           0           1       50.00 
                               TIMER_COUNT_REG[22]           1           1      100.00 
                            TIMER_COUNT_REG[23-24]           1           0       50.00 
                            TIMER_COUNT_REG[25-26]           0           0        0.00 
                               TIMER_COUNT_REG[27]           1           1      100.00 
                            TIMER_COUNT_REG[28-29]           1           0       50.00 
                               TIMER_COUNT_REG[30]           0           0        0.00 
                               TIMER_COUNT_REG[31]           1           0       50.00 
                               VOLTAGE_CTRL_REG[0]           1           0       50.00 
                               VOLTAGE_CTRL_REG[1]           0           1       50.00 
                               VOLTAGE_CTRL_REG[2]           1           0       50.00 
                             VOLTAGE_CTRL_REG[3-4]           0           0        0.00 
                               VOLTAGE_CTRL_REG[5]           1           1      100.00 
                               VOLTAGE_CTRL_REG[6]           0           0        0.00 
                             VOLTAGE_CTRL_REG[7-8]           1           1      100.00 
                               VOLTAGE_CTRL_REG[9]           1           0       50.00 
                              VOLTAGE_CTRL_REG[10]           0           1       50.00 
                              VOLTAGE_CTRL_REG[11]           1           0       50.00 
                              VOLTAGE_CTRL_REG[12]           0           0        0.00 
                           VOLTAGE_CTRL_REG[13-14]           1           1      100.00 
                              VOLTAGE_CTRL_REG[15]           0           0        0.00 
                           VOLTAGE_CTRL_REG[16-20]           1           1      100.00 
                              VOLTAGE_CTRL_REG[21]           0           0        0.00 
                              VOLTAGE_CTRL_REG[22]           1           1      100.00 
                              VOLTAGE_CTRL_REG[23]           0           1       50.00 
                              VOLTAGE_CTRL_REG[24]           1           1      100.00 
                              VOLTAGE_CTRL_REG[25]           0           1       50.00 
                           VOLTAGE_CTRL_REG[26-27]           1           1      100.00 
                              VOLTAGE_CTRL_REG[28]           1           0       50.00 
                              VOLTAGE_CTRL_REG[29]           0           1       50.00 
                           VOLTAGE_CTRL_REG[30-31]           1           1      100.00 
                                        mask[0-31]           1           1      100.00 

Total Node Count     =        651 
Toggled Node Count   =        301 
Untoggled Node Count =        350 

Toggle Coverage      =      57.91% (754 of 1302 bins)

=================================================================================
=== Instance: /\top#DUT /apb4_mem_slv1
=== Design Unit: work.APB4_MEM_SLV1
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         9         1    90.00%

================================Branch Details================================

Branch Coverage for instance /\top#DUT /apb4_mem_slv1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../RTL/APB4_MEM_SLV1.v
------------------------------------IF Branch------------------------------------
    34                                      1871     Count coming in to IF
    34              1                        562         if (PSEL1 && PENABLE) begin
    41              1                       1309         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    36                                       562     Count coming in to IF
    36              1                    ***0***             if (word_addr > (MEM_DEPTH-1))
    38              1                        562             else
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    48                                       943     Count coming in to IF
    48              1                         19         if (!PRESETn) begin
    52              1                        924         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    53                                       924     Count coming in to IF
    53              1                        312             if (PSEL1 && PENABLE && ~PSLVERR) begin
    60              1                        612             else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    55                                       312     Count coming in to IF
    55              1                        186                 if (PWRITE)
    57              1                        126                 else
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         4         2    66.66%

================================Condition Details================================

Condition Coverage for instance /\top#DUT /apb4_mem_slv1 --

  File ../RTL/APB4_MEM_SLV1.v
----------------Focused Condition View-------------------
Line       34 Item    1  (PSEL1 && PENABLE)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       PSEL1         Y
     PENABLE         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  PSEL1_0               -                             
  Row   2:          1  PSEL1_1               PENABLE                       
  Row   3:          1  PENABLE_0             PSEL1                         
  Row   4:          1  PENABLE_1             PSEL1                         

----------------Focused Condition View-------------------
Line       36 Item    1  (word_addr > (64 - 1))
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (word_addr > (64 - 1))         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  (word_addr > (64 - 1))_0  -                             
  Row   2:    ***0***  (word_addr > (64 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       53 Item    1  ((PSEL1 && PENABLE) && ~PSLVERR)
Condition totals: 2 of 3 input terms covered = 66.66%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       PSEL1         Y
     PENABLE         Y
     PSLVERR         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  PSEL1_0               -                             
  Row   2:          1  PSEL1_1               (~PSLVERR && PENABLE)         
  Row   3:          1  PENABLE_0             PSEL1                         
  Row   4:          1  PENABLE_1             (~PSLVERR && PSEL1)           
  Row   5:          1  PSLVERR_0             (PSEL1 && PENABLE)            
  Row   6:    ***0***  PSLVERR_1             (PSEL1 && PENABLE)            


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        17         1    94.44%

================================Statement Details================================

Statement Coverage for instance /\top#DUT /apb4_mem_slv1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../RTL/APB4_MEM_SLV1.v
    1                                                module APB4_MEM_SLV1 #(
    2                                                    parameter  DATA_WIDTH = 32,
    3                                                    parameter  ADDR_WIDTH = 32,
    4                                                    parameter  MEM_DEPTH  = 64,
    5                                                    localparam STRB_WIDTH = DATA_WIDTH/8,
    6                                                    localparam WORD_ADDR  = $clog2(MEM_DEPTH)
    7                                                ) (
    8                                                    input       wire                                PCLK,
    9                                                    input       wire                                PRESETn,
    10                                                   input       wire        [ADDR_WIDTH-1:0]        PADDR,
    11                                                   input       wire                                PSEL1,
    12                                                   input       wire                                PENABLE,
    13                                                   input       wire                                PWRITE,
    14                                                   input       wire        [DATA_WIDTH-1:0]        PWDATA,
    15                                                   input       wire        [STRB_WIDTH-1:0]        PSTRB,
    16                                                   output      reg                                 PREADY,
    17                                                   output      reg         [DATA_WIDTH-1:0]        PRDATA,
    18                                                   output      reg                                 PSLVERR
    19                                               );
    20                                               
    21                                               reg [DATA_WIDTH-1:0] MEM [MEM_DEPTH-1:0];
    22                                               
    23                                               reg [WORD_ADDR-1:0] word_addr;
    24                                               wire [DATA_WIDTH-1:0] mask;
    25                                               
    26                                               genvar i;
    27                                               generate
    28                                                   for (i = 0 ; i < STRB_WIDTH ; i = i + 1) begin
    29       1 (GI=0)                        266             assign mask[i*8 +: 8] = {8{PSTRB[i]}};
    29       1 (GI=1)                        286     
    29       1 (GI=2)                        288     
    29       1 (GI=3)                        280     
    30                                                   end
    31                                               endgenerate
    32                                               
    33              1                       1871     always @(*) begin
    34                                                   if (PSEL1 && PENABLE) begin
    35              1                        562             word_addr = PADDR[WORD_ADDR-1:0];
    36                                                       if (word_addr > (MEM_DEPTH-1))
    37              1                    ***0***                 PSLVERR = 1;
    38                                                       else
    39              1                        562                 PSLVERR = 0;
    40                                                   end
    41                                                   else begin
    42              1                       1309             word_addr = 0;
    43              1                       1309             PSLVERR = 0;
    44                                                   end
    45                                               end
    46                                               
    47              1                        943     always @(posedge PCLK) begin
    48                                                   if (!PRESETn) begin
    49              1                         19             PREADY <= 0;
    50              1                         19             PRDATA <= 0;
    51                                                   end
    52                                                   else begin
    53                                                       if (PSEL1 && PENABLE && ~PSLVERR) begin
    54              1                        312                 PREADY <= 1;
    55                                                           if (PWRITE)
    56              1                        186                     MEM[word_addr] <= PWDATA & mask;
    57                                                           else
    58              1                        126                     PRDATA <= MEM[word_addr];
    59                                                       end
    60                                                       else begin
    61              1                        612                 PREADY <= 0;
    62              1                        612                 PRDATA <= 0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        290       288         2    99.31%

================================Toggle Details================================

Toggle Coverage for instance /\top#DUT /apb4_mem_slv1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       PADDR[0-31]           1           1      100.00 
                                              PCLK           1           1      100.00 
                                           PENABLE           1           1      100.00 
                                      PRDATA[0-31]           1           1      100.00 
                                            PREADY           1           1      100.00 
                                           PRESETn           1           1      100.00 
                                             PSEL1           1           1      100.00 
                                           PSLVERR           0           0        0.00 
                                        PSTRB[0-3]           1           1      100.00 
                                      PWDATA[0-31]           1           1      100.00 
                                            PWRITE           1           1      100.00 
                                        mask[0-31]           1           1      100.00 
                                    word_addr[0-5]           1           1      100.00 

Total Node Count     =        145 
Toggled Node Count   =        144 
Untoggled Node Count =          1 

Toggle Coverage      =      99.31% (288 of 290 bins)

=================================================================================
=== Instance: /\top#DUT /sva_inst
=== Design Unit: work.APB4_sva
=================================================================================

Assertion Coverage:
    Assertions                       9         9         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/\top#DUT /sva_inst/assert__PSEL1_property
                     ../UVM/APB4_sva.sv(75)             0          1
/\top#DUT /sva_inst/assert__PSEL0_property
                     ../UVM/APB4_sva.sv(68)             0          1
/\top#DUT /sva_inst/assert__Read_Ready_property
                     ../UVM/APB4_sva.sv(61)             0          1
/\top#DUT /sva_inst/assert__Write_Ready_property
                     ../UVM/APB4_sva.sv(54)             0          1
/\top#DUT /sva_inst/assert__Ready_property
                     ../UVM/APB4_sva.sv(47)             0          1
/\top#DUT /sva_inst/assert__En_property
                     ../UVM/APB4_sva.sv(40)             0          1
/\top#DUT /sva_inst/assert__PSELx_property
                     ../UVM/APB4_sva.sv(33)             0          1
/\top#DUT /sva_inst/assert__PRESETn_property
                     ../UVM/APB4_sva.sv(26)             0          1
/\top#DUT /sva_inst/assert__SLVERR_property
                     ../UVM/APB4_sva.sv(79)             0          1

Directive Coverage:
    Directives                       9         9         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/\top#DUT /sva_inst/cover__PSEL1_property 
                                         APB4_sva Verilog  SVA  ../UVM/APB4_sva.sv(76)
                                                                               115 Covered   
/\top#DUT /sva_inst/cover__PSEL0_property 
                                         APB4_sva Verilog  SVA  ../UVM/APB4_sva.sv(69)
                                                                               106 Covered   
/\top#DUT /sva_inst/cover__Read_Ready_property 
                                         APB4_sva Verilog  SVA  ../UVM/APB4_sva.sv(62)
                                                                                23 Covered   
/\top#DUT /sva_inst/cover__Write_Ready_property 
                                         APB4_sva Verilog  SVA  ../UVM/APB4_sva.sv(55)
                                                                                24 Covered   
/\top#DUT /sva_inst/cover__Ready_property 
                                         APB4_sva Verilog  SVA  ../UVM/APB4_sva.sv(48)
                                                                                31 Covered   
/\top#DUT /sva_inst/cover__En_property   APB4_sva Verilog  SVA  ../UVM/APB4_sva.sv(41)
                                                                               110 Covered   
/\top#DUT /sva_inst/cover__PSELx_property 
                                         APB4_sva Verilog  SVA  ../UVM/APB4_sva.sv(34)
                                                                               232 Covered   
/\top#DUT /sva_inst/cover__PRESETn_property 
                                         APB4_sva Verilog  SVA  ../UVM/APB4_sva.sv(27)
                                                                                19 Covered   
/\top#DUT /sva_inst/cover__SLVERR_property 
                                         APB4_sva Verilog  SVA  ../UVM/APB4_sva.sv(80)
                                                                                 1 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\top#DUT /sva_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../UVM/APB4_sva.sv
    1                                                module APB4_sva #(
    2                                                	parameter  DATA_WIDTH = 32,
    3                                                	parameter  ADDR_WIDTH = 32,
    4                                                	parameter  MEM_DEPTH  = 64,
    5                                                	localparam STRB_WIDTH = DATA_WIDTH/8
    6                                                ) (
    7                                                	input       logic                               PCLK,
    8                                                	input       logic                               PRESETn,
    9                                                	input       logic                               TRANSFER,
    10                                               	input       logic                               WRITE,
    11                                               	input       logic       [ADDR_WIDTH-1:0]        ADDR,
    12                                               	input       logic       [DATA_WIDTH-1:0]        WDATA,
    13                                               	input       logic       [STRB_WIDTH-1:0]        STRB,
    14                                               	input       logic                               READY,
    15                                               	input       logic       [DATA_WIDTH-1:0]		RDATA,
    16                                               	input       logic                               SLVERR,
    17                                               	input		logic                  			    PSEL0, 
    18                                               	input		logic                  			    PSEL1, 
    19                                               	input		logic                  			    PENABLE
    20                                               );
    21                                               
    22                                               property PRESETn_property;
    23                                                   @(posedge PCLK) (!PRESETn) |=> ((~RDATA) && (!READY) && (!SLVERR));
    24                                               endproperty
    25                                               
    26                                               assert property (PRESETn_property);
    27                                               cover property (PRESETn_property);
    28                                               
    29                                               property PSELx_property;
    30                                                   @(posedge PCLK) disable iff(!PRESETn) $rose(TRANSFER) |=> (PSEL0 || PSEL1);
    31                                               endproperty
    32                                               
    33                                               assert property (PSELx_property);
    34                                               cover property (PSELx_property);
    35                                               
    36                                               property En_property;
    37                                                   @(posedge PCLK) disable iff(!PRESETn) ($rose(TRANSFER) ##1 ($rose(PSEL0) || $rose(PSEL1))) |=> ($rose(PENABLE) || PENABLE);
    38                                               endproperty
    39                                               
    40                                               assert property (En_property);
    41                                               cover property (En_property);
    42                                               
    43                                               property Ready_property;
    44                                                   @(posedge PCLK) disable iff(!PRESETn) ($rose(TRANSFER) ##1 ($rose(PSEL0) || $rose(PSEL1)) ##1 $rose(PENABLE) ##1 $rose(READY)) |=> $fell(READY) [->1];
    45                                               endproperty
    46                                               
    47                                               assert property (Ready_property);
    48                                               cover property (Ready_property);
    49                                               
    50                                               property Write_Ready_property;
    51                                                   @(posedge PCLK) disable iff(!PRESETn) ($rose(TRANSFER) ##1 $rose(WRITE) ##2 $rose(READY)) |=> $fell(READY) [->1];
    52                                               endproperty
    53                                               
    54                                               assert property (Write_Ready_property);
    55                                               cover property (Write_Ready_property);
    56                                               
    57                                               property Read_Ready_property;
    58                                                   @(posedge PCLK) disable iff(!PRESETn) ($rose(TRANSFER) ##1 $fell(WRITE) ##2 $rose(READY)) |=> $fell(READY) [->1];
    59                                               endproperty
    60                                               
    61                                               assert property (Read_Ready_property);
    62                                               cover property (Read_Ready_property);
    63                                               
    64                                               property PSEL0_property;
    65                                               	@(posedge PCLK) disable iff(!PRESETn) ($rose(TRANSFER) && !ADDR[ADDR_WIDTH-1]) |=> $rose(PSEL0) [->1];
    66                                               endproperty
    67                                               
    68                                               assert property (PSEL0_property);
    69                                               cover property (PSEL0_property);
    70                                               
    71                                               property PSEL1_property;
    72                                               	@(posedge PCLK) disable iff(!PRESETn) ($rose(TRANSFER) && ADDR[ADDR_WIDTH-1]) |=> $rose(PSEL1) [->1];
    73                                               endproperty
    74                                               
    75                                               assert property (PSEL1_property);
    76                                               cover property (PSEL1_property);
    77                                               
    78              1                          1     always @(*) begin

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        218       216         2    99.08%

================================Toggle Details================================

Toggle Coverage for instance /\top#DUT /sva_inst --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        ADDR[0-31]           1           1      100.00 
                                              PCLK           1           1      100.00 
                                           PENABLE           1           1      100.00 
                                           PRESETn           1           1      100.00 
                                             PSEL0           1           1      100.00 
                                             PSEL1           1           1      100.00 
                                       RDATA[0-31]           1           1      100.00 
                                             READY           1           1      100.00 
                                            SLVERR           0           0        0.00 
                                         STRB[0-3]           1           1      100.00 
                                          TRANSFER           1           1      100.00 
                                       WDATA[0-31]           1           1      100.00 
                                             WRITE           1           1      100.00 

Total Node Count     =        109 
Toggled Node Count   =        108 
Untoggled Node Count =          1 

Toggle Coverage      =      99.08% (216 of 218 bins)

=================================================================================
=== Instance: /\top#DUT 
=== Design Unit: work.APB4_BUS_WRAPPER
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        562       554         8    98.57%

================================Toggle Details================================

Toggle Coverage for instance /\top#DUT  --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        ADDR[0-31]           1           1      100.00 
                                       PADDR[0-31]           1           1      100.00 
                                              PCLK           1           1      100.00 
                                           PENABLE           1           1      100.00 
                                     PRDATA0[0-31]           1           1      100.00 
                                     PRDATA1[0-31]           1           1      100.00 
                              PRDATA_DECODER[0-31]           1           1      100.00 
                                           PREADY0           1           1      100.00 
                                           PREADY1           1           1      100.00 
                                    PREADY_DECODER           1           1      100.00 
                                           PRESETn           1           1      100.00 
                                             PSEL0           1           1      100.00 
                                             PSEL1           1           1      100.00 
                                             PSELx           1           1      100.00 
                                          PSLVERR0           0           0        0.00 
                                          PSLVERR1           0           0        0.00 
                                   PSLVERR_DECODER           0           0        0.00 
                                        PSTRB[0-3]           1           1      100.00 
                                      PWDATA[0-31]           1           1      100.00 
                                            PWRITE           1           1      100.00 
                                       RDATA[0-31]           1           1      100.00 
                                             READY           1           1      100.00 
                                            SLVERR           0           0        0.00 
                                         STRB[0-3]           1           1      100.00 
                                          TRANSFER           1           1      100.00 
                                       WDATA[0-31]           1           1      100.00 
                                             WRITE           1           1      100.00 

Total Node Count     =        281 
Toggled Node Count   =        277 
Untoggled Node Count =          4 

Toggle Coverage      =      98.57% (554 of 562 bins)


DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/\top#DUT /sva_inst/cover__PSEL1_property 
                                         APB4_sva Verilog  SVA  ../UVM/APB4_sva.sv(76)
                                                                               115 Covered   
/\top#DUT /sva_inst/cover__PSEL0_property 
                                         APB4_sva Verilog  SVA  ../UVM/APB4_sva.sv(69)
                                                                               106 Covered   
/\top#DUT /sva_inst/cover__Read_Ready_property 
                                         APB4_sva Verilog  SVA  ../UVM/APB4_sva.sv(62)
                                                                                23 Covered   
/\top#DUT /sva_inst/cover__Write_Ready_property 
                                         APB4_sva Verilog  SVA  ../UVM/APB4_sva.sv(55)
                                                                                24 Covered   
/\top#DUT /sva_inst/cover__Ready_property 
                                         APB4_sva Verilog  SVA  ../UVM/APB4_sva.sv(48)
                                                                                31 Covered   
/\top#DUT /sva_inst/cover__En_property   APB4_sva Verilog  SVA  ../UVM/APB4_sva.sv(41)
                                                                               110 Covered   
/\top#DUT /sva_inst/cover__PSELx_property 
                                         APB4_sva Verilog  SVA  ../UVM/APB4_sva.sv(34)
                                                                               232 Covered   
/\top#DUT /sva_inst/cover__PRESETn_property 
                                         APB4_sva Verilog  SVA  ../UVM/APB4_sva.sv(27)
                                                                                19 Covered   
/\top#DUT /sva_inst/cover__SLVERR_property 
                                         APB4_sva Verilog  SVA  ../UVM/APB4_sva.sv(80)
                                                                                 1 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 9

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/\top#DUT /sva_inst/assert__PSEL1_property
                     ../UVM/APB4_sva.sv(75)             0          1
/\top#DUT /sva_inst/assert__PSEL0_property
                     ../UVM/APB4_sva.sv(68)             0          1
/\top#DUT /sva_inst/assert__Read_Ready_property
                     ../UVM/APB4_sva.sv(61)             0          1
/\top#DUT /sva_inst/assert__Write_Ready_property
                     ../UVM/APB4_sva.sv(54)             0          1
/\top#DUT /sva_inst/assert__Ready_property
                     ../UVM/APB4_sva.sv(47)             0          1
/\top#DUT /sva_inst/assert__En_property
                     ../UVM/APB4_sva.sv(40)             0          1
/\top#DUT /sva_inst/assert__PSELx_property
                     ../UVM/APB4_sva.sv(33)             0          1
/\top#DUT /sva_inst/assert__PRESETn_property
                     ../UVM/APB4_sva.sv(26)             0          1
/\top#DUT /sva_inst/assert__SLVERR_property
                     ../UVM/APB4_sva.sv(79)             0          1

Total Coverage By Instance (filtered view): 92.91%

