<profile>

<section name = "Vivado HLS Report for 'test_direct_dma'" level="0">
<item name = "Date">Sat Apr 18 21:58:17 2015
</item>
<item name = "Version">2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)</item>
<item name = "Project">test_direct_dma</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq zynq_fpv6 </item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">10.00, 2.52, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 1, -, -, ?, no</column>
<column name="- Loop 2">?, ?, 1, -, -, ?, no</column>
<column name="- Loop 3">?, ?, 1, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 77</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 128</column>
<column name="Register">-, -, 291, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="7">Memory, Module, BRAM_18K, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_234_p2">+, 0, 0, 32, 32, 1</column>
<column name="ap_sig_bdd_115">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_155">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_250">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_251">and, 0, 0, 1, 1, 1</column>
<column name="tmp_2_fu_228_p2">icmp, 0, 0, 40, 32, 32</column>
<column name="ap_sig_bdd_148">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="destinationAddress_in_sig">32, 2, 32, 64</column>
<column name="i_reg_158">32, 2, 32, 64</column>
<column name="length_r_in_sig">32, 2, 32, 64</column>
<column name="sourceAddress_in_sig">32, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_reg_ioackin_out_stream_V_V_TREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_read_mover_V_V_TREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_write_mover_V_V_TREADY">1, 0, 1, 0</column>
<column name="destinationAddress_ap_vld_preg">1, 0, 1, 0</column>
<column name="destinationAddress_assign_fu_74">32, 0, 32, 0</column>
<column name="destinationAddress_preg">32, 0, 32, 0</column>
<column name="i_reg_158">32, 0, 32, 0</column>
<column name="length_assign_fu_78">32, 0, 32, 0</column>
<column name="length_r_ap_vld_preg">1, 0, 1, 0</column>
<column name="length_r_preg">32, 0, 32, 0</column>
<column name="read_length_reg_264">28, 0, 32, 4</column>
<column name="read_mover_halt_preg">1, 0, 1, 0</column>
<column name="sourceAddress_ap_vld_preg">1, 0, 1, 0</column>
<column name="sourceAddress_assign_fu_70">32, 0, 32, 0</column>
<column name="sourceAddress_preg">32, 0, 32, 0</column>
<column name="tmp_reg_258">28, 0, 28, 0</column>
<column name="write_mover_halt_preg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 6, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 6, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, test_direct_dma, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, test_direct_dma, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, test_direct_dma, return value</column>
<column name="read_mover_V_V_TDATA">out, 72, axis, read_mover_V_V, pointer</column>
<column name="read_mover_V_V_TVALID">out, 1, axis, read_mover_V_V, pointer</column>
<column name="read_mover_V_V_TREADY">in, 1, axis, read_mover_V_V, pointer</column>
<column name="write_mover_V_V_TDATA">out, 72, axis, write_mover_V_V, pointer</column>
<column name="write_mover_V_V_TVALID">out, 1, axis, write_mover_V_V, pointer</column>
<column name="write_mover_V_V_TREADY">in, 1, axis, write_mover_V_V, pointer</column>
<column name="in_stream_V_V_TDATA">in, 128, axis, in_stream_V_V, pointer</column>
<column name="in_stream_V_V_TVALID">in, 1, axis, in_stream_V_V, pointer</column>
<column name="in_stream_V_V_TREADY">out, 1, axis, in_stream_V_V, pointer</column>
<column name="out_stream_V_V_TDATA">out, 128, axis, out_stream_V_V, pointer</column>
<column name="out_stream_V_V_TVALID">out, 1, axis, out_stream_V_V, pointer</column>
<column name="out_stream_V_V_TREADY">in, 1, axis, out_stream_V_V, pointer</column>
<column name="read_mover_halt">out, 1, ap_none, read_mover_halt, pointer</column>
<column name="read_mover_halt_complete">in, 1, ap_none, read_mover_halt_complete, pointer</column>
<column name="write_mover_halt">out, 1, ap_none, write_mover_halt, pointer</column>
<column name="write_mover_halt_complete">in, 1, ap_none, write_mover_halt_complete, pointer</column>
</table>
</item>
</section>
</profile>
