// Seed: 2042733159
module module_0 (
    input uwire id_0,
    output wire id_1,
    input uwire id_2,
    output wor id_3,
    output supply1 id_4,
    input tri0 id_5,
    output wire id_6,
    output uwire id_7,
    input supply0 id_8,
    output tri0 id_9,
    input wire id_10,
    input wor id_11,
    input wand id_12,
    input tri id_13
);
  genvar id_15;
  assign id_15 = 1;
  wire id_16;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input uwire id_3,
    input wire id_4,
    input uwire id_5,
    input uwire id_6,
    output wor id_7,
    input tri1 id_8,
    input wire id_9,
    output wire id_10,
    output tri id_11,
    input supply1 id_12,
    output logic id_13,
    input supply0 id_14
);
  always id_13 <= "";
  module_0(
      id_8, id_11, id_4, id_11, id_10, id_4, id_7, id_11, id_1, id_10, id_9, id_2, id_3, id_12
  );
endmodule
