22:15:12 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FPGA_CNN_PROJECT\PHASE_4_VITIS\temp_xsdb_launch_script.tcl
22:15:16 INFO  : Registering command handlers for Vitis TCF services
22:15:18 INFO  : XSCT server has started successfully.
22:15:18 INFO  : plnx-install-location is set to ''
22:15:18 INFO  : Successfully done setting XSCT server connection channel  
22:15:19 INFO  : Successfully done setting workspace for the tool. 
22:15:19 INFO  : Successfully done query RDI_DATADIR 
22:23:42 INFO  : Successfully done sdx_reload_mss "D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss"
22:23:42 INFO  : Successfully done sdx_reload_mss "D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
23:14:57 INFO  : Checking for BSP changes to sync application flags for project 'cnn_app'...
23:19:17 INFO  : Checking for BSP changes to sync application flags for project 'cnn_app'...
14:36:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FPGA_CNN_PROJECT\PHASE_4_VITIS\temp_xsdb_launch_script.tcl
14:36:16 INFO  : XSCT server has started successfully.
14:36:16 INFO  : Successfully done setting XSCT server connection channel  
14:36:16 INFO  : plnx-install-location is set to ''
14:36:16 INFO  : Successfully done setting workspace for the tool. 
14:36:18 INFO  : Registering command handlers for Vitis TCF services
14:36:19 INFO  : Successfully done query RDI_DATADIR 
16:26:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FPGA_CNN_PROJECT\PHASE_4_VITIS\temp_xsdb_launch_script.tcl
16:26:39 INFO  : XSCT server has started successfully.
16:26:39 INFO  : Successfully done setting XSCT server connection channel  
16:26:39 INFO  : plnx-install-location is set to ''
16:26:39 INFO  : Successfully done setting workspace for the tool. 
16:26:40 INFO  : Registering command handlers for Vitis TCF services
16:26:41 INFO  : Successfully done query RDI_DATADIR 
16:30:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:30:55 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:32:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:33:15 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:44:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:21 INFO  : Jtag cable 'Digilent Zed 210248657439' is selected.
17:44:21 INFO  : 'jtag frequency' command is executed.
17:44:21 INFO  : Context for 'APU' is selected.
17:44:22 INFO  : System reset is completed.
17:44:25 INFO  : 'after 3000' command is executed.
17:44:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1' command is executed.
17:44:27 INFO  : FPGA configured successfully with bitstream "D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit"
17:44:27 INFO  : Context for 'APU' is selected.
17:44:27 INFO  : Hardware design information is loaded from 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa'.
17:44:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:27 INFO  : Context for 'APU' is selected.
17:44:27 INFO  : Sourcing of 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl' is done.
17:44:27 INFO  : 'ps7_init' command is executed.
17:44:27 INFO  : 'ps7_post_config' command is executed.
17:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:27 INFO  : The application 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1
fpga -file D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:28 INFO  : Memory regions updated for context APU
17:44:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:28 INFO  : 'con' command is executed.
17:44:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:44:28 INFO  : Launch script is exported to file 'D:\FPGA_CNN_PROJECT\PHASE_4_VITIS\.sdk\launch_scripts\single_application_debug\debugger_cnn_app-default.tcl'
17:45:45 INFO  : Disconnected from the channel tcfchan#1.
17:45:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:46 INFO  : Jtag cable 'Digilent Zed 210248657439' is selected.
17:45:46 INFO  : 'jtag frequency' command is executed.
17:45:46 INFO  : Context for 'APU' is selected.
17:45:46 INFO  : System reset is completed.
17:45:49 INFO  : 'after 3000' command is executed.
17:45:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1' command is executed.
17:45:52 INFO  : FPGA configured successfully with bitstream "D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit"
17:45:52 INFO  : Context for 'APU' is selected.
17:45:53 INFO  : Hardware design information is loaded from 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa'.
17:45:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:53 INFO  : Context for 'APU' is selected.
17:45:53 INFO  : Sourcing of 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl' is done.
17:45:53 INFO  : 'ps7_init' command is executed.
17:45:53 INFO  : 'ps7_post_config' command is executed.
17:45:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:53 INFO  : The application 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1
fpga -file D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:53 INFO  : Memory regions updated for context APU
17:45:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:53 INFO  : 'con' command is executed.
17:45:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:45:53 INFO  : Launch script is exported to file 'D:\FPGA_CNN_PROJECT\PHASE_4_VITIS\.sdk\launch_scripts\single_application_debug\debugger_cnn_app-default.tcl'
17:46:32 INFO  : Successfully done sdx_reload_mss "D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss"
17:46:32 INFO  : Successfully done sdx_reload_mss "D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:46:33 INFO  : Disconnected from the channel tcfchan#2.
17:46:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FPGA_CNN_PROJECT\PHASE_4_VITIS\temp_xsdb_launch_script.tcl
17:46:58 INFO  : XSCT server has started successfully.
17:46:58 INFO  : plnx-install-location is set to ''
17:46:58 INFO  : Successfully done setting XSCT server connection channel  
17:46:58 INFO  : Registering command handlers for Vitis TCF services
17:47:02 INFO  : Successfully done setting workspace for the tool. 
17:47:02 INFO  : Successfully done query RDI_DATADIR 
17:47:02 INFO  : Successfully done sdx_reload_mss "D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss"
17:47:03 INFO  : Successfully done sdx_reload_mss "D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:48:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:00 INFO  : Jtag cable 'Digilent Zed 210248657439' is selected.
17:48:00 INFO  : 'jtag frequency' command is executed.
17:48:00 INFO  : Context for 'APU' is selected.
17:48:00 INFO  : System reset is completed.
17:48:03 INFO  : 'after 3000' command is executed.
17:48:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1' command is executed.
17:48:06 INFO  : FPGA configured successfully with bitstream "D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit"
17:48:06 INFO  : Context for 'APU' is selected.
17:48:06 INFO  : Hardware design information is loaded from 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa'.
17:48:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:06 INFO  : Context for 'APU' is selected.
17:48:06 INFO  : Sourcing of 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl' is done.
17:48:06 INFO  : 'ps7_init' command is executed.
17:48:06 INFO  : 'ps7_post_config' command is executed.
17:48:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:06 INFO  : The application 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1
fpga -file D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:06 INFO  : Memory regions updated for context APU
17:48:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:06 INFO  : 'con' command is executed.
17:48:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:48:06 INFO  : Launch script is exported to file 'D:\FPGA_CNN_PROJECT\PHASE_4_VITIS\.sdk\launch_scripts\single_application_debug\systemdebugger_cnn_app_system_standalone.tcl'
17:52:01 INFO  : Disconnected from the channel tcfchan#1.
17:52:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:03 INFO  : Jtag cable 'Digilent Zed 210248657439' is selected.
17:52:03 INFO  : 'jtag frequency' command is executed.
17:52:03 INFO  : Context for 'APU' is selected.
17:52:03 INFO  : System reset is completed.
17:52:06 INFO  : 'after 3000' command is executed.
17:52:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1' command is executed.
17:52:08 INFO  : FPGA configured successfully with bitstream "D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit"
17:52:09 INFO  : Context for 'APU' is selected.
17:52:09 INFO  : Hardware design information is loaded from 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa'.
17:52:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:09 INFO  : Context for 'APU' is selected.
17:52:09 INFO  : Sourcing of 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl' is done.
17:52:09 INFO  : 'ps7_init' command is executed.
17:52:09 INFO  : 'ps7_post_config' command is executed.
17:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:09 INFO  : The application 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1
fpga -file D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:09 INFO  : Memory regions updated for context APU
17:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:09 INFO  : 'con' command is executed.
17:52:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:52:09 INFO  : Launch script is exported to file 'D:\FPGA_CNN_PROJECT\PHASE_4_VITIS\.sdk\launch_scripts\single_application_debug\debugger_cnn_app-default.tcl'
18:50:24 INFO  : Checking for BSP changes to sync application flags for project 'cnn_app'...
19:39:46 INFO  : Checking for BSP changes to sync application flags for project 'cnn_app'...
19:46:47 INFO  : Disconnected from the channel tcfchan#2.
19:46:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:48 INFO  : Jtag cable 'Digilent Zed 210248657439' is selected.
19:46:48 INFO  : 'jtag frequency' command is executed.
19:46:48 INFO  : Context for 'APU' is selected.
19:46:48 INFO  : System reset is completed.
19:46:51 INFO  : 'after 3000' command is executed.
19:46:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1' command is executed.
19:46:54 INFO  : FPGA configured successfully with bitstream "D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit"
19:46:54 INFO  : Context for 'APU' is selected.
19:46:54 INFO  : Hardware design information is loaded from 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa'.
19:46:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:46:54 INFO  : Context for 'APU' is selected.
19:46:54 INFO  : Sourcing of 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl' is done.
19:46:55 INFO  : 'ps7_init' command is executed.
19:46:55 INFO  : 'ps7_post_config' command is executed.
19:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:55 INFO  : The application 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:46:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:46:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1
fpga -file D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:46:55 INFO  : Memory regions updated for context APU
19:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:55 INFO  : 'con' command is executed.
19:46:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:46:55 INFO  : Launch script is exported to file 'D:\FPGA_CNN_PROJECT\PHASE_4_VITIS\.sdk\launch_scripts\single_application_debug\debugger_cnn_app-default.tcl'
21:56:41 INFO  : Checking for BSP changes to sync application flags for project 'cnn_app'...
21:59:39 INFO  : Disconnected from the channel tcfchan#4.
21:59:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:41 INFO  : Jtag cable 'Digilent Zed 210248657439' is selected.
21:59:41 INFO  : 'jtag frequency' command is executed.
21:59:41 INFO  : Context for 'APU' is selected.
21:59:41 INFO  : System reset is completed.
21:59:44 INFO  : 'after 3000' command is executed.
21:59:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1' command is executed.
21:59:46 INFO  : FPGA configured successfully with bitstream "D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit"
21:59:46 INFO  : Context for 'APU' is selected.
21:59:46 INFO  : Hardware design information is loaded from 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa'.
21:59:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:46 INFO  : Context for 'APU' is selected.
21:59:46 INFO  : Sourcing of 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl' is done.
21:59:47 INFO  : 'ps7_init' command is executed.
21:59:47 INFO  : 'ps7_post_config' command is executed.
21:59:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:47 INFO  : The application 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:59:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1
fpga -file D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:48 INFO  : Memory regions updated for context APU
21:59:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:48 INFO  : 'con' command is executed.
21:59:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:59:48 INFO  : Launch script is exported to file 'D:\FPGA_CNN_PROJECT\PHASE_4_VITIS\.sdk\launch_scripts\single_application_debug\debugger_cnn_app-default.tcl'
22:00:20 INFO  : Checking for BSP changes to sync application flags for project 'cnn_app'...
22:01:14 INFO  : Disconnected from the channel tcfchan#5.
22:01:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:15 INFO  : Jtag cable 'Digilent Zed 210248657439' is selected.
22:01:15 INFO  : 'jtag frequency' command is executed.
22:01:15 INFO  : Context for 'APU' is selected.
22:01:15 INFO  : System reset is completed.
22:01:18 INFO  : 'after 3000' command is executed.
22:01:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1' command is executed.
22:01:21 INFO  : FPGA configured successfully with bitstream "D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit"
22:01:21 INFO  : Context for 'APU' is selected.
22:01:21 INFO  : Hardware design information is loaded from 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa'.
22:01:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:21 INFO  : Context for 'APU' is selected.
22:01:21 INFO  : Sourcing of 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl' is done.
22:01:22 INFO  : 'ps7_init' command is executed.
22:01:22 INFO  : 'ps7_post_config' command is executed.
22:01:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:22 INFO  : The application 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1
fpga -file D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:22 INFO  : Memory regions updated for context APU
22:01:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:22 INFO  : 'con' command is executed.
22:01:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:01:22 INFO  : Launch script is exported to file 'D:\FPGA_CNN_PROJECT\PHASE_4_VITIS\.sdk\launch_scripts\single_application_debug\debugger_cnn_app-default.tcl'
23:01:44 INFO  : Disconnected from the channel tcfchan#6.
15:59:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FPGA_CNN_PROJECT\PHASE_4_VITIS\temp_xsdb_launch_script.tcl
15:59:27 INFO  : Registering command handlers for Vitis TCF services
15:59:27 INFO  : XSCT server has started successfully.
15:59:27 INFO  : plnx-install-location is set to ''
15:59:27 INFO  : Successfully done setting XSCT server connection channel  
15:59:28 INFO  : Successfully done setting workspace for the tool. 
15:59:28 INFO  : Successfully done query RDI_DATADIR 
16:10:24 INFO  : Checking for BSP changes to sync application flags for project 'cnn_app'...
16:13:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:38 INFO  : Jtag cable 'Digilent Zed 210248657439' is selected.
16:13:38 INFO  : 'jtag frequency' command is executed.
16:13:38 INFO  : Context for 'APU' is selected.
16:13:38 INFO  : System reset is completed.
16:13:41 INFO  : 'after 3000' command is executed.
16:13:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1' command is executed.
16:13:43 INFO  : FPGA configured successfully with bitstream "D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit"
16:13:43 INFO  : Context for 'APU' is selected.
16:13:43 INFO  : Hardware design information is loaded from 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa'.
16:13:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:43 INFO  : Context for 'APU' is selected.
16:13:43 INFO  : Sourcing of 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl' is done.
16:13:43 INFO  : 'ps7_init' command is executed.
16:13:43 INFO  : 'ps7_post_config' command is executed.
16:13:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:44 INFO  : The application 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1
fpga -file D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:44 INFO  : Memory regions updated for context APU
16:13:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:44 INFO  : 'con' command is executed.
16:13:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:13:44 INFO  : Launch script is exported to file 'D:\FPGA_CNN_PROJECT\PHASE_4_VITIS\.sdk\launch_scripts\single_application_debug\debugger_cnn_app-default.tcl'
16:14:05 INFO  : Checking for BSP changes to sync application flags for project 'cnn_app'...
16:14:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa is already opened

16:14:36 INFO  : Disconnected from the channel tcfchan#1.
16:14:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:14:55 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:15:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:15:31 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:16:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FPGA_CNN_PROJECT\PHASE_4_VITIS\temp_xsdb_launch_script.tcl
16:16:02 INFO  : XSCT server has started successfully.
16:16:02 INFO  : plnx-install-location is set to ''
16:16:02 INFO  : Successfully done setting XSCT server connection channel  
16:16:02 INFO  : Successfully done setting workspace for the tool. 
16:16:03 INFO  : Successfully done query RDI_DATADIR 
16:16:04 INFO  : Registering command handlers for Vitis TCF services
16:17:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:17:36 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:18:49 INFO  : Checking for BSP changes to sync application flags for project 'cnn_app'...
16:19:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:19:27 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:19:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:41 INFO  : Jtag cable 'Digilent Zed 210248657439' is selected.
16:19:41 INFO  : 'jtag frequency' command is executed.
16:19:41 INFO  : Context for 'APU' is selected.
16:19:41 INFO  : System reset is completed.
16:19:44 INFO  : 'after 3000' command is executed.
16:19:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1' command is executed.
16:19:46 INFO  : FPGA configured successfully with bitstream "D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit"
16:19:46 INFO  : Context for 'APU' is selected.
16:19:46 INFO  : Hardware design information is loaded from 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa'.
16:19:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:46 INFO  : Context for 'APU' is selected.
16:19:46 INFO  : Sourcing of 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl' is done.
16:19:47 INFO  : 'ps7_init' command is executed.
16:19:47 INFO  : 'ps7_post_config' command is executed.
16:19:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:47 INFO  : The application 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1
fpga -file D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:47 INFO  : Memory regions updated for context APU
16:19:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:47 INFO  : 'con' command is executed.
16:19:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:19:47 INFO  : Launch script is exported to file 'D:\FPGA_CNN_PROJECT\PHASE_4_VITIS\.sdk\launch_scripts\single_application_debug\debugger_cnn_app-default.tcl'
16:20:26 INFO  : Checking for BSP changes to sync application flags for project 'cnn_app'...
16:20:50 INFO  : Disconnected from the channel tcfchan#1.
16:20:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:51 INFO  : Jtag cable 'Digilent Zed 210248657439' is selected.
16:20:51 INFO  : 'jtag frequency' command is executed.
16:20:51 INFO  : Context for 'APU' is selected.
16:20:51 INFO  : System reset is completed.
16:20:54 INFO  : 'after 3000' command is executed.
16:20:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1' command is executed.
16:20:57 INFO  : FPGA configured successfully with bitstream "D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit"
16:20:57 INFO  : Context for 'APU' is selected.
16:20:58 INFO  : Hardware design information is loaded from 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa'.
16:20:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:58 INFO  : Context for 'APU' is selected.
16:20:58 INFO  : Sourcing of 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl' is done.
16:20:58 INFO  : 'ps7_init' command is executed.
16:20:58 INFO  : 'ps7_post_config' command is executed.
16:20:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:58 INFO  : The application 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1
fpga -file D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:59 INFO  : Memory regions updated for context APU
16:20:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:59 INFO  : 'con' command is executed.
16:20:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:20:59 INFO  : Launch script is exported to file 'D:\FPGA_CNN_PROJECT\PHASE_4_VITIS\.sdk\launch_scripts\single_application_debug\debugger_cnn_app-default.tcl'
16:21:40 INFO  : Disconnected from the channel tcfchan#2.
16:22:12 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FPGA_CNN_PROJECT\PHASE_4_VITIS\temp_xsdb_launch_script.tcl
16:22:14 INFO  : XSCT server has started successfully.
16:22:14 INFO  : plnx-install-location is set to ''
16:22:14 INFO  : Successfully done setting XSCT server connection channel  
16:22:14 INFO  : Successfully done setting workspace for the tool. 
16:22:14 INFO  : Registering command handlers for Vitis TCF services
16:22:14 INFO  : Successfully done query RDI_DATADIR 
16:22:35 INFO  : Checking for BSP changes to sync application flags for project 'cnn_app'...
16:22:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa is already opened

16:24:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FPGA_CNN_PROJECT\PHASE_4_VITIS\temp_xsdb_launch_script.tcl
16:24:34 INFO  : XSCT server has started successfully.
16:24:34 INFO  : Successfully done setting XSCT server connection channel  
16:24:34 INFO  : plnx-install-location is set to ''
16:24:34 INFO  : Successfully done setting workspace for the tool. 
16:24:34 INFO  : Registering command handlers for Vitis TCF services
16:24:34 INFO  : Successfully done query RDI_DATADIR 
16:24:52 INFO  : Checking for BSP changes to sync application flags for project 'cnn_app'...
16:24:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa is already opened

16:25:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:42 INFO  : Jtag cable 'Digilent Zed 210248657439' is selected.
16:25:42 INFO  : 'jtag frequency' command is executed.
16:25:42 INFO  : Context for 'APU' is selected.
16:25:42 INFO  : System reset is completed.
16:25:45 INFO  : 'after 3000' command is executed.
16:25:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1' command is executed.
16:25:48 INFO  : FPGA configured successfully with bitstream "D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit"
16:25:48 INFO  : Context for 'APU' is selected.
16:25:48 INFO  : Hardware design information is loaded from 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa'.
16:25:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:48 INFO  : Context for 'APU' is selected.
16:25:48 INFO  : Sourcing of 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl' is done.
16:25:48 INFO  : 'ps7_init' command is executed.
16:25:48 INFO  : 'ps7_post_config' command is executed.
16:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:48 INFO  : The application 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1
fpga -file D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:48 INFO  : Memory regions updated for context APU
16:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:48 INFO  : 'con' command is executed.
16:25:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:25:48 INFO  : Launch script is exported to file 'D:\FPGA_CNN_PROJECT\PHASE_4_VITIS\.sdk\launch_scripts\single_application_debug\debugger_cnn_app-default.tcl'
16:27:35 INFO  : Disconnected from the channel tcfchan#2.
16:28:02 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FPGA_CNN_PROJECT\PHASE_4_VITIS\temp_xsdb_launch_script.tcl
16:28:04 INFO  : XSCT server has started successfully.
16:28:04 INFO  : plnx-install-location is set to ''
16:28:04 INFO  : Successfully done setting XSCT server connection channel  
16:28:04 INFO  : Successfully done setting workspace for the tool. 
16:28:04 INFO  : Registering command handlers for Vitis TCF services
16:28:05 INFO  : Successfully done query RDI_DATADIR 
16:38:34 INFO  : Checking for BSP changes to sync application flags for project 'cnn_app'...
16:38:42 INFO  : Checking for BSP changes to sync application flags for project 'cnn_app'...
16:38:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa is already opened

16:39:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:27 INFO  : Jtag cable 'Digilent Zed 210248657439' is selected.
16:39:27 INFO  : 'jtag frequency' command is executed.
16:39:27 INFO  : Context for 'APU' is selected.
16:39:27 INFO  : System reset is completed.
16:39:30 INFO  : 'after 3000' command is executed.
16:39:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1' command is executed.
16:39:32 INFO  : FPGA configured successfully with bitstream "D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit"
16:39:32 INFO  : Context for 'APU' is selected.
16:39:32 INFO  : Hardware design information is loaded from 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa'.
16:39:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:32 INFO  : Context for 'APU' is selected.
16:39:32 INFO  : Sourcing of 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl' is done.
16:39:33 INFO  : 'ps7_init' command is executed.
16:39:33 INFO  : 'ps7_post_config' command is executed.
16:39:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:33 INFO  : The application 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1
fpga -file D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:33 INFO  : Memory regions updated for context APU
16:39:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:33 INFO  : 'con' command is executed.
16:39:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:39:33 INFO  : Launch script is exported to file 'D:\FPGA_CNN_PROJECT\PHASE_4_VITIS\.sdk\launch_scripts\single_application_debug\debugger_cnn_app-default.tcl'
16:43:25 INFO  : Checking for BSP changes to sync application flags for project 'cnn_app'...
16:43:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa is already opened

16:43:53 INFO  : Disconnected from the channel tcfchan#2.
16:43:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:54 INFO  : Jtag cable 'Digilent Zed 210248657439' is selected.
16:43:54 INFO  : 'jtag frequency' command is executed.
16:43:54 INFO  : Context for 'APU' is selected.
16:43:55 INFO  : System reset is completed.
16:43:58 INFO  : 'after 3000' command is executed.
16:43:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1' command is executed.
16:44:00 INFO  : FPGA configured successfully with bitstream "D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit"
16:44:00 INFO  : Context for 'APU' is selected.
16:44:02 INFO  : Hardware design information is loaded from 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa'.
16:44:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:02 INFO  : Context for 'APU' is selected.
16:44:02 INFO  : Sourcing of 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl' is done.
16:44:02 INFO  : 'ps7_init' command is executed.
16:44:02 INFO  : 'ps7_post_config' command is executed.
16:44:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:02 INFO  : The application 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1
fpga -file D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:02 INFO  : Memory regions updated for context APU
16:44:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:02 INFO  : 'con' command is executed.
16:44:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:44:02 INFO  : Launch script is exported to file 'D:\FPGA_CNN_PROJECT\PHASE_4_VITIS\.sdk\launch_scripts\single_application_debug\debugger_cnn_app-default.tcl'
16:44:21 INFO  : Disconnected from the channel tcfchan#4.
16:44:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FPGA_CNN_PROJECT\PHASE_4_VITIS\temp_xsdb_launch_script.tcl
16:44:46 INFO  : XSCT server has started successfully.
16:44:46 INFO  : plnx-install-location is set to ''
16:44:46 INFO  : Successfully done setting XSCT server connection channel  
16:44:46 INFO  : Successfully done setting workspace for the tool. 
16:44:47 INFO  : Registering command handlers for Vitis TCF services
16:44:47 INFO  : Successfully done query RDI_DATADIR 
16:45:07 INFO  : Checking for BSP changes to sync application flags for project 'cnn_app'...
16:45:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa is already opened

16:45:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:49 INFO  : Jtag cable 'Digilent Zed 210248657439' is selected.
16:45:49 INFO  : 'jtag frequency' command is executed.
16:45:49 INFO  : Context for 'APU' is selected.
16:45:49 INFO  : System reset is completed.
16:45:52 INFO  : 'after 3000' command is executed.
16:45:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1' command is executed.
16:45:54 INFO  : FPGA configured successfully with bitstream "D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit"
16:45:54 INFO  : Context for 'APU' is selected.
16:45:54 INFO  : Hardware design information is loaded from 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa'.
16:45:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:54 INFO  : Context for 'APU' is selected.
16:45:54 INFO  : Sourcing of 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl' is done.
16:45:55 INFO  : 'ps7_init' command is executed.
16:45:55 INFO  : 'ps7_post_config' command is executed.
16:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:55 INFO  : The application 'D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248657439" && level==0} -index 1
fpga -file D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/bitstream/cnn_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/hw/cnn_bd_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_app/Debug/cnn_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:55 INFO  : Memory regions updated for context APU
16:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:55 INFO  : 'con' command is executed.
16:45:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:45:55 INFO  : Launch script is exported to file 'D:\FPGA_CNN_PROJECT\PHASE_4_VITIS\.sdk\launch_scripts\single_application_debug\debugger_cnn_app-default.tcl'
16:47:51 INFO  : Disconnected from the channel tcfchan#2.
18:11:16 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FPGA_CNN_PROJECT\PHASE_4_VITIS\temp_xsdb_launch_script.tcl
18:11:18 INFO  : XSCT server has started successfully.
18:11:18 INFO  : Successfully done setting XSCT server connection channel  
18:11:18 INFO  : plnx-install-location is set to ''
18:11:18 INFO  : Successfully done setting workspace for the tool. 
18:11:19 INFO  : Registering command handlers for Vitis TCF services
18:11:19 INFO  : Successfully done query RDI_DATADIR 
18:27:17 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FPGA_CNN_PROJECT\PHASE_4_VITIS\temp_xsdb_launch_script.tcl
18:27:19 INFO  : XSCT server has started successfully.
18:27:19 INFO  : plnx-install-location is set to ''
18:27:19 INFO  : Successfully done setting XSCT server connection channel  
18:27:19 INFO  : Successfully done setting workspace for the tool. 
18:27:20 INFO  : Registering command handlers for Vitis TCF services
18:27:20 INFO  : Successfully done query RDI_DATADIR 
