# • Design and Analysis of 6T SRAM Cell using LTspice
    – Plotted Input Data,Write,Word and Read signal waveforms on LTspice in 180nm Technology
    – With proper sizing of transistors, Static Noise Margin (SNM) is found out to be 150mV

The layout is shown below
![Alt text](https://github.com/sura-sivareddy/6T-SRAM/blob/e37fb222b90cd29aeac4419f7479c10eaa2e9a98/Screenshot%202024-08-21%20162138.png)

The simulation results are shown below
![Alt text](https://github.com/sura-sivareddy/6T-SRAM/blob/f490e4d13142a3c4f5f7dfd738efa68a28a16288/Screenshot%202024-08-27%20145942.png)
