Analysis & Synthesis report for henry_test
Thu Jan 29 16:34:24 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Jan 29 16:34:24 2015                ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; henry_test                                       ;
; Top-level Entity Name              ; henry_test                                       ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; N/A until Partition Merge                        ;
;     Total combinational functions  ; N/A until Partition Merge                        ;
;     Dedicated logic registers      ; N/A until Partition Merge                        ;
; Total registers                    ; N/A until Partition Merge                        ;
; Total pins                         ; N/A until Partition Merge                        ;
; Total virtual pins                 ; N/A until Partition Merge                        ;
; Total memory bits                  ; N/A until Partition Merge                        ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                        ;
; Total PLLs                         ; N/A until Partition Merge                        ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; henry_test         ; henry_test         ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Jan 29 16:34:02 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off henry_test -c henry_test
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12248): Elaborating Qsys system entity "henry_test.qsys"
Info (12250): 2015.01.29.16:34:05 Progress: Loading lab5/henry_test.qsys
Info (12250): 2015.01.29.16:34:06 Progress: Reading input file
Info (12250): 2015.01.29.16:34:06 Progress: Adding clk_0 [clock_source 13.0]
Info (12250): 2015.01.29.16:34:06 Progress: Parameterizing module clk_0
Info (12250): 2015.01.29.16:34:06 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Info (12250): 2015.01.29.16:34:06 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2015.01.29.16:34:06 Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Info (12250): 2015.01.29.16:34:07 Progress: Parameterizing module nios2_qsys_0
Info (12250): 2015.01.29.16:34:07 Progress: Adding switches [altera_avalon_pio 13.0.1.99.2]
Info (12250): 2015.01.29.16:34:07 Progress: Parameterizing module switches
Info (12250): 2015.01.29.16:34:07 Progress: Adding green_LEDs [altera_avalon_pio 13.0.1.99.2]
Info (12250): 2015.01.29.16:34:07 Progress: Parameterizing module green_LEDs
Info (12250): 2015.01.29.16:34:07 Progress: Adding red_LEDs [altera_avalon_pio 13.0.1.99.2]
Info (12250): 2015.01.29.16:34:07 Progress: Parameterizing module red_LEDs
Info (12250): 2015.01.29.16:34:07 Progress: Adding HEX_displays [altera_avalon_pio 13.0.1.99.2]
Info (12250): 2015.01.29.16:34:07 Progress: Parameterizing module HEX_displays
Info (12250): 2015.01.29.16:34:07 Progress: Adding push_button [altera_avalon_pio 13.0.1.99.2]
Info (12250): 2015.01.29.16:34:07 Progress: Parameterizing module push_button
Info (12250): 2015.01.29.16:34:07 Progress: Building connections
Info (12250): 2015.01.29.16:34:07 Progress: Parameterizing connections
Info (12250): 2015.01.29.16:34:07 Progress: Validating
Info (12250): 2015.01.29.16:34:08 Progress: Done reading input file
Info (12250): Henry_test.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Henry_test.push_button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning (12251): Henry_test.green_LEDs: green_LEDs.external_connection must be exported, or connected to a matching conduit.
Info (12250): Henry_test: Generating henry_test "henry_test" for QUARTUS_SYNTH
Info (12250): Pipeline_bridge_swap_transform: After transform: 8 modules, 23 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): Merlin_translator_transform: After transform: 17 modules, 50 connections
Info (12250): Merlin_domain_transform: After transform: 34 modules, 140 connections
Info (12250): Merlin_router_transform: After transform: 43 modules, 167 connections
Info (12250): Merlin_traffic_limiter_transform: After transform: 44 modules, 171 connections
Info (12250): Reset_adaptation_transform: After transform: 45 modules, 173 connections
Info (12250): Merlin_network_to_switch_transform: After transform: 62 modules, 207 connections
Info (12250): Limiter_update_transform: After transform: 62 modules, 208 connections
Info (12250): Merlin_mm_transform: After transform: 62 modules, 208 connections
Info (12250): Merlin_interrupt_mapper_transform: After transform: 63 modules, 211 connections
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Henry_test: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'henry_test_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=henry_test_onchip_memory2_0 --dir=C:/Users/godd9170/AppData/Local/Temp/alt6464_9146657985563075451.dir/0001_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/godd9170/AppData/Local/Temp/alt6464_9146657985563075451.dir/0001_onchip_memory2_0_gen//henry_test_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'henry_test_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "henry_test" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Nios2_qsys_0: Starting RTL generation for module 'henry_test_nios2_qsys_0'
Info (12250): Nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=henry_test_nios2_qsys_0 --dir=C:/Users/godd9170/AppData/Local/Temp/alt6464_9146657985563075451.dir/0002_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/godd9170/AppData/Local/Temp/alt6464_9146657985563075451.dir/0002_nios2_qsys_0_gen//henry_test_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info (12250): Nios2_qsys_0: # 2015.01.29 16:34:12 (*) Starting Nios II generation
Info (12250): Nios2_qsys_0: # 2015.01.29 16:34:12 (*)   Checking for plaintext license.
Info (12250): Nios2_qsys_0: # 2015.01.29 16:34:13 (*)   Plaintext license not found.
Info (12250): Nios2_qsys_0: # 2015.01.29 16:34:13 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Nios2_qsys_0: # 2015.01.29 16:34:13 (*)   Encrypted license found.  SOF will not be time-limited.
Info (12250): Nios2_qsys_0: # 2015.01.29 16:34:13 (*)   Elaborating CPU configuration settings
Info (12250): Nios2_qsys_0: # 2015.01.29 16:34:13 (*)   Creating all objects for CPU
Info (12250): Nios2_qsys_0: # 2015.01.29 16:34:14 (*)     Pipeline frontend
Info (12250): Nios2_qsys_0: # 2015.01.29 16:34:15 (*)   Generating RTL from CPU objects
Info (12250): Nios2_qsys_0: # 2015.01.29 16:34:19 (*)   Creating encrypted RTL
Info (12250): Nios2_qsys_0: # 2015.01.29 16:34:20 (*) Done Nios II generation
Info (12250): Nios2_qsys_0: Done RTL generation for module 'henry_test_nios2_qsys_0'
Info (12250): Nios2_qsys_0: "henry_test" instantiated altera_nios2_qsys "nios2_qsys_0"
Info (12250): Switches: Starting RTL generation for module 'henry_test_switches'
Info (12250): Switches:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=henry_test_switches --dir=C:/Users/godd9170/AppData/Local/Temp/alt6464_9146657985563075451.dir/0003_switches_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/godd9170/AppData/Local/Temp/alt6464_9146657985563075451.dir/0003_switches_gen//henry_test_switches_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Switches: Done RTL generation for module 'henry_test_switches'
Info (12250): Switches: "henry_test" instantiated altera_avalon_pio "switches"
Info (12250): Green_LEDs: Starting RTL generation for module 'henry_test_green_LEDs'
Info (12250): Green_LEDs:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=henry_test_green_LEDs --dir=C:/Users/godd9170/AppData/Local/Temp/alt6464_9146657985563075451.dir/0004_green_LEDs_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/godd9170/AppData/Local/Temp/alt6464_9146657985563075451.dir/0004_green_LEDs_gen//henry_test_green_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Green_LEDs: Done RTL generation for module 'henry_test_green_LEDs'
Info (12250): Green_LEDs: "henry_test" instantiated altera_avalon_pio "green_LEDs"
Info (12250): Red_LEDs: Starting RTL generation for module 'henry_test_red_LEDs'
Info (12250): Red_LEDs:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=henry_test_red_LEDs --dir=C:/Users/godd9170/AppData/Local/Temp/alt6464_9146657985563075451.dir/0005_red_LEDs_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/godd9170/AppData/Local/Temp/alt6464_9146657985563075451.dir/0005_red_LEDs_gen//henry_test_red_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Red_LEDs: Done RTL generation for module 'henry_test_red_LEDs'
Info (12250): Red_LEDs: "henry_test" instantiated altera_avalon_pio "red_LEDs"
Info (12250): HEX_displays: Starting RTL generation for module 'henry_test_HEX_displays'
Info (12250): HEX_displays:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=henry_test_HEX_displays --dir=C:/Users/godd9170/AppData/Local/Temp/alt6464_9146657985563075451.dir/0006_HEX_displays_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/godd9170/AppData/Local/Temp/alt6464_9146657985563075451.dir/0006_HEX_displays_gen//henry_test_HEX_displays_component_configuration.pl  --do_build_sim=0  ]
Info (12250): HEX_displays: Done RTL generation for module 'henry_test_HEX_displays'
Info (12250): HEX_displays: "henry_test" instantiated altera_avalon_pio "HEX_displays"
Info (12250): Push_button: Starting RTL generation for module 'henry_test_push_button'
Info (12250): Push_button:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=henry_test_push_button --dir=C:/Users/godd9170/AppData/Local/Temp/alt6464_9146657985563075451.dir/0007_push_button_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/godd9170/AppData/Local/Temp/alt6464_9146657985563075451.dir/0007_push_button_gen//henry_test_push_button_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Push_button: Done RTL generation for module 'henry_test_push_button'
Info (12250): Push_button: "henry_test" instantiated altera_avalon_pio "push_button"
Info (12250): Nios2_qsys_0_data_master_translator: "henry_test" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info (12250): Onchip_memory2_0_s1_translator: "henry_test" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info (12250): Nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent: "henry_test" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
Info (12250): Onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent: "henry_test" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"
Info (12250): Onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "henry_test" instantiated altera_avalon_sc_fifo "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12250): Addr_router: "henry_test" instantiated altera_merlin_router "addr_router"
Info (12250): Addr_router_001: "henry_test" instantiated altera_merlin_router "addr_router_001"
Info (12250): Id_router: "henry_test" instantiated altera_merlin_router "id_router"
Info (12250): Id_router_001: "henry_test" instantiated altera_merlin_router "id_router_001"
Info (12250): Id_router_006: "henry_test" instantiated altera_merlin_router "id_router_006"
Info (12250): Limiter: "henry_test" instantiated altera_merlin_traffic_limiter "limiter"
Info (12250): Rst_controller: "henry_test" instantiated altera_reset_controller "rst_controller"
Info (12250): Cmd_xbar_demux: "henry_test" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info (12250): Cmd_xbar_demux_001: "henry_test" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info (12250): Cmd_xbar_mux: "henry_test" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info (12250): Rsp_xbar_demux: "henry_test" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info (12250): Rsp_xbar_demux_001: "henry_test" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_001"
Info (12250): Rsp_xbar_mux: "henry_test" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info (12250): Reusing file C:/Users/godd9170/Desktop/lab5/db/ip/henry_test/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_xbar_mux_001: "henry_test" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info (12250): Reusing file C:/Users/godd9170/Desktop/lab5/db/ip/henry_test/submodules/altera_merlin_arbitrator.sv
Info (12250): Irq_mapper: "henry_test" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Henry_test: Done henry_test" with 28 modules, 80 files, 1649056 bytes
Info (12249): Finished elaborating Qsys system entity "henry_test.qsys"
Error (10500): VHDL syntax error at henry_test2.vhd(6) near text "component";  expecting "entity", or "architecture", or "use", or "library", or "package", or "configuration" File: C:/Users/godd9170/Desktop/lab5/henry_test2.vhd Line: 6
Info (12021): Found 0 design units, including 0 entities, in source file henry_test2.vhd
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/henry_test.v
    Info (12023): Found entity 1: henry_test
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/henry_test/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/henry_test_hex_displays.v
    Info (12023): Found entity 1: henry_test_HEX_displays
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/henry_test/submodules/henry_test_addr_router.sv
    Info (12023): Found entity 1: henry_test_addr_router_default_decode
    Info (12023): Found entity 2: henry_test_addr_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/henry_test/submodules/henry_test_addr_router_001.sv
    Info (12023): Found entity 1: henry_test_addr_router_001_default_decode
    Info (12023): Found entity 2: henry_test_addr_router_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/henry_test_cmd_xbar_demux.sv
    Info (12023): Found entity 1: henry_test_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/henry_test_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: henry_test_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/henry_test_cmd_xbar_mux.sv
    Info (12023): Found entity 1: henry_test_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/henry_test_green_leds.v
    Info (12023): Found entity 1: henry_test_green_LEDs
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/henry_test/submodules/henry_test_id_router.sv
    Info (12023): Found entity 1: henry_test_id_router_default_decode
    Info (12023): Found entity 2: henry_test_id_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/henry_test/submodules/henry_test_id_router_001.sv
    Info (12023): Found entity 1: henry_test_id_router_001_default_decode
    Info (12023): Found entity 2: henry_test_id_router_001
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/henry_test/submodules/henry_test_id_router_006.sv
    Info (12023): Found entity 1: henry_test_id_router_006_default_decode
    Info (12023): Found entity 2: henry_test_id_router_006
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/henry_test_irq_mapper.sv
    Info (12023): Found entity 1: henry_test_irq_mapper
Info (12021): Found 23 design units, including 23 entities, in source file db/ip/henry_test/submodules/henry_test_nios2_qsys_0.v
    Info (12023): Found entity 1: henry_test_nios2_qsys_0_ic_data_module
    Info (12023): Found entity 2: henry_test_nios2_qsys_0_ic_tag_module
    Info (12023): Found entity 3: henry_test_nios2_qsys_0_register_bank_a_module
    Info (12023): Found entity 4: henry_test_nios2_qsys_0_register_bank_b_module
    Info (12023): Found entity 5: henry_test_nios2_qsys_0_nios2_oci_debug
    Info (12023): Found entity 6: henry_test_nios2_qsys_0_ociram_sp_ram_module
    Info (12023): Found entity 7: henry_test_nios2_qsys_0_nios2_ocimem
    Info (12023): Found entity 8: henry_test_nios2_qsys_0_nios2_avalon_reg
    Info (12023): Found entity 9: henry_test_nios2_qsys_0_nios2_oci_break
    Info (12023): Found entity 10: henry_test_nios2_qsys_0_nios2_oci_xbrk
    Info (12023): Found entity 11: henry_test_nios2_qsys_0_nios2_oci_dbrk
    Info (12023): Found entity 12: henry_test_nios2_qsys_0_nios2_oci_itrace
    Info (12023): Found entity 13: henry_test_nios2_qsys_0_nios2_oci_td_mode
    Info (12023): Found entity 14: henry_test_nios2_qsys_0_nios2_oci_dtrace
    Info (12023): Found entity 15: henry_test_nios2_qsys_0_nios2_oci_compute_tm_count
    Info (12023): Found entity 16: henry_test_nios2_qsys_0_nios2_oci_fifowp_inc
    Info (12023): Found entity 17: henry_test_nios2_qsys_0_nios2_oci_fifocount_inc
    Info (12023): Found entity 18: henry_test_nios2_qsys_0_nios2_oci_fifo
    Info (12023): Found entity 19: henry_test_nios2_qsys_0_nios2_oci_pib
    Info (12023): Found entity 20: henry_test_nios2_qsys_0_nios2_oci_im
    Info (12023): Found entity 21: henry_test_nios2_qsys_0_nios2_performance_monitors
    Info (12023): Found entity 22: henry_test_nios2_qsys_0_nios2_oci
    Info (12023): Found entity 23: henry_test_nios2_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/henry_test_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: henry_test_nios2_qsys_0_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/henry_test_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: henry_test_nios2_qsys_0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/henry_test_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: henry_test_nios2_qsys_0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/henry_test_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: henry_test_nios2_qsys_0_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/henry_test_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: henry_test_nios2_qsys_0_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/henry_test_onchip_memory2_0.v
    Info (12023): Found entity 1: henry_test_onchip_memory2_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/henry_test_push_button.v
    Info (12023): Found entity 1: henry_test_push_button
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/henry_test_red_leds.v
    Info (12023): Found entity 1: henry_test_red_LEDs
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/henry_test_rsp_xbar_demux.sv
    Info (12023): Found entity 1: henry_test_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/henry_test_rsp_xbar_demux_001.sv
    Info (12023): Found entity 1: henry_test_rsp_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/henry_test_rsp_xbar_mux.sv
    Info (12023): Found entity 1: henry_test_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/henry_test_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: henry_test_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/henry_test/submodules/henry_test_switches.v
    Info (12023): Found entity 1: henry_test_switches
Info (144001): Generated suppressed messages file C:/Users/godd9170/Desktop/lab5/output_files/henry_test.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 61 warnings
    Error: Peak virtual memory: 502 megabytes
    Error: Processing ended: Thu Jan 29 16:34:24 2015
    Error: Elapsed time: 00:00:22
    Error: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/godd9170/Desktop/lab5/output_files/henry_test.map.smsg.


