
/Users/adam/Library/Caches/arduino/sketches/D6F2077E4087E5AAA613A354679618F2/Single_MUX_Prototype.ino.elf:     file format elf32-littlearm


Disassembly of section .text.code:

60001400 <memory_copy>:
	if (dest == src) return;
	do {
		*dest++ = *src++;
	} while (dest < dest_end);
#else
	asm volatile(
60001400:	4281      	cmp	r1, r0
60001402:	d005      	beq.n	60001410 <memory_copy+0x10>
60001404:	f851 3b04 	ldr.w	r3, [r1], #4
60001408:	f840 3b04 	str.w	r3, [r0], #4
6000140c:	4282      	cmp	r2, r0
6000140e:	d8f9      	bhi.n	60001404 <memory_copy+0x4>
	"	cmp	%[end], %[dest]		\n"
	"	bhi.n	1b			\n"
	"2:					\n"
	: [dest] "+r" (dest), [src] "+r" (src) : [end] "r" (dest_end) : "r3", "memory");
#endif
}
60001410:	4770      	bx	lr
60001412:	bf00      	nop

60001414 <memory_clear.constprop.0>:
#if 0
	while (dest < dest_end) {
		*dest++ = 0;
	}
#else
	asm volatile(
60001414:	4a04      	ldr	r2, [pc, #16]	; (60001428 <memory_clear.constprop.0+0x14>)
60001416:	4905      	ldr	r1, [pc, #20]	; (6000142c <memory_clear.constprop.0+0x18>)
60001418:	f04f 0300 	mov.w	r3, #0
6000141c:	f842 3b04 	str.w	r3, [r2], #4
60001420:	4291      	cmp	r1, r2
60001422:	d8fb      	bhi.n	6000141c <memory_clear.constprop.0+0x8>
	"1:	str.w	r3, [%[dest]], #4	\n"
	"	cmp	%[end], %[dest]		\n"
	"	bhi.n	1b			\n"
	: [dest] "+r" (dest) : [end] "r" (dest_end) : "r3", "memory");
#endif
}
60001424:	4770      	bx	lr
60001426:	bf00      	nop
60001428:	20000ec0 	.word	0x20000ec0
6000142c:	200011a0 	.word	0x200011a0

60001430 <ResetHandler2>:
{
60001430:	e92d 4888 	stmdb	sp!, {r3, r7, fp, lr}
	__asm__ volatile("dsb":::"memory");
60001434:	f3bf 8f4f 	dsb	sy
	asm volatile("nop");
60001438:	bf00      	nop
	asm volatile("nop");
6000143a:	bf00      	nop
	asm volatile("nop");
6000143c:	bf00      	nop
	asm volatile("nop");
6000143e:	bf00      	nop
	startup_early_hook(); // must be in FLASHMEM, as ITCM is not yet initialized!
60001440:	f000 f916 	bl	60001670 <startup_default_early_hook>
	PMU_MISC0_SET = 1<<3; //Use bandgap-based bias currents for best performance (Page 1175)
60001444:	4b67      	ldr	r3, [pc, #412]	; (600015e4 <ResetHandler2+0x1b4>)
60001446:	2208      	movs	r2, #8
60001448:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
	asm volatile("nop");
6000144c:	bf00      	nop
	asm volatile("nop");
6000144e:	bf00      	nop
	asm volatile("nop");
60001450:	bf00      	nop
	asm volatile("nop");
60001452:	bf00      	nop
	asm volatile("nop");
60001454:	bf00      	nop
	asm volatile("nop");
60001456:	bf00      	nop
	asm volatile("nop");
60001458:	bf00      	nop
	asm volatile("nop");
6000145a:	bf00      	nop
	asm volatile("nop");
6000145c:	bf00      	nop
	asm volatile("nop");
6000145e:	bf00      	nop
	asm volatile("nop");
60001460:	bf00      	nop
	asm volatile("nop");
60001462:	bf00      	nop
	asm volatile("nop");
60001464:	bf00      	nop
	asm volatile("nop");
60001466:	bf00      	nop
	asm volatile("nop");
60001468:	bf00      	nop
	asm volatile("nop");
6000146a:	bf00      	nop
	memory_copy(&_stext, &_stextload, &_etext);
6000146c:	4a5e      	ldr	r2, [pc, #376]	; (600015e8 <ResetHandler2+0x1b8>)
6000146e:	495f      	ldr	r1, [pc, #380]	; (600015ec <ResetHandler2+0x1bc>)
60001470:	485f      	ldr	r0, [pc, #380]	; (600015f0 <ResetHandler2+0x1c0>)
60001472:	f7ff ffc5 	bl	60001400 <memory_copy>
	memory_copy(&_sdata, &_sdataload, &_edata);
60001476:	4a5f      	ldr	r2, [pc, #380]	; (600015f4 <ResetHandler2+0x1c4>)
60001478:	495f      	ldr	r1, [pc, #380]	; (600015f8 <ResetHandler2+0x1c8>)
6000147a:	4860      	ldr	r0, [pc, #384]	; (600015fc <ResetHandler2+0x1cc>)
6000147c:	f7ff ffc0 	bl	60001400 <memory_copy>
	memory_clear(&_sbss, &_ebss);
60001480:	4c5f      	ldr	r4, [pc, #380]	; (60001600 <ResetHandler2+0x1d0>)
60001482:	f7ff ffc7 	bl	60001414 <memory_clear.constprop.0>
	SCB_CPACR = 0x00F00000;
60001486:	f44f 0070 	mov.w	r0, #15728640	; 0xf00000
6000148a:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
	for (i=0; i < NVIC_NUM_INTERRUPTS + 16; i++) _VectorsRam[i] = &unused_interrupt_vector;
6000148e:	2300      	movs	r3, #0
60001490:	4a5c      	ldr	r2, [pc, #368]	; (60001604 <ResetHandler2+0x1d4>)
	SCB_CPACR = 0x00F00000;
60001492:	f8c1 0d88 	str.w	r0, [r1, #3464]	; 0xd88
	for (i=0; i < NVIC_NUM_INTERRUPTS + 16; i++) _VectorsRam[i] = &unused_interrupt_vector;
60001496:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
6000149a:	3301      	adds	r3, #1
6000149c:	2bb0      	cmp	r3, #176	; 0xb0
6000149e:	d1fa      	bne.n	60001496 <ResetHandler2+0x66>
600014a0:	4b59      	ldr	r3, [pc, #356]	; (60001608 <ResetHandler2+0x1d8>)
	for (i=0; i < NVIC_NUM_INTERRUPTS; i++) NVIC_SET_PRIORITY(i, 128);
600014a2:	2180      	movs	r1, #128	; 0x80
600014a4:	4a59      	ldr	r2, [pc, #356]	; (6000160c <ResetHandler2+0x1dc>)
600014a6:	f803 1b01 	strb.w	r1, [r3], #1
600014aa:	4293      	cmp	r3, r2
600014ac:	d1fb      	bne.n	600014a6 <ResetHandler2+0x76>
	SCB_VTOR = (uint32_t)_VectorsRam;
600014ae:	f04f 25e0 	mov.w	r5, #3758153728	; 0xe000e000
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
600014b2:	4e4c      	ldr	r6, [pc, #304]	; (600015e4 <ResetHandler2+0x1b4>)
600014b4:	f04f 3980 	mov.w	r9, #2155905152	; 0x80808080
	CCM_ANALOG_PFD_528 = 0x2018101B; // PFD0:352, PFD1:594, PFD2:396, PFD3:297 MHz 	
600014b8:	f8df b180 	ldr.w	fp, [pc, #384]	; 6000163c <ResetHandler2+0x20c>
	CCM_ANALOG_PFD_480 = 0x13110D0C; // PFD0:720, PFD1:664, PFD2:508, PFD3:454 MHz
600014bc:	f8df a180 	ldr.w	sl, [pc, #384]	; 60001640 <ResetHandler2+0x210>
	IOMUXC_GPR_GPR26 = 0xFFFFFFFF;
600014c0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
	SCB_VTOR = (uint32_t)_VectorsRam;
600014c4:	f8c5 4d08 	str.w	r4, [r5, #3336]	; 0xd08
	SYST_CVR = 0;
600014c8:	2700      	movs	r7, #0
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
600014ca:	f8c6 9104 	str.w	r9, [r6, #260]	; 0x104
	CCM_ANALOG_PFD_528 = 0x2018101B; // PFD0:352, PFD1:594, PFD2:396, PFD3:297 MHz 	
600014ce:	f8c6 b100 	str.w	fp, [r6, #256]	; 0x100
	CCM_ANALOG_PFD_480_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);	
600014d2:	f8c6 90f4 	str.w	r9, [r6, #244]	; 0xf4
	CCM_ANALOG_PFD_480 = 0x13110D0C; // PFD0:720, PFD1:664, PFD2:508, PFD3:454 MHz
600014d6:	f8c6 a0f0 	str.w	sl, [r6, #240]	; 0xf0
	SCB_SHCSR |= SCB_SHCSR_MEMFAULTENA | SCB_SHCSR_BUSFAULTENA | SCB_SHCSR_USGFAULTENA;
600014da:	f8d5 3d24 	ldr.w	r3, [r5, #3364]	; 0xd24
	CCM_CSCMR1 = (CCM_CSCMR1 & ~CCM_CSCMR1_PERCLK_PODF(0x3F)) | CCM_CSCMR1_PERCLK_CLK_SEL;
600014de:	f8df 8164 	ldr.w	r8, [pc, #356]	; 60001644 <ResetHandler2+0x214>
	SCB_SHCSR |= SCB_SHCSR_MEMFAULTENA | SCB_SHCSR_BUSFAULTENA | SCB_SHCSR_USGFAULTENA;
600014e2:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
	IOMUXC_GPR_GPR26 = 0xFFFFFFFF;
600014e6:	4a4a      	ldr	r2, [pc, #296]	; (60001610 <ResetHandler2+0x1e0>)
	SCB_SHCSR |= SCB_SHCSR_MEMFAULTENA | SCB_SHCSR_BUSFAULTENA | SCB_SHCSR_USGFAULTENA;
600014e8:	f8c5 3d24 	str.w	r3, [r5, #3364]	; 0xd24
	CCM_CSCMR1 = (CCM_CSCMR1 & ~CCM_CSCMR1_PERCLK_PODF(0x3F)) | CCM_CSCMR1_PERCLK_CLK_SEL;
600014ec:	f8d8 301c 	ldr.w	r3, [r8, #28]
600014f0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
600014f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
600014f8:	f8c8 301c 	str.w	r3, [r8, #28]
	CCM_CSCDR1 = (CCM_CSCDR1 & ~CCM_CSCDR1_UART_CLK_PODF(0x3F)) | CCM_CSCDR1_UART_CLK_SEL;
600014fc:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
60001500:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
60001504:	f043 0340 	orr.w	r3, r3, #64	; 0x40
60001508:	f8c8 3024 	str.w	r3, [r8, #36]	; 0x24
	IOMUXC_GPR_GPR26 = 0xFFFFFFFF;
6000150c:	6691      	str	r1, [r2, #104]	; 0x68
	IOMUXC_GPR_GPR27 = 0xFFFFFFFF;
6000150e:	66d1      	str	r1, [r2, #108]	; 0x6c
	IOMUXC_GPR_GPR28 = 0xFFFFFFFF;
60001510:	6711      	str	r1, [r2, #112]	; 0x70
	IOMUXC_GPR_GPR29 = 0xFFFFFFFF;
60001512:	6751      	str	r1, [r2, #116]	; 0x74
	configure_cache();
60001514:	f000 f8b4 	bl	60001680 <configure_cache>
	_VectorsRam[14] = pendablesrvreq_isr;
60001518:	4b3e      	ldr	r3, [pc, #248]	; (60001614 <ResetHandler2+0x1e4>)
	systick_cycle_count = ARM_DWT_CYCCNT; // compiled 0, corrected w/1st systick
6000151a:	493f      	ldr	r1, [pc, #252]	; (60001618 <ResetHandler2+0x1e8>)
	_VectorsRam[14] = pendablesrvreq_isr;
6000151c:	63a3      	str	r3, [r4, #56]	; 0x38
	_VectorsRam[15] = systick_isr;
6000151e:	4b3f      	ldr	r3, [pc, #252]	; (6000161c <ResetHandler2+0x1ec>)
60001520:	63e3      	str	r3, [r4, #60]	; 0x3c
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
60001522:	2363      	movs	r3, #99	; 0x63
60001524:	616b      	str	r3, [r5, #20]
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
60001526:	2303      	movs	r3, #3
	SYST_CVR = 0;
60001528:	61af      	str	r7, [r5, #24]
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
6000152a:	612b      	str	r3, [r5, #16]
	SCB_SHPR3 = 0x20200000;  // Systick, pendablesrvreq_isr = priority 32;
6000152c:	4b3c      	ldr	r3, [pc, #240]	; (60001620 <ResetHandler2+0x1f0>)
6000152e:	f8c5 3d20 	str.w	r3, [r5, #3360]	; 0xd20
	ARM_DEMCR |= ARM_DEMCR_TRCENA;
60001532:	f8d5 3dfc 	ldr.w	r3, [r5, #3580]	; 0xdfc
60001536:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
6000153a:	f8c5 3dfc 	str.w	r3, [r5, #3580]	; 0xdfc
	ARM_DWT_CTRL |= ARM_DWT_CTRL_CYCCNTENA; // turn on cycle counter
6000153e:	4b39      	ldr	r3, [pc, #228]	; (60001624 <ResetHandler2+0x1f4>)
60001540:	681a      	ldr	r2, [r3, #0]
60001542:	f042 0201 	orr.w	r2, r2, #1
60001546:	601a      	str	r2, [r3, #0]
	systick_cycle_count = ARM_DWT_CYCCNT; // compiled 0, corrected w/1st systick
60001548:	685b      	ldr	r3, [r3, #4]
6000154a:	600b      	str	r3, [r1, #0]
	usb_pll_start();	
6000154c:	f000 f920 	bl	60001790 <usb_pll_start>
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
60001550:	f8c6 9104 	str.w	r9, [r6, #260]	; 0x104
	set_arm_clock(F_CPU);
60001554:	4834      	ldr	r0, [pc, #208]	; (60001628 <ResetHandler2+0x1f8>)
	CCM_ANALOG_PFD_528 = 0x2018101B; // PFD0:352, PFD1:594, PFD2:396, PFD3:297 MHz 	
60001556:	f8c6 b100 	str.w	fp, [r6, #256]	; 0x100
	CCM_ANALOG_PFD_480_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);	
6000155a:	f8c6 90f4 	str.w	r9, [r6, #244]	; 0xf4
	CCM_ANALOG_PFD_480 = 0x13110D0C; // PFD0:720, PFD1:664, PFD2:508, PFD3:454 MHz
6000155e:	f8c6 a0f0 	str.w	sl, [r6, #240]	; 0xf0
	set_arm_clock(F_CPU);
60001562:	f000 fac1 	bl	60001ae8 <__set_arm_clock_veneer>
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
60001566:	f8d8 106c 	ldr.w	r1, [r8, #108]	; 0x6c
	PIT_MCR = 0;
6000156a:	4b30      	ldr	r3, [pc, #192]	; (6000162c <ResetHandler2+0x1fc>)
	if (!(SNVS_LPCR & SNVS_LPCR_SRTC_ENV)) {
6000156c:	4a30      	ldr	r2, [pc, #192]	; (60001630 <ResetHandler2+0x200>)
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
6000156e:	f441 5140 	orr.w	r1, r1, #12288	; 0x3000
60001572:	f8c8 106c 	str.w	r1, [r8, #108]	; 0x6c
	PIT_MCR = 0;
60001576:	601f      	str	r7, [r3, #0]
	PIT_TCTRL0 = 0;
60001578:	f8c3 7108 	str.w	r7, [r3, #264]	; 0x108
	PIT_TCTRL1 = 0;
6000157c:	f8c3 7118 	str.w	r7, [r3, #280]	; 0x118
	PIT_TCTRL2 = 0;
60001580:	f8c3 7128 	str.w	r7, [r3, #296]	; 0x128
	PIT_TCTRL3 = 0;
60001584:	f8c3 7138 	str.w	r7, [r3, #312]	; 0x138
	if (!(SNVS_LPCR & SNVS_LPCR_SRTC_ENV)) {
60001588:	6b93      	ldr	r3, [r2, #56]	; 0x38
6000158a:	07db      	lsls	r3, r3, #31
6000158c:	d408      	bmi.n	600015a0 <ResetHandler2+0x170>
		SNVS_LPSRTCMR = 1546300800u >> 17;
6000158e:	f642 6315 	movw	r3, #11797	; 0x2e15
		SNVS_LPSRTCLR = 1546300800u << 15;
60001592:	4928      	ldr	r1, [pc, #160]	; (60001634 <ResetHandler2+0x204>)
60001594:	6551      	str	r1, [r2, #84]	; 0x54
		SNVS_LPSRTCMR = 1546300800u >> 17;
60001596:	6513      	str	r3, [r2, #80]	; 0x50
		SNVS_LPCR |= SNVS_LPCR_SRTC_ENV;
60001598:	6b93      	ldr	r3, [r2, #56]	; 0x38
6000159a:	f043 0301 	orr.w	r3, r3, #1
6000159e:	6393      	str	r3, [r2, #56]	; 0x38
	SNVS_HPCR |= SNVS_HPCR_RTC_EN | SNVS_HPCR_HP_TS;
600015a0:	4a23      	ldr	r2, [pc, #140]	; (60001630 <ResetHandler2+0x200>)
600015a2:	4c25      	ldr	r4, [pc, #148]	; (60001638 <ResetHandler2+0x208>)
600015a4:	6893      	ldr	r3, [r2, #8]
600015a6:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
600015aa:	6093      	str	r3, [r2, #8]
	analog_init();
600015ac:	f000 fa54 	bl	60001a58 <analog_init>
	pwm_init();
600015b0:	f000 fa96 	bl	60001ae0 <__pwm_init_veneer>
	tempmon_init();
600015b4:	f000 f91a 	bl	600017ec <tempmon_init>
	startup_middle_hook();
600015b8:	f000 f85c 	bl	60001674 <startup_default_middle_hook>
// Returns the number of milliseconds since your program started running.
// This 32 bit number will roll back to zero after about 49.7 days.  For a
// simpler way to build delays or timeouts, consider using elapsedMillis.
static inline uint32_t millis(void)
{
	return systick_millis_count;
600015bc:	6823      	ldr	r3, [r4, #0]
	while (millis() < TEENSY_INIT_USB_DELAY_BEFORE) ; // wait
600015be:	2b13      	cmp	r3, #19
600015c0:	d9fc      	bls.n	600015bc <ResetHandler2+0x18c>
	usb_init();
600015c2:	f000 f9ab 	bl	6000191c <usb_init>
600015c6:	6823      	ldr	r3, [r4, #0]
	while (millis() < TEENSY_INIT_USB_DELAY_AFTER + TEENSY_INIT_USB_DELAY_BEFORE) ; // wait
600015c8:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
600015cc:	d3fb      	bcc.n	600015c6 <ResetHandler2+0x196>
	startup_debug_reset();
600015ce:	f000 f855 	bl	6000167c <startup_debug_reset>
	startup_late_hook();
600015d2:	f000 f851 	bl	60001678 <startup_default_late_hook>
	__libc_init_array();
600015d6:	f000 fa7b 	bl	60001ad0 <____libc_init_array_veneer>
	main();
600015da:	f000 fa71 	bl	60001ac0 <__main_veneer>
	while (1) asm("WFI");
600015de:	bf30      	wfi
600015e0:	e7fd      	b.n	600015de <ResetHandler2+0x1ae>
600015e2:	bf00      	nop
600015e4:	400d8000 	.word	0x400d8000
600015e8:	00002790 	.word	0x00002790
600015ec:	60001c00 	.word	0x60001c00
600015f0:	00000000 	.word	0x00000000
600015f4:	20000ec0 	.word	0x20000ec0
600015f8:	60004394 	.word	0x60004394
600015fc:	20000000 	.word	0x20000000
60001600:	20000c00 	.word	0x20000c00
60001604:	00000e89 	.word	0x00000e89
60001608:	e000e400 	.word	0xe000e400
6000160c:	e000e4a0 	.word	0xe000e4a0
60001610:	400ac000 	.word	0x400ac000
60001614:	0000098d 	.word	0x0000098d
60001618:	20001134 	.word	0x20001134
6000161c:	00000991 	.word	0x00000991
60001620:	20200000 	.word	0x20200000
60001624:	e0001000 	.word	0xe0001000
60001628:	23c34600 	.word	0x23c34600
6000162c:	40084000 	.word	0x40084000
60001630:	400d4000 	.word	0x400d4000
60001634:	56c00000 	.word	0x56c00000
60001638:	20001138 	.word	0x20001138
6000163c:	2018101b 	.word	0x2018101b
60001640:	13110d0c 	.word	0x13110d0c
60001644:	400fc000 	.word	0x400fc000

60001648 <ResetHandler>:
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
60001648:	4b05      	ldr	r3, [pc, #20]	; (60001660 <ResetHandler+0x18>)
	IOMUXC_GPR_GPR14 = 0x00AA0000;
6000164a:	f44f 012a 	mov.w	r1, #11141120	; 0xaa0000
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
6000164e:	4a05      	ldr	r2, [pc, #20]	; (60001664 <ResetHandler+0x1c>)
	IOMUXC_GPR_GPR16 = 0x00200007;
60001650:	4805      	ldr	r0, [pc, #20]	; (60001668 <ResetHandler+0x20>)
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
60001652:	645a      	str	r2, [r3, #68]	; 0x44
	IOMUXC_GPR_GPR16 = 0x00200007;
60001654:	6418      	str	r0, [r3, #64]	; 0x40
	__asm__ volatile("mov sp, %0" : : "r" ((uint32_t)&_estack) : "memory");
60001656:	4a05      	ldr	r2, [pc, #20]	; (6000166c <ResetHandler+0x24>)
	IOMUXC_GPR_GPR14 = 0x00AA0000;
60001658:	6399      	str	r1, [r3, #56]	; 0x38
	__asm__ volatile("mov sp, %0" : : "r" ((uint32_t)&_estack) : "memory");
6000165a:	4695      	mov	sp, r2
	ResetHandler2();
6000165c:	f7ff fee8 	bl	60001430 <ResetHandler2>
60001660:	400ac000 	.word	0x400ac000
60001664:	aaaaaaab 	.word	0xaaaaaaab
60001668:	00200007 	.word	0x00200007
6000166c:	20078000 	.word	0x20078000

60001670 <startup_default_early_hook>:
FLASHMEM void startup_default_early_hook(void) {}
60001670:	4770      	bx	lr
60001672:	bf00      	nop

60001674 <startup_default_middle_hook>:
60001674:	4770      	bx	lr
60001676:	bf00      	nop

60001678 <startup_default_late_hook>:
60001678:	4770      	bx	lr
6000167a:	bf00      	nop

6000167c <startup_debug_reset>:
FLASHMEM void startup_debug_reset(void) { __asm__ volatile("nop"); }
6000167c:	bf00      	nop
6000167e:	4770      	bx	lr

60001680 <configure_cache>:
{
60001680:	b410      	push	{r4}
	SCB_MPU_CTRL = 0; // turn off MPU
60001682:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
60001686:	2100      	movs	r1, #0
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); //https://developer.arm.com/docs/146793866/10/why-does-the-cortex-m7-initiate-axim-read-accesses-to-memory-addresses-that-do-not-fall-under-a-defined-mpu-region
60001688:	2410      	movs	r4, #16
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_4G;
6000168a:	4831      	ldr	r0, [pc, #196]	; (60001750 <configure_cache+0xd0>)
	SCB_MPU_CTRL = 0; // turn off MPU
6000168c:	f8c3 1d94 	str.w	r1, [r3, #3476]	; 0xd94
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); //https://developer.arm.com/docs/146793866/10/why-does-the-cortex-m7-initiate-axim-read-accesses-to-memory-addresses-that-do-not-fall-under-a-defined-mpu-region
60001690:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // ITCM
60001694:	2411      	movs	r4, #17
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_4G;
60001696:	f8c3 0da0 	str.w	r0, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = MEM_NOCACHE | READONLY | SIZE_512K;
6000169a:	482e      	ldr	r0, [pc, #184]	; (60001754 <configure_cache+0xd4>)
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // ITCM
6000169c:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // trap NULL pointer deref
600016a0:	2412      	movs	r4, #18
	SCB_MPU_RASR = MEM_NOCACHE | READONLY | SIZE_512K;
600016a2:	f8c3 0da0 	str.w	r0, [r3, #3488]	; 0xda0
	SCB_MPU_RASR =  DEV_NOCACHE | NOACCESS | SIZE_32B;
600016a6:	482c      	ldr	r0, [pc, #176]	; (60001758 <configure_cache+0xd8>)
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // trap NULL pointer deref
600016a8:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
600016ac:	4a2b      	ldr	r2, [pc, #172]	; (6000175c <configure_cache+0xdc>)
	SCB_MPU_RASR =  DEV_NOCACHE | NOACCESS | SIZE_32B;
600016ae:	f8c3 0da0 	str.w	r0, [r3, #3488]	; 0xda0
	SCB_MPU_RBAR = 0x00200000 | REGION(i++); // Boot ROM
600016b2:	4c2b      	ldr	r4, [pc, #172]	; (60001760 <configure_cache+0xe0>)
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
600016b4:	f042 0215 	orr.w	r2, r2, #21
	SCB_MPU_RASR = MEM_CACHE_WT | READONLY | SIZE_128K;
600016b8:	482a      	ldr	r0, [pc, #168]	; (60001764 <configure_cache+0xe4>)
	SCB_MPU_RBAR = 0x00200000 | REGION(i++); // Boot ROM
600016ba:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RASR = MEM_CACHE_WT | READONLY | SIZE_128K;
600016be:	f8c3 0da0 	str.w	r0, [r3, #3488]	; 0xda0
	SCB_MPU_RBAR = 0x20000000 | REGION(i++); // DTCM
600016c2:	4c29      	ldr	r4, [pc, #164]	; (60001768 <configure_cache+0xe8>)
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
600016c4:	4829      	ldr	r0, [pc, #164]	; (6000176c <configure_cache+0xec>)
	SCB_MPU_RBAR = 0x20000000 | REGION(i++); // DTCM
600016c6:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
600016ca:	f8c3 0da0 	str.w	r0, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_32B;
600016ce:	4c28      	ldr	r4, [pc, #160]	; (60001770 <configure_cache+0xf0>)
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
600016d0:	f8c3 2d9c 	str.w	r2, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = 0x20200000 | REGION(i++); // RAM (AXI bus)
600016d4:	4827      	ldr	r0, [pc, #156]	; (60001774 <configure_cache+0xf4>)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1M;
600016d6:	4a28      	ldr	r2, [pc, #160]	; (60001778 <configure_cache+0xf8>)
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_32B;
600016d8:	f8c3 4da0 	str.w	r4, [r3, #3488]	; 0xda0
	SCB_MPU_RBAR = 0x20200000 | REGION(i++); // RAM (AXI bus)
600016dc:	f8c3 0d9c 	str.w	r0, [r3, #3484]	; 0xd9c
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1M;
600016e0:	f8c3 2da0 	str.w	r2, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;
600016e4:	f502 22a0 	add.w	r2, r2, #327680	; 0x50000
	SCB_MPU_RBAR = 0x40000000 | REGION(i++); // Peripherals
600016e8:	4c24      	ldr	r4, [pc, #144]	; (6000177c <configure_cache+0xfc>)
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;
600016ea:	320c      	adds	r2, #12
	SCB_MPU_RBAR = 0x60000000 | REGION(i++); // QSPI Flash
600016ec:	4824      	ldr	r0, [pc, #144]	; (60001780 <configure_cache+0x100>)
	SCB_MPU_RBAR = 0x40000000 | REGION(i++); // Peripherals
600016ee:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;
600016f2:	f8c3 2da0 	str.w	r2, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = MEM_CACHE_WBWA | READONLY | SIZE_16M;
600016f6:	4a23      	ldr	r2, [pc, #140]	; (60001784 <configure_cache+0x104>)
	SCB_MPU_RBAR = 0x60000000 | REGION(i++); // QSPI Flash
600016f8:	f8c3 0d9c 	str.w	r0, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = 0x70000000 | REGION(i++); // FlexSPI2
600016fc:	4c22      	ldr	r4, [pc, #136]	; (60001788 <configure_cache+0x108>)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READONLY | SIZE_16M;
600016fe:	f8c3 2da0 	str.w	r2, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_16M;
60001702:	f102 6240 	add.w	r2, r2, #201326592	; 0xc000000
	SCB_MPU_RBAR = 0x70000000 | REGION(i++); // FlexSPI2
60001706:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = 0x80000000 | REGION(i++); // SEMC: SDRAM, NAND, SRAM, etc
6000170a:	4820      	ldr	r0, [pc, #128]	; (6000178c <configure_cache+0x10c>)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_16M;
6000170c:	f8c3 2da0 	str.w	r2, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1G;
60001710:	320c      	adds	r2, #12
	SCB_MPU_RBAR = 0x80000000 | REGION(i++); // SEMC: SDRAM, NAND, SRAM, etc
60001712:	f8c3 0d9c 	str.w	r0, [r3, #3484]	; 0xd9c
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1G;
60001716:	f8c3 2da0 	str.w	r2, [r3, #3488]	; 0xda0
	asm("nop"); // allow a few cycles for bus writes before enable MPU
6000171a:	bf00      	nop
	asm("nop");
6000171c:	bf00      	nop
	asm("nop");
6000171e:	bf00      	nop
	asm("nop");
60001720:	bf00      	nop
	asm("nop");
60001722:	bf00      	nop
	SCB_MPU_CTRL = SCB_MPU_CTRL_ENABLE;
60001724:	2201      	movs	r2, #1
60001726:	f8c3 2d94 	str.w	r2, [r3, #3476]	; 0xd94
	asm("dsb");
6000172a:	f3bf 8f4f 	dsb	sy
	asm("isb");
6000172e:	f3bf 8f6f 	isb	sy
	SCB_CACHE_ICIALLU = 0;
60001732:	f8c3 1f50 	str.w	r1, [r3, #3920]	; 0xf50
	asm("dsb");
60001736:	f3bf 8f4f 	dsb	sy
	asm("isb");
6000173a:	f3bf 8f6f 	isb	sy
	SCB_CCR |= (SCB_CCR_IC | SCB_CCR_DC);
6000173e:	f8d3 2d14 	ldr.w	r2, [r3, #3348]	; 0xd14
}
60001742:	f85d 4b04 	ldr.w	r4, [sp], #4
	SCB_CCR |= (SCB_CCR_IC | SCB_CCR_DC);
60001746:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
6000174a:	f8c3 2d14 	str.w	r2, [r3, #3348]	; 0xd14
}
6000174e:	4770      	bx	lr
60001750:	1000003f 	.word	0x1000003f
60001754:	07080025 	.word	0x07080025
60001758:	00100009 	.word	0x00100009
6000175c:	200011a0 	.word	0x200011a0
60001760:	00200013 	.word	0x00200013
60001764:	07020021 	.word	0x07020021
60001768:	20000014 	.word	0x20000014
6000176c:	13080025 	.word	0x13080025
60001770:	10000009 	.word	0x10000009
60001774:	20200016 	.word	0x20200016
60001778:	130b0027 	.word	0x130b0027
6000177c:	40000017 	.word	0x40000017
60001780:	60000018 	.word	0x60000018
60001784:	070b002f 	.word	0x070b002f
60001788:	70000019 	.word	0x70000019
6000178c:	8000001a 	.word	0x8000001a

60001790 <usb_pll_start>:
{
60001790:	b4f0      	push	{r4, r5, r6, r7}
		uint32_t n = CCM_ANALOG_PLL_USB1; // pg 759
60001792:	4a15      	ldr	r2, [pc, #84]	; (600017e8 <usb_pll_start+0x58>)
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_EN_USB_CLKS;
60001794:	2740      	movs	r7, #64	; 0x40
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_BYPASS;
60001796:	f44f 3180 	mov.w	r1, #65536	; 0x10000
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_POWER;
6000179a:	f44f 5680 	mov.w	r6, #4096	; 0x1000
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_ENABLE;
6000179e:	f44f 5500 	mov.w	r5, #8192	; 0x2000
			CCM_ANALOG_PLL_USB1_CLR = 0xC000;			// bypass 24 MHz
600017a2:	f44f 4440 	mov.w	r4, #49152	; 0xc000
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_POWER |	// power down
600017a6:	f243 0042 	movw	r0, #12354	; 0x3042
		uint32_t n = CCM_ANALOG_PLL_USB1; // pg 759
600017aa:	6913      	ldr	r3, [r2, #16]
		if (n & CCM_ANALOG_PLL_USB1_DIV_SELECT) {
600017ac:	f013 0f02 	tst.w	r3, #2
600017b0:	d10e      	bne.n	600017d0 <usb_pll_start+0x40>
		if (!(n & CCM_ANALOG_PLL_USB1_ENABLE)) {
600017b2:	f413 5f00 	tst.w	r3, #8192	; 0x2000
600017b6:	d00f      	beq.n	600017d8 <usb_pll_start+0x48>
		if (!(n & CCM_ANALOG_PLL_USB1_POWER)) {
600017b8:	f413 5f80 	tst.w	r3, #4096	; 0x1000
600017bc:	d00e      	beq.n	600017dc <usb_pll_start+0x4c>
		if (!(n & CCM_ANALOG_PLL_USB1_LOCK)) {
600017be:	2b00      	cmp	r3, #0
600017c0:	daf3      	bge.n	600017aa <usb_pll_start+0x1a>
		if (n & CCM_ANALOG_PLL_USB1_BYPASS) {
600017c2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
600017c6:	d10b      	bne.n	600017e0 <usb_pll_start+0x50>
		if (!(n & CCM_ANALOG_PLL_USB1_EN_USB_CLKS)) {
600017c8:	065b      	lsls	r3, r3, #25
600017ca:	d50b      	bpl.n	600017e4 <usb_pll_start+0x54>
}
600017cc:	bcf0      	pop	{r4, r5, r6, r7}
600017ce:	4770      	bx	lr
			CCM_ANALOG_PLL_USB1_CLR = 0xC000;			// bypass 24 MHz
600017d0:	6194      	str	r4, [r2, #24]
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_BYPASS;	// bypass
600017d2:	6151      	str	r1, [r2, #20]
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_POWER |	// power down
600017d4:	6190      	str	r0, [r2, #24]
			continue;
600017d6:	e7e8      	b.n	600017aa <usb_pll_start+0x1a>
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_ENABLE;
600017d8:	6155      	str	r5, [r2, #20]
			continue;
600017da:	e7e6      	b.n	600017aa <usb_pll_start+0x1a>
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_POWER;
600017dc:	6156      	str	r6, [r2, #20]
			continue;
600017de:	e7e4      	b.n	600017aa <usb_pll_start+0x1a>
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_BYPASS;
600017e0:	6191      	str	r1, [r2, #24]
			continue;
600017e2:	e7e2      	b.n	600017aa <usb_pll_start+0x1a>
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_EN_USB_CLKS;
600017e4:	6157      	str	r7, [r2, #20]
			continue;
600017e6:	e7e0      	b.n	600017aa <usb_pll_start+0x1a>
600017e8:	400d8000 	.word	0x400d8000

600017ec <tempmon_init>:
  uint32_t calibrationData;
  uint32_t roomCount;
  uint32_t tempCodeVal;
      
  //first power on the temperature sensor - no register change
  TEMPMON_TEMPSENSE0 &= ~0x1U;
600017ec:	4a3f      	ldr	r2, [pc, #252]	; (600018ec <tempmon_init+0x100>)

  //set monitoring frequency - no register change
  TEMPMON_TEMPSENSE1 = (((uint32_t)(((uint32_t)(frequency)) << 0U)) & 0xFFFFU);
600017ee:	2003      	movs	r0, #3
  
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
600017f0:	493f      	ldr	r1, [pc, #252]	; (600018f0 <tempmon_init+0x104>)
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
600017f2:	eef3 5a09 	vmov.f32	s11, #57	; 0x41c80000  25.0
  TEMPMON_TEMPSENSE0 &= ~0x1U;
600017f6:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
  
  //Start temp monitoring
  TEMPMON_TEMPSENSE0 |= 0x2U;   //starts temp monitoring

  //PANIC shutdown:
  NVIC_SET_PRIORITY(IRQ_TEMPERATURE_PANIC, 0);
600017fa:	f04f 0c00 	mov.w	ip, #0
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
600017fe:	ed9f 6a3d 	vldr	s12, [pc, #244]	; 600018f4 <tempmon_init+0x108>
  TEMPMON_TEMPSENSE0 &= ~0x1U;
60001802:	f023 0301 	bic.w	r3, r3, #1
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001806:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 600018f8 <tempmon_init+0x10c>
{
6000180a:	b430      	push	{r4, r5}
  TEMPMON_TEMPSENSE0 &= ~0x1U;
6000180c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  TEMPMON_TEMPSENSE1 = (((uint32_t)(((uint32_t)(frequency)) << 0U)) & 0xFFFFU);
60001810:	f8c2 0090 	str.w	r0, [r2, #144]	; 0x90
  calibrationData = HW_OCOTP_ANA1;
60001814:	f8d1 10e0 	ldr.w	r1, [r1, #224]	; 0xe0
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
60001818:	4d38      	ldr	r5, [pc, #224]	; (600018fc <tempmon_init+0x110>)
6000181a:	b2cb      	uxtb	r3, r1
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
6000181c:	4c38      	ldr	r4, [pc, #224]	; (60001900 <tempmon_init+0x114>)
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
6000181e:	4839      	ldr	r0, [pc, #228]	; (60001904 <tempmon_init+0x118>)
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
60001820:	602b      	str	r3, [r5, #0]
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
60001822:	ee07 3a90 	vmov	s15, r3
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
60001826:	0d0b      	lsrs	r3, r1, #20
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
60001828:	f3c1 210b 	ubfx	r1, r1, #8, #12
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
6000182c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
60001830:	ee06 3a90 	vmov	s13, r3
    s_roomC_hotC = (float) roomCount - (float) s_hotCount;
60001834:	ee07 1a10 	vmov	s14, r1
60001838:	4b33      	ldr	r3, [pc, #204]	; (60001908 <tempmon_init+0x11c>)
6000183a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
6000183e:	6021      	str	r1, [r4, #0]
    s_roomC_hotC = (float) roomCount - (float) s_hotCount;
60001840:	eef8 6ae6 	vcvt.f32.s32	s13, s13
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001844:	4931      	ldr	r1, [pc, #196]	; (6000190c <tempmon_init+0x120>)
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001846:	ee37 6ac6 	vsub.f32	s12, s15, s12
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
6000184a:	ee37 5ac5 	vsub.f32	s10, s15, s10
    s_roomC_hotC = (float) roomCount - (float) s_hotCount;
6000184e:	ee76 6ac7 	vsub.f32	s13, s13, s14
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
60001852:	ee77 7ae5 	vsub.f32	s15, s15, s11
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001856:	ee26 6a26 	vmul.f32	s12, s12, s13
    s_roomC_hotC = (float) roomCount - (float) s_hotCount;
6000185a:	edc3 6a00 	vstr	s13, [r3]
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
6000185e:	ee25 5a26 	vmul.f32	s10, s10, s13
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001862:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001866:	ee67 4aa6 	vmul.f32	s9, s15, s13
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
6000186a:	edc0 7a00 	vstr	s15, [r0]
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
6000186e:	eec6 5a27 	vdiv.f32	s11, s12, s15
  NVIC_SET_PRIORITY(IRQ_TEMPERATURE_PANIC, 0);
60001872:	4827      	ldr	r0, [pc, #156]	; (60001910 <tempmon_init+0x124>)
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001874:	ee85 6a27 	vdiv.f32	s12, s10, s15
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001878:	eec4 6aa7 	vdiv.f32	s13, s9, s15
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
6000187c:	ee75 5a87 	vadd.f32	s11, s11, s14
60001880:	eefc 5ae5 	vcvt.u32.f32	s11, s11
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001884:	ee36 6a07 	vadd.f32	s12, s12, s14
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001888:	ee15 4a90 	vmov	r4, s11
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
6000188c:	eebc 6ac6 	vcvt.u32.f32	s12, s12
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001890:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001894:	ee76 7a87 	vadd.f32	s15, s13, s14
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001898:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
6000189c:	ee16 3a10 	vmov	r3, s12
600018a0:	f8d2 4190 	ldr.w	r4, [r2, #400]	; 0x190
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
600018a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
600018a8:	ea01 4103 	and.w	r1, r1, r3, lsl #16
600018ac:	4321      	orrs	r1, r4
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
600018ae:	ee17 3a90 	vmov	r3, s15
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
600018b2:	f8c2 1190 	str.w	r1, [r2, #400]	; 0x190
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 0U)) & 0xFFFU);
600018b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
600018ba:	f8d2 1190 	ldr.w	r1, [r2, #400]	; 0x190
600018be:	430b      	orrs	r3, r1
static inline void attachInterruptVector(IRQ_NUMBER_t irq, void (*function)(void)) __attribute__((always_inline, unused));
static inline void attachInterruptVector(IRQ_NUMBER_t irq, void (*function)(void)) { _VectorsRam[irq + 16] = function; asm volatile("": : :"memory"); }
#else
extern void (* volatile _VectorsRam[NVIC_NUM_INTERRUPTS+16])(void);
static inline void attachInterruptVector(enum IRQ_NUMBER_t irq, void (*function)(void)) __attribute__((always_inline, unused));
static inline void attachInterruptVector(enum IRQ_NUMBER_t irq, void (*function)(void)) { _VectorsRam[irq + 16] = function; asm volatile("": : :"memory"); }
600018c0:	4914      	ldr	r1, [pc, #80]	; (60001914 <tempmon_init+0x128>)
600018c2:	f8c2 3190 	str.w	r3, [r2, #400]	; 0x190
  TEMPMON_TEMPSENSE0 |= 0x2U;   //starts temp monitoring
600018c6:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
600018ca:	f043 0302 	orr.w	r3, r3, #2
600018ce:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
600018d2:	4b11      	ldr	r3, [pc, #68]	; (60001918 <tempmon_init+0x12c>)
  NVIC_SET_PRIORITY(IRQ_TEMPERATURE_PANIC, 0);
600018d4:	f880 c040 	strb.w	ip, [r0, #64]	; 0x40
600018d8:	f8c1 3140 	str.w	r3, [r1, #320]	; 0x140
  attachInterruptVector(IRQ_TEMPERATURE_PANIC, &Panic_Temp_isr);
  NVIC_ENABLE_IRQ(IRQ_TEMPERATURE_PANIC);
600018dc:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
600018e0:	2201      	movs	r2, #1
}
600018e2:	bc30      	pop	{r4, r5}
  NVIC_ENABLE_IRQ(IRQ_TEMPERATURE_PANIC);
600018e4:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
}
600018e8:	4770      	bx	lr
600018ea:	bf00      	nop
600018ec:	400d8100 	.word	0x400d8100
600018f0:	401f4400 	.word	0x401f4400
600018f4:	42aa0000 	.word	0x42aa0000
600018f8:	42b40000 	.word	0x42b40000
600018fc:	2000111c 	.word	0x2000111c
60001900:	20001118 	.word	0x20001118
60001904:	20001120 	.word	0x20001120
60001908:	20001124 	.word	0x20001124
6000190c:	0fff0000 	.word	0x0fff0000
60001910:	e000e400 	.word	0xe000e400
60001914:	20000c00 	.word	0x20000c00
60001918:	00001015 	.word	0x00001015

6000191c <usb_init>:
FLASHMEM void usb_init(void)
{
	// TODO: only enable when VBUS detected
	// TODO: return to low power mode when VBUS removed
	// TODO: protect PMU access with MPU
	PMU_REG_3P0 = PMU_REG_3P0_OUTPUT_TRG(0x0F) | PMU_REG_3P0_BO_OFFSET(6)
6000191c:	4b31      	ldr	r3, [pc, #196]	; (600019e4 <usb_init+0xc8>)
6000191e:	f640 7261 	movw	r2, #3937	; 0xf61
{
60001922:	b510      	push	{r4, lr}
	PMU_REG_3P0 = PMU_REG_3P0_OUTPUT_TRG(0x0F) | PMU_REG_3P0_BO_OFFSET(6)
60001924:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120

	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
	
	printf("BURSTSIZE=%08lX\n", USB1_BURSTSIZE);
	//USB1_BURSTSIZE = USB_BURSTSIZE_TXPBURST(4) | USB_BURSTSIZE_RXPBURST(4);
	USB1_BURSTSIZE = 0x0404;
60001928:	f240 4404 	movw	r4, #1028	; 0x404
	usb_init_serialnumber();
6000192c:	f000 f8d4 	bl	60001ad8 <__usb_init_serialnumber_veneer>
	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
60001930:	4a2d      	ldr	r2, [pc, #180]	; (600019e8 <usb_init+0xcc>)
	USB1_BURSTSIZE = 0x0404;
60001932:	492e      	ldr	r1, [pc, #184]	; (600019ec <usb_init+0xd0>)
	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
60001934:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
	//printf("USB1_USBMODE=%08lX\n", USB1_USBMODE);

	// turn on PLL3, wait for 480 MHz lock?
	// turn on CCM clock gates?  CCGR6[CG0]
#if 1
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF | USBPHY_PWD_RXPWD1PT1
60001938:	482d      	ldr	r0, [pc, #180]	; (600019f0 <usb_init+0xd4>)
	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
6000193a:	f043 0303 	orr.w	r3, r3, #3
6000193e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF | USBPHY_PWD_RXPWD1PT1
60001942:	4b2c      	ldr	r3, [pc, #176]	; (600019f4 <usb_init+0xd8>)
	USB1_BURSTSIZE = 0x0404;
60001944:	f8c1 4160 	str.w	r4, [r1, #352]	; 0x160
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF | USBPHY_PWD_RXPWD1PT1
60001948:	6802      	ldr	r2, [r0, #0]
6000194a:	421a      	tst	r2, r3
6000194c:	d103      	bne.n	60001956 <usb_init+0x3a>
	  | USBPHY_PWD_RXPWDENV | USBPHY_PWD_TXPWDV2I | USBPHY_PWD_TXPWDIBIAS
	  | USBPHY_PWD_TXPWDFS)) || (USB1_USBMODE & USB_USBMODE_CM_MASK)) {
6000194e:	f8d1 31a8 	ldr.w	r3, [r1, #424]	; 0x1a8
60001952:	079a      	lsls	r2, r3, #30
60001954:	d01b      	beq.n	6000198e <usb_init+0x72>
		// USB controller is turned on from previous use
		// reset needed to turn it off & start from clean slate
		USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST; // USBPHY1_CTRL page 3292
		USB1_USBCMD |= USB_USBCMD_RST; // reset controller
60001956:	4a25      	ldr	r2, [pc, #148]	; (600019ec <usb_init+0xd0>)
		USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST; // USBPHY1_CTRL page 3292
60001958:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
6000195c:	4b24      	ldr	r3, [pc, #144]	; (600019f0 <usb_init+0xd4>)
6000195e:	6359      	str	r1, [r3, #52]	; 0x34
		USB1_USBCMD |= USB_USBCMD_RST; // reset controller
60001960:	f8d2 3140 	ldr.w	r3, [r2, #320]	; 0x140
60001964:	f043 0302 	orr.w	r3, r3, #2
60001968:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
		int count=0;
		while (USB1_USBCMD & USB_USBCMD_RST) count++;
6000196c:	f8d2 3140 	ldr.w	r3, [r2, #320]	; 0x140
60001970:	079b      	lsls	r3, r3, #30
60001972:	d4fb      	bmi.n	6000196c <usb_init+0x50>
		NVIC_CLEAR_PENDING(IRQ_USB1);
60001974:	f44f 3000 	mov.w	r0, #131072	; 0x20000
60001978:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
		USBPHY1_CTRL_CLR = USBPHY_CTRL_SFTRST; // reset PHY
6000197c:	4b1c      	ldr	r3, [pc, #112]	; (600019f0 <usb_init+0xd4>)
6000197e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
		NVIC_CLEAR_PENDING(IRQ_USB1);
60001982:	f8c1 028c 	str.w	r0, [r1, #652]	; 0x28c
		//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
		//printf("USBPHY1_TX=%08lX\n", USBPHY1_TX);
		//printf("USBPHY1_RX=%08lX\n", USBPHY1_RX);
		//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);
		//printf("USB1_USBMODE=%08lX\n", USB1_USBMODE);
		delay(25);
60001986:	2019      	movs	r0, #25
		USBPHY1_CTRL_CLR = USBPHY_CTRL_SFTRST; // reset PHY
60001988:	639a      	str	r2, [r3, #56]	; 0x38
		delay(25);
6000198a:	f000 f895 	bl	60001ab8 <__delay_veneer>
	// ENDPTFLUSH	pg 3247
	// ENDPTSTAT	pg 3247
	// ENDPTCOMPLETE   3248
	// ENDPTCTRL0	pg 3249

	USBPHY1_CTRL_CLR = USBPHY_CTRL_CLKGATE;
6000198e:	4a18      	ldr	r2, [pc, #96]	; (600019f0 <usb_init+0xd4>)
60001990:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	USBPHY1_PWD = 0;
	//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
	//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);

	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
60001994:	4c15      	ldr	r4, [pc, #84]	; (600019ec <usb_init+0xd0>)
	USBPHY1_PWD = 0;
60001996:	2100      	movs	r1, #0
	USBPHY1_CTRL_CLR = USBPHY_CTRL_CLKGATE;
60001998:	6390      	str	r0, [r2, #56]	; 0x38
	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
6000199a:	200a      	movs	r0, #10
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
6000199c:	4b16      	ldr	r3, [pc, #88]	; (600019f8 <usb_init+0xdc>)
	USBPHY1_PWD = 0;
6000199e:	6011      	str	r1, [r2, #0]
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
600019a0:	f44f 7220 	mov.w	r2, #640	; 0x280
	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
600019a4:	f8c4 01a8 	str.w	r0, [r4, #424]	; 0x1a8
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
600019a8:	4618      	mov	r0, r3
600019aa:	f000 f88d 	bl	60001ac8 <__memset_veneer>
	endpoint_queue_head[0].config = (64 << 16) | (1 << 15);
	endpoint_queue_head[1].config = (64 << 16);
600019ae:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
600019b2:	4603      	mov	r3, r0
	endpoint_queue_head[0].config = (64 << 16) | (1 << 15);
600019b4:	f44f 0081 	mov.w	r0, #4227072	; 0x408000
	USB1_ENDPOINTLISTADDR = (uint32_t)&endpoint_queue_head;
	//  Recommended: enable all device interrupts including: USBINT, USBERRINT,
	// Port Change Detect, USB Reset Received, DCSuspend.
	USB1_USBINTR = USB_USBINTR_UE | USB_USBINTR_UEE | /* USB_USBINTR_PCE | */
600019b8:	f240 1143 	movw	r1, #323	; 0x143
	endpoint_queue_head[0].config = (64 << 16) | (1 << 15);
600019bc:	6018      	str	r0, [r3, #0]
	USB1_ENDPOINTLISTADDR = (uint32_t)&endpoint_queue_head;
600019be:	f8c4 3158 	str.w	r3, [r4, #344]	; 0x158
	endpoint_queue_head[1].config = (64 << 16);
600019c2:	641a      	str	r2, [r3, #64]	; 0x40
600019c4:	4b0d      	ldr	r3, [pc, #52]	; (600019fc <usb_init+0xe0>)
600019c6:	4a0e      	ldr	r2, [pc, #56]	; (60001a00 <usb_init+0xe4>)
	USB1_USBINTR = USB_USBINTR_UE | USB_USBINTR_UEE | /* USB_USBINTR_PCE | */
600019c8:	f8c4 1148 	str.w	r1, [r4, #328]	; 0x148
600019cc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		USB_USBINTR_URE | USB_USBINTR_SLE;
	//_VectorsRam[IRQ_USB1+16] = &usb_isr;
	attachInterruptVector(IRQ_USB1, &usb_isr);
	NVIC_ENABLE_IRQ(IRQ_USB1);
600019d0:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
600019d4:	f44f 3100 	mov.w	r1, #131072	; 0x20000
	//printf("USB1_ENDPTCTRL0=%08lX\n", USB1_ENDPTCTRL0);
	//printf("USB1_ENDPTCTRL1=%08lX\n", USB1_ENDPTCTRL1);
	//printf("USB1_ENDPTCTRL2=%08lX\n", USB1_ENDPTCTRL2);
	//printf("USB1_ENDPTCTRL3=%08lX\n", USB1_ENDPTCTRL3);
	USB1_USBCMD = USB_USBCMD_RS;
600019d8:	2301      	movs	r3, #1
	NVIC_ENABLE_IRQ(IRQ_USB1);
600019da:	f8c2 110c 	str.w	r1, [r2, #268]	; 0x10c
	USB1_USBCMD = USB_USBCMD_RS;
600019de:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
	//transfer_log_head = 0;
	//transfer_log_count = 0;
	//USB1_PORTSC1 |= USB_PORTSC1_PFSC; // force 12 Mbit/sec
}
600019e2:	bd10      	pop	{r4, pc}
600019e4:	400d8000 	.word	0x400d8000
600019e8:	400fc000 	.word	0x400fc000
600019ec:	402e0000 	.word	0x402e0000
600019f0:	400d9000 	.word	0x400d9000
600019f4:	001e1c00 	.word	0x001e1c00
600019f8:	20000000 	.word	0x20000000
600019fc:	20000c00 	.word	0x20000c00
60001a00:	000011fd 	.word	0x000011fd

60001a04 <_reboot_Teensyduino_>:


FLASHMEM __attribute__((noinline)) void _reboot_Teensyduino_(void)
{
60001a04:	b508      	push	{r3, lr}
	if (!(HW_OCOTP_CFG5 & 0x02)) {
60001a06:	4b0e      	ldr	r3, [pc, #56]	; (60001a40 <_reboot_Teensyduino_+0x3c>)
60001a08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
60001a0a:	079b      	lsls	r3, r3, #30
60001a0c:	d400      	bmi.n	60001a10 <_reboot_Teensyduino_+0xc>
		asm("bkpt #251"); // run bootloader
60001a0e:	befb      	bkpt	0x00fb
	} else {
		__disable_irq(); // secure mode NXP ROM reboot
60001a10:	b672      	cpsid	i
		USB1_USBCMD = 0;
60001a12:	4b0c      	ldr	r3, [pc, #48]	; (60001a44 <_reboot_Teensyduino_+0x40>)
60001a14:	2000      	movs	r0, #0
		IOMUXC_GPR_GPR16 = 0x00200003;
60001a16:	4a0c      	ldr	r2, [pc, #48]	; (60001a48 <_reboot_Teensyduino_+0x44>)
		USB1_USBCMD = 0;
60001a18:	f8c3 0140 	str.w	r0, [r3, #320]	; 0x140
		// TODO: wipe all RAM for security
		__asm__ volatile("mov sp, %0" : : "r" (0x20201000) : );
60001a1c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
		IOMUXC_GPR_GPR16 = 0x00200003;
60001a20:	490a      	ldr	r1, [pc, #40]	; (60001a4c <_reboot_Teensyduino_+0x48>)
		__asm__ volatile("mov sp, %0" : : "r" (0x20201000) : );
60001a22:	f5a3 235f 	sub.w	r3, r3, #913408	; 0xdf000
		IOMUXC_GPR_GPR16 = 0x00200003;
60001a26:	6411      	str	r1, [r2, #64]	; 0x40
		__asm__ volatile("mov sp, %0" : : "r" (0x20201000) : );
60001a28:	469d      	mov	sp, r3
		__asm__ volatile("dsb":::"memory");
60001a2a:	f3bf 8f4f 	dsb	sy
		volatile uint32_t * const p = (uint32_t *)0x20208000;
		*p = 0xEB120000;
		((void (*)(volatile void *))(*(uint32_t *)(*(uint32_t *)0x0020001C + 8)))(p);
60001a2e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
		*p = 0xEB120000;
60001a32:	4807      	ldr	r0, [pc, #28]	; (60001a50 <_reboot_Teensyduino_+0x4c>)
60001a34:	4a07      	ldr	r2, [pc, #28]	; (60001a54 <_reboot_Teensyduino_+0x50>)
		((void (*)(volatile void *))(*(uint32_t *)(*(uint32_t *)0x0020001C + 8)))(p);
60001a36:	69db      	ldr	r3, [r3, #28]
		*p = 0xEB120000;
60001a38:	6002      	str	r2, [r0, #0]
		((void (*)(volatile void *))(*(uint32_t *)(*(uint32_t *)0x0020001C + 8)))(p);
60001a3a:	689b      	ldr	r3, [r3, #8]
60001a3c:	4798      	blx	r3
	}
	__builtin_unreachable();
60001a3e:	bf00      	nop
60001a40:	401f4400 	.word	0x401f4400
60001a44:	402e0000 	.word	0x402e0000
60001a48:	400ac000 	.word	0x400ac000
60001a4c:	00200003 	.word	0x00200003
60001a50:	20208000 	.word	0x20208000
60001a54:	eb120000 	.word	0xeb120000

60001a58 <analog_init>:
{
	uint32_t mode, avg=0;

	printf("analogInit\n");

	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
60001a58:	4b10      	ldr	r3, [pc, #64]	; (60001a9c <analog_init+0x44>)
		mode |= ADC_CFG_ADIV(0) | ADC_CFG_ADICLK(0); // use IPG
	}
#endif
	//ADC1
	ADC1_CFG = mode | ADC_CFG_ADHSC;
	ADC1_GC = avg | ADC_GC_CAL;		// begin cal
60001a5a:	20a0      	movs	r0, #160	; 0xa0
	ADC1_CFG = mode | ADC_CFG_ADHSC;
60001a5c:	4a10      	ldr	r2, [pc, #64]	; (60001aa0 <analog_init+0x48>)
	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
60001a5e:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
60001a60:	f441 3140 	orr.w	r1, r1, #196608	; 0x30000
{
60001a64:	b410      	push	{r4}
	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
60001a66:	66d9      	str	r1, [r3, #108]	; 0x6c
	ADC1_CFG = mode | ADC_CFG_ADHSC;
60001a68:	f240 6437 	movw	r4, #1591	; 0x637
	CCM_CCGR1 |= CCM_CCGR1_ADC2(CCM_CCGR_ON);
60001a6c:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
60001a6e:	f441 7140 	orr.w	r1, r1, #768	; 0x300
60001a72:	66d9      	str	r1, [r3, #108]	; 0x6c
	ADC1_CFG = mode | ADC_CFG_ADHSC;
60001a74:	6454      	str	r4, [r2, #68]	; 0x44
	ADC1_GC = avg | ADC_GC_CAL;		// begin cal
60001a76:	6490      	str	r0, [r2, #72]	; 0x48
	calibrating = 1;
	while (ADC1_GC & ADC_GC_CAL) {
60001a78:	6c93      	ldr	r3, [r2, #72]	; 0x48
60001a7a:	061b      	lsls	r3, r3, #24
60001a7c:	d4fc      	bmi.n	60001a78 <analog_init+0x20>
		//yield();
	}
	calibrating = 0;
	//ADC2
	ADC2_CFG = mode | ADC_CFG_ADHSC;
60001a7e:	4a09      	ldr	r2, [pc, #36]	; (60001aa4 <analog_init+0x4c>)
60001a80:	f240 6137 	movw	r1, #1591	; 0x637
	ADC2_GC = avg | ADC_GC_CAL;		// begin cal
60001a84:	23a0      	movs	r3, #160	; 0xa0
	ADC2_CFG = mode | ADC_CFG_ADHSC;
60001a86:	6451      	str	r1, [r2, #68]	; 0x44
	ADC2_GC = avg | ADC_GC_CAL;		// begin cal
60001a88:	6493      	str	r3, [r2, #72]	; 0x48
	calibrating = 1;
	while (ADC2_GC & ADC_GC_CAL) {
60001a8a:	6c93      	ldr	r3, [r2, #72]	; 0x48
60001a8c:	f013 0380 	ands.w	r3, r3, #128	; 0x80
60001a90:	d1fb      	bne.n	60001a8a <analog_init+0x32>
		//yield();
	}
	calibrating = 0;
60001a92:	4a05      	ldr	r2, [pc, #20]	; (60001aa8 <analog_init+0x50>)
60001a94:	7013      	strb	r3, [r2, #0]
}
60001a96:	f85d 4b04 	ldr.w	r4, [sp], #4
60001a9a:	4770      	bx	lr
60001a9c:	400fc000 	.word	0x400fc000
60001aa0:	400c4000 	.word	0x400c4000
60001aa4:	400c8000 	.word	0x400c8000
60001aa8:	2000115d 	.word	0x2000115d

60001aac <_init>:
60001aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
60001aae:	bf00      	nop
60001ab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
60001ab2:	bc08      	pop	{r3}
60001ab4:	469e      	mov	lr, r3
60001ab6:	4770      	bx	lr

60001ab8 <__delay_veneer>:
60001ab8:	f85f f000 	ldr.w	pc, [pc]	; 60001abc <__delay_veneer+0x4>
60001abc:	00000a6d 	.word	0x00000a6d

60001ac0 <__main_veneer>:
60001ac0:	f85f f000 	ldr.w	pc, [pc]	; 60001ac4 <__main_veneer+0x4>
60001ac4:	00000ce1 	.word	0x00000ce1

60001ac8 <__memset_veneer>:
60001ac8:	f85f f000 	ldr.w	pc, [pc]	; 60001acc <__memset_veneer+0x4>
60001acc:	00002695 	.word	0x00002695

60001ad0 <____libc_init_array_veneer>:
60001ad0:	f85f f000 	ldr.w	pc, [pc]	; 60001ad4 <____libc_init_array_veneer+0x4>
60001ad4:	00002739 	.word	0x00002739

60001ad8 <__usb_init_serialnumber_veneer>:
60001ad8:	f85f f000 	ldr.w	pc, [pc]	; 60001adc <__usb_init_serialnumber_veneer+0x4>
60001adc:	0000196d 	.word	0x0000196d

60001ae0 <__pwm_init_veneer>:
60001ae0:	f85f f000 	ldr.w	pc, [pc]	; 60001ae4 <__pwm_init_veneer+0x4>
60001ae4:	0000257d 	.word	0x0000257d

60001ae8 <__set_arm_clock_veneer>:
60001ae8:	f85f f000 	ldr.w	pc, [pc]	; 60001aec <__set_arm_clock_veneer+0x4>
60001aec:	00002211 	.word	0x00002211

60001af0 <__frame_dummy_init_array_entry>:
60001af0:	00000105 00000585                       ........

Disassembly of section .text.itcm:

00000000 <_stext>:
	...

00000020 <irq_gpio6789>:
{
        char *prev = __brkval;
        if (incr != 0) {
                if (prev + incr > (char *)&_heap_end) {
                        errno = ENOMEM;
                        return (void *)-1;
      20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
      22:	f04f 4384 	mov.w	r3, #1107296256	; 0x42000000
                }
                __brkval = prev + incr;
        }
        return prev;
}
      26:	699d      	ldr	r5, [r3, #24]
      28:	695a      	ldr	r2, [r3, #20]
      2a:	4015      	ands	r5, r2
      2c:	d00d      	beq.n	4a <_teensy_model_identifier+0x26>
      2e:	4f25      	ldr	r7, [pc, #148]	; (c4 <_teensy_model_identifier+0xa0>)
      30:	2601      	movs	r6, #1
      32:	619d      	str	r5, [r3, #24]
	// set the SRTC
	SNVS_LPSRTCLR = t << 15;
	SNVS_LPSRTCMR = t >> 17;
	// start the SRTC
	SNVS_LPCR |= SNVS_LPCR_SRTC_ENV;
	while (!(SNVS_LPCR & SNVS_LPCR_SRTC_ENV)); // wait
      34:	fa95 f4a5 	rbit	r4, r5
	// start the RTC and sync it to the SRTC
	SNVS_HPCR |= SNVS_HPCR_RTC_EN | SNVS_HPCR_HP_TS;
      38:	fab4 f484 	clz	r4, r4
      3c:	f857 3024 	ldr.w	r3, [r7, r4, lsl #2]
}
      40:	fa06 f404 	lsl.w	r4, r6, r4
      44:	4798      	blx	r3
      46:	43a5      	bics	r5, r4
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
	if (frac > 1000) frac = 1000;
	uint32_t usec = 1000*smc + frac;
	return usec;
}
      48:	d1f4      	bne.n	34 <_teensy_model_identifier+0x10>
      4a:	4b1f      	ldr	r3, [pc, #124]	; (c8 <_teensy_model_identifier+0xa4>)
      4c:	699d      	ldr	r5, [r3, #24]
      4e:	695a      	ldr	r2, [r3, #20]
      50:	4015      	ands	r5, r2
      52:	d00d      	beq.n	70 <_teensy_model_identifier+0x4c>
{
	if (mult < 1 || mult > 3) return;
	uint32_t config = (packet_size << 16) | (mult << 30);
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
	usb_endpoint_config(endpoint_queue_head + ep * 2 + 1, config, cb);
	if (cb) endpointN_notify_mask |= (1 << (ep + 16));
      54:	4f1d      	ldr	r7, [pc, #116]	; (cc <_teensy_model_identifier+0xa8>)
      56:	2601      	movs	r6, #1
      58:	619d      	str	r5, [r3, #24]
      5a:	fa95 f4a5 	rbit	r4, r5
}
      5e:	fab4 f484 	clz	r4, r4
      62:	f857 3024 	ldr.w	r3, [r7, r4, lsl #2]
      66:	fa06 f404 	lsl.w	r4, r6, r4
      6a:	4798      	blx	r3
	bool irq = disableTimerInterrupt();
	MillisTimer *waiting = listWaiting;
	listWaiting = nullptr; // TODO: use STREX to avoid interrupt disable
	enableTimerInterrupt(irq);
	while (waiting) {
		MillisTimer *next = waiting->_next;
      6c:	43a5      	bics	r5, r4
		waiting->addToActiveList();
      6e:	d1f4      	bne.n	5a <_teensy_model_identifier+0x36>
      70:	4b17      	ldr	r3, [pc, #92]	; (d0 <_teensy_model_identifier+0xac>)
	while (waiting) {
      72:	699d      	ldr	r5, [r3, #24]
      74:	695a      	ldr	r2, [r3, #20]
		waiting = next;
	}
}
      76:	4015      	ands	r5, r2
			event.triggerEvent(0, timer);
      78:	d00d      	beq.n	96 <_teensy_model_identifier+0x72>
      7a:	4f16      	ldr	r7, [pc, #88]	; (d4 <_teensy_model_identifier+0xb0>)
      7c:	2601      	movs	r6, #1
      7e:	619d      	str	r5, [r3, #24]
			timer->_ms--;
      80:	fa95 f4a5 	rbit	r4, r5
			break;
      84:	fab4 f484 	clz	r4, r4
      88:	f857 3024 	ldr.w	r3, [r7, r4, lsl #2]
      8c:	fa06 f404 	lsl.w	r4, r6, r4
      90:	4798      	blx	r3
      92:	43a5      	bics	r5, r4
	if(!(ch & 0x80)) {
      94:	d1f4      	bne.n	80 <_teensy_model_identifier+0x5c>
      96:	4b10      	ldr	r3, [pc, #64]	; (d8 <_teensy_model_identifier+0xb4>)
	if (pin > sizeof(pin_to_channel)) return 0;
      98:	699d      	ldr	r5, [r3, #24]
}
      9a:	695a      	ldr	r2, [r3, #20]
      9c:	4015      	ands	r5, r2
      9e:	d00d      	beq.n	bc <_teensy_model_identifier+0x98>
      a0:	4f0e      	ldr	r7, [pc, #56]	; (dc <_teensy_model_identifier+0xb8>)
      a2:	2601      	movs	r6, #1
      a4:	619d      	str	r5, [r3, #24]
      a6:	fa95 f4a5 	rbit	r4, r5
      aa:	fab4 f484 	clz	r4, r4
      ae:	f857 3024 	ldr.w	r3, [r7, r4, lsl #2]
	if (status) {
		gpio[ISR_INDEX] = status;
		while (status) {
			uint32_t index = __builtin_ctz(status);
			table[index]();
			status = status & ~(1 << index);
      b2:	fa06 f404 	lsl.w	r4, r6, r4
			table[index]();
      b6:	4798      	blx	r3
		while (status) {
      b8:	43a5      	bics	r5, r4
      ba:	d1f4      	bne.n	a6 <_teensy_model_identifier+0x82>
{
	irq_anyport(&GPIO6_DR, isr_table_gpio1);
	irq_anyport(&GPIO7_DR, isr_table_gpio2);
	irq_anyport(&GPIO8_DR, isr_table_gpio3);
	irq_anyport(&GPIO9_DR, isr_table_gpio4);
	asm volatile ("dsb":::"memory");
      bc:	f3bf 8f4f 	dsb	sy
}
      c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      c2:	bf00      	nop
      c4:	20000770 	.word	0x20000770
      c8:	42004000 	.word	0x42004000
      cc:	200007f0 	.word	0x200007f0
      d0:	42008000 	.word	0x42008000
      d4:	20000870 	.word	0x20000870
      d8:	4200c000 	.word	0x4200c000
      dc:	200008f0 	.word	0x200008f0

000000e0 <register_tm_clones>:
{
	const struct digital_pin_bitband_and_config_table_struct *p;
	uint32_t pinmode, mask;

	if (pin >= CORE_NUM_DIGITAL) return;
	p = digital_pin_to_info_PGM + pin;
      e0:	4805      	ldr	r0, [pc, #20]	; (f8 <register_tm_clones+0x18>)
      e2:	4b06      	ldr	r3, [pc, #24]	; (fc <register_tm_clones+0x1c>)
		    do {;} while(ARM_DWT_CYCCNT - t < cycles);
		    t += cycles / 2;
		}
	}
	else
	for (mask=0x01; mask; mask <<= 1) {
      e4:	1a1b      	subs	r3, r3, r0
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(0) | IOMUXC_PAD_HYS;
      e6:	0fd9      	lsrs	r1, r3, #31
      e8:	eb01 01a3 	add.w	r1, r1, r3, asr #2
	p = digital_pin_to_info_PGM + pin;
      ec:	1049      	asrs	r1, r1, #1
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3) | IOMUXC_PAD_HYS;
      ee:	d002      	beq.n	f6 <register_tm_clones+0x16>
      f0:	4b03      	ldr	r3, [pc, #12]	; (100 <register_tm_clones+0x20>)
      f2:	b103      	cbz	r3, f6 <register_tm_clones+0x16>
      f4:	4718      	bx	r3
			*(p->reg + 0x21) = mask; // set register
      f6:	4770      	bx	lr
      f8:	20000ec0 	.word	0x20000ec0
	mask = p->mask;
      fc:	20000ec0 	.word	0x20000ec0
	if (pinmode & mask) {
     100:	00000000 	.word	0x00000000

00000104 <frame_dummy>:
			*(p->reg + 0x22) = mask; // clear register
     104:	b508      	push	{r3, lr}
	for (mask=0x01; mask; mask <<= 1) {
     106:	4b05      	ldr	r3, [pc, #20]	; (11c <frame_dummy+0x18>)
     108:	b11b      	cbz	r3, 112 <frame_dummy+0xe>
     10a:	4905      	ldr	r1, [pc, #20]	; (120 <frame_dummy+0x1c>)
     10c:	4805      	ldr	r0, [pc, #20]	; (124 <frame_dummy+0x20>)
	if (pin >= CORE_NUM_DIGITAL) return;
     10e:	f3af 8000 	nop.w
     112:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
     116:	f7ff bfe3 	b.w	e0 <register_tm_clones>
     11a:	bf00      	nop
     11c:	00000000 	.word	0x00000000
     120:	200010c8 	.word	0x200010c8
	pinmode = *(p->reg + 1);
     124:	60006000 	.word	0x60006000

00000128 <handleInterrupt()>:

volatile bool triggerFunction = false;  // Flag to indicate interrupt occurred

// ISR for when signal is received
void handleInterrupt() {
  triggerFunction = true;
     128:	4b01      	ldr	r3, [pc, #4]	; (130 <handleInterrupt()+0x8>)
     12a:	2201      	movs	r2, #1
     12c:	701a      	strb	r2, [r3, #0]
}
     12e:	4770      	bx	lr
     130:	20001162 	.word	0x20001162

00000134 <SPIClass::beginTransaction(SPISettings)>:
	void notUsingInterrupt(IRQ_NUMBER_t interruptName);

	// Before using SPI.transfer() or asserting chip select pins,
	// this function is used to gain exclusive access to the SPI bus
	// and configure the correct settings.
	void beginTransaction(SPISettings settings) {
     134:	b430      	push	{r4, r5}
     136:	b082      	sub	sp, #8
     138:	460c      	mov	r4, r1
     13a:	ab02      	add	r3, sp, #8
     13c:	e903 0006 	stmdb	r3, {r1, r2}
		if (interruptMasksUsed) {
     140:	7cc3      	ldrb	r3, [r0, #19]
     142:	2b00      	cmp	r3, #0
     144:	d030      	beq.n	1a8 <SPIClass::beginTransaction(SPISettings)+0x74>
			__disable_irq();
     146:	b672      	cpsid	i
			if (interruptMasksUsed & 0x01) {
     148:	7cc3      	ldrb	r3, [r0, #19]
     14a:	07da      	lsls	r2, r3, #31
     14c:	d508      	bpl.n	160 <SPIClass::beginTransaction(SPISettings)+0x2c>
				interruptSave[0] = NVIC_ICER0 & interruptMask[0];
     14e:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
     152:	6945      	ldr	r5, [r0, #20]
     154:	f8d1 2180 	ldr.w	r2, [r1, #384]	; 0x180
     158:	402a      	ands	r2, r5
     15a:	6282      	str	r2, [r0, #40]	; 0x28
				NVIC_ICER0 = interruptSave[0];
     15c:	f8c1 2180 	str.w	r2, [r1, #384]	; 0x180
			}
			if (interruptMasksUsed & 0x02) {
     160:	079d      	lsls	r5, r3, #30
     162:	d508      	bpl.n	176 <SPIClass::beginTransaction(SPISettings)+0x42>
				interruptSave[1] = NVIC_ICER1 & interruptMask[1];
     164:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
     168:	6985      	ldr	r5, [r0, #24]
     16a:	f8d1 2184 	ldr.w	r2, [r1, #388]	; 0x184
     16e:	402a      	ands	r2, r5
     170:	62c2      	str	r2, [r0, #44]	; 0x2c
				NVIC_ICER1 = interruptSave[1];
     172:	f8c1 2184 	str.w	r2, [r1, #388]	; 0x184
			}
			if (interruptMasksUsed & 0x04) {
     176:	0759      	lsls	r1, r3, #29
     178:	d508      	bpl.n	18c <SPIClass::beginTransaction(SPISettings)+0x58>
				interruptSave[2] = NVIC_ICER2 & interruptMask[2];
     17a:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
     17e:	69c5      	ldr	r5, [r0, #28]
     180:	f8d1 2188 	ldr.w	r2, [r1, #392]	; 0x188
     184:	402a      	ands	r2, r5
     186:	6302      	str	r2, [r0, #48]	; 0x30
				NVIC_ICER2 = interruptSave[2];
     188:	f8c1 2188 	str.w	r2, [r1, #392]	; 0x188
			}
			if (interruptMasksUsed & 0x08) {
     18c:	071a      	lsls	r2, r3, #28
     18e:	d508      	bpl.n	1a2 <SPIClass::beginTransaction(SPISettings)+0x6e>
				interruptSave[3] = NVIC_ICER3 & interruptMask[3];
     190:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
     194:	6a05      	ldr	r5, [r0, #32]
     196:	f8d1 218c 	ldr.w	r2, [r1, #396]	; 0x18c
     19a:	402a      	ands	r2, r5
     19c:	6342      	str	r2, [r0, #52]	; 0x34
				NVIC_ICER3 = interruptSave[3];
     19e:	f8c1 218c 	str.w	r2, [r1, #396]	; 0x18c
			}
			if (interruptMasksUsed & 0x10) {
     1a2:	06db      	lsls	r3, r3, #27
     1a4:	d42f      	bmi.n	206 <SPIClass::beginTransaction(SPISettings)+0xd2>
				interruptSave[4] = NVIC_ICER4 & interruptMask[4];
				NVIC_ICER4 = interruptSave[4];
			}
			__enable_irq();
     1a6:	b662      	cpsie	i
		}
		inTransactionFlag = 1;
		#endif

		//printf("trans\n");
		if (settings.clock() != _clock) {
     1a8:	6883      	ldr	r3, [r0, #8]
     1aa:	429c      	cmp	r4, r3
     1ac:	d035      	beq.n	21a <SPIClass::beginTransaction(SPISettings)+0xe6>
						     396000000}; // PLL2 PFD2				

		    // First save away the new settings..
		    _clock = settings.clock();

			uint32_t cbcmr = CCM_CBCMR;
     1ae:	4b22      	ldr	r3, [pc, #136]	; (238 <SPIClass::beginTransaction(SPISettings)+0x104>)
		    _clock = settings.clock();
     1b0:	6084      	str	r4, [r0, #8]
			uint32_t cbcmr = CCM_CBCMR;
     1b2:	699b      	ldr	r3, [r3, #24]
			uint32_t clkhz = clk_sel[(cbcmr >> 4) & 0x03] / (((cbcmr >> 26 ) & 0x07 ) + 1);  // LPSPI peripheral clock
     1b4:	4a21      	ldr	r2, [pc, #132]	; (23c <SPIClass::beginTransaction(SPISettings)+0x108>)
     1b6:	f3c3 1101 	ubfx	r1, r3, #4, #2
     1ba:	f3c3 6382 	ubfx	r3, r3, #26, #3
     1be:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
     1c2:	3301      	adds	r3, #1
     1c4:	fbb1 f2f3 	udiv	r2, r1, r3
			
			uint32_t d, div;		
			d = _clock ? clkhz/_clock : clkhz;
     1c8:	b1cc      	cbz	r4, 1fe <SPIClass::beginTransaction(SPISettings)+0xca>

			if (d && clkhz/d > _clock) d++;
     1ca:	4294      	cmp	r4, r2
     1cc:	d827      	bhi.n	21e <SPIClass::beginTransaction(SPISettings)+0xea>
			d = _clock ? clkhz/_clock : clkhz;
     1ce:	fbb2 f3f4 	udiv	r3, r2, r4
			if (d && clkhz/d > _clock) d++;
     1d2:	fbb2 f2f3 	udiv	r2, r2, r3
     1d6:	4294      	cmp	r4, r2
     1d8:	d32c      	bcc.n	234 <SPIClass::beginTransaction(SPISettings)+0x100>
			if (d > 257) d= 257;  // max div
     1da:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
     1de:	d320      	bcc.n	222 <SPIClass::beginTransaction(SPISettings)+0xee>
     1e0:	4c17      	ldr	r4, [pc, #92]	; (240 <SPIClass::beginTransaction(SPISettings)+0x10c>)
				div = d-2;
			} else {
				div =0;
			}
	
			_ccr = LPSPI_CCR_SCKDIV(div) | LPSPI_CCR_DBT(div/2) | LPSPI_CCR_PCSSCK(div/2);
     1e2:	60c4      	str	r4, [r0, #12]
	// programs/sketches.  See the ILI3941_t3 library for an example.
	uint8_t setCS(uint8_t pin);

private:
private:
	IMXRT_LPSPI_t & port() { return *(IMXRT_LPSPI_t *)port_addr; }
     1e4:	6803      	ldr	r3, [r0, #0]
		port().CFGR1 = LPSPI_CFGR1_MASTER | LPSPI_CFGR1_SAMPLE;
     1e6:	2203      	movs	r2, #3
		port().CR = 0;
     1e8:	2000      	movs	r0, #0
		port().TCR = settings.tcr;
     1ea:	9901      	ldr	r1, [sp, #4]
		port().CR = 0;
     1ec:	6118      	str	r0, [r3, #16]
		port().CFGR1 = LPSPI_CFGR1_MASTER | LPSPI_CFGR1_SAMPLE;
     1ee:	625a      	str	r2, [r3, #36]	; 0x24
		port().CR = LPSPI_CR_MEN;
     1f0:	2201      	movs	r2, #1
		port().CCR = _ccr;
     1f2:	641c      	str	r4, [r3, #64]	; 0x40
		port().TCR = settings.tcr;
     1f4:	6619      	str	r1, [r3, #96]	; 0x60
		port().CR = LPSPI_CR_MEN;
     1f6:	611a      	str	r2, [r3, #16]
	}
     1f8:	b002      	add	sp, #8
     1fa:	bc30      	pop	{r4, r5}
     1fc:	4770      	bx	lr
			if (d && clkhz/d > _clock) d++;
     1fe:	4299      	cmp	r1, r3
     200:	d3ef      	bcc.n	1e2 <SPIClass::beginTransaction(SPISettings)+0xae>
     202:	1c53      	adds	r3, r2, #1
     204:	e7e9      	b.n	1da <SPIClass::beginTransaction(SPISettings)+0xa6>
				interruptSave[4] = NVIC_ICER4 & interruptMask[4];
     206:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
     20a:	6a41      	ldr	r1, [r0, #36]	; 0x24
     20c:	f8d2 3190 	ldr.w	r3, [r2, #400]	; 0x190
     210:	400b      	ands	r3, r1
     212:	6383      	str	r3, [r0, #56]	; 0x38
				NVIC_ICER4 = interruptSave[4];
     214:	f8c2 3190 	str.w	r3, [r2, #400]	; 0x190
     218:	e7c5      	b.n	1a6 <SPIClass::beginTransaction(SPISettings)+0x72>
		port().CCR = _ccr;
     21a:	68c4      	ldr	r4, [r0, #12]
     21c:	e7e2      	b.n	1e4 <SPIClass::beginTransaction(SPISettings)+0xb0>
     21e:	2400      	movs	r4, #0
     220:	e7df      	b.n	1e2 <SPIClass::beginTransaction(SPISettings)+0xae>
			if (d > 2) {
     222:	2b02      	cmp	r3, #2
     224:	d9fb      	bls.n	21e <SPIClass::beginTransaction(SPISettings)+0xea>
				div = d-2;
     226:	3b02      	subs	r3, #2
			_ccr = LPSPI_CCR_SCKDIV(div) | LPSPI_CCR_DBT(div/2) | LPSPI_CCR_PCSSCK(div/2);
     228:	085a      	lsrs	r2, r3, #1
     22a:	0214      	lsls	r4, r2, #8
     22c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
     230:	431c      	orrs	r4, r3
     232:	e7d6      	b.n	1e2 <SPIClass::beginTransaction(SPISettings)+0xae>
			d = _clock ? clkhz/_clock : clkhz;
     234:	461a      	mov	r2, r3
     236:	e7e4      	b.n	202 <SPIClass::beginTransaction(SPISettings)+0xce>
     238:	400fc000 	.word	0x400fc000
     23c:	20000338 	.word	0x20000338
     240:	007f7fff 	.word	0x007f7fff

00000244 <latch()>:

void latch() {
  SPI.beginTransaction(spiconfig);
     244:	4b1e      	ldr	r3, [pc, #120]	; (2c0 <latch()+0x7c>)
void latch() {
     246:	b510      	push	{r4, lr}
  SPI.beginTransaction(spiconfig);
     248:	4c1e      	ldr	r4, [pc, #120]	; (2c4 <latch()+0x80>)
     24a:	e893 0006 	ldmia.w	r3, {r1, r2}
     24e:	4620      	mov	r0, r4
     250:	f7ff ff70 	bl	134 <SPIClass::beginTransaction(SPISettings)>
  digitalWrite(selectPin1, LOW);
     254:	2100      	movs	r1, #0
     256:	2009      	movs	r0, #9
     258:	f000 fc5c 	bl	b14 <digitalWrite>
	IMXRT_LPSPI_t & port() { return *(IMXRT_LPSPI_t *)port_addr; }
     25c:	6822      	ldr	r2, [r4, #0]
		port().TDR = data;
     25e:	2340      	movs	r3, #64	; 0x40
     260:	6653      	str	r3, [r2, #100]	; 0x64
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
     262:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
     264:	f413 1ff8 	tst.w	r3, #2031616	; 0x1f0000
     268:	d0fb      	beq.n	262 <latch()+0x1e>
  SPI.transfer(keepChnl);
  digitalWrite(selectPin1, HIGH);
     26a:	2101      	movs	r1, #1
     26c:	2009      	movs	r0, #9
     26e:	6f53      	ldr	r3, [r2, #116]	; 0x74
     270:	f000 fc50 	bl	b14 <digitalWrite>
		if (interruptMasksUsed) {
     274:	7ce3      	ldrb	r3, [r4, #19]
     276:	b313      	cbz	r3, 2be <latch()+0x7a>
			if (interruptMasksUsed & 0x01) NVIC_ISER0 = interruptSave[0];
     278:	07da      	lsls	r2, r3, #31
     27a:	d504      	bpl.n	286 <latch()+0x42>
     27c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
     27e:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
     282:	f8c2 1100 	str.w	r1, [r2, #256]	; 0x100
			if (interruptMasksUsed & 0x02) NVIC_ISER1 = interruptSave[1];
     286:	0798      	lsls	r0, r3, #30
     288:	d504      	bpl.n	294 <latch()+0x50>
     28a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
     28c:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
     290:	f8c2 1104 	str.w	r1, [r2, #260]	; 0x104
			if (interruptMasksUsed & 0x04) NVIC_ISER2 = interruptSave[2];
     294:	0759      	lsls	r1, r3, #29
     296:	d504      	bpl.n	2a2 <latch()+0x5e>
     298:	6b21      	ldr	r1, [r4, #48]	; 0x30
     29a:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
     29e:	f8c2 1108 	str.w	r1, [r2, #264]	; 0x108
			if (interruptMasksUsed & 0x08) NVIC_ISER3 = interruptSave[3];
     2a2:	071a      	lsls	r2, r3, #28
     2a4:	d504      	bpl.n	2b0 <latch()+0x6c>
     2a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
     2a8:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
     2ac:	f8c2 110c 	str.w	r1, [r2, #268]	; 0x10c
			if (interruptMasksUsed & 0x10) NVIC_ISER4 = interruptSave[4];
     2b0:	06db      	lsls	r3, r3, #27
     2b2:	d504      	bpl.n	2be <latch()+0x7a>
     2b4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
     2b6:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     2ba:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  SPI.endTransaction();
}
     2be:	bd10      	pop	{r4, pc}
     2c0:	2000112c 	.word	0x2000112c
     2c4:	200006fc 	.word	0x200006fc

000002c8 <setup>:

// the setup function runs once when you press reset or power the board
void setup() {
     2c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

  // Raspberry Pi Communication Pins
  pinMode(chChangePin, INPUT);
     2cc:	2100      	movs	r1, #0
     2ce:	2012      	movs	r0, #18
     2d0:	f000 fc4a 	bl	b68 <pinMode>
  pinMode(chChangeAckPin, OUTPUT);
     2d4:	2101      	movs	r1, #1
     2d6:	2013      	movs	r0, #19
	// is always initialized early during startup.  The baud rate setting
	// is not used.  Communication occurs at USB native speed.  For
	// compatibility with Arduino code, Serial.begin waits up to 2 seconds
	// for your PC to open the virtual serial port.
        void begin(long baud_unused __attribute__((unused))) {
		uint32_t millis_begin = systick_millis_count;
     2d8:	4d3b      	ldr	r5, [pc, #236]	; (3c8 <setup+0x100>)
     2da:	f000 fc45 	bl	b68 <pinMode>
  pinMode(cycleAckPin, OUTPUT);
     2de:	2101      	movs	r1, #1
     2e0:	2014      	movs	r0, #20
     2e2:	4c3a      	ldr	r4, [pc, #232]	; (3cc <setup+0x104>)
     2e4:	f000 fc40 	bl	b68 <pinMode>

  // set slave select pins as outputs
  pinMode(selectPin1, OUTPUT);
     2e8:	2101      	movs	r1, #1
     2ea:	2009      	movs	r0, #9
	// Testing Serial as a boolean indicates whether USB is active and a program
	// running on your PC has raised the DTR signal, which typically means it has
	// opened the port and is ready to communicate.
        operator bool() {
		yield();
		return usb_configuration && (usb_cdc_line_rtsdtr & USB_SERIAL_DTR) &&
     2ec:	4f38      	ldr	r7, [pc, #224]	; (3d0 <setup+0x108>)
     2ee:	f000 fc3b 	bl	b68 <pinMode>

  // initiate MUX channel switch when receiving pulse from RPi
  attachInterrupt(digitalPinToInterrupt(chChangePin), handleInterrupt, RISING);
     2f2:	2203      	movs	r2, #3
     2f4:	4937      	ldr	r1, [pc, #220]	; (3d4 <setup+0x10c>)
     2f6:	2012      	movs	r0, #18
     2f8:	f000 fc70 	bl	bdc <attachInterrupt>

  // initialize SPI and Serial communication
  SPI.begin();
     2fc:	4836      	ldr	r0, [pc, #216]	; (3d8 <setup+0x110>)
     2fe:	f000 f9c7 	bl	690 <SPIClass::begin()>
		((uint32_t)(systick_millis_count - usb_cdc_line_rtsdtr_millis) >= 15);
     302:	f8df 90e4 	ldr.w	r9, [pc, #228]	; 3e8 <setup+0x120>
		uint32_t millis_begin = systick_millis_count;
     306:	682e      	ldr	r6, [r5, #0]
				if (elapsed > 750) break;
     308:	f240 28ee 	movw	r8, #750	; 0x2ee
		yield();
     30c:	f001 ff14 	bl	2138 <yield>
		return usb_configuration && (usb_cdc_line_rtsdtr & USB_SERIAL_DTR) &&
     310:	7823      	ldrb	r3, [r4, #0]
     312:	2b00      	cmp	r3, #0
     314:	d04b      	beq.n	3ae <setup+0xe6>
     316:	783b      	ldrb	r3, [r7, #0]
     318:	07db      	lsls	r3, r3, #31
     31a:	d548      	bpl.n	3ae <setup+0xe6>
		((uint32_t)(systick_millis_count - usb_cdc_line_rtsdtr_millis) >= 15);
     31c:	682b      	ldr	r3, [r5, #0]
     31e:	f8d9 2000 	ldr.w	r2, [r9]
     322:	1a9b      	subs	r3, r3, r2
		return usb_configuration && (usb_cdc_line_rtsdtr & USB_SERIAL_DTR) &&
     324:	2b0e      	cmp	r3, #14
     326:	d942      	bls.n	3ae <setup+0xe6>
  Serial.begin(38400);

  // initialize MUX to first channel
  SPI.beginTransaction(spiconfig);
     328:	4b2c      	ldr	r3, [pc, #176]	; (3dc <setup+0x114>)
     32a:	4c2b      	ldr	r4, [pc, #172]	; (3d8 <setup+0x110>)
     32c:	e893 0006 	ldmia.w	r3, {r1, r2}
     330:	4620      	mov	r0, r4
     332:	f7ff feff 	bl	134 <SPIClass::beginTransaction(SPISettings)>
  digitalWrite(selectPin1, LOW);
     336:	2100      	movs	r1, #0
     338:	2009      	movs	r0, #9
     33a:	f000 fbeb 	bl	b14 <digitalWrite>
  SPI.transfer(chnls[chnlIndex]);
     33e:	4b28      	ldr	r3, [pc, #160]	; (3e0 <setup+0x118>)
     340:	4928      	ldr	r1, [pc, #160]	; (3e4 <setup+0x11c>)
     342:	681b      	ldr	r3, [r3, #0]
	IMXRT_LPSPI_t & port() { return *(IMXRT_LPSPI_t *)port_addr; }
     344:	6822      	ldr	r2, [r4, #0]
		port().TDR = data;
     346:	5ccb      	ldrb	r3, [r1, r3]
     348:	6653      	str	r3, [r2, #100]	; 0x64
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
     34a:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
     34c:	f413 1ff8 	tst.w	r3, #2031616	; 0x1f0000
     350:	d0fb      	beq.n	34a <setup+0x82>
  digitalWrite(selectPin1, HIGH);
     352:	2101      	movs	r1, #1
     354:	2009      	movs	r0, #9
     356:	6f53      	ldr	r3, [r2, #116]	; 0x74
     358:	f000 fbdc 	bl	b14 <digitalWrite>
		if (interruptMasksUsed) {
     35c:	7ce3      	ldrb	r3, [r4, #19]
     35e:	b313      	cbz	r3, 3a6 <setup+0xde>
			if (interruptMasksUsed & 0x01) NVIC_ISER0 = interruptSave[0];
     360:	07dd      	lsls	r5, r3, #31
     362:	d504      	bpl.n	36e <setup+0xa6>
     364:	6aa1      	ldr	r1, [r4, #40]	; 0x28
     366:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
     36a:	f8c2 1100 	str.w	r1, [r2, #256]	; 0x100
			if (interruptMasksUsed & 0x02) NVIC_ISER1 = interruptSave[1];
     36e:	0798      	lsls	r0, r3, #30
     370:	d504      	bpl.n	37c <setup+0xb4>
     372:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
     374:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
     378:	f8c2 1104 	str.w	r1, [r2, #260]	; 0x104
			if (interruptMasksUsed & 0x04) NVIC_ISER2 = interruptSave[2];
     37c:	0759      	lsls	r1, r3, #29
     37e:	d504      	bpl.n	38a <setup+0xc2>
     380:	6b21      	ldr	r1, [r4, #48]	; 0x30
     382:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
     386:	f8c2 1108 	str.w	r1, [r2, #264]	; 0x108
			if (interruptMasksUsed & 0x08) NVIC_ISER3 = interruptSave[3];
     38a:	071a      	lsls	r2, r3, #28
     38c:	d504      	bpl.n	398 <setup+0xd0>
     38e:	6b61      	ldr	r1, [r4, #52]	; 0x34
     390:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
     394:	f8c2 110c 	str.w	r1, [r2, #268]	; 0x10c
			if (interruptMasksUsed & 0x10) NVIC_ISER4 = interruptSave[4];
     398:	06db      	lsls	r3, r3, #27
     39a:	d504      	bpl.n	3a6 <setup+0xde>
     39c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
     39e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     3a2:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  SPI.endTransaction();

  latch();
}
     3a6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  latch();
     3aa:	f7ff bf4b 	b.w	244 <latch()>
			uint32_t elapsed = systick_millis_count - millis_begin;
     3ae:	682b      	ldr	r3, [r5, #0]
			if (usb_configuration) {
     3b0:	7822      	ldrb	r2, [r4, #0]
			uint32_t elapsed = systick_millis_count - millis_begin;
     3b2:	1b9b      	subs	r3, r3, r6
			if (usb_configuration) {
     3b4:	b12a      	cbz	r2, 3c2 <setup+0xfa>
				if (elapsed > 2000) break;
     3b6:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
     3ba:	d8b5      	bhi.n	328 <setup+0x60>
			yield();
     3bc:	f001 febc 	bl	2138 <yield>
     3c0:	e7a4      	b.n	30c <setup+0x44>
				if (elapsed > 750) break;
     3c2:	4543      	cmp	r3, r8
     3c4:	d9fa      	bls.n	3bc <setup+0xf4>
     3c6:	e7af      	b.n	328 <setup+0x60>
     3c8:	20001138 	.word	0x20001138
     3cc:	20001166 	.word	0x20001166
     3d0:	20001165 	.word	0x20001165
     3d4:	00000129 	.word	0x00000129
     3d8:	200006fc 	.word	0x200006fc
     3dc:	2000112c 	.word	0x2000112c
     3e0:	200010b4 	.word	0x200010b4
     3e4:	200002b8 	.word	0x200002b8
     3e8:	20001148 	.word	0x20001148

000003ec <chnlChangeAck()>:
    }
    latch();
  }
}

void chnlChangeAck() {
     3ec:	b510      	push	{r4, lr}
  // Acknowledgement signal that MUX channel has been changed
  // A 10s 3.3 V pulse -> RPi to detect rising edge
  digitalWrite(chChangeAckPin, HIGH);
     3ee:	2101      	movs	r1, #1
     3f0:	2013      	movs	r0, #19
     3f2:	f000 fb8f 	bl	b14 <digitalWrite>
  delay(10);
     3f6:	200a      	movs	r0, #10
     3f8:	f000 fb38 	bl	a6c <delay>
  digitalWrite(chChangeAckPin, LOW);
     3fc:	2100      	movs	r1, #0
     3fe:	2013      	movs	r0, #19
	// Print a string
	size_t print(const __FlashStringHelper *f)	{ return write((const char *)f); }
	// Print an unsigned number
	size_t print(uint8_t b)				{ return printNumber(b, 10, 0); }
	// Print a signed number
	size_t print(int n)				{ return print((long)n); }
     400:	4c0b      	ldr	r4, [pc, #44]	; (430 <chnlChangeAck()+0x44>)
     402:	f000 fb87 	bl	b14 <digitalWrite>
  Serial.println(chnlIndex);
     406:	4b0b      	ldr	r3, [pc, #44]	; (434 <chnlChangeAck()+0x48>)
     408:	4620      	mov	r0, r4
     40a:	6819      	ldr	r1, [r3, #0]
     40c:	f000 fb14 	bl	a38 <Print::print(long)>
	size_t println(const __FlashStringHelper *f)	{ return print(f) + println(); }

	// Print an unsigned number and newline
	size_t println(uint8_t b)			{ return print(b) + println(); }
	// Print a signed number and newline
	size_t println(int n)				{ return print(n) + println(); }
     410:	4620      	mov	r0, r4
     412:	f000 fb1d 	bl	a50 <Print::println()>
        virtual size_t write(const uint8_t *buffer, size_t size) { return usb_serial_write(buffer, size); }
     416:	2110      	movs	r1, #16
     418:	4807      	ldr	r0, [pc, #28]	; (438 <chnlChangeAck()+0x4c>)
     41a:	f001 fe0f 	bl	203c <usb_serial_write>
	size_t println(const char s[])			{ return print(s) + println(); }
     41e:	4620      	mov	r0, r4
     420:	f000 fb16 	bl	a50 <Print::println()>
  Serial.println("Channel Changed!");
  delay(1000);
     424:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
}
     428:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  delay(1000);
     42c:	f000 bb1e 	b.w	a6c <delay>
     430:	2000074c 	.word	0x2000074c
     434:	200010b4 	.word	0x200010b4
     438:	20000294 	.word	0x20000294

0000043c <cycleCompleteAck()>:

void cycleCompleteAck() {
     43c:	b508      	push	{r3, lr}
  // Acknowledgement signal that MUX has cycled through all available chnls
  // A 10s 3.3 V pulse -> RPi to detect rising edge
  digitalWrite(cycleAckPin, HIGH);
     43e:	2101      	movs	r1, #1
     440:	2014      	movs	r0, #20
     442:	f000 fb67 	bl	b14 <digitalWrite>
  delay(10);
     446:	200a      	movs	r0, #10
     448:	f000 fb10 	bl	a6c <delay>
  digitalWrite(cycleAckPin, LOW);
     44c:	2100      	movs	r1, #0
     44e:	2014      	movs	r0, #20
     450:	f000 fb60 	bl	b14 <digitalWrite>
     454:	210f      	movs	r1, #15
     456:	4806      	ldr	r0, [pc, #24]	; (470 <cycleCompleteAck()+0x34>)
     458:	f001 fdf0 	bl	203c <usb_serial_write>
     45c:	4805      	ldr	r0, [pc, #20]	; (474 <cycleCompleteAck()+0x38>)
     45e:	f000 faf7 	bl	a50 <Print::println()>
  Serial.println("Cycle Complete!");
  delay(1000);
     462:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
}
     466:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  delay(1000);
     46a:	f000 baff 	b.w	a6c <delay>
     46e:	bf00      	nop
     470:	200002a8 	.word	0x200002a8
     474:	2000074c 	.word	0x2000074c

00000478 <loop>:
  if (triggerFunction) {
     478:	4b39      	ldr	r3, [pc, #228]	; (560 <loop+0xe8>)
     47a:	781a      	ldrb	r2, [r3, #0]
     47c:	b902      	cbnz	r2, 480 <loop+0x8>
     47e:	4770      	bx	lr
void loop() {
     480:	b570      	push	{r4, r5, r6, lr}
    triggerFunction = false;  // reset the flag
     482:	2600      	movs	r6, #0
     484:	2122      	movs	r1, #34	; 0x22
    chnlIndex = (chnlIndex + 1) % totalChnls;  // Cycle through channels
     486:	4d37      	ldr	r5, [pc, #220]	; (564 <loop+0xec>)
     488:	4837      	ldr	r0, [pc, #220]	; (568 <loop+0xf0>)
    triggerFunction = false;  // reset the flag
     48a:	701e      	strb	r6, [r3, #0]
     48c:	f001 fdd6 	bl	203c <usb_serial_write>
     490:	4836      	ldr	r0, [pc, #216]	; (56c <loop+0xf4>)
     492:	f000 fadd 	bl	a50 <Print::println()>
    chnlIndex = (chnlIndex + 1) % totalChnls;  // Cycle through channels
     496:	682b      	ldr	r3, [r5, #0]
    SPI.beginTransaction(spiconfig);
     498:	4c35      	ldr	r4, [pc, #212]	; (570 <loop+0xf8>)
    chnlIndex = (chnlIndex + 1) % totalChnls;  // Cycle through channels
     49a:	3301      	adds	r3, #1
    SPI.beginTransaction(spiconfig);
     49c:	4620      	mov	r0, r4
    chnlIndex = (chnlIndex + 1) % totalChnls;  // Cycle through channels
     49e:	1af2      	subs	r2, r6, r3
     4a0:	f003 0307 	and.w	r3, r3, #7
     4a4:	f002 0207 	and.w	r2, r2, #7
     4a8:	bf58      	it	pl
     4aa:	4253      	negpl	r3, r2
    SPI.beginTransaction(spiconfig);
     4ac:	4a31      	ldr	r2, [pc, #196]	; (574 <loop+0xfc>)
     4ae:	ca06      	ldmia	r2, {r1, r2}
    chnlIndex = (chnlIndex + 1) % totalChnls;  // Cycle through channels
     4b0:	602b      	str	r3, [r5, #0]
    SPI.beginTransaction(spiconfig);
     4b2:	f7ff fe3f 	bl	134 <SPIClass::beginTransaction(SPISettings)>
    digitalWrite(selectPin1, LOW);
     4b6:	4631      	mov	r1, r6
     4b8:	2009      	movs	r0, #9
     4ba:	f000 fb2b 	bl	b14 <digitalWrite>
    SPI.transfer(chnls[chnlIndex]);  // send new chnl selection
     4be:	492e      	ldr	r1, [pc, #184]	; (578 <loop+0x100>)
     4c0:	682b      	ldr	r3, [r5, #0]
	IMXRT_LPSPI_t & port() { return *(IMXRT_LPSPI_t *)port_addr; }
     4c2:	6822      	ldr	r2, [r4, #0]
		port().TDR = data;
     4c4:	5ccb      	ldrb	r3, [r1, r3]
     4c6:	6653      	str	r3, [r2, #100]	; 0x64
			uint32_t fifo = (port().FSR >> 16) & 0x1F;
     4c8:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
			if (fifo > 0) return port().RDR;
     4ca:	f413 1ff8 	tst.w	r3, #2031616	; 0x1f0000
     4ce:	d0fb      	beq.n	4c8 <loop+0x50>
    digitalWrite(selectPin1, HIGH);
     4d0:	2101      	movs	r1, #1
     4d2:	2009      	movs	r0, #9
     4d4:	6f53      	ldr	r3, [r2, #116]	; 0x74
     4d6:	f000 fb1d 	bl	b14 <digitalWrite>
		if (interruptMasksUsed) {
     4da:	7ce3      	ldrb	r3, [r4, #19]
     4dc:	b313      	cbz	r3, 524 <loop+0xac>
			if (interruptMasksUsed & 0x01) NVIC_ISER0 = interruptSave[0];
     4de:	07de      	lsls	r6, r3, #31
     4e0:	d504      	bpl.n	4ec <loop+0x74>
     4e2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
     4e4:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
     4e8:	f8c2 1100 	str.w	r1, [r2, #256]	; 0x100
			if (interruptMasksUsed & 0x02) NVIC_ISER1 = interruptSave[1];
     4ec:	0798      	lsls	r0, r3, #30
     4ee:	d504      	bpl.n	4fa <loop+0x82>
     4f0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
     4f2:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
     4f6:	f8c2 1104 	str.w	r1, [r2, #260]	; 0x104
			if (interruptMasksUsed & 0x04) NVIC_ISER2 = interruptSave[2];
     4fa:	0759      	lsls	r1, r3, #29
     4fc:	d504      	bpl.n	508 <loop+0x90>
     4fe:	6b21      	ldr	r1, [r4, #48]	; 0x30
     500:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
     504:	f8c2 1108 	str.w	r1, [r2, #264]	; 0x108
			if (interruptMasksUsed & 0x08) NVIC_ISER3 = interruptSave[3];
     508:	071a      	lsls	r2, r3, #28
     50a:	d504      	bpl.n	516 <loop+0x9e>
     50c:	6b61      	ldr	r1, [r4, #52]	; 0x34
     50e:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
     512:	f8c2 110c 	str.w	r1, [r2, #268]	; 0x10c
			if (interruptMasksUsed & 0x10) NVIC_ISER4 = interruptSave[4];
     516:	06db      	lsls	r3, r3, #27
     518:	d504      	bpl.n	524 <loop+0xac>
     51a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
     51c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     520:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    if (chnlIndex == totalChnls - 1){
     524:	682b      	ldr	r3, [r5, #0]
     526:	2b07      	cmp	r3, #7
     528:	d00c      	beq.n	544 <loop+0xcc>
     52a:	2143      	movs	r1, #67	; 0x43
     52c:	4813      	ldr	r0, [pc, #76]	; (57c <loop+0x104>)
     52e:	f001 fd85 	bl	203c <usb_serial_write>
     532:	480e      	ldr	r0, [pc, #56]	; (56c <loop+0xf4>)
     534:	f000 fa8c 	bl	a50 <Print::println()>
      chnlChangeAck();
     538:	f7ff ff58 	bl	3ec <chnlChangeAck()>
}
     53c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    latch();
     540:	f7ff be80 	b.w	244 <latch()>
     544:	213f      	movs	r1, #63	; 0x3f
     546:	480e      	ldr	r0, [pc, #56]	; (580 <loop+0x108>)
     548:	f001 fd78 	bl	203c <usb_serial_write>
     54c:	4807      	ldr	r0, [pc, #28]	; (56c <loop+0xf4>)
     54e:	f000 fa7f 	bl	a50 <Print::println()>
      cycleCompleteAck();
     552:	f7ff ff73 	bl	43c <cycleCompleteAck()>
}
     556:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    latch();
     55a:	f7ff be73 	b.w	244 <latch()>
     55e:	bf00      	nop
     560:	20001162 	.word	0x20001162
     564:	200010b4 	.word	0x200010b4
     568:	200005c8 	.word	0x200005c8
     56c:	2000074c 	.word	0x2000074c
     570:	200006fc 	.word	0x200006fc
     574:	2000112c 	.word	0x2000112c
     578:	200002b8 	.word	0x200002b8
     57c:	2000062c 	.word	0x2000062c
     580:	200005ec 	.word	0x200005ec

00000584 <_GLOBAL__sub_I_spiconfig>:
	SPISettings(uint32_t clockIn, uint8_t bitOrderIn, uint8_t dataModeIn) : _clock(clockIn) {
     584:	4b02      	ldr	r3, [pc, #8]	; (590 <_GLOBAL__sub_I_spiconfig+0xc>)
			if (dataMode & 0x08) tcr |= LPSPI_TCR_CPOL;
     586:	4903      	ldr	r1, [pc, #12]	; (594 <_GLOBAL__sub_I_spiconfig+0x10>)
     588:	4a03      	ldr	r2, [pc, #12]	; (598 <_GLOBAL__sub_I_spiconfig+0x14>)
     58a:	e9c3 1200 	strd	r1, r2, [r3]
}
     58e:	4770      	bx	lr
     590:	2000112c 	.word	0x2000112c
     594:	01c9c380 	.word	0x01c9c380
     598:	80000007 	.word	0x80000007

0000059c <EventResponder::triggerEvent(int, void*)>:
	// The code triggering the event does NOT control which of the above
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
		_data = data;
		if (_type == EventTypeImmediate) {
     59c:	f890 c01c 	ldrb.w	ip, [r0, #28]
		_status = status;
     5a0:	6041      	str	r1, [r0, #4]
		if (_type == EventTypeImmediate) {
     5a2:	f1bc 0f02 	cmp.w	ip, #2
		_data = data;
     5a6:	60c2      	str	r2, [r0, #12]
		if (_type == EventTypeImmediate) {
     5a8:	d101      	bne.n	5ae <EventResponder::triggerEvent(int, void*)+0x12>
			(*_function)(*this);
     5aa:	6883      	ldr	r3, [r0, #8]
     5ac:	4718      	bx	r3
		} else {
			triggerEventNotImmediate();
     5ae:	f000 b989 	b.w	8c4 <EventResponder::triggerEventNotImmediate()>
     5b2:	bf00      	nop

000005b4 <_spi_dma_rxISR0()>:

//-------------------------------------------------------------------------
// DMA RX ISR
//-------------------------------------------------------------------------
void SPIClass::dma_rxisr(void) {
	_dmaRX->clearInterrupt();
     5b4:	4b32      	ldr	r3, [pc, #200]	; (680 <_spi_dma_rxISR0()+0xcc>)
	void detachInterrupt(void) {
		NVIC_DISABLE_IRQ(IRQ_DMA_CH0 + channel);
	}

	void clearInterrupt(void) {
		DMA_CINT = channel;
     5b6:	4933      	ldr	r1, [pc, #204]	; (684 <_spi_dma_rxISR0()+0xd0>)
void _spi_dma_rxISR0(void) {SPI.dma_rxisr();}
     5b8:	b530      	push	{r4, r5, lr}
	_dmaTX->clearComplete();
     5ba:	e9d3 5411 	ldrd	r5, r4, [r3, #68]	; 0x44
     5be:	7920      	ldrb	r0, [r4, #4]
     5c0:	77c8      	strb	r0, [r1, #31]
	_dmaRX->clearComplete();

	if (_dma_count_remaining) {
     5c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	bool complete(void) {
		if (TCD->CSR & DMA_TCD_CSR_DONE) return true;
		return false;
	}
	void clearComplete(void) {
		DMA_CDNE = channel;
     5c4:	f895 c004 	ldrb.w	ip, [r5, #4]
     5c8:	f881 c01c 	strb.w	ip, [r1, #28]
     5cc:	7708      	strb	r0, [r1, #28]
     5ce:	b152      	cbz	r2, 5e6 <_spi_dma_rxISR0()+0x32>
		// What do I need to do to start it back up again...
		// We will use the BITR/CITR from RX as TX may have prefed some stuff
		if (_dma_count_remaining > MAX_DMA_COUNT) {
     5d0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
     5d4:	d323      	bcc.n	61e <_spi_dma_rxISR0()+0x6a>
			_dma_count_remaining -= MAX_DMA_COUNT;
     5d6:	492c      	ldr	r1, [pc, #176]	; (688 <_spi_dma_rxISR0()+0xd4>)
     5d8:	4411      	add	r1, r2
		DMA_SERQ = channel;
     5da:	4a2a      	ldr	r2, [pc, #168]	; (684 <_spi_dma_rxISR0()+0xd0>)
     5dc:	6419      	str	r1, [r3, #64]	; 0x40
     5de:	76d0      	strb	r0, [r2, #27]
     5e0:	f882 c01b 	strb.w	ip, [r2, #27]
void _spi_dma_rxISR0(void) {SPI.dma_rxisr();}
     5e4:	bd30      	pop	{r4, r5, pc}
	IMXRT_LPSPI_t & port() { return *(IMXRT_LPSPI_t *)port_addr; }
     5e6:	6819      	ldr	r1, [r3, #0]
		}
		_dmaRX->enable();
		_dmaTX->enable();
	} else {

		port().FCR = LPSPI_FCR_TXWATER(15); // _spi_fcr_save;	// restore the FSR status... 
     5e8:	240f      	movs	r4, #15

		port().CR = LPSPI_CR_MEN | LPSPI_CR_RRF | LPSPI_CR_RTF;   // actually clear both...
		port().SR = 0x3f00;	// clear out all of the other status...

		_dma_state = DMAState::completed;   // set back to 1 in case our call wants to start up dma again
		_dma_event_responder->triggerEvent();
     5ea:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
		port().FCR = LPSPI_FCR_TXWATER(15); // _spi_fcr_save;	// restore the FSR status... 
     5ec:	658c      	str	r4, [r1, #88]	; 0x58
		port().CR = LPSPI_CR_MEN | LPSPI_CR_RRF | LPSPI_CR_RTF;   // actually clear both...
     5ee:	f240 3401 	movw	r4, #769	; 0x301
 		port().DER = 0;		// DMA no longer doing TX (or RX)
     5f2:	61ca      	str	r2, [r1, #28]
		port().CR = LPSPI_CR_MEN | LPSPI_CR_RRF | LPSPI_CR_RTF;   // actually clear both...
     5f4:	610c      	str	r4, [r1, #16]
		port().SR = 0x3f00;	// clear out all of the other status...
     5f6:	f44f 547c 	mov.w	r4, #16128	; 0x3f00
     5fa:	614c      	str	r4, [r1, #20]
		_dma_state = DMAState::completed;   // set back to 1 in case our call wants to start up dma again
     5fc:	2103      	movs	r1, #3
		_dma_event_responder->triggerEvent();
     5fe:	6804      	ldr	r4, [r0, #0]
     600:	6824      	ldr	r4, [r4, #0]
		_dma_state = DMAState::completed;   // set back to 1 in case our call wants to start up dma again
     602:	f883 103d 	strb.w	r1, [r3, #61]	; 0x3d
		_dma_event_responder->triggerEvent();
     606:	4b21      	ldr	r3, [pc, #132]	; (68c <_spi_dma_rxISR0()+0xd8>)
     608:	429c      	cmp	r4, r3
     60a:	d126      	bne.n	65a <_spi_dma_rxISR0()+0xa6>
		if (_type == EventTypeImmediate) {
     60c:	7f03      	ldrb	r3, [r0, #28]
		_status = status;
     60e:	6042      	str	r2, [r0, #4]
		if (_type == EventTypeImmediate) {
     610:	2b02      	cmp	r3, #2
		_data = data;
     612:	60c2      	str	r2, [r0, #12]
		if (_type == EventTypeImmediate) {
     614:	d126      	bne.n	664 <_spi_dma_rxISR0()+0xb0>
			(*_function)(*this);
     616:	6883      	ldr	r3, [r0, #8]
void _spi_dma_rxISR0(void) {SPI.dma_rxisr();}
     618:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
     61c:	4718      	bx	r3
			DMAChanneltransferCount(_dmaTX, _dma_count_remaining);
     61e:	682d      	ldr	r5, [r5, #0]
	if (!(tcd->BITER & DMA_TCD_BITER_ELINK)) {
     620:	8be9      	ldrh	r1, [r5, #30]
     622:	0409      	lsls	r1, r1, #16
     624:	d422      	bmi.n	66c <_spi_dma_rxISR0()+0xb8>
		tcd->BITER = len & 0x7fff;
     626:	b292      	uxth	r2, r2
     628:	83ea      	strh	r2, [r5, #30]
	tcd->CITER = tcd->BITER; 
     62a:	6821      	ldr	r1, [r4, #0]
     62c:	8bec      	ldrh	r4, [r5, #30]
     62e:	b2a4      	uxth	r4, r4
     630:	82ec      	strh	r4, [r5, #22]
	if (!(tcd->BITER & DMA_TCD_BITER_ELINK)) {
     632:	8bcc      	ldrh	r4, [r1, #30]
     634:	0424      	lsls	r4, r4, #16
     636:	d505      	bpl.n	644 <_spi_dma_rxISR0()+0x90>
		tcd->BITER = (tcd->BITER & 0xFE00) | (len & 0x1ff);
     638:	8bcc      	ldrh	r4, [r1, #30]
     63a:	f3c2 0208 	ubfx	r2, r2, #0, #9
     63e:	f404 447e 	and.w	r4, r4, #65024	; 0xfe00
     642:	4322      	orrs	r2, r4
     644:	83ca      	strh	r2, [r1, #30]
	tcd->CITER = tcd->BITER; 
     646:	8bca      	ldrh	r2, [r1, #30]
     648:	b292      	uxth	r2, r2
     64a:	82ca      	strh	r2, [r1, #22]
     64c:	2100      	movs	r1, #0
     64e:	4a0d      	ldr	r2, [pc, #52]	; (684 <_spi_dma_rxISR0()+0xd0>)
			_dma_count_remaining -= MAX_DMA_COUNT;
     650:	6419      	str	r1, [r3, #64]	; 0x40
     652:	76d0      	strb	r0, [r2, #27]
     654:	f882 c01b 	strb.w	ip, [r2, #27]
void _spi_dma_rxISR0(void) {SPI.dma_rxisr();}
     658:	bd30      	pop	{r4, r5, pc}
		_dma_event_responder->triggerEvent();
     65a:	4623      	mov	r3, r4
     65c:	4611      	mov	r1, r2
void _spi_dma_rxISR0(void) {SPI.dma_rxisr();}
     65e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		_dma_event_responder->triggerEvent();
     662:	4718      	bx	r3
void _spi_dma_rxISR0(void) {SPI.dma_rxisr();}
     664:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
			triggerEventNotImmediate();
     668:	f000 b92c 	b.w	8c4 <EventResponder::triggerEventNotImmediate()>
		tcd->BITER = (tcd->BITER & 0xFE00) | (len & 0x1ff);
     66c:	8be9      	ldrh	r1, [r5, #30]
     66e:	f3c2 0e08 	ubfx	lr, r2, #0, #9
     672:	b292      	uxth	r2, r2
     674:	f401 417e 	and.w	r1, r1, #65024	; 0xfe00
     678:	ea41 010e 	orr.w	r1, r1, lr
     67c:	83e9      	strh	r1, [r5, #30]
     67e:	e7d4      	b.n	62a <_spi_dma_rxISR0()+0x76>
     680:	200006fc 	.word	0x200006fc
     684:	400e8000 	.word	0x400e8000
     688:	ffff8001 	.word	0xffff8001
     68c:	0000059d 	.word	0x0000059d

00000690 <SPIClass::begin()>:
	const SPI_Hardware_t & hardware() { return *(const SPI_Hardware_t *)hardware_addr; }
     690:	6843      	ldr	r3, [r0, #4]
{
     692:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	hardware().clock_gate_register &= ~hardware().clock_gate_mask;
     696:	e9d3 4100 	ldrd	r4, r1, [r3]
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_LPSPI_PODF_MASK | CCM_CBCMR_LPSPI_CLK_SEL_MASK)) |
     69a:	4d81      	ldr	r5, [pc, #516]	; (8a0 <SPIClass::begin()+0x210>)
	*(portControlRegister(hardware().miso_pin[miso_pin_index])) = fastio;
     69c:	f04f 0ab8 	mov.w	sl, #184	; 0xb8
	hardware().clock_gate_register &= ~hardware().clock_gate_mask;
     6a0:	6822      	ldr	r2, [r4, #0]
	port().CR = LPSPI_CR_RST;
     6a2:	f04f 0802 	mov.w	r8, #2
	hardware().clock_gate_register &= ~hardware().clock_gate_mask;
     6a6:	ea22 0201 	bic.w	r2, r2, r1
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_LPSPI_PODF_MASK | CCM_CBCMR_LPSPI_CLK_SEL_MASK)) |
     6aa:	497e      	ldr	r1, [pc, #504]	; (8a4 <SPIClass::begin()+0x214>)
	hardware().clock_gate_register &= ~hardware().clock_gate_mask;
     6ac:	6022      	str	r2, [r4, #0]
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_LPSPI_PODF_MASK | CCM_CBCMR_LPSPI_CLK_SEL_MASK)) |
     6ae:	69aa      	ldr	r2, [r5, #24]
     6b0:	4011      	ands	r1, r2
		CCM_CBCMR_LPSPI_PODF(2) | CCM_CBCMR_LPSPI_CLK_SEL(1); // pg 714
     6b2:	4a7d      	ldr	r2, [pc, #500]	; (8a8 <SPIClass::begin()+0x218>)
     6b4:	430a      	orrs	r2, r1
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_LPSPI_PODF_MASK | CCM_CBCMR_LPSPI_CLK_SEL_MASK)) |
     6b6:	61aa      	str	r2, [r5, #24]
	*(portControlRegister(hardware().miso_pin[miso_pin_index])) = fastio;
     6b8:	f890 e010 	ldrb.w	lr, [r0, #16]
     6bc:	4a7b      	ldr	r2, [pc, #492]	; (8ac <SPIClass::begin()+0x21c>)
     6be:	eb03 060e 	add.w	r6, r3, lr
	*(portConfigRegister(hardware().miso_pin[miso_pin_index])) = hardware().miso_mux[miso_pin_index];
     6c2:	eb03 0e8e 	add.w	lr, r3, lr, lsl #2
	*(portControlRegister(hardware().miso_pin[miso_pin_index])) = fastio;
     6c6:	7c31      	ldrb	r1, [r6, #16]
     6c8:	eb02 1101 	add.w	r1, r2, r1, lsl #4
     6cc:	6889      	ldr	r1, [r1, #8]
     6ce:	f8c1 a000 	str.w	sl, [r1]
	*(portControlRegister(hardware().mosi_pin[mosi_pin_index])) = fastio;
     6d2:	f890 c011 	ldrb.w	ip, [r0, #17]
     6d6:	eb03 050c 	add.w	r5, r3, ip
	*(portConfigRegister(hardware().mosi_pin [mosi_pin_index])) = hardware().mosi_mux[mosi_pin_index];
     6da:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
	*(portControlRegister(hardware().mosi_pin[mosi_pin_index])) = fastio;
     6de:	f895 1020 	ldrb.w	r1, [r5, #32]
     6e2:	eb02 1101 	add.w	r1, r2, r1, lsl #4
     6e6:	6889      	ldr	r1, [r1, #8]
     6e8:	f8c1 a000 	str.w	sl, [r1]
	*(portControlRegister(hardware().sck_pin[sck_pin_index])) = fastio;
     6ec:	7c81      	ldrb	r1, [r0, #18]
     6ee:	eb03 0901 	add.w	r9, r3, r1
	*(portConfigRegister(hardware().sck_pin [sck_pin_index])) = hardware().sck_mux[sck_pin_index];
     6f2:	eb03 0181 	add.w	r1, r3, r1, lsl #2
	*(portControlRegister(hardware().sck_pin[sck_pin_index])) = fastio;
     6f6:	f899 b030 	ldrb.w	fp, [r9, #48]	; 0x30
     6fa:	eb02 1b0b 	add.w	fp, r2, fp, lsl #4
     6fe:	f8db b008 	ldr.w	fp, [fp, #8]
     702:	f8cb a000 	str.w	sl, [fp]
	hardware().clock_gate_register |= hardware().clock_gate_mask;
     706:	f8d4 a000 	ldr.w	sl, [r4]
     70a:	685f      	ldr	r7, [r3, #4]
     70c:	ea4a 0a07 	orr.w	sl, sl, r7
     710:	f8c4 a000 	str.w	sl, [r4]
	*(portConfigRegister(hardware().miso_pin[miso_pin_index])) = hardware().miso_mux[miso_pin_index];
     714:	7c34      	ldrb	r4, [r6, #16]
     716:	f8de e014 	ldr.w	lr, [lr, #20]
     71a:	eb02 1404 	add.w	r4, r2, r4, lsl #4
     71e:	6864      	ldr	r4, [r4, #4]
     720:	f8c4 e000 	str.w	lr, [r4]
	*(portConfigRegister(hardware().mosi_pin [mosi_pin_index])) = hardware().mosi_mux[mosi_pin_index];
     724:	f895 4020 	ldrb.w	r4, [r5, #32]
     728:	f8dc c024 	ldr.w	ip, [ip, #36]	; 0x24
     72c:	eb02 1404 	add.w	r4, r2, r4, lsl #4
     730:	6864      	ldr	r4, [r4, #4]
     732:	f8c4 c000 	str.w	ip, [r4]
	*(portConfigRegister(hardware().sck_pin [sck_pin_index])) = hardware().sck_mux[sck_pin_index];
     736:	6b49      	ldr	r1, [r1, #52]	; 0x34
     738:	f899 4030 	ldrb.w	r4, [r9, #48]	; 0x30
     73c:	eb02 1204 	add.w	r2, r2, r4, lsl #4
     740:	6852      	ldr	r2, [r2, #4]
     742:	6011      	str	r1, [r2, #0]
	hardware().sck_select_input_register = hardware().sck_select_val[sck_pin_index];
     744:	6bda      	ldr	r2, [r3, #60]	; 0x3c
     746:	f899 1038 	ldrb.w	r1, [r9, #56]	; 0x38
     74a:	6011      	str	r1, [r2, #0]
	hardware().miso_select_input_register = hardware().miso_select_val[miso_pin_index];
     74c:	69da      	ldr	r2, [r3, #28]
     74e:	7e31      	ldrb	r1, [r6, #24]
	hardware().mosi_select_input_register = hardware().mosi_select_val[mosi_pin_index];
     750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	hardware().miso_select_input_register = hardware().miso_select_val[miso_pin_index];
     752:	6011      	str	r1, [r2, #0]
	hardware().mosi_select_input_register = hardware().mosi_select_val[mosi_pin_index];
     754:	f895 2028 	ldrb.w	r2, [r5, #40]	; 0x28
     758:	601a      	str	r2, [r3, #0]
	port().FCR = LPSPI_FCR_TXWATER(15);
     75a:	220f      	movs	r2, #15
	IMXRT_LPSPI_t & port() { return *(IMXRT_LPSPI_t *)port_addr; }
     75c:	6803      	ldr	r3, [r0, #0]
	port().CR = LPSPI_CR_RST;
     75e:	f8c3 8010 	str.w	r8, [r3, #16]
	port().FCR = LPSPI_FCR_TXWATER(15);
     762:	659a      	str	r2, [r3, #88]	; 0x58
		if (interruptMasksUsed) {
     764:	7cc2      	ldrb	r2, [r0, #19]
     766:	2a00      	cmp	r2, #0
     768:	d031      	beq.n	7ce <SPIClass::begin()+0x13e>
			__disable_irq();
     76a:	b672      	cpsid	i
			if (interruptMasksUsed & 0x01) {
     76c:	7cc3      	ldrb	r3, [r0, #19]
     76e:	07dc      	lsls	r4, r3, #31
     770:	d508      	bpl.n	784 <SPIClass::begin()+0xf4>
				interruptSave[0] = NVIC_ICER0 & interruptMask[0];
     772:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
     776:	6944      	ldr	r4, [r0, #20]
     778:	f8d1 2180 	ldr.w	r2, [r1, #384]	; 0x180
     77c:	4022      	ands	r2, r4
     77e:	6282      	str	r2, [r0, #40]	; 0x28
				NVIC_ICER0 = interruptSave[0];
     780:	f8c1 2180 	str.w	r2, [r1, #384]	; 0x180
			if (interruptMasksUsed & 0x02) {
     784:	0799      	lsls	r1, r3, #30
     786:	d508      	bpl.n	79a <SPIClass::begin()+0x10a>
				interruptSave[1] = NVIC_ICER1 & interruptMask[1];
     788:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
     78c:	6984      	ldr	r4, [r0, #24]
     78e:	f8d1 2184 	ldr.w	r2, [r1, #388]	; 0x184
     792:	4022      	ands	r2, r4
     794:	62c2      	str	r2, [r0, #44]	; 0x2c
				NVIC_ICER1 = interruptSave[1];
     796:	f8c1 2184 	str.w	r2, [r1, #388]	; 0x184
			if (interruptMasksUsed & 0x04) {
     79a:	075a      	lsls	r2, r3, #29
     79c:	d508      	bpl.n	7b0 <SPIClass::begin()+0x120>
				interruptSave[2] = NVIC_ICER2 & interruptMask[2];
     79e:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
     7a2:	69c4      	ldr	r4, [r0, #28]
     7a4:	f8d1 2188 	ldr.w	r2, [r1, #392]	; 0x188
     7a8:	4022      	ands	r2, r4
     7aa:	6302      	str	r2, [r0, #48]	; 0x30
				NVIC_ICER2 = interruptSave[2];
     7ac:	f8c1 2188 	str.w	r2, [r1, #392]	; 0x188
			if (interruptMasksUsed & 0x08) {
     7b0:	071f      	lsls	r7, r3, #28
     7b2:	d508      	bpl.n	7c6 <SPIClass::begin()+0x136>
				interruptSave[3] = NVIC_ICER3 & interruptMask[3];
     7b4:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
     7b8:	6a04      	ldr	r4, [r0, #32]
     7ba:	f8d1 218c 	ldr.w	r2, [r1, #396]	; 0x18c
     7be:	4022      	ands	r2, r4
     7c0:	6342      	str	r2, [r0, #52]	; 0x34
				NVIC_ICER3 = interruptSave[3];
     7c2:	f8c1 218c 	str.w	r2, [r1, #396]	; 0x18c
			if (interruptMasksUsed & 0x10) {
     7c6:	06de      	lsls	r6, r3, #27
     7c8:	d455      	bmi.n	876 <SPIClass::begin()+0x1e6>
			__enable_irq();
     7ca:	b662      	cpsie	i
	IMXRT_LPSPI_t & port() { return *(IMXRT_LPSPI_t *)port_addr; }
     7cc:	6803      	ldr	r3, [r0, #0]
		if (settings.clock() != _clock) {
     7ce:	4c38      	ldr	r4, [pc, #224]	; (8b0 <SPIClass::begin()+0x220>)
     7d0:	6882      	ldr	r2, [r0, #8]
     7d2:	42a2      	cmp	r2, r4
     7d4:	d059      	beq.n	88a <SPIClass::begin()+0x1fa>
			uint32_t cbcmr = CCM_CBCMR;
     7d6:	4a32      	ldr	r2, [pc, #200]	; (8a0 <SPIClass::begin()+0x210>)
		    _clock = settings.clock();
     7d8:	6084      	str	r4, [r0, #8]
			uint32_t cbcmr = CCM_CBCMR;
     7da:	6992      	ldr	r2, [r2, #24]
			uint32_t clkhz = clk_sel[(cbcmr >> 4) & 0x03] / (((cbcmr >> 26 ) & 0x07 ) + 1);  // LPSPI peripheral clock
     7dc:	4935      	ldr	r1, [pc, #212]	; (8b4 <SPIClass::begin()+0x224>)
     7de:	f3c2 1601 	ubfx	r6, r2, #4, #2
     7e2:	f3c2 6282 	ubfx	r2, r2, #26, #3
			if (d && clkhz/d > _clock) d++;
     7e6:	4d34      	ldr	r5, [pc, #208]	; (8b8 <SPIClass::begin()+0x228>)
			uint32_t clkhz = clk_sel[(cbcmr >> 4) & 0x03] / (((cbcmr >> 26 ) & 0x07 ) + 1);  // LPSPI peripheral clock
     7e8:	f851 1026 	ldr.w	r1, [r1, r6, lsl #2]
     7ec:	3201      	adds	r2, #1
     7ee:	fbb1 f2f2 	udiv	r2, r1, r2
			if (d && clkhz/d > _clock) d++;
     7f2:	42aa      	cmp	r2, r5
     7f4:	d831      	bhi.n	85a <SPIClass::begin()+0x1ca>
     7f6:	2200      	movs	r2, #0
			_ccr = LPSPI_CCR_SCKDIV(div) | LPSPI_CCR_DBT(div/2) | LPSPI_CCR_PCSSCK(div/2);
     7f8:	60c2      	str	r2, [r0, #12]
		port().CR = 0;
     7fa:	2400      	movs	r4, #0
		port().CFGR1 = LPSPI_CFGR1_MASTER | LPSPI_CFGR1_SAMPLE;
     7fc:	2103      	movs	r1, #3
		port().CR = 0;
     7fe:	611c      	str	r4, [r3, #16]
		port().TCR = settings.tcr;
     800:	2407      	movs	r4, #7
		port().CFGR1 = LPSPI_CFGR1_MASTER | LPSPI_CFGR1_SAMPLE;
     802:	6259      	str	r1, [r3, #36]	; 0x24
		port().CR = LPSPI_CR_MEN;
     804:	2101      	movs	r1, #1
		port().CCR = _ccr;
     806:	641a      	str	r2, [r3, #64]	; 0x40
		port().TCR = settings.tcr;
     808:	661c      	str	r4, [r3, #96]	; 0x60
		port().CR = LPSPI_CR_MEN;
     80a:	6119      	str	r1, [r3, #16]
		if (interruptMasksUsed) {
     80c:	7cc3      	ldrb	r3, [r0, #19]
     80e:	b313      	cbz	r3, 856 <SPIClass::begin()+0x1c6>
			if (interruptMasksUsed & 0x01) NVIC_ISER0 = interruptSave[0];
     810:	07dd      	lsls	r5, r3, #31
     812:	d504      	bpl.n	81e <SPIClass::begin()+0x18e>
     814:	6a81      	ldr	r1, [r0, #40]	; 0x28
     816:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
     81a:	f8c2 1100 	str.w	r1, [r2, #256]	; 0x100
			if (interruptMasksUsed & 0x02) NVIC_ISER1 = interruptSave[1];
     81e:	079c      	lsls	r4, r3, #30
     820:	d504      	bpl.n	82c <SPIClass::begin()+0x19c>
     822:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
     824:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
     828:	f8c2 1104 	str.w	r1, [r2, #260]	; 0x104
			if (interruptMasksUsed & 0x04) NVIC_ISER2 = interruptSave[2];
     82c:	0759      	lsls	r1, r3, #29
     82e:	d504      	bpl.n	83a <SPIClass::begin()+0x1aa>
     830:	6b01      	ldr	r1, [r0, #48]	; 0x30
     832:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
     836:	f8c2 1108 	str.w	r1, [r2, #264]	; 0x108
			if (interruptMasksUsed & 0x08) NVIC_ISER3 = interruptSave[3];
     83a:	071a      	lsls	r2, r3, #28
     83c:	d504      	bpl.n	848 <SPIClass::begin()+0x1b8>
     83e:	6b41      	ldr	r1, [r0, #52]	; 0x34
     840:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
     844:	f8c2 110c 	str.w	r1, [r2, #268]	; 0x10c
			if (interruptMasksUsed & 0x10) NVIC_ISER4 = interruptSave[4];
     848:	06db      	lsls	r3, r3, #27
     84a:	d504      	bpl.n	856 <SPIClass::begin()+0x1c6>
     84c:	6b82      	ldr	r2, [r0, #56]	; 0x38
     84e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     852:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
}
     856:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			d = _clock ? clkhz/_clock : clkhz;
     85a:	4918      	ldr	r1, [pc, #96]	; (8bc <SPIClass::begin()+0x22c>)
     85c:	fba1 5102 	umull	r5, r1, r1, r2
     860:	0d09      	lsrs	r1, r1, #20
			if (d && clkhz/d > _clock) d++;
     862:	fbb2 f2f1 	udiv	r2, r2, r1
     866:	42a2      	cmp	r2, r4
     868:	bf88      	it	hi
     86a:	3101      	addhi	r1, #1
			if (d > 257) d= 257;  // max div
     86c:	f5b1 7f81 	cmp.w	r1, #258	; 0x102
     870:	d30d      	bcc.n	88e <SPIClass::begin()+0x1fe>
     872:	4a13      	ldr	r2, [pc, #76]	; (8c0 <SPIClass::begin()+0x230>)
				div = d-2;
     874:	e7c0      	b.n	7f8 <SPIClass::begin()+0x168>
				interruptSave[4] = NVIC_ICER4 & interruptMask[4];
     876:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
     87a:	6a41      	ldr	r1, [r0, #36]	; 0x24
     87c:	f8d2 3190 	ldr.w	r3, [r2, #400]	; 0x190
     880:	400b      	ands	r3, r1
     882:	6383      	str	r3, [r0, #56]	; 0x38
				NVIC_ICER4 = interruptSave[4];
     884:	f8c2 3190 	str.w	r3, [r2, #400]	; 0x190
     888:	e79f      	b.n	7ca <SPIClass::begin()+0x13a>
		port().CCR = _ccr;
     88a:	68c2      	ldr	r2, [r0, #12]
     88c:	e7b5      	b.n	7fa <SPIClass::begin()+0x16a>
			if (d > 2) {
     88e:	2902      	cmp	r1, #2
     890:	d9b1      	bls.n	7f6 <SPIClass::begin()+0x166>
				div = d-2;
     892:	3902      	subs	r1, #2
			_ccr = LPSPI_CCR_SCKDIV(div) | LPSPI_CCR_DBT(div/2) | LPSPI_CCR_PCSSCK(div/2);
     894:	084c      	lsrs	r4, r1, #1
     896:	0222      	lsls	r2, r4, #8
     898:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
     89c:	430a      	orrs	r2, r1
     89e:	e7ab      	b.n	7f8 <SPIClass::begin()+0x168>
     8a0:	400fc000 	.word	0x400fc000
     8a4:	e3ffffcf 	.word	0xe3ffffcf
     8a8:	08000010 	.word	0x08000010
     8ac:	20000348 	.word	0x20000348
     8b0:	003d0900 	.word	0x003d0900
     8b4:	20000338 	.word	0x20000338
     8b8:	003d08ff 	.word	0x003d08ff
     8bc:	431bde83 	.word	0x431bde83
     8c0:	007f7fff 	.word	0x007f7fff

000008c4 <EventResponder::triggerEventNotImmediate()>:
	static EventResponder *lastInterrupt;
	static bool runningFromYield;
private:
	static bool disableInterrupts() {
		uint32_t primask;
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
     8c4:	f3ef 8210 	mrs	r2, PRIMASK
		__disable_irq();
     8c8:	b672      	cpsid	i
	if (_triggered == false) {
     8ca:	7f43      	ldrb	r3, [r0, #29]
     8cc:	b95b      	cbnz	r3, 8e6 <EventResponder::triggerEventNotImmediate()+0x22>
		if (_type == EventTypeYield) {
     8ce:	7f01      	ldrb	r1, [r0, #28]
     8d0:	2901      	cmp	r1, #1
{
     8d2:	b430      	push	{r4, r5}
		if (_type == EventTypeYield) {
     8d4:	d00b      	beq.n	8ee <EventResponder::triggerEventNotImmediate()+0x2a>
		} else if (_type == EventTypeInterrupt) {
     8d6:	2903      	cmp	r1, #3
     8d8:	d013      	beq.n	902 <EventResponder::triggerEventNotImmediate()+0x3e>
		_triggered = true;
     8da:	2301      	movs	r3, #1
     8dc:	7743      	strb	r3, [r0, #29]
		return (primask == 0) ? true : false;
	}
	static void enableInterrupts(bool doit) {
		if (doit) __enable_irq();
     8de:	b902      	cbnz	r2, 8e2 <EventResponder::triggerEventNotImmediate()+0x1e>
     8e0:	b662      	cpsie	i
}
     8e2:	bc30      	pop	{r4, r5}
     8e4:	4770      	bx	lr
     8e6:	b90a      	cbnz	r2, 8ec <EventResponder::triggerEventNotImmediate()+0x28>
     8e8:	b662      	cpsie	i
     8ea:	4770      	bx	lr
     8ec:	4770      	bx	lr
			if (firstYield == nullptr) {
     8ee:	4c12      	ldr	r4, [pc, #72]	; (938 <EventResponder::triggerEventNotImmediate()+0x74>)
     8f0:	6821      	ldr	r1, [r4, #0]
     8f2:	b1b1      	cbz	r1, 922 <EventResponder::triggerEventNotImmediate()+0x5e>
				_prev = lastYield;
     8f4:	4911      	ldr	r1, [pc, #68]	; (93c <EventResponder::triggerEventNotImmediate()+0x78>)
				_next = nullptr;
     8f6:	6143      	str	r3, [r0, #20]
				_prev = lastYield;
     8f8:	680b      	ldr	r3, [r1, #0]
				lastYield = this;
     8fa:	6008      	str	r0, [r1, #0]
				_prev = lastYield;
     8fc:	6183      	str	r3, [r0, #24]
				_prev->_next = this;
     8fe:	6158      	str	r0, [r3, #20]
				lastYield = this;
     900:	e7eb      	b.n	8da <EventResponder::triggerEventNotImmediate()+0x16>
			if (firstInterrupt == nullptr) {
     902:	4d0f      	ldr	r5, [pc, #60]	; (940 <EventResponder::triggerEventNotImmediate()+0x7c>)
     904:	490f      	ldr	r1, [pc, #60]	; (944 <EventResponder::triggerEventNotImmediate()+0x80>)
     906:	682c      	ldr	r4, [r5, #0]
     908:	b18c      	cbz	r4, 92e <EventResponder::triggerEventNotImmediate()+0x6a>
				_next = nullptr;
     90a:	6143      	str	r3, [r0, #20]
				_prev = lastInterrupt;
     90c:	680b      	ldr	r3, [r1, #0]
     90e:	6183      	str	r3, [r0, #24]
				_prev->_next = this;
     910:	6158      	str	r0, [r3, #20]
			SCB_ICSR = SCB_ICSR_PENDSVSET; // set PendSV interrupt
     912:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     916:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
				lastInterrupt = this;
     91a:	6008      	str	r0, [r1, #0]
			SCB_ICSR = SCB_ICSR_PENDSVSET; // set PendSV interrupt
     91c:	f8c3 4d04 	str.w	r4, [r3, #3332]	; 0xd04
     920:	e7db      	b.n	8da <EventResponder::triggerEventNotImmediate()+0x16>
				lastYield = this;
     922:	4b06      	ldr	r3, [pc, #24]	; (93c <EventResponder::triggerEventNotImmediate()+0x78>)
				firstYield = this;
     924:	6020      	str	r0, [r4, #0]
				lastYield = this;
     926:	6018      	str	r0, [r3, #0]
				_prev = nullptr;
     928:	e9c0 1105 	strd	r1, r1, [r0, #20]
				lastYield = this;
     92c:	e7d5      	b.n	8da <EventResponder::triggerEventNotImmediate()+0x16>
				_prev = nullptr;
     92e:	e9c0 4405 	strd	r4, r4, [r0, #20]
				firstInterrupt = this;
     932:	6028      	str	r0, [r5, #0]
				lastInterrupt = this;
     934:	e7ed      	b.n	912 <EventResponder::triggerEventNotImmediate()+0x4e>
     936:	bf00      	nop
     938:	20001088 	.word	0x20001088
     93c:	20001094 	.word	0x20001094
     940:	20001090 	.word	0x20001090
     944:	2000108c 	.word	0x2000108c

00000948 <EventResponder::runFromInterrupt()>:
{
     948:	b570      	push	{r4, r5, r6, lr}
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
     94a:	f3ef 8210 	mrs	r2, PRIMASK
		__disable_irq();
     94e:	b672      	cpsid	i
		EventResponder *first = firstInterrupt;
     950:	4c0c      	ldr	r4, [pc, #48]	; (984 <EventResponder::runFromInterrupt()+0x3c>)
     952:	6820      	ldr	r0, [r4, #0]
		if (first) {
     954:	b180      	cbz	r0, 978 <EventResponder::runFromInterrupt()+0x30>
				lastInterrupt = nullptr;
     956:	4e0c      	ldr	r6, [pc, #48]	; (988 <EventResponder::runFromInterrupt()+0x40>)
				firstInterrupt->_prev = nullptr;
     958:	2500      	movs	r5, #0
			firstInterrupt = first->_next;
     95a:	6943      	ldr	r3, [r0, #20]
     95c:	6023      	str	r3, [r4, #0]
			if (firstInterrupt) {
     95e:	b173      	cbz	r3, 97e <EventResponder::runFromInterrupt()+0x36>
				firstInterrupt->_prev = nullptr;
     960:	619d      	str	r5, [r3, #24]
		if (doit) __enable_irq();
     962:	b902      	cbnz	r2, 966 <EventResponder::runFromInterrupt()+0x1e>
     964:	b662      	cpsie	i
			(*(first->_function))(*first);
     966:	6883      	ldr	r3, [r0, #8]
			first->_triggered = false;
     968:	7745      	strb	r5, [r0, #29]
			(*(first->_function))(*first);
     96a:	4798      	blx	r3
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
     96c:	f3ef 8210 	mrs	r2, PRIMASK
		__disable_irq();
     970:	b672      	cpsid	i
		EventResponder *first = firstInterrupt;
     972:	6820      	ldr	r0, [r4, #0]
		if (first) {
     974:	2800      	cmp	r0, #0
     976:	d1f0      	bne.n	95a <EventResponder::runFromInterrupt()+0x12>
		if (doit) __enable_irq();
     978:	b902      	cbnz	r2, 97c <EventResponder::runFromInterrupt()+0x34>
     97a:	b662      	cpsie	i
}
     97c:	bd70      	pop	{r4, r5, r6, pc}
				lastInterrupt = nullptr;
     97e:	6033      	str	r3, [r6, #0]
     980:	e7ef      	b.n	962 <EventResponder::runFromInterrupt()+0x1a>
     982:	bf00      	nop
     984:	20001090 	.word	0x20001090
     988:	2000108c 	.word	0x2000108c

0000098c <pendablesrvreq_isr>:
	EventResponder::runFromInterrupt();
     98c:	f7ff bfdc 	b.w	948 <EventResponder::runFromInterrupt()>

00000990 <systick_isr>:
extern "C" volatile uint32_t systick_millis_count;
extern "C" volatile uint32_t systick_cycle_count;
extern "C" uint32_t systick_safe_read; // micros() synchronization
extern "C" void systick_isr(void)
{
	systick_cycle_count = ARM_DWT_CYCCNT;
     990:	4904      	ldr	r1, [pc, #16]	; (9a4 <systick_isr+0x14>)
	systick_millis_count++;
     992:	4a05      	ldr	r2, [pc, #20]	; (9a8 <systick_isr+0x18>)
	systick_cycle_count = ARM_DWT_CYCCNT;
     994:	6849      	ldr	r1, [r1, #4]
     996:	4b05      	ldr	r3, [pc, #20]	; (9ac <systick_isr+0x1c>)
     998:	6019      	str	r1, [r3, #0]
	systick_millis_count++;
     99a:	6813      	ldr	r3, [r2, #0]
     99c:	3301      	adds	r3, #1
     99e:	6013      	str	r3, [r2, #0]
}
     9a0:	4770      	bx	lr
     9a2:	bf00      	nop
     9a4:	e0001000 	.word	0xe0001000
     9a8:	20001138 	.word	0x20001138
     9ac:	20001134 	.word	0x20001134

000009b0 <usb_serial_class::write(unsigned char)>:
        virtual size_t write(uint8_t c) { return usb_serial_putchar(c); }
     9b0:	4608      	mov	r0, r1
     9b2:	f001 bb2d 	b.w	2010 <usb_serial_putchar>
     9b6:	bf00      	nop

000009b8 <Print::printNumber(unsigned long, unsigned char, unsigned char) [clone .part.0]>:
	// almost always a constant.  base = 0 (BYTE) should
	// inline as a call directly to write()
	if (base == 0) {
		return write((uint8_t)n);
	} else if (base == 1) {
		base = 10;
     9b8:	2a01      	cmp	r2, #1
size_t Print::printNumber(unsigned long n, uint8_t base, uint8_t sign)
     9ba:	b570      	push	{r4, r5, r6, lr}
		base = 10;
     9bc:	bf08      	it	eq
     9be:	220a      	moveq	r2, #10
size_t Print::printNumber(unsigned long n, uint8_t base, uint8_t sign)
     9c0:	b08a      	sub	sp, #40	; 0x28
	}


	if (n == 0) {
     9c2:	b391      	cbz	r1, a2a <Print::printNumber(unsigned long, unsigned char, unsigned char) [clone .part.0]+0x72>
		buf[sizeof(buf) - 1] = '0';
		i = sizeof(buf) - 1;
	} else {
		i = sizeof(buf) - 1;
     9c4:	f04f 0e21 	mov.w	lr, #33	; 0x21
     9c8:	e001      	b.n	9ce <Print::printNumber(unsigned long, unsigned char, unsigned char) [clone .part.0]+0x16>
		while (1) {
			digit = n % base;
			buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
			n /= base;
			if (n == 0) break;
			i--;
     9ca:	fa5f fe86 	uxtb.w	lr, r6
     9ce:	f10e 36ff 	add.w	r6, lr, #4294967295	; 0xffffffff
			digit = n % base;
     9d2:	fbb1 f5f2 	udiv	r5, r1, r2
     9d6:	fb02 1415 	mls	r4, r2, r5, r1
     9da:	fa5f fc84 	uxtb.w	ip, r4
			buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
     9de:	2c09      	cmp	r4, #9
     9e0:	f10c 0437 	add.w	r4, ip, #55	; 0x37
     9e4:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
     9e8:	bf98      	it	ls
     9ea:	fa5f f48c 	uxtbls.w	r4, ip
     9ee:	f10e 0c28 	add.w	ip, lr, #40	; 0x28
     9f2:	bf88      	it	hi
     9f4:	b2e4      	uxtbhi	r4, r4
			if (n == 0) break;
     9f6:	4291      	cmp	r1, r2
			buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
     9f8:	44ec      	add	ip, sp
			n /= base;
     9fa:	4629      	mov	r1, r5
			buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
     9fc:	f80c 4c24 	strb.w	r4, [ip, #-36]
			if (n == 0) break;
     a00:	d2e3      	bcs.n	9ca <Print::printNumber(unsigned long, unsigned char, unsigned char) [clone .part.0]+0x12>
		}
	}
	if (sign) {
     a02:	b14b      	cbz	r3, a18 <Print::printNumber(unsigned long, unsigned char, unsigned char) [clone .part.0]+0x60>
		i--;
     a04:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
		buf[i] = '-';
     a08:	222d      	movs	r2, #45	; 0x2d
		i--;
     a0a:	fa5f fe8e 	uxtb.w	lr, lr
		buf[i] = '-';
     a0e:	f10e 0328 	add.w	r3, lr, #40	; 0x28
     a12:	446b      	add	r3, sp
     a14:	f803 2c24 	strb.w	r2, [r3, #-36]
	}
	return write(buf + i, sizeof(buf) - i);
     a18:	6803      	ldr	r3, [r0, #0]
     a1a:	a901      	add	r1, sp, #4
     a1c:	f1ce 0222 	rsb	r2, lr, #34	; 0x22
     a20:	685b      	ldr	r3, [r3, #4]
     a22:	4471      	add	r1, lr
     a24:	4798      	blx	r3
}
     a26:	b00a      	add	sp, #40	; 0x28
     a28:	bd70      	pop	{r4, r5, r6, pc}
		buf[sizeof(buf) - 1] = '0';
     a2a:	2230      	movs	r2, #48	; 0x30
		i = sizeof(buf) - 1;
     a2c:	f04f 0e21 	mov.w	lr, #33	; 0x21
		buf[sizeof(buf) - 1] = '0';
     a30:	f88d 2025 	strb.w	r2, [sp, #37]	; 0x25
		i = sizeof(buf) - 1;
     a34:	e7e5      	b.n	a02 <Print::printNumber(unsigned long, unsigned char, unsigned char) [clone .part.0]+0x4a>
     a36:	bf00      	nop

00000a38 <Print::print(long)>:
	if (n < 0) {
     a38:	2900      	cmp	r1, #0
     a3a:	db03      	blt.n	a44 <Print::print(long)+0xc>
	uint8_t sign=0;
     a3c:	2300      	movs	r3, #0
	if (base == 0) {
     a3e:	220a      	movs	r2, #10
     a40:	f7ff bfba 	b.w	9b8 <Print::printNumber(unsigned long, unsigned char, unsigned char) [clone .part.0]>
		n = -n;
     a44:	4249      	negs	r1, r1
		sign = '-';
     a46:	232d      	movs	r3, #45	; 0x2d
	if (base == 0) {
     a48:	220a      	movs	r2, #10
     a4a:	f7ff bfb5 	b.w	9b8 <Print::printNumber(unsigned long, unsigned char, unsigned char) [clone .part.0]>
     a4e:	bf00      	nop

00000a50 <Print::println()>:
{
     a50:	b500      	push	{lr}
	return write(buf, 2);
     a52:	6803      	ldr	r3, [r0, #0]
{
     a54:	b083      	sub	sp, #12
	uint8_t buf[2]={'\r', '\n'};
     a56:	f640 2c0d 	movw	ip, #2573	; 0xa0d
	return write(buf, 2);
     a5a:	2202      	movs	r2, #2
     a5c:	a901      	add	r1, sp, #4
     a5e:	685b      	ldr	r3, [r3, #4]
	uint8_t buf[2]={'\r', '\n'};
     a60:	f8ad c004 	strh.w	ip, [sp, #4]
	return write(buf, 2);
     a64:	4798      	blx	r3
}
     a66:	b003      	add	sp, #12
     a68:	f85d fb04 	ldr.w	pc, [sp], #4

00000a6c <delay>:
	if (msec == 0) return;
     a6c:	b900      	cbnz	r0, a70 <delay+0x4>
     a6e:	4770      	bx	lr
{
     a70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
     a74:	2101      	movs	r1, #1
     a76:	4681      	mov	r9, r0
     a78:	4c21      	ldr	r4, [pc, #132]	; (b00 <delay+0x94>)
     a7a:	4d22      	ldr	r5, [pc, #136]	; (b04 <delay+0x98>)
     a7c:	4e22      	ldr	r6, [pc, #136]	; (b08 <delay+0x9c>)
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
     a7e:	e854 3f00 	ldrex	r3, [r4]
		smc = systick_millis_count;
     a82:	682a      	ldr	r2, [r5, #0]
		scc = systick_cycle_count;
     a84:	6830      	ldr	r0, [r6, #0]
   __ASM volatile ("strex %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
     a86:	e844 1300 	strex	r3, r1, [r4]
	} while ( __STREXW(1, &systick_safe_read));
     a8a:	2b00      	cmp	r3, #0
     a8c:	d1f7      	bne.n	a7e <delay+0x12>
	uint32_t cyccnt = ARM_DWT_CYCCNT;
     a8e:	491f      	ldr	r1, [pc, #124]	; (b0c <delay+0xa0>)
     a90:	684b      	ldr	r3, [r1, #4]
	uint32_t usec = 1000*smc + frac;
     a92:	f44f 7b7a 	mov.w	fp, #1000	; 0x3e8
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
     a96:	f8df a078 	ldr.w	sl, [pc, #120]	; b10 <delay+0xa4>
	uint32_t ccdelta = cyccnt - scc;
     a9a:	1a1b      	subs	r3, r3, r0
     a9c:	2701      	movs	r7, #1
	uint32_t usec = 1000*smc + frac;
     a9e:	fb0b f802 	mul.w	r8, fp, r2
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
     aa2:	f8da 2000 	ldr.w	r2, [sl]
     aa6:	fba3 3202 	umull	r3, r2, r3, r2
	uint32_t usec = 1000*smc + frac;
     aaa:	455a      	cmp	r2, fp
     aac:	bf94      	ite	ls
     aae:	4490      	addls	r8, r2
     ab0:	44d8      	addhi	r8, fp
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
     ab2:	e854 3f00 	ldrex	r3, [r4]
		smc = systick_millis_count;
     ab6:	682a      	ldr	r2, [r5, #0]
		scc = systick_cycle_count;
     ab8:	6830      	ldr	r0, [r6, #0]
   __ASM volatile ("strex %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
     aba:	e844 7300 	strex	r3, r7, [r4]
	} while ( __STREXW(1, &systick_safe_read));
     abe:	2b00      	cmp	r3, #0
     ac0:	d1f7      	bne.n	ab2 <delay+0x46>
	uint32_t cyccnt = ARM_DWT_CYCCNT;
     ac2:	684b      	ldr	r3, [r1, #4]
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
     ac4:	f8da c000 	ldr.w	ip, [sl]
	uint32_t ccdelta = cyccnt - scc;
     ac8:	1a1b      	subs	r3, r3, r0
	uint32_t usec = 1000*smc + frac;
     aca:	fb0b f202 	mul.w	r2, fp, r2
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
     ace:	fba3 3c0c 	umull	r3, ip, r3, ip
	uint32_t usec = 1000*smc + frac;
     ad2:	f5bc 7f7a 	cmp.w	ip, #1000	; 0x3e8
     ad6:	bf94      	ite	ls
     ad8:	4462      	addls	r2, ip
     ada:	f502 727a 	addhi.w	r2, r2, #1000	; 0x3e8
		while ((micros() - start) >= 1000) {
     ade:	eba2 0208 	sub.w	r2, r2, r8
     ae2:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
     ae6:	d306      	bcc.n	af6 <delay+0x8a>
			if (--msec == 0) return;
     ae8:	f1b9 0901 	subs.w	r9, r9, #1
			start += 1000;
     aec:	f508 787a 	add.w	r8, r8, #1000	; 0x3e8
			if (--msec == 0) return;
     af0:	d1df      	bne.n	ab2 <delay+0x46>
}
     af2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		yield();
     af6:	f001 fb1f 	bl	2138 <yield>
		while ((micros() - start) >= 1000) {
     afa:	4904      	ldr	r1, [pc, #16]	; (b0c <delay+0xa0>)
     afc:	e7d9      	b.n	ab2 <delay+0x46>
     afe:	bf00      	nop
     b00:	2000113c 	.word	0x2000113c
     b04:	20001138 	.word	0x20001138
     b08:	20001134 	.word	0x20001134
     b0c:	e0001000 	.word	0xe0001000
     b10:	20001128 	.word	0x20001128

00000b14 <digitalWrite>:
	if (pin >= CORE_NUM_DIGITAL) return;
     b14:	2827      	cmp	r0, #39	; 0x27
     b16:	d816      	bhi.n	b46 <digitalWrite+0x32>
	p = digital_pin_to_info_PGM + pin;
     b18:	0102      	lsls	r2, r0, #4
     b1a:	4b10      	ldr	r3, [pc, #64]	; (b5c <digitalWrite+0x48>)
     b1c:	eb03 1000 	add.w	r0, r3, r0, lsl #4
	pinmode = *(p->reg + 1);
     b20:	589b      	ldr	r3, [r3, r2]
{
     b22:	b410      	push	{r4}
	mask = p->mask;
     b24:	68c2      	ldr	r2, [r0, #12]
	pinmode = *(p->reg + 1);
     b26:	685c      	ldr	r4, [r3, #4]
	if (pinmode & mask) {
     b28:	4214      	tst	r4, r2
     b2a:	d005      	beq.n	b38 <digitalWrite+0x24>
		if (val) {
     b2c:	b961      	cbnz	r1, b48 <digitalWrite+0x34>
}
     b2e:	f85d 4b04 	ldr.w	r4, [sp], #4
			*(p->reg + 0x22) = mask; // clear register
     b32:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
     b36:	4770      	bx	lr
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3) | IOMUXC_PAD_HYS;
     b38:	6883      	ldr	r3, [r0, #8]
		if (val) {
     b3a:	b151      	cbz	r1, b52 <digitalWrite+0x3e>
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3) | IOMUXC_PAD_HYS;
     b3c:	4a08      	ldr	r2, [pc, #32]	; (b60 <digitalWrite+0x4c>)
}
     b3e:	f85d 4b04 	ldr.w	r4, [sp], #4
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3) | IOMUXC_PAD_HYS;
     b42:	601a      	str	r2, [r3, #0]
}
     b44:	4770      	bx	lr
     b46:	4770      	bx	lr
     b48:	f85d 4b04 	ldr.w	r4, [sp], #4
			*(p->reg + 0x21) = mask; // set register
     b4c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
     b50:	4770      	bx	lr
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(0) | IOMUXC_PAD_HYS;
     b52:	4a04      	ldr	r2, [pc, #16]	; (b64 <digitalWrite+0x50>)
}
     b54:	f85d 4b04 	ldr.w	r4, [sp], #4
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(0) | IOMUXC_PAD_HYS;
     b58:	601a      	str	r2, [r3, #0]
}
     b5a:	4770      	bx	lr
     b5c:	20000348 	.word	0x20000348
     b60:	0001f038 	.word	0x0001f038
     b64:	00013038 	.word	0x00013038

00000b68 <pinMode>:
	if (pin >= CORE_NUM_DIGITAL) return;
     b68:	2827      	cmp	r0, #39	; 0x27
     b6a:	d829      	bhi.n	bc0 <pinMode+0x58>
	p = digital_pin_to_info_PGM + pin;
     b6c:	4b16      	ldr	r3, [pc, #88]	; (bc8 <pinMode+0x60>)
     b6e:	0102      	lsls	r2, r0, #4
	if (mode == OUTPUT || mode == OUTPUT_OPENDRAIN) {
     b70:	2901      	cmp	r1, #1
	p = digital_pin_to_info_PGM + pin;
     b72:	eb03 1000 	add.w	r0, r3, r0, lsl #4
		*(p->reg + 1) &= ~(p->mask); // TODO: atomic
     b76:	589a      	ldr	r2, [r3, r2]
{
     b78:	b410      	push	{r4}
		*(p->reg + 1) &= ~(p->mask); // TODO: atomic
     b7a:	6853      	ldr	r3, [r2, #4]
     b7c:	68c4      	ldr	r4, [r0, #12]
	if (mode == OUTPUT || mode == OUTPUT_OPENDRAIN) {
     b7e:	d00e      	beq.n	b9e <pinMode+0x36>
     b80:	2904      	cmp	r1, #4
     b82:	d00c      	beq.n	b9e <pinMode+0x36>
		*(p->reg + 1) &= ~(p->mask); // TODO: atomic
     b84:	ea23 0304 	bic.w	r3, r3, r4
     b88:	6053      	str	r3, [r2, #4]
			*(p->pad) = IOMUXC_PAD_DSE(7);
     b8a:	6883      	ldr	r3, [r0, #8]
		if (mode == INPUT) {
     b8c:	b1a9      	cbz	r1, bba <pinMode+0x52>
		} else if (mode == INPUT_PULLUP) {
     b8e:	2902      	cmp	r1, #2
     b90:	d017      	beq.n	bc2 <pinMode+0x5a>
		} else if (mode == INPUT_PULLDOWN) {
     b92:	2903      	cmp	r1, #3
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(0) | IOMUXC_PAD_HYS;
     b94:	bf0c      	ite	eq
     b96:	4a0d      	ldreq	r2, [pc, #52]	; (bcc <pinMode+0x64>)
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_HYS;
     b98:	4a0d      	ldrne	r2, [pc, #52]	; (bd0 <pinMode+0x68>)
     b9a:	601a      	str	r2, [r3, #0]
     b9c:	e007      	b.n	bae <pinMode+0x46>
		*(p->reg + 1) |= p->mask; // TODO: atomic
     b9e:	4323      	orrs	r3, r4
		if (mode == OUTPUT) {
     ba0:	2901      	cmp	r1, #1
		*(p->reg + 1) |= p->mask; // TODO: atomic
     ba2:	6053      	str	r3, [r2, #4]
			*(p->pad) = IOMUXC_PAD_DSE(7);
     ba4:	6883      	ldr	r3, [r0, #8]
		if (mode == OUTPUT) {
     ba6:	d008      	beq.n	bba <pinMode+0x52>
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_ODE;
     ba8:	f640 0238 	movw	r2, #2104	; 0x838
     bac:	601a      	str	r2, [r3, #0]
	*(p->mux) = 5 | 0x10;
     bae:	6843      	ldr	r3, [r0, #4]
     bb0:	2215      	movs	r2, #21
}
     bb2:	f85d 4b04 	ldr.w	r4, [sp], #4
	*(p->mux) = 5 | 0x10;
     bb6:	601a      	str	r2, [r3, #0]
}
     bb8:	4770      	bx	lr
			*(p->pad) = IOMUXC_PAD_DSE(7);
     bba:	2238      	movs	r2, #56	; 0x38
     bbc:	601a      	str	r2, [r3, #0]
     bbe:	e7f6      	b.n	bae <pinMode+0x46>
     bc0:	4770      	bx	lr
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3) | IOMUXC_PAD_HYS;
     bc2:	4a04      	ldr	r2, [pc, #16]	; (bd4 <pinMode+0x6c>)
     bc4:	601a      	str	r2, [r3, #0]
     bc6:	e7f2      	b.n	bae <pinMode+0x46>
     bc8:	20000348 	.word	0x20000348
     bcc:	00013038 	.word	0x00013038
     bd0:	00010038 	.word	0x00010038
     bd4:	0001f038 	.word	0x0001f038

00000bd8 <dummy_isr>:
static void dummy_isr() {};
     bd8:	4770      	bx	lr
     bda:	bf00      	nop

00000bdc <attachInterrupt>:

#endif

void attachInterrupt(uint8_t pin, void (*function)(void), int mode)
{
	if (pin >= CORE_NUM_DIGITAL) return;
     bdc:	2827      	cmp	r0, #39	; 0x27
     bde:	d858      	bhi.n	c92 <attachInterrupt+0xb6>
	//printf("attachInterrupt, pin=%u\n", pin);
	volatile uint32_t *gpio = portOutputRegister(pin);
     be0:	0100      	lsls	r0, r0, #4
{
     be2:	b4f0      	push	{r4, r5, r6, r7}
	volatile uint32_t *gpio = portOutputRegister(pin);
     be4:	4c34      	ldr	r4, [pc, #208]	; (cb8 <attachInterrupt+0xdc>)

	voidFuncPtr *table;

#if defined(__IMXRT1062__)

	switch((uint32_t)gpio) {
     be6:	4d35      	ldr	r5, [pc, #212]	; (cbc <attachInterrupt+0xe0>)
	volatile uint32_t *gpio = portOutputRegister(pin);
     be8:	5823      	ldr	r3, [r4, r0]
	switch((uint32_t)gpio) {
     bea:	42ab      	cmp	r3, r5
     bec:	d056      	beq.n	c9c <attachInterrupt+0xc0>
     bee:	d849      	bhi.n	c84 <attachInterrupt+0xa8>
     bf0:	f1b3 4f84 	cmp.w	r3, #1107296256	; 0x42000000
     bf4:	d04b      	beq.n	c8e <attachInterrupt+0xb2>
     bf6:	f5a5 4580 	sub.w	r5, r5, #16384	; 0x4000
     bfa:	42ab      	cmp	r3, r5
     bfc:	d140      	bne.n	c80 <attachInterrupt+0xa4>
     bfe:	4d30      	ldr	r5, [pc, #192]	; (cc0 <attachInterrupt+0xe4>)
	volatile uint32_t *mux = portConfigRegister(pin);
     c00:	4420      	add	r0, r4
     c02:	4e30      	ldr	r6, [pc, #192]	; (cc4 <attachInterrupt+0xe8>)
     c04:	4c30      	ldr	r4, [pc, #192]	; (cc8 <attachInterrupt+0xec>)
     c06:	f8c4 62b4 	str.w	r6, [r4, #692]	; 0x2b4
	volatile uint32_t *pad = portControlRegister(pin);
     c0a:	e9d0 c401 	ldrd	ip, r4, [r0, #4]
	uint32_t mask = digitalPinToBitMask(pin);
     c0e:	68c0      	ldr	r0, [r0, #12]
		default:
			return;
	}

	attachInterruptVector(IRQ_GPIO6789, &irq_gpio6789);
	NVIC_ENABLE_IRQ(IRQ_GPIO6789);
     c10:	f04f 26e0 	mov.w	r6, #3758153728	; 0xe000e000
     c14:	f04f 5700 	mov.w	r7, #536870912	; 0x20000000
     c18:	2a04      	cmp	r2, #4
     c1a:	f8c6 7110 	str.w	r7, [r6, #272]	; 0x110

#endif

	uint32_t icr;
	switch (mode) {
     c1e:	d82f      	bhi.n	c80 <attachInterrupt+0xa4>
		case HIGH:    icr = 1; break;
		default: return;
	}

	// TODO: global interrupt disable to protect these read-modify-write accesses?
	gpio[IMR_INDEX] &= ~mask;	// disable interrupt
     c20:	695e      	ldr	r6, [r3, #20]
     c22:	ea26 0600 	bic.w	r6, r6, r0
     c26:	615e      	str	r6, [r3, #20]
	*mux = 5;			// pin is GPIO
     c28:	f04f 0605 	mov.w	r6, #5
     c2c:	f8cc 6000 	str.w	r6, [ip]
	*pad |= IOMUXC_PAD_HYS;		// use hystersis avoid false trigger by slow signals
     c30:	6826      	ldr	r6, [r4, #0]
     c32:	f446 3680 	orr.w	r6, r6, #65536	; 0x10000
     c36:	6026      	str	r6, [r4, #0]
	gpio[GDIR_INDEX] &= ~mask;	// pin to input mode
     c38:	685c      	ldr	r4, [r3, #4]
     c3a:	ea24 0400 	bic.w	r4, r4, r0
     c3e:	605c      	str	r4, [r3, #4]
     c40:	4c22      	ldr	r4, [pc, #136]	; (ccc <attachInterrupt+0xf0>)
     c42:	f854 4022 	ldr.w	r4, [r4, r2, lsl #2]
	uint32_t index = __builtin_ctz(mask);
     c46:	fa90 f2a0 	rbit	r2, r0
     c4a:	fab2 f282 	clz	r2, r2
	table[index] = function;
     c4e:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
	gpio[IMR_INDEX] &= ~mask;	// disable interrupt
     c52:	ea6f 0100 	mvn.w	r1, r0
	if (mode == CHANGE) {
     c56:	d01d      	beq.n	c94 <attachInterrupt+0xb8>
		gpio[EDGE_INDEX] |= mask;
	} else {
		gpio[EDGE_INDEX] &= ~mask;
     c58:	69dd      	ldr	r5, [r3, #28]
		if (index < 16) {
     c5a:	2a0f      	cmp	r2, #15
		gpio[EDGE_INDEX] &= ~mask;
     c5c:	ea01 0105 	and.w	r1, r1, r5
     c60:	61d9      	str	r1, [r3, #28]
		if (index < 16) {
     c62:	dc1d      	bgt.n	ca0 <attachInterrupt+0xc4>
			uint32_t shift = index * 2;
     c64:	0052      	lsls	r2, r2, #1
			gpio[ICR1_INDEX] = (gpio[ICR1_INDEX] & ~(3 << shift)) | (icr << shift);
     c66:	2503      	movs	r5, #3
     c68:	68d9      	ldr	r1, [r3, #12]
     c6a:	4094      	lsls	r4, r2
     c6c:	fa05 f202 	lsl.w	r2, r5, r2
     c70:	ea21 0202 	bic.w	r2, r1, r2
     c74:	4322      	orrs	r2, r4
     c76:	60da      	str	r2, [r3, #12]
		} else {
			uint32_t shift = (index - 16) * 2;
			gpio[ICR2_INDEX] = (gpio[ICR2_INDEX] & ~(3 << shift)) | (icr << shift);
		}
	}
	gpio[ISR_INDEX] = mask;  // clear any prior pending interrupt
     c78:	6198      	str	r0, [r3, #24]
	gpio[IMR_INDEX] |= mask; // enable interrupt
     c7a:	695a      	ldr	r2, [r3, #20]
     c7c:	4302      	orrs	r2, r0
     c7e:	615a      	str	r2, [r3, #20]
}
     c80:	bcf0      	pop	{r4, r5, r6, r7}
     c82:	4770      	bx	lr
	switch((uint32_t)gpio) {
     c84:	4d12      	ldr	r5, [pc, #72]	; (cd0 <attachInterrupt+0xf4>)
     c86:	42ab      	cmp	r3, r5
     c88:	d1fa      	bne.n	c80 <attachInterrupt+0xa4>
			table = isr_table_gpio4;
     c8a:	4d12      	ldr	r5, [pc, #72]	; (cd4 <attachInterrupt+0xf8>)
     c8c:	e7b8      	b.n	c00 <attachInterrupt+0x24>
			table = isr_table_gpio1;
     c8e:	4d12      	ldr	r5, [pc, #72]	; (cd8 <attachInterrupt+0xfc>)
     c90:	e7b6      	b.n	c00 <attachInterrupt+0x24>
     c92:	4770      	bx	lr
		gpio[EDGE_INDEX] |= mask;
     c94:	69da      	ldr	r2, [r3, #28]
     c96:	4302      	orrs	r2, r0
     c98:	61da      	str	r2, [r3, #28]
     c9a:	e7ed      	b.n	c78 <attachInterrupt+0x9c>
			table = isr_table_gpio3;
     c9c:	4d0f      	ldr	r5, [pc, #60]	; (cdc <attachInterrupt+0x100>)
     c9e:	e7af      	b.n	c00 <attachInterrupt+0x24>
			uint32_t shift = (index - 16) * 2;
     ca0:	3a10      	subs	r2, #16
			gpio[ICR2_INDEX] = (gpio[ICR2_INDEX] & ~(3 << shift)) | (icr << shift);
     ca2:	2503      	movs	r5, #3
     ca4:	6919      	ldr	r1, [r3, #16]
			uint32_t shift = (index - 16) * 2;
     ca6:	0052      	lsls	r2, r2, #1
			gpio[ICR2_INDEX] = (gpio[ICR2_INDEX] & ~(3 << shift)) | (icr << shift);
     ca8:	4094      	lsls	r4, r2
     caa:	fa05 f202 	lsl.w	r2, r5, r2
     cae:	ea21 0202 	bic.w	r2, r1, r2
     cb2:	4322      	orrs	r2, r4
     cb4:	611a      	str	r2, [r3, #16]
     cb6:	e7df      	b.n	c78 <attachInterrupt+0x9c>
     cb8:	20000348 	.word	0x20000348
     cbc:	42008000 	.word	0x42008000
     cc0:	200007f0 	.word	0x200007f0
     cc4:	00000021 	.word	0x00000021
     cc8:	20000c00 	.word	0x20000c00
     ccc:	20000280 	.word	0x20000280
     cd0:	4200c000 	.word	0x4200c000
     cd4:	200008f0 	.word	0x200008f0
     cd8:	20000770 	.word	0x20000770
     cdc:	20000870 	.word	0x20000870

00000ce0 <main>:
 */

#include <Arduino.h>

extern "C" int main(void)
{
     ce0:	b508      	push	{r3, lr}
	}


#else
	// Arduino's main() function just calls setup() and loop()....
	setup();
     ce2:	f7ff faf1 	bl	2c8 <setup>
	while (1) {
		loop();
     ce6:	f7ff fbc7 	bl	478 <loop>
		yield();
     cea:	f001 fa25 	bl	2138 <yield>
	while (1) {
     cee:	e7fa      	b.n	ce6 <main+0x6>

00000cf0 <memcpy>:
	@ r1: src
	@ r2: len
#ifdef __ARM_FEATURE_UNALIGNED
	/* In case of UNALIGNED access supported, ip is not used in
	   function body.  */
	mov	ip, r0
     cf0:	4684      	mov	ip, r0
#else
	push	{r0}
#endif
	orr	r3, r1, r0
     cf2:	ea41 0300 	orr.w	r3, r1, r0
	ands	r3, r3, #3
     cf6:	f013 0303 	ands.w	r3, r3, #3
	bne	.Lmisaligned_copy
     cfa:	d16d      	bne.n	dd8 <memcpy+0xe8>

.Lbig_block:
	subs	r2, __OPT_BIG_BLOCK_SIZE
     cfc:	3a40      	subs	r2, #64	; 0x40
	blo	.Lmid_block
     cfe:	d341      	bcc.n	d84 <memcpy+0x94>
.Lbig_block_loop:
	BEGIN_UNROLL_BIG_BLOCK
#ifdef __ARM_ARCH_7EM__
	ldr	r3, [r1], #4
	str	r3, [r0], #4
	END_UNROLL
     d00:	f851 3b04 	ldr.w	r3, [r1], #4
     d04:	f840 3b04 	str.w	r3, [r0], #4
     d08:	f851 3b04 	ldr.w	r3, [r1], #4
     d0c:	f840 3b04 	str.w	r3, [r0], #4
     d10:	f851 3b04 	ldr.w	r3, [r1], #4
     d14:	f840 3b04 	str.w	r3, [r0], #4
     d18:	f851 3b04 	ldr.w	r3, [r1], #4
     d1c:	f840 3b04 	str.w	r3, [r0], #4
     d20:	f851 3b04 	ldr.w	r3, [r1], #4
     d24:	f840 3b04 	str.w	r3, [r0], #4
     d28:	f851 3b04 	ldr.w	r3, [r1], #4
     d2c:	f840 3b04 	str.w	r3, [r0], #4
     d30:	f851 3b04 	ldr.w	r3, [r1], #4
     d34:	f840 3b04 	str.w	r3, [r0], #4
     d38:	f851 3b04 	ldr.w	r3, [r1], #4
     d3c:	f840 3b04 	str.w	r3, [r0], #4
     d40:	f851 3b04 	ldr.w	r3, [r1], #4
     d44:	f840 3b04 	str.w	r3, [r0], #4
     d48:	f851 3b04 	ldr.w	r3, [r1], #4
     d4c:	f840 3b04 	str.w	r3, [r0], #4
     d50:	f851 3b04 	ldr.w	r3, [r1], #4
     d54:	f840 3b04 	str.w	r3, [r0], #4
     d58:	f851 3b04 	ldr.w	r3, [r1], #4
     d5c:	f840 3b04 	str.w	r3, [r0], #4
     d60:	f851 3b04 	ldr.w	r3, [r1], #4
     d64:	f840 3b04 	str.w	r3, [r0], #4
     d68:	f851 3b04 	ldr.w	r3, [r1], #4
     d6c:	f840 3b04 	str.w	r3, [r0], #4
     d70:	f851 3b04 	ldr.w	r3, [r1], #4
     d74:	f840 3b04 	str.w	r3, [r0], #4
     d78:	f851 3b04 	ldr.w	r3, [r1], #4
     d7c:	f840 3b04 	str.w	r3, [r0], #4
	str	r3, [r0, \offset]
	END_UNROLL
	adds	r0, __OPT_BIG_BLOCK_SIZE
	adds	r1, __OPT_BIG_BLOCK_SIZE
#endif
	subs	r2, __OPT_BIG_BLOCK_SIZE
     d80:	3a40      	subs	r2, #64	; 0x40
	bhs .Lbig_block_loop
     d82:	d2bd      	bcs.n	d00 <memcpy+0x10>

.Lmid_block:
	adds	r2, __OPT_BIG_BLOCK_SIZE - __OPT_MID_BLOCK_SIZE
     d84:	3230      	adds	r2, #48	; 0x30
	blo	.Lcopy_word_by_word
     d86:	d311      	bcc.n	dac <memcpy+0xbc>
.Lmid_block_loop:
	BEGIN_UNROLL_MID_BLOCK
#ifdef __ARM_ARCH_7EM__
	ldr	r3, [r1], #4
	str	r3, [r0], #4
	END_UNROLL
     d88:	f851 3b04 	ldr.w	r3, [r1], #4
     d8c:	f840 3b04 	str.w	r3, [r0], #4
     d90:	f851 3b04 	ldr.w	r3, [r1], #4
     d94:	f840 3b04 	str.w	r3, [r0], #4
     d98:	f851 3b04 	ldr.w	r3, [r1], #4
     d9c:	f840 3b04 	str.w	r3, [r0], #4
     da0:	f851 3b04 	ldr.w	r3, [r1], #4
     da4:	f840 3b04 	str.w	r3, [r0], #4
	str	r3, [r0, \offset]
	END_UNROLL
	adds    r0, __OPT_MID_BLOCK_SIZE
	adds    r1, __OPT_MID_BLOCK_SIZE
#endif
	subs	r2, __OPT_MID_BLOCK_SIZE
     da8:	3a10      	subs	r2, #16
	bhs	.Lmid_block_loop
     daa:	d2ed      	bcs.n	d88 <memcpy+0x98>

.Lcopy_word_by_word:
	adds	r2, __OPT_MID_BLOCK_SIZE - 4
     dac:	320c      	adds	r2, #12
	blo	.Lcopy_less_than_4
     dae:	d305      	bcc.n	dbc <memcpy+0xcc>

	/* Kernel loop for small block copy */
	.align 2
.Lcopy_word_by_word_loop:
	ldr	r3, [r1], #4
     db0:	f851 3b04 	ldr.w	r3, [r1], #4
	str	r3, [r0], #4
     db4:	f840 3b04 	str.w	r3, [r0], #4
	subs	r2, #4
     db8:	3a04      	subs	r2, #4
	bhs	.Lcopy_word_by_word_loop
     dba:	d2f9      	bcs.n	db0 <memcpy+0xc0>

.Lcopy_less_than_4:
	adds	r2, #4
     dbc:	3204      	adds	r2, #4
	beq	.Ldone
     dbe:	d008      	beq.n	dd2 <memcpy+0xe2>

	lsls	r2, r2, #31
     dc0:	07d2      	lsls	r2, r2, #31
	itt ne
     dc2:	bf1c      	itt	ne
	ldrbne  r3, [r1], #1
     dc4:	f811 3b01 	ldrbne.w	r3, [r1], #1
	strbne  r3, [r0], #1
     dc8:	f800 3b01 	strbne.w	r3, [r0], #1

	bcc	.Ldone
     dcc:	d301      	bcc.n	dd2 <memcpy+0xe2>
#ifdef __ARM_FEATURE_UNALIGNED
	ldrh	r3, [r1]
     dce:	880b      	ldrh	r3, [r1, #0]
	strh	r3, [r0]
     dd0:	8003      	strh	r3, [r0, #0]
	strb	r3, [r0, #1]
#endif /* __ARM_FEATURE_UNALIGNED */

.Ldone:
#ifdef __ARM_FEATURE_UNALIGNED
	mov	r0, ip
     dd2:	4660      	mov	r0, ip
#else
	pop	{r0}
#endif
	bx	lr
     dd4:	4770      	bx	lr
     dd6:	bf00      	nop
#define Ldst_aligned Lbig_block

	/* Copy word by word using LDR when alignment can be done in hardware,
	i.e., SCTLR.A is set, supporting unaligned access in LDR and STR.  */

	cmp	r2, #8
     dd8:	2a08      	cmp	r2, #8
	blo	.Lbyte_copy
     dda:	d313      	bcc.n	e04 <memcpy+0x114>

	/* if src is aligned, just go to the big block loop.  */
	lsls	r3, r1, #30
     ddc:	078b      	lsls	r3, r1, #30
	beq	.Ldst_aligned
     dde:	d08d      	beq.n	cfc <memcpy+0xc>
	handling of aligned src and misaligned dst need more overhead than
	otherwise.  By doing this the worst case is when initial src is aligned,
	additional up to 4 byte additional copy will executed, which is
	acceptable.  */

	ands	r3, r0, #3
     de0:	f010 0303 	ands.w	r3, r0, #3
	beq	.Ldst_aligned
     de4:	d08a      	beq.n	cfc <memcpy+0xc>

	rsb	r3, #4
     de6:	f1c3 0304 	rsb	r3, r3, #4
	subs	r2, r3
     dea:	1ad2      	subs	r2, r2, r3

	lsls    r3, r3, #31
     dec:	07db      	lsls	r3, r3, #31
	itt ne
     dee:	bf1c      	itt	ne
	ldrbne  r3, [r1], #1
     df0:	f811 3b01 	ldrbne.w	r3, [r1], #1
	strbne  r3, [r0], #1
     df4:	f800 3b01 	strbne.w	r3, [r0], #1

	bcc .Ldst_aligned
     df8:	d380      	bcc.n	cfc <memcpy+0xc>

#ifdef __ARM_FEATURE_UNALIGNED
	ldrh    r3, [r1], #2
     dfa:	f831 3b02 	ldrh.w	r3, [r1], #2
	strh    r3, [r0], #2
     dfe:	f820 3b02 	strh.w	r3, [r0], #2
	b	.Ldst_aligned
     e02:	e77b      	b.n	cfc <memcpy+0xc>
	pop	{r4, r5}

#endif /* __ARM_FEATURE_UNALIGNED */

.Lbyte_copy:
	subs	r2, #4
     e04:	3a04      	subs	r2, #4
	blo	.Lcopy_less_than_4
     e06:	d3d9      	bcc.n	dbc <memcpy+0xcc>

.Lbyte_copy_loop:
	subs    r2, #1
     e08:	3a01      	subs	r2, #1
	ldrb    r3, [r1], #1
     e0a:	f811 3b01 	ldrb.w	r3, [r1], #1
	strb    r3, [r0], #1
     e0e:	f800 3b01 	strb.w	r3, [r0], #1
	bhs	.Lbyte_copy_loop
     e12:	d2f9      	bcs.n	e08 <memcpy+0x118>

	ldrb	r3, [r1]
     e14:	780b      	ldrb	r3, [r1, #0]
	strb	r3, [r0]
     e16:	7003      	strb	r3, [r0, #0]
	ldrb	r3, [r1, #1]
     e18:	784b      	ldrb	r3, [r1, #1]
	strb	r3, [r0, #1]
     e1a:	7043      	strb	r3, [r0, #1]
	ldrb	r3, [r1, #2]
     e1c:	788b      	ldrb	r3, [r1, #2]
	strb	r3, [r0, #2]
     e1e:	7083      	strb	r3, [r0, #2]

#ifdef __ARM_FEATURE_UNALIGNED
	mov	r0, ip
     e20:	4660      	mov	r0, ip
#else
	pop	{r0}
#endif
	bx	lr
     e22:	4770      	bx	lr

00000e24 <ultoa>:


char * ultoa(unsigned long val, char *buf, int radix)
{
	unsigned digit;
	int i=0, j;
     e24:	f101 3cff 	add.w	ip, r1, #4294967295	; 0xffffffff
{
     e28:	b570      	push	{r4, r5, r6, lr}
	char t;

	while (1) {
		digit = val % radix;
     e2a:	4666      	mov	r6, ip
	int i=0, j;
     e2c:	2400      	movs	r4, #0
     e2e:	e000      	b.n	e32 <ultoa+0xe>
		buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
		val /= radix;
		if (val == 0) break;
		i++;
     e30:	3401      	adds	r4, #1
		digit = val % radix;
     e32:	fbb0 f5f2 	udiv	r5, r0, r2
     e36:	fb02 0315 	mls	r3, r2, r5, r0
		buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
     e3a:	2b09      	cmp	r3, #9
     e3c:	f103 0e37 	add.w	lr, r3, #55	; 0x37
     e40:	f103 0330 	add.w	r3, r3, #48	; 0x30
     e44:	fa5f fe8e 	uxtb.w	lr, lr
     e48:	bf98      	it	ls
     e4a:	fa5f fe83 	uxtbls.w	lr, r3
		if (val == 0) break;
     e4e:	4290      	cmp	r0, r2
		val /= radix;
     e50:	4628      	mov	r0, r5
		buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
     e52:	f806 ef01 	strb.w	lr, [r6, #1]!
		if (val == 0) break;
     e56:	d2eb      	bcs.n	e30 <ultoa+0xc>
	}
	buf[i + 1] = 0;
     e58:	1c63      	adds	r3, r4, #1
     e5a:	2200      	movs	r2, #0
     e5c:	18c8      	adds	r0, r1, r3
     e5e:	54ca      	strb	r2, [r1, r3]
	for (j=0; j < i; j++, i--) {
     e60:	b17c      	cbz	r4, e82 <ultoa+0x5e>
		t = buf[j];
     e62:	4662      	mov	r2, ip
     e64:	f81c 5f01 	ldrb.w	r5, [ip, #1]!
		buf[j] = buf[i];
     e68:	f810 6d01 	ldrb.w	r6, [r0, #-1]!
	for (j=0; j < i; j++, i--) {
     e6c:	eba1 030c 	sub.w	r3, r1, ip
     e70:	3202      	adds	r2, #2
		buf[j] = buf[i];
     e72:	f88c 6000 	strb.w	r6, [ip]
	for (j=0; j < i; j++, i--) {
     e76:	3b01      	subs	r3, #1
     e78:	1a52      	subs	r2, r2, r1
		buf[i] = t;
     e7a:	7005      	strb	r5, [r0, #0]
	for (j=0; j < i; j++, i--) {
     e7c:	4423      	add	r3, r4
     e7e:	429a      	cmp	r2, r3
     e80:	dbef      	blt.n	e62 <ultoa+0x3e>
	}
	return buf;
}
     e82:	4608      	mov	r0, r1
     e84:	bd70      	pop	{r4, r5, r6, pc}
     e86:	bf00      	nop

00000e88 <unused_interrupt_vector>:
	__disable_irq();
     e88:	b672      	cpsid	i
	asm volatile("mrs %0, ipsr\n" : "=r" (ipsr) :: "memory");
     e8a:	f3ef 8305 	mrs	r3, IPSR
	info->ipsr = ipsr;
     e8e:	4c52      	ldr	r4, [pc, #328]	; (fd8 <unused_interrupt_vector+0x150>)
     e90:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
	asm volatile("tst lr, #4\nite eq\nmrseq %0, msp\nmrsne %0, psp\n" : "=r" (stack) :: "memory");
     e94:	f01e 0f04 	tst.w	lr, #4
     e98:	bf0c      	ite	eq
     e9a:	f3ef 8208 	mrseq	r2, MSP
     e9e:	f3ef 8209 	mrsne	r2, PSP
	info->cfsr = SCB_CFSR;
     ea2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
	p = (uint32_t *)info;
     ea6:	4e4d      	ldr	r6, [pc, #308]	; (fdc <unused_interrupt_vector+0x154>)
	while (p < end) {
     ea8:	4d4d      	ldr	r5, [pc, #308]	; (fe0 <unused_interrupt_vector+0x158>)
	info->cfsr = SCB_CFSR;
     eaa:	f8d3 0d28 	ldr.w	r0, [r3, #3368]	; 0xd28
	info->hfsr = SCB_HFSR;
     eae:	f8d3 1d2c 	ldr.w	r1, [r3, #3372]	; 0xd2c
     eb2:	e9c4 0122 	strd	r0, r1, [r4, #136]	; 0x88
	info->mmfar = SCB_MMFAR;
     eb6:	f8d3 1d34 	ldr.w	r1, [r3, #3380]	; 0xd34
	info->bfar = SCB_BFAR;
     eba:	f8d3 3d38 	ldr.w	r3, [r3, #3384]	; 0xd38
     ebe:	e9c4 1324 	strd	r1, r3, [r4, #144]	; 0x90
	info->ret = stack[6];
     ec2:	6993      	ldr	r3, [r2, #24]
     ec4:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	info->xpsr = stack[7];
     ec8:	69d3      	ldr	r3, [r2, #28]
     eca:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	info->temp = tempmonGetTemp();
     ece:	f000 f8a3 	bl	1018 <tempmonGetTemp>
     ed2:	ed84 0a28 	vstr	s0, [r4, #160]	; 0xa0
	info->time = rtc_get();
     ed6:	f001 fbcb 	bl	2670 <rtc_get>
	info->len = sizeof(*info) / 4;
     eda:	210b      	movs	r1, #11
	crc = 0xFFFFFFFF;
     edc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
	info->time = rtc_get();
     ee0:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4
	info->len = sizeof(*info) / 4;
     ee4:	460b      	mov	r3, r1
     ee6:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
		for (i=0; i < 32; i++) crc = (crc >> 1) ^ (crc & 1)*0xEDB88320;
     eea:	493e      	ldr	r1, [pc, #248]	; (fe4 <unused_interrupt_vector+0x15c>)
		crc ^= *p++;
     eec:	1d30      	adds	r0, r6, #4
     eee:	405a      	eors	r2, r3
     ef0:	2420      	movs	r4, #32
		for (i=0; i < 32; i++) crc = (crc >> 1) ^ (crc & 1)*0xEDB88320;
     ef2:	f002 0301 	and.w	r3, r2, #1
     ef6:	3c01      	subs	r4, #1
     ef8:	fb01 f303 	mul.w	r3, r1, r3
     efc:	ea83 0252 	eor.w	r2, r3, r2, lsr #1
     f00:	d1f7      	bne.n	ef2 <unused_interrupt_vector+0x6a>
	while (p < end) {
     f02:	42a8      	cmp	r0, r5
     f04:	d002      	beq.n	f0c <unused_interrupt_vector+0x84>
		crc ^= *p++;
     f06:	6873      	ldr	r3, [r6, #4]
     f08:	4606      	mov	r6, r0
     f0a:	e7ef      	b.n	eec <unused_interrupt_vector+0x64>
	info->crc = crc;
     f0c:	4b32      	ldr	r3, [pc, #200]	; (fd8 <unused_interrupt_vector+0x150>)
     f0e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
static inline void arm_dcache_flush_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
	uint32_t end_addr = (uint32_t)addr + size;
	asm volatile("": : :"memory");
	asm("dsb");
     f12:	f3bf 8f4f 	dsb	sy
	do {
		SCB_CACHE_DCCIMVAC = location;
     f16:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     f1a:	4930      	ldr	r1, [pc, #192]	; (fdc <unused_interrupt_vector+0x154>)
     f1c:	4a32      	ldr	r2, [pc, #200]	; (fe8 <unused_interrupt_vector+0x160>)
     f1e:	f8c3 1f70 	str.w	r1, [r3, #3952]	; 0xf70
     f22:	f8c3 2f70 	str.w	r2, [r3, #3952]	; 0xf70
		location += 32;
	} while (location < end_addr);
	asm("dsb");
     f26:	f3bf 8f4f 	dsb	sy
	asm("isb");
     f2a:	f3bf 8f6f 	isb	sy
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
     f2e:	4a2f      	ldr	r2, [pc, #188]	; (fec <unused_interrupt_vector+0x164>)
	PIT_MCR = PIT_MCR_MDIS;
     f30:	2502      	movs	r5, #2
     f32:	482f      	ldr	r0, [pc, #188]	; (ff0 <unused_interrupt_vector+0x168>)
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
     f34:	6ed3      	ldr	r3, [r2, #108]	; 0x6c
  	if (F_CPU_ACTUAL > 198000000) set_arm_clock(198000000);
     f36:	492f      	ldr	r1, [pc, #188]	; (ff4 <unused_interrupt_vector+0x16c>)
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
     f38:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
     f3c:	66d3      	str	r3, [r2, #108]	; 0x6c
	PIT_MCR = PIT_MCR_MDIS;
     f3e:	6005      	str	r5, [r0, #0]
	CCM_CSCMR1 = (CCM_CSCMR1 & ~CCM_CSCMR1_PERCLK_PODF(0x3F)) | CCM_CSCMR1_PERCLK_CLK_SEL;
     f40:	69d3      	ldr	r3, [r2, #28]
  	if (F_CPU_ACTUAL > 198000000) set_arm_clock(198000000);
     f42:	482d      	ldr	r0, [pc, #180]	; (ff8 <unused_interrupt_vector+0x170>)
	CCM_CSCMR1 = (CCM_CSCMR1 & ~CCM_CSCMR1_PERCLK_PODF(0x3F)) | CCM_CSCMR1_PERCLK_CLK_SEL;
     f44:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
     f48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     f4c:	61d3      	str	r3, [r2, #28]
  	if (F_CPU_ACTUAL > 198000000) set_arm_clock(198000000);
     f4e:	680b      	ldr	r3, [r1, #0]
     f50:	4283      	cmp	r3, r0
     f52:	d83d      	bhi.n	fd0 <unused_interrupt_vector+0x148>
	PIT_MCR = 0;
     f54:	4d26      	ldr	r5, [pc, #152]	; (ff0 <unused_interrupt_vector+0x168>)
     f56:	2100      	movs	r1, #0
	NVIC_ICER0 = 0xFFFFFFFF;
     f58:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     f5c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
	PIT_MCR = 0;
     f60:	6029      	str	r1, [r5, #0]
	PIT_TCTRL0 = PIT_TCTRL_TEN;
     f62:	2601      	movs	r6, #1
	PIT_TCTRL0 = 0;
     f64:	f8c5 1108 	str.w	r1, [r5, #264]	; 0x108
	PIT_LDVAL0 = 2400000; // 2400000 = 100ms
     f68:	4924      	ldr	r1, [pc, #144]	; (ffc <unused_interrupt_vector+0x174>)
     f6a:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
	PIT_TCTRL0 = PIT_TCTRL_TEN;
     f6e:	f8c5 6108 	str.w	r6, [r5, #264]	; 0x108
	NVIC_ICER0 = 0xFFFFFFFF;
     f72:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	NVIC_ICER1 = 0xFFFFFFFF;
     f76:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
	NVIC_ICER2 = 0xFFFFFFFF;
     f7a:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
	NVIC_ICER3 = 0xFFFFFFFF;
     f7e:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
	NVIC_ICER4 = 0xFFFFFFFF;
     f82:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
	count = 0;
     f86:	e001      	b.n	f8c <unused_interrupt_vector+0x104>
		usb_isr();
     f88:	f000 f938 	bl	11fc <usb_isr>
		if (PIT_TFLG0) {
     f8c:	f8d5 310c 	ldr.w	r3, [r5, #268]	; 0x10c
     f90:	2b00      	cmp	r3, #0
     f92:	d0f9      	beq.n	f88 <unused_interrupt_vector+0x100>
			if (++count >= 80) break;  // reboot after 8 seconds
     f94:	3401      	adds	r4, #1
			PIT_TFLG0 = 1;
     f96:	f8c5 610c 	str.w	r6, [r5, #268]	; 0x10c
			if (++count >= 80) break;  // reboot after 8 seconds
     f9a:	2c4f      	cmp	r4, #79	; 0x4f
     f9c:	d9f4      	bls.n	f88 <unused_interrupt_vector+0x100>
	USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST;
     f9e:	4b18      	ldr	r3, [pc, #96]	; (1000 <unused_interrupt_vector+0x178>)
	USB1_USBCMD = USB_USBCMD_RST;
     fa0:	2002      	movs	r0, #2
     fa2:	4918      	ldr	r1, [pc, #96]	; (1004 <unused_interrupt_vector+0x17c>)
	USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST;
     fa4:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
	USB1_USBCMD = USB_USBCMD_RST;
     fa8:	f8c1 0140 	str.w	r0, [r1, #320]	; 0x140
	USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST;
     fac:	635a      	str	r2, [r3, #52]	; 0x34
	while (PIT_TFLG0 == 0) /* wait 0.1 second for PC to know USB unplugged */
     fae:	f8d5 310c 	ldr.w	r3, [r5, #268]	; 0x10c
     fb2:	b93b      	cbnz	r3, fc4 <unused_interrupt_vector+0x13c>
	SRC_GPR5 = 0x0BAD00F1;
     fb4:	4814      	ldr	r0, [pc, #80]	; (1008 <unused_interrupt_vector+0x180>)
     fb6:	4915      	ldr	r1, [pc, #84]	; (100c <unused_interrupt_vector+0x184>)
	while (PIT_TFLG0 == 0) /* wait 0.1 second for PC to know USB unplugged */
     fb8:	4a0d      	ldr	r2, [pc, #52]	; (ff0 <unused_interrupt_vector+0x168>)
	SRC_GPR5 = 0x0BAD00F1;
     fba:	6301      	str	r1, [r0, #48]	; 0x30
	while (PIT_TFLG0 == 0) /* wait 0.1 second for PC to know USB unplugged */
     fbc:	f8d2 310c 	ldr.w	r3, [r2, #268]	; 0x10c
     fc0:	2b00      	cmp	r3, #0
     fc2:	d0fa      	beq.n	fba <unused_interrupt_vector+0x132>
	SCB_AIRCR = 0x05FA0004;
     fc4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     fc8:	4a11      	ldr	r2, [pc, #68]	; (1010 <unused_interrupt_vector+0x188>)
     fca:	f8c3 2d0c 	str.w	r2, [r3, #3340]	; 0xd0c
	while (1) ;
     fce:	e7fe      	b.n	fce <unused_interrupt_vector+0x146>
  	if (F_CPU_ACTUAL > 198000000) set_arm_clock(198000000);
     fd0:	f001 f91e 	bl	2210 <set_arm_clock>
     fd4:	e7be      	b.n	f54 <unused_interrupt_vector+0xcc>
     fd6:	bf00      	nop
     fd8:	2027ff00 	.word	0x2027ff00
     fdc:	2027ff80 	.word	0x2027ff80
     fe0:	2027ffa8 	.word	0x2027ffa8
     fe4:	edb88320 	.word	0xedb88320
     fe8:	2027ffa0 	.word	0x2027ffa0
     fec:	400fc000 	.word	0x400fc000
     ff0:	40084000 	.word	0x40084000
     ff4:	200006f8 	.word	0x200006f8
     ff8:	0bcd3d80 	.word	0x0bcd3d80
     ffc:	00249f00 	.word	0x00249f00
    1000:	400d9000 	.word	0x400d9000
    1004:	402e0000 	.word	0x402e0000
    1008:	400f8000 	.word	0x400f8000
    100c:	0bad00f1 	.word	0x0bad00f1
    1010:	05fa0004 	.word	0x05fa0004

00001014 <Panic_Temp_isr>:
  unused_interrupt_vector();
    1014:	f7ff bf38 	b.w	e88 <unused_interrupt_vector>

00001018 <tempmonGetTemp>:
float tempmonGetTemp(void)
{
    uint32_t nmeas;
    float tmeas;

    while (!(TEMPMON_TEMPSENSE0 & 0x4U))
    1018:	4a12      	ldr	r2, [pc, #72]	; (1064 <tempmonGetTemp+0x4c>)
    101a:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    101e:	075b      	lsls	r3, r3, #29
    1020:	d5fb      	bpl.n	101a <tempmonGetTemp+0x2>
    {
    }

    /* ready to read temperature code value */
    nmeas = (TEMPMON_TEMPSENSE0 & 0xFFF00U) >> 8U;
    1022:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    /* Calculate temperature */
    tmeas = s_hotTemp - (((float)nmeas - (float)s_hotCount) * s_hot_ROOM / s_roomC_hotC);
    1026:	4810      	ldr	r0, [pc, #64]	; (1068 <tempmonGetTemp+0x50>)
    nmeas = (TEMPMON_TEMPSENSE0 & 0xFFF00U) >> 8U;
    1028:	f3c3 230b 	ubfx	r3, r3, #8, #12
    tmeas = s_hotTemp - (((float)nmeas - (float)s_hotCount) * s_hot_ROOM / s_roomC_hotC);
    102c:	490f      	ldr	r1, [pc, #60]	; (106c <tempmonGetTemp+0x54>)
    102e:	ed90 7a00 	vldr	s14, [r0]
    nmeas = (TEMPMON_TEMPSENSE0 & 0xFFF00U) >> 8U;
    1032:	ee07 3a90 	vmov	s15, r3
    tmeas = s_hotTemp - (((float)nmeas - (float)s_hotCount) * s_hot_ROOM / s_roomC_hotC);
    1036:	ed91 6a00 	vldr	s12, [r1]
    103a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
    103e:	4a0c      	ldr	r2, [pc, #48]	; (1070 <tempmonGetTemp+0x58>)
    1040:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    1044:	4b0b      	ldr	r3, [pc, #44]	; (1074 <tempmonGetTemp+0x5c>)
    1046:	edd2 6a00 	vldr	s13, [r2]
    104a:	ee77 7ac7 	vsub.f32	s15, s15, s14
    104e:	ed93 7a00 	vldr	s14, [r3]
    1052:	eeb8 7a47 	vcvt.f32.u32	s14, s14
    1056:	ee67 7a86 	vmul.f32	s15, s15, s12
    105a:	ee87 0aa6 	vdiv.f32	s0, s15, s13

    return tmeas;
}
    105e:	ee37 0a40 	vsub.f32	s0, s14, s0
    1062:	4770      	bx	lr
    1064:	400d8100 	.word	0x400d8100
    1068:	20001118 	.word	0x20001118
    106c:	20001120 	.word	0x20001120
    1070:	20001124 	.word	0x20001124
    1074:	2000111c 	.word	0x2000111c

00001078 <schedule_transfer>:
{
	// when we stop at 6, why is the last transfer missing from the USB output?
	//if (transfer_log_count >= 6) return;

	//uint32_t ret = (*(const uint8_t *)transfer->pointer0) << 8;
	if (endpoint->callback_function) {
    1078:	6b83      	ldr	r3, [r0, #56]	; 0x38
{
    107a:	b4f0      	push	{r4, r5, r6, r7}
	if (endpoint->callback_function) {
    107c:	b11b      	cbz	r3, 1086 <schedule_transfer+0xe>
		transfer->status |= (1<<15);
    107e:	6853      	ldr	r3, [r2, #4]
    1080:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    1084:	6053      	str	r3, [r2, #4]
	}
	__disable_irq();
    1086:	b672      	cpsid	i
	//digitalWriteFast(1, HIGH);
	// Executing A Transfer Descriptor, page 2468 (RT1060 manual, Rev 1, 12/2018)
	transfer_t *last = endpoint->last_transfer;
    1088:	6b44      	ldr	r4, [r0, #52]	; 0x34
	if (last) {
    108a:	b33c      	cbz	r4, 10dc <schedule_transfer+0x64>
		last->next = (uint32_t)transfer;
		if (USB1_ENDPTPRIME & epmask) goto end;
    108c:	4b1a      	ldr	r3, [pc, #104]	; (10f8 <schedule_transfer+0x80>)
		last->next = (uint32_t)transfer;
    108e:	6022      	str	r2, [r4, #0]
		if (USB1_ENDPTPRIME & epmask) goto end;
    1090:	f8d3 41b0 	ldr.w	r4, [r3, #432]	; 0x1b0
    1094:	420c      	tst	r4, r1
    1096:	d11d      	bne.n	10d4 <schedule_transfer+0x5c>
		//digitalWriteFast(2, HIGH);
		//ret |= 0x01;
		uint32_t status, cyccnt=ARM_DWT_CYCCNT;
    1098:	4e18      	ldr	r6, [pc, #96]	; (10fc <schedule_transfer+0x84>)
    109a:	6877      	ldr	r7, [r6, #4]
    109c:	e004      	b.n	10a8 <schedule_transfer+0x30>
		do {
			USB1_USBCMD |= USB_USBCMD_ATDTW;
			status = USB1_ENDPTSTATUS;
		} while (!(USB1_USBCMD & USB_USBCMD_ATDTW) && (ARM_DWT_CYCCNT - cyccnt < 2400));
    109e:	6874      	ldr	r4, [r6, #4]
    10a0:	1be4      	subs	r4, r4, r7
    10a2:	f5b4 6f16 	cmp.w	r4, #2400	; 0x960
    10a6:	d20b      	bcs.n	10c0 <schedule_transfer+0x48>
			USB1_USBCMD |= USB_USBCMD_ATDTW;
    10a8:	f8d3 4140 	ldr.w	r4, [r3, #320]	; 0x140
    10ac:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
    10b0:	f8c3 4140 	str.w	r4, [r3, #320]	; 0x140
			status = USB1_ENDPTSTATUS;
    10b4:	f8d3 51b8 	ldr.w	r5, [r3, #440]	; 0x1b8
		} while (!(USB1_USBCMD & USB_USBCMD_ATDTW) && (ARM_DWT_CYCCNT - cyccnt < 2400));
    10b8:	f8d3 4140 	ldr.w	r4, [r3, #320]	; 0x140
    10bc:	0464      	lsls	r4, r4, #17
    10be:	d5ee      	bpl.n	109e <schedule_transfer+0x26>
		//USB1_USBCMD &= ~USB_USBCMD_ATDTW;
		if (status & epmask) goto end;
    10c0:	400d      	ands	r5, r1
    10c2:	d107      	bne.n	10d4 <schedule_transfer+0x5c>
		//ret |= 0x02;
		endpoint->next = (uint32_t)transfer;
		endpoint->status = 0;
		USB1_ENDPTPRIME |= epmask;
    10c4:	4c0c      	ldr	r4, [pc, #48]	; (10f8 <schedule_transfer+0x80>)
		endpoint->status = 0;
    10c6:	e9c0 2502 	strd	r2, r5, [r0, #8]
		USB1_ENDPTPRIME |= epmask;
    10ca:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    10ce:	430b      	orrs	r3, r1
    10d0:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	endpoint->next = (uint32_t)transfer;
	endpoint->status = 0;
	USB1_ENDPTPRIME |= epmask;
	endpoint->first_transfer = transfer;
end:
	endpoint->last_transfer = transfer;
    10d4:	6342      	str	r2, [r0, #52]	; 0x34
	__enable_irq();
    10d6:	b662      	cpsie	i
	//digitalWriteFast(2, LOW);
	//digitalWriteFast(1, LOW);
	//if (transfer_log_head > LOG_SIZE) transfer_log_head = 0;
	//transfer_log[transfer_log_head++] = ret;
	//transfer_log_count++;
}
    10d8:	bcf0      	pop	{r4, r5, r6, r7}
    10da:	4770      	bx	lr
	USB1_ENDPTPRIME |= epmask;
    10dc:	4d06      	ldr	r5, [pc, #24]	; (10f8 <schedule_transfer+0x80>)
	endpoint->status = 0;
    10de:	e9c0 2402 	strd	r2, r4, [r0, #8]
	USB1_ENDPTPRIME |= epmask;
    10e2:	f8d5 31b0 	ldr.w	r3, [r5, #432]	; 0x1b0
    10e6:	430b      	orrs	r3, r1
    10e8:	f8c5 31b0 	str.w	r3, [r5, #432]	; 0x1b0
	endpoint->first_transfer = transfer;
    10ec:	6302      	str	r2, [r0, #48]	; 0x30
	endpoint->last_transfer = transfer;
    10ee:	6342      	str	r2, [r0, #52]	; 0x34
	__enable_irq();
    10f0:	b662      	cpsie	i
}
    10f2:	bcf0      	pop	{r4, r5, r6, r7}
    10f4:	4770      	bx	lr
    10f6:	bf00      	nop
    10f8:	402e0000 	.word	0x402e0000
    10fc:	e0001000 	.word	0xe0001000

00001100 <run_callbacks>:
	void (*callback_function)(transfer_t *completed_transfer);
	uint32_t unused1;
};*/

static void run_callbacks(endpoint_t *ep)
{
    1100:	b570      	push	{r4, r5, r6, lr}
	//printf("run_callbacks\n");
	transfer_t *first = ep->first_transfer;
    1102:	6b05      	ldr	r5, [r0, #48]	; 0x30
	if (first == NULL) return;
    1104:	b19d      	cbz	r5, 112e <run_callbacks+0x2e>
    1106:	4606      	mov	r6, r0
    1108:	462a      	mov	r2, r5

	// count how many transfers are completed, then remove them from the endpoint's list
	uint32_t count = 0;
    110a:	2400      	movs	r4, #0
    110c:	e003      	b.n	1116 <run_callbacks+0x16>
			//printf(" still active\n");
			ep->first_transfer = t;
			break;
		}
		count++;
		t = (transfer_t *)t->next;
    110e:	6812      	ldr	r2, [r2, #0]
		count++;
    1110:	3401      	adds	r4, #1
		if ((uint32_t)t == 1) {
    1112:	2a01      	cmp	r2, #1
    1114:	d00c      	beq.n	1130 <run_callbacks+0x30>
		if (t->status & (1<<7)) {
    1116:	6853      	ldr	r3, [r2, #4]
    1118:	f013 0380 	ands.w	r3, r3, #128	; 0x80
    111c:	d0f7      	beq.n	110e <run_callbacks+0xe>
			ep->first_transfer = t;
    111e:	6332      	str	r2, [r6, #48]	; 0x30
			ep->last_transfer = NULL;
			break;
		}
	}
	// do all the callbacks
	while (count) {
    1120:	b12c      	cbz	r4, 112e <run_callbacks+0x2e>
		transfer_t *next = (transfer_t *)first->next;
    1122:	4628      	mov	r0, r5
		ep->callback_function(first);
    1124:	6bb3      	ldr	r3, [r6, #56]	; 0x38
		transfer_t *next = (transfer_t *)first->next;
    1126:	682d      	ldr	r5, [r5, #0]
		ep->callback_function(first);
    1128:	4798      	blx	r3
	while (count) {
    112a:	3c01      	subs	r4, #1
    112c:	d1f9      	bne.n	1122 <run_callbacks+0x22>
		first = next;
		count--;
	}
}
    112e:	bd70      	pop	{r4, r5, r6, pc}
			ep->last_transfer = NULL;
    1130:	e9c6 330c 	strd	r3, r3, [r6, #48]	; 0x30
			break;
    1134:	e7f4      	b.n	1120 <run_callbacks+0x20>
    1136:	bf00      	nop

00001138 <endpoint0_transmit.constprop.0>:
static void endpoint0_transmit(const void *data, uint32_t len, int notify)
    1138:	b430      	push	{r4, r5}
	if (len > 0) {
    113a:	b9d9      	cbnz	r1, 1174 <endpoint0_transmit.constprop.0+0x3c>
    113c:	4c1f      	ldr	r4, [pc, #124]	; (11bc <endpoint0_transmit.constprop.0+0x84>)
	endpoint0_transfer_ack.next = 1;
    113e:	4b20      	ldr	r3, [pc, #128]	; (11c0 <endpoint0_transmit.constprop.0+0x88>)
	endpoint0_transfer_ack.pointer0 = 0;
    1140:	2100      	movs	r1, #0
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    1142:	4a20      	ldr	r2, [pc, #128]	; (11c4 <endpoint0_transmit.constprop.0+0x8c>)
	endpoint0_transfer_ack.next = 1;
    1144:	2501      	movs	r5, #1
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    1146:	f04f 1001 	mov.w	r0, #65537	; 0x10001
	endpoint0_transfer_ack.pointer0 = 0;
    114a:	6099      	str	r1, [r3, #8]
	endpoint0_transfer_ack.next = 1;
    114c:	601d      	str	r5, [r3, #0]
	endpoint_queue_head[0].status = 0;
    114e:	e9c4 3102 	strd	r3, r1, [r4, #8]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    1152:	2480      	movs	r4, #128	; 0x80
    1154:	605c      	str	r4, [r3, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    1156:	f8c2 01bc 	str.w	r0, [r2, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<0);
    115a:	f8d2 31b0 	ldr.w	r3, [r2, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 0) : 0);
    115e:	481a      	ldr	r0, [pc, #104]	; (11c8 <endpoint0_transmit.constprop.0+0x90>)
	USB1_ENDPTPRIME |= (1<<0);
    1160:	432b      	orrs	r3, r5
    1162:	f8c2 31b0 	str.w	r3, [r2, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 0) : 0);
    1166:	6001      	str	r1, [r0, #0]
	while (USB1_ENDPTPRIME) ;
    1168:	f8d2 31b0 	ldr.w	r3, [r2, #432]	; 0x1b0
    116c:	2b00      	cmp	r3, #0
    116e:	d1fb      	bne.n	1168 <endpoint0_transmit.constprop.0+0x30>
}
    1170:	bc30      	pop	{r4, r5}
    1172:	4770      	bx	lr
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    1174:	0409      	lsls	r1, r1, #16
		endpoint0_transfer_data.next = 1;
    1176:	4b15      	ldr	r3, [pc, #84]	; (11cc <endpoint0_transmit.constprop.0+0x94>)
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
    1178:	4c10      	ldr	r4, [pc, #64]	; (11bc <endpoint0_transmit.constprop.0+0x84>)
		endpoint0_transfer_data.next = 1;
    117a:	2501      	movs	r5, #1
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    117c:	f041 0180 	orr.w	r1, r1, #128	; 0x80
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
    1180:	6098      	str	r0, [r3, #8]
		USB1_ENDPTPRIME |= (1<<16);
    1182:	4a10      	ldr	r2, [pc, #64]	; (11c4 <endpoint0_transmit.constprop.0+0x8c>)
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    1184:	6059      	str	r1, [r3, #4]
		endpoint0_transfer_data.pointer1 = addr + 4096;
    1186:	f500 5180 	add.w	r1, r0, #4096	; 0x1000
		endpoint0_transfer_data.next = 1;
    118a:	601d      	str	r5, [r3, #0]
		endpoint0_transfer_data.pointer1 = addr + 4096;
    118c:	60d9      	str	r1, [r3, #12]
		endpoint0_transfer_data.pointer2 = addr + 8192;
    118e:	f500 5100 	add.w	r1, r0, #8192	; 0x2000
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
    1192:	64a3      	str	r3, [r4, #72]	; 0x48
		endpoint0_transfer_data.pointer2 = addr + 8192;
    1194:	6119      	str	r1, [r3, #16]
		endpoint0_transfer_data.pointer3 = addr + 12288;
    1196:	f500 5140 	add.w	r1, r0, #12288	; 0x3000
		endpoint0_transfer_data.pointer4 = addr + 16384;
    119a:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
		endpoint0_transfer_data.pointer3 = addr + 12288;
    119e:	6159      	str	r1, [r3, #20]
		endpoint_queue_head[1].status = 0;
    11a0:	2100      	movs	r1, #0
		endpoint0_transfer_data.pointer4 = addr + 16384;
    11a2:	6198      	str	r0, [r3, #24]
		endpoint_queue_head[1].status = 0;
    11a4:	64e1      	str	r1, [r4, #76]	; 0x4c
		USB1_ENDPTPRIME |= (1<<16);
    11a6:	f8d2 31b0 	ldr.w	r3, [r2, #432]	; 0x1b0
    11aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    11ae:	f8c2 31b0 	str.w	r3, [r2, #432]	; 0x1b0
		while (USB1_ENDPTPRIME) ;
    11b2:	f8d2 31b0 	ldr.w	r3, [r2, #432]	; 0x1b0
    11b6:	2b00      	cmp	r3, #0
    11b8:	d1fb      	bne.n	11b2 <endpoint0_transmit.constprop.0+0x7a>
    11ba:	e7c0      	b.n	113e <endpoint0_transmit.constprop.0+0x6>
    11bc:	20000000 	.word	0x20000000
    11c0:	20000ec0 	.word	0x20000ec0
    11c4:	402e0000 	.word	0x402e0000
    11c8:	200010c0 	.word	0x200010c0
    11cc:	20000ee0 	.word	0x20000ee0

000011d0 <usb_stop_sof_interrupts>:
	sof_usage &= ~(1 << interface);
    11d0:	4908      	ldr	r1, [pc, #32]	; (11f4 <usb_stop_sof_interrupts+0x24>)
    11d2:	2201      	movs	r2, #1
    11d4:	780b      	ldrb	r3, [r1, #0]
    11d6:	fa02 f000 	lsl.w	r0, r2, r0
    11da:	ea23 0000 	bic.w	r0, r3, r0
    11de:	7008      	strb	r0, [r1, #0]
	if (sof_usage == 0) {
    11e0:	b930      	cbnz	r0, 11f0 <usb_stop_sof_interrupts+0x20>
		USB1_USBINTR &= ~USB_USBINTR_SRE;
    11e2:	4a05      	ldr	r2, [pc, #20]	; (11f8 <usb_stop_sof_interrupts+0x28>)
    11e4:	f8d2 3148 	ldr.w	r3, [r2, #328]	; 0x148
    11e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    11ec:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
}
    11f0:	4770      	bx	lr
    11f2:	bf00      	nop
    11f4:	20001160 	.word	0x20001160
    11f8:	402e0000 	.word	0x402e0000

000011fc <usb_isr>:
{
    11fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint32_t status = USB1_USBSTS;
    1200:	4c97      	ldr	r4, [pc, #604]	; (1460 <usb_isr+0x264>)
{
    1202:	b083      	sub	sp, #12
	uint32_t status = USB1_USBSTS;
    1204:	f8d4 7144 	ldr.w	r7, [r4, #324]	; 0x144
	if (status & USB_USBSTS_UI) {
    1208:	07fb      	lsls	r3, r7, #31
	USB1_USBSTS = status;
    120a:	f8c4 7144 	str.w	r7, [r4, #324]	; 0x144
	if (status & USB_USBSTS_UI) {
    120e:	d553      	bpl.n	12b8 <usb_isr+0xbc>
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
    1210:	f8d4 21ac 	ldr.w	r2, [r4, #428]	; 0x1ac
		while (setupstatus) {
    1214:	2a00      	cmp	r2, #0
    1216:	d04a      	beq.n	12ae <usb_isr+0xb2>
    1218:	4e92      	ldr	r6, [pc, #584]	; (1464 <usb_isr+0x268>)
    121a:	f8df a260 	ldr.w	sl, [pc, #608]	; 147c <usb_isr+0x280>
		uint32_t addr = (uint32_t)data;
    121e:	f8df 9274 	ldr.w	r9, [pc, #628]	; 1494 <usb_isr+0x298>
		endpoint_queue_head[2].pointer4 = 0xB8C6CF5D;
    1222:	f8df b274 	ldr.w	fp, [pc, #628]	; 1498 <usb_isr+0x29c>
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) |= USB_ENDPTCTRL_RXS;
    1226:	f8df 8274 	ldr.w	r8, [pc, #628]	; 149c <usb_isr+0x2a0>
			USB1_ENDPTSETUPSTAT = setupstatus;
    122a:	f8c4 21ac 	str.w	r2, [r4, #428]	; 0x1ac
				s.word2 = endpoint_queue_head[0].setup1;
    122e:	e9d6 200a 	ldrd	r2, r0, [r6, #40]	; 0x28
				USB1_USBCMD |= USB_USBCMD_SUTW;
    1232:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    1236:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    123a:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
			} while (!(USB1_USBCMD & USB_USBCMD_SUTW));
    123e:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    1242:	049d      	lsls	r5, r3, #18
    1244:	d5f5      	bpl.n	1232 <usb_isr+0x36>
			USB1_USBCMD &= ~USB_USBCMD_SUTW;
    1246:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    124a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    124e:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
    1252:	f04f 1301 	mov.w	r3, #65537	; 0x10001
    1256:	f8c4 31b4 	str.w	r3, [r4, #436]	; 0x1b4
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
    125a:	f8d4 51b4 	ldr.w	r5, [r4, #436]	; 0x1b4
    125e:	f015 1501 	ands.w	r5, r5, #65537	; 0x10001
    1262:	d1fa      	bne.n	125a <usb_isr+0x5e>
			endpoint0_notify_mask = 0;
    1264:	b293      	uxth	r3, r2
	setup.bothwords = setupdata;
    1266:	4684      	mov	ip, r0
			endpoint0_notify_mask = 0;
    1268:	f8ca 5000 	str.w	r5, [sl]
	switch (setup.wRequestAndType) {
    126c:	f5b3 6f08 	cmp.w	r3, #2176	; 0x880
    1270:	f000 81cf 	beq.w	1612 <usb_isr+0x416>
    1274:	f200 80db 	bhi.w	142e <usb_isr+0x232>
    1278:	f240 3102 	movw	r1, #770	; 0x302
    127c:	428b      	cmp	r3, r1
    127e:	f000 81e7 	beq.w	1650 <usb_isr+0x454>
    1282:	f200 809a 	bhi.w	13ba <usb_isr+0x1be>
    1286:	2b82      	cmp	r3, #130	; 0x82
    1288:	f000 81cb 	beq.w	1622 <usb_isr+0x426>
    128c:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
    1290:	f040 808a 	bne.w	13a8 <usb_isr+0x1ac>
		if (endpoint > 7) break;
    1294:	f010 0f78 	tst.w	r0, #120	; 0x78
    1298:	b283      	uxth	r3, r0
    129a:	f000 8203 	beq.w	16a4 <usb_isr+0x4a8>
	USB1_ENDPTCTRL0 = 0x000010001; // stall
    129e:	f04f 1301 	mov.w	r3, #65537	; 0x10001
    12a2:	f8c4 31c0 	str.w	r3, [r4, #448]	; 0x1c0
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    12a6:	f8d4 21ac 	ldr.w	r2, [r4, #428]	; 0x1ac
		while (setupstatus) {
    12aa:	2a00      	cmp	r2, #0
    12ac:	d1bd      	bne.n	122a <usb_isr+0x2e>
		uint32_t completestatus = USB1_ENDPTCOMPLETE;
    12ae:	4a6c      	ldr	r2, [pc, #432]	; (1460 <usb_isr+0x264>)
    12b0:	f8d2 31bc 	ldr.w	r3, [r2, #444]	; 0x1bc
		if (completestatus) {
    12b4:	2b00      	cmp	r3, #0
    12b6:	d142      	bne.n	133e <usb_isr+0x142>
	if (status & USB_USBSTS_URI) { // page 3164
    12b8:	067e      	lsls	r6, r7, #25
    12ba:	d516      	bpl.n	12ea <usb_isr+0xee>
		USB1_ENDPTSETUPSTAT = USB1_ENDPTSETUPSTAT; // Clear all setup token semaphores
    12bc:	4b68      	ldr	r3, [pc, #416]	; (1460 <usb_isr+0x264>)
    12be:	f8d3 21ac 	ldr.w	r2, [r3, #428]	; 0x1ac
    12c2:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
		USB1_ENDPTCOMPLETE = USB1_ENDPTCOMPLETE; // Clear all the endpoint complete status
    12c6:	f8d3 21bc 	ldr.w	r2, [r3, #444]	; 0x1bc
    12ca:	f8c3 21bc 	str.w	r2, [r3, #444]	; 0x1bc
		while (USB1_ENDPTPRIME != 0) ; // Wait for any endpoint priming
    12ce:	f8d3 41b0 	ldr.w	r4, [r3, #432]	; 0x1b0
    12d2:	2c00      	cmp	r4, #0
    12d4:	d1fb      	bne.n	12ce <usb_isr+0xd2>
		USB1_ENDPTFLUSH = 0xFFFFFFFF;  // Cancel all endpoint primed status
    12d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    12da:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
		if ((USB1_PORTSC1 & USB_PORTSC1_PR)) {
    12de:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
		usb_serial_reset();
    12e2:	f000 fd2d 	bl	1d40 <usb_serial_reset>
		endpointN_notify_mask = 0;
    12e6:	4b60      	ldr	r3, [pc, #384]	; (1468 <usb_isr+0x26c>)
    12e8:	601c      	str	r4, [r3, #0]
	if (status & USB_USBSTS_TI0) {
    12ea:	01fc      	lsls	r4, r7, #7
    12ec:	d503      	bpl.n	12f6 <usb_isr+0xfa>
		if (usb_timer0_callback != NULL) usb_timer0_callback();
    12ee:	4b5f      	ldr	r3, [pc, #380]	; (146c <usb_isr+0x270>)
    12f0:	681b      	ldr	r3, [r3, #0]
    12f2:	b103      	cbz	r3, 12f6 <usb_isr+0xfa>
    12f4:	4798      	blx	r3
	if (status & USB_USBSTS_TI1) {
    12f6:	01b8      	lsls	r0, r7, #6
    12f8:	d503      	bpl.n	1302 <usb_isr+0x106>
		if (usb_timer1_callback != NULL) usb_timer1_callback();
    12fa:	4b5d      	ldr	r3, [pc, #372]	; (1470 <usb_isr+0x274>)
    12fc:	681b      	ldr	r3, [r3, #0]
    12fe:	b103      	cbz	r3, 1302 <usb_isr+0x106>
    1300:	4798      	blx	r3
	if (status & USB_USBSTS_PCI) {
    1302:	0779      	lsls	r1, r7, #29
    1304:	d508      	bpl.n	1318 <usb_isr+0x11c>
		if (USB1_PORTSC1 & USB_PORTSC1_HSP) {
    1306:	4b56      	ldr	r3, [pc, #344]	; (1460 <usb_isr+0x264>)
    1308:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
    130c:	f413 7300 	ands.w	r3, r3, #512	; 0x200
    1310:	d047      	beq.n	13a2 <usb_isr+0x1a6>
			usb_high_speed = 1;
    1312:	4b58      	ldr	r3, [pc, #352]	; (1474 <usb_isr+0x278>)
    1314:	2201      	movs	r2, #1
    1316:	701a      	strb	r2, [r3, #0]
	if ((USB1_USBINTR & USB_USBINTR_SRE) && (status & USB_USBSTS_SRI)) {
    1318:	4b51      	ldr	r3, [pc, #324]	; (1460 <usb_isr+0x264>)
    131a:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
    131e:	061a      	lsls	r2, r3, #24
    1320:	d50a      	bpl.n	1338 <usb_isr+0x13c>
    1322:	063b      	lsls	r3, r7, #24
    1324:	d508      	bpl.n	1338 <usb_isr+0x13c>
		if (usb_reboot_timer) {
    1326:	4a54      	ldr	r2, [pc, #336]	; (1478 <usb_isr+0x27c>)
    1328:	7813      	ldrb	r3, [r2, #0]
    132a:	b12b      	cbz	r3, 1338 <usb_isr+0x13c>
			if (--usb_reboot_timer == 0) {
    132c:	3b01      	subs	r3, #1
    132e:	b2db      	uxtb	r3, r3
    1330:	7013      	strb	r3, [r2, #0]
    1332:	2b00      	cmp	r3, #0
    1334:	f000 8272 	beq.w	181c <usb_isr+0x620>
}
    1338:	b003      	add	sp, #12
    133a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (completestatus & endpoint0_notify_mask) {
    133e:	494f      	ldr	r1, [pc, #316]	; (147c <usb_isr+0x280>)
			USB1_ENDPTCOMPLETE = completestatus;
    1340:	f8c2 31bc 	str.w	r3, [r2, #444]	; 0x1bc
			if (completestatus & endpoint0_notify_mask) {
    1344:	6808      	ldr	r0, [r1, #0]
    1346:	4203      	tst	r3, r0
    1348:	f040 81d1 	bne.w	16ee <usb_isr+0x4f2>
			completestatus &= endpointN_notify_mask;
    134c:	4a46      	ldr	r2, [pc, #280]	; (1468 <usb_isr+0x26c>)
    134e:	6814      	ldr	r4, [r2, #0]
			if (completestatus) {
    1350:	401c      	ands	r4, r3
    1352:	d0b1      	beq.n	12b8 <usb_isr+0xbc>
				while (tx) {
    1354:	ea5f 4814 	movs.w	r8, r4, lsr #16
    1358:	d010      	beq.n	137c <usb_isr+0x180>
    135a:	4e42      	ldr	r6, [pc, #264]	; (1464 <usb_isr+0x268>)
					tx &= ~(1<<p);
    135c:	f04f 0901 	mov.w	r9, #1
					int p=__builtin_ctz(tx);
    1360:	fa98 f5a8 	rbit	r5, r8
    1364:	fab5 f585 	clz	r5, r5
					run_callbacks(endpoint_queue_head + p * 2 + 1);
    1368:	eb06 10c5 	add.w	r0, r6, r5, lsl #7
					tx &= ~(1<<p);
    136c:	fa09 f505 	lsl.w	r5, r9, r5
					run_callbacks(endpoint_queue_head + p * 2 + 1);
    1370:	3040      	adds	r0, #64	; 0x40
    1372:	f7ff fec5 	bl	1100 <run_callbacks>
				while (tx) {
    1376:	ea38 0805 	bics.w	r8, r8, r5
    137a:	d1f1      	bne.n	1360 <usb_isr+0x164>
				uint32_t rx = completestatus & 0xffff;
    137c:	b2a4      	uxth	r4, r4
				while(rx) {
    137e:	2c00      	cmp	r4, #0
    1380:	d09a      	beq.n	12b8 <usb_isr+0xbc>
    1382:	4e38      	ldr	r6, [pc, #224]	; (1464 <usb_isr+0x268>)
					rx &= ~(1<<p);
    1384:	f04f 0801 	mov.w	r8, #1
					int p=__builtin_ctz(rx);
    1388:	fa94 f5a4 	rbit	r5, r4
    138c:	fab5 f585 	clz	r5, r5
					run_callbacks(endpoint_queue_head + p * 2);
    1390:	eb06 10c5 	add.w	r0, r6, r5, lsl #7
					rx &= ~(1<<p);
    1394:	fa08 f505 	lsl.w	r5, r8, r5
					run_callbacks(endpoint_queue_head + p * 2);
    1398:	f7ff feb2 	bl	1100 <run_callbacks>
				while(rx) {
    139c:	43ac      	bics	r4, r5
    139e:	d1f3      	bne.n	1388 <usb_isr+0x18c>
    13a0:	e78a      	b.n	12b8 <usb_isr+0xbc>
			usb_high_speed = 0;
    13a2:	4a34      	ldr	r2, [pc, #208]	; (1474 <usb_isr+0x278>)
    13a4:	7013      	strb	r3, [r2, #0]
    13a6:	e7b7      	b.n	1318 <usb_isr+0x11c>
	switch (setup.wRequestAndType) {
    13a8:	2b80      	cmp	r3, #128	; 0x80
    13aa:	f47f af78 	bne.w	129e <usb_isr+0xa2>
		reply_buffer[0] = 0;
    13ae:	4834      	ldr	r0, [pc, #208]	; (1480 <usb_isr+0x284>)
		endpoint0_transmit(reply_buffer, 2, 0);
    13b0:	2102      	movs	r1, #2
		reply_buffer[0] = 0;
    13b2:	8005      	strh	r5, [r0, #0]
		endpoint0_transmit(reply_buffer, 2, 0);
    13b4:	f7ff fec0 	bl	1138 <endpoint0_transmit.constprop.0>
		return;
    13b8:	e775      	b.n	12a6 <usb_isr+0xaa>
	switch (setup.wRequestAndType) {
    13ba:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
    13be:	f000 810b 	beq.w	15d8 <usb_isr+0x3dc>
    13c2:	f5a3 63d0 	sub.w	r3, r3, #1664	; 0x680
    13c6:	2b01      	cmp	r3, #1
    13c8:	f63f af69 	bhi.w	129e <usb_isr+0xa2>
		for (list = usb_descriptor_list; list->addr != NULL; list++) {
    13cc:	4b2d      	ldr	r3, [pc, #180]	; (1484 <usb_isr+0x288>)
    13ce:	685d      	ldr	r5, [r3, #4]
    13d0:	2d00      	cmp	r5, #0
    13d2:	f43f af64 	beq.w	129e <usb_isr+0xa2>
			if (setup.wValue == list->wValue && setup.wIndex == list->wIndex) {
    13d6:	fa1f fc8c 	uxth.w	ip, ip
    13da:	ea4f 4e12 	mov.w	lr, r2, lsr #16
    13de:	e004      	b.n	13ea <usb_isr+0x1ee>
		for (list = usb_descriptor_list; list->addr != NULL; list++) {
    13e0:	691d      	ldr	r5, [r3, #16]
    13e2:	330c      	adds	r3, #12
    13e4:	2d00      	cmp	r5, #0
    13e6:	f43f af5a 	beq.w	129e <usb_isr+0xa2>
			if (setup.wValue == list->wValue && setup.wIndex == list->wIndex) {
    13ea:	881a      	ldrh	r2, [r3, #0]
    13ec:	4572      	cmp	r2, lr
    13ee:	d1f7      	bne.n	13e0 <usb_isr+0x1e4>
    13f0:	885a      	ldrh	r2, [r3, #2]
    13f2:	4562      	cmp	r2, ip
    13f4:	d1f4      	bne.n	13e0 <usb_isr+0x1e4>
				if ((setup.wValue >> 8) == 3) {
    13f6:	ea4f 221e 	mov.w	r2, lr, lsr #8
    13fa:	2a03      	cmp	r2, #3
    13fc:	f000 81a5 	beq.w	174a <usb_isr+0x54e>
					datalen = list->length;
    1400:	891a      	ldrh	r2, [r3, #8]
				if (datalen > setup.wLength) datalen = setup.wLength;
    1402:	0c00      	lsrs	r0, r0, #16
    1404:	4282      	cmp	r2, r0
    1406:	bf28      	it	cs
    1408:	4602      	movcs	r2, r0
				if (setup.wValue == 0x200) {
    140a:	f5be 7f00 	cmp.w	lr, #512	; 0x200
    140e:	f040 81a1 	bne.w	1754 <usb_isr+0x558>
					if (usb_high_speed) src = usb_config_descriptor_480;
    1412:	4b18      	ldr	r3, [pc, #96]	; (1474 <usb_isr+0x278>)
    1414:	491c      	ldr	r1, [pc, #112]	; (1488 <usb_isr+0x28c>)
    1416:	7818      	ldrb	r0, [r3, #0]
    1418:	4b1c      	ldr	r3, [pc, #112]	; (148c <usb_isr+0x290>)
					memcpy(usb_descriptor_buffer, src, datalen);
    141a:	9201      	str	r2, [sp, #4]
    141c:	2800      	cmp	r0, #0
    141e:	bf18      	it	ne
    1420:	4619      	movne	r1, r3
    1422:	481b      	ldr	r0, [pc, #108]	; (1490 <usb_isr+0x294>)
    1424:	f7ff fc64 	bl	cf0 <memcpy>
    1428:	4d19      	ldr	r5, [pc, #100]	; (1490 <usb_isr+0x294>)
    142a:	9a01      	ldr	r2, [sp, #4]
    142c:	e1e1      	b.n	17f2 <usb_isr+0x5f6>
	switch (setup.wRequestAndType) {
    142e:	f242 2121 	movw	r1, #8737	; 0x2221
    1432:	428b      	cmp	r3, r1
    1434:	d07c      	beq.n	1530 <usb_isr+0x334>
    1436:	d933      	bls.n	14a0 <usb_isr+0x2a4>
    1438:	f242 3121 	movw	r1, #8993	; 0x2321
    143c:	428b      	cmp	r3, r1
    143e:	f000 8081 	beq.w	1544 <usb_isr+0x348>
    1442:	f64f 01c0 	movw	r1, #63680	; 0xf8c0
    1446:	428b      	cmp	r3, r1
    1448:	f47f af29 	bne.w	129e <usb_isr+0xa2>
		if ((setup.wIndex & 0xFF00) != 0) break; // 1=Genre, 4=Compat ID, 5=Properties
    144c:	f410 4f7f 	tst.w	r0, #65280	; 0xff00
    1450:	b283      	uxth	r3, r0
    1452:	f47f af24 	bne.w	129e <usb_isr+0xa2>
		setup.wIndex |= 0xEE00; // alter wIndex and treat as normal USB descriptor
    1456:	f443 436e 	orr.w	r3, r3, #60928	; 0xee00
    145a:	f363 0c0f 	bfi	ip, r3, #0, #16
    145e:	e7b5      	b.n	13cc <usb_isr+0x1d0>
    1460:	402e0000 	.word	0x402e0000
    1464:	20000000 	.word	0x20000000
    1468:	200010c4 	.word	0x200010c4
    146c:	2000114c 	.word	0x2000114c
    1470:	20001150 	.word	0x20001150
    1474:	20001167 	.word	0x20001167
    1478:	20001168 	.word	0x20001168
    147c:	200010c0 	.word	0x200010c0
    1480:	200010e0 	.word	0x200010e0
    1484:	20000670 	.word	0x20000670
    1488:	60001b2c 	.word	0x60001b2c
    148c:	60001b90 	.word	0x60001b90
    1490:	20200000 	.word	0x20200000
    1494:	200010b8 	.word	0x200010b8
    1498:	b8c6cf5d 	.word	0xb8c6cf5d
    149c:	402e01c0 	.word	0x402e01c0
	switch (setup.wRequestAndType) {
    14a0:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    14a4:	d066      	beq.n	1574 <usb_isr+0x378>
    14a6:	f242 0121 	movw	r1, #8225	; 0x2021
    14aa:	428b      	cmp	r3, r1
    14ac:	f47f aef7 	bne.w	129e <usb_isr+0xa2>
		if (setup.wLength != 7) break;
    14b0:	0c03      	lsrs	r3, r0, #16
    14b2:	2b07      	cmp	r3, #7
    14b4:	f47f aef3 	bne.w	129e <usb_isr+0xa2>
		endpoint0_transfer_data.next = 1;
    14b8:	4bb2      	ldr	r3, [pc, #712]	; (1784 <usb_isr+0x588>)
		endpoint0_transfer_data.pointer1 = addr + 4096;
    14ba:	49b3      	ldr	r1, [pc, #716]	; (1788 <usb_isr+0x58c>)
		endpoint_queue_head[0].status = 0;
    14bc:	60f5      	str	r5, [r6, #12]
		endpoint0_transfer_data.pointer1 = addr + 4096;
    14be:	60d9      	str	r1, [r3, #12]
		endpoint0_setupdata.bothwords = setupdata;
    14c0:	49b2      	ldr	r1, [pc, #712]	; (178c <usb_isr+0x590>)
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
    14c2:	60b3      	str	r3, [r6, #8]
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
    14c4:	f8c3 9008 	str.w	r9, [r3, #8]
		endpoint0_setupdata.bothwords = setupdata;
    14c8:	e9c1 2000 	strd	r2, r0, [r1]
		endpoint0_transfer_data.next = 1;
    14cc:	2201      	movs	r2, #1
    14ce:	601a      	str	r2, [r3, #0]
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    14d0:	4aaf      	ldr	r2, [pc, #700]	; (1790 <usb_isr+0x594>)
    14d2:	605a      	str	r2, [r3, #4]
		endpoint0_transfer_data.pointer2 = addr + 8192;
    14d4:	4aaf      	ldr	r2, [pc, #700]	; (1794 <usb_isr+0x598>)
    14d6:	611a      	str	r2, [r3, #16]
		USB1_ENDPTPRIME |= (1<<0);
    14d8:	f8d4 11b0 	ldr.w	r1, [r4, #432]	; 0x1b0
    14dc:	f041 0101 	orr.w	r1, r1, #1
    14e0:	f8c4 11b0 	str.w	r1, [r4, #432]	; 0x1b0
		endpoint0_transfer_data.pointer3 = addr + 12288;
    14e4:	f502 5180 	add.w	r1, r2, #4096	; 0x1000
		endpoint0_transfer_data.pointer4 = addr + 16384;
    14e8:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
		endpoint0_transfer_data.pointer3 = addr + 12288;
    14ec:	6159      	str	r1, [r3, #20]
		endpoint0_transfer_data.pointer4 = addr + 16384;
    14ee:	619a      	str	r2, [r3, #24]
		while (USB1_ENDPTPRIME) ;
    14f0:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    14f4:	2b00      	cmp	r3, #0
    14f6:	d1fb      	bne.n	14f0 <usb_isr+0x2f4>
	endpoint0_transfer_ack.next = 1;
    14f8:	4aa7      	ldr	r2, [pc, #668]	; (1798 <usb_isr+0x59c>)
	endpoint_queue_head[1].status = 0;
    14fa:	64f3      	str	r3, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.pointer0 = 0;
    14fc:	6093      	str	r3, [r2, #8]
	endpoint0_transfer_ack.next = 1;
    14fe:	2301      	movs	r3, #1
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    1500:	64b2      	str	r2, [r6, #72]	; 0x48
	endpoint0_transfer_ack.next = 1;
    1502:	6013      	str	r3, [r2, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    1504:	f248 0380 	movw	r3, #32896	; 0x8080
    1508:	6053      	str	r3, [r2, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    150a:	f04f 1301 	mov.w	r3, #65537	; 0x10001
    150e:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    1512:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    1516:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    151a:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
    151e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    1522:	f8ca 3000 	str.w	r3, [sl]
	while (USB1_ENDPTPRIME) ;
    1526:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    152a:	2b00      	cmp	r3, #0
    152c:	d1fb      	bne.n	1526 <usb_isr+0x32a>
    152e:	e6ba      	b.n	12a6 <usb_isr+0xaa>
		if (setup.wIndex == CDC_STATUS_INTERFACE) {
    1530:	b280      	uxth	r0, r0
    1532:	b938      	cbnz	r0, 1544 <usb_isr+0x348>
			usb_cdc_line_rtsdtr_millis = systick_millis_count;
    1534:	4b99      	ldr	r3, [pc, #612]	; (179c <usb_isr+0x5a0>)
			usb_cdc_line_rtsdtr = setup.wValue;
    1536:	f3c2 4207 	ubfx	r2, r2, #16, #8
			usb_cdc_line_rtsdtr_millis = systick_millis_count;
    153a:	6819      	ldr	r1, [r3, #0]
    153c:	4b98      	ldr	r3, [pc, #608]	; (17a0 <usb_isr+0x5a4>)
    153e:	6019      	str	r1, [r3, #0]
			usb_cdc_line_rtsdtr = setup.wValue;
    1540:	4b98      	ldr	r3, [pc, #608]	; (17a4 <usb_isr+0x5a8>)
    1542:	701a      	strb	r2, [r3, #0]
	endpoint0_transfer_ack.next = 1;
    1544:	4b94      	ldr	r3, [pc, #592]	; (1798 <usb_isr+0x59c>)
	endpoint0_transfer_ack.pointer0 = 0;
    1546:	2200      	movs	r2, #0
    1548:	609a      	str	r2, [r3, #8]
	endpoint_queue_head[1].status = 0;
    154a:	64f2      	str	r2, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.next = 1;
    154c:	2201      	movs	r2, #1
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    154e:	64b3      	str	r3, [r6, #72]	; 0x48
	endpoint0_transfer_ack.next = 1;
    1550:	601a      	str	r2, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    1552:	2280      	movs	r2, #128	; 0x80
    1554:	605a      	str	r2, [r3, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    1556:	f04f 1301 	mov.w	r3, #65537	; 0x10001
    155a:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    155e:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    1562:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    1566:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	while (USB1_ENDPTPRIME) ;
    156a:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    156e:	2b00      	cmp	r3, #0
    1570:	d1fb      	bne.n	156a <usb_isr+0x36e>
    1572:	e698      	b.n	12a6 <usb_isr+0xaa>
		usb_configuration = setup.wValue;
    1574:	f3c2 4207 	ubfx	r2, r2, #16, #8
    1578:	4b8b      	ldr	r3, [pc, #556]	; (17a8 <usb_isr+0x5ac>)
    157a:	701a      	strb	r2, [r3, #0]
		USB1_ENDPTCTRL2 = ENDPOINT2_CONFIG;
    157c:	4b8b      	ldr	r3, [pc, #556]	; (17ac <usb_isr+0x5b0>)
    157e:	f8c4 31c8 	str.w	r3, [r4, #456]	; 0x1c8
		USB1_ENDPTCTRL3 = ENDPOINT3_CONFIG;
    1582:	4b8b      	ldr	r3, [pc, #556]	; (17b0 <usb_isr+0x5b4>)
    1584:	f8c4 31cc 	str.w	r3, [r4, #460]	; 0x1cc
		USB1_ENDPTCTRL4 = ENDPOINT4_CONFIG;
    1588:	4b8a      	ldr	r3, [pc, #552]	; (17b4 <usb_isr+0x5b8>)
    158a:	f8c4 31d0 	str.w	r3, [r4, #464]	; 0x1d0
		usb_serial_configure();
    158e:	f000 fbd9 	bl	1d44 <usb_serial_configure>
		memset(endpoint_queue_head + 2, 0, sizeof(endpoint_t) * 2);
    1592:	2280      	movs	r2, #128	; 0x80
    1594:	4629      	mov	r1, r5
    1596:	4888      	ldr	r0, [pc, #544]	; (17b8 <usb_isr+0x5bc>)
    1598:	f001 f87c 	bl	2694 <memset>
		endpoint_queue_head[3].pointer4 = 0x74D59319;
    159c:	4b87      	ldr	r3, [pc, #540]	; (17bc <usb_isr+0x5c0>)
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    159e:	2280      	movs	r2, #128	; 0x80
		endpoint_queue_head[2].pointer4 = 0xB8C6CF5D;
    15a0:	f8c6 b0a0 	str.w	fp, [r6, #160]	; 0xa0
		endpoint_queue_head[3].pointer4 = 0x74D59319;
    15a4:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
	endpoint0_transfer_ack.next = 1;
    15a8:	4b7b      	ldr	r3, [pc, #492]	; (1798 <usb_isr+0x59c>)
	endpoint_queue_head[1].status = 0;
    15aa:	64f5      	str	r5, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    15ac:	605a      	str	r2, [r3, #4]
	endpoint0_transfer_ack.next = 1;
    15ae:	2201      	movs	r2, #1
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    15b0:	64b3      	str	r3, [r6, #72]	; 0x48
	endpoint0_transfer_ack.pointer0 = 0;
    15b2:	609d      	str	r5, [r3, #8]
	endpoint0_transfer_ack.next = 1;
    15b4:	601a      	str	r2, [r3, #0]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    15b6:	f04f 1301 	mov.w	r3, #65537	; 0x10001
    15ba:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    15be:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    15c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    15c6:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
    15ca:	f8ca 5000 	str.w	r5, [sl]
	while (USB1_ENDPTPRIME) ;
    15ce:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    15d2:	2b00      	cmp	r3, #0
    15d4:	d1fb      	bne.n	15ce <usb_isr+0x3d2>
    15d6:	e666      	b.n	12a6 <usb_isr+0xaa>
	endpoint0_transfer_ack.next = 1;
    15d8:	4b6f      	ldr	r3, [pc, #444]	; (1798 <usb_isr+0x59c>)
    15da:	2101      	movs	r1, #1
	endpoint_queue_head[1].status = 0;
    15dc:	64f5      	str	r5, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.next = 1;
    15de:	6019      	str	r1, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    15e0:	2180      	movs	r1, #128	; 0x80
	endpoint0_transfer_ack.pointer0 = 0;
    15e2:	609d      	str	r5, [r3, #8]
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    15e4:	64b3      	str	r3, [r6, #72]	; 0x48
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    15e6:	6059      	str	r1, [r3, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    15e8:	f04f 1301 	mov.w	r3, #65537	; 0x10001
    15ec:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    15f0:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    15f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    15f8:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	while (USB1_ENDPTPRIME) ;
    15fc:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    1600:	2b00      	cmp	r3, #0
    1602:	d1fb      	bne.n	15fc <usb_isr+0x400>
		USB1_DEVICEADDR = USB_DEVICEADDR_USBADR(setup.wValue) | USB_DEVICEADDR_USBADRA;
    1604:	0c13      	lsrs	r3, r2, #16
    1606:	065b      	lsls	r3, r3, #25
    1608:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
    160c:	f8c4 3154 	str.w	r3, [r4, #340]	; 0x154
		return;
    1610:	e649      	b.n	12a6 <usb_isr+0xaa>
		reply_buffer[0] = usb_configuration;
    1612:	4b65      	ldr	r3, [pc, #404]	; (17a8 <usb_isr+0x5ac>)
		endpoint0_transmit(reply_buffer, 1, 0);
    1614:	2101      	movs	r1, #1
		reply_buffer[0] = usb_configuration;
    1616:	486a      	ldr	r0, [pc, #424]	; (17c0 <usb_isr+0x5c4>)
    1618:	781b      	ldrb	r3, [r3, #0]
    161a:	7003      	strb	r3, [r0, #0]
		endpoint0_transmit(reply_buffer, 1, 0);
    161c:	f7ff fd8c 	bl	1138 <endpoint0_transmit.constprop.0>
		return;
    1620:	e641      	b.n	12a6 <usb_isr+0xaa>
		endpoint = setup.wIndex & 0x7F;
    1622:	b283      	uxth	r3, r0
		if (endpoint > 7) break;
    1624:	f010 0078 	ands.w	r0, r0, #120	; 0x78
    1628:	f47f ae39 	bne.w	129e <usb_isr+0xa2>
		endpoint = setup.wIndex & 0x7F;
    162c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
		ctrl = *((uint32_t *)&USB1_ENDPTCTRL0 + endpoint);
    1630:	f858 1022 	ldr.w	r1, [r8, r2, lsl #2]
		reply_buffer[0] = 0;
    1634:	4a62      	ldr	r2, [pc, #392]	; (17c0 <usb_isr+0x5c4>)
    1636:	8010      	strh	r0, [r2, #0]
		if ((dir && (ctrl & USB_ENDPTCTRL_TXS)) || (!dir && (ctrl & USB_ENDPTCTRL_RXS))) {
    1638:	0618      	lsls	r0, r3, #24
    163a:	f100 809e 	bmi.w	177a <usb_isr+0x57e>
    163e:	07cb      	lsls	r3, r1, #31
    1640:	d501      	bpl.n	1646 <usb_isr+0x44a>
			reply_buffer[0] = 1;
    1642:	2301      	movs	r3, #1
    1644:	7013      	strb	r3, [r2, #0]
		endpoint0_transmit(reply_buffer, 2, 0);
    1646:	2102      	movs	r1, #2
    1648:	485d      	ldr	r0, [pc, #372]	; (17c0 <usb_isr+0x5c4>)
    164a:	f7ff fd75 	bl	1138 <endpoint0_transmit.constprop.0>
		return;
    164e:	e62a      	b.n	12a6 <usb_isr+0xaa>
		if (endpoint > 7) break;
    1650:	f010 0f78 	tst.w	r0, #120	; 0x78
    1654:	b283      	uxth	r3, r0
    1656:	f47f ae22 	bne.w	129e <usb_isr+0xa2>
		endpoint = setup.wIndex & 0x7F;
    165a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
		if (dir) {
    165e:	f013 0f80 	tst.w	r3, #128	; 0x80
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) |= USB_ENDPTCTRL_TXS;
    1662:	f858 3022 	ldr.w	r3, [r8, r2, lsl #2]
    1666:	bf14      	ite	ne
    1668:	f443 3380 	orrne.w	r3, r3, #65536	; 0x10000
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) |= USB_ENDPTCTRL_RXS;
    166c:	f043 0301 	orreq.w	r3, r3, #1
    1670:	f848 3022 	str.w	r3, [r8, r2, lsl #2]
	endpoint0_transfer_ack.pointer0 = 0;
    1674:	2200      	movs	r2, #0
	endpoint0_transfer_ack.next = 1;
    1676:	4b48      	ldr	r3, [pc, #288]	; (1798 <usb_isr+0x59c>)
	endpoint_queue_head[1].status = 0;
    1678:	64f2      	str	r2, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.pointer0 = 0;
    167a:	609a      	str	r2, [r3, #8]
	endpoint0_transfer_ack.next = 1;
    167c:	2201      	movs	r2, #1
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    167e:	64b3      	str	r3, [r6, #72]	; 0x48
	endpoint0_transfer_ack.next = 1;
    1680:	601a      	str	r2, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    1682:	2280      	movs	r2, #128	; 0x80
    1684:	605a      	str	r2, [r3, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    1686:	f04f 1301 	mov.w	r3, #65537	; 0x10001
    168a:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    168e:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    1692:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    1696:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	while (USB1_ENDPTPRIME) ;
    169a:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    169e:	2b00      	cmp	r3, #0
    16a0:	d1fb      	bne.n	169a <usb_isr+0x49e>
    16a2:	e600      	b.n	12a6 <usb_isr+0xaa>
		endpoint = setup.wIndex & 0x7F;
    16a4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
		if (dir) {
    16a8:	f013 0f80 	tst.w	r3, #128	; 0x80
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) &= ~USB_ENDPTCTRL_TXS;
    16ac:	f858 3022 	ldr.w	r3, [r8, r2, lsl #2]
    16b0:	bf14      	ite	ne
    16b2:	f423 3380 	bicne.w	r3, r3, #65536	; 0x10000
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) &= ~USB_ENDPTCTRL_RXS;
    16b6:	f023 0301 	biceq.w	r3, r3, #1
    16ba:	f848 3022 	str.w	r3, [r8, r2, lsl #2]
	endpoint0_transfer_ack.pointer0 = 0;
    16be:	2200      	movs	r2, #0
	endpoint0_transfer_ack.next = 1;
    16c0:	4b35      	ldr	r3, [pc, #212]	; (1798 <usb_isr+0x59c>)
	endpoint_queue_head[1].status = 0;
    16c2:	64f2      	str	r2, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.pointer0 = 0;
    16c4:	609a      	str	r2, [r3, #8]
	endpoint0_transfer_ack.next = 1;
    16c6:	2201      	movs	r2, #1
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    16c8:	64b3      	str	r3, [r6, #72]	; 0x48
	endpoint0_transfer_ack.next = 1;
    16ca:	601a      	str	r2, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    16cc:	2280      	movs	r2, #128	; 0x80
    16ce:	605a      	str	r2, [r3, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    16d0:	f04f 1301 	mov.w	r3, #65537	; 0x10001
    16d4:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    16d8:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    16dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    16e0:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	while (USB1_ENDPTPRIME) ;
    16e4:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    16e8:	2b00      	cmp	r3, #0
    16ea:	d1fb      	bne.n	16e4 <usb_isr+0x4e8>
    16ec:	e5db      	b.n	12a6 <usb_isr+0xaa>
				endpoint0_notify_mask = 0;
    16ee:	2000      	movs	r0, #0
    16f0:	6008      	str	r0, [r1, #0]
	setup.bothwords = endpoint0_setupdata.bothwords;
    16f2:	4926      	ldr	r1, [pc, #152]	; (178c <usb_isr+0x590>)
	if (setup.wRequestAndType == 0x2021 && setup.wIndex == CDC_STATUS_INTERFACE) {
    16f4:	880c      	ldrh	r4, [r1, #0]
	setup.bothwords = endpoint0_setupdata.bothwords;
    16f6:	6848      	ldr	r0, [r1, #4]
	if (setup.wRequestAndType == 0x2021 && setup.wIndex == CDC_STATUS_INTERFACE) {
    16f8:	f242 0121 	movw	r1, #8225	; 0x2021
    16fc:	428c      	cmp	r4, r1
    16fe:	f47f ae25 	bne.w	134c <usb_isr+0x150>
    1702:	b280      	uxth	r0, r0
    1704:	2800      	cmp	r0, #0
    1706:	f47f ae21 	bne.w	134c <usb_isr+0x150>
		memcpy(usb_cdc_line_coding, endpoint0_buffer, 7);
    170a:	492e      	ldr	r1, [pc, #184]	; (17c4 <usb_isr+0x5c8>)
    170c:	4c2e      	ldr	r4, [pc, #184]	; (17c8 <usb_isr+0x5cc>)
    170e:	c903      	ldmia	r1, {r0, r1}
    1710:	80a1      	strh	r1, [r4, #4]
		if (usb_cdc_line_coding[0] == 134) {
    1712:	2886      	cmp	r0, #134	; 0x86
		memcpy(usb_cdc_line_coding, endpoint0_buffer, 7);
    1714:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1718:	6020      	str	r0, [r4, #0]
    171a:	71a1      	strb	r1, [r4, #6]
		if (usb_cdc_line_coding[0] == 134) {
    171c:	f47f ae16 	bne.w	134c <usb_isr+0x150>
	__disable_irq();
    1720:	b672      	cpsid	i
	sof_usage |= (1 << interface);
    1722:	482a      	ldr	r0, [pc, #168]	; (17cc <usb_isr+0x5d0>)
    1724:	7801      	ldrb	r1, [r0, #0]
    1726:	f041 0108 	orr.w	r1, r1, #8
    172a:	7001      	strb	r1, [r0, #0]
	uint32_t intr = USB1_USBINTR;
    172c:	f8d2 1148 	ldr.w	r1, [r2, #328]	; 0x148
	if (!(intr & USB_USBINTR_SRE)) {
    1730:	060d      	lsls	r5, r1, #24
    1732:	d405      	bmi.n	1740 <usb_isr+0x544>
		USB1_USBSTS = USB_USBSTS_SRI; // clear prior SOF before SOF IRQ enable
    1734:	2080      	movs	r0, #128	; 0x80
		USB1_USBINTR = intr | USB_USBINTR_SRE;
    1736:	4301      	orrs	r1, r0
		USB1_USBSTS = USB_USBSTS_SRI; // clear prior SOF before SOF IRQ enable
    1738:	f8c2 0144 	str.w	r0, [r2, #324]	; 0x144
		USB1_USBINTR = intr | USB_USBINTR_SRE;
    173c:	f8c2 1148 	str.w	r1, [r2, #328]	; 0x148
	__enable_irq();
    1740:	b662      	cpsie	i
			usb_reboot_timer = 80; // TODO: 10 if only 12 Mbit/sec
    1742:	4a23      	ldr	r2, [pc, #140]	; (17d0 <usb_isr+0x5d4>)
    1744:	2150      	movs	r1, #80	; 0x50
    1746:	7011      	strb	r1, [r2, #0]
    1748:	e600      	b.n	134c <usb_isr+0x150>
				if (datalen > setup.wLength) datalen = setup.wLength;
    174a:	0c00      	lsrs	r0, r0, #16
					datalen = *(list->addr);
    174c:	782a      	ldrb	r2, [r5, #0]
    174e:	4282      	cmp	r2, r0
    1750:	bf28      	it	cs
    1752:	4602      	movcs	r2, r0
				} else if (setup.wValue == 0x700) {
    1754:	f5be 6fe0 	cmp.w	lr, #1792	; 0x700
    1758:	d144      	bne.n	17e4 <usb_isr+0x5e8>
					if (usb_high_speed) src = usb_config_descriptor_12;
    175a:	4b1e      	ldr	r3, [pc, #120]	; (17d4 <usb_isr+0x5d8>)
					memcpy(usb_descriptor_buffer, src, datalen);
    175c:	4d1e      	ldr	r5, [pc, #120]	; (17d8 <usb_isr+0x5dc>)
					if (usb_high_speed) src = usb_config_descriptor_12;
    175e:	7818      	ldrb	r0, [r3, #0]
    1760:	491e      	ldr	r1, [pc, #120]	; (17dc <usb_isr+0x5e0>)
    1762:	4b1f      	ldr	r3, [pc, #124]	; (17e0 <usb_isr+0x5e4>)
					memcpy(usb_descriptor_buffer, src, datalen);
    1764:	9201      	str	r2, [sp, #4]
    1766:	2800      	cmp	r0, #0
    1768:	bf18      	it	ne
    176a:	4619      	movne	r1, r3
    176c:	4628      	mov	r0, r5
    176e:	f7ff fabf 	bl	cf0 <memcpy>
					usb_descriptor_buffer[1] = 7;
    1772:	2307      	movs	r3, #7
    1774:	706b      	strb	r3, [r5, #1]
    1776:	9a01      	ldr	r2, [sp, #4]
    1778:	e03b      	b.n	17f2 <usb_isr+0x5f6>
		if ((dir && (ctrl & USB_ENDPTCTRL_TXS)) || (!dir && (ctrl & USB_ENDPTCTRL_RXS))) {
    177a:	03c9      	lsls	r1, r1, #15
    177c:	f53f af61 	bmi.w	1642 <usb_isr+0x446>
    1780:	e761      	b.n	1646 <usb_isr+0x44a>
    1782:	bf00      	nop
    1784:	20000ee0 	.word	0x20000ee0
    1788:	200020b8 	.word	0x200020b8
    178c:	20001080 	.word	0x20001080
    1790:	00070080 	.word	0x00070080
    1794:	200030b8 	.word	0x200030b8
    1798:	20000ec0 	.word	0x20000ec0
    179c:	20001138 	.word	0x20001138
    17a0:	20001148 	.word	0x20001148
    17a4:	20001165 	.word	0x20001165
    17a8:	20001166 	.word	0x20001166
    17ac:	00cc0002 	.word	0x00cc0002
    17b0:	000200c8 	.word	0x000200c8
    17b4:	00c80002 	.word	0x00c80002
    17b8:	20000080 	.word	0x20000080
    17bc:	74d59319 	.word	0x74d59319
    17c0:	200010e0 	.word	0x200010e0
    17c4:	200010b8 	.word	0x200010b8
    17c8:	20001140 	.word	0x20001140
    17cc:	20001160 	.word	0x20001160
    17d0:	20001168 	.word	0x20001168
    17d4:	20001167 	.word	0x20001167
    17d8:	20200000 	.word	0x20200000
    17dc:	60001b90 	.word	0x60001b90
    17e0:	60001b2c 	.word	0x60001b2c
					memcpy(usb_descriptor_buffer, list->addr, datalen);
    17e4:	4629      	mov	r1, r5
    17e6:	4d10      	ldr	r5, [pc, #64]	; (1828 <usb_isr+0x62c>)
    17e8:	9201      	str	r2, [sp, #4]
    17ea:	4628      	mov	r0, r5
    17ec:	f7ff fa80 	bl	cf0 <memcpy>
    17f0:	9a01      	ldr	r2, [sp, #4]
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
    17f2:	f025 031f 	bic.w	r3, r5, #31
	uint32_t end_addr = (uint32_t)addr + size;
    17f6:	4415      	add	r5, r2
	asm("dsb");
    17f8:	f3bf 8f4f 	dsb	sy
		SCB_CACHE_DCCIMVAC = location;
    17fc:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
    1800:	f8c1 3f70 	str.w	r3, [r1, #3952]	; 0xf70
		location += 32;
    1804:	3320      	adds	r3, #32
	} while (location < end_addr);
    1806:	429d      	cmp	r5, r3
    1808:	d8fa      	bhi.n	1800 <usb_isr+0x604>
	asm("dsb");
    180a:	f3bf 8f4f 	dsb	sy
	asm("isb");
    180e:	f3bf 8f6f 	isb	sy
				endpoint0_transmit(usb_descriptor_buffer, datalen, 0);
    1812:	4805      	ldr	r0, [pc, #20]	; (1828 <usb_isr+0x62c>)
    1814:	4611      	mov	r1, r2
    1816:	f7ff fc8f 	bl	1138 <endpoint0_transmit.constprop.0>
				return;
    181a:	e544      	b.n	12a6 <usb_isr+0xaa>
				usb_stop_sof_interrupts(NUM_INTERFACE);
    181c:	2003      	movs	r0, #3
    181e:	f7ff fcd7 	bl	11d0 <usb_stop_sof_interrupts>
				_reboot_Teensyduino_();
    1822:	f000 ffad 	bl	2780 <___reboot_Teensyduino__veneer>
    1826:	bf00      	nop
    1828:	20200000 	.word	0x20200000

0000182c <usb_config_rx>:
{
    182c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1830:	461f      	mov	r7, r3
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
    1832:	1e83      	subs	r3, r0, #2
    1834:	2b02      	cmp	r3, #2
    1836:	d901      	bls.n	183c <usb_config_rx+0x10>
}
    1838:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	usb_endpoint_config(endpoint_queue_head + ep * 2, config, cb);
    183c:	f8df 904c 	ldr.w	r9, [pc, #76]	; 188c <usb_config_rx+0x60>
    1840:	4615      	mov	r5, r2
    1842:	460c      	mov	r4, r1
	memset(qh, 0, sizeof(endpoint_t));
    1844:	223c      	movs	r2, #60	; 0x3c
	usb_endpoint_config(endpoint_queue_head + ep * 2, config, cb);
    1846:	eb09 18c0 	add.w	r8, r9, r0, lsl #7
	memset(qh, 0, sizeof(endpoint_t));
    184a:	4606      	mov	r6, r0
	usb_endpoint_config(endpoint_queue_head + ep * 2, config, cb);
    184c:	ea4f 1ac0 	mov.w	sl, r0, lsl #7
	memset(qh, 0, sizeof(endpoint_t));
    1850:	2100      	movs	r1, #0
    1852:	f108 0004 	add.w	r0, r8, #4
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
    1856:	0424      	lsls	r4, r4, #16
	memset(qh, 0, sizeof(endpoint_t));
    1858:	f000 ff1c 	bl	2694 <memset>
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
    185c:	fab5 f285 	clz	r2, r5
	qh->next = 1; // Terminate bit = 1
    1860:	2301      	movs	r3, #1
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
    1862:	0952      	lsrs	r2, r2, #5
    1864:	ea44 7442 	orr.w	r4, r4, r2, lsl #29
	qh->config = config;
    1868:	f849 400a 	str.w	r4, [r9, sl]
	qh->callback_function = callback;
    186c:	f8c8 7038 	str.w	r7, [r8, #56]	; 0x38
	qh->next = 1; // Terminate bit = 1
    1870:	f8c8 3008 	str.w	r3, [r8, #8]
	if (cb) endpointN_notify_mask |= (1 << ep);
    1874:	2f00      	cmp	r7, #0
    1876:	d0df      	beq.n	1838 <usb_config_rx+0xc>
    1878:	4a03      	ldr	r2, [pc, #12]	; (1888 <usb_config_rx+0x5c>)
    187a:	40b3      	lsls	r3, r6
    187c:	6811      	ldr	r1, [r2, #0]
    187e:	430b      	orrs	r3, r1
    1880:	6013      	str	r3, [r2, #0]
}
    1882:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1886:	bf00      	nop
    1888:	200010c4 	.word	0x200010c4
    188c:	20000000 	.word	0x20000000

00001890 <usb_config_tx>:
{
    1890:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1894:	460d      	mov	r5, r1
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
    1896:	1e81      	subs	r1, r0, #2
    1898:	2902      	cmp	r1, #2
    189a:	d901      	bls.n	18a0 <usb_config_tx+0x10>
}
    189c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	usb_endpoint_config(endpoint_queue_head + ep * 2 + 1, config, cb);
    18a0:	01c7      	lsls	r7, r0, #7
    18a2:	f8df 904c 	ldr.w	r9, [pc, #76]	; 18f0 <usb_config_tx+0x60>
    18a6:	4692      	mov	sl, r2
    18a8:	4604      	mov	r4, r0
    18aa:	3740      	adds	r7, #64	; 0x40
	memset(qh, 0, sizeof(endpoint_t));
    18ac:	223c      	movs	r2, #60	; 0x3c
    18ae:	2100      	movs	r1, #0
    18b0:	461e      	mov	r6, r3
	usb_endpoint_config(endpoint_queue_head + ep * 2 + 1, config, cb);
    18b2:	eb09 0807 	add.w	r8, r9, r7
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
    18b6:	042d      	lsls	r5, r5, #16
	memset(qh, 0, sizeof(endpoint_t));
    18b8:	f108 0004 	add.w	r0, r8, #4
    18bc:	f000 feea 	bl	2694 <memset>
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
    18c0:	faba f28a 	clz	r2, sl
    18c4:	0952      	lsrs	r2, r2, #5
    18c6:	ea45 7242 	orr.w	r2, r5, r2, lsl #29
	qh->config = config;
    18ca:	f849 2007 	str.w	r2, [r9, r7]
	qh->next = 1; // Terminate bit = 1
    18ce:	2201      	movs	r2, #1
	qh->callback_function = callback;
    18d0:	f8c8 6038 	str.w	r6, [r8, #56]	; 0x38
	qh->next = 1; // Terminate bit = 1
    18d4:	f8c8 2008 	str.w	r2, [r8, #8]
	if (cb) endpointN_notify_mask |= (1 << (ep + 16));
    18d8:	2e00      	cmp	r6, #0
    18da:	d0df      	beq.n	189c <usb_config_tx+0xc>
    18dc:	4b03      	ldr	r3, [pc, #12]	; (18ec <usb_config_tx+0x5c>)
    18de:	3410      	adds	r4, #16
    18e0:	6819      	ldr	r1, [r3, #0]
    18e2:	40a2      	lsls	r2, r4
    18e4:	430a      	orrs	r2, r1
    18e6:	601a      	str	r2, [r3, #0]
}
    18e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    18ec:	200010c4 	.word	0x200010c4
    18f0:	20000000 	.word	0x20000000

000018f4 <usb_prepare_transfer>:
	transfer->status = (len << 16) | (1<<7);
    18f4:	0412      	lsls	r2, r2, #16
	transfer->pointer0 = addr;
    18f6:	6081      	str	r1, [r0, #8]
	transfer->callback_param = param;
    18f8:	61c3      	str	r3, [r0, #28]
	transfer->pointer3 = addr + 12288;
    18fa:	f501 5340 	add.w	r3, r1, #12288	; 0x3000
	transfer->status = (len << 16) | (1<<7);
    18fe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
{
    1902:	b410      	push	{r4}
	transfer->next = 1;
    1904:	2401      	movs	r4, #1
	transfer->status = (len << 16) | (1<<7);
    1906:	6042      	str	r2, [r0, #4]
	transfer->pointer2 = addr + 8192;
    1908:	f501 5200 	add.w	r2, r1, #8192	; 0x2000
	transfer->next = 1;
    190c:	6004      	str	r4, [r0, #0]
	transfer->pointer1 = addr + 4096;
    190e:	f501 5480 	add.w	r4, r1, #4096	; 0x1000
	transfer->pointer4 = addr + 16384;
    1912:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
	transfer->pointer1 = addr + 4096;
    1916:	60c4      	str	r4, [r0, #12]
	transfer->pointer4 = addr + 16384;
    1918:	6181      	str	r1, [r0, #24]
}
    191a:	f85d 4b04 	ldr.w	r4, [sp], #4
	transfer->pointer3 = addr + 12288;
    191e:	e9c0 2304 	strd	r2, r3, [r0, #16]
}
    1922:	4770      	bx	lr

00001924 <usb_transmit>:

void usb_transmit(int endpoint_number, transfer_t *transfer)
{
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
    1924:	1e83      	subs	r3, r0, #2
{
    1926:	460a      	mov	r2, r1
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
    1928:	2b02      	cmp	r3, #2
    192a:	d900      	bls.n	192e <usb_transmit+0xa>
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2 + 1;
	uint32_t mask = 1 << (endpoint_number + 16);
	schedule_transfer(endpoint, mask, transfer);
}
    192c:	4770      	bx	lr
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2 + 1;
    192e:	4b06      	ldr	r3, [pc, #24]	; (1948 <usb_transmit+0x24>)
	uint32_t mask = 1 << (endpoint_number + 16);
    1930:	f100 0110 	add.w	r1, r0, #16
    1934:	f04f 0c01 	mov.w	ip, #1
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2 + 1;
    1938:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
	schedule_transfer(endpoint, mask, transfer);
    193c:	fa0c f101 	lsl.w	r1, ip, r1
    1940:	3040      	adds	r0, #64	; 0x40
    1942:	f7ff bb99 	b.w	1078 <schedule_transfer>
    1946:	bf00      	nop
    1948:	20000000 	.word	0x20000000

0000194c <usb_receive>:

void usb_receive(int endpoint_number, transfer_t *transfer)
{
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
    194c:	1e83      	subs	r3, r0, #2
{
    194e:	460a      	mov	r2, r1
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
    1950:	2b02      	cmp	r3, #2
    1952:	d900      	bls.n	1956 <usb_receive+0xa>
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2;
	uint32_t mask = 1 << endpoint_number;
	schedule_transfer(endpoint, mask, transfer);
}
    1954:	4770      	bx	lr
	uint32_t mask = 1 << endpoint_number;
    1956:	2101      	movs	r1, #1
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2;
    1958:	4b02      	ldr	r3, [pc, #8]	; (1964 <usb_receive+0x18>)
	schedule_transfer(endpoint, mask, transfer);
    195a:	4081      	lsls	r1, r0
    195c:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
    1960:	f7ff bb8a 	b.w	1078 <schedule_transfer>
    1964:	20000000 	.word	0x20000000

00001968 <usb_transfer_status>:
		//if (!(cmd & USB_USBCMD_ATDTW)) continue;
		//if (status & 0x80) break; // for still active, only 1 reading needed
		//if (++count > 1) break; // for completed, check 10 times
	}
#else
	return transfer->status;
    1968:	6840      	ldr	r0, [r0, #4]
#endif
}
    196a:	4770      	bx	lr

0000196c <usb_init_serialnumber>:
void usb_init_serialnumber(void)
{
	char buf[11];
	uint32_t i, num;

	num = HW_OCOTP_MAC0 & 0xFFFFFF;
    196c:	4a12      	ldr	r2, [pc, #72]	; (19b8 <usb_init_serialnumber+0x4c>)
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
    196e:	4b13      	ldr	r3, [pc, #76]	; (19bc <usb_init_serialnumber+0x50>)
	num = HW_OCOTP_MAC0 & 0xFFFFFF;
    1970:	f8d2 0220 	ldr.w	r0, [r2, #544]	; 0x220
    1974:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	if (num < 10000000) num = num * 10;
    1978:	4298      	cmp	r0, r3
{
    197a:	b510      	push	{r4, lr}
    197c:	b084      	sub	sp, #16
	if (num < 10000000) num = num * 10;
    197e:	d202      	bcs.n	1986 <usb_init_serialnumber+0x1a>
    1980:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    1984:	0040      	lsls	r0, r0, #1
	ultoa(num, buf, 10);
    1986:	4c0e      	ldr	r4, [pc, #56]	; (19c0 <usb_init_serialnumber+0x54>)
    1988:	a901      	add	r1, sp, #4
    198a:	220a      	movs	r2, #10
    198c:	f7ff fa4a 	bl	e24 <ultoa>
	for (i=0; i<10; i++) {
    1990:	a901      	add	r1, sp, #4
    1992:	2300      	movs	r3, #0
    1994:	4620      	mov	r0, r4
		char c = buf[i];
    1996:	f811 2b01 	ldrb.w	r2, [r1], #1
	for (i=0; i<10; i++) {
    199a:	3301      	adds	r3, #1
		if (!c) break;
    199c:	b13a      	cbz	r2, 19ae <usb_init_serialnumber+0x42>
	for (i=0; i<10; i++) {
    199e:	2b0a      	cmp	r3, #10
		usb_string_serial_number_default.wString[i] = c;
    19a0:	f820 2f02 	strh.w	r2, [r0, #2]!
	for (i=0; i<10; i++) {
    19a4:	d1f7      	bne.n	1996 <usb_init_serialnumber+0x2a>
    19a6:	2316      	movs	r3, #22
	}
	usb_string_serial_number_default.bLength = i * 2 + 2;
    19a8:	7023      	strb	r3, [r4, #0]
}
    19aa:	b004      	add	sp, #16
    19ac:	bd10      	pop	{r4, pc}
	usb_string_serial_number_default.bLength = i * 2 + 2;
    19ae:	005b      	lsls	r3, r3, #1
    19b0:	b2db      	uxtb	r3, r3
    19b2:	7023      	strb	r3, [r4, #0]
}
    19b4:	b004      	add	sp, #16
    19b6:	bd10      	pop	{r4, pc}
    19b8:	401f4400 	.word	0x401f4400
    19bc:	00989680 	.word	0x00989680
    19c0:	200009ac 	.word	0x200009ac

000019c4 <usb_serial_class::clear()>:
        virtual void clear(void) { usb_serial_flush_input(); }
    19c4:	f000 badc 	b.w	1f80 <usb_serial_flush_input>

000019c8 <usb_serial_class::peek()>:
        virtual int peek() { return usb_serial_peekchar(); }
    19c8:	f000 baac 	b.w	1f24 <usb_serial_peekchar>

000019cc <usb_serial_class::read()>:
        virtual int read() { return usb_serial_getchar(); }
    19cc:	f000 bb10 	b.w	1ff0 <usb_serial_getchar>

000019d0 <usb_serial_class::available()>:
        virtual int available() { return usb_serial_available(); }
    19d0:	f000 baca 	b.w	1f68 <usb_serial_available>

000019d4 <usb_serial_class::flush()>:
        virtual void flush() { usb_serial_flush_output(); }  // TODO: actually wait for data to leave USB...
    19d4:	f000 bb66 	b.w	20a4 <usb_serial_flush_output>

000019d8 <usb_serial_class::availableForWrite()>:
	virtual int availableForWrite() { return usb_serial_write_buffer_free(); }
    19d8:	f000 bb3c 	b.w	2054 <usb_serial_write_buffer_free>

000019dc <usb_serial_class::write(unsigned char const*, unsigned int)>:
        virtual size_t write(const uint8_t *buffer, size_t size) { return usb_serial_write(buffer, size); }
    19dc:	4608      	mov	r0, r1
    19de:	4611      	mov	r1, r2
    19e0:	f000 bb2c 	b.w	203c <usb_serial_write>

000019e4 <rx_queue_transfer>:
/*************************************************************************/
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
    19e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	NVIC_DISABLE_IRQ(IRQ_USB1);
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
    19e6:	4c14      	ldr	r4, [pc, #80]	; (1a38 <rx_queue_transfer+0x54>)
	NVIC_DISABLE_IRQ(IRQ_USB1);
    19e8:	f04f 25e0 	mov.w	r5, #3758153728	; 0xe000e000
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    19ec:	4e13      	ldr	r6, [pc, #76]	; (1a3c <rx_queue_transfer+0x58>)
	NVIC_DISABLE_IRQ(IRQ_USB1);
    19ee:	f44f 3200 	mov.w	r2, #131072	; 0x20000
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
    19f2:	eb04 2440 	add.w	r4, r4, r0, lsl #9
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    19f6:	4f12      	ldr	r7, [pc, #72]	; (1a40 <rx_queue_transfer+0x5c>)
    19f8:	eb06 1640 	add.w	r6, r6, r0, lsl #5
{
    19fc:	4603      	mov	r3, r0
	NVIC_DISABLE_IRQ(IRQ_USB1);
    19fe:	f8c5 218c 	str.w	r2, [r5, #396]	; 0x18c
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    1a02:	4621      	mov	r1, r4
    1a04:	883a      	ldrh	r2, [r7, #0]
    1a06:	4630      	mov	r0, r6
    1a08:	f7ff ff74 	bl	18f4 <usb_prepare_transfer>
	arm_dcache_delete(buffer, rx_packet_size);
    1a0c:	883b      	ldrh	r3, [r7, #0]
	uint32_t end_addr = (uint32_t)addr + size;
    1a0e:	4423      	add	r3, r4
	asm("dsb");
    1a10:	f3bf 8f4f 	dsb	sy
		SCB_CACHE_DCIMVAC = location;
    1a14:	f8c5 4f5c 	str.w	r4, [r5, #3932]	; 0xf5c
		location += 32;
    1a18:	3420      	adds	r4, #32
	} while (location < end_addr);
    1a1a:	42a3      	cmp	r3, r4
    1a1c:	d8fa      	bhi.n	1a14 <rx_queue_transfer+0x30>
	asm("dsb");
    1a1e:	f3bf 8f4f 	dsb	sy
	asm("isb");
    1a22:	f3bf 8f6f 	isb	sy
	usb_receive(CDC_RX_ENDPOINT, rx_transfer + i);
    1a26:	2003      	movs	r0, #3
    1a28:	4631      	mov	r1, r6
    1a2a:	f7ff ff8f 	bl	194c <usb_receive>
	NVIC_ENABLE_IRQ(IRQ_USB1);
    1a2e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
    1a32:	f8c5 310c 	str.w	r3, [r5, #268]	; 0x10c
}
    1a36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1a38:	20200080 	.word	0x20200080
    1a3c:	20000f00 	.word	0x20000f00
    1a40:	20001154 	.word	0x20001154

00001a44 <rx_event>:

// called by USB interrupt when any packet is received
static void rx_event(transfer_t *t)
{
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
    1a44:	4b24      	ldr	r3, [pc, #144]	; (1ad8 <rx_event+0x94>)
{
    1a46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
    1a4a:	881c      	ldrh	r4, [r3, #0]
    1a4c:	6843      	ldr	r3, [r0, #4]
	int i = t->callback_param;
    1a4e:	69c5      	ldr	r5, [r0, #28]
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
    1a50:	f3c3 430e 	ubfx	r3, r3, #16, #15
    1a54:	1ae4      	subs	r4, r4, r3
	printf("rx event, len=%d, i=%d\n", len, i);
	if (len > 0) {
    1a56:	2c00      	cmp	r4, #0
    1a58:	dd24      	ble.n	1aa4 <rx_event+0x60>
		// received a packet with data
		uint32_t head = rx_head;
    1a5a:	4920      	ldr	r1, [pc, #128]	; (1adc <rx_event+0x98>)
		if (head != rx_tail) {
    1a5c:	4820      	ldr	r0, [pc, #128]	; (1ae0 <rx_event+0x9c>)
		uint32_t head = rx_head;
    1a5e:	780a      	ldrb	r2, [r1, #0]
		if (head != rx_tail) {
    1a60:	7800      	ldrb	r0, [r0, #0]
		uint32_t head = rx_head;
    1a62:	b2d3      	uxtb	r3, r2
			// a previous packet is still buffered
			uint32_t ii = rx_list[head];
			uint32_t count = rx_count[ii];
    1a64:	4e1f      	ldr	r6, [pc, #124]	; (1ae4 <rx_event+0xa0>)
		if (head != rx_tail) {
    1a66:	4282      	cmp	r2, r0
			uint32_t ii = rx_list[head];
    1a68:	481f      	ldr	r0, [pc, #124]	; (1ae8 <rx_event+0xa4>)
		if (head != rx_tail) {
    1a6a:	d007      	beq.n	1a7c <rx_event+0x38>
			uint32_t ii = rx_list[head];
    1a6c:	f810 8003 	ldrb.w	r8, [r0, r3]
			uint32_t count = rx_count[ii];
    1a70:	f836 7018 	ldrh.w	r7, [r6, r8, lsl #1]
			if (len <= CDC_RX_SIZE_480 - count) {
    1a74:	f5c7 7200 	rsb	r2, r7, #512	; 0x200
    1a78:	4294      	cmp	r4, r2
    1a7a:	d918      	bls.n	1aae <rx_event+0x6a>
			}
		}
		// add this packet to rx_list
		rx_count[i] = len;
		rx_index[i] = 0;
		if (++head > RX_NUM) head = 0;
    1a7c:	3301      	adds	r3, #1
		rx_index[i] = 0;
    1a7e:	2200      	movs	r2, #0
		rx_count[i] = len;
    1a80:	f826 4015 	strh.w	r4, [r6, r5, lsl #1]
		if (++head > RX_NUM) head = 0;
    1a84:	2b08      	cmp	r3, #8
		rx_index[i] = 0;
    1a86:	4e19      	ldr	r6, [pc, #100]	; (1aec <rx_event+0xa8>)
		if (++head > RX_NUM) head = 0;
    1a88:	bf88      	it	hi
    1a8a:	4613      	movhi	r3, r2
		rx_index[i] = 0;
    1a8c:	f826 2015 	strh.w	r2, [r6, r5, lsl #1]
		rx_list[head] = i;
		rx_head = head;
    1a90:	bf98      	it	ls
    1a92:	b2da      	uxtbls	r2, r3
		rx_list[head] = i;
    1a94:	54c5      	strb	r5, [r0, r3]
		rx_available += len;
    1a96:	4b16      	ldr	r3, [pc, #88]	; (1af0 <rx_event+0xac>)
		rx_head = head;
    1a98:	700a      	strb	r2, [r1, #0]
		rx_available += len;
    1a9a:	681a      	ldr	r2, [r3, #0]
    1a9c:	4414      	add	r4, r2
    1a9e:	601c      	str	r4, [r3, #0]
		// TODO: trigger serialEvent
	} else {
		// received a zero length packet
		rx_queue_transfer(i);
	}
}
    1aa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		rx_queue_transfer(i);
    1aa4:	4628      	mov	r0, r5
}
    1aa6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		rx_queue_transfer(i);
    1aaa:	f7ff bf9b 	b.w	19e4 <rx_queue_transfer>
				memcpy(rx_buffer + ii * CDC_RX_SIZE_480 + count,
    1aae:	eb07 2048 	add.w	r0, r7, r8, lsl #9
    1ab2:	4910      	ldr	r1, [pc, #64]	; (1af4 <rx_event+0xb0>)
    1ab4:	4622      	mov	r2, r4
				rx_count[ii] = count + len;
    1ab6:	4427      	add	r7, r4
				memcpy(rx_buffer + ii * CDC_RX_SIZE_480 + count,
    1ab8:	4408      	add	r0, r1
    1aba:	eb01 2145 	add.w	r1, r1, r5, lsl #9
    1abe:	f7ff f917 	bl	cf0 <memcpy>
				rx_available += len;
    1ac2:	4a0b      	ldr	r2, [pc, #44]	; (1af0 <rx_event+0xac>)
				rx_queue_transfer(i);
    1ac4:	4628      	mov	r0, r5
				rx_count[ii] = count + len;
    1ac6:	f826 7018 	strh.w	r7, [r6, r8, lsl #1]
				rx_available += len;
    1aca:	6813      	ldr	r3, [r2, #0]
    1acc:	4423      	add	r3, r4
}
    1ace:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
				rx_available += len;
    1ad2:	6013      	str	r3, [r2, #0]
				rx_queue_transfer(i);
    1ad4:	f7ff bf86 	b.w	19e4 <rx_queue_transfer>
    1ad8:	20001154 	.word	0x20001154
    1adc:	2000115e 	.word	0x2000115e
    1ae0:	2000115f 	.word	0x2000115f
    1ae4:	200010ec 	.word	0x200010ec
    1ae8:	2000110c 	.word	0x2000110c
    1aec:	200010fc 	.word	0x200010fc
    1af0:	200010e8 	.word	0x200010e8
    1af4:	20200080 	.word	0x20200080

00001af8 <usb_serial_flush_callback>:
	tx_noautoflush = 0;
}

static void usb_serial_flush_callback(void)
{
	if (tx_noautoflush) return;
    1af8:	4b1d      	ldr	r3, [pc, #116]	; (1b70 <usb_serial_flush_callback+0x78>)
    1afa:	781a      	ldrb	r2, [r3, #0]
    1afc:	2a00      	cmp	r2, #0
    1afe:	d136      	bne.n	1b6e <usb_serial_flush_callback+0x76>
	if (!usb_configuration) return;
    1b00:	f002 03ff 	and.w	r3, r2, #255	; 0xff
    1b04:	4a1b      	ldr	r2, [pc, #108]	; (1b74 <usb_serial_flush_callback+0x7c>)
    1b06:	7812      	ldrb	r2, [r2, #0]
    1b08:	b38a      	cbz	r2, 1b6e <usb_serial_flush_callback+0x76>
{
    1b0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (tx_available == 0) return;
    1b0e:	4d1a      	ldr	r5, [pc, #104]	; (1b78 <usb_serial_flush_callback+0x80>)
    1b10:	882a      	ldrh	r2, [r5, #0]
    1b12:	b352      	cbz	r2, 1b6a <usb_serial_flush_callback+0x72>
	//printf("flush callback, %d bytes\n", TX_SIZE - tx_available);
	transfer_t *xfer = tx_transfer + tx_head;
    1b14:	4e19      	ldr	r6, [pc, #100]	; (1b7c <usb_serial_flush_callback+0x84>)
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
	uint32_t txnum = TX_SIZE - tx_available;
    1b16:	f5c2 6800 	rsb	r8, r2, #2048	; 0x800
	transfer_t *xfer = tx_transfer + tx_head;
    1b1a:	4f19      	ldr	r7, [pc, #100]	; (1b80 <usb_serial_flush_callback+0x88>)
    1b1c:	7832      	ldrb	r2, [r6, #0]
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    1b1e:	4c19      	ldr	r4, [pc, #100]	; (1b84 <usb_serial_flush_callback+0x8c>)
	transfer_t *xfer = tx_transfer + tx_head;
    1b20:	eb07 1742 	add.w	r7, r7, r2, lsl #5
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    1b24:	eb04 24c2 	add.w	r4, r4, r2, lsl #11
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    1b28:	4642      	mov	r2, r8
    1b2a:	4638      	mov	r0, r7
    1b2c:	4621      	mov	r1, r4
    1b2e:	f7ff fee1 	bl	18f4 <usb_prepare_transfer>
	uint32_t end_addr = (uint32_t)addr + size;
    1b32:	eb04 0208 	add.w	r2, r4, r8
	asm("dsb");
    1b36:	f3bf 8f4f 	dsb	sy
		SCB_CACHE_DCCIMVAC = location;
    1b3a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    1b3e:	f8c3 4f70 	str.w	r4, [r3, #3952]	; 0xf70
		location += 32;
    1b42:	3420      	adds	r4, #32
	} while (location < end_addr);
    1b44:	42a2      	cmp	r2, r4
    1b46:	d8fa      	bhi.n	1b3e <usb_serial_flush_callback+0x46>
	asm("dsb");
    1b48:	f3bf 8f4f 	dsb	sy
	asm("isb");
    1b4c:	f3bf 8f6f 	isb	sy
	arm_dcache_flush_delete(txbuf, txnum);
	usb_transmit(CDC_TX_ENDPOINT, xfer);
    1b50:	2004      	movs	r0, #4
    1b52:	4639      	mov	r1, r7
    1b54:	f7ff fee6 	bl	1924 <usb_transmit>
	if (++tx_head >= TX_NUM) tx_head = 0;
    1b58:	7833      	ldrb	r3, [r6, #0]
    1b5a:	3301      	adds	r3, #1
    1b5c:	b2db      	uxtb	r3, r3
    1b5e:	2b03      	cmp	r3, #3
    1b60:	bf88      	it	hi
    1b62:	2300      	movhi	r3, #0
    1b64:	7033      	strb	r3, [r6, #0]
	tx_available = 0;
    1b66:	2300      	movs	r3, #0
    1b68:	802b      	strh	r3, [r5, #0]
}
    1b6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1b6e:	4770      	bx	lr
    1b70:	20001164 	.word	0x20001164
    1b74:	20001166 	.word	0x20001166
    1b78:	20001156 	.word	0x20001156
    1b7c:	20001163 	.word	0x20001163
    1b80:	20001000 	.word	0x20001000
    1b84:	20201080 	.word	0x20201080

00001b88 <usb_serial_write.part.0>:
int usb_serial_write(const void *buffer, uint32_t size)
    1b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1b8c:	b085      	sub	sp, #20
	while (size > 0) {
    1b8e:	e9cd 1001 	strd	r1, r0, [sp, #4]
    1b92:	2900      	cmp	r1, #0
    1b94:	f000 80bf 	beq.w	1d16 <usb_serial_write.part.0+0x18e>
	uint32_t sent=0;
    1b98:	2300      	movs	r3, #0
    1b9a:	4c60      	ldr	r4, [pc, #384]	; (1d1c <usb_serial_write.part.0+0x194>)
    1b9c:	f8df 8198 	ldr.w	r8, [pc, #408]	; 1d38 <usb_serial_write.part.0+0x1b0>
    1ba0:	f8df a198 	ldr.w	sl, [pc, #408]	; 1d3c <usb_serial_write.part.0+0x1b4>
				wait_begin_at = systick_millis_count;
    1ba4:	4f5e      	ldr	r7, [pc, #376]	; (1d20 <usb_serial_write.part.0+0x198>)
	uint32_t sent=0;
    1ba6:	9300      	str	r3, [sp, #0]
		tx_noautoflush = 1;
    1ba8:	2301      	movs	r3, #1
		transfer_t *xfer = tx_transfer + tx_head;
    1baa:	4a5e      	ldr	r2, [pc, #376]	; (1d24 <usb_serial_write.part.0+0x19c>)
		tx_noautoflush = 1;
    1bac:	7023      	strb	r3, [r4, #0]
		transfer_t *xfer = tx_transfer + tx_head;
    1bae:	4b5e      	ldr	r3, [pc, #376]	; (1d28 <usb_serial_write.part.0+0x1a0>)
    1bb0:	7819      	ldrb	r1, [r3, #0]
		while (!tx_available) {
    1bb2:	f8b8 3000 	ldrh.w	r3, [r8]
		transfer_t *xfer = tx_transfer + tx_head;
    1bb6:	eb02 1941 	add.w	r9, r2, r1, lsl #5
		while (!tx_available) {
    1bba:	2b00      	cmp	r3, #0
    1bbc:	f040 80a7 	bne.w	1d0e <usb_serial_write.part.0+0x186>
		uint32_t wait_begin_at=0;
    1bc0:	461e      	mov	r6, r3
		int waiting=0;
    1bc2:	461d      	mov	r5, r3
			tx_noautoflush = 0;
    1bc4:	469b      	mov	fp, r3
			uint32_t status = usb_transfer_status(xfer);
    1bc6:	4648      	mov	r0, r9
    1bc8:	f7ff fece 	bl	1968 <usb_transfer_status>
			if (!(status & 0x80)) {
    1bcc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
    1bd0:	f000 808c 	beq.w	1cec <usb_serial_write.part.0+0x164>
			asm("dsb" ::: "memory");
    1bd4:	f3bf 8f4f 	dsb	sy
			if (transmit_previous_timeout) return sent;
    1bd8:	f89a 3000 	ldrb.w	r3, [sl]
			tx_noautoflush = 0;
    1bdc:	f884 b000 	strb.w	fp, [r4]
			if (!waiting) {
    1be0:	b905      	cbnz	r5, 1be4 <usb_serial_write.part.0+0x5c>
				wait_begin_at = systick_millis_count;
    1be2:	683e      	ldr	r6, [r7, #0]
			if (transmit_previous_timeout) return sent;
    1be4:	2b00      	cmp	r3, #0
    1be6:	d17d      	bne.n	1ce4 <usb_serial_write.part.0+0x15c>
			if (systick_millis_count - wait_begin_at > TX_TIMEOUT_MSEC) {
    1be8:	683b      	ldr	r3, [r7, #0]
    1bea:	1b9b      	subs	r3, r3, r6
    1bec:	2b78      	cmp	r3, #120	; 0x78
    1bee:	f200 8087 	bhi.w	1d00 <usb_serial_write.part.0+0x178>
			if (!usb_configuration) return sent;
    1bf2:	4b4e      	ldr	r3, [pc, #312]	; (1d2c <usb_serial_write.part.0+0x1a4>)
    1bf4:	781b      	ldrb	r3, [r3, #0]
    1bf6:	2b00      	cmp	r3, #0
    1bf8:	d074      	beq.n	1ce4 <usb_serial_write.part.0+0x15c>
			yield();
    1bfa:	f000 fa9d 	bl	2138 <yield>
			tx_noautoflush = 1;
    1bfe:	2201      	movs	r2, #1
		while (!tx_available) {
    1c00:	f8b8 3000 	ldrh.w	r3, [r8]
    1c04:	4615      	mov	r5, r2
			tx_noautoflush = 1;
    1c06:	7022      	strb	r2, [r4, #0]
		while (!tx_available) {
    1c08:	2b00      	cmp	r3, #0
    1c0a:	d0dc      	beq.n	1bc6 <usb_serial_write.part.0+0x3e>
		uint8_t *txdata = txbuffer + (tx_head * TX_SIZE) + (TX_SIZE - tx_available);
    1c0c:	4a46      	ldr	r2, [pc, #280]	; (1d28 <usb_serial_write.part.0+0x1a0>)
    1c0e:	f5c3 6000 	rsb	r0, r3, #2048	; 0x800
    1c12:	7811      	ldrb	r1, [r2, #0]
    1c14:	461a      	mov	r2, r3
    1c16:	eb00 20c1 	add.w	r0, r0, r1, lsl #11
    1c1a:	4d45      	ldr	r5, [pc, #276]	; (1d30 <usb_serial_write.part.0+0x1a8>)
    1c1c:	02c9      	lsls	r1, r1, #11
    1c1e:	4428      	add	r0, r5
		if (size >= tx_available) {
    1c20:	9d01      	ldr	r5, [sp, #4]
    1c22:	4295      	cmp	r5, r2
    1c24:	d217      	bcs.n	1c56 <usb_serial_write.part.0+0xce>
			memcpy(txdata, data, size);
    1c26:	9303      	str	r3, [sp, #12]
    1c28:	e9dd 5101 	ldrd	r5, r1, [sp, #4]
    1c2c:	462a      	mov	r2, r5
    1c2e:	f7ff f85f 	bl	cf0 <memcpy>
			tx_available -= size;
    1c32:	9b03      	ldr	r3, [sp, #12]
	USB1_GPTIMER0CTRL = USB_GPTIMERCTRL_GPTRUN | USB_GPTIMERCTRL_GPTRST;
    1c34:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
			tx_available -= size;
    1c38:	1b5b      	subs	r3, r3, r5
    1c3a:	f8a8 3000 	strh.w	r3, [r8]
	USB1_GPTIMER0CTRL = USB_GPTIMERCTRL_GPTRUN | USB_GPTIMERCTRL_GPTRST;
    1c3e:	4b3d      	ldr	r3, [pc, #244]	; (1d34 <usb_serial_write.part.0+0x1ac>)
    1c40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		asm("dsb" ::: "memory");
    1c44:	f3bf 8f4f 	dsb	sy
			sent += size;
    1c48:	9800      	ldr	r0, [sp, #0]
		tx_noautoflush = 0;
    1c4a:	2300      	movs	r3, #0
			sent += size;
    1c4c:	4428      	add	r0, r5
		tx_noautoflush = 0;
    1c4e:	7023      	strb	r3, [r4, #0]
}
    1c50:	b005      	add	sp, #20
    1c52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    1c56:	4b36      	ldr	r3, [pc, #216]	; (1d30 <usb_serial_write.part.0+0x1a8>)
    1c58:	18cd      	adds	r5, r1, r3
			memcpy(txdata, data, tx_available);
    1c5a:	9902      	ldr	r1, [sp, #8]
    1c5c:	f7ff f848 	bl	cf0 <memcpy>
			usb_prepare_transfer(xfer, txbuf, TX_SIZE, 0);
    1c60:	2300      	movs	r3, #0
    1c62:	f44f 6200 	mov.w	r2, #2048	; 0x800
    1c66:	4629      	mov	r1, r5
    1c68:	4648      	mov	r0, r9
    1c6a:	f7ff fe43 	bl	18f4 <usb_prepare_transfer>
	asm("dsb");
    1c6e:	f3bf 8f4f 	dsb	sy
    1c72:	f105 0220 	add.w	r2, r5, #32
	uint32_t end_addr = (uint32_t)addr + size;
    1c76:	f505 6300 	add.w	r3, r5, #2048	; 0x800
    1c7a:	4293      	cmp	r3, r2
    1c7c:	bf34      	ite	cc
    1c7e:	2301      	movcc	r3, #1
    1c80:	2340      	movcs	r3, #64	; 0x40
		SCB_CACHE_DCCIMVAC = location;
    1c82:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
    1c86:	eb05 1343 	add.w	r3, r5, r3, lsl #5
    1c8a:	f8c2 5f70 	str.w	r5, [r2, #3952]	; 0xf70
		location += 32;
    1c8e:	3520      	adds	r5, #32
	} while (location < end_addr);
    1c90:	42ab      	cmp	r3, r5
    1c92:	d1fa      	bne.n	1c8a <usb_serial_write.part.0+0x102>
	asm("dsb");
    1c94:	f3bf 8f4f 	dsb	sy
	asm("isb");
    1c98:	f3bf 8f6f 	isb	sy
			usb_transmit(CDC_TX_ENDPOINT, xfer);
    1c9c:	2004      	movs	r0, #4
    1c9e:	4649      	mov	r1, r9
    1ca0:	f7ff fe40 	bl	1924 <usb_transmit>
			if (++tx_head >= TX_NUM) tx_head = 0;
    1ca4:	4a20      	ldr	r2, [pc, #128]	; (1d28 <usb_serial_write.part.0+0x1a0>)
    1ca6:	7813      	ldrb	r3, [r2, #0]
    1ca8:	3301      	adds	r3, #1
    1caa:	b2db      	uxtb	r3, r3
    1cac:	2b03      	cmp	r3, #3
    1cae:	bf84      	itt	hi
    1cb0:	2300      	movhi	r3, #0
    1cb2:	4a1d      	ldrhi	r2, [pc, #116]	; (1d28 <usb_serial_write.part.0+0x1a0>)
    1cb4:	7013      	strb	r3, [r2, #0]
			size -= tx_available;
    1cb6:	f8b8 3000 	ldrh.w	r3, [r8]
    1cba:	9a01      	ldr	r2, [sp, #4]
    1cbc:	1ad1      	subs	r1, r2, r3
			sent += tx_available;
    1cbe:	9a00      	ldr	r2, [sp, #0]
    1cc0:	441a      	add	r2, r3
			size -= tx_available;
    1cc2:	9101      	str	r1, [sp, #4]
			sent += tx_available;
    1cc4:	9200      	str	r2, [sp, #0]
			data += tx_available;
    1cc6:	9a02      	ldr	r2, [sp, #8]
    1cc8:	441a      	add	r2, r3
			tx_available = 0;
    1cca:	2300      	movs	r3, #0
			data += tx_available;
    1ccc:	9202      	str	r2, [sp, #8]
	USB1_GPTIMER0CTRL = 0;
    1cce:	4a19      	ldr	r2, [pc, #100]	; (1d34 <usb_serial_write.part.0+0x1ac>)
			tx_available = 0;
    1cd0:	f8a8 3000 	strh.w	r3, [r8]
	USB1_GPTIMER0CTRL = 0;
    1cd4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
		asm("dsb" ::: "memory");
    1cd8:	f3bf 8f4f 	dsb	sy
		tx_noautoflush = 0;
    1cdc:	7023      	strb	r3, [r4, #0]
	while (size > 0) {
    1cde:	2900      	cmp	r1, #0
    1ce0:	f47f af62 	bne.w	1ba8 <usb_serial_write.part.0+0x20>
	return sent;
    1ce4:	9800      	ldr	r0, [sp, #0]
}
    1ce6:	b005      	add	sp, #20
    1ce8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				tx_available = TX_SIZE;
    1cec:	f44f 6200 	mov.w	r2, #2048	; 0x800
		uint8_t *txdata = txbuffer + (tx_head * TX_SIZE) + (TX_SIZE - tx_available);
    1cf0:	4b0d      	ldr	r3, [pc, #52]	; (1d28 <usb_serial_write.part.0+0x1a0>)
				transmit_previous_timeout = 0;
    1cf2:	f88a 0000 	strb.w	r0, [sl]
		uint8_t *txdata = txbuffer + (tx_head * TX_SIZE) + (TX_SIZE - tx_available);
    1cf6:	7819      	ldrb	r1, [r3, #0]
				break;
    1cf8:	4613      	mov	r3, r2
				tx_available = TX_SIZE;
    1cfa:	f8a8 2000 	strh.w	r2, [r8]
				break;
    1cfe:	e78a      	b.n	1c16 <usb_serial_write.part.0+0x8e>
				transmit_previous_timeout = 1;
    1d00:	2301      	movs	r3, #1
				return sent;
    1d02:	9800      	ldr	r0, [sp, #0]
				transmit_previous_timeout = 1;
    1d04:	f88a 3000 	strb.w	r3, [sl]
}
    1d08:	b005      	add	sp, #20
    1d0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		uint8_t *txdata = txbuffer + (tx_head * TX_SIZE) + (TX_SIZE - tx_available);
    1d0e:	461a      	mov	r2, r3
    1d10:	f5c3 6000 	rsb	r0, r3, #2048	; 0x800
    1d14:	e77f      	b.n	1c16 <usb_serial_write.part.0+0x8e>
	while (size > 0) {
    1d16:	9801      	ldr	r0, [sp, #4]
	return sent;
    1d18:	e7e5      	b.n	1ce6 <usb_serial_write.part.0+0x15e>
    1d1a:	bf00      	nop
    1d1c:	20001164 	.word	0x20001164
    1d20:	20001138 	.word	0x20001138
    1d24:	20001000 	.word	0x20001000
    1d28:	20001163 	.word	0x20001163
    1d2c:	20001166 	.word	0x20001166
    1d30:	20201080 	.word	0x20201080
    1d34:	402e0000 	.word	0x402e0000
    1d38:	20001156 	.word	0x20001156
    1d3c:	20001161 	.word	0x20001161

00001d40 <usb_serial_reset>:
}
    1d40:	4770      	bx	lr
    1d42:	bf00      	nop

00001d44 <usb_serial_configure>:
	if (usb_high_speed) {
    1d44:	4b2d      	ldr	r3, [pc, #180]	; (1dfc <usb_serial_configure+0xb8>)
	memset(tx_transfer, 0, sizeof(tx_transfer));
    1d46:	2100      	movs	r1, #0
    1d48:	2280      	movs	r2, #128	; 0x80
    1d4a:	482d      	ldr	r0, [pc, #180]	; (1e00 <usb_serial_configure+0xbc>)
{
    1d4c:	b570      	push	{r4, r5, r6, lr}
	if (usb_high_speed) {
    1d4e:	781b      	ldrb	r3, [r3, #0]
	tx_head = 0;
    1d50:	2400      	movs	r4, #0
		tx_packet_size = CDC_TX_SIZE_480;
    1d52:	4d2c      	ldr	r5, [pc, #176]	; (1e04 <usb_serial_configure+0xc0>)
	if (usb_high_speed) {
    1d54:	428b      	cmp	r3, r1
		rx_packet_size = CDC_RX_SIZE_480;
    1d56:	4e2c      	ldr	r6, [pc, #176]	; (1e08 <usb_serial_configure+0xc4>)
	if (usb_high_speed) {
    1d58:	bf0c      	ite	eq
    1d5a:	2340      	moveq	r3, #64	; 0x40
    1d5c:	f44f 7300 	movne.w	r3, #512	; 0x200
		tx_packet_size = CDC_TX_SIZE_480;
    1d60:	802b      	strh	r3, [r5, #0]
		rx_packet_size = CDC_RX_SIZE_480;
    1d62:	8033      	strh	r3, [r6, #0]
	memset(tx_transfer, 0, sizeof(tx_transfer));
    1d64:	f000 fc96 	bl	2694 <memset>
	tx_head = 0;
    1d68:	4a28      	ldr	r2, [pc, #160]	; (1e0c <usb_serial_configure+0xc8>)
	memset(rx_transfer, 0, sizeof(rx_transfer));
    1d6a:	4621      	mov	r1, r4
	tx_available = 0;
    1d6c:	4b28      	ldr	r3, [pc, #160]	; (1e10 <usb_serial_configure+0xcc>)
	tx_head = 0;
    1d6e:	7014      	strb	r4, [r2, #0]
	memset(rx_transfer, 0, sizeof(rx_transfer));
    1d70:	f44f 7280 	mov.w	r2, #256	; 0x100
    1d74:	4827      	ldr	r0, [pc, #156]	; (1e14 <usb_serial_configure+0xd0>)
	tx_available = 0;
    1d76:	801c      	strh	r4, [r3, #0]
	memset(rx_transfer, 0, sizeof(rx_transfer));
    1d78:	f000 fc8c 	bl	2694 <memset>
	memset(rx_count, 0, sizeof(rx_count));
    1d7c:	4a26      	ldr	r2, [pc, #152]	; (1e18 <usb_serial_configure+0xd4>)
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    1d7e:	2110      	movs	r1, #16
	memset(rx_index, 0, sizeof(rx_index));
    1d80:	4b26      	ldr	r3, [pc, #152]	; (1e1c <usb_serial_configure+0xd8>)
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    1d82:	2002      	movs	r0, #2
	memset(rx_count, 0, sizeof(rx_count));
    1d84:	e9c2 4400 	strd	r4, r4, [r2]
    1d88:	e9c2 4402 	strd	r4, r4, [r2, #8]
	rx_head = 0;
    1d8c:	4a24      	ldr	r2, [pc, #144]	; (1e20 <usb_serial_configure+0xdc>)
	memset(rx_index, 0, sizeof(rx_index));
    1d8e:	e9c3 4400 	strd	r4, r4, [r3]
	rx_head = 0;
    1d92:	7014      	strb	r4, [r2, #0]
	rx_available = 0;
    1d94:	4a23      	ldr	r2, [pc, #140]	; (1e24 <usb_serial_configure+0xe0>)
	memset(rx_index, 0, sizeof(rx_index));
    1d96:	e9c3 4402 	strd	r4, r4, [r3, #8]
	rx_tail = 0;
    1d9a:	4b23      	ldr	r3, [pc, #140]	; (1e28 <usb_serial_configure+0xe4>)
    1d9c:	701c      	strb	r4, [r3, #0]
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    1d9e:	4623      	mov	r3, r4
	rx_available = 0;
    1da0:	6014      	str	r4, [r2, #0]
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    1da2:	4622      	mov	r2, r4
    1da4:	f7ff fd74 	bl	1890 <usb_config_tx>
	usb_config_rx(CDC_RX_ENDPOINT, rx_packet_size, 0, rx_event);
    1da8:	4622      	mov	r2, r4
    1daa:	8831      	ldrh	r1, [r6, #0]
    1dac:	2003      	movs	r0, #3
    1dae:	4b1f      	ldr	r3, [pc, #124]	; (1e2c <usb_serial_configure+0xe8>)
    1db0:	f7ff fd3c 	bl	182c <usb_config_rx>
	usb_config_tx(CDC_TX_ENDPOINT, tx_packet_size, 1, NULL);
    1db4:	4623      	mov	r3, r4
    1db6:	2201      	movs	r2, #1
    1db8:	8829      	ldrh	r1, [r5, #0]
    1dba:	2004      	movs	r0, #4
    1dbc:	f7ff fd68 	bl	1890 <usb_config_tx>
	for (i=0; i < RX_NUM; i++) rx_queue_transfer(i);
    1dc0:	4620      	mov	r0, r4
    1dc2:	3401      	adds	r4, #1
    1dc4:	f7ff fe0e 	bl	19e4 <rx_queue_transfer>
    1dc8:	2c08      	cmp	r4, #8
    1dca:	d1f9      	bne.n	1dc0 <usb_serial_configure+0x7c>
	USB1_GPTIMER0CTRL = 0;
    1dcc:	4b18      	ldr	r3, [pc, #96]	; (1e30 <usb_serial_configure+0xec>)
    1dce:	2100      	movs	r1, #0
	USB1_GPTIMER0LD = microseconds - 1;
    1dd0:	224a      	movs	r2, #74	; 0x4a
	usb_timer0_callback = callback;
    1dd2:	4818      	ldr	r0, [pc, #96]	; (1e34 <usb_serial_configure+0xf0>)
    1dd4:	4c18      	ldr	r4, [pc, #96]	; (1e38 <usb_serial_configure+0xf4>)
    1dd6:	6004      	str	r4, [r0, #0]
	USB1_GPTIMER0CTRL = 0;
    1dd8:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	USB1_GPTIMER0LD = microseconds - 1;
    1ddc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	USB1_USBINTR |= USB_USBINTR_TIE0;
    1de0:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
	if (serialEvent) yield_active_check_flags |= YIELD_CHECK_USB_SERIAL;
    1de4:	4915      	ldr	r1, [pc, #84]	; (1e3c <usb_serial_configure+0xf8>)
	USB1_USBINTR |= USB_USBINTR_TIE0;
    1de6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    1dea:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
	if (serialEvent) yield_active_check_flags |= YIELD_CHECK_USB_SERIAL;
    1dee:	b121      	cbz	r1, 1dfa <usb_serial_configure+0xb6>
    1df0:	4a13      	ldr	r2, [pc, #76]	; (1e40 <usb_serial_configure+0xfc>)
    1df2:	7813      	ldrb	r3, [r2, #0]
    1df4:	f043 0301 	orr.w	r3, r3, #1
    1df8:	7013      	strb	r3, [r2, #0]
}
    1dfa:	bd70      	pop	{r4, r5, r6, pc}
    1dfc:	20001167 	.word	0x20001167
    1e00:	20001000 	.word	0x20001000
    1e04:	20001158 	.word	0x20001158
    1e08:	20001154 	.word	0x20001154
    1e0c:	20001163 	.word	0x20001163
    1e10:	20001156 	.word	0x20001156
    1e14:	20000f00 	.word	0x20000f00
    1e18:	200010ec 	.word	0x200010ec
    1e1c:	200010fc 	.word	0x200010fc
    1e20:	2000115e 	.word	0x2000115e
    1e24:	200010e8 	.word	0x200010e8
    1e28:	2000115f 	.word	0x2000115f
    1e2c:	00001a45 	.word	0x00001a45
    1e30:	402e0000 	.word	0x402e0000
    1e34:	2000114c 	.word	0x2000114c
    1e38:	00001af9 	.word	0x00001af9
    1e3c:	00000000 	.word	0x00000000
    1e40:	20001169 	.word	0x20001169

00001e44 <usb_serial_read>:
{
    1e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	NVIC_DISABLE_IRQ(IRQ_USB1);
    1e48:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    1e4c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
	uint32_t tail = rx_tail;
    1e50:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 1f1c <usb_serial_read+0xd8>
{
    1e54:	b083      	sub	sp, #12
	NVIC_DISABLE_IRQ(IRQ_USB1);
    1e56:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
	while (count < size && tail != rx_head) {
    1e5a:	468b      	mov	fp, r1
	uint32_t tail = rx_tail;
    1e5c:	f89a 4000 	ldrb.w	r4, [sl]
	while (count < size && tail != rx_head) {
    1e60:	2900      	cmp	r1, #0
    1e62:	d04f      	beq.n	1f04 <usb_serial_read+0xc0>
    1e64:	4680      	mov	r8, r0
    1e66:	b2e4      	uxtb	r4, r4
	uint32_t count=0;
    1e68:	2700      	movs	r7, #0
		uint32_t avail = rx_count[i] - rx_index[i];
    1e6a:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 1f20 <usb_serial_read+0xdc>
	while (count < size && tail != rx_head) {
    1e6e:	4b26      	ldr	r3, [pc, #152]	; (1f08 <usb_serial_read+0xc4>)
		uint32_t len = size - count;
    1e70:	ebab 0207 	sub.w	r2, fp, r7
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    1e74:	4925      	ldr	r1, [pc, #148]	; (1f0c <usb_serial_read+0xc8>)
	while (count < size && tail != rx_head) {
    1e76:	781b      	ldrb	r3, [r3, #0]
    1e78:	42a3      	cmp	r3, r4
		if (++tail > RX_NUM) tail = 0;
    1e7a:	f104 0401 	add.w	r4, r4, #1
	while (count < size && tail != rx_head) {
    1e7e:	d03f      	beq.n	1f00 <usb_serial_read+0xbc>
		if (++tail > RX_NUM) tail = 0;
    1e80:	2c09      	cmp	r4, #9
		uint32_t i = rx_list[tail];
    1e82:	4b23      	ldr	r3, [pc, #140]	; (1f10 <usb_serial_read+0xcc>)
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    1e84:	4640      	mov	r0, r8
		if (++tail > RX_NUM) tail = 0;
    1e86:	bf28      	it	cs
    1e88:	2400      	movcs	r4, #0
		uint32_t i = rx_list[tail];
    1e8a:	5d1e      	ldrb	r6, [r3, r4]
		uint32_t avail = rx_count[i] - rx_index[i];
    1e8c:	f839 c016 	ldrh.w	ip, [r9, r6, lsl #1]
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    1e90:	eb0c 2346 	add.w	r3, ip, r6, lsl #9
    1e94:	4419      	add	r1, r3
		uint32_t avail = rx_count[i] - rx_index[i];
    1e96:	4b1f      	ldr	r3, [pc, #124]	; (1f14 <usb_serial_read+0xd0>)
    1e98:	f833 5016 	ldrh.w	r5, [r3, r6, lsl #1]
    1e9c:	eba5 050c 	sub.w	r5, r5, ip
		if (avail > len) {
    1ea0:	42aa      	cmp	r2, r5
    1ea2:	d21c      	bcs.n	1ede <usb_serial_read+0x9a>
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], len);
    1ea4:	eb0c 2c46 	add.w	ip, ip, r6, lsl #9
    1ea8:	4918      	ldr	r1, [pc, #96]	; (1f0c <usb_serial_read+0xc8>)
			rx_available -= len;
    1eaa:	4c1b      	ldr	r4, [pc, #108]	; (1f18 <usb_serial_read+0xd4>)
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], len);
    1eac:	4461      	add	r1, ip
    1eae:	9201      	str	r2, [sp, #4]
    1eb0:	f7fe ff1e 	bl	cf0 <memcpy>
			rx_available -= len;
    1eb4:	6821      	ldr	r1, [r4, #0]
			rx_index[i] += len;
    1eb6:	f839 5016 	ldrh.w	r5, [r9, r6, lsl #1]
	return count;
    1eba:	4658      	mov	r0, fp
			rx_index[i] += len;
    1ebc:	9a01      	ldr	r2, [sp, #4]
			rx_available -= len;
    1ebe:	eba1 010b 	sub.w	r1, r1, fp
			rx_index[i] += len;
    1ec2:	442a      	add	r2, r5
			rx_available -= len;
    1ec4:	4439      	add	r1, r7
			rx_index[i] += len;
    1ec6:	f829 2016 	strh.w	r2, [r9, r6, lsl #1]
			rx_available -= len;
    1eca:	6021      	str	r1, [r4, #0]
	NVIC_ENABLE_IRQ(IRQ_USB1);
    1ecc:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    1ed0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    1ed4:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
}
    1ed8:	b003      	add	sp, #12
    1eda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    1ede:	462a      	mov	r2, r5
			count += avail;
    1ee0:	442f      	add	r7, r5
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    1ee2:	f7fe ff05 	bl	cf0 <memcpy>
			rx_available -= avail;
    1ee6:	490c      	ldr	r1, [pc, #48]	; (1f18 <usb_serial_read+0xd4>)
			rx_tail = tail;
    1ee8:	b2e3      	uxtb	r3, r4
			rx_queue_transfer(i);
    1eea:	4630      	mov	r0, r6
			rx_available -= avail;
    1eec:	680a      	ldr	r2, [r1, #0]
			p += avail;
    1eee:	44a8      	add	r8, r5
			rx_available -= avail;
    1ef0:	1b52      	subs	r2, r2, r5
    1ef2:	600a      	str	r2, [r1, #0]
			rx_tail = tail;
    1ef4:	f88a 3000 	strb.w	r3, [sl]
			rx_queue_transfer(i);
    1ef8:	f7ff fd74 	bl	19e4 <rx_queue_transfer>
	while (count < size && tail != rx_head) {
    1efc:	45bb      	cmp	fp, r7
    1efe:	d8b6      	bhi.n	1e6e <usb_serial_read+0x2a>
	return count;
    1f00:	4638      	mov	r0, r7
    1f02:	e7e3      	b.n	1ecc <usb_serial_read+0x88>
	while (count < size && tail != rx_head) {
    1f04:	4608      	mov	r0, r1
    1f06:	e7e1      	b.n	1ecc <usb_serial_read+0x88>
    1f08:	2000115e 	.word	0x2000115e
    1f0c:	20200080 	.word	0x20200080
    1f10:	2000110c 	.word	0x2000110c
    1f14:	200010ec 	.word	0x200010ec
    1f18:	200010e8 	.word	0x200010e8
    1f1c:	2000115f 	.word	0x2000115f
    1f20:	200010fc 	.word	0x200010fc

00001f24 <usb_serial_peekchar>:
	if (tail == rx_head) return -1;
    1f24:	4b0b      	ldr	r3, [pc, #44]	; (1f54 <usb_serial_peekchar+0x30>)
	uint32_t tail = rx_tail;
    1f26:	4a0c      	ldr	r2, [pc, #48]	; (1f58 <usb_serial_peekchar+0x34>)
    1f28:	7812      	ldrb	r2, [r2, #0]
	if (tail == rx_head) return -1;
    1f2a:	7819      	ldrb	r1, [r3, #0]
	uint32_t tail = rx_tail;
    1f2c:	b2d3      	uxtb	r3, r2
	if (tail == rx_head) return -1;
    1f2e:	428a      	cmp	r2, r1
    1f30:	d00d      	beq.n	1f4e <usb_serial_peekchar+0x2a>
	if (++tail > RX_NUM) tail = 0;
    1f32:	3301      	adds	r3, #1
	uint32_t i = rx_list[tail];
    1f34:	4809      	ldr	r0, [pc, #36]	; (1f5c <usb_serial_peekchar+0x38>)
	return rx_buffer[i * CDC_RX_SIZE_480 + rx_index[i]];
    1f36:	4a0a      	ldr	r2, [pc, #40]	; (1f60 <usb_serial_peekchar+0x3c>)
	if (++tail > RX_NUM) tail = 0;
    1f38:	2b09      	cmp	r3, #9
	return rx_buffer[i * CDC_RX_SIZE_480 + rx_index[i]];
    1f3a:	490a      	ldr	r1, [pc, #40]	; (1f64 <usb_serial_peekchar+0x40>)
	if (++tail > RX_NUM) tail = 0;
    1f3c:	bf28      	it	cs
    1f3e:	2300      	movcs	r3, #0
	uint32_t i = rx_list[tail];
    1f40:	5cc3      	ldrb	r3, [r0, r3]
	return rx_buffer[i * CDC_RX_SIZE_480 + rx_index[i]];
    1f42:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
    1f46:	eb02 2343 	add.w	r3, r2, r3, lsl #9
    1f4a:	5c58      	ldrb	r0, [r3, r1]
    1f4c:	4770      	bx	lr
	if (tail == rx_head) return -1;
    1f4e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    1f52:	4770      	bx	lr
    1f54:	2000115e 	.word	0x2000115e
    1f58:	2000115f 	.word	0x2000115f
    1f5c:	2000110c 	.word	0x2000110c
    1f60:	20200080 	.word	0x20200080
    1f64:	200010fc 	.word	0x200010fc

00001f68 <usb_serial_available>:
	uint32_t n = rx_available;
    1f68:	4b04      	ldr	r3, [pc, #16]	; (1f7c <usb_serial_available+0x14>)
{
    1f6a:	b510      	push	{r4, lr}
	uint32_t n = rx_available;
    1f6c:	681c      	ldr	r4, [r3, #0]
	if (n == 0) yield();
    1f6e:	b10c      	cbz	r4, 1f74 <usb_serial_available+0xc>
}
    1f70:	4620      	mov	r0, r4
    1f72:	bd10      	pop	{r4, pc}
	if (n == 0) yield();
    1f74:	f000 f8e0 	bl	2138 <yield>
}
    1f78:	4620      	mov	r0, r4
    1f7a:	bd10      	pop	{r4, pc}
    1f7c:	200010e8 	.word	0x200010e8

00001f80 <usb_serial_flush_input>:
{
    1f80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint32_t tail = rx_tail;
    1f84:	4e14      	ldr	r6, [pc, #80]	; (1fd8 <usb_serial_flush_input+0x58>)
	while (tail != rx_head) {
    1f86:	4d15      	ldr	r5, [pc, #84]	; (1fdc <usb_serial_flush_input+0x5c>)
	uint32_t tail = rx_tail;
    1f88:	7833      	ldrb	r3, [r6, #0]
	while (tail != rx_head) {
    1f8a:	782a      	ldrb	r2, [r5, #0]
    1f8c:	4293      	cmp	r3, r2
    1f8e:	d021      	beq.n	1fd4 <usb_serial_flush_input+0x54>
    1f90:	b2dc      	uxtb	r4, r3
    1f92:	f8df 9050 	ldr.w	r9, [pc, #80]	; 1fe4 <usb_serial_flush_input+0x64>
    1f96:	f8df b050 	ldr.w	fp, [pc, #80]	; 1fe8 <usb_serial_flush_input+0x68>
    1f9a:	f8df 8050 	ldr.w	r8, [pc, #80]	; 1fec <usb_serial_flush_input+0x6c>
    1f9e:	4f10      	ldr	r7, [pc, #64]	; (1fe0 <usb_serial_flush_input+0x60>)
		if (++tail > RX_NUM) tail = 0;
    1fa0:	3401      	adds	r4, #1
    1fa2:	2c08      	cmp	r4, #8
		rx_tail = tail;
    1fa4:	fa5f fa84 	uxtb.w	sl, r4
		if (++tail > RX_NUM) tail = 0;
    1fa8:	d901      	bls.n	1fae <usb_serial_flush_input+0x2e>
    1faa:	2400      	movs	r4, #0
    1fac:	46a2      	mov	sl, r4
		uint32_t i = rx_list[tail];
    1fae:	f819 0004 	ldrb.w	r0, [r9, r4]
		rx_available -= rx_count[i] - rx_index[i];
    1fb2:	f8db 3000 	ldr.w	r3, [fp]
    1fb6:	f838 2010 	ldrh.w	r2, [r8, r0, lsl #1]
    1fba:	f837 1010 	ldrh.w	r1, [r7, r0, lsl #1]
    1fbe:	1a52      	subs	r2, r2, r1
    1fc0:	1a9b      	subs	r3, r3, r2
    1fc2:	f8cb 3000 	str.w	r3, [fp]
		rx_queue_transfer(i);
    1fc6:	f7ff fd0d 	bl	19e4 <rx_queue_transfer>
		rx_tail = tail;
    1fca:	f886 a000 	strb.w	sl, [r6]
	while (tail != rx_head) {
    1fce:	782b      	ldrb	r3, [r5, #0]
    1fd0:	42a3      	cmp	r3, r4
    1fd2:	d1e5      	bne.n	1fa0 <usb_serial_flush_input+0x20>
}
    1fd4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1fd8:	2000115f 	.word	0x2000115f
    1fdc:	2000115e 	.word	0x2000115e
    1fe0:	200010fc 	.word	0x200010fc
    1fe4:	2000110c 	.word	0x2000110c
    1fe8:	200010e8 	.word	0x200010e8
    1fec:	200010ec 	.word	0x200010ec

00001ff0 <usb_serial_getchar>:
{
    1ff0:	b500      	push	{lr}
    1ff2:	b083      	sub	sp, #12
	if (usb_serial_read(&c, 1)) return c;
    1ff4:	2101      	movs	r1, #1
    1ff6:	f10d 0007 	add.w	r0, sp, #7
    1ffa:	f7ff ff23 	bl	1e44 <usb_serial_read>
    1ffe:	b120      	cbz	r0, 200a <usb_serial_getchar+0x1a>
    2000:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
    2004:	b003      	add	sp, #12
    2006:	f85d fb04 	ldr.w	pc, [sp], #4
	return -1;
    200a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    200e:	e7f9      	b.n	2004 <usb_serial_getchar+0x14>

00002010 <usb_serial_putchar>:
	if (!usb_configuration) return 0;
    2010:	4b09      	ldr	r3, [pc, #36]	; (2038 <usb_serial_putchar+0x28>)
{
    2012:	b500      	push	{lr}
    2014:	b083      	sub	sp, #12
	if (!usb_configuration) return 0;
    2016:	781b      	ldrb	r3, [r3, #0]
{
    2018:	f88d 0007 	strb.w	r0, [sp, #7]
	if (!usb_configuration) return 0;
    201c:	b13b      	cbz	r3, 202e <usb_serial_putchar+0x1e>
    201e:	2101      	movs	r1, #1
    2020:	f10d 0007 	add.w	r0, sp, #7
    2024:	f7ff fdb0 	bl	1b88 <usb_serial_write.part.0>
}
    2028:	b003      	add	sp, #12
    202a:	f85d fb04 	ldr.w	pc, [sp], #4
    202e:	f003 00ff 	and.w	r0, r3, #255	; 0xff
    2032:	b003      	add	sp, #12
    2034:	f85d fb04 	ldr.w	pc, [sp], #4
    2038:	20001166 	.word	0x20001166

0000203c <usb_serial_write>:
	if (!usb_configuration) return 0;
    203c:	4b04      	ldr	r3, [pc, #16]	; (2050 <usb_serial_write+0x14>)
    203e:	781b      	ldrb	r3, [r3, #0]
    2040:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    2044:	b10b      	cbz	r3, 204a <usb_serial_write+0xe>
    2046:	f7ff bd9f 	b.w	1b88 <usb_serial_write.part.0>
}
    204a:	4610      	mov	r0, r2
    204c:	4770      	bx	lr
    204e:	bf00      	nop
    2050:	20001166 	.word	0x20001166

00002054 <usb_serial_write_buffer_free>:
{
    2054:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	for (uint32_t i=0; i < TX_NUM; i++) {
    2058:	2400      	movs	r4, #0
	tx_noautoflush = 1;
    205a:	f8df 8044 	ldr.w	r8, [pc, #68]	; 20a0 <usb_serial_write_buffer_free+0x4c>
    205e:	2301      	movs	r3, #1
    2060:	4d0d      	ldr	r5, [pc, #52]	; (2098 <usb_serial_write_buffer_free+0x44>)
	uint32_t sum = 0;
    2062:	4627      	mov	r7, r4
    2064:	4e0d      	ldr	r6, [pc, #52]	; (209c <usb_serial_write_buffer_free+0x48>)
	tx_noautoflush = 1;
    2066:	f888 3000 	strb.w	r3, [r8]
		if (i == tx_head) continue;
    206a:	7833      	ldrb	r3, [r6, #0]
		if (!(usb_transfer_status(tx_transfer + i) & 0x80)) sum += TX_SIZE;
    206c:	4628      	mov	r0, r5
	for (uint32_t i=0; i < TX_NUM; i++) {
    206e:	3520      	adds	r5, #32
		if (i == tx_head) continue;
    2070:	42a3      	cmp	r3, r4
	for (uint32_t i=0; i < TX_NUM; i++) {
    2072:	f104 0401 	add.w	r4, r4, #1
		if (i == tx_head) continue;
    2076:	d005      	beq.n	2084 <usb_serial_write_buffer_free+0x30>
		if (!(usb_transfer_status(tx_transfer + i) & 0x80)) sum += TX_SIZE;
    2078:	f7ff fc76 	bl	1968 <usb_transfer_status>
    207c:	0603      	lsls	r3, r0, #24
    207e:	bf58      	it	pl
    2080:	f507 6700 	addpl.w	r7, r7, #2048	; 0x800
	for (uint32_t i=0; i < TX_NUM; i++) {
    2084:	2c04      	cmp	r4, #4
    2086:	d1f0      	bne.n	206a <usb_serial_write_buffer_free+0x16>
	asm("dsb" ::: "memory");
    2088:	f3bf 8f4f 	dsb	sy
	tx_noautoflush = 0;
    208c:	2300      	movs	r3, #0
}
    208e:	4638      	mov	r0, r7
	tx_noautoflush = 0;
    2090:	f888 3000 	strb.w	r3, [r8]
}
    2094:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2098:	20001000 	.word	0x20001000
    209c:	20001163 	.word	0x20001163
    20a0:	20001164 	.word	0x20001164

000020a4 <usb_serial_flush_output>:
{
    20a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if (!usb_configuration) return;
    20a8:	4b1d      	ldr	r3, [pc, #116]	; (2120 <usb_serial_flush_output+0x7c>)
    20aa:	781b      	ldrb	r3, [r3, #0]
    20ac:	b113      	cbz	r3, 20b4 <usb_serial_flush_output+0x10>
	if (tx_available == 0) return;
    20ae:	4d1d      	ldr	r5, [pc, #116]	; (2124 <usb_serial_flush_output+0x80>)
    20b0:	882a      	ldrh	r2, [r5, #0]
    20b2:	b90a      	cbnz	r2, 20b8 <usb_serial_flush_output+0x14>
}
    20b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	transfer_t *xfer = tx_transfer + tx_head;
    20b8:	4e1b      	ldr	r6, [pc, #108]	; (2128 <usb_serial_flush_output+0x84>)
	uint32_t txnum = TX_SIZE - tx_available;
    20ba:	f5c2 6900 	rsb	r9, r2, #2048	; 0x800
	transfer_t *xfer = tx_transfer + tx_head;
    20be:	491b      	ldr	r1, [pc, #108]	; (212c <usb_serial_flush_output+0x88>)
    20c0:	7833      	ldrb	r3, [r6, #0]
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    20c2:	464a      	mov	r2, r9
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    20c4:	4c1a      	ldr	r4, [pc, #104]	; (2130 <usb_serial_flush_output+0x8c>)
	transfer_t *xfer = tx_transfer + tx_head;
    20c6:	eb01 1843 	add.w	r8, r1, r3, lsl #5
	tx_noautoflush = 1;
    20ca:	4f1a      	ldr	r7, [pc, #104]	; (2134 <usb_serial_flush_output+0x90>)
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    20cc:	eb04 24c3 	add.w	r4, r4, r3, lsl #11
	tx_noautoflush = 1;
    20d0:	2301      	movs	r3, #1
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    20d2:	4640      	mov	r0, r8
	tx_noautoflush = 1;
    20d4:	703b      	strb	r3, [r7, #0]
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    20d6:	4621      	mov	r1, r4
    20d8:	2300      	movs	r3, #0
    20da:	f7ff fc0b 	bl	18f4 <usb_prepare_transfer>
	uint32_t end_addr = (uint32_t)addr + size;
    20de:	eb04 0209 	add.w	r2, r4, r9
	asm("dsb");
    20e2:	f3bf 8f4f 	dsb	sy
		SCB_CACHE_DCCIMVAC = location;
    20e6:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    20ea:	f8c3 4f70 	str.w	r4, [r3, #3952]	; 0xf70
		location += 32;
    20ee:	3420      	adds	r4, #32
	} while (location < end_addr);
    20f0:	42a2      	cmp	r2, r4
    20f2:	d8fa      	bhi.n	20ea <usb_serial_flush_output+0x46>
	asm("dsb");
    20f4:	f3bf 8f4f 	dsb	sy
	asm("isb");
    20f8:	f3bf 8f6f 	isb	sy
	usb_transmit(CDC_TX_ENDPOINT, xfer);
    20fc:	2004      	movs	r0, #4
    20fe:	4641      	mov	r1, r8
    2100:	f7ff fc10 	bl	1924 <usb_transmit>
	if (++tx_head >= TX_NUM) tx_head = 0;
    2104:	7833      	ldrb	r3, [r6, #0]
    2106:	3301      	adds	r3, #1
    2108:	b2db      	uxtb	r3, r3
    210a:	2b03      	cmp	r3, #3
    210c:	bf88      	it	hi
    210e:	2300      	movhi	r3, #0
    2110:	7033      	strb	r3, [r6, #0]
	tx_available = 0;
    2112:	2300      	movs	r3, #0
    2114:	802b      	strh	r3, [r5, #0]
	asm("dsb" ::: "memory");
    2116:	f3bf 8f4f 	dsb	sy
	tx_noautoflush = 0;
    211a:	703b      	strb	r3, [r7, #0]
}
    211c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    2120:	20001166 	.word	0x20001166
    2124:	20001156 	.word	0x20001156
    2128:	20001163 	.word	0x20001163
    212c:	20001000 	.word	0x20001000
    2130:	20201080 	.word	0x20201080
    2134:	20001164 	.word	0x20001164

00002138 <yield>:
uint8_t yield_active_check_flags = 0;


void yield(void) __attribute__ ((weak));
void yield(void)
{
    2138:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	const uint8_t check_flags = yield_active_check_flags;
    213c:	4b2d      	ldr	r3, [pc, #180]	; (21f4 <yield+0xbc>)
    213e:	781e      	ldrb	r6, [r3, #0]
	if (!check_flags) return;	// nothing to do
    2140:	b166      	cbz	r6, 215c <yield+0x24>

	// TODO: do nothing if called from interrupt

	static uint8_t running=0;
	if (running) return; // TODO: does this need to be atomic?
    2142:	4f2d      	ldr	r7, [pc, #180]	; (21f8 <yield+0xc0>)
    2144:	783b      	ldrb	r3, [r7, #0]
    2146:	b94b      	cbnz	r3, 215c <yield+0x24>
	running = 1;
    2148:	2301      	movs	r3, #1

	// USB Serial - Add hack to minimize impact...
	if (check_flags & YIELD_CHECK_USB_SERIAL) {
    214a:	07f1      	lsls	r1, r6, #31
	running = 1;
    214c:	703b      	strb	r3, [r7, #0]
	if (check_flags & YIELD_CHECK_USB_SERIAL) {
    214e:	d443      	bmi.n	21d8 <yield+0xa0>
		if (SerialUSB2.available()) serialEventUSB2();
	}
#endif

	// Current workaround until integrate with EventResponder.
	if (check_flags & YIELD_CHECK_HARDWARE_SERIAL) {
    2150:	07b2      	lsls	r2, r6, #30
    2152:	d426      	bmi.n	21a2 <yield+0x6a>
		HardwareSerialIMXRT::processSerialEventsList();
	}

	running = 0;
    2154:	2300      	movs	r3, #0
    2156:	703b      	strb	r3, [r7, #0]
	if (check_flags & YIELD_CHECK_EVENT_RESPONDER) {
    2158:	0773      	lsls	r3, r6, #29
    215a:	d401      	bmi.n	2160 <yield+0x28>
		EventResponder::runFromYield();
	}
};
    215c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (!firstYield) return;  
    2160:	4b26      	ldr	r3, [pc, #152]	; (21fc <yield+0xc4>)
    2162:	681a      	ldr	r2, [r3, #0]
    2164:	2a00      	cmp	r2, #0
    2166:	d0f9      	beq.n	215c <yield+0x24>
		__asm__ volatile("mrs %0, ipsr\n" : "=r" (ipsr)::);
    2168:	f3ef 8205 	mrs	r2, IPSR
		if (ipsr != 0) return;
    216c:	2a00      	cmp	r2, #0
    216e:	d1f5      	bne.n	215c <yield+0x24>
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
    2170:	f3ef 8510 	mrs	r5, PRIMASK
		__disable_irq();
    2174:	b672      	cpsid	i
		EventResponder *first = firstYield;
    2176:	6818      	ldr	r0, [r3, #0]
		if (first == nullptr) {
    2178:	2800      	cmp	r0, #0
    217a:	d034      	beq.n	21e6 <yield+0xae>
		if (runningFromYield) {
    217c:	4c20      	ldr	r4, [pc, #128]	; (2200 <yield+0xc8>)
    217e:	7821      	ldrb	r1, [r4, #0]
    2180:	2900      	cmp	r1, #0
    2182:	d130      	bne.n	21e6 <yield+0xae>
		runningFromYield = true;
    2184:	2201      	movs	r2, #1
    2186:	7022      	strb	r2, [r4, #0]
		firstYield = first->_next;
    2188:	6942      	ldr	r2, [r0, #20]
    218a:	601a      	str	r2, [r3, #0]
		if (firstYield) {
    218c:	2a00      	cmp	r2, #0
    218e:	d02e      	beq.n	21ee <yield+0xb6>
			firstYield->_prev = nullptr;
    2190:	6191      	str	r1, [r2, #24]
		if (doit) __enable_irq();
    2192:	b905      	cbnz	r5, 2196 <yield+0x5e>
    2194:	b662      	cpsie	i
		first->_triggered = false;
    2196:	2500      	movs	r5, #0
		(*(first->_function))(*first);
    2198:	6883      	ldr	r3, [r0, #8]
		first->_triggered = false;
    219a:	7745      	strb	r5, [r0, #29]
		(*(first->_function))(*first);
    219c:	4798      	blx	r3
		runningFromYield = false;
    219e:	7025      	strb	r5, [r4, #0]
    21a0:	e7dc      	b.n	215c <yield+0x24>
	*/

	operator bool()			{ return true; }

	static inline void processSerialEventsList() {
		for (uint8_t i = 0; i < s_count_serials_with_serial_events; i++) {
    21a2:	f8df 8064 	ldr.w	r8, [pc, #100]	; 2208 <yield+0xd0>
    21a6:	f898 3000 	ldrb.w	r3, [r8]
    21aa:	2b00      	cmp	r3, #0
    21ac:	d0d2      	beq.n	2154 <yield+0x1c>
    21ae:	2500      	movs	r5, #0
    21b0:	f8df 9058 	ldr.w	r9, [pc, #88]	; 220c <yield+0xd4>
    21b4:	462b      	mov	r3, r5
			s_serials_with_serial_events[i]->doYieldCode();
    21b6:	f859 4023 	ldr.w	r4, [r9, r3, lsl #2]
		for (uint8_t i = 0; i < s_count_serials_with_serial_events; i++) {
    21ba:	3501      	adds	r5, #1
	static HardwareSerialIMXRT 	*s_serials_with_serial_events[7];
	#endif
	static uint8_t 			s_count_serials_with_serial_events;
	void addToSerialEventsList(); 
	inline void doYieldCode()  {
		if (available()) (*hardware->_serialEvent)();
    21bc:	6823      	ldr	r3, [r4, #0]
    21be:	4620      	mov	r0, r4
    21c0:	691b      	ldr	r3, [r3, #16]
    21c2:	4798      	blx	r3
    21c4:	b110      	cbz	r0, 21cc <yield+0x94>
    21c6:	6963      	ldr	r3, [r4, #20]
    21c8:	689b      	ldr	r3, [r3, #8]
    21ca:	4798      	blx	r3
		for (uint8_t i = 0; i < s_count_serials_with_serial_events; i++) {
    21cc:	f898 2000 	ldrb.w	r2, [r8]
    21d0:	b2eb      	uxtb	r3, r5
    21d2:	429a      	cmp	r2, r3
    21d4:	d8ef      	bhi.n	21b6 <yield+0x7e>
    21d6:	e7bd      	b.n	2154 <yield+0x1c>
        virtual int available() { return usb_serial_available(); }
    21d8:	f7ff fec6 	bl	1f68 <usb_serial_available>
		if (Serial.available()) serialEvent();
    21dc:	2800      	cmp	r0, #0
    21de:	d0b7      	beq.n	2150 <yield+0x18>
    21e0:	f3af 8000 	nop.w
    21e4:	e7b4      	b.n	2150 <yield+0x18>
		if (doit) __enable_irq();
    21e6:	2d00      	cmp	r5, #0
    21e8:	d1b8      	bne.n	215c <yield+0x24>
    21ea:	b662      	cpsie	i
    21ec:	e7b6      	b.n	215c <yield+0x24>
			lastYield = nullptr;
    21ee:	4b05      	ldr	r3, [pc, #20]	; (2204 <yield+0xcc>)
    21f0:	601a      	str	r2, [r3, #0]
    21f2:	e7ce      	b.n	2192 <yield+0x5a>
    21f4:	20001169 	.word	0x20001169
    21f8:	2000115c 	.word	0x2000115c
    21fc:	20001088 	.word	0x20001088
    2200:	2000115a 	.word	0x2000115a
    2204:	20001094 	.word	0x20001094
    2208:	2000115b 	.word	0x2000115b
    220c:	20001098 	.word	0x20001098

00002210 <set_arm_clock>:
	uint32_t cbcmr = CCM_CBCMR; // pg 1023
	uint32_t dcdc = DCDC_REG3;

	// compute required voltage
	uint32_t voltage = 1150; // default = 1.15V
	if (frequency > 528000000) {
    2210:	49a2      	ldr	r1, [pc, #648]	; (249c <set_arm_clock+0x28c>)
	uint32_t cbcdr = CCM_CBCDR; // pg 1021
    2212:	4ba3      	ldr	r3, [pc, #652]	; (24a0 <set_arm_clock+0x290>)
	if (frequency > 528000000) {
    2214:	4288      	cmp	r0, r1
{
    2216:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint32_t dcdc = DCDC_REG3;
    221a:	4ca2      	ldr	r4, [pc, #648]	; (24a4 <set_arm_clock+0x294>)
	uint32_t cbcdr = CCM_CBCDR; // pg 1021
    221c:	695e      	ldr	r6, [r3, #20]
	uint32_t cbcmr = CCM_CBCMR; // pg 1023
    221e:	699a      	ldr	r2, [r3, #24]
	uint32_t dcdc = DCDC_REG3;
    2220:	f8d4 800c 	ldr.w	r8, [r4, #12]
	if (frequency > 528000000) {
    2224:	d91b      	bls.n	225e <set_arm_clock+0x4e>
		voltage = 1250; // 1.25V
#if defined(OVERCLOCK_STEPSIZE) && defined(OVERCLOCK_MAX_VOLT)
		if (frequency > 600000000) {
    2226:	4ba0      	ldr	r3, [pc, #640]	; (24a8 <set_arm_clock+0x298>)
    2228:	4298      	cmp	r0, r3
    222a:	f240 8102 	bls.w	2432 <set_arm_clock+0x222>
			voltage += ((frequency - 600000000) / OVERCLOCK_STEPSIZE) * 25;
    222e:	1ac3      	subs	r3, r0, r3
    2230:	499e      	ldr	r1, [pc, #632]	; (24ac <set_arm_clock+0x29c>)
    2232:	0a1b      	lsrs	r3, r3, #8
    2234:	fba1 1303 	umull	r1, r3, r1, r3
		voltage = 950; // 0.95
	}

	// if voltage needs to increase, do it before switch clock speed
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
    2238:	f240 6127 	movw	r1, #1575	; 0x627
			voltage += ((frequency - 600000000) / OVERCLOCK_STEPSIZE) * 25;
    223c:	09db      	lsrs	r3, r3, #7
    223e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    2242:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    2246:	f203 43e2 	addw	r3, r3, #1250	; 0x4e2
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
    224a:	428b      	cmp	r3, r1
    224c:	bf28      	it	cs
    224e:	460b      	movcs	r3, r1
    2250:	f5a3 7748 	sub.w	r7, r3, #800	; 0x320
    2254:	4b96      	ldr	r3, [pc, #600]	; (24b0 <set_arm_clock+0x2a0>)
    2256:	fba3 3707 	umull	r3, r7, r3, r7
    225a:	08ff      	lsrs	r7, r7, #3
    225c:	e004      	b.n	2268 <set_arm_clock+0x58>
	} else if (frequency <= 24000000) {
    225e:	4f95      	ldr	r7, [pc, #596]	; (24b4 <set_arm_clock+0x2a4>)
    2260:	42b8      	cmp	r0, r7
    2262:	bf8c      	ite	hi
    2264:	270e      	movhi	r7, #14
    2266:	2706      	movls	r7, #6
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
    2268:	498d      	ldr	r1, [pc, #564]	; (24a0 <set_arm_clock+0x290>)
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
    226a:	f008 091f 	and.w	r9, r8, #31
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
    226e:	f8d1 3080 	ldr.w	r3, [r1, #128]	; 0x80
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
    2272:	45b9      	cmp	r9, r7
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
    2274:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
    2278:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
    227c:	d20c      	bcs.n	2298 <set_arm_clock+0x88>
		printf("Increasing voltage to %u mV\n", voltage);
		dcdc &= ~DCDC_REG3_TRG_MASK;
    227e:	f028 081f 	bic.w	r8, r8, #31
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
		DCDC_REG3 = dcdc;
    2282:	f5a1 21f8 	sub.w	r1, r1, #507904	; 0x7c000
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
    2286:	ea48 0807 	orr.w	r8, r8, r7
		DCDC_REG3 = dcdc;
    228a:	f8c1 800c 	str.w	r8, [r1, #12]
		while (!(DCDC_REG0 & DCDC_REG0_STS_DC_OK)) ; // wait voltage settling
    228e:	680b      	ldr	r3, [r1, #0]
    2290:	2b00      	cmp	r3, #0
    2292:	dafc      	bge.n	228e <set_arm_clock+0x7e>
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);

	printf("New Frequency: ARM=%u, IPG=%u\n", frequency, frequency / div_ipg);

	// if voltage needs to decrease, do it after switch clock speed
	if ((dcdc & DCDC_REG3_TRG_MASK) > DCDC_REG3_TRG((voltage - 800) / 25)) {
    2294:	f008 091f 	and.w	r9, r8, #31
	if (!(cbcdr & CCM_CBCDR_PERIPH_CLK_SEL)) {
    2298:	f016 7300 	ands.w	r3, r6, #33554432	; 0x2000000
    229c:	d124      	bne.n	22e8 <set_arm_clock+0xd8>
		if ((CCM_ANALOG_PLL_USB1 & need1s) == need1s) {
    229e:	4986      	ldr	r1, [pc, #536]	; (24b8 <set_arm_clock+0x2a8>)
    22a0:	690c      	ldr	r4, [r1, #16]
    22a2:	4986      	ldr	r1, [pc, #536]	; (24bc <set_arm_clock+0x2ac>)
    22a4:	43a1      	bics	r1, r4
    22a6:	f000 80ea 	beq.w	247e <set_arm_clock+0x26e>
		if ((cbcmr & CCM_CBCMR_PERIPH_CLK2_SEL_MASK) != CCM_CBCMR_PERIPH_CLK2_SEL(sel)) {
    22aa:	f482 5180 	eor.w	r1, r2, #4096	; 0x1000
    22ae:	4634      	mov	r4, r6
    22b0:	f44f 5580 	mov.w	r5, #4096	; 0x1000
		if ((cbcdr & CCM_CBCDR_PERIPH_CLK2_PODF_MASK) != CCM_CBCDR_PERIPH_CLK2_PODF(div)) {
    22b4:	f014 5f60 	tst.w	r4, #939524096	; 0x38000000
    22b8:	d004      	beq.n	22c4 <set_arm_clock+0xb4>
			cbcdr &= ~CCM_CBCDR_PERIPH_CLK2_PODF_MASK;
    22ba:	f026 5660 	bic.w	r6, r6, #939524096	; 0x38000000
			cbcdr |= CCM_CBCDR_PERIPH_CLK2_PODF(div);
    22be:	431e      	orrs	r6, r3
			CCM_CBCDR = cbcdr;
    22c0:	4b77      	ldr	r3, [pc, #476]	; (24a0 <set_arm_clock+0x290>)
    22c2:	615e      	str	r6, [r3, #20]
		if ((cbcmr & CCM_CBCMR_PERIPH_CLK2_SEL_MASK) != CCM_CBCMR_PERIPH_CLK2_SEL(sel)) {
    22c4:	f411 5f40 	tst.w	r1, #12288	; 0x3000
    22c8:	d007      	beq.n	22da <set_arm_clock+0xca>
			cbcmr &= ~CCM_CBCMR_PERIPH_CLK2_SEL_MASK;
    22ca:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
			CCM_CBCMR = cbcmr;
    22ce:	4974      	ldr	r1, [pc, #464]	; (24a0 <set_arm_clock+0x290>)
			cbcmr |= CCM_CBCMR_PERIPH_CLK2_SEL(sel);
    22d0:	432a      	orrs	r2, r5
			CCM_CBCMR = cbcmr;
    22d2:	618a      	str	r2, [r1, #24]
			while (CCM_CDHIPR & CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY) ; // wait
    22d4:	6c8b      	ldr	r3, [r1, #72]	; 0x48
    22d6:	071a      	lsls	r2, r3, #28
    22d8:	d4fc      	bmi.n	22d4 <set_arm_clock+0xc4>
		cbcdr |= CCM_CBCDR_PERIPH_CLK_SEL;
    22da:	f046 7600 	orr.w	r6, r6, #33554432	; 0x2000000
		CCM_CBCDR = cbcdr;
    22de:	4a70      	ldr	r2, [pc, #448]	; (24a0 <set_arm_clock+0x290>)
    22e0:	6156      	str	r6, [r2, #20]
		while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait
    22e2:	6c93      	ldr	r3, [r2, #72]	; 0x48
    22e4:	069b      	lsls	r3, r3, #26
    22e6:	d4fc      	bmi.n	22e2 <set_arm_clock+0xd2>
	while (frequency * div_arm * div_ahb < 648000000) {
    22e8:	4c75      	ldr	r4, [pc, #468]	; (24c0 <set_arm_clock+0x2b0>)
    22ea:	42a0      	cmp	r0, r4
    22ec:	f200 80ce 	bhi.w	248c <set_arm_clock+0x27c>
	uint32_t div_ahb = 1;
    22f0:	f04f 0c01 	mov.w	ip, #1
    22f4:	4601      	mov	r1, r0
	uint32_t div_arm = 1;
    22f6:	4663      	mov	r3, ip
	while (frequency * div_arm * div_ahb < 648000000) {
    22f8:	fb03 1201 	mla	r2, r3, r1, r1
			div_arm = div_arm + 1;
    22fc:	f103 0e01 	add.w	lr, r3, #1
				div_ahb = div_ahb + 1;
    2300:	f10c 0501 	add.w	r5, ip, #1
	while (frequency * div_arm * div_ahb < 648000000) {
    2304:	42a2      	cmp	r2, r4
    2306:	d818      	bhi.n	233a <set_arm_clock+0x12a>
		if (div_arm < 8) {
    2308:	f1be 0f08 	cmp.w	lr, #8
				div_arm = 1;
    230c:	f04f 0301 	mov.w	r3, #1
		if (div_arm < 8) {
    2310:	f040 808d 	bne.w	242e <set_arm_clock+0x21e>
			if (div_ahb < 5) {
    2314:	f1bc 0f04 	cmp.w	ip, #4
    2318:	f200 8091 	bhi.w	243e <set_arm_clock+0x22e>
	while (frequency * div_arm * div_ahb < 648000000) {
    231c:	180a      	adds	r2, r1, r0
    231e:	42a2      	cmp	r2, r4
    2320:	f200 80a4 	bhi.w	246c <set_arm_clock+0x25c>
    2324:	fb05 f100 	mul.w	r1, r5, r0
				div_ahb = div_ahb + 1;
    2328:	46ac      	mov	ip, r5
			div_arm = div_arm + 1;
    232a:	f103 0e01 	add.w	lr, r3, #1
	while (frequency * div_arm * div_ahb < 648000000) {
    232e:	fb03 1201 	mla	r2, r3, r1, r1
				div_ahb = div_ahb + 1;
    2332:	f10c 0501 	add.w	r5, ip, #1
	while (frequency * div_arm * div_ahb < 648000000) {
    2336:	42a2      	cmp	r2, r4
    2338:	d9e6      	bls.n	2308 <set_arm_clock+0xf8>
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
    233a:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
    233e:	028c      	lsls	r4, r1, #10
    2340:	ea86 2181 	eor.w	r1, r6, r1, lsl #10
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
    2344:	485f      	ldr	r0, [pc, #380]	; (24c4 <set_arm_clock+0x2b4>)
    2346:	4410      	add	r0, r2
	if (mult > 108) mult = 108;
    2348:	4a5f      	ldr	r2, [pc, #380]	; (24c8 <set_arm_clock+0x2b8>)
    234a:	4290      	cmp	r0, r2
    234c:	d97f      	bls.n	244e <set_arm_clock+0x23e>
    234e:	f8df a1a4 	ldr.w	sl, [pc, #420]	; 24f4 <set_arm_clock+0x2e4>
    2352:	226c      	movs	r2, #108	; 0x6c
    2354:	485d      	ldr	r0, [pc, #372]	; (24cc <set_arm_clock+0x2bc>)
	if ((CCM_ANALOG_PLL_ARM & arm_pll_mask) != (CCM_ANALOG_PLL_ARM_LOCK
    2356:	4d58      	ldr	r5, [pc, #352]	; (24b8 <set_arm_clock+0x2a8>)
	frequency = mult * 12000000 / div_arm / div_ahb;
    2358:	fbb0 f0fe 	udiv	r0, r0, lr
	if ((CCM_ANALOG_PLL_ARM & arm_pll_mask) != (CCM_ANALOG_PLL_ARM_LOCK
    235c:	f8d5 e000 	ldr.w	lr, [r5]
	frequency = mult * 12000000 / div_arm / div_ahb;
    2360:	fbb0 f0fc 	udiv	r0, r0, ip
	if ((CCM_ANALOG_PLL_ARM & arm_pll_mask) != (CCM_ANALOG_PLL_ARM_LOCK
    2364:	f8df c190 	ldr.w	ip, [pc, #400]	; 24f8 <set_arm_clock+0x2e8>
    2368:	ea0e 0c0c 	and.w	ip, lr, ip
    236c:	45d4      	cmp	ip, sl
    236e:	d009      	beq.n	2384 <set_arm_clock+0x174>
			| CCM_ANALOG_PLL_ARM_DIV_SELECT(mult);
    2370:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
		CCM_ANALOG_PLL_ARM = CCM_ANALOG_PLL_ARM_POWERDOWN;
    2374:	f44f 5c80 	mov.w	ip, #4096	; 0x1000
    2378:	f8c5 c000 	str.w	ip, [r5]
		CCM_ANALOG_PLL_ARM = CCM_ANALOG_PLL_ARM_ENABLE
    237c:	602a      	str	r2, [r5, #0]
		while (!(CCM_ANALOG_PLL_ARM & CCM_ANALOG_PLL_ARM_LOCK)) ; // wait for lock
    237e:	682a      	ldr	r2, [r5, #0]
    2380:	2a00      	cmp	r2, #0
    2382:	dafc      	bge.n	237e <set_arm_clock+0x16e>
	if ((CCM_CACRR & CCM_CACRR_ARM_PODF_MASK) != (div_arm - 1)) {
    2384:	4a46      	ldr	r2, [pc, #280]	; (24a0 <set_arm_clock+0x290>)
    2386:	6915      	ldr	r5, [r2, #16]
    2388:	f005 0507 	and.w	r5, r5, #7
    238c:	429d      	cmp	r5, r3
    238e:	d003      	beq.n	2398 <set_arm_clock+0x188>
		CCM_CACRR = CCM_CACRR_ARM_PODF(div_arm - 1);
    2390:	6113      	str	r3, [r2, #16]
		while (CCM_CDHIPR & CCM_CDHIPR_ARM_PODF_BUSY) ; // wait
    2392:	6c93      	ldr	r3, [r2, #72]	; 0x48
    2394:	03dd      	lsls	r5, r3, #15
    2396:	d4fc      	bmi.n	2392 <set_arm_clock+0x182>
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
    2398:	f411 5fe0 	tst.w	r1, #7168	; 0x1c00
    239c:	d009      	beq.n	23b2 <set_arm_clock+0x1a2>
		cbcdr &= ~CCM_CBCDR_AHB_PODF_MASK;
    239e:	f426 56e0 	bic.w	r6, r6, #7168	; 0x1c00
		cbcdr |= CCM_CBCDR_AHB_PODF(div_ahb - 1);
    23a2:	f404 54e0 	and.w	r4, r4, #7168	; 0x1c00
		CCM_CBCDR = cbcdr;
    23a6:	4a3e      	ldr	r2, [pc, #248]	; (24a0 <set_arm_clock+0x290>)
		cbcdr |= CCM_CBCDR_AHB_PODF(div_ahb - 1);
    23a8:	4326      	orrs	r6, r4
		CCM_CBCDR = cbcdr;
    23aa:	6156      	str	r6, [r2, #20]
		while (CCM_CDHIPR & CCM_CDHIPR_AHB_PODF_BUSY); // wait
    23ac:	6c93      	ldr	r3, [r2, #72]	; 0x48
    23ae:	0799      	lsls	r1, r3, #30
    23b0:	d4fc      	bmi.n	23ac <set_arm_clock+0x19c>
	uint32_t div_ipg = (frequency + 149999999) / 150000000;
    23b2:	4947      	ldr	r1, [pc, #284]	; (24d0 <set_arm_clock+0x2c0>)
	if (div_ipg > 4) div_ipg = 4;
    23b4:	4a47      	ldr	r2, [pc, #284]	; (24d4 <set_arm_clock+0x2c4>)
	uint32_t div_ipg = (frequency + 149999999) / 150000000;
    23b6:	4401      	add	r1, r0
	if (div_ipg > 4) div_ipg = 4;
    23b8:	4291      	cmp	r1, r2
    23ba:	d83c      	bhi.n	2436 <set_arm_clock+0x226>
	uint32_t div_ipg = (frequency + 149999999) / 150000000;
    23bc:	4b46      	ldr	r3, [pc, #280]	; (24d8 <set_arm_clock+0x2c8>)
    23be:	09c9      	lsrs	r1, r1, #7
    23c0:	fba3 3101 	umull	r3, r1, r3, r1
    23c4:	0b09      	lsrs	r1, r1, #12
	if ((cbcdr & CCM_CBCDR_IPG_PODF_MASK) != (CCM_CBCDR_IPG_PODF(div_ipg - 1))) {
    23c6:	1e4b      	subs	r3, r1, #1
    23c8:	021b      	lsls	r3, r3, #8
    23ca:	ea86 0203 	eor.w	r2, r6, r3
    23ce:	f412 7f40 	tst.w	r2, #768	; 0x300
    23d2:	d006      	beq.n	23e2 <set_arm_clock+0x1d2>
		cbcdr &= ~CCM_CBCDR_IPG_PODF_MASK;
    23d4:	f426 7640 	bic.w	r6, r6, #768	; 0x300
		cbcdr |= CCM_CBCDR_IPG_PODF(div_ipg - 1);
    23d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
		CCM_CBCDR = cbcdr;
    23dc:	4a30      	ldr	r2, [pc, #192]	; (24a0 <set_arm_clock+0x290>)
		cbcdr |= CCM_CBCDR_IPG_PODF(div_ipg - 1);
    23de:	4333      	orrs	r3, r6
		CCM_CBCDR = cbcdr;
    23e0:	6153      	str	r3, [r2, #20]
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
    23e2:	4a2f      	ldr	r2, [pc, #188]	; (24a0 <set_arm_clock+0x290>)
    23e4:	6953      	ldr	r3, [r2, #20]
    23e6:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
    23ea:	6153      	str	r3, [r2, #20]
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait
    23ec:	6c93      	ldr	r3, [r2, #72]	; 0x48
    23ee:	069b      	lsls	r3, r3, #26
    23f0:	d4fc      	bmi.n	23ec <set_arm_clock+0x1dc>
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
    23f2:	4b3a      	ldr	r3, [pc, #232]	; (24dc <set_arm_clock+0x2cc>)
	if ((dcdc & DCDC_REG3_TRG_MASK) > DCDC_REG3_TRG((voltage - 800) / 25)) {
    23f4:	454f      	cmp	r7, r9
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
    23f6:	fba3 2300 	umull	r2, r3, r3, r0
    23fa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    23fe:	ea4f 4393 	mov.w	r3, r3, lsr #18
	F_BUS_ACTUAL = frequency / div_ipg;
    2402:	fbb0 f1f1 	udiv	r1, r0, r1
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
    2406:	fbb2 f3f3 	udiv	r3, r2, r3
	F_CPU_ACTUAL = frequency;
    240a:	4a35      	ldr	r2, [pc, #212]	; (24e0 <set_arm_clock+0x2d0>)
    240c:	6010      	str	r0, [r2, #0]
	F_BUS_ACTUAL = frequency / div_ipg;
    240e:	4a35      	ldr	r2, [pc, #212]	; (24e4 <set_arm_clock+0x2d4>)
    2410:	6011      	str	r1, [r2, #0]
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
    2412:	4a35      	ldr	r2, [pc, #212]	; (24e8 <set_arm_clock+0x2d8>)
    2414:	6013      	str	r3, [r2, #0]
	if ((dcdc & DCDC_REG3_TRG_MASK) > DCDC_REG3_TRG((voltage - 800) / 25)) {
    2416:	d208      	bcs.n	242a <set_arm_clock+0x21a>
		printf("Decreasing voltage to %u mV\n", voltage);
		dcdc &= ~DCDC_REG3_TRG_MASK;
    2418:	f028 081f 	bic.w	r8, r8, #31
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
		DCDC_REG3 = dcdc;
    241c:	4a21      	ldr	r2, [pc, #132]	; (24a4 <set_arm_clock+0x294>)
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
    241e:	ea48 0707 	orr.w	r7, r8, r7
		DCDC_REG3 = dcdc;
    2422:	60d7      	str	r7, [r2, #12]
		while (!(DCDC_REG0 & DCDC_REG0_STS_DC_OK)) ; // wait voltage settling
    2424:	6813      	ldr	r3, [r2, #0]
    2426:	2b00      	cmp	r3, #0
    2428:	dafc      	bge.n	2424 <set_arm_clock+0x214>
	}

	return frequency;
}
    242a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    242e:	4673      	mov	r3, lr
    2430:	e762      	b.n	22f8 <set_arm_clock+0xe8>
    2432:	2712      	movs	r7, #18
    2434:	e718      	b.n	2268 <set_arm_clock+0x58>
    2436:	f44f 7340 	mov.w	r3, #768	; 0x300
	if (div_ipg > 4) div_ipg = 4;
    243a:	2104      	movs	r1, #4
    243c:	e7c5      	b.n	23ca <set_arm_clock+0x1ba>
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
    243e:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
    2442:	4820      	ldr	r0, [pc, #128]	; (24c4 <set_arm_clock+0x2b4>)
    2444:	2307      	movs	r3, #7
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
    2446:	028c      	lsls	r4, r1, #10
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
    2448:	4410      	add	r0, r2
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
    244a:	ea86 2181 	eor.w	r1, r6, r1, lsl #10
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
    244e:	4a27      	ldr	r2, [pc, #156]	; (24ec <set_arm_clock+0x2dc>)
	  | CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_DIV_SELECT(mult))) {
    2450:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 24fc <set_arm_clock+0x2ec>
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
    2454:	fba2 2000 	umull	r2, r0, r2, r0
    2458:	0d02      	lsrs	r2, r0, #20
	frequency = mult * 12000000 / div_arm / div_ahb;
    245a:	4825      	ldr	r0, [pc, #148]	; (24f0 <set_arm_clock+0x2e0>)
    245c:	2a36      	cmp	r2, #54	; 0x36
    245e:	bf38      	it	cc
    2460:	2236      	movcc	r2, #54	; 0x36
    2462:	fb02 f000 	mul.w	r0, r2, r0
	  | CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_DIV_SELECT(mult))) {
    2466:	ea42 0a0a 	orr.w	sl, r2, sl
    246a:	e774      	b.n	2356 <set_arm_clock+0x146>
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
    246c:	ea4f 248c 	mov.w	r4, ip, lsl #10
    2470:	2300      	movs	r3, #0
    2472:	ea86 218c 	eor.w	r1, r6, ip, lsl #10
				div_arm = 1;
    2476:	f04f 0e01 	mov.w	lr, #1
				div_ahb = div_ahb + 1;
    247a:	46ac      	mov	ip, r5
    247c:	e762      	b.n	2344 <set_arm_clock+0x134>
		if ((cbcdr & CCM_CBCDR_PERIPH_CLK2_PODF_MASK) != CCM_CBCDR_PERIPH_CLK2_PODF(div)) {
    247e:	461d      	mov	r5, r3
    2480:	f086 54c0 	eor.w	r4, r6, #402653184	; 0x18000000
    2484:	4611      	mov	r1, r2
    2486:	f04f 53c0 	mov.w	r3, #402653184	; 0x18000000
    248a:	e713      	b.n	22b4 <set_arm_clock+0xa4>
	while (frequency * div_arm * div_ahb < 648000000) {
    248c:	2400      	movs	r4, #0
	uint32_t div_ahb = 1;
    248e:	f04f 0c01 	mov.w	ip, #1
	while (frequency * div_arm * div_ahb < 648000000) {
    2492:	4602      	mov	r2, r0
    2494:	4631      	mov	r1, r6
    2496:	4623      	mov	r3, r4
	uint32_t div_arm = 1;
    2498:	46e6      	mov	lr, ip
    249a:	e753      	b.n	2344 <set_arm_clock+0x134>
    249c:	1f78a400 	.word	0x1f78a400
    24a0:	400fc000 	.word	0x400fc000
    24a4:	40080000 	.word	0x40080000
    24a8:	23c34600 	.word	0x23c34600
    24ac:	004cb223 	.word	0x004cb223
    24b0:	51eb851f 	.word	0x51eb851f
    24b4:	016e3600 	.word	0x016e3600
    24b8:	400d8000 	.word	0x400d8000
    24bc:	80003040 	.word	0x80003040
    24c0:	269fb1ff 	.word	0x269fb1ff
    24c4:	005b8d80 	.word	0x005b8d80
    24c8:	4df67eff 	.word	0x4df67eff
    24cc:	4d3f6400 	.word	0x4d3f6400
    24d0:	08f0d17f 	.word	0x08f0d17f
    24d4:	2cb4177f 	.word	0x2cb4177f
    24d8:	00e5109f 	.word	0x00e5109f
    24dc:	431bde83 	.word	0x431bde83
    24e0:	200006f8 	.word	0x200006f8
    24e4:	200006f4 	.word	0x200006f4
    24e8:	20001128 	.word	0x20001128
    24ec:	165e9f81 	.word	0x165e9f81
    24f0:	00b71b00 	.word	0x00b71b00
    24f4:	8000206c 	.word	0x8000206c
    24f8:	8001307f 	.word	0x8001307f
    24fc:	80002000 	.word	0x80002000

00002500 <flexpwm_init>:
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
    2500:	2300      	movs	r3, #0
	p->FSTS0 = 0x000F; // clear fault status
    2502:	220f      	movs	r2, #15
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
		p->SM[i].OCTRL = 0;
		p->SM[i].DTCNT0 = 0;
		p->SM[i].INIT = 0;
		p->SM[i].VAL0 = 0;
		p->SM[i].VAL1 = 33464;
    2504:	f248 2cb8 	movw	ip, #33464	; 0x82b8
	for (i=0; i < 4; i++) {
    2508:	4619      	mov	r1, r3
{
    250a:	b510      	push	{r4, lr}
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    250c:	f44f 4470 	mov.w	r4, #61440	; 0xf000
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    2510:	f44f 6e80 	mov.w	lr, #1024	; 0x400
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    2514:	f8a0 418c 	strh.w	r4, [r0, #396]	; 0x18c
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    2518:	f44f 4460 	mov.w	r4, #57344	; 0xe000
	p->FSTS0 = 0x000F; // clear fault status
    251c:	f8a0 218e 	strh.w	r2, [r0, #398]	; 0x18e
		p->SM[i].OCTRL = 0;
    2520:	460a      	mov	r2, r1
	p->FFILT0 = 0;
    2522:	f8a0 3190 	strh.w	r3, [r0, #400]	; 0x190
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
    2526:	f8b0 3188 	ldrh.w	r3, [r0, #392]	; 0x188
    252a:	b29b      	uxth	r3, r3
    252c:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
    2530:	f8a0 3188 	strh.w	r3, [r0, #392]	; 0x188
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    2534:	eb01 0341 	add.w	r3, r1, r1, lsl #1
	for (i=0; i < 4; i++) {
    2538:	3101      	adds	r1, #1
    253a:	eb00 1343 	add.w	r3, r0, r3, lsl #5
    253e:	2904      	cmp	r1, #4
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    2540:	809c      	strh	r4, [r3, #4]
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    2542:	f8a3 e006 	strh.w	lr, [r3, #6]
		p->SM[i].OCTRL = 0;
    2546:	845a      	strh	r2, [r3, #34]	; 0x22
		p->SM[i].DTCNT0 = 0;
    2548:	861a      	strh	r2, [r3, #48]	; 0x30
		p->SM[i].INIT = 0;
    254a:	805a      	strh	r2, [r3, #2]
		p->SM[i].VAL0 = 0;
    254c:	815a      	strh	r2, [r3, #10]
		p->SM[i].VAL1 = 33464;
    254e:	f8a3 c00e 	strh.w	ip, [r3, #14]
		p->SM[i].VAL2 = 0;
    2552:	825a      	strh	r2, [r3, #18]
		p->SM[i].VAL3 = 0;
    2554:	82da      	strh	r2, [r3, #22]
		p->SM[i].VAL4 = 0;
    2556:	835a      	strh	r2, [r3, #26]
		p->SM[i].VAL5 = 0;
    2558:	83da      	strh	r2, [r3, #30]
	for (i=0; i < 4; i++) {
    255a:	d1eb      	bne.n	2534 <flexpwm_init+0x34>
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    255c:	f8b0 3188 	ldrh.w	r3, [r0, #392]	; 0x188
    2560:	b29b      	uxth	r3, r3
    2562:	f043 030f 	orr.w	r3, r3, #15
    2566:	f8a0 3188 	strh.w	r3, [r0, #392]	; 0x188
	p->MCTRL |= FLEXPWM_MCTRL_RUN(15);
    256a:	f8b0 3188 	ldrh.w	r3, [r0, #392]	; 0x188
    256e:	b29b      	uxth	r3, r3
    2570:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
    2574:	f8a0 3188 	strh.w	r3, [r0, #392]	; 0x188
}
    2578:	bd10      	pop	{r4, pc}
    257a:	bf00      	nop

0000257c <pwm_init>:
}

void pwm_init(void)
{
	//printf("pwm init\n");
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    257c:	4b37      	ldr	r3, [pc, #220]	; (265c <pwm_init+0xe0>)
		CCM_CCGR4_PWM3(CCM_CCGR_ON) | CCM_CCGR4_PWM4(CCM_CCGR_ON);
	CCM_CCGR6 |= CCM_CCGR6_QTIMER1(CCM_CCGR_ON) | CCM_CCGR6_QTIMER2(CCM_CCGR_ON) |
    257e:	4a38      	ldr	r2, [pc, #224]	; (2660 <pwm_init+0xe4>)
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    2580:	6f99      	ldr	r1, [r3, #120]	; 0x78
		CCM_CCGR6_QTIMER3(CCM_CCGR_ON) | CCM_CCGR6_QTIMER4(CCM_CCGR_ON);
	flexpwm_init(&IMXRT_FLEXPWM1);
    2582:	4838      	ldr	r0, [pc, #224]	; (2664 <pwm_init+0xe8>)
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    2584:	f441 017f 	orr.w	r1, r1, #16711680	; 0xff0000
{
    2588:	b570      	push	{r4, r5, r6, lr}
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    258a:	6799      	str	r1, [r3, #120]	; 0x78
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    258c:	f241 0601 	movw	r6, #4097	; 0x1001
	CCM_CCGR6 |= CCM_CCGR6_QTIMER1(CCM_CCGR_ON) | CCM_CCGR6_QTIMER2(CCM_CCGR_ON) |
    2590:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    2594:	f645 55c0 	movw	r5, #24000	; 0x5dc0
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    2598:	f243 0426 	movw	r4, #12326	; 0x3026
	CCM_CCGR6 |= CCM_CCGR6_QTIMER1(CCM_CCGR_ON) | CCM_CCGR6_QTIMER2(CCM_CCGR_ON) |
    259c:	430a      	orrs	r2, r1
    259e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	flexpwm_init(&IMXRT_FLEXPWM1);
    25a2:	f7ff ffad 	bl	2500 <flexpwm_init>
	flexpwm_init(&IMXRT_FLEXPWM2);
    25a6:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
    25aa:	f7ff ffa9 	bl	2500 <flexpwm_init>
	flexpwm_init(&IMXRT_FLEXPWM3);
    25ae:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
    25b2:	f7ff ffa5 	bl	2500 <flexpwm_init>
	flexpwm_init(&IMXRT_FLEXPWM4);
    25b6:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
    25ba:	f7ff ffa1 	bl	2500 <flexpwm_init>
	for (i=0; i < 4; i++) {
    25be:	2200      	movs	r2, #0
		p->CH[i].CTRL = 0; // stop timer
    25c0:	f5a0 1003 	sub.w	r0, r0, #2146304	; 0x20c000
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    25c4:	f04f 0e0f 	mov.w	lr, #15
		p->CH[i].CTRL = 0; // stop timer
    25c8:	4611      	mov	r1, r2
    25ca:	eb00 1342 	add.w	r3, r0, r2, lsl #5
    25ce:	ea4f 1c42 	mov.w	ip, r2, lsl #5
	for (i=0; i < 4; i++) {
    25d2:	3201      	adds	r2, #1
		p->CH[i].CTRL = 0; // stop timer
    25d4:	8199      	strh	r1, [r3, #12]
	for (i=0; i < 4; i++) {
    25d6:	2a04      	cmp	r2, #4
		p->CH[i].CNTR = 0;
    25d8:	8159      	strh	r1, [r3, #10]
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    25da:	f8a3 e00e 	strh.w	lr, [r3, #14]
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    25de:	829e      	strh	r6, [r3, #20]
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    25e0:	80dd      	strh	r5, [r3, #6]
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    25e2:	f820 100c 	strh.w	r1, [r0, ip]
		p->CH[i].CMPLD1 = 0;
    25e6:	8219      	strh	r1, [r3, #16]
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    25e8:	819c      	strh	r4, [r3, #12]
	for (i=0; i < 4; i++) {
    25ea:	d1ee      	bne.n	25ca <pwm_init+0x4e>
    25ec:	2200      	movs	r2, #0
		p->CH[i].CTRL = 0; // stop timer
    25ee:	481e      	ldr	r0, [pc, #120]	; (2668 <pwm_init+0xec>)
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    25f0:	f04f 0e0f 	mov.w	lr, #15
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    25f4:	f241 0601 	movw	r6, #4097	; 0x1001
		p->CH[i].CTRL = 0; // stop timer
    25f8:	4611      	mov	r1, r2
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    25fa:	f645 55c0 	movw	r5, #24000	; 0x5dc0
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    25fe:	f243 0426 	movw	r4, #12326	; 0x3026
		p->CH[i].CTRL = 0; // stop timer
    2602:	eb00 1342 	add.w	r3, r0, r2, lsl #5
    2606:	ea4f 1c42 	mov.w	ip, r2, lsl #5
	for (i=0; i < 4; i++) {
    260a:	3201      	adds	r2, #1
		p->CH[i].CTRL = 0; // stop timer
    260c:	8199      	strh	r1, [r3, #12]
	for (i=0; i < 4; i++) {
    260e:	2a04      	cmp	r2, #4
		p->CH[i].CNTR = 0;
    2610:	8159      	strh	r1, [r3, #10]
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    2612:	f8a3 e00e 	strh.w	lr, [r3, #14]
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    2616:	829e      	strh	r6, [r3, #20]
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    2618:	80dd      	strh	r5, [r3, #6]
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    261a:	f820 100c 	strh.w	r1, [r0, ip]
		p->CH[i].CMPLD1 = 0;
    261e:	8219      	strh	r1, [r3, #16]
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    2620:	819c      	strh	r4, [r3, #12]
	for (i=0; i < 4; i++) {
    2622:	d1ee      	bne.n	2602 <pwm_init+0x86>
    2624:	2200      	movs	r2, #0
		p->CH[i].CTRL = 0; // stop timer
    2626:	4811      	ldr	r0, [pc, #68]	; (266c <pwm_init+0xf0>)
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    2628:	260f      	movs	r6, #15
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    262a:	f241 0501 	movw	r5, #4097	; 0x1001
		p->CH[i].CTRL = 0; // stop timer
    262e:	4611      	mov	r1, r2
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    2630:	f645 54c0 	movw	r4, #24000	; 0x5dc0
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    2634:	f243 0e26 	movw	lr, #12326	; 0x3026
		p->CH[i].CTRL = 0; // stop timer
    2638:	eb00 1342 	add.w	r3, r0, r2, lsl #5
    263c:	ea4f 1c42 	mov.w	ip, r2, lsl #5
	for (i=0; i < 4; i++) {
    2640:	3201      	adds	r2, #1
		p->CH[i].CTRL = 0; // stop timer
    2642:	8199      	strh	r1, [r3, #12]
	for (i=0; i < 4; i++) {
    2644:	2a04      	cmp	r2, #4
		p->CH[i].CNTR = 0;
    2646:	8159      	strh	r1, [r3, #10]
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    2648:	81de      	strh	r6, [r3, #14]
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    264a:	829d      	strh	r5, [r3, #20]
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    264c:	80dc      	strh	r4, [r3, #6]
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    264e:	f820 100c 	strh.w	r1, [r0, ip]
		p->CH[i].CMPLD1 = 0;
    2652:	8219      	strh	r1, [r3, #16]
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    2654:	f8a3 e00c 	strh.w	lr, [r3, #12]
	for (i=0; i < 4; i++) {
    2658:	d1ee      	bne.n	2638 <pwm_init+0xbc>
	quadtimer_init(&IMXRT_TMR1);
	quadtimer_init(&IMXRT_TMR2);
	quadtimer_init(&IMXRT_TMR3);
}
    265a:	bd70      	pop	{r4, r5, r6, pc}
    265c:	400fc000 	.word	0x400fc000
    2660:	fc030000 	.word	0xfc030000
    2664:	403dc000 	.word	0x403dc000
    2668:	401e0000 	.word	0x401e0000
    266c:	401e4000 	.word	0x401e4000

00002670 <rtc_get>:
	uint32_t hi1 = SNVS_HPRTCMR;
    2670:	4a07      	ldr	r2, [pc, #28]	; (2690 <rtc_get+0x20>)
    2672:	6a50      	ldr	r0, [r2, #36]	; 0x24
	uint32_t lo1 = SNVS_HPRTCLR;
    2674:	6a93      	ldr	r3, [r2, #40]	; 0x28
		uint32_t hi2 = SNVS_HPRTCMR;
    2676:	4619      	mov	r1, r3
    2678:	4684      	mov	ip, r0
    267a:	6a50      	ldr	r0, [r2, #36]	; 0x24
		uint32_t lo2 = SNVS_HPRTCLR;
    267c:	6a93      	ldr	r3, [r2, #40]	; 0x28
		if (lo1 == lo2 && hi1 == hi2) {
    267e:	4299      	cmp	r1, r3
    2680:	d1f9      	bne.n	2676 <rtc_get+0x6>
    2682:	4584      	cmp	ip, r0
    2684:	d1f7      	bne.n	2676 <rtc_get+0x6>
			return (hi2 << 17) | (lo2 >> 15);
    2686:	0bdb      	lsrs	r3, r3, #15
}
    2688:	ea43 4040 	orr.w	r0, r3, r0, lsl #17
    268c:	4770      	bx	lr
    268e:	bf00      	nop
    2690:	400d4000 	.word	0x400d4000

00002694 <memset>:
    2694:	0783      	lsls	r3, r0, #30
    2696:	b530      	push	{r4, r5, lr}
    2698:	d048      	beq.n	272c <memset+0x98>
    269a:	1e54      	subs	r4, r2, #1
    269c:	2a00      	cmp	r2, #0
    269e:	d03f      	beq.n	2720 <memset+0x8c>
    26a0:	b2ca      	uxtb	r2, r1
    26a2:	4603      	mov	r3, r0
    26a4:	e001      	b.n	26aa <memset+0x16>
    26a6:	3c01      	subs	r4, #1
    26a8:	d33a      	bcc.n	2720 <memset+0x8c>
    26aa:	f803 2b01 	strb.w	r2, [r3], #1
    26ae:	079d      	lsls	r5, r3, #30
    26b0:	d1f9      	bne.n	26a6 <memset+0x12>
    26b2:	2c03      	cmp	r4, #3
    26b4:	d92d      	bls.n	2712 <memset+0x7e>
    26b6:	b2cd      	uxtb	r5, r1
    26b8:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
    26bc:	2c0f      	cmp	r4, #15
    26be:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
    26c2:	d936      	bls.n	2732 <memset+0x9e>
    26c4:	f1a4 0210 	sub.w	r2, r4, #16
    26c8:	f022 0c0f 	bic.w	ip, r2, #15
    26cc:	f103 0e20 	add.w	lr, r3, #32
    26d0:	44e6      	add	lr, ip
    26d2:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    26d6:	f103 0210 	add.w	r2, r3, #16
    26da:	e942 5504 	strd	r5, r5, [r2, #-16]
    26de:	e942 5502 	strd	r5, r5, [r2, #-8]
    26e2:	3210      	adds	r2, #16
    26e4:	4572      	cmp	r2, lr
    26e6:	d1f8      	bne.n	26da <memset+0x46>
    26e8:	f10c 0201 	add.w	r2, ip, #1
    26ec:	f014 0f0c 	tst.w	r4, #12
    26f0:	eb03 1202 	add.w	r2, r3, r2, lsl #4
    26f4:	f004 0c0f 	and.w	ip, r4, #15
    26f8:	d013      	beq.n	2722 <memset+0x8e>
    26fa:	f1ac 0304 	sub.w	r3, ip, #4
    26fe:	f023 0303 	bic.w	r3, r3, #3
    2702:	3304      	adds	r3, #4
    2704:	4413      	add	r3, r2
    2706:	f842 5b04 	str.w	r5, [r2], #4
    270a:	4293      	cmp	r3, r2
    270c:	d1fb      	bne.n	2706 <memset+0x72>
    270e:	f00c 0403 	and.w	r4, ip, #3
    2712:	b12c      	cbz	r4, 2720 <memset+0x8c>
    2714:	b2c9      	uxtb	r1, r1
    2716:	441c      	add	r4, r3
    2718:	f803 1b01 	strb.w	r1, [r3], #1
    271c:	429c      	cmp	r4, r3
    271e:	d1fb      	bne.n	2718 <memset+0x84>
    2720:	bd30      	pop	{r4, r5, pc}
    2722:	4664      	mov	r4, ip
    2724:	4613      	mov	r3, r2
    2726:	2c00      	cmp	r4, #0
    2728:	d1f4      	bne.n	2714 <memset+0x80>
    272a:	e7f9      	b.n	2720 <memset+0x8c>
    272c:	4603      	mov	r3, r0
    272e:	4614      	mov	r4, r2
    2730:	e7bf      	b.n	26b2 <memset+0x1e>
    2732:	461a      	mov	r2, r3
    2734:	46a4      	mov	ip, r4
    2736:	e7e0      	b.n	26fa <memset+0x66>

00002738 <__libc_init_array>:
    2738:	b570      	push	{r4, r5, r6, lr}
    273a:	4e0d      	ldr	r6, [pc, #52]	; (2770 <__libc_init_array+0x38>)
    273c:	4d0d      	ldr	r5, [pc, #52]	; (2774 <__libc_init_array+0x3c>)
    273e:	1b76      	subs	r6, r6, r5
    2740:	10b6      	asrs	r6, r6, #2
    2742:	d006      	beq.n	2752 <__libc_init_array+0x1a>
    2744:	2400      	movs	r4, #0
    2746:	f855 3b04 	ldr.w	r3, [r5], #4
    274a:	3401      	adds	r4, #1
    274c:	4798      	blx	r3
    274e:	42a6      	cmp	r6, r4
    2750:	d1f9      	bne.n	2746 <__libc_init_array+0xe>
    2752:	4e09      	ldr	r6, [pc, #36]	; (2778 <__libc_init_array+0x40>)
    2754:	4d09      	ldr	r5, [pc, #36]	; (277c <__libc_init_array+0x44>)
    2756:	1b76      	subs	r6, r6, r5
    2758:	f000 f816 	bl	2788 <___init_veneer>
    275c:	10b6      	asrs	r6, r6, #2
    275e:	d006      	beq.n	276e <__libc_init_array+0x36>
    2760:	2400      	movs	r4, #0
    2762:	f855 3b04 	ldr.w	r3, [r5], #4
    2766:	3401      	adds	r4, #1
    2768:	4798      	blx	r3
    276a:	42a6      	cmp	r6, r4
    276c:	d1f9      	bne.n	2762 <__libc_init_array+0x2a>
    276e:	bd70      	pop	{r4, r5, r6, pc}
    2770:	60001af0 	.word	0x60001af0
    2774:	60001af0 	.word	0x60001af0
    2778:	60001af8 	.word	0x60001af8
    277c:	60001af0 	.word	0x60001af0

00002780 <___reboot_Teensyduino__veneer>:
    2780:	f85f f000 	ldr.w	pc, [pc]	; 2784 <___reboot_Teensyduino__veneer+0x4>
    2784:	60001a05 	.word	0x60001a05

00002788 <___init_veneer>:
    2788:	f85f f000 	ldr.w	pc, [pc]	; 278c <___init_veneer+0x4>
    278c:	60001aad 	.word	0x60001aad

Disassembly of section .fini:

00002790 <_fini>:
    2790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2792:	bf00      	nop
