VPR FPGA Placement and Routing.
Version: 9.0.0-dev+v8.0.0-11925-ga544f5fea-dirty
Revision: v8.0.0-11925-ga544f5fea-dirty
Compiled: 2025-01-14T21:35:49
Compiler: GNU 9.4.0 on Linux-4.15.0-213-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
./vpr/vpr k6_frac_N10_frac_chain_mem32K_40nm.xml stereovision0.pre-vpr.blif --sdc_file A.sdc --route_chan_width 100

Using up to 1 parallel worker(s)

Architecture file: k6_frac_N10_frac_chain_mem32K_40nm.xml
Circuit name: stereovision0.pre-vpr

# Loading Architecture Description
# Loading Architecture Description took 0.02 seconds (max_rss 15.3 MiB, delta_rss +1.2 MiB)

Timing analysis: ON
Circuit netlist file: stereovision0.pre-vpr.net
Circuit placement file: stereovision0.pre-vpr.place
Circuit routing file: stereovision0.pre-vpr.route
Circuit SDC file: A.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Analytical Placer: DISABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.absorb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: SIMPLE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.choke_points: on
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.astar_offset: 0.000000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: FOUR_ARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.05 seconds (max_rss 23.3 MiB, delta_rss +8.0 MiB)
Circuit file: stereovision0.pre-vpr.blif
# Load circuit
Found constant-one generator 'offchip_sram_oe~1'
Found constant-zero generator 'offchip_sram_addr~18'
Found constant-zero generator 'offchip_sram_addr~17'
Found constant-zero generator 'depth_out~15'
Found constant-zero generator 'depth_out~14'
Found constant-zero generator 'depth_out~13'
Found constant-zero generator 'depth_out~12'
Found constant-zero generator 'depth_out~11'
Found constant-zero generator 'depth_out~10'
Found constant-zero generator 'depth_out~9'
Found constant-zero generator 'depth_out~8'
Found constant-zero generator 'tm3_vidout_blue~1'
Found constant-zero generator 'tm3_vidout_blue~0'
Found constant-zero generator 'tm3_vidout_green~1'
Found constant-zero generator 'tm3_vidout_green~0'
Found constant-zero generator 'gnd'
Found constant-one generator 'vcc'
Found constant-zero generator 'unconn'
# Load circuit took 0.37 seconds (max_rss 74.2 MiB, delta_rss +50.9 MiB)
# Clean circuit
Absorbed 8953 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred  510 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 666
Swept block(s)      : 0
Constant Pins Marked: 510
# Clean circuit took 0.04 seconds (max_rss 74.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.07 seconds (max_rss 74.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.01 seconds (max_rss 74.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 21365
    .input :     169
    .latch :   11497
    .names :    6779
        0-LUT:      17
        1-LUT:      47
        2-LUT:     130
        3-LUT:    5652
        4-LUT:     130
        5-LUT:     565
        6-LUT:     238
    .output:     197
    adder  :    2723
  Nets  : 23225
    Avg Fanout:     2.3
    Max Fanout: 11497.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 76534
  Timing Graph Edges: 112526
  Timing Graph Levels: 34
# Build Timing Graph took 0.12 seconds (max_rss 74.8 MiB, delta_rss +0.6 MiB)
Netlist contains 1 clocks
  Netlist Clock 'tm3_clk_v0' Fanout: 11497 pins (15.0%), 11497 blocks (53.8%)
# Load Timing Constraints
# Load Timing Constraints took 0.08 seconds (max_rss 74.8 MiB, delta_rss +0.0 MiB)
Error 1: 
Type: SDC file
File: A.sdc
Line: 1
Message: Clock name or pattern 'clk' does not correspond to any nets. To create a virtual clock, use the '-name' option.
