// Seed: 1494804540
module module_0 (
    input tri id_0
);
  bit id_2;
  always_latch begin : LABEL_0
    id_3['b0] <= id_2;
    id_2 = id_2;
  end
  wire id_4, id_5;
  wire id_6, id_7;
  wire id_8;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    input tri1 id_2,
    output tri1 id_3,
    input tri id_4,
    input supply1 id_5,
    input tri id_6,
    input uwire id_7,
    input uwire id_8,
    input tri0 id_9
);
  tri1 id_11;
  assign id_3 = id_11;
  module_0 modCall_1 (id_2);
endmodule
