// Seed: 2526441369
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout tri id_12;
  inout wire id_11;
  inout wand id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_6 = id_10;
  wire id_14;
  assign id_10 = 1;
  logic id_15;
  ;
  wire id_16;
  assign id_4 = id_9;
  wire id_17;
  assign id_12 = -1;
  always release id_13;
endmodule
macromodule module_1 (
    input tri id_0,
    input supply1 id_1,
    input wand id_2,
    input wire id_3,
    output supply1 id_4,
    output supply1 id_5,
    input supply1 id_6,
    input uwire id_7,
    input uwire id_8,
    input supply0 id_9,
    input tri1 id_10
);
  assign id_5 = 1;
  struct packed {
    logic id_12;
    logic id_13;
    logic [-1 : 1] id_14;
  } id_15;
  assign id_15.id_13[-1] = id_15.id_14 ^ id_15.id_14;
  parameter id_16 = 1;
  module_0 modCall_1 (
      id_14,
      id_12,
      id_14,
      id_16,
      id_14,
      id_15,
      id_14,
      id_13,
      id_16,
      id_16,
      id_16,
      id_15,
      id_12
  );
  parameter id_17 = id_16;
endmodule
