#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri May 25 10:42:52 2018
# Process ID: 10512
# Current directory: C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11804 C:\Users\basile.berckmoes\Documents\GitHub\EmbeddedProcessing\Labo6\ip_repo\edit_VGA_sAXI_controller_v1_0.xpr
# Log file: C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/vivado.log
# Journal file: C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/edit_VGA_sAXI_controller_v1_0.xpr
INFO: [Project 1-313] Project file moved from 'c:/users/basileberckmoes/documents/github/embeddedprocessing/labo6/ip_repo' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/ClkAndResetGen.vhd', nor could it be found using path 'c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/ClkAndResetGen.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/ColorGenerator.vhd', nor could it be found using path 'c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/ColorGenerator.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/VGA_controller.vhd', nor could it be found using path 'c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/VGA_controller.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0_S00_AXI.vhd', nor could it be found using path 'c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0_S00_AXI.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/VideoTimingGen.vhd', nor could it be found using path 'c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/VideoTimingGen.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0.vhd', nor could it be found using path 'c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/component.xml', nor could it be found using path 'c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/component.xml'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0', nor could it be found using path 'c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/edit_VGA_sAXI_controller_v1_0.ip_user_files', nor could it be found using path 'c:/users/basileberckmoes/documents/github/embeddedprocessing/labo6/ip_repo/edit_VGA_sAXI_controller_v1_0.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 767.695 ; gain = 49.230
update_compile_order -fileset sources_1
set_property top {C:\Users\basile.berckmoes\Documents\GitHub\EmbeddedProcessing\Labo6\ip_repo\VGA_sAXI_controller_1.0\src} [current_fileset]
set_property top {C:\Users\basile.berckmoes\Documents\GitHub\EmbeddedProcessing\Labo6\ip_repo\VGA_sAXI_controller_1.0\src\ClkAndAndResetGen.vhd} [current_fileset]
update_files -from_files C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/ClkAndResetGen.vhd -to_files C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/ClkAndResetGen.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/ClkAndResetGen.vhd' with file 'C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/ClkAndResetGen.vhd'.
update_compile_order -fileset sources_1
update_files -from_files C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/ColorGenerator.vhd -to_files C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/ColorGenerator.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/ColorGenerator.vhd' with file 'C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/ColorGenerator.vhd'.
update_files -from_files C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/VideoTimingGen.vhd -to_files C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/VideoTimingGen.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/VideoTimingGen.vhd' with file 'C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/VideoTimingGen.vhd'.
update_files -from_files C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/VGA_controller.vhd -to_files C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/VGA_controller.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/VGA_controller.vhd' with file 'C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/VGA_controller.vhd'.
update_compile_order -fileset sources_1
update_files -from_files C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0.vhd -to_files C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0.vhd' with file 'C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0.vhd'.
update_compile_order -fileset sources_1
update_files -from_files C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0_S00_AXI.vhd -to_files C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0_S00_AXI.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0_S00_AXI.vhd' with file 'C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0_S00_AXI.vhd'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 25 10:52:33 2018...
