Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Apr 23 09:41:23 2019
| Host         : axel-VirtualBox running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file Calculadora_control_sets_placed.rpt
| Design       : Calculadora
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    84 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           12 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               8 |            8 |
| No           | Yes                   | No                     |               4 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------+----------------------------+------------------+----------------+
|         Clock Signal        | Enable Signal |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-----------------------------+---------------+----------------------------+------------------+----------------+
|  cnt_tmp_reg[0]_LDC_i_1_n_0 |               | cnt_tmp_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  cnt_tmp_reg[2]_LDC_i_1_n_0 |               | cnt_tmp_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  cnt_tmp_reg[1]_LDC_i_1_n_0 |               | cnt_tmp_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  cnt_tmp_reg[3]_LDC_i_1_n_0 |               | cnt_tmp_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG              |               | cnt_tmp_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG              |               | cnt_tmp_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG              |               | cnt_tmp_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG              |               | cnt_tmp_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG              |               | cnt_tmp_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG              |               | cnt_tmp_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG              |               | cnt_tmp_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG              |               | cnt_tmp_reg[3]_LDC_i_2_n_0 |                1 |              1 |
+-----------------------------+---------------+----------------------------+------------------+----------------+


