{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.622639",
   "Default View_TopLeft":"-644,-310",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 570 -defaultsOSRD
preplace port port-id_TXD -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace port port-id_btn_0 -pg 1 -lvl 0 -x 0 -y 850 -defaultsOSRD
preplace port port-id_vga_hs -pg 1 -lvl 5 -x 1340 -y 750 -defaultsOSRD
preplace port port-id_vga_vs -pg 1 -lvl 5 -x 1340 -y 730 -defaultsOSRD
preplace port port-id_vga_r -pg 1 -lvl 5 -x 1340 -y 670 -defaultsOSRD
preplace port port-id_vga_b -pg 1 -lvl 5 -x 1340 -y 690 -defaultsOSRD
preplace port port-id_vga_g -pg 1 -lvl 5 -x 1340 -y 710 -defaultsOSRD
preplace port port-id_RXD -pg 1 -lvl 5 -x 1340 -y 290 -defaultsOSRD
preplace inst clock_div_25 -pg 1 -lvl 1 -x 130 -y 730 -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir en right -pinY en 0R
preplace inst clock_div_0 -pg 1 -lvl 1 -x 130 -y 630 -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir en right -pinY en 0R
preplace inst debouncer_0 -pg 1 -lvl 1 -x 130 -y 830 -swap {1 0 2} -defaultsOSRD -pinDir btn left -pinY btn 20L -pinDir clk left -pinY clk 0L -pinDir dbnc right -pinY dbnc 0R
preplace inst framebuffer_0 -pg 1 -lvl 2 -x 420 -y 550 -swap {0 1 2 3 4 9 7 6 5 8} -defaultsOSRD -pinDir clk1 left -pinY clk1 0L -pinDir en1 left -pinY en1 20L -pinDir en2 left -pinY en2 180L -pinDir ld right -pinY ld 0R -pinBusDir addr1 right -pinBusY addr1 20R -pinBusDir addr2 right -pinBusY addr2 200R -pinDir wr_en1 right -pinY wr_en1 80R -pinBusDir din right -pinBusY din 60R -pinBusDir dout1 right -pinBusY dout1 40R -pinBusDir dout2 right -pinBusY dout2 180R
preplace inst regs_0 -pg 1 -lvl 2 -x 420 -y 310 -swap {0 1 2 3 4 5 6 9 10 7 8} -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir en left -pinY en 20L -pinDir rst left -pinY rst 140L -pinBusDir id1 right -pinBusY id1 0R -pinBusDir id2 right -pinBusY id2 20R -pinDir wr_en1 right -pinY wr_en1 40R -pinDir wr_en2 right -pinY wr_en2 60R -pinBusDir din1 right -pinBusY din1 120R -pinBusDir din2 right -pinBusY din2 140R -pinBusDir dout1 right -pinBusY dout1 80R -pinBusDir dout2 right -pinBusY dout2 100R
preplace inst my_alu_0 -pg 1 -lvl 2 -x 420 -y 130 -swap {0 1 3 2 4 5} -defaultsOSRD -pinBusDir A right -pinBusY A 0R -pinBusDir B right -pinBusY B 20R -pinBusDir C right -pinBusY C 60R -pinBusDir opcode right -pinBusY opcode 40R -pinDir clk left -pinY clk 40L -pinDir en left -pinY en 60L
preplace inst uart_0 -pg 1 -lvl 4 -x 1140 -y 290 -swap {1 3 4 0 2 5 6 7 8 9} -defaultsOSRD -pinDir clk left -pinY clk 20L -pinDir en left -pinY en 60L -pinDir send left -pinY send 80L -pinDir rx left -pinY rx 0L -pinDir rst left -pinY rst 40L -pinBusDir charSend left -pinBusY charSend 100L -pinDir ready left -pinY ready 120L -pinDir tx right -pinY tx 0R -pinDir newChar left -pinY newChar 140L -pinBusDir charRec left -pinBusY charRec 160L
preplace inst vga_ctrl_0 -pg 1 -lvl 3 -x 780 -y 790 -swap {0 1 2 3 4 6 5} -defaultsOSRD -pinDir clk left -pinY clk 60L -pinDir en left -pinY en 80L -pinDir HS right -pinY HS 0R -pinDir VS right -pinY VS 20R -pinDir Vid right -pinY Vid 40R -pinBusDir hcount right -pinBusY hcount 80R -pinBusDir vcount right -pinBusY vcount 60R
preplace inst pixel_pusher_0 -pg 1 -lvl 4 -x 1140 -y 790 -swap {0 4 1 5 3 2 6 7 8 9} -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir en left -pinY en 140L -pinDir VS left -pinY VS 20L -pinBusDir pixel left -pinBusY pixel 160L -pinBusDir hcount left -pinBusY hcount 80L -pinDir vid left -pinY vid 40L -pinBusDir R right -pinBusY R 0R -pinBusDir B right -pinBusY B 20R -pinBusDir G right -pinBusY G 40R -pinBusDir addr left -pinBusY addr 180L
preplace inst irMem -pg 1 -lvl 4 -x 1140 -y 610 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 0L -pinDir BRAM_PORTA.addra left -pinY BRAM_PORTA.addra 20L -pinDir BRAM_PORTA.clka left -pinY BRAM_PORTA.clka 40L -pinDir BRAM_PORTA.douta left -pinY BRAM_PORTA.douta 60L
preplace inst dMem -pg 1 -lvl 4 -x 1140 -y 90 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 0L -pinDir BRAM_PORTA.addra left -pinY BRAM_PORTA.addra 20L -pinDir BRAM_PORTA.clka left -pinY BRAM_PORTA.clka 40L -pinDir BRAM_PORTA.dina left -pinY BRAM_PORTA.dina 60L -pinDir BRAM_PORTA.douta left -pinY BRAM_PORTA.douta 80L -pinDir BRAM_PORTA.wea left -pinY BRAM_PORTA.wea 100L
preplace inst controls_0 -pg 1 -lvl 3 -x 780 -y 130 -swap {25 23 24 4 5 6 7 8 9 10 11 12 13 14 15 22 29 30 16 19 17 18 0 1 2 3 26 27 20 28 21} -defaultsOSRD -pinDir clk left -pinY clk 560L -pinDir en left -pinY en 520L -pinDir rst left -pinY rst 540L -pinBusDir rID1 left -pinBusY rID1 180L -pinBusDir rID2 left -pinBusY rID2 200L -pinDir wr_enR1 left -pinY wr_enR1 220L -pinDir wr_enR2 left -pinY wr_enR2 240L -pinBusDir regrD1 left -pinBusY regrD1 260L -pinBusDir regrD2 left -pinBusY regrD2 280L -pinBusDir regwD1 left -pinBusY regwD1 300L -pinBusDir regwD2 left -pinBusY regwD2 320L -pinDir fbRST left -pinY fbRST 420L -pinBusDir fbADDR1 left -pinBusY fbADDR1 440L -pinBusDir fbDin1 left -pinBusY fbDin1 460L -pinBusDir fbDout1 left -pinBusY fbDout1 480L -pinDir fbWr_en left -pinY fbWr_en 500L -pinBusDir irAddr right -pinBusY irAddr 500R -pinBusDir irWord right -pinBusY irWord 540R -pinBusDir dAddr right -pinBusY dAddr 0R -pinDir d_wr_en right -pinY d_wr_en 60R -pinBusDir dOut right -pinBusY dOut 20R -pinBusDir dIn right -pinBusY dIn 40R -pinBusDir aluA left -pinBusY aluA 0L -pinBusDir aluB left -pinBusY aluB 20L -pinBusDir aluOP left -pinBusY aluOP 40L -pinBusDir aluResult left -pinBusY aluResult 60L -pinDir ready right -pinY ready 280R -pinDir newchar right -pinY newchar 300R -pinDir send right -pinY send 240R -pinBusDir charRec right -pinBusY charRec 320R -pinBusDir charSend right -pinBusY charSend 260R
preplace netloc clk_1 1 0 4 20J 570 260 850 580 30 980
preplace netloc btn_0_1 1 0 1 N 850
preplace netloc controls_0_rID1 1 2 1 NJ 310
preplace netloc controls_0_rID2 1 2 1 NJ 330
preplace netloc controls_0_wr_enR1 1 2 1 NJ 350
preplace netloc controls_0_wr_enR2 1 2 1 NJ 370
preplace netloc regs_0_dout1 1 2 1 N 390
preplace netloc regs_0_dout2 1 2 1 N 410
preplace netloc controls_0_regwD1 1 2 1 NJ 430
preplace netloc controls_0_regwD2 1 2 1 NJ 450
preplace netloc debouncer_0_dbnc 1 1 3 280 830 600 50 1000
preplace netloc clock_div_0_en 1 1 3 300 810 620 70 940
preplace netloc clock_div_25_en 1 1 3 240 870 600 930 N
preplace netloc controls_0_aluOP 1 2 1 NJ 170
preplace netloc controls_0_aluA 1 2 1 NJ 130
preplace netloc controls_0_aluB 1 2 1 NJ 150
preplace netloc my_alu_0_C 1 2 1 N 190
preplace netloc controls_0_fbRST 1 2 1 NJ 550
preplace netloc controls_0_fbADDR1 1 2 1 NJ 570
preplace netloc pixel_pusher_0_addr 1 2 2 540J 970 NJ
preplace netloc controls_0_fbWr_en 1 2 1 NJ 630
preplace netloc controls_0_fbDout1 1 2 1 NJ 610
preplace netloc framebuffer_0_dout1 1 2 1 N 590
preplace netloc framebuffer_0_dout2 1 2 2 560J 950 N
preplace netloc vga_ctrl_0_VS 1 3 2 1020 730 N
preplace netloc vga_ctrl_0_hcount 1 3 1 N 870
preplace netloc vga_ctrl_0_Vid 1 3 1 N 830
preplace netloc vga_ctrl_0_HS 1 3 2 940 550 1280J
preplace netloc pixel_pusher_0_R 1 4 1 1260 670n
preplace netloc pixel_pusher_0_B 1 4 1 1300 690n
preplace netloc pixel_pusher_0_G 1 4 1 1320 710n
preplace netloc TXD_1 1 0 4 NJ 250 NJ 250 540J 10 1020
preplace netloc uart_0_tx 1 4 1 N 290
preplace netloc irMem_douta 1 3 1 N 670
preplace netloc controls_0_irAddr 1 3 1 N 630
preplace netloc uart_0_newChar 1 3 1 NJ 430
preplace netloc uart_0_ready 1 3 1 NJ 410
preplace netloc uart_0_charRec 1 3 1 NJ 450
preplace netloc controls_0_charSend 1 3 1 N 390
preplace netloc controls_0_send 1 3 1 N 370
preplace netloc controls_0_d_wr_en 1 3 1 N 190
preplace netloc controls_0_dOut 1 3 1 N 150
preplace netloc controls_0_dAddr 1 3 1 960 110n
preplace netloc dMem_douta 1 3 1 NJ 170
levelinfo -pg 1 0 130 420 780 1140 1340
pagesize -pg 1 -db -bbox -sgen -90 0 1440 1030
",
   "No Loops_ScaleFactor":"0.614563",
   "No Loops_TopLeft":"-296,3",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -620 -y 240 -defaultsOSRD
preplace port port-id_TXD -pg 1 -lvl 0 -x -620 -y 210 -defaultsOSRD
preplace port port-id_btn_0 -pg 1 -lvl 0 -x -620 -y 280 -defaultsOSRD
preplace inst controls_0 -pg 1 -lvl 3 -x 400 -y 240 -defaultsOSRD
preplace inst clock_div_25 -pg 1 -lvl 1 -x -480 -y 250 -defaultsOSRD
preplace inst clock_div_0 -pg 1 -lvl 1 -x -480 -y 150 -defaultsOSRD
preplace inst debouncer_0 -pg 1 -lvl 1 -x -480 -y 360 -defaultsOSRD
preplace inst framebuffer_0 -pg 1 -lvl 2 -x -180 -y 430 -defaultsOSRD
preplace inst regs_0 -pg 1 -lvl 2 -x -180 -y 180 -defaultsOSRD
preplace inst my_alu_0 -pg 1 -lvl 2 -x -180 -y -70 -defaultsOSRD
preplace inst uart_0 -pg 1 -lvl 4 -x 910 -y 170 -defaultsOSRD
preplace inst vga_ctrl_0 -pg 1 -lvl 3 -x 400 -y 610 -defaultsOSRD
preplace inst pixel_pusher_0 -pg 1 -lvl 4 -x 910 -y 620 -defaultsOSRD
preplace inst irMem -pg 1 -lvl 4 -x 910 -y 410 -defaultsOSRD
preplace inst dMem -pg 1 -lvl 4 -x 910 -y -30 -defaultsOSRD
levelinfo -pg 1 -620 -480 -180 400 910 1070
pagesize -pg 1 -db -bbox -sgen -710 -170 1070 730
"
}

