do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:58 on Sep 21,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 01:32:00 on Sep 21,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:00 on Sep 21,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 01:32:00 on Sep 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:01 on Sep 21,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_32.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# End time: 01:32:01 on Sep 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:01 on Sep 21,2020
# vlog -reportprogress 300 ./pipelined_adder_tree_64.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_64
# -- Compiling module pipelined_adder_tree_64_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_64_testbench
# End time: 01:32:02 on Sep 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:02 on Sep 21,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 01:32:04 on Sep 21,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:04 on Sep 21,2020
# vlog -reportprogress 300 ./accumulator_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_32
# -- Compiling module pipelined_adder_tree_32_testbench
# -- Compiling module mux_accumulator_32
# -- Compiling module mux_accumulator_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_32_testbench
# 	mux_accumulator_32_testbench
# End time: 01:32:05 on Sep 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:05 on Sep 21,2020
# vlog -reportprogress 300 ./accumulator_64.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_64
# -- Compiling module pipelined_adder_tree_64_testbench
# -- Compiling module mux_accumulator_64
# -- Compiling module mux_accumulator_64_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_64_testbench
# 	mux_accumulator_64_testbench
# End time: 01:32:06 on Sep 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:06 on Sep 21,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 01:32:08 on Sep 21,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:08 on Sep 21,2020
# vlog -reportprogress 300 ./encoding_32.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding_32
# -- Compiling module encoding_32_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_32_testbench
# End time: 01:32:09 on Sep 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:09 on Sep 21,2020
# vlog -reportprogress 300 ./encoding_64.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree_64
# -- Compiling module pipelined_adder_tree_64_testbench
# -- Compiling module mux_accumulator_64
# -- Compiling module mux_accumulator_64_testbench
# -- Compiling module encoding_64
# -- Compiling module encoding_64_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_64_testbench
# 	mux_accumulator_64_testbench
# 	encoding_64_testbench
# End time: 01:32:11 on Sep 21,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:11 on Sep 21,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 01:32:12 on Sep 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:12 on Sep 21,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 01:32:12 on Sep 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:12 on Sep 21,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 01:32:13 on Sep 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:13 on Sep 21,2020
# vlog -reportprogress 300 ./memory_dual_port.sv 
# -- Compiling module memory_dual_port
# 
# Top level modules:
# 	memory_dual_port
# End time: 01:32:14 on Sep 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:14 on Sep 21,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 01:32:14 on Sep 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:14 on Sep 21,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 01:32:16 on Sep 21,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:16 on Sep 21,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 01:32:16 on Sep 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:17 on Sep 21,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 01:32:17 on Sep 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:17 on Sep 21,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module memory_single
# -- Compiling module memory_dual_port
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 01:32:18 on Sep 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:18 on Sep 21,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 01:32:19 on Sep 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 01:32:19 on Sep 21,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.encoding_controller
# Loading work.encoding
# Loading work.class_mem_interface
# Loading work.class_checking_controller
# Loading work.similarity_checker
# Loading work.memory_dual_port
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./accelerator_top.sv(50): [PCDPC] - Port size (6) does not match connection size (5) for port 'class_num'. The port definition is at: ./class_checking_controller.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_check_control File: ./class_checking_controller.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftt4nbjt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftt4nbjt
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(99)
#    Time: 13705900 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 99
# End time: 01:33:25 on Sep 21,2020, Elapsed time: 0:01:06
# Errors: 0, Warnings: 3
