<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jun 26 13:41:14 2019


Command Line:  synthesis -f FirstDemo_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = FirstDemo.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = no
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MXO2/FirstDemo/project (searchpath added)
-p C:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MXO2/FirstDemo/project/impl1 (searchpath added)
-p C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MXO2/FirstDemo/project (searchpath added)
Verilog design file = C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MXO2/FirstDemo/source/Clock_div.v
Verilog design file = C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MXO2/FirstDemo/source/Color_led.v
Verilog design file = C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MXO2/FirstDemo/source/Debounce.v
Verilog design file = C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MXO2/FirstDemo/source/FirstDemo.v
Verilog design file = C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MXO2/FirstDemo/source/Heart_beat.v
Verilog design file = C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MXO2/FirstDemo/source/Lightness.v
Verilog design file = C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MXO2/FirstDemo/source/Segment_led.v
Verilog design file = C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MXO2/FirstDemo/source/Water_led.v
NGD file = FirstDemo_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/clock_div.v. VERI-1482
Analyzing Verilog file c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/color_led.v. VERI-1482
Analyzing Verilog file c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/debounce.v. VERI-1482
Analyzing Verilog file c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/firstdemo.v. VERI-1482
WARNING - synthesis: c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/firstdemo.v(32): identifier clk_1Hz is used before its declaration. VERI-1875
Analyzing Verilog file c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/heart_beat.v. VERI-1482
Analyzing Verilog file c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/lightness.v. VERI-1482
Analyzing Verilog file c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/segment_led.v. VERI-1482
Analyzing Verilog file c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/water_led.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): FirstDemo
INFO - synthesis: c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/firstdemo.v(18): compiling module FirstDemo. VERI-1018
INFO - synthesis: c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/debounce.v(18): compiling module Debounce. VERI-1018
WARNING - synthesis: c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/debounce.v(33): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/clock_div.v(9): compiling module Clock_div. VERI-1018
WARNING - synthesis: c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/clock_div.v(40): expression size 32 truncated to fit in target size 25. VERI-1209
INFO - synthesis: c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/lightness.v(18): compiling module Lightness. VERI-1018
INFO - synthesis: c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/heart_beat.v(18): compiling module Heart_beat. VERI-1018
INFO - synthesis: c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/water_led.v(18): compiling module Water_led. VERI-1018
INFO - synthesis: c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/color_led.v(18): compiling module Color_led. VERI-1018
INFO - synthesis: c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/segment_led.v(18): compiling module Segment_led. VERI-1018
WARNING - synthesis: c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/segment_led.v(25): net mem does not have a driver. VDB-1002
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = FirstDemo.
WARNING - synthesis: Initial value found on net PULSE_PERIOD[24] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net PULSE_PERIOD[23] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net PULSE_PERIOD[22] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net PULSE_PERIOD[21] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net PULSE_PERIOD[20] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net PULSE_PERIOD[19] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net PULSE_PERIOD[18] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net PULSE_PERIOD[17] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net PULSE_PERIOD[16] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net PULSE_PERIOD[15] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net PULSE_PERIOD[14] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net PULSE_PERIOD[13] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net PULSE_PERIOD[12] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net PULSE_PERIOD[11] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net PULSE_PERIOD[10] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net PULSE_PERIOD[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net PULSE_PERIOD[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net PULSE_PERIOD[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net PULSE_PERIOD[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net PULSE_PERIOD[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net PULSE_PERIOD[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net PULSE_PERIOD[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net PULSE_PERIOD[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net PULSE_PERIOD[1] will be ignored due to unrecognized driver type
WARNING - synthesis: c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/segment_led.v(25): ram mem_original_ramnet has no write-port on it. VDB-1038



Applying 1.000000 MHz constraint to all clocks

Results of NGD DRC are available in FirstDemo_drc.log.
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file FirstDemo_impl1.ngd.

################### Begin Area Report (FirstDemo)######################
Number of register bits => 86 of 4635 (1 % )
CCU2D => 23
FD1P3BX => 3
FD1S3BX => 24
FD1S3DX => 59
GSR => 1
IB => 9
LUT4 => 138
OB => 68
PFUMX => 4
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_in_c, loads : 82
  Net : clk_1Hz_uut/GPIO_c, loads : 41
Clock Enable Nets
Number of Clock Enables: 1
Top 1 highest fanout Clock Enables:
  Net : Debounce_uut/clk_in_c_enable_3, loads : 3
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Color_led_uut/rst_n_in_N_86, loads : 85
  Net : Heart_beat_uut/heart_cnt_3, loads : 25
  Net : Heart_beat_uut/heart_cnt_2, loads : 25
  Net : Heart_beat_uut/heart_cnt_0, loads : 25
  Net : cnt1_24__N_112, loads : 24
  Net : Heart_beat_uut/heart_cnt_1, loads : 22
  Net : clk_1Hz_uut/n7, loads : 20
  Net : Debounce_uut/n5, loads : 18
  Net : Lightness_uut/Lightness_out1, loads : 16
  Net : clk_1Hz_uut/PULSE_PERIOD_24__N_58, loads : 14
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets GPIO_c]                  |    1.000 MHz|  135.300 MHz|     4  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_in_c]                |    1.000 MHz|   25.772 MHz|    35  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 443.203  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 3.094  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
