
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.4-SP1.2 <build 96435>)
| Date         : Tue Oct 25 09:46:52 2022
| Design       : ip_1port_ram
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk                      20.000       {0 10}         Declared               381           0  {sys_clk}
 DebugCore_JCLK           50.000       {0 25}         Declared               163           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER}
 DebugCore_CAPTURE        100.000      {25 75}        Declared                11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk                         50.000 MHz     335.570 MHz         20.000          2.980         17.020
 DebugCore_JCLK              20.000 MHz     171.792 MHz         50.000          5.821         44.179
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         17.020       0.000              0            746
 DebugCore_JCLK         DebugCore_JCLK              22.867       0.000              0            474
 DebugCore_CAPTURE      DebugCore_JCLK              20.347       0.000              0            122
 DebugCore_JCLK         DebugCore_CAPTURE           47.264       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.199       0.000              0            746
 DebugCore_JCLK         DebugCore_JCLK               0.364       0.000              0            474
 DebugCore_CAPTURE      DebugCore_JCLK              24.841       0.000              0            122
 DebugCore_JCLK         DebugCore_CAPTURE            0.311       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         17.579       0.000              0            279
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.606       0.000              0            279
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.102       0.000              0            381
 DebugCore_JCLK                                     24.102       0.000              0            163
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         17.489       0.000              0            746
 DebugCore_JCLK         DebugCore_JCLK              23.425       0.000              0            474
 DebugCore_CAPTURE      DebugCore_JCLK              21.416       0.000              0            122
 DebugCore_JCLK         DebugCore_CAPTURE           47.618       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.240       0.000              0            746
 DebugCore_JCLK         DebugCore_JCLK               0.318       0.000              0            474
 DebugCore_CAPTURE      DebugCore_JCLK              24.991       0.000              0            122
 DebugCore_JCLK         DebugCore_CAPTURE            0.446       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         18.147       0.000              0            279
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.557       0.000              0            279
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.447       0.000              0            381
 DebugCore_JCLK                                     24.447       0.000              0            163
 DebugCore_CAPTURE                                  49.700       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[17]/opit_0/D
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.628
  Launch Clock Delay      :  4.357
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.793       4.357         ntclkbufg_2      
 DRM_122_188/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_188/QA0[2]                tco                   2.045       6.402 r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[2]
                                   net (fanout=3)        0.756       7.158         nt_douta[2]      
 CLMA_106_181/M1                                                           r       u_CORES/u_debug_core_0/trig0_d1[17]/opit_0/D

 Data arrival time                                                   7.158         Logic Levels: 0  
                                                                                   Logic: 2.045ns(73.010%), Route: 0.756ns(26.990%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.480      23.628         ntclkbufg_2      
 CLMA_106_181/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[17]/opit_0/CLK
 clock pessimism                                         0.667      24.295                          
 clock uncertainty                                      -0.050      24.245                          

 Setup time                                             -0.067      24.178                          

 Data required time                                                 24.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.178                          
 Data arrival time                                                   7.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.020                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/D
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.628
  Launch Clock Delay      :  4.357
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.793       4.357         ntclkbufg_2      
 DRM_122_188/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_188/QA0[5]                tco                   2.045       6.402 r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[5]
                                   net (fanout=3)        0.738       7.140         nt_douta[5]      
 CLMA_106_181/M2                                                           r       u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/D

 Data arrival time                                                   7.140         Logic Levels: 0  
                                                                                   Logic: 2.045ns(73.482%), Route: 0.738ns(26.518%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.480      23.628         ntclkbufg_2      
 CLMA_106_181/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/CLK
 clock pessimism                                         0.667      24.295                          
 clock uncertainty                                      -0.050      24.245                          

 Setup time                                             -0.067      24.178                          

 Data required time                                                 24.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.178                          
 Data arrival time                                                   7.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.038                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/D
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.635
  Launch Clock Delay      :  4.357
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.793       4.357         ntclkbufg_2      
 DRM_122_188/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_188/QA0[2]                tco                   2.045       6.402 r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[2]
                                   net (fanout=3)        0.569       6.971         nt_douta[2]      
 CLMA_126_196/M2                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/D

 Data arrival time                                                   6.971         Logic Levels: 0  
                                                                                   Logic: 2.045ns(78.233%), Route: 0.569ns(21.767%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.487      23.635         ntclkbufg_2      
 CLMA_126_196/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/CLK
 clock pessimism                                         0.667      24.302                          
 clock uncertainty                                      -0.050      24.252                          

 Setup time                                             -0.067      24.185                          

 Data required time                                                 24.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.185                          
 Data arrival time                                                   6.971                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.214                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[4][21]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/DATA_ff[0][21]/opit_0/D
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.315  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.374
  Launch Clock Delay      :  3.643
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.495       3.643         ntclkbufg_2      
 CLMA_86_180/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[4][21]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_180/Q0                    tco                   0.218       3.861 f       u_CORES/u_debug_core_0/data_pipe[4][21]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.280       4.141         u_CORES/u_debug_core_0/data_pipe[4] [21]
 CLMA_78_180/M2                                                            f       u_CORES/u_debug_core_0/DATA_ff[0][21]/opit_0/D

 Data arrival time                                                   4.141         Logic Levels: 0  
                                                                                   Logic: 0.218ns(43.775%), Route: 0.280ns(56.225%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.810       4.374         ntclkbufg_2      
 CLMA_78_180/CLK                                                           r       u_CORES/u_debug_core_0/DATA_ff[0][21]/opit_0/CLK
 clock pessimism                                        -0.416       3.958                          
 clock uncertainty                                       0.000       3.958                          

 Hold time                                              -0.016       3.942                          

 Data required time                                                  3.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.942                          
 Data arrival time                                                   4.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][8]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/DA0[10]
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.374
  Launch Clock Delay      :  3.640
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.492       3.640         ntclkbufg_2      
 CLMA_70_181/CLK                                                           r       u_CORES/u_debug_core_0/DATA_ff[0][8]/opit_0/CLK

 CLMA_70_181/Q1                    tco                   0.218       3.858 f       u_CORES/u_debug_core_0/DATA_ff[0][8]/opit_0/Q
                                   net (fanout=1)        0.258       4.116         u_CORES/u_debug_core_0/DATA_ff[0] [8]
 DRM_62_188/DA0[10]                                                        f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/DA0[10]

 Data arrival time                                                   4.116         Logic Levels: 0  
                                                                                   Logic: 0.218ns(45.798%), Route: 0.258ns(54.202%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.810       4.374         ntclkbufg_2      
 DRM_62_188/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 clock pessimism                                        -0.667       3.707                          
 clock uncertainty                                       0.000       3.707                          

 Hold time                                               0.137       3.844                          

 Data required time                                                  3.844                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.844                          
 Data arrival time                                                   4.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][13]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/DA0[15]
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.374
  Launch Clock Delay      :  3.640
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.492       3.640         ntclkbufg_2      
 CLMA_70_181/CLK                                                           r       u_CORES/u_debug_core_0/DATA_ff[0][13]/opit_0/CLK

 CLMA_70_181/Q2                    tco                   0.218       3.858 f       u_CORES/u_debug_core_0/DATA_ff[0][13]/opit_0/Q
                                   net (fanout=1)        0.258       4.116         u_CORES/u_debug_core_0/DATA_ff[0] [13]
 DRM_62_188/DA0[15]                                                        f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/DA0[15]

 Data arrival time                                                   4.116         Logic Levels: 0  
                                                                                   Logic: 0.218ns(45.798%), Route: 0.258ns(54.202%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.810       4.374         ntclkbufg_2      
 DRM_62_188/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 clock pessimism                                        -0.667       3.707                          
 clock uncertainty                                       0.000       3.707                          

 Hold time                                               0.137       3.844                          

 Data required time                                                  3.844                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.844                          
 Data arrival time                                                   4.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.312  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  3.905
  Clock Pessimism Removal :  0.497
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.824       3.905         ntclkbufg_1      
 CLMA_42_284/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_42_284/Q0                    tco                   0.261       4.166 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.285       5.451         u_CORES/u_jtag_hub/data_ctrl
 CLMA_58_213/D1                                                            r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.451         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.882%), Route: 1.285ns(83.118%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584      26.584         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      26.584 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.512      28.096         ntclkbufg_1      
 CLMA_58_213/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.497      28.593                          
 clock uncertainty                                      -0.050      28.543                          

 Setup time                                             -0.225      28.318                          

 Data required time                                                 28.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.318                          
 Data arrival time                                                   5.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.867                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.315  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  3.905
  Clock Pessimism Removal :  0.497
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.824       3.905         ntclkbufg_1      
 CLMA_42_284/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_42_284/Q0                    tco                   0.261       4.166 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.142       5.308         u_CORES/u_jtag_hub/data_ctrl
 CLMA_54_212/D3                                                            r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   5.308         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.603%), Route: 1.142ns(81.397%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584      26.584         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      26.584 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.509      28.093         ntclkbufg_1      
 CLMA_54_212/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.497      28.590                          
 clock uncertainty                                      -0.050      28.540                          

 Setup time                                             -0.326      28.214                          

 Data required time                                                 28.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.214                          
 Data arrival time                                                   5.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.906                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.088
  Launch Clock Delay      :  3.905
  Clock Pessimism Removal :  0.497
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.824       3.905         ntclkbufg_1      
 CLMA_42_284/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_42_284/Q0                    tco                   0.261       4.166 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.301       5.467         u_CORES/u_jtag_hub/data_ctrl
 CLMS_54_209/A4                                                            r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.467         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.709%), Route: 1.301ns(83.291%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584      26.584         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      26.584 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.504      28.088         ntclkbufg_1      
 CLMS_54_209/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.497      28.585                          
 clock uncertainty                                      -0.050      28.535                          

 Setup time                                             -0.117      28.418                          

 Data required time                                                 28.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.418                          
 Data arrival time                                                   5.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.951                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.895
  Launch Clock Delay      :  3.195
  Clock Pessimism Removal :  -0.699
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690       1.690         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.505       3.195         ntclkbufg_1      
 CLMA_54_208/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/CLK

 CLMA_54_208/Q1                    tco                   0.219       3.414 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/Q
                                   net (fanout=1)        0.134       3.548         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2
 CLMA_54_208/M0                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv/D

 Data arrival time                                                   3.548         Logic Levels: 0  
                                                                                   Logic: 0.219ns(62.040%), Route: 0.134ns(37.960%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.814       3.895         ntclkbufg_1      
 CLMA_54_208/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv/CLK
 clock pessimism                                        -0.699       3.196                          
 clock uncertainty                                       0.000       3.196                          

 Hold time                                              -0.012       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.548                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shift_dr_d/opit_0/CLK
Endpoint    : u_CORES/u_jtag_hub/shift/opit_0/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.908
  Launch Clock Delay      :  3.208
  Clock Pessimism Removal :  -0.699
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690       1.690         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.518       3.208         ntclkbufg_1      
 CLMA_58_217/CLK                                                           r       u_CORES/u_jtag_hub/shift_dr_d/opit_0/CLK

 CLMA_58_217/Q1                    tco                   0.219       3.427 r       u_CORES/u_jtag_hub/shift_dr_d/opit_0/Q
                                   net (fanout=6)        0.137       3.564         u_CORES/shift_d  
 CLMA_58_217/M0                                                            r       u_CORES/u_jtag_hub/shift/opit_0/D

 Data arrival time                                                   3.564         Logic Levels: 0  
                                                                                   Logic: 0.219ns(61.517%), Route: 0.137ns(38.483%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.827       3.908         ntclkbufg_1      
 CLMA_58_217/CLK                                                           r       u_CORES/u_jtag_hub/shift/opit_0/CLK
 clock pessimism                                        -0.699       3.209                          
 clock uncertainty                                       0.000       3.209                          

 Hold time                                              -0.012       3.197                          

 Data required time                                                  3.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.197                          
 Data arrival time                                                   3.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.367                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.899
  Launch Clock Delay      :  3.199
  Clock Pessimism Removal :  -0.664
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690       1.690         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.509       3.199         ntclkbufg_1      
 CLMA_66_204/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]/opit_0_inv/CLK

 CLMA_66_204/Q3                    tco                   0.218       3.417 f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]/opit_0_inv/Q
                                   net (fanout=6)        0.141       3.558         u_CORES/u_debug_core_0/conf_reg_rbo [4]
 CLMS_66_205/A4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.558         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.818       3.899         ntclkbufg_1      
 CLMS_66_205/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.664       3.235                          
 clock uncertainty                                       0.000       3.235                          

 Hold time                                              -0.081       3.154                          

 Data required time                                                  3.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.154                          
 Data arrival time                                                   3.558                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.404                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.705  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.200
  Launch Clock Delay      :  3.905
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088      27.088         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      27.088 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.817      28.905         ntclkbufg_0      
 CLMA_58_208/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_58_208/Y0                    tco                   0.325      29.230 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.263      29.493         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_58_209/Y3                    td                    0.381      29.874 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N69_186/gateop_perm/Z
                                   net (fanout=11)       1.016      30.890         u_CORES/u_debug_core_0/_N1519
 CLMA_86_204/Y0                    td                    0.164      31.054 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105/gateop_perm/Z
                                   net (fanout=2)        0.548      31.602         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105
 CLMA_90_209/Y0                    td                    0.387      31.989 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N459_inv/gateop_perm/Z
                                   net (fanout=7)        0.537      32.526         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N459
 CLMS_86_201/CE                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  32.526         Logic Levels: 3  
                                                                                   Logic: 1.257ns(34.714%), Route: 2.364ns(65.286%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690      51.690         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      51.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.510      53.200         ntclkbufg_1      
 CLMS_86_201/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.200                          
 clock uncertainty                                      -0.050      53.150                          

 Setup time                                             -0.277      52.873                          

 Data required time                                                 52.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.873                          
 Data arrival time                                                  32.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.708  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.197
  Launch Clock Delay      :  3.905
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088      27.088         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      27.088 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.817      28.905         ntclkbufg_0      
 CLMA_58_208/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_58_208/Y0                    tco                   0.325      29.230 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.263      29.493         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_58_209/Y3                    td                    0.381      29.874 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N69_186/gateop_perm/Z
                                   net (fanout=11)       0.823      30.697         u_CORES/u_debug_core_0/_N1519
 CLMS_78_201/Y0                    td                    0.282      30.979 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69/gateop_perm/Z
                                   net (fanout=3)        0.582      31.561         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69
 CLMS_78_193/Y2                    td                    0.284      31.845 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N242_inv/gateop_perm/Z
                                   net (fanout=4)        0.571      32.416         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N242
 CLMA_70_201/CE                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  32.416         Logic Levels: 3  
                                                                                   Logic: 1.272ns(36.229%), Route: 2.239ns(63.771%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690      51.690         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      51.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.507      53.197         ntclkbufg_1      
 CLMA_70_201/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.197                          
 clock uncertainty                                      -0.050      53.147                          

 Setup time                                             -0.277      52.870                          

 Data required time                                                 52.870                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.870                          
 Data arrival time                                                  32.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.454                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.696  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.209
  Launch Clock Delay      :  3.905
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088      27.088         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      27.088 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.817      28.905         ntclkbufg_0      
 CLMA_58_208/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_58_208/Y0                    tco                   0.325      29.230 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.263      29.493         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_58_209/Y3                    td                    0.381      29.874 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N69_186/gateop_perm/Z
                                   net (fanout=11)       1.016      30.890         u_CORES/u_debug_core_0/_N1519
 CLMA_86_204/Y0                    td                    0.164      31.054 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105/gateop_perm/Z
                                   net (fanout=2)        0.548      31.602         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105
 CLMA_90_209/Y0                    td                    0.387      31.989 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N459_inv/gateop_perm/Z
                                   net (fanout=7)        0.378      32.367         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N459
 CLMS_86_209/CE                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  32.367         Logic Levels: 3  
                                                                                   Logic: 1.257ns(36.308%), Route: 2.205ns(63.692%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690      51.690         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      51.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.519      53.209         ntclkbufg_1      
 CLMS_86_209/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.209                          
 clock uncertainty                                      -0.050      53.159                          

 Setup time                                             -0.277      52.882                          

 Data required time                                                 52.882                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.882                          
 Data arrival time                                                  32.367                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.515                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.697  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.898
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698      26.698         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      26.698 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.503      28.201         ntclkbufg_0      
 CLMA_58_205/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_58_205/Q1                    tco                   0.218      28.419 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=5)        0.245      28.664         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_58_209/A0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  28.664         Logic Levels: 0  
                                                                                   Logic: 0.218ns(47.084%), Route: 0.245ns(52.916%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.817       3.898         ntclkbufg_1      
 CLMA_58_209/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.898                          
 clock uncertainty                                       0.050       3.948                          

 Hold time                                              -0.125       3.823                          

 Data required time                                                  3.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.823                          
 Data arrival time                                                  28.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.841                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.687  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.893
  Launch Clock Delay      :  3.206
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698      26.698         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      26.698 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.508      28.206         ntclkbufg_0      
 CLMA_58_208/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_58_208/Q0                    tco                   0.218      28.424 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.259      28.683         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_58_204/A0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  28.683         Logic Levels: 0  
                                                                                   Logic: 0.218ns(45.702%), Route: 0.259ns(54.298%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.812       3.893         ntclkbufg_1      
 CLMA_58_204/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.893                          
 clock uncertainty                                       0.050       3.943                          

 Hold time                                              -0.125       3.818                          

 Data required time                                                  3.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.818                          
 Data arrival time                                                  28.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.865                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.688  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.894
  Launch Clock Delay      :  3.206
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698      26.698         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      26.698 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.508      28.206         ntclkbufg_0      
 CLMA_58_208/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_58_208/Q2                    tco                   0.218      28.424 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=14)       0.387      28.811         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMS_66_201/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  28.811         Logic Levels: 0  
                                                                                   Logic: 0.218ns(36.033%), Route: 0.387ns(63.967%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.813       3.894         ntclkbufg_1      
 CLMS_66_201/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.894                          
 clock uncertainty                                       0.050       3.944                          

 Hold time                                              -0.016       3.928                          

 Data required time                                                  3.928                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.928                          
 Data arrival time                                                  28.811                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.883                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.489  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.206
  Launch Clock Delay      :  3.695
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.900      76.900         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      76.900 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.795      78.695         ntclkbufg_1      
 CLMA_54_212/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q3                    tco                   0.241      78.936 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.889      80.825         u_CORES/id_o [1] 
 CLMA_58_208/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                  80.825         Logic Levels: 0  
                                                                                   Logic: 0.241ns(11.315%), Route: 1.889ns(88.685%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698     126.698         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     126.698 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.508     128.206         ntclkbufg_0      
 CLMA_58_208/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.206                          
 clock uncertainty                                      -0.050     128.156                          

 Setup time                                             -0.067     128.089                          

 Data required time                                                128.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.089                          
 Data arrival time                                                  80.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.264                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.484  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.206
  Launch Clock Delay      :  3.690
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.900      76.900         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      76.900 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.790      78.690         ntclkbufg_1      
 CLMS_54_209/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_209/Q0                    tco                   0.241      78.931 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.924      80.855         u_CORES/id_o [0] 
 CLMA_58_208/AD                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                  80.855         Logic Levels: 0  
                                                                                   Logic: 0.241ns(11.132%), Route: 1.924ns(88.868%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698     126.698         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     126.698 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.508     128.206         ntclkbufg_0      
 CLMA_58_208/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.206                          
 clock uncertainty                                      -0.050     128.156                          

 Setup time                                             -0.032     128.124                          

 Data required time                                                128.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.124                          
 Data arrival time                                                  80.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.492  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.206
  Launch Clock Delay      :  3.698
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.900      76.900         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      76.900 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.798      78.698         ntclkbufg_1      
 CLMA_58_213/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_213/Q0                    tco                   0.241      78.939 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.766      80.705         u_CORES/id_o [3] 
 CLMA_58_208/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                  80.705         Logic Levels: 0  
                                                                                   Logic: 0.241ns(12.008%), Route: 1.766ns(87.992%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698     126.698         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     126.698 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.508     128.206         ntclkbufg_0      
 CLMA_58_208/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.206                          
 clock uncertainty                                      -0.050     128.156                          

 Setup time                                             -0.067     128.089                          

 Data required time                                                128.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.089                          
 Data arrival time                                                  80.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.384                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.809  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.905
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584     126.584         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000     126.584 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.512     128.096         ntclkbufg_1      
 CLMA_58_213/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_213/Q3                    tco                   0.204     128.300 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.954     129.254         u_CORES/id_o [4] 
 CLMA_58_208/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 129.254         Logic Levels: 0  
                                                                                   Logic: 0.204ns(17.617%), Route: 0.954ns(82.383%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088     127.088         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     127.088 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.817     128.905         ntclkbufg_0      
 CLMA_58_208/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.905                          
 clock uncertainty                                       0.050     128.955                          

 Hold time                                              -0.012     128.943                          

 Data required time                                                128.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.943                          
 Data arrival time                                                 129.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.311                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.804  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.900
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584     126.584         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000     126.584 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.512     128.096         ntclkbufg_1      
 CLMA_58_213/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_213/Q1                    tco                   0.204     128.300 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.952     129.252         u_CORES/id_o [2] 
 CLMA_58_205/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 129.252         Logic Levels: 0  
                                                                                   Logic: 0.204ns(17.647%), Route: 0.952ns(82.353%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088     127.088         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     127.088 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.812     128.900         ntclkbufg_0      
 CLMA_58_205/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.900                          
 clock uncertainty                                       0.050     128.950                          

 Hold time                                              -0.012     128.938                          

 Data required time                                                128.938                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.938                          
 Data arrival time                                                 129.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.804  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.897
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584     126.584         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000     126.584 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.509     128.093         ntclkbufg_1      
 CLMA_54_212/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q0                    tco                   0.204     128.297 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.147     129.444         u_CORES/conf_sel [0]
 CLMS_54_205/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 129.444         Logic Levels: 0  
                                                                                   Logic: 0.204ns(15.100%), Route: 1.147ns(84.900%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088     127.088         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     127.088 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.809     128.897         ntclkbufg_0      
 CLMS_54_205/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     128.897                          
 clock uncertainty                                       0.050     128.947                          

 Hold time                                              -0.012     128.935                          

 Data required time                                                128.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.935                          
 Data arrival time                                                 129.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/RS
Path Group  : clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.359  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.624
  Launch Clock Delay      :  4.399
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.835       4.399         ntclkbufg_2      
 CLMA_78_208/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_78_208/Q0                    tco                   0.261       4.660 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=140)      1.623       6.283         u_CORES/u_debug_core_0/resetn
 CLMA_118_188/RSCO                 td                    0.128       6.411 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.411         ntR28            
 CLMA_118_192/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/RS

 Data arrival time                                                   6.411         Logic Levels: 1  
                                                                                   Logic: 0.389ns(19.334%), Route: 1.623ns(80.666%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.476      23.624         ntclkbufg_2      
 CLMA_118_192/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/CLK
 clock pessimism                                         0.416      24.040                          
 clock uncertainty                                      -0.050      23.990                          

 Recovery time                                           0.000      23.990                          

 Data required time                                                 23.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.990                          
 Data arrival time                                                   6.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.579                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[17]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.359  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.624
  Launch Clock Delay      :  4.399
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.835       4.399         ntclkbufg_2      
 CLMA_78_208/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_78_208/Q0                    tco                   0.261       4.660 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=140)      1.623       6.283         u_CORES/u_debug_core_0/resetn
 CLMA_118_188/RSCO                 td                    0.128       6.411 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.411         ntR28            
 CLMA_118_192/RSCI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[17]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.411         Logic Levels: 1  
                                                                                   Logic: 0.389ns(19.334%), Route: 1.623ns(80.666%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.476      23.624         ntclkbufg_2      
 CLMA_118_192/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.416      24.040                          
 clock uncertainty                                      -0.050      23.990                          

 Recovery time                                           0.000      23.990                          

 Data required time                                                 23.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.990                          
 Data arrival time                                                   6.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.579                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.359  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.624
  Launch Clock Delay      :  4.399
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.835       4.399         ntclkbufg_2      
 CLMA_78_208/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_78_208/Q0                    tco                   0.261       4.660 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=140)      1.623       6.283         u_CORES/u_debug_core_0/resetn
 CLMA_118_188/RSCO                 td                    0.128       6.411 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.411         ntR28            
 CLMA_118_192/RSCI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.411         Logic Levels: 1  
                                                                                   Logic: 0.389ns(19.334%), Route: 1.623ns(80.666%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.476      23.624         ntclkbufg_2      
 CLMA_118_192/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.416      24.040                          
 clock uncertainty                                      -0.050      23.990                          

 Recovery time                                           0.000      23.990                          

 Data required time                                                 23.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.990                          
 Data arrival time                                                   6.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.579                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.281  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.370
  Launch Clock Delay      :  3.673
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.525       3.673         ntclkbufg_2      
 CLMA_78_208/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_78_208/Q0                    tco                   0.218       3.891 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=140)      0.568       4.459         u_CORES/u_debug_core_0/resetn
 CLMA_90_188/RSCO                  td                    0.101       4.560 r       u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.560         ntR41            
 CLMA_90_192/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.560         Logic Levels: 1  
                                                                                   Logic: 0.319ns(35.964%), Route: 0.568ns(64.036%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.806       4.370         ntclkbufg_2      
 CLMA_90_192/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.416       3.954                          
 clock uncertainty                                       0.000       3.954                          

 Removal time                                            0.000       3.954                          

 Data required time                                                  3.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.954                          
 Data arrival time                                                   4.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.606                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][14]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.281  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.370
  Launch Clock Delay      :  3.673
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.525       3.673         ntclkbufg_2      
 CLMA_78_208/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_78_208/Q0                    tco                   0.218       3.891 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=140)      0.568       4.459         u_CORES/u_debug_core_0/resetn
 CLMA_90_188/RSCO                  td                    0.101       4.560 r       u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.560         ntR41            
 CLMA_90_192/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[2][14]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.560         Logic Levels: 1  
                                                                                   Logic: 0.319ns(35.964%), Route: 0.568ns(64.036%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.806       4.370         ntclkbufg_2      
 CLMA_90_192/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.416       3.954                          
 clock uncertainty                                       0.000       3.954                          

 Removal time                                            0.000       3.954                          

 Data required time                                                  3.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.954                          
 Data arrival time                                                   4.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.606                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][14]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.281  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.370
  Launch Clock Delay      :  3.673
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.525       3.673         ntclkbufg_2      
 CLMA_78_208/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_78_208/Q0                    tco                   0.218       3.891 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=140)      0.568       4.459         u_CORES/u_debug_core_0/resetn
 CLMA_90_188/RSCO                  td                    0.101       4.560 r       u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.560         ntR41            
 CLMA_90_192/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[3][14]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.560         Logic Levels: 1  
                                                                                   Logic: 0.319ns(35.964%), Route: 0.568ns(64.036%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.806       4.370         ntclkbufg_2      
 CLMA_90_192/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.416       3.954                          
 clock uncertainty                                       0.000       3.954                          

 Removal time                                            0.000       3.954                          

 Data required time                                                  3.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.954                          
 Data arrival time                                                   4.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.606                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : douta[7] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.793       4.357         ntclkbufg_2      
 DRM_122_188/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_188/QA0[7]                tco                   2.063       6.420 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[7]
                                   net (fanout=3)        0.854       7.274         nt_douta[7]      
 IOL_151_214/DO                    td                    0.122       7.396 f       douta_obuf[7]/opit_1/O
                                   net (fanout=1)        0.000       7.396         douta_obuf[7]/ntO
 IOBD_152_214/PAD                  td                    2.287       9.683 f       douta_obuf[7]/opit_0/O
                                   net (fanout=1)        0.065       9.748         douta[7]         
 G18                                                                       f       douta[7] (port)  

 Data arrival time                                                   9.748         Logic Levels: 2  
                                                                                   Logic: 4.472ns(82.953%), Route: 0.919ns(17.047%)
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : douta[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.793       4.357         ntclkbufg_2      
 DRM_122_188/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_188/QA0[2]                tco                   2.045       6.402 r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[2]
                                   net (fanout=3)        1.006       7.408         nt_douta[2]      
 IOL_151_206/DO                    td                    0.128       7.536 r       douta_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       7.536         douta_obuf[2]/ntO
 IOBD_152_206/PAD                  td                    2.141       9.677 r       douta_obuf[2]/opit_0/O
                                   net (fanout=1)        0.051       9.728         douta[2]         
 H16                                                                       r       douta[2] (port)  

 Data arrival time                                                   9.728         Logic Levels: 2  
                                                                                   Logic: 4.314ns(80.320%), Route: 1.057ns(19.680%)
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : douta[5] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.793       4.357         ntclkbufg_2      
 DRM_122_188/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_188/QA0[5]                tco                   2.045       6.402 r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[5]
                                   net (fanout=3)        0.994       7.396         nt_douta[5]      
 IOL_151_201/DO                    td                    0.128       7.524 r       douta_obuf[5]/opit_1/O
                                   net (fanout=1)        0.000       7.524         douta_obuf[5]/ntO
 IOBS_152_201/PAD                  td                    2.141       9.665 r       douta_obuf[5]/opit_0/O
                                   net (fanout=1)        0.035       9.700         douta[5]         
 K15                                                                       r       douta[5] (port)  

 Data arrival time                                                   9.700         Logic Levels: 2  
                                                                                   Logic: 4.314ns(80.741%), Route: 1.029ns(19.259%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_rw/ram_wr_data[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.879       1.921 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.921         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.093       2.014 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=14)       1.418       3.432         nt_ena           
 CLMA_94_196/RS                                                            f       u_ram_rw/ram_wr_data[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.432         Logic Levels: 2  
                                                                                   Logic: 1.972ns(57.459%), Route: 1.460ns(42.541%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_rw/rw_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.879       1.921 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.921         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.093       2.014 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=14)       1.418       3.432         nt_ena           
 CLMA_94_196/RS                                                            f       u_ram_rw/rw_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.432         Logic Levels: 2  
                                                                                   Logic: 1.972ns(57.459%), Route: 1.460ns(42.541%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.879       1.921 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.921         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.093       2.014 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=14)       1.489       3.503         nt_ena           
 CLMA_98_200/M2                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/D

 Data arrival time                                                   3.503         Logic Levels: 2  
                                                                                   Logic: 1.972ns(56.295%), Route: 1.531ns(43.705%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_62_188/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_62_188/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_122_188/CLKA[0]     u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_62_188/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_62_188/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]
 24.380      25.000          0.620           High Pulse Width  CLMS_114_197/CLK        u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           Low Pulse Width   CLMS_54_205/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_54_205/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_58_208/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[17]/opit_0/D
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.880
  Launch Clock Delay      :  3.368
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.387       3.368         ntclkbufg_2      
 DRM_122_188/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_188/QA0[2]                tco                   1.815       5.183 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[2]
                                   net (fanout=3)        0.570       5.753         nt_douta[2]      
 CLMA_106_181/M1                                                           f       u_CORES/u_debug_core_0/trig0_d1[17]/opit_0/D

 Data arrival time                                                   5.753         Logic Levels: 0  
                                                                                   Logic: 1.815ns(76.101%), Route: 0.570ns(23.899%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.175      22.880         ntclkbufg_2      
 CLMA_106_181/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[17]/opit_0/CLK
 clock pessimism                                         0.446      23.326                          
 clock uncertainty                                      -0.050      23.276                          

 Setup time                                             -0.034      23.242                          

 Data required time                                                 23.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.242                          
 Data arrival time                                                   5.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.489                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/D
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.880
  Launch Clock Delay      :  3.368
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.387       3.368         ntclkbufg_2      
 DRM_122_188/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_188/QA0[5]                tco                   1.815       5.183 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[5]
                                   net (fanout=3)        0.539       5.722         nt_douta[5]      
 CLMA_106_181/M2                                                           f       u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/D

 Data arrival time                                                   5.722         Logic Levels: 0  
                                                                                   Logic: 1.815ns(77.103%), Route: 0.539ns(22.897%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.175      22.880         ntclkbufg_2      
 CLMA_106_181/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/CLK
 clock pessimism                                         0.446      23.326                          
 clock uncertainty                                      -0.050      23.276                          

 Setup time                                             -0.034      23.242                          

 Data required time                                                 23.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.242                          
 Data arrival time                                                   5.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.520                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/D
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.885
  Launch Clock Delay      :  3.368
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.387       3.368         ntclkbufg_2      
 DRM_122_188/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_188/QA0[2]                tco                   1.815       5.183 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[2]
                                   net (fanout=3)        0.443       5.626         nt_douta[2]      
 CLMA_126_196/M2                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/D

 Data arrival time                                                   5.626         Logic Levels: 0  
                                                                                   Logic: 1.815ns(80.381%), Route: 0.443ns(19.619%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.180      22.885         ntclkbufg_2      
 CLMA_126_196/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/CLK
 clock pessimism                                         0.446      23.331                          
 clock uncertainty                                      -0.050      23.281                          

 Setup time                                             -0.034      23.247                          

 Data required time                                                 23.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.247                          
 Data arrival time                                                   5.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.621                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[4][21]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/DATA_ff[0][21]/opit_0/D
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.389
  Launch Clock Delay      :  2.896
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.191       2.896         ntclkbufg_2      
 CLMA_86_180/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[4][21]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_180/Q0                    tco                   0.185       3.081 f       u_CORES/u_debug_core_0/data_pipe[4][21]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.264       3.345         u_CORES/u_debug_core_0/data_pipe[4] [21]
 CLMA_78_180/M2                                                            f       u_CORES/u_debug_core_0/DATA_ff[0][21]/opit_0/D

 Data arrival time                                                   3.345         Logic Levels: 0  
                                                                                   Logic: 0.185ns(41.203%), Route: 0.264ns(58.797%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.408       3.389         ntclkbufg_2      
 CLMA_78_180/CLK                                                           r       u_CORES/u_debug_core_0/DATA_ff[0][21]/opit_0/CLK
 clock pessimism                                        -0.276       3.113                          
 clock uncertainty                                       0.000       3.113                          

 Hold time                                              -0.008       3.105                          

 Data required time                                                  3.105                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.105                          
 Data arrival time                                                   3.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.240                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][17]/opit_0_inv/D
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.371
  Launch Clock Delay      :  2.885
  Clock Pessimism Removal :  -0.485
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.180       2.885         ntclkbufg_2      
 CLMA_126_196/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/CLK

 CLMA_126_196/Q1                   tco                   0.185       3.070 f       u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/Q
                                   net (fanout=1)        0.129       3.199         u_CORES/u_debug_core_0/TRIG0_ff[0] [17]
 CLMA_126_196/CD                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[1][17]/opit_0_inv/D

 Data arrival time                                                   3.199         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.917%), Route: 0.129ns(41.083%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.390       3.371         ntclkbufg_2      
 CLMA_126_196/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][17]/opit_0_inv/CLK
 clock pessimism                                        -0.485       2.886                          
 clock uncertainty                                       0.000       2.886                          

 Hold time                                               0.026       2.912                          

 Data required time                                                  2.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.912                          
 Data arrival time                                                   3.199                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][3]/opit_0_inv/D
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  2.893
  Clock Pessimism Removal :  -0.486
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.188       2.893         ntclkbufg_2      
 CLMA_106_200/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/CLK

 CLMA_106_200/Q3                   tco                   0.185       3.078 f       u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/Q
                                   net (fanout=1)        0.129       3.207         u_CORES/u_debug_core_0/TRIG0_ff[0] [3]
 CLMA_106_200/CD                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[1][3]/opit_0_inv/D

 Data arrival time                                                   3.207         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.917%), Route: 0.129ns(41.083%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.398       3.379         ntclkbufg_2      
 CLMA_106_200/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][3]/opit_0_inv/CLK
 clock pessimism                                        -0.486       2.893                          
 clock uncertainty                                       0.000       2.893                          

 Hold time                                               0.026       2.919                          

 Data required time                                                  2.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.919                          
 Data arrival time                                                   3.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.530
  Launch Clock Delay      :  2.954
  Clock Pessimism Removal :  0.201
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.421       2.954         ntclkbufg_1      
 CLMA_42_284/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_42_284/Q0                    tco                   0.198       3.152 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.980       4.132         u_CORES/u_jtag_hub/data_ctrl
 CLMA_58_213/D1                                                            f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.132         Logic Levels: 0  
                                                                                   Logic: 0.198ns(16.808%), Route: 0.980ns(83.192%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332      26.332         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      26.332 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.198      27.530         ntclkbufg_1      
 CLMA_58_213/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.201      27.731                          
 clock uncertainty                                      -0.050      27.681                          

 Setup time                                             -0.124      27.557                          

 Data required time                                                 27.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.557                          
 Data arrival time                                                   4.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.524
  Launch Clock Delay      :  2.954
  Clock Pessimism Removal :  0.201
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.421       2.954         ntclkbufg_1      
 CLMA_42_284/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_42_284/Q0                    tco                   0.198       3.152 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.996       4.148         u_CORES/u_jtag_hub/data_ctrl
 CLMS_54_209/A4                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.148         Logic Levels: 0  
                                                                                   Logic: 0.198ns(16.583%), Route: 0.996ns(83.417%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332      26.332         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      26.332 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.192      27.524         ntclkbufg_1      
 CLMS_54_209/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.201      27.725                          
 clock uncertainty                                      -0.050      27.675                          

 Setup time                                             -0.064      27.611                          

 Data required time                                                 27.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.611                          
 Data arrival time                                                   4.148                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.463                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.225  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.528
  Launch Clock Delay      :  2.954
  Clock Pessimism Removal :  0.201
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.421       2.954         ntclkbufg_1      
 CLMA_42_284/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_42_284/Q0                    tco                   0.198       3.152 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.884       4.036         u_CORES/u_jtag_hub/data_ctrl
 CLMA_54_212/D3                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   4.036         Logic Levels: 0  
                                                                                   Logic: 0.198ns(18.299%), Route: 0.884ns(81.701%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332      26.332         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      26.332 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.196      27.528         ntclkbufg_1      
 CLMA_54_212/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.201      27.729                          
 clock uncertainty                                      -0.050      27.679                          

 Setup time                                             -0.176      27.503                          

 Data required time                                                 27.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.503                          
 Data arrival time                                                   4.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.467                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.939
  Launch Clock Delay      :  2.508
  Clock Pessimism Removal :  -0.431
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312       1.312         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.312 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.196       2.508         ntclkbufg_1      
 CLMA_54_208/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/CLK

 CLMA_54_208/Q1                    tco                   0.186       2.694 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/Q
                                   net (fanout=1)        0.130       2.824         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2
 CLMA_54_208/M0                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv/D

 Data arrival time                                                   2.824         Logic Levels: 0  
                                                                                   Logic: 0.186ns(58.861%), Route: 0.130ns(41.139%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.406       2.939         ntclkbufg_1      
 CLMA_54_208/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv/CLK
 clock pessimism                                        -0.431       2.508                          
 clock uncertainty                                       0.000       2.508                          

 Hold time                                              -0.002       2.506                          

 Data required time                                                  2.506                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.506                          
 Data arrival time                                                   2.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shift_dr_d/opit_0/CLK
Endpoint    : u_CORES/u_jtag_hub/shift/opit_0/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.952
  Launch Clock Delay      :  2.520
  Clock Pessimism Removal :  -0.431
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312       1.312         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.312 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.208       2.520         ntclkbufg_1      
 CLMA_58_217/CLK                                                           r       u_CORES/u_jtag_hub/shift_dr_d/opit_0/CLK

 CLMA_58_217/Q1                    tco                   0.186       2.706 r       u_CORES/u_jtag_hub/shift_dr_d/opit_0/Q
                                   net (fanout=6)        0.133       2.839         u_CORES/shift_d  
 CLMA_58_217/M0                                                            r       u_CORES/u_jtag_hub/shift/opit_0/D

 Data arrival time                                                   2.839         Logic Levels: 0  
                                                                                   Logic: 0.186ns(58.307%), Route: 0.133ns(41.693%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.419       2.952         ntclkbufg_1      
 CLMA_58_217/CLK                                                           r       u_CORES/u_jtag_hub/shift/opit_0/CLK
 clock pessimism                                        -0.431       2.521                          
 clock uncertainty                                       0.000       2.521                          

 Hold time                                              -0.002       2.519                          

 Data required time                                                  2.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.519                          
 Data arrival time                                                   2.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[8]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.921
  Launch Clock Delay      :  2.481
  Clock Pessimism Removal :  -0.403
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312       1.312         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.312 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.169       2.481         ntclkbufg_1      
 CLMA_118_193/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_193/Q0                   tco                   0.185       2.666 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.108       2.774         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [9]
 CLMA_118_201/A0                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[8]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.774         Logic Levels: 0  
                                                                                   Logic: 0.185ns(63.140%), Route: 0.108ns(36.860%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.388       2.921         ntclkbufg_1      
 CLMA_118_201/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.403       2.518                          
 clock uncertainty                                       0.000       2.518                          

 Hold time                                              -0.065       2.453                          

 Data required time                                                  2.453                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.453                          
 Data arrival time                                                   2.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.516
  Launch Clock Delay      :  2.950
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540      26.540         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      26.540 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.410      27.950         ntclkbufg_0      
 CLMA_58_208/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_58_208/Y0                    tco                   0.282      28.232 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.232      28.464         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_58_209/Y3                    td                    0.292      28.756 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N69_186/gateop_perm/Z
                                   net (fanout=11)       0.831      29.587         u_CORES/u_debug_core_0/_N1519
 CLMA_86_204/Y0                    td                    0.125      29.712 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105/gateop_perm/Z
                                   net (fanout=2)        0.410      30.122         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105
 CLMA_90_209/Y0                    td                    0.297      30.419 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N459_inv/gateop_perm/Z
                                   net (fanout=7)        0.418      30.837         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N459
 CLMS_86_201/CE                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.837         Logic Levels: 3  
                                                                                   Logic: 0.996ns(34.499%), Route: 1.891ns(65.501%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312      51.312         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      51.312 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.204      52.516         ntclkbufg_1      
 CLMS_86_201/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.516                          
 clock uncertainty                                      -0.050      52.466                          

 Setup time                                             -0.213      52.253                          

 Data required time                                                 52.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.253                          
 Data arrival time                                                  30.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.416                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.438  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.512
  Launch Clock Delay      :  2.950
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540      26.540         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      26.540 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.410      27.950         ntclkbufg_0      
 CLMA_58_208/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_58_208/Y0                    tco                   0.282      28.232 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.232      28.464         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_58_209/Y3                    td                    0.292      28.756 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N69_186/gateop_perm/Z
                                   net (fanout=11)       0.696      29.452         u_CORES/u_debug_core_0/_N1519
 CLMS_78_201/Y0                    td                    0.216      29.668 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69/gateop_perm/Z
                                   net (fanout=3)        0.452      30.120         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69
 CLMS_78_193/Y2                    td                    0.217      30.337 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N242_inv/gateop_perm/Z
                                   net (fanout=4)        0.420      30.757         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N242
 CLMA_70_201/CE                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.757         Logic Levels: 3  
                                                                                   Logic: 1.007ns(35.875%), Route: 1.800ns(64.125%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312      51.312         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      51.312 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.200      52.512         ntclkbufg_1      
 CLMA_70_201/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.512                          
 clock uncertainty                                      -0.050      52.462                          

 Setup time                                             -0.213      52.249                          

 Data required time                                                 52.249                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.249                          
 Data arrival time                                                  30.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.492                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.426  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.524
  Launch Clock Delay      :  2.950
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540      26.540         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      26.540 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.410      27.950         ntclkbufg_0      
 CLMA_58_208/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_58_208/Y0                    tco                   0.282      28.232 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.232      28.464         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_58_209/Y3                    td                    0.292      28.756 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N69_186/gateop_perm/Z
                                   net (fanout=11)       0.831      29.587         u_CORES/u_debug_core_0/_N1519
 CLMA_86_204/Y0                    td                    0.125      29.712 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105/gateop_perm/Z
                                   net (fanout=2)        0.410      30.122         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105
 CLMA_90_209/Y0                    td                    0.297      30.419 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N459_inv/gateop_perm/Z
                                   net (fanout=7)        0.303      30.722         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N459
 CLMS_86_209/CE                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.722         Logic Levels: 3  
                                                                                   Logic: 0.996ns(35.931%), Route: 1.776ns(64.069%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312      51.312         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      51.312 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.212      52.524         ntclkbufg_1      
 CLMS_86_209/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.524                          
 clock uncertainty                                      -0.050      52.474                          

 Setup time                                             -0.213      52.261                          

 Data required time                                                 52.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.261                          
 Data arrival time                                                  30.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.539                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.431  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.943
  Launch Clock Delay      :  2.512
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317      26.317         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      26.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.195      27.512         ntclkbufg_0      
 CLMA_58_205/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_58_205/Q1                    tco                   0.185      27.697 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=5)        0.222      27.919         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_58_209/A0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.919         Logic Levels: 0  
                                                                                   Logic: 0.185ns(45.455%), Route: 0.222ns(54.545%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.410       2.943         ntclkbufg_1      
 CLMA_58_209/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.943                          
 clock uncertainty                                       0.050       2.993                          

 Hold time                                              -0.065       2.928                          

 Data required time                                                  2.928                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.928                          
 Data arrival time                                                  27.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.991                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.431  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.943
  Launch Clock Delay      :  2.512
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317      26.317         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      26.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.195      27.512         ntclkbufg_0      
 CLMA_58_205/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK

 CLMA_58_205/Q0                    tco                   0.185      27.697 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/Q
                                   net (fanout=4)        0.177      27.874         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4]
 CLMA_58_209/A3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  27.874         Logic Levels: 0  
                                                                                   Logic: 0.185ns(51.105%), Route: 0.177ns(48.895%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.410       2.943         ntclkbufg_1      
 CLMA_58_209/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.943                          
 clock uncertainty                                       0.050       2.993                          

 Hold time                                              -0.134       2.859                          

 Data required time                                                  2.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.859                          
 Data arrival time                                                  27.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.015                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.422  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.938
  Launch Clock Delay      :  2.516
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317      26.317         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      26.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.199      27.516         ntclkbufg_0      
 CLMA_58_208/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_58_208/Q0                    tco                   0.185      27.701 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.238      27.939         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_58_204/A0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.939         Logic Levels: 0  
                                                                                   Logic: 0.185ns(43.735%), Route: 0.238ns(56.265%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.405       2.938         ntclkbufg_1      
 CLMA_58_204/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.938                          
 clock uncertainty                                       0.050       2.988                          

 Hold time                                              -0.065       2.923                          

 Data required time                                                  2.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.923                          
 Data arrival time                                                  27.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.016                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.419  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.516
  Launch Clock Delay      :  2.935
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.549      76.549         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      76.549 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.386      77.935         ntclkbufg_1      
 CLMA_54_212/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q3                    tco                   0.183      78.118 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.696      79.814         u_CORES/id_o [1] 
 CLMA_58_208/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                  79.814         Logic Levels: 0  
                                                                                   Logic: 0.183ns(9.739%), Route: 1.696ns(90.261%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317     126.317         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     126.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.199     127.516         ntclkbufg_0      
 CLMA_58_208/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.516                          
 clock uncertainty                                      -0.050     127.466                          

 Setup time                                             -0.034     127.432                          

 Data required time                                                127.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.432                          
 Data arrival time                                                  79.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.618                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.516
  Launch Clock Delay      :  2.937
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.549      76.549         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      76.549 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.388      77.937         ntclkbufg_1      
 CLMA_58_213/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_213/Q0                    tco                   0.183      78.120 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.636      79.756         u_CORES/id_o [3] 
 CLMA_58_208/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                  79.756         Logic Levels: 0  
                                                                                   Logic: 0.183ns(10.060%), Route: 1.636ns(89.940%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317     126.317         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     126.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.199     127.516         ntclkbufg_0      
 CLMA_58_208/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.516                          
 clock uncertainty                                      -0.050     127.466                          

 Setup time                                             -0.034     127.432                          

 Data required time                                                127.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.432                          
 Data arrival time                                                  79.756                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.676                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.425  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.512
  Launch Clock Delay      :  2.937
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.549      76.549         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      76.549 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.388      77.937         ntclkbufg_1      
 CLMA_58_213/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_213/Q0                    tco                   0.183      78.120 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.574      79.694         u_CORES/id_o [3] 
 CLMA_58_205/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                  79.694         Logic Levels: 0  
                                                                                   Logic: 0.183ns(10.415%), Route: 1.574ns(89.585%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317     126.317         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     126.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.195     127.512         ntclkbufg_0      
 CLMA_58_205/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.512                          
 clock uncertainty                                      -0.050     127.462                          

 Setup time                                             -0.034     127.428                          

 Data required time                                                127.428                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.428                          
 Data arrival time                                                  79.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.734                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.420  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.950
  Launch Clock Delay      :  2.530
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332     126.332         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000     126.332 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.198     127.530         ntclkbufg_1      
 CLMA_58_213/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_213/Q3                    tco                   0.173     127.703 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.741     128.444         u_CORES/id_o [4] 
 CLMA_58_208/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 128.444         Logic Levels: 0  
                                                                                   Logic: 0.173ns(18.928%), Route: 0.741ns(81.072%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540     126.540         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     126.540 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.410     127.950         ntclkbufg_0      
 CLMA_58_208/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.950                          
 clock uncertainty                                       0.050     128.000                          

 Hold time                                              -0.002     127.998                          

 Data required time                                                127.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.998                          
 Data arrival time                                                 128.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.446                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.415  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.945
  Launch Clock Delay      :  2.530
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332     126.332         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000     126.332 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.198     127.530         ntclkbufg_1      
 CLMA_58_213/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_213/Q1                    tco                   0.173     127.703 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.745     128.448         u_CORES/id_o [2] 
 CLMA_58_205/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 128.448         Logic Levels: 0  
                                                                                   Logic: 0.173ns(18.845%), Route: 0.745ns(81.155%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540     126.540         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     126.540 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.405     127.945         ntclkbufg_0      
 CLMA_58_205/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.945                          
 clock uncertainty                                       0.050     127.995                          

 Hold time                                              -0.002     127.993                          

 Data required time                                                127.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.993                          
 Data arrival time                                                 128.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.414  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.942
  Launch Clock Delay      :  2.528
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332     126.332         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000     126.332 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=163)      1.196     127.528         ntclkbufg_1      
 CLMA_54_212/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q0                    tco                   0.173     127.701 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.974     128.675         u_CORES/conf_sel [0]
 CLMS_54_205/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 128.675         Logic Levels: 0  
                                                                                   Logic: 0.173ns(15.083%), Route: 0.974ns(84.917%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540     126.540         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     126.540 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.402     127.942         ntclkbufg_0      
 CLMS_54_205/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     127.942                          
 clock uncertainty                                       0.050     127.992                          

 Hold time                                              -0.002     127.990                          

 Data required time                                                127.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.990                          
 Data arrival time                                                 128.675                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.685                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/RS
Path Group  : clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.261  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.874
  Launch Clock Delay      :  3.411
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.430       3.411         ntclkbufg_2      
 CLMA_78_208/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_78_208/Q0                    tco                   0.198       3.609 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=140)      1.254       4.863         u_CORES/u_debug_core_0/resetn
 CLMA_118_188/RSCO                 td                    0.090       4.953 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.953         ntR28            
 CLMA_118_192/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/RS

 Data arrival time                                                   4.953         Logic Levels: 1  
                                                                                   Logic: 0.288ns(18.677%), Route: 1.254ns(81.323%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.169      22.874         ntclkbufg_2      
 CLMA_118_192/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/CLK
 clock pessimism                                         0.276      23.150                          
 clock uncertainty                                      -0.050      23.100                          

 Recovery time                                           0.000      23.100                          

 Data required time                                                 23.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.100                          
 Data arrival time                                                   4.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.147                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[17]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.261  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.874
  Launch Clock Delay      :  3.411
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.430       3.411         ntclkbufg_2      
 CLMA_78_208/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_78_208/Q0                    tco                   0.198       3.609 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=140)      1.254       4.863         u_CORES/u_debug_core_0/resetn
 CLMA_118_188/RSCO                 td                    0.090       4.953 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.953         ntR28            
 CLMA_118_192/RSCI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[17]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.953         Logic Levels: 1  
                                                                                   Logic: 0.288ns(18.677%), Route: 1.254ns(81.323%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.169      22.874         ntclkbufg_2      
 CLMA_118_192/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.276      23.150                          
 clock uncertainty                                      -0.050      23.100                          

 Recovery time                                           0.000      23.100                          

 Data required time                                                 23.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.100                          
 Data arrival time                                                   4.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.147                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.261  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.874
  Launch Clock Delay      :  3.411
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.430       3.411         ntclkbufg_2      
 CLMA_78_208/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_78_208/Q0                    tco                   0.198       3.609 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=140)      1.254       4.863         u_CORES/u_debug_core_0/resetn
 CLMA_118_188/RSCO                 td                    0.090       4.953 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.953         ntR28            
 CLMA_118_192/RSCI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.953         Logic Levels: 1  
                                                                                   Logic: 0.288ns(18.677%), Route: 1.254ns(81.323%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.169      22.874         ntclkbufg_2      
 CLMA_118_192/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.276      23.150                          
 clock uncertainty                                      -0.050      23.100                          

 Recovery time                                           0.000      23.100                          

 Data required time                                                 23.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.100                          
 Data arrival time                                                   4.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.147                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][2]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.403
  Launch Clock Delay      :  2.924
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.219       2.924         ntclkbufg_2      
 CLMA_78_208/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_78_208/Q0                    tco                   0.186       3.110 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=140)      0.250       3.360         u_CORES/u_debug_core_0/resetn
 CLMA_82_205/RS                                                            r       u_CORES/u_debug_core_0/data_pipe[0][2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.360         Logic Levels: 0  
                                                                                   Logic: 0.186ns(42.661%), Route: 0.250ns(57.339%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.422       3.403         ntclkbufg_2      
 CLMA_82_205/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.446       2.957                          
 clock uncertainty                                       0.000       2.957                          

 Removal time                                           -0.154       2.803                          

 Data required time                                                  2.803                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.803                          
 Data arrival time                                                   3.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.557                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.403
  Launch Clock Delay      :  2.924
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.219       2.924         ntclkbufg_2      
 CLMA_78_208/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_78_208/Q0                    tco                   0.186       3.110 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=140)      0.250       3.360         u_CORES/u_debug_core_0/resetn
 CLMA_82_205/RS                                                            r       u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.360         Logic Levels: 0  
                                                                                   Logic: 0.186ns(42.661%), Route: 0.250ns(57.339%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.422       3.403         ntclkbufg_2      
 CLMA_82_205/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.446       2.957                          
 clock uncertainty                                       0.000       2.957                          

 Removal time                                           -0.154       2.803                          

 Data required time                                                  2.803                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.803                          
 Data arrival time                                                   3.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.557                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][2]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.403
  Launch Clock Delay      :  2.924
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.219       2.924         ntclkbufg_2      
 CLMA_78_208/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_78_208/Q0                    tco                   0.186       3.110 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=140)      0.250       3.360         u_CORES/u_debug_core_0/resetn
 CLMA_82_205/RS                                                            r       u_CORES/u_debug_core_0/data_pipe[2][2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.360         Logic Levels: 0  
                                                                                   Logic: 0.186ns(42.661%), Route: 0.250ns(57.339%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.422       3.403         ntclkbufg_2      
 CLMA_82_205/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.446       2.957                          
 clock uncertainty                                       0.000       2.957                          

 Removal time                                           -0.154       2.803                          

 Data required time                                                  2.803                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.803                          
 Data arrival time                                                   3.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.557                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : douta[7] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.387       3.368         ntclkbufg_2      
 DRM_122_188/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_188/QA0[7]                tco                   1.815       5.183 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[7]
                                   net (fanout=3)        0.751       5.934         nt_douta[7]      
 IOL_151_214/DO                    td                    0.078       6.012 f       douta_obuf[7]/opit_1/O
                                   net (fanout=1)        0.000       6.012         douta_obuf[7]/ntO
 IOBD_152_214/PAD                  td                    1.886       7.898 f       douta_obuf[7]/opit_0/O
                                   net (fanout=1)        0.065       7.963         douta[7]         
 G18                                                                       f       douta[7] (port)  

 Data arrival time                                                   7.963         Logic Levels: 2  
                                                                                   Logic: 3.779ns(82.242%), Route: 0.816ns(17.758%)
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : douta[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.387       3.368         ntclkbufg_2      
 DRM_122_188/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_188/QA0[2]                tco                   1.815       5.183 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[2]
                                   net (fanout=3)        0.712       5.895         nt_douta[2]      
 IOL_151_206/DO                    td                    0.078       5.973 f       douta_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       5.973         douta_obuf[2]/ntO
 IOBD_152_206/PAD                  td                    1.886       7.859 f       douta_obuf[2]/opit_0/O
                                   net (fanout=1)        0.051       7.910         douta[2]         
 H16                                                                       f       douta[2] (port)  

 Data arrival time                                                   7.910         Logic Levels: 2  
                                                                                   Logic: 3.779ns(83.201%), Route: 0.763ns(16.799%)
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : douta[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=381)      1.387       3.368         ntclkbufg_2      
 DRM_122_188/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_188/QA0[1]                tco                   1.815       5.183 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[1]
                                   net (fanout=3)        0.713       5.896         nt_douta[1]      
 IOL_151_202/DO                    td                    0.078       5.974 f       douta_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       5.974         douta_obuf[1]/ntO
 IOBD_152_202/PAD                  td                    1.886       7.860 f       douta_obuf[1]/opit_0/O
                                   net (fanout=1)        0.038       7.898         douta[1]         
 K14                                                                       f       douta[1] (port)  

 Data arrival time                                                   7.898         Logic Levels: 2  
                                                                                   Logic: 3.779ns(83.422%), Route: 0.751ns(16.578%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_rw/ram_wr_data[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.462       1.504 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.066       1.570 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=14)       1.205       2.775         nt_ena           
 CLMA_94_196/RS                                                            r       u_ram_rw/ram_wr_data[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.775         Logic Levels: 2  
                                                                                   Logic: 1.528ns(55.063%), Route: 1.247ns(44.937%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_rw/rw_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.462       1.504 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.066       1.570 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=14)       1.205       2.775         nt_ena           
 CLMA_94_196/RS                                                            r       u_ram_rw/rw_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.775         Logic Levels: 2  
                                                                                   Logic: 1.528ns(55.063%), Route: 1.247ns(44.937%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.462       1.504 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.066       1.570 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=14)       1.283       2.853         nt_ena           
 CLMA_98_200/M2                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/D

 Data arrival time                                                   2.853         Logic Levels: 2  
                                                                                   Logic: 1.528ns(53.558%), Route: 1.325ns(46.442%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.447       10.000          0.553           High Pulse Width  DRM_62_188/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 9.447       10.000          0.553           Low Pulse Width   DRM_62_188/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 9.447       10.000          0.553           Low Pulse Width   DRM_122_188/CLKA[0]     u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.447      25.000          0.553           High Pulse Width  DRM_62_188/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]
 24.447      25.000          0.553           Low Pulse Width   DRM_62_188/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]
 24.700      25.000          0.300           Low Pulse Width   CLMA_118_201/CLK        u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.700      50.000          0.300           High Pulse Width  CLMA_58_208/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.700      50.000          0.300           Low Pulse Width   CLMA_58_208/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.700      50.000          0.300           High Pulse Width  CLMA_58_208/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                
+--------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/ch/Desktop/2021.4-SP1.2/ip_1port_ram/prj/place_route/ip_1port_ram_pnr.adf       
| Output     | C:/Users/ch/Desktop/2021.4-SP1.2/ip_1port_ram/prj/report_timing/ip_1port_ram_rtp.adf     
|            | C:/Users/ch/Desktop/2021.4-SP1.2/ip_1port_ram/prj/report_timing/ip_1port_ram.rtr         
+--------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 447,266,816 bytes
Total CPU  time to report_timing completion : 3.719 sec
Process Total CPU  time to report_timing completion : 3.719 sec
Total real time to report_timing completion : 5.000 sec
