Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat May 20 15:29:56 2023
| Host         : DESKTOP-5K80045 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bram_mux_timing_summary_routed.rpt -pb bram_mux_timing_summary_routed.pb -rpx bram_mux_timing_summary_routed.rpx -warn_on_violation
| Design       : bram_mux
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (29)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.831        0.000                      0                   10        0.415        0.000                      0                   10        4.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.831        0.000                      0                   10        0.415        0.000                      0                   10        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.415ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 2.606ns (61.985%)  route 1.598ns (38.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 14.408 - 10.000 ) 
    Source Clock Delay      (SCD):    4.735ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.676     4.735    clk_IBUF_BUFG
    RAMB18_X0Y26         RAMB18E1                                     r  mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.189 r  mem_reg/DOADO[1]
                         net (fo=1, routed)           1.598     8.787    temp[1]
    SLICE_X0Y70          LUT3 (Prop_lut3_I0_O)        0.152     8.939 r  dout[1]_i_1/O
                         net (fo=1, routed)           0.000     8.939    p_0_in[1]
    SLICE_X0Y70          FDRE                                         r  dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.591    14.408    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  dout_reg[1]/C
                         clock pessimism              0.323    14.731    
                         clock uncertainty           -0.035    14.695    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)        0.075    14.770    dout_reg[1]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 2.606ns (63.856%)  route 1.475ns (36.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 14.407 - 10.000 ) 
    Source Clock Delay      (SCD):    4.735ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.676     4.735    clk_IBUF_BUFG
    RAMB18_X0Y26         RAMB18E1                                     r  mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.189 r  mem_reg/DOADO[3]
                         net (fo=1, routed)           1.475     8.664    temp[3]
    SLICE_X0Y71          LUT3 (Prop_lut3_I0_O)        0.152     8.816 r  dout[3]_i_1/O
                         net (fo=1, routed)           0.000     8.816    p_0_in[3]
    SLICE_X0Y71          FDRE                                         r  dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.590    14.407    clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  dout_reg[3]/C
                         clock pessimism              0.323    14.730    
                         clock uncertainty           -0.035    14.694    
    SLICE_X0Y71          FDRE (Setup_fdre_C_D)        0.075    14.769    dout_reg[3]
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             5.956ns  (required time - arrival time)
  Source:                 mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 2.578ns (63.922%)  route 1.455ns (36.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 14.408 - 10.000 ) 
    Source Clock Delay      (SCD):    4.735ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.676     4.735    clk_IBUF_BUFG
    RAMB18_X0Y26         RAMB18E1                                     r  mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.189 r  mem_reg/DOADO[0]
                         net (fo=1, routed)           1.455     8.644    temp[0]
    SLICE_X0Y70          LUT3 (Prop_lut3_I0_O)        0.124     8.768 r  dout[0]_i_1/O
                         net (fo=1, routed)           0.000     8.768    p_0_in[0]
    SLICE_X0Y70          FDRE                                         r  dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.591    14.408    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  dout_reg[0]/C
                         clock pessimism              0.323    14.731    
                         clock uncertainty           -0.035    14.695    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)        0.029    14.724    dout_reg[0]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                  5.956    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 2.604ns (65.443%)  route 1.375ns (34.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 14.402 - 10.000 ) 
    Source Clock Delay      (SCD):    4.735ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.676     4.735    clk_IBUF_BUFG
    RAMB18_X0Y26         RAMB18E1                                     r  mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.189 r  mem_reg/DOADO[7]
                         net (fo=1, routed)           1.375     8.564    temp[7]
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.150     8.714 r  dout[7]_i_1/O
                         net (fo=1, routed)           0.000     8.714    p_0_in[7]
    SLICE_X0Y75          FDRE                                         r  dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.585    14.402    clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  dout_reg[7]/C
                         clock pessimism              0.323    14.725    
                         clock uncertainty           -0.035    14.689    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.075    14.764    dout_reg[7]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 2.578ns (66.269%)  route 1.312ns (33.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 14.402 - 10.000 ) 
    Source Clock Delay      (SCD):    4.735ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.676     4.735    clk_IBUF_BUFG
    RAMB18_X0Y26         RAMB18E1                                     r  mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.189 r  mem_reg/DOADO[6]
                         net (fo=1, routed)           1.312     8.501    temp[6]
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.124     8.625 r  dout[6]_i_1/O
                         net (fo=1, routed)           0.000     8.625    p_0_in[6]
    SLICE_X0Y75          FDRE                                         r  dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.585    14.402    clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  dout_reg[6]/C
                         clock pessimism              0.323    14.725    
                         clock uncertainty           -0.035    14.689    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.029    14.718    dout_reg[6]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 2.604ns (66.405%)  route 1.317ns (33.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    4.735ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.676     4.735    clk_IBUF_BUFG
    RAMB18_X0Y26         RAMB18E1                                     r  mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.189 r  mem_reg/DOADO[5]
                         net (fo=1, routed)           1.317     8.506    temp[5]
    SLICE_X0Y73          LUT3 (Prop_lut3_I0_O)        0.150     8.656 r  dout[5]_i_1/O
                         net (fo=1, routed)           0.000     8.656    p_0_in[5]
    SLICE_X0Y73          FDRE                                         r  dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.587    14.404    clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  dout_reg[5]/C
                         clock pessimism              0.323    14.727    
                         clock uncertainty           -0.035    14.691    
    SLICE_X0Y73          FDRE (Setup_fdre_C_D)        0.075    14.766    dout_reg[5]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 2.578ns (66.826%)  route 1.280ns (33.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    4.735ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.676     4.735    clk_IBUF_BUFG
    RAMB18_X0Y26         RAMB18E1                                     r  mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.189 r  mem_reg/DOADO[4]
                         net (fo=1, routed)           1.280     8.469    temp[4]
    SLICE_X0Y73          LUT3 (Prop_lut3_I0_O)        0.124     8.593 r  dout[4]_i_1/O
                         net (fo=1, routed)           0.000     8.593    p_0_in[4]
    SLICE_X0Y73          FDRE                                         r  dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.587    14.404    clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  dout_reg[4]/C
                         clock pessimism              0.323    14.727    
                         clock uncertainty           -0.035    14.691    
    SLICE_X0Y73          FDRE (Setup_fdre_C_D)        0.029    14.720    dout_reg[4]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.164ns  (required time - arrival time)
  Source:                 mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 2.578ns (67.415%)  route 1.246ns (32.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 14.407 - 10.000 ) 
    Source Clock Delay      (SCD):    4.735ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.676     4.735    clk_IBUF_BUFG
    RAMB18_X0Y26         RAMB18E1                                     r  mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.189 r  mem_reg/DOADO[2]
                         net (fo=1, routed)           1.246     8.435    temp[2]
    SLICE_X0Y71          LUT3 (Prop_lut3_I0_O)        0.124     8.559 r  dout[2]_i_1/O
                         net (fo=1, routed)           0.000     8.559    p_0_in[2]
    SLICE_X0Y71          FDRE                                         r  dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.590    14.407    clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  dout_reg[2]/C
                         clock pessimism              0.323    14.730    
                         clock uncertainty           -0.035    14.694    
    SLICE_X0Y71          FDRE (Setup_fdre_C_D)        0.029    14.723    dout_reg[2]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                  6.164    

Slack (MET) :             7.395ns  (required time - arrival time)
  Source:                 preselectR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.642ns (29.834%)  route 1.510ns (70.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns = ( 14.370 - 10.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.626     4.686    clk_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  preselectR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.518     5.204 r  preselectR_reg/Q
                         net (fo=2, routed)           1.019     6.223    preselectR
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.124     6.347 r  mem_reg_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.491     6.837    mem_reg_ENARDEN_cooolgate_en_sig_1
    RAMB18_X0Y26         RAMB18E1                                     r  mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.554    14.370    clk_IBUF_BUFG
    RAMB18_X0Y26         RAMB18E1                                     r  mem_reg/CLKARDCLK
                         clock pessimism              0.341    14.711    
                         clock uncertainty           -0.035    14.676    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.233    mem_reg
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                          -6.837    
  -------------------------------------------------------------------
                         slack                                  7.395    

Slack (MET) :             8.520ns  (required time - arrival time)
  Source:                 preselectR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selectR_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.518ns (37.125%)  route 0.877ns (62.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.626     4.686    clk_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  preselectR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.518     5.204 r  preselectR_reg/Q
                         net (fo=2, routed)           0.877     6.081    preselectR
    SLICE_X8Y70          FDRE                                         r  selectR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.510    14.327    clk_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  selectR_reg/C
                         clock pessimism              0.341    14.668    
                         clock uncertainty           -0.035    14.632    
    SLICE_X8Y70          FDRE (Setup_fdre_C_D)       -0.031    14.601    selectR_reg
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                  8.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 preselectR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selectR_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.382%)  route 0.327ns (66.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.561     1.403    clk_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  preselectR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164     1.567 r  preselectR_reg/Q
                         net (fo=2, routed)           0.327     1.895    preselectR
    SLICE_X8Y70          FDRE                                         r  selectR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.833     1.922    clk_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  selectR_reg/C
                         clock pessimism             -0.501     1.420    
    SLICE_X8Y70          FDRE (Hold_fdre_C_D)         0.059     1.479    selectR_reg
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 selectR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.210ns (33.951%)  route 0.409ns (66.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.564     1.406    clk_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  selectR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.164     1.570 r  selectR_reg/Q
                         net (fo=8, routed)           0.409     1.979    selectR
    SLICE_X0Y70          LUT3 (Prop_lut3_I2_O)        0.046     2.025 r  dout[1]_i_1/O
                         net (fo=1, routed)           0.000     2.025    p_0_in[1]
    SLICE_X0Y70          FDRE                                         r  dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.864     1.953    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  dout_reg[1]/C
                         clock pessimism             -0.480     1.472    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.107     1.579    dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 selectR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.209ns (33.844%)  route 0.409ns (66.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.564     1.406    clk_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  selectR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.164     1.570 r  selectR_reg/Q
                         net (fo=8, routed)           0.409     1.979    selectR
    SLICE_X0Y70          LUT3 (Prop_lut3_I2_O)        0.045     2.024 r  dout[0]_i_1/O
                         net (fo=1, routed)           0.000     2.024    p_0_in[0]
    SLICE_X0Y70          FDRE                                         r  dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.864     1.953    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  dout_reg[0]/C
                         clock pessimism             -0.480     1.472    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.091     1.563    dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 selectR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.208ns (27.644%)  route 0.544ns (72.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.564     1.406    clk_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  selectR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.164     1.570 r  selectR_reg/Q
                         net (fo=8, routed)           0.544     2.115    selectR
    SLICE_X0Y71          LUT3 (Prop_lut3_I2_O)        0.044     2.159 r  dout[3]_i_1/O
                         net (fo=1, routed)           0.000     2.159    p_0_in[3]
    SLICE_X0Y71          FDRE                                         r  dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.863     1.952    clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  dout_reg[3]/C
                         clock pessimism             -0.480     1.471    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.107     1.578    dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 selectR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.209ns (27.740%)  route 0.544ns (72.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.564     1.406    clk_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  selectR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.164     1.570 r  selectR_reg/Q
                         net (fo=8, routed)           0.544     2.115    selectR
    SLICE_X0Y71          LUT3 (Prop_lut3_I2_O)        0.045     2.160 r  dout[2]_i_1/O
                         net (fo=1, routed)           0.000     2.160    p_0_in[2]
    SLICE_X0Y71          FDRE                                         r  dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.863     1.952    clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  dout_reg[2]/C
                         clock pessimism             -0.480     1.471    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.091     1.562    dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 preselectR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.594%)  route 0.577ns (73.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.561     1.403    clk_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  preselectR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164     1.567 r  preselectR_reg/Q
                         net (fo=2, routed)           0.374     1.941    preselectR
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.045     1.986 r  mem_reg_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.203     2.189    mem_reg_ENARDEN_cooolgate_en_sig_1
    RAMB18_X0Y26         RAMB18E1                                     r  mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.877     1.966    clk_IBUF_BUFG
    RAMB18_X0Y26         RAMB18E1                                     r  mem_reg/CLKARDCLK
                         clock pessimism             -0.501     1.465    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.561    mem_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 selectR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.208ns (25.311%)  route 0.614ns (74.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.564     1.406    clk_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  selectR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.164     1.570 r  selectR_reg/Q
                         net (fo=8, routed)           0.614     2.184    selectR
    SLICE_X0Y73          LUT3 (Prop_lut3_I2_O)        0.044     2.228 r  dout[5]_i_1/O
                         net (fo=1, routed)           0.000     2.228    p_0_in[5]
    SLICE_X0Y73          FDRE                                         r  dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     1.949    clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  dout_reg[5]/C
                         clock pessimism             -0.480     1.468    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.107     1.575    dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 selectR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.209ns (25.402%)  route 0.614ns (74.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.564     1.406    clk_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  selectR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.164     1.570 r  selectR_reg/Q
                         net (fo=8, routed)           0.614     2.184    selectR
    SLICE_X0Y73          LUT3 (Prop_lut3_I2_O)        0.045     2.229 r  dout[4]_i_1/O
                         net (fo=1, routed)           0.000     2.229    p_0_in[4]
    SLICE_X0Y73          FDRE                                         r  dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     1.949    clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  dout_reg[4]/C
                         clock pessimism             -0.480     1.468    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.091     1.559    dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 selectR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.208ns (22.839%)  route 0.703ns (77.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.564     1.406    clk_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  selectR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.164     1.570 r  selectR_reg/Q
                         net (fo=8, routed)           0.703     2.273    selectR
    SLICE_X0Y75          LUT3 (Prop_lut3_I2_O)        0.044     2.317 r  dout[7]_i_1/O
                         net (fo=1, routed)           0.000     2.317    p_0_in[7]
    SLICE_X0Y75          FDRE                                         r  dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     1.948    clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  dout_reg[7]/C
                         clock pessimism             -0.480     1.467    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.107     1.574    dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 selectR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.209ns (22.924%)  route 0.703ns (77.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.564     1.406    clk_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  selectR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.164     1.570 r  selectR_reg/Q
                         net (fo=8, routed)           0.703     2.273    selectR
    SLICE_X0Y75          LUT3 (Prop_lut3_I2_O)        0.045     2.318 r  dout[6]_i_1/O
                         net (fo=1, routed)           0.000     2.318    p_0_in[6]
    SLICE_X0Y75          FDRE                                         r  dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     1.948    clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  dout_reg[6]/C
                         clock pessimism             -0.480     1.467    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.091     1.558    dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.760    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26   mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y70    dout_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y70    dout_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y71    dout_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y71    dout_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y73    dout_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y73    dout_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y75    dout_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y75    dout_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y71    dout_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y71    dout_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y73    dout_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y73    dout_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y70    selectR_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y70    dout_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y70    dout_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y73    preselectR_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y70    dout_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y70    dout_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y71    dout_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y71    dout_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y70    dout_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y70    dout_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y70    dout_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y70    dout_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y73    dout_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y73    dout_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y73    dout_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y73    dout_reg[5]/C



