[
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-04-29T16:29:28.784466+00:00",
        "date_dead_since": null,
        "date_published": "2025-04-29T16:27:50+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1kas6x1/drmmiscnext_merged_inc_drmimagination_add_riscv/\"> <img src=\"https://external-preview.redd.it/CwvNiTeYqaRxUxAKLORHQBlAzfJfB3ipAreFGbAfj_E.jpg?width=320&amp;crop=smart&amp;auto=webp&amp;s=aff945ed70f9bc659a486342a346bc8b4dac0042\" alt=\"drm-misc-next merged (inc. drm/imagination: Add RISC-V firmware processor support)\" title=\"drm-misc-next merged (inc. drm/imagination: Add RISC-V firmware processor support)\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Thick-Chair-7011\"> /u/Thick-Chair-7011 </a> <br/> <span><a href=\"https://www.phoronix.com/news/Linux-6.16-DRM-Misc-Next\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kas6x1/drmmiscnext_merged_inc_drmimagination_add_riscv/\">[comments]</a></span> </td></tr></table>",
        "id": 2557292,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kas6x1/drmmiscnext_merged_inc_drmimagination_add_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/CwvNiTeYqaRxUxAKLORHQBlAzfJfB3ipAreFGbAfj_E.jpg?width=320&crop=smart&auto=webp&s=aff945ed70f9bc659a486342a346bc8b4dac0042",
        "title": "drm-misc-next merged (inc. drm/imagination: Add RISC-V firmware processor support)",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-04-29T03:18:41.276784+00:00",
        "date_dead_since": null,
        "date_published": "2025-04-29T02:28:12+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hey everyone,</p> <p>I&#39;ve been working with a BeagleV-Ahead board trying to get PMP (Physical Memory Protection) working, but I&#39;ve hit a roadblock. It seems the PMP implementation on the TH1520 chip is non-standard and poorly documented:</p> <p>It cannot be configured via standard pmpcfgXX CSRs</p> <p>It requires some undocumented MMIO operations</p> <p>There&#39;s no vendor documentation on the register definitions</p> <p>I&#39;m looking to pivot to a different board that actually has proper PMP support. Specifically, I need a LOW-END embedded system board that supports all 3 modes:</p> <ol> <li><p>M-mode</p></li> <li><p>U-mode </p></li> <li><p>S-mode </p></li> </ol> <p>Working PMP implementation that follows the RISC-V spec</p> <p>Has anyone successfully implemented PMP on any low-cost RISC-V boards?</p> <p>Any recommendations would be greatly appreciated!</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user",
        "id": 2552191,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kadcw8/looking_for_riscv_development_board_with_working",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Looking for RISC-V development board with working PMP support",
        "vote": 0
    }
]