

================================================================
== Vitis HLS Report for 'bin_dense_Pipeline_LOOP_DENSE_I'
================================================================
* Date:           Fri Dec 13 13:11:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.204 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       67|  0.110 us|  0.670 us|   11|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- LOOP_DENSE_I  |        9|       65|         3|          1|          1|  8 ~ 64|       yes|
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1725|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|      166|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      166|     1770|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln1669_10_fu_3626_p2  |         +|   0|  0|  13|           6|           6|
    |add_ln1669_11_fu_3636_p2  |         +|   0|  0|  16|           7|           7|
    |add_ln1669_1_fu_2734_p2   |         +|   0|  0|  16|           7|           7|
    |add_ln1669_2_fu_2324_p2   |         +|   0|  0|  36|          36|          36|
    |add_ln1669_3_fu_3642_p2   |         +|   0|  0|  16|           7|           7|
    |add_ln1669_4_fu_2652_p2   |         +|   0|  0|  45|          38|          38|
    |add_ln1669_5_fu_2718_p2   |         +|   0|  0|  13|           6|           6|
    |add_ln1669_6_fu_2728_p2   |         +|   0|  0|  16|           7|           7|
    |add_ln1669_7_fu_3082_p2   |         +|   0|  0|  60|          60|          60|
    |add_ln1669_8_fu_3232_p2   |         +|   0|  0|  36|          36|          36|
    |add_ln1669_9_fu_3560_p2   |         +|   0|  0|  45|          38|          38|
    |add_ln1669_fu_2174_p2     |         +|   0|  0|  60|          60|          60|
    |add_ln625_fu_397_p2       |         +|   0|  0|  20|          13|          12|
    |add_ln631_1_fu_2982_p2    |         +|   0|  0|  70|          63|          63|
    |add_ln631_2_fu_2068_p2    |         +|   0|  0|  66|          59|          59|
    |add_ln631_3_fu_2976_p2    |         +|   0|  0|  66|          59|          59|
    |add_ln631_fu_2074_p2      |         +|   0|  0|  70|          63|          63|
    |add_ln632_1_fu_3194_p2    |         +|   0|  0|  60|          60|          60|
    |add_ln632_2_fu_2270_p2    |         +|   0|  0|  52|          52|          52|
    |add_ln632_3_fu_2302_p2    |         +|   0|  0|  36|          36|          36|
    |add_ln632_4_fu_2318_p2    |         +|   0|  0|  52|          52|          52|
    |add_ln632_5_fu_3178_p2    |         +|   0|  0|  52|          52|          52|
    |add_ln632_6_fu_3210_p2    |         +|   0|  0|  36|          36|          36|
    |add_ln632_7_fu_3226_p2    |         +|   0|  0|  52|          52|          52|
    |add_ln632_fu_2286_p2      |         +|   0|  0|  60|          60|          60|
    |add_ln840_19_fu_2534_p2   |         +|   0|  0|   7|           4|           4|
    |add_ln840_20_fu_2646_p2   |         +|   0|  0|  61|          54|          54|
    |add_ln840_21_fu_2692_p2   |         +|   0|  0|  46|          39|          39|
    |add_ln840_22_fu_3442_p2   |         +|   0|  0|   7|           4|           4|
    |add_ln840_23_fu_3448_p2   |         +|   0|  0|   7|           4|           4|
    |add_ln840_24_fu_3554_p2   |         +|   0|  0|  61|          54|          54|
    |add_ln840_25_fu_3600_p2   |         +|   0|  0|  46|          39|          39|
    |add_ln840_26_fu_3670_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln840_27_fu_3680_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln840_fu_2540_p2      |         +|   0|  0|   7|           4|           4|
    |i_V_fu_408_p2             |         +|   0|  0|  23|          16|           8|
    |ret_V_fu_340_p2           |         +|   0|  0|  27|          20|          20|
    |sub_ln638_1_fu_3660_p2    |         -|   0|  0|  16|           7|           9|
    |sub_ln638_fu_2752_p2      |         -|   0|  0|  16|           7|           9|
    |sub_ln841_1_fu_1531_p2    |         -|   0|  0|  71|          64|          64|
    |sub_ln841_fu_815_p2       |         -|   0|  0|  71|          64|          64|
    |icmp_ln1027_fu_330_p2     |      icmp|   0|  0|  13|          16|          16|
    |or_ln624_fu_381_p2        |        or|   0|  0|  12|          12|          11|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln1499_1_fu_1135_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln1499_fu_419_p2      |       xor|   0|  0|  64|          64|          64|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|1725|        1528|        1523|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_8   |   9|          2|   16|         32|
    |rhs_V_fu_238             |   9|          2|   16|         32|
    |sum_V_fu_234             |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   50|        100|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln1027_reg_3710              |   1|   0|    1|          0|
    |rhs_V_fu_238                      |  16|   0|   16|          0|
    |sum_V_fu_234                      |  16|   0|   16|          0|
    |tmp_10_reg_3787                   |   2|   0|    2|          0|
    |tmp_11_reg_3795                   |   2|   0|    2|          0|
    |tmp_12_reg_3803                   |   2|   0|    2|          0|
    |tmp_13_reg_3811                   |   2|   0|    2|          0|
    |tmp_14_reg_3819                   |   2|   0|    2|          0|
    |tmp_15_reg_3827                   |   2|   0|    2|          0|
    |tmp_16_reg_3835                   |   2|   0|    2|          0|
    |tmp_17_reg_3852                   |   2|   0|    2|          0|
    |tmp_18_reg_3857                   |   2|   0|    2|          0|
    |tmp_19_reg_3863                   |   2|   0|    2|          0|
    |tmp_20_reg_3869                   |   2|   0|    2|          0|
    |tmp_21_reg_3876                   |   2|   0|    2|          0|
    |tmp_22_reg_3883                   |   2|   0|    2|          0|
    |tmp_23_reg_3890                   |   2|   0|    2|          0|
    |tmp_24_reg_3897                   |   2|   0|    2|          0|
    |tmp_25_reg_3905                   |   2|   0|    2|          0|
    |tmp_26_reg_3913                   |   2|   0|    2|          0|
    |tmp_27_reg_3921                   |   2|   0|    2|          0|
    |tmp_28_reg_3929                   |   2|   0|    2|          0|
    |tmp_29_reg_3937                   |   2|   0|    2|          0|
    |tmp_2_reg_3734                    |   2|   0|    2|          0|
    |tmp_30_reg_3945                   |   2|   0|    2|          0|
    |tmp_31_reg_3953                   |   2|   0|    2|          0|
    |tmp_32_reg_3961                   |   2|   0|    2|          0|
    |tmp_3_reg_3739                    |   2|   0|    2|          0|
    |tmp_4_reg_3745                    |   2|   0|    2|          0|
    |tmp_50_reg_3970                   |   2|   0|    2|          0|
    |tmp_51_reg_3975                   |   2|   0|    2|          0|
    |tmp_52_reg_3981                   |   2|   0|    2|          0|
    |tmp_53_reg_3987                   |   2|   0|    2|          0|
    |tmp_5_reg_3751                    |   2|   0|    2|          0|
    |tmp_6_reg_3758                    |   2|   0|    2|          0|
    |tmp_71_reg_3994                   |   2|   0|    2|          0|
    |tmp_72_reg_4001                   |   2|   0|    2|          0|
    |tmp_73_reg_4008                   |   2|   0|    2|          0|
    |tmp_74_reg_4015                   |   2|   0|    2|          0|
    |tmp_75_reg_4023                   |   2|   0|    2|          0|
    |tmp_76_reg_4031                   |   2|   0|    2|          0|
    |tmp_77_reg_4039                   |   2|   0|    2|          0|
    |tmp_78_reg_4047                   |   2|   0|    2|          0|
    |tmp_79_reg_4055                   |   2|   0|    2|          0|
    |tmp_7_reg_3765                    |   2|   0|    2|          0|
    |tmp_80_reg_4063                   |   2|   0|    2|          0|
    |tmp_81_reg_4071                   |   2|   0|    2|          0|
    |tmp_82_reg_4088                   |   2|   0|    2|          0|
    |tmp_83_reg_4093                   |   2|   0|    2|          0|
    |tmp_84_reg_4099                   |   2|   0|    2|          0|
    |tmp_85_reg_4105                   |   2|   0|    2|          0|
    |tmp_87_reg_4112                   |   2|   0|    2|          0|
    |tmp_88_reg_4119                   |   2|   0|    2|          0|
    |tmp_89_reg_4126                   |   2|   0|    2|          0|
    |tmp_8_reg_3772                    |   2|   0|    2|          0|
    |tmp_90_reg_4133                   |   2|   0|    2|          0|
    |tmp_91_reg_4141                   |   2|   0|    2|          0|
    |tmp_92_reg_4149                   |   2|   0|    2|          0|
    |tmp_93_reg_4157                   |   2|   0|    2|          0|
    |tmp_94_reg_4165                   |   2|   0|    2|          0|
    |tmp_95_reg_4173                   |   2|   0|    2|          0|
    |tmp_96_reg_4181                   |   2|   0|    2|          0|
    |tmp_97_reg_4189                   |   2|   0|    2|          0|
    |tmp_98_reg_4197                   |   2|   0|    2|          0|
    |tmp_9_reg_3779                    |   2|   0|    2|          0|
    |trunc_ln1497_1_reg_4079           |   2|   0|    2|          0|
    |trunc_ln1497_reg_3843             |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 166|   0|  166|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  bin_dense_Pipeline_LOOP_DENSE_I|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  bin_dense_Pipeline_LOOP_DENSE_I|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  bin_dense_Pipeline_LOOP_DENSE_I|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  bin_dense_Pipeline_LOOP_DENSE_I|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  bin_dense_Pipeline_LOOP_DENSE_I|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  bin_dense_Pipeline_LOOP_DENSE_I|  return value|
|n_inputs           |   in|   16|     ap_none|                         n_inputs|        scalar|
|phi_mul            |   in|   20|     ap_none|                          phi_mul|        scalar|
|d_i_idx            |   in|    1|     ap_none|                          d_i_idx|        scalar|
|sum_V_out          |  out|   16|      ap_vld|                        sum_V_out|       pointer|
|sum_V_out_ap_vld   |  out|    1|      ap_vld|                        sum_V_out|       pointer|
|dmem_V_address0    |  out|   12|   ap_memory|                           dmem_V|         array|
|dmem_V_ce0         |  out|    1|   ap_memory|                           dmem_V|         array|
|dmem_V_q0          |   in|   64|   ap_memory|                           dmem_V|         array|
|dmem_V_address1    |  out|   12|   ap_memory|                           dmem_V|         array|
|dmem_V_ce1         |  out|    1|   ap_memory|                           dmem_V|         array|
|dmem_V_q1          |   in|   64|   ap_memory|                           dmem_V|         array|
|wt_mem_V_address0  |  out|   13|   ap_memory|                         wt_mem_V|         array|
|wt_mem_V_ce0       |  out|    1|   ap_memory|                         wt_mem_V|         array|
|wt_mem_V_q0        |   in|   64|   ap_memory|                         wt_mem_V|         array|
|wt_mem_V_address1  |  out|   13|   ap_memory|                         wt_mem_V|         array|
|wt_mem_V_ce1       |  out|    1|   ap_memory|                         wt_mem_V|         array|
|wt_mem_V_q1        |   in|   64|   ap_memory|                         wt_mem_V|         array|
+-------------------+-----+-----+------------+---------------------------------+--------------+

