

================================================================
== Vivado HLS Report for 'Conv'
================================================================
* Date:           Mon May 11 19:55:55 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        conv
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35tl-cpg236-2L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.880 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       78|       78| 0.780 us | 0.780 us |   78|   78|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Conv_label0  |       76|       76|        17|         12|          1|     6|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 12, D = 17, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 19 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i8]* %img_V), !map !69"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %weight_V), !map !75"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i8]* %feature_V), !map !81"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @Conv_str) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weight_V_addr = getelementptr [3 x i8]* %weight_V, i64 0, i64 0" [conv/conv.cpp:23]   --->   Operation 24 'getelementptr' 'weight_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weight_V_addr_1 = getelementptr [3 x i8]* %weight_V, i64 0, i64 1" [conv/conv.cpp:23]   --->   Operation 25 'getelementptr' 'weight_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%weight_V_addr_2 = getelementptr [3 x i8]* %weight_V, i64 0, i64 2" [conv/conv.cpp:23]   --->   Operation 26 'getelementptr' 'weight_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%weight_V_addr_3 = getelementptr [3 x i8]* %weight_V, i64 0, i64 3" [conv/conv.cpp:23]   --->   Operation 27 'getelementptr' 'weight_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%weight_V_addr_4 = getelementptr [3 x i8]* %weight_V, i64 0, i64 4" [conv/conv.cpp:23]   --->   Operation 28 'getelementptr' 'weight_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%weight_V_addr_5 = getelementptr [3 x i8]* %weight_V, i64 0, i64 5" [conv/conv.cpp:23]   --->   Operation 29 'getelementptr' 'weight_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%weight_V_addr_6 = getelementptr [3 x i8]* %weight_V, i64 0, i64 6" [conv/conv.cpp:23]   --->   Operation 30 'getelementptr' 'weight_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%weight_V_addr_7 = getelementptr [3 x i8]* %weight_V, i64 0, i64 7" [conv/conv.cpp:23]   --->   Operation 31 'getelementptr' 'weight_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%weight_V_addr_8 = getelementptr [3 x i8]* %weight_V, i64 0, i64 8" [conv/conv.cpp:23]   --->   Operation 32 'getelementptr' 'weight_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.35ns)   --->   "br label %1" [conv/conv.cpp:5]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 3.36>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_0191_0 = phi i3 [ 0, %0 ], [ %r_V, %Conv_label0 ]"   --->   Operation 34 'phi' 'p_0191_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.00ns)   --->   "%icmp_ln887 = icmp eq i3 %p_0191_0, -2" [conv/conv.cpp:5]   --->   Operation 35 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.34ns)   --->   "%r_V = add i3 %p_0191_0, 1" [conv/conv.cpp:22]   --->   Operation 37 'add' 'r_V' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %2, label %Conv_label0" [conv/conv.cpp:5]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %p_0191_0, i3 0)" [conv/conv.cpp:24]   --->   Operation 39 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i6 %shl_ln to i7" [conv/conv.cpp:24]   --->   Operation 40 'zext' 'zext_ln214' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln214_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %p_0191_0, i1 false)" [conv/conv.cpp:24]   --->   Operation 41 'bitconcatenate' 'shl_ln214_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln214_1 = zext i4 %shl_ln214_1 to i7" [conv/conv.cpp:24]   --->   Operation 42 'zext' 'zext_ln214_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.60ns)   --->   "%sub_ln214 = sub i7 %zext_ln214, %zext_ln214_1" [conv/conv.cpp:24]   --->   Operation 43 'sub' 'sub_ln214' <Predicate = (!icmp_ln887)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln214 = sext i7 %sub_ln214 to i8" [conv/conv.cpp:24]   --->   Operation 44 'sext' 'sext_ln214' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln559 = zext i8 %sext_ln214 to i64" [conv/conv.cpp:25]   --->   Operation 45 'zext' 'zext_ln559' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%feature_V_addr = getelementptr [6 x i8]* %feature_V, i64 0, i64 %zext_ln559" [conv/conv.cpp:25]   --->   Operation 46 'getelementptr' 'feature_V_addr' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i3 %p_0191_0 to i2" [conv/conv.cpp:21]   --->   Operation 47 'trunc' 'trunc_ln21' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln21, i3 0)" [conv/conv.cpp:21]   --->   Operation 48 'bitconcatenate' 'trunc_ln' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (1.75ns)   --->   "%feature_V_load = load i8* %feature_V_addr, align 1" [conv/conv.cpp:25]   --->   Operation 49 'load' 'feature_V_load' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln22_1 = or i5 %trunc_ln, 2" [conv/conv.cpp:22]   --->   Operation 50 'or' 'or_ln22_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i5 %or_ln22_1 to i64" [conv/conv.cpp:22]   --->   Operation 51 'zext' 'zext_ln22_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%img_V_addr_2 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_1" [conv/conv.cpp:22]   --->   Operation 52 'getelementptr' 'img_V_addr_2' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (1.75ns)   --->   "%img_V_load_2 = load i8* %img_V_addr_2, align 1" [conv/conv.cpp:22]   --->   Operation 53 'load' 'img_V_load_2' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_2 : Operation 54 [2/2] (1.75ns)   --->   "%weight_V_load_2 = load i8* %weight_V_addr_2, align 1" [conv/conv.cpp:23]   --->   Operation 54 'load' 'weight_V_load_2' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln1352_1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %r_V, i3 0)" [conv/conv.cpp:22]   --->   Operation 55 'bitconcatenate' 'shl_ln1352_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln559_2 = zext i6 %shl_ln1352_1 to i64" [conv/conv.cpp:22]   --->   Operation 56 'zext' 'zext_ln559_2' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%img_V_addr_3 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln559_2" [conv/conv.cpp:22]   --->   Operation 57 'getelementptr' 'img_V_addr_3' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (1.75ns)   --->   "%img_V_load_3 = load i8* %img_V_addr_3, align 1" [conv/conv.cpp:22]   --->   Operation 58 'load' 'img_V_load_3' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_2 : Operation 59 [2/2] (1.75ns)   --->   "%weight_V_load_3 = load i8* %weight_V_addr_3, align 1" [conv/conv.cpp:23]   --->   Operation 59 'load' 'weight_V_load_3' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_2 : Operation 60 [1/1] (1.34ns)   --->   "%add_ln1353_1 = add i3 2, %p_0191_0" [conv/conv.cpp:22]   --->   Operation 60 'add' 'add_ln1353_1' <Predicate = (!icmp_ln887)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln21_4 = trunc i3 %add_ln1353_1 to i2" [conv/conv.cpp:21]   --->   Operation 61 'trunc' 'trunc_ln21_4' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln214 = or i8 %sext_ln214, 1" [conv/conv.cpp:24]   --->   Operation 62 'or' 'or_ln214' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln559_4 = zext i8 %or_ln214 to i64" [conv/conv.cpp:25]   --->   Operation 63 'zext' 'zext_ln559_4' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%feature_V_addr_1 = getelementptr [6 x i8]* %feature_V, i64 0, i64 %zext_ln559_4" [conv/conv.cpp:25]   --->   Operation 64 'getelementptr' 'feature_V_addr_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (1.75ns)   --->   "%feature_V_load_1 = load i8* %feature_V_addr_1, align 1" [conv/conv.cpp:25]   --->   Operation 65 'load' 'feature_V_load_1' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>

State 3 <SV = 2> <Delay = 5.38>
ST_3 : Operation 66 [1/2] (1.75ns)   --->   "%feature_V_load = load i8* %feature_V_addr, align 1" [conv/conv.cpp:25]   --->   Operation 66 'load' 'feature_V_load' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_3 : Operation 67 [1/2] (1.75ns)   --->   "%img_V_load_2 = load i8* %img_V_addr_2, align 1" [conv/conv.cpp:22]   --->   Operation 67 'load' 'img_V_load_2' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_3 : Operation 68 [1/2] (1.75ns)   --->   "%weight_V_load_2 = load i8* %weight_V_addr_2, align 1" [conv/conv.cpp:23]   --->   Operation 68 'load' 'weight_V_load_2' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_3 : Operation 69 [1/1] (3.63ns)   --->   "%mul_ln700_2 = mul i8 %weight_V_load_2, %img_V_load_2" [conv/conv.cpp:25]   --->   Operation 69 'mul' 'mul_ln700_2' <Predicate = (!icmp_ln887)> <Delay = 3.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln21_3 = trunc i3 %r_V to i2" [conv/conv.cpp:21]   --->   Operation 70 'trunc' 'trunc_ln21_3' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln21_1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln21_3, i3 0)" [conv/conv.cpp:21]   --->   Operation 71 'bitconcatenate' 'trunc_ln21_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 72 [1/2] (1.75ns)   --->   "%img_V_load_3 = load i8* %img_V_addr_3, align 1" [conv/conv.cpp:22]   --->   Operation 72 'load' 'img_V_load_3' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_3 : Operation 73 [1/2] (1.75ns)   --->   "%weight_V_load_3 = load i8* %weight_V_addr_3, align 1" [conv/conv.cpp:23]   --->   Operation 73 'load' 'weight_V_load_3' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln22_2 = or i5 %trunc_ln21_1, 1" [conv/conv.cpp:22]   --->   Operation 74 'or' 'or_ln22_2' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i5 %or_ln22_2 to i64" [conv/conv.cpp:22]   --->   Operation 75 'zext' 'zext_ln22_2' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%img_V_addr_4 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_2" [conv/conv.cpp:22]   --->   Operation 76 'getelementptr' 'img_V_addr_4' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (1.75ns)   --->   "%img_V_load_4 = load i8* %img_V_addr_4, align 1" [conv/conv.cpp:22]   --->   Operation 77 'load' 'img_V_load_4' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_3 : Operation 78 [2/2] (1.75ns)   --->   "%weight_V_load_4 = load i8* %weight_V_addr_4, align 1" [conv/conv.cpp:23]   --->   Operation 78 'load' 'weight_V_load_4' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%or_ln22_3 = or i5 %trunc_ln21_1, 2" [conv/conv.cpp:22]   --->   Operation 79 'or' 'or_ln22_3' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln22_3 = zext i5 %or_ln22_3 to i64" [conv/conv.cpp:22]   --->   Operation 80 'zext' 'zext_ln22_3' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%img_V_addr_5 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_3" [conv/conv.cpp:22]   --->   Operation 81 'getelementptr' 'img_V_addr_5' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 82 [2/2] (1.75ns)   --->   "%img_V_load_5 = load i8* %img_V_addr_5, align 1" [conv/conv.cpp:22]   --->   Operation 82 'load' 'img_V_load_5' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_3 : Operation 83 [2/2] (1.75ns)   --->   "%weight_V_load_7 = load i8* %weight_V_addr_7, align 1" [conv/conv.cpp:23]   --->   Operation 83 'load' 'weight_V_load_7' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_3 : Operation 84 [1/2] (1.75ns)   --->   "%feature_V_load_1 = load i8* %feature_V_addr_1, align 1" [conv/conv.cpp:25]   --->   Operation 84 'load' 'feature_V_load_1' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_3 : Operation 85 [1/1] (1.66ns)   --->   "%add_ln214 = add i7 2, %sub_ln214" [conv/conv.cpp:24]   --->   Operation 85 'add' 'add_ln214' <Predicate = (!icmp_ln887)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln214_1 = sext i7 %add_ln214 to i8" [conv/conv.cpp:24]   --->   Operation 86 'sext' 'sext_ln214_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln559_5 = zext i8 %sext_ln214_1 to i64" [conv/conv.cpp:25]   --->   Operation 87 'zext' 'zext_ln559_5' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%feature_V_addr_2 = getelementptr [6 x i8]* %feature_V, i64 0, i64 %zext_ln559_5" [conv/conv.cpp:25]   --->   Operation 88 'getelementptr' 'feature_V_addr_2' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 89 [2/2] (1.75ns)   --->   "%feature_V_load_2 = load i8* %feature_V_addr_2, align 1" [conv/conv.cpp:25]   --->   Operation 89 'load' 'feature_V_load_2' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_3 : Operation 90 [1/1] (1.66ns)   --->   "%add_ln214_1 = add i7 3, %sub_ln214" [conv/conv.cpp:24]   --->   Operation 90 'add' 'add_ln214_1' <Predicate = (!icmp_ln887)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln214_2 = sext i7 %add_ln214_1 to i8" [conv/conv.cpp:24]   --->   Operation 91 'sext' 'sext_ln214_2' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln559_6 = zext i8 %sext_ln214_2 to i64" [conv/conv.cpp:25]   --->   Operation 92 'zext' 'zext_ln559_6' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%feature_V_addr_3 = getelementptr [6 x i8]* %feature_V, i64 0, i64 %zext_ln559_6" [conv/conv.cpp:25]   --->   Operation 93 'getelementptr' 'feature_V_addr_3' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 94 [2/2] (1.75ns)   --->   "%feature_V_load_3 = load i8* %feature_V_addr_3, align 1" [conv/conv.cpp:25]   --->   Operation 94 'load' 'feature_V_load_3' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_3 : Operation 95 [1/1] (1.66ns)   --->   "%add_ln214_2 = add i7 4, %sub_ln214" [conv/conv.cpp:24]   --->   Operation 95 'add' 'add_ln214_2' <Predicate = (!icmp_ln887)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln214_3 = sext i7 %add_ln214_2 to i8" [conv/conv.cpp:24]   --->   Operation 96 'sext' 'sext_ln214_3' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln559_7 = zext i8 %sext_ln214_3 to i64" [conv/conv.cpp:25]   --->   Operation 97 'zext' 'zext_ln559_7' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%feature_V_addr_4 = getelementptr [6 x i8]* %feature_V, i64 0, i64 %zext_ln559_7" [conv/conv.cpp:25]   --->   Operation 98 'getelementptr' 'feature_V_addr_4' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.66ns)   --->   "%add_ln214_3 = add i7 5, %sub_ln214" [conv/conv.cpp:24]   --->   Operation 99 'add' 'add_ln214_3' <Predicate = (!icmp_ln887)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln214_4 = sext i7 %add_ln214_3 to i8" [conv/conv.cpp:24]   --->   Operation 100 'sext' 'sext_ln214_4' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln559_8 = zext i8 %sext_ln214_4 to i64" [conv/conv.cpp:25]   --->   Operation 101 'zext' 'zext_ln559_8' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%feature_V_addr_5 = getelementptr [6 x i8]* %feature_V, i64 0, i64 %zext_ln559_8" [conv/conv.cpp:25]   --->   Operation 102 'getelementptr' 'feature_V_addr_5' <Predicate = (!icmp_ln887)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.35>
ST_4 : Operation 103 [2/2] (1.75ns)   --->   "%weight_V_load = load i8* %weight_V_addr, align 1" [conv/conv.cpp:23]   --->   Operation 103 'load' 'weight_V_load' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_4 : Operation 104 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_1)   --->   "%mul_ln700_3 = mul i8 %weight_V_load_3, %img_V_load_3" [conv/conv.cpp:25]   --->   Operation 104 'mul' 'mul_ln700_3' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 105 [1/2] (1.75ns)   --->   "%img_V_load_4 = load i8* %img_V_addr_4, align 1" [conv/conv.cpp:22]   --->   Operation 105 'load' 'img_V_load_4' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_4 : Operation 106 [1/2] (1.75ns)   --->   "%weight_V_load_4 = load i8* %weight_V_addr_4, align 1" [conv/conv.cpp:23]   --->   Operation 106 'load' 'weight_V_load_4' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_4 : Operation 107 [1/1] (3.63ns)   --->   "%mul_ln700_4 = mul i8 %weight_V_load_4, %img_V_load_4" [conv/conv.cpp:25]   --->   Operation 107 'mul' 'mul_ln700_4' <Predicate = (!icmp_ln887)> <Delay = 3.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/2] (1.75ns)   --->   "%img_V_load_5 = load i8* %img_V_addr_5, align 1" [conv/conv.cpp:22]   --->   Operation 108 'load' 'img_V_load_5' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln21_2 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln21_4, i3 0)" [conv/conv.cpp:21]   --->   Operation 109 'bitconcatenate' 'trunc_ln21_2' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%or_ln22_4 = or i5 %trunc_ln21_2, 1" [conv/conv.cpp:22]   --->   Operation 110 'or' 'or_ln22_4' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln22_4 = zext i5 %or_ln22_4 to i64" [conv/conv.cpp:22]   --->   Operation 111 'zext' 'zext_ln22_4' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%img_V_addr_7 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_4" [conv/conv.cpp:22]   --->   Operation 112 'getelementptr' 'img_V_addr_7' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 113 [2/2] (1.75ns)   --->   "%img_V_load_7 = load i8* %img_V_addr_7, align 1" [conv/conv.cpp:22]   --->   Operation 113 'load' 'img_V_load_7' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_4 : Operation 114 [1/2] (1.75ns)   --->   "%weight_V_load_7 = load i8* %weight_V_addr_7, align 1" [conv/conv.cpp:23]   --->   Operation 114 'load' 'weight_V_load_7' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%or_ln22_5 = or i5 %trunc_ln21_2, 2" [conv/conv.cpp:22]   --->   Operation 115 'or' 'or_ln22_5' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln22_5 = zext i5 %or_ln22_5 to i64" [conv/conv.cpp:22]   --->   Operation 116 'zext' 'zext_ln22_5' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%img_V_addr_8 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_5" [conv/conv.cpp:22]   --->   Operation 117 'getelementptr' 'img_V_addr_8' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 118 [2/2] (1.75ns)   --->   "%img_V_load_8 = load i8* %img_V_addr_8, align 1" [conv/conv.cpp:22]   --->   Operation 118 'load' 'img_V_load_8' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_4 : Operation 119 [2/2] (1.75ns)   --->   "%weight_V_load_8 = load i8* %weight_V_addr_8, align 1" [conv/conv.cpp:23]   --->   Operation 119 'load' 'weight_V_load_8' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_4 : Operation 120 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_1 = add i8 %mul_ln700_2, %mul_ln700_3" [conv/conv.cpp:25]   --->   Operation 120 'add' 'add_ln700_1' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [1/1] (3.63ns)   --->   "%mul_ln700_13 = mul i8 %weight_V_load_4, %img_V_load_5" [conv/conv.cpp:25]   --->   Operation 121 'mul' 'mul_ln700_13' <Predicate = (!icmp_ln887)> <Delay = 3.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/2] (1.75ns)   --->   "%feature_V_load_2 = load i8* %feature_V_addr_2, align 1" [conv/conv.cpp:25]   --->   Operation 122 'load' 'feature_V_load_2' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_4 : Operation 123 [1/2] (1.75ns)   --->   "%feature_V_load_3 = load i8* %feature_V_addr_3, align 1" [conv/conv.cpp:25]   --->   Operation 123 'load' 'feature_V_load_3' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_4 : Operation 124 [2/2] (1.75ns)   --->   "%feature_V_load_4 = load i8* %feature_V_addr_4, align 1" [conv/conv.cpp:25]   --->   Operation 124 'load' 'feature_V_load_4' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_4 : Operation 125 [2/2] (1.75ns)   --->   "%feature_V_load_5 = load i8* %feature_V_addr_5, align 1" [conv/conv.cpp:25]   --->   Operation 125 'load' 'feature_V_load_5' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>

State 5 <SV = 4> <Delay = 8.10>
ST_5 : Operation 126 [1/2] (1.75ns)   --->   "%weight_V_load = load i8* %weight_V_addr, align 1" [conv/conv.cpp:23]   --->   Operation 126 'load' 'weight_V_load' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_5 : Operation 127 [2/2] (1.75ns)   --->   "%weight_V_load_1 = load i8* %weight_V_addr_1, align 1" [conv/conv.cpp:23]   --->   Operation 127 'load' 'weight_V_load_1' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_5 : Operation 128 [2/2] (1.75ns)   --->   "%weight_V_load_5 = load i8* %weight_V_addr_5, align 1" [conv/conv.cpp:23]   --->   Operation 128 'load' 'weight_V_load_5' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_5 : Operation 129 [1/2] (1.75ns)   --->   "%img_V_load_7 = load i8* %img_V_addr_7, align 1" [conv/conv.cpp:22]   --->   Operation 129 'load' 'img_V_load_7' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_5 : Operation 130 [1/1] (3.63ns)   --->   "%mul_ln700_7 = mul i8 %weight_V_load_7, %img_V_load_7" [conv/conv.cpp:25]   --->   Operation 130 'mul' 'mul_ln700_7' <Predicate = (!icmp_ln887)> <Delay = 3.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/2] (1.75ns)   --->   "%img_V_load_8 = load i8* %img_V_addr_8, align 1" [conv/conv.cpp:22]   --->   Operation 131 'load' 'img_V_load_8' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_5 : Operation 132 [1/2] (1.75ns)   --->   "%weight_V_load_8 = load i8* %weight_V_addr_8, align 1" [conv/conv.cpp:23]   --->   Operation 132 'load' 'weight_V_load_8' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%or_ln22_6 = or i5 %trunc_ln, 3" [conv/conv.cpp:22]   --->   Operation 133 'or' 'or_ln22_6' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln22_6 = zext i5 %or_ln22_6 to i64" [conv/conv.cpp:22]   --->   Operation 134 'zext' 'zext_ln22_6' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%img_V_addr_9 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_6" [conv/conv.cpp:22]   --->   Operation 135 'getelementptr' 'img_V_addr_9' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 136 [2/2] (1.75ns)   --->   "%img_V_load_9 = load i8* %img_V_addr_9, align 1" [conv/conv.cpp:22]   --->   Operation 136 'load' 'img_V_load_9' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln22_7 = or i5 %trunc_ln21_1, 3" [conv/conv.cpp:22]   --->   Operation 137 'or' 'or_ln22_7' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln22_7 = zext i5 %or_ln22_7 to i64" [conv/conv.cpp:22]   --->   Operation 138 'zext' 'zext_ln22_7' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%img_V_addr_10 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_7" [conv/conv.cpp:22]   --->   Operation 139 'getelementptr' 'img_V_addr_10' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 140 [2/2] (1.75ns)   --->   "%img_V_load_10 = load i8* %img_V_addr_10, align 1" [conv/conv.cpp:22]   --->   Operation 140 'load' 'img_V_load_10' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_5 : Operation 141 [1/1] (3.63ns)   --->   "%mul_ln700_16 = mul i8 %weight_V_load_7, %img_V_load_8" [conv/conv.cpp:25]   --->   Operation 141 'mul' 'mul_ln700_16' <Predicate = (!icmp_ln887)> <Delay = 3.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_18)   --->   "%mul_ln700_18 = mul i8 %weight_V_load, %img_V_load_2" [conv/conv.cpp:25]   --->   Operation 142 'mul' 'mul_ln700_18' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 143 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_18 = add i8 %feature_V_load_2, %mul_ln700_18" [conv/conv.cpp:25]   --->   Operation 143 'add' 'add_ln700_18' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 144 [1/2] (1.75ns)   --->   "%feature_V_load_4 = load i8* %feature_V_addr_4, align 1" [conv/conv.cpp:25]   --->   Operation 144 'load' 'feature_V_load_4' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_5 : Operation 145 [1/2] (1.75ns)   --->   "%feature_V_load_5 = load i8* %feature_V_addr_5, align 1" [conv/conv.cpp:25]   --->   Operation 145 'load' 'feature_V_load_5' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>

State 6 <SV = 5> <Delay = 8.10>
ST_6 : Operation 146 [1/2] (1.75ns)   --->   "%weight_V_load_1 = load i8* %weight_V_addr_1, align 1" [conv/conv.cpp:23]   --->   Operation 146 'load' 'weight_V_load_1' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_6 : Operation 147 [1/2] (1.75ns)   --->   "%weight_V_load_5 = load i8* %weight_V_addr_5, align 1" [conv/conv.cpp:23]   --->   Operation 147 'load' 'weight_V_load_5' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_6 : Operation 148 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_4)   --->   "%mul_ln700_5 = mul i8 %weight_V_load_5, %img_V_load_5" [conv/conv.cpp:25]   --->   Operation 148 'mul' 'mul_ln700_5' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 149 [2/2] (1.75ns)   --->   "%weight_V_load_6 = load i8* %weight_V_addr_6, align 1" [conv/conv.cpp:23]   --->   Operation 149 'load' 'weight_V_load_6' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_6 : Operation 150 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_5)   --->   "%mul_ln700_8 = mul i8 %weight_V_load_8, %img_V_load_8" [conv/conv.cpp:25]   --->   Operation 150 'mul' 'mul_ln700_8' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 151 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_4 = add i8 %mul_ln700_4, %mul_ln700_5" [conv/conv.cpp:25]   --->   Operation 151 'add' 'add_ln700_4' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 152 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_5 = add i8 %mul_ln700_7, %mul_ln700_8" [conv/conv.cpp:25]   --->   Operation 152 'add' 'add_ln700_5' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 153 [1/2] (1.75ns)   --->   "%img_V_load_9 = load i8* %img_V_addr_9, align 1" [conv/conv.cpp:22]   --->   Operation 153 'load' 'img_V_load_9' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_6 : Operation 154 [1/1] (3.63ns)   --->   "%mul_ln700_11 = mul i8 %weight_V_load_2, %img_V_load_9" [conv/conv.cpp:25]   --->   Operation 154 'mul' 'mul_ln700_11' <Predicate = (!icmp_ln887)> <Delay = 3.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/2] (1.75ns)   --->   "%img_V_load_10 = load i8* %img_V_addr_10, align 1" [conv/conv.cpp:22]   --->   Operation 155 'load' 'img_V_load_10' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%or_ln22_8 = or i5 %trunc_ln21_2, 3" [conv/conv.cpp:22]   --->   Operation 156 'or' 'or_ln22_8' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln22_8 = zext i5 %or_ln22_8 to i64" [conv/conv.cpp:22]   --->   Operation 157 'zext' 'zext_ln22_8' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%img_V_addr_11 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_8" [conv/conv.cpp:22]   --->   Operation 158 'getelementptr' 'img_V_addr_11' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 159 [2/2] (1.75ns)   --->   "%img_V_load_11 = load i8* %img_V_addr_11, align 1" [conv/conv.cpp:22]   --->   Operation 159 'load' 'img_V_load_11' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%or_ln22_9 = or i5 %trunc_ln, 4" [conv/conv.cpp:22]   --->   Operation 160 'or' 'or_ln22_9' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln22_9 = zext i5 %or_ln22_9 to i64" [conv/conv.cpp:22]   --->   Operation 161 'zext' 'zext_ln22_9' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%img_V_addr_12 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_9" [conv/conv.cpp:22]   --->   Operation 162 'getelementptr' 'img_V_addr_12' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 163 [2/2] (1.75ns)   --->   "%img_V_load_12 = load i8* %img_V_addr_12, align 1" [conv/conv.cpp:22]   --->   Operation 163 'load' 'img_V_load_12' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_6 : Operation 164 [1/1] (3.63ns)   --->   "%mul_ln700_22 = mul i8 %weight_V_load_4, %img_V_load_10" [conv/conv.cpp:25]   --->   Operation 164 'mul' 'mul_ln700_22' <Predicate = (!icmp_ln887)> <Delay = 3.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_27)   --->   "%mul_ln700_27 = mul i8 %weight_V_load, %img_V_load_9" [conv/conv.cpp:25]   --->   Operation 165 'mul' 'mul_ln700_27' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 166 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_27 = add i8 %feature_V_load_3, %mul_ln700_27" [conv/conv.cpp:25]   --->   Operation 166 'add' 'add_ln700_27' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 9.88>
ST_7 : Operation 167 [1/2] (1.75ns)   --->   "%weight_V_load_6 = load i8* %weight_V_addr_6, align 1" [conv/conv.cpp:23]   --->   Operation 167 'load' 'weight_V_load_6' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_7 : Operation 168 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_11)   --->   "%mul_ln700_10 = mul i8 %weight_V_load_1, %img_V_load_2" [conv/conv.cpp:25]   --->   Operation 168 'mul' 'mul_ln700_10' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 169 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_10)   --->   "%mul_ln700_12 = mul i8 %weight_V_load_3, %img_V_load_4" [conv/conv.cpp:25]   --->   Operation 169 'mul' 'mul_ln700_12' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 170 [1/2] (1.75ns)   --->   "%img_V_load_11 = load i8* %img_V_addr_11, align 1" [conv/conv.cpp:22]   --->   Operation 170 'load' 'img_V_load_11' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_7 : Operation 171 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_10 = add i8 %mul_ln700_11, %mul_ln700_12" [conv/conv.cpp:25]   --->   Operation 171 'add' 'add_ln700_10' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 172 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_11 = add i8 %add_ln700_10, %mul_ln700_10" [conv/conv.cpp:25]   --->   Operation 172 'add' 'add_ln700_11' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 173 [1/2] (1.75ns)   --->   "%img_V_load_12 = load i8* %img_V_addr_12, align 1" [conv/conv.cpp:22]   --->   Operation 173 'load' 'img_V_load_12' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_7 : Operation 174 [1/1] (3.63ns)   --->   "%mul_ln700_20 = mul i8 %weight_V_load_2, %img_V_load_12" [conv/conv.cpp:25]   --->   Operation 174 'mul' 'mul_ln700_20' <Predicate = (!icmp_ln887)> <Delay = 3.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%or_ln22_10 = or i5 %trunc_ln21_1, 4" [conv/conv.cpp:22]   --->   Operation 175 'or' 'or_ln22_10' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln22_10 = zext i5 %or_ln22_10 to i64" [conv/conv.cpp:22]   --->   Operation 176 'zext' 'zext_ln22_10' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%img_V_addr_13 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_10" [conv/conv.cpp:22]   --->   Operation 177 'getelementptr' 'img_V_addr_13' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_7 : Operation 178 [2/2] (1.75ns)   --->   "%img_V_load_13 = load i8* %img_V_addr_13, align 1" [conv/conv.cpp:22]   --->   Operation 178 'load' 'img_V_load_13' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_7 : Operation 179 [1/1] (3.63ns)   --->   "%mul_ln700_25 = mul i8 %weight_V_load_7, %img_V_load_11" [conv/conv.cpp:25]   --->   Operation 179 'mul' 'mul_ln700_25' <Predicate = (!icmp_ln887)> <Delay = 3.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%or_ln22_11 = or i5 %trunc_ln21_2, 4" [conv/conv.cpp:22]   --->   Operation 180 'or' 'or_ln22_11' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln22_11 = zext i5 %or_ln22_11 to i64" [conv/conv.cpp:22]   --->   Operation 181 'zext' 'zext_ln22_11' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%img_V_addr_14 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_11" [conv/conv.cpp:22]   --->   Operation 182 'getelementptr' 'img_V_addr_14' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_7 : Operation 183 [2/2] (1.75ns)   --->   "%img_V_load_14 = load i8* %img_V_addr_14, align 1" [conv/conv.cpp:22]   --->   Operation 183 'load' 'img_V_load_14' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_7 : Operation 184 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_36)   --->   "%mul_ln700_36 = mul i8 %weight_V_load, %img_V_load_12" [conv/conv.cpp:25]   --->   Operation 184 'mul' 'mul_ln700_36' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 185 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_36 = add i8 %feature_V_load_4, %mul_ln700_36" [conv/conv.cpp:25]   --->   Operation 185 'add' 'add_ln700_36' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 9.88>
ST_8 : Operation 186 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_13)   --->   "%mul_ln700_14 = mul i8 %weight_V_load_5, %img_V_load_10" [conv/conv.cpp:25]   --->   Operation 186 'mul' 'mul_ln700_14' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 187 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_15)   --->   "%mul_ln700_15 = mul i8 %weight_V_load_6, %img_V_load_7" [conv/conv.cpp:25]   --->   Operation 187 'mul' 'mul_ln700_15' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 188 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_14)   --->   "%mul_ln700_17 = mul i8 %weight_V_load_8, %img_V_load_11" [conv/conv.cpp:25]   --->   Operation 188 'mul' 'mul_ln700_17' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 189 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_13 = add i8 %mul_ln700_13, %mul_ln700_14" [conv/conv.cpp:25]   --->   Operation 189 'add' 'add_ln700_13' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 190 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_14 = add i8 %mul_ln700_16, %mul_ln700_17" [conv/conv.cpp:25]   --->   Operation 190 'add' 'add_ln700_14' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 191 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_15 = add i8 %add_ln700_14, %mul_ln700_15" [conv/conv.cpp:25]   --->   Operation 191 'add' 'add_ln700_15' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 192 [1/2] (1.75ns)   --->   "%img_V_load_13 = load i8* %img_V_addr_13, align 1" [conv/conv.cpp:22]   --->   Operation 192 'load' 'img_V_load_13' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_8 : Operation 193 [1/2] (1.75ns)   --->   "%img_V_load_14 = load i8* %img_V_addr_14, align 1" [conv/conv.cpp:22]   --->   Operation 193 'load' 'img_V_load_14' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%or_ln22_12 = or i5 %trunc_ln, 5" [conv/conv.cpp:22]   --->   Operation 194 'or' 'or_ln22_12' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln22_12 = zext i5 %or_ln22_12 to i64" [conv/conv.cpp:22]   --->   Operation 195 'zext' 'zext_ln22_12' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%img_V_addr_15 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_12" [conv/conv.cpp:22]   --->   Operation 196 'getelementptr' 'img_V_addr_15' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_8 : Operation 197 [2/2] (1.75ns)   --->   "%img_V_load_15 = load i8* %img_V_addr_15, align 1" [conv/conv.cpp:22]   --->   Operation 197 'load' 'img_V_load_15' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_8 : Operation 198 [1/1] (3.63ns)   --->   "%mul_ln700_31 = mul i8 %weight_V_load_4, %img_V_load_13" [conv/conv.cpp:25]   --->   Operation 198 'mul' 'mul_ln700_31' <Predicate = (!icmp_ln887)> <Delay = 3.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%or_ln22_13 = or i5 %trunc_ln21_1, 5" [conv/conv.cpp:22]   --->   Operation 199 'or' 'or_ln22_13' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln22_13 = zext i5 %or_ln22_13 to i64" [conv/conv.cpp:22]   --->   Operation 200 'zext' 'zext_ln22_13' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%img_V_addr_16 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_13" [conv/conv.cpp:22]   --->   Operation 201 'getelementptr' 'img_V_addr_16' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_8 : Operation 202 [2/2] (1.75ns)   --->   "%img_V_load_16 = load i8* %img_V_addr_16, align 1" [conv/conv.cpp:22]   --->   Operation 202 'load' 'img_V_load_16' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_8 : Operation 203 [1/1] (3.63ns)   --->   "%mul_ln700_34 = mul i8 %weight_V_load_7, %img_V_load_14" [conv/conv.cpp:25]   --->   Operation 203 'mul' 'mul_ln700_34' <Predicate = (!icmp_ln887)> <Delay = 3.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 9.88>
ST_9 : Operation 204 [1/1] (1.71ns)   --->   "%add_ln700_16 = add i8 %add_ln700_15, %add_ln700_13" [conv/conv.cpp:25]   --->   Operation 204 'add' 'add_ln700_16' <Predicate = (!icmp_ln887)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 205 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_20)   --->   "%mul_ln700_19 = mul i8 %weight_V_load_1, %img_V_load_9" [conv/conv.cpp:25]   --->   Operation 205 'mul' 'mul_ln700_19' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 206 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_19)   --->   "%mul_ln700_21 = mul i8 %weight_V_load_3, %img_V_load_5" [conv/conv.cpp:25]   --->   Operation 206 'mul' 'mul_ln700_21' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 207 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_19 = add i8 %mul_ln700_20, %mul_ln700_21" [conv/conv.cpp:25]   --->   Operation 207 'add' 'add_ln700_19' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 208 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_20 = add i8 %add_ln700_19, %mul_ln700_19" [conv/conv.cpp:25]   --->   Operation 208 'add' 'add_ln700_20' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 209 [1/2] (1.75ns)   --->   "%img_V_load_15 = load i8* %img_V_addr_15, align 1" [conv/conv.cpp:22]   --->   Operation 209 'load' 'img_V_load_15' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_9 : Operation 210 [1/1] (3.63ns)   --->   "%mul_ln700_29 = mul i8 %weight_V_load_2, %img_V_load_15" [conv/conv.cpp:25]   --->   Operation 210 'mul' 'mul_ln700_29' <Predicate = (!icmp_ln887)> <Delay = 3.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [1/2] (1.75ns)   --->   "%img_V_load_16 = load i8* %img_V_addr_16, align 1" [conv/conv.cpp:22]   --->   Operation 211 'load' 'img_V_load_16' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%or_ln22_14 = or i5 %trunc_ln21_2, 5" [conv/conv.cpp:22]   --->   Operation 212 'or' 'or_ln22_14' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln22_14 = zext i5 %or_ln22_14 to i64" [conv/conv.cpp:22]   --->   Operation 213 'zext' 'zext_ln22_14' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%img_V_addr_17 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_14" [conv/conv.cpp:22]   --->   Operation 214 'getelementptr' 'img_V_addr_17' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_9 : Operation 215 [2/2] (1.75ns)   --->   "%img_V_load_17 = load i8* %img_V_addr_17, align 1" [conv/conv.cpp:22]   --->   Operation 215 'load' 'img_V_load_17' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%or_ln22_15 = or i5 %trunc_ln, 6" [conv/conv.cpp:22]   --->   Operation 216 'or' 'or_ln22_15' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln22_15 = zext i5 %or_ln22_15 to i64" [conv/conv.cpp:22]   --->   Operation 217 'zext' 'zext_ln22_15' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%img_V_addr_18 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_15" [conv/conv.cpp:22]   --->   Operation 218 'getelementptr' 'img_V_addr_18' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_9 : Operation 219 [2/2] (1.75ns)   --->   "%img_V_load_18 = load i8* %img_V_addr_18, align 1" [conv/conv.cpp:22]   --->   Operation 219 'load' 'img_V_load_18' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_9 : Operation 220 [1/1] (3.63ns)   --->   "%mul_ln700_40 = mul i8 %weight_V_load_4, %img_V_load_16" [conv/conv.cpp:25]   --->   Operation 220 'mul' 'mul_ln700_40' <Predicate = (!icmp_ln887)> <Delay = 3.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 221 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_45)   --->   "%mul_ln700_45 = mul i8 %weight_V_load, %img_V_load_15" [conv/conv.cpp:25]   --->   Operation 221 'mul' 'mul_ln700_45' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 222 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_45 = add i8 %feature_V_load_5, %mul_ln700_45" [conv/conv.cpp:25]   --->   Operation 222 'add' 'add_ln700_45' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 9.88>
ST_10 : Operation 223 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_22)   --->   "%mul_ln700_23 = mul i8 %weight_V_load_5, %img_V_load_13" [conv/conv.cpp:25]   --->   Operation 223 'mul' 'mul_ln700_23' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 224 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_24)   --->   "%mul_ln700_24 = mul i8 %weight_V_load_6, %img_V_load_8" [conv/conv.cpp:25]   --->   Operation 224 'mul' 'mul_ln700_24' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 225 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_23)   --->   "%mul_ln700_26 = mul i8 %weight_V_load_8, %img_V_load_14" [conv/conv.cpp:25]   --->   Operation 225 'mul' 'mul_ln700_26' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 226 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_22 = add i8 %mul_ln700_22, %mul_ln700_23" [conv/conv.cpp:25]   --->   Operation 226 'add' 'add_ln700_22' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 227 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_23 = add i8 %mul_ln700_25, %mul_ln700_26" [conv/conv.cpp:25]   --->   Operation 227 'add' 'add_ln700_23' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 228 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_24 = add i8 %add_ln700_23, %mul_ln700_24" [conv/conv.cpp:25]   --->   Operation 228 'add' 'add_ln700_24' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 229 [1/2] (1.75ns)   --->   "%img_V_load_17 = load i8* %img_V_addr_17, align 1" [conv/conv.cpp:22]   --->   Operation 229 'load' 'img_V_load_17' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_10 : Operation 230 [1/2] (1.75ns)   --->   "%img_V_load_18 = load i8* %img_V_addr_18, align 1" [conv/conv.cpp:22]   --->   Operation 230 'load' 'img_V_load_18' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_10 : Operation 231 [1/1] (3.63ns)   --->   "%mul_ln700_38 = mul i8 %weight_V_load_2, %img_V_load_18" [conv/conv.cpp:25]   --->   Operation 231 'mul' 'mul_ln700_38' <Predicate = (!icmp_ln887)> <Delay = 3.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "%or_ln22_16 = or i5 %trunc_ln21_1, 6" [conv/conv.cpp:22]   --->   Operation 232 'or' 'or_ln22_16' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln22_16 = zext i5 %or_ln22_16 to i64" [conv/conv.cpp:22]   --->   Operation 233 'zext' 'zext_ln22_16' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "%img_V_addr_19 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_16" [conv/conv.cpp:22]   --->   Operation 234 'getelementptr' 'img_V_addr_19' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_10 : Operation 235 [2/2] (1.75ns)   --->   "%img_V_load_19 = load i8* %img_V_addr_19, align 1" [conv/conv.cpp:22]   --->   Operation 235 'load' 'img_V_load_19' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_10 : Operation 236 [1/1] (3.63ns)   --->   "%mul_ln700_43 = mul i8 %weight_V_load_7, %img_V_load_17" [conv/conv.cpp:25]   --->   Operation 236 'mul' 'mul_ln700_43' <Predicate = (!icmp_ln887)> <Delay = 3.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "%or_ln22_17 = or i5 %trunc_ln21_2, 6" [conv/conv.cpp:22]   --->   Operation 237 'or' 'or_ln22_17' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln22_17 = zext i5 %or_ln22_17 to i64" [conv/conv.cpp:22]   --->   Operation 238 'zext' 'zext_ln22_17' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%img_V_addr_20 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_17" [conv/conv.cpp:22]   --->   Operation 239 'getelementptr' 'img_V_addr_20' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_10 : Operation 240 [2/2] (1.75ns)   --->   "%img_V_load_20 = load i8* %img_V_addr_20, align 1" [conv/conv.cpp:22]   --->   Operation 240 'load' 'img_V_load_20' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>

State 11 <SV = 10> <Delay = 9.88>
ST_11 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_21 = add i8 %add_ln700_20, %add_ln700_18" [conv/conv.cpp:25]   --->   Operation 241 'add' 'add_ln700_21' <Predicate = (!icmp_ln887)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 242 [1/1] (1.71ns)   --->   "%add_ln700_25 = add i8 %add_ln700_24, %add_ln700_22" [conv/conv.cpp:25]   --->   Operation 242 'add' 'add_ln700_25' <Predicate = (!icmp_ln887)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 243 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln700_26 = add i8 %add_ln700_25, %add_ln700_21" [conv/conv.cpp:25]   --->   Operation 243 'add' 'add_ln700_26' <Predicate = (!icmp_ln887)> <Delay = 3.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 244 [1/1] (1.75ns)   --->   "store i8 %add_ln700_26, i8* %feature_V_addr_2, align 1" [conv/conv.cpp:25]   --->   Operation 244 'store' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_11 : Operation 245 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_29)   --->   "%mul_ln700_28 = mul i8 %weight_V_load_1, %img_V_load_12" [conv/conv.cpp:25]   --->   Operation 245 'mul' 'mul_ln700_28' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 246 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_28)   --->   "%mul_ln700_30 = mul i8 %weight_V_load_3, %img_V_load_10" [conv/conv.cpp:25]   --->   Operation 246 'mul' 'mul_ln700_30' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 247 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_31)   --->   "%mul_ln700_32 = mul i8 %weight_V_load_5, %img_V_load_16" [conv/conv.cpp:25]   --->   Operation 247 'mul' 'mul_ln700_32' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 248 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_28 = add i8 %mul_ln700_29, %mul_ln700_30" [conv/conv.cpp:25]   --->   Operation 248 'add' 'add_ln700_28' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 249 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_29 = add i8 %add_ln700_28, %mul_ln700_28" [conv/conv.cpp:25]   --->   Operation 249 'add' 'add_ln700_29' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 250 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_31 = add i8 %mul_ln700_31, %mul_ln700_32" [conv/conv.cpp:25]   --->   Operation 250 'add' 'add_ln700_31' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 251 [1/2] (1.75ns)   --->   "%img_V_load_19 = load i8* %img_V_addr_19, align 1" [conv/conv.cpp:22]   --->   Operation 251 'load' 'img_V_load_19' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_11 : Operation 252 [1/2] (1.75ns)   --->   "%img_V_load_20 = load i8* %img_V_addr_20, align 1" [conv/conv.cpp:22]   --->   Operation 252 'load' 'img_V_load_20' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "%or_ln22_18 = or i5 %trunc_ln, 7" [conv/conv.cpp:22]   --->   Operation 253 'or' 'or_ln22_18' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln22_18 = zext i5 %or_ln22_18 to i64" [conv/conv.cpp:22]   --->   Operation 254 'zext' 'zext_ln22_18' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "%img_V_addr_21 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_18" [conv/conv.cpp:22]   --->   Operation 255 'getelementptr' 'img_V_addr_21' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_11 : Operation 256 [2/2] (1.75ns)   --->   "%img_V_load_21 = load i8* %img_V_addr_21, align 1" [conv/conv.cpp:22]   --->   Operation 256 'load' 'img_V_load_21' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_11 : Operation 257 [1/1] (3.63ns)   --->   "%mul_ln700_49 = mul i8 %weight_V_load_4, %img_V_load_19" [conv/conv.cpp:25]   --->   Operation 257 'mul' 'mul_ln700_49' <Predicate = (!icmp_ln887)> <Delay = 3.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 258 [1/1] (3.63ns)   --->   "%mul_ln700_52 = mul i8 %weight_V_load_7, %img_V_load_20" [conv/conv.cpp:25]   --->   Operation 258 'mul' 'mul_ln700_52' <Predicate = (!icmp_ln887)> <Delay = 3.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "%or_ln22_20 = or i5 %trunc_ln21_2, 7" [conv/conv.cpp:22]   --->   Operation 259 'or' 'or_ln22_20' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_11 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln22_20 = zext i5 %or_ln22_20 to i64" [conv/conv.cpp:22]   --->   Operation 260 'zext' 'zext_ln22_20' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%img_V_addr_23 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_20" [conv/conv.cpp:22]   --->   Operation 261 'getelementptr' 'img_V_addr_23' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_11 : Operation 262 [2/2] (1.75ns)   --->   "%img_V_load_23 = load i8* %img_V_addr_23, align 1" [conv/conv.cpp:22]   --->   Operation 262 'load' 'img_V_load_23' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>

State 12 <SV = 11> <Delay = 9.88>
ST_12 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln559_1 = zext i6 %shl_ln to i64" [conv/conv.cpp:22]   --->   Operation 263 'zext' 'zext_ln559_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "%img_V_addr = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln559_1" [conv/conv.cpp:22]   --->   Operation 264 'getelementptr' 'img_V_addr' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_12 : Operation 265 [2/2] (1.75ns)   --->   "%img_V_load = load i8* %img_V_addr, align 1" [conv/conv.cpp:22]   --->   Operation 265 'load' 'img_V_load' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_12 : Operation 266 [1/1] (0.00ns)   --->   "%or_ln22 = or i5 %trunc_ln, 1" [conv/conv.cpp:22]   --->   Operation 266 'or' 'or_ln22' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_12 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i5 %or_ln22 to i64" [conv/conv.cpp:22]   --->   Operation 267 'zext' 'zext_ln22' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_12 : Operation 268 [1/1] (0.00ns)   --->   "%img_V_addr_1 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22" [conv/conv.cpp:22]   --->   Operation 268 'getelementptr' 'img_V_addr_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_12 : Operation 269 [2/2] (1.75ns)   --->   "%img_V_load_1 = load i8* %img_V_addr_1, align 1" [conv/conv.cpp:22]   --->   Operation 269 'load' 'img_V_load_1' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_12 : Operation 270 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_33)   --->   "%mul_ln700_33 = mul i8 %weight_V_load_6, %img_V_load_11" [conv/conv.cpp:25]   --->   Operation 270 'mul' 'mul_ln700_33' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 271 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_32)   --->   "%mul_ln700_35 = mul i8 %weight_V_load_8, %img_V_load_17" [conv/conv.cpp:25]   --->   Operation 271 'mul' 'mul_ln700_35' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 272 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_32 = add i8 %mul_ln700_34, %mul_ln700_35" [conv/conv.cpp:25]   --->   Operation 272 'add' 'add_ln700_32' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 273 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_33 = add i8 %add_ln700_32, %mul_ln700_33" [conv/conv.cpp:25]   --->   Operation 273 'add' 'add_ln700_33' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 274 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_37)   --->   "%mul_ln700_39 = mul i8 %weight_V_load_3, %img_V_load_13" [conv/conv.cpp:25]   --->   Operation 274 'mul' 'mul_ln700_39' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 275 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_37 = add i8 %mul_ln700_38, %mul_ln700_39" [conv/conv.cpp:25]   --->   Operation 275 'add' 'add_ln700_37' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 276 [1/2] (1.75ns)   --->   "%img_V_load_21 = load i8* %img_V_addr_21, align 1" [conv/conv.cpp:22]   --->   Operation 276 'load' 'img_V_load_21' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_12 : Operation 277 [1/1] (3.63ns)   --->   "%mul_ln700_47 = mul i8 %weight_V_load_2, %img_V_load_21" [conv/conv.cpp:25]   --->   Operation 277 'mul' 'mul_ln700_47' <Predicate = (!icmp_ln887)> <Delay = 3.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 278 [1/2] (1.75ns)   --->   "%img_V_load_23 = load i8* %img_V_addr_23, align 1" [conv/conv.cpp:22]   --->   Operation 278 'load' 'img_V_load_23' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>

State 13 <SV = 12> <Delay = 8.10>
ST_13 : Operation 279 [1/2] (1.75ns)   --->   "%img_V_load = load i8* %img_V_addr, align 1" [conv/conv.cpp:22]   --->   Operation 279 'load' 'img_V_load' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_13 : Operation 280 [1/1] (2.82ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln700 = mul i8 %weight_V_load, %img_V_load" [conv/conv.cpp:25]   --->   Operation 280 'mul' 'mul_ln700' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 281 [1/2] (1.75ns)   --->   "%img_V_load_1 = load i8* %img_V_addr_1, align 1" [conv/conv.cpp:22]   --->   Operation 281 'load' 'img_V_load_1' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_13 : Operation 282 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_2)   --->   "%mul_ln700_1 = mul i8 %weight_V_load_1, %img_V_load_1" [conv/conv.cpp:25]   --->   Operation 282 'mul' 'mul_ln700_1' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 283 [1/1] (0.00ns)   --->   "%shl_ln1352_2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %add_ln1353_1, i3 0)" [conv/conv.cpp:22]   --->   Operation 283 'bitconcatenate' 'shl_ln1352_2' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_13 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln559_3 = zext i6 %shl_ln1352_2 to i64" [conv/conv.cpp:22]   --->   Operation 284 'zext' 'zext_ln559_3' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_13 : Operation 285 [1/1] (0.00ns)   --->   "%img_V_addr_6 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln559_3" [conv/conv.cpp:22]   --->   Operation 285 'getelementptr' 'img_V_addr_6' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_13 : Operation 286 [2/2] (1.75ns)   --->   "%img_V_load_6 = load i8* %img_V_addr_6, align 1" [conv/conv.cpp:22]   --->   Operation 286 'load' 'img_V_load_6' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_13 : Operation 287 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700 = add i8 %feature_V_load, %mul_ln700" [conv/conv.cpp:25]   --->   Operation 287 'add' 'add_ln700' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 288 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_2 = add i8 %add_ln700_1, %mul_ln700_1" [conv/conv.cpp:25]   --->   Operation 288 'add' 'add_ln700_2' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 289 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_9)   --->   "%mul_ln700_9 = mul i8 %weight_V_load, %img_V_load_1" [conv/conv.cpp:25]   --->   Operation 289 'mul' 'mul_ln700_9' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 290 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_9 = add i8 %feature_V_load_1, %mul_ln700_9" [conv/conv.cpp:25]   --->   Operation 290 'add' 'add_ln700_9' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_30 = add i8 %add_ln700_29, %add_ln700_27" [conv/conv.cpp:25]   --->   Operation 291 'add' 'add_ln700_30' <Predicate = (!icmp_ln887)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 292 [1/1] (1.71ns)   --->   "%add_ln700_34 = add i8 %add_ln700_33, %add_ln700_31" [conv/conv.cpp:25]   --->   Operation 292 'add' 'add_ln700_34' <Predicate = (!icmp_ln887)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 293 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln700_35 = add i8 %add_ln700_34, %add_ln700_30" [conv/conv.cpp:25]   --->   Operation 293 'add' 'add_ln700_35' <Predicate = (!icmp_ln887)> <Delay = 3.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 294 [1/1] (1.75ns)   --->   "store i8 %add_ln700_35, i8* %feature_V_addr_3, align 1" [conv/conv.cpp:25]   --->   Operation 294 'store' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_13 : Operation 295 [1/1] (0.00ns)   --->   "%or_ln22_19 = or i5 %trunc_ln21_1, 7" [conv/conv.cpp:22]   --->   Operation 295 'or' 'or_ln22_19' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_13 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln22_19 = zext i5 %or_ln22_19 to i64" [conv/conv.cpp:22]   --->   Operation 296 'zext' 'zext_ln22_19' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_13 : Operation 297 [1/1] (0.00ns)   --->   "%img_V_addr_22 = getelementptr [8 x i8]* %img_V, i64 0, i64 %zext_ln22_19" [conv/conv.cpp:22]   --->   Operation 297 'getelementptr' 'img_V_addr_22' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_13 : Operation 298 [2/2] (1.75ns)   --->   "%img_V_load_22 = load i8* %img_V_addr_22, align 1" [conv/conv.cpp:22]   --->   Operation 298 'load' 'img_V_load_22' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>

State 14 <SV = 13> <Delay = 8.10>
ST_14 : Operation 299 [1/2] (1.75ns)   --->   "%img_V_load_6 = load i8* %img_V_addr_6, align 1" [conv/conv.cpp:22]   --->   Operation 299 'load' 'img_V_load_6' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_14 : Operation 300 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_6)   --->   "%mul_ln700_6 = mul i8 %weight_V_load_6, %img_V_load_6" [conv/conv.cpp:25]   --->   Operation 300 'mul' 'mul_ln700_6' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 301 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_6 = add i8 %add_ln700_5, %mul_ln700_6" [conv/conv.cpp:25]   --->   Operation 301 'add' 'add_ln700_6' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_12 = add i8 %add_ln700_11, %add_ln700_9" [conv/conv.cpp:25]   --->   Operation 302 'add' 'add_ln700_12' <Predicate = (!icmp_ln887)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 303 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln700_17 = add i8 %add_ln700_16, %add_ln700_12" [conv/conv.cpp:25]   --->   Operation 303 'add' 'add_ln700_17' <Predicate = (!icmp_ln887)> <Delay = 3.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 304 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_38)   --->   "%mul_ln700_37 = mul i8 %weight_V_load_1, %img_V_load_15" [conv/conv.cpp:25]   --->   Operation 304 'mul' 'mul_ln700_37' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 305 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_40)   --->   "%mul_ln700_41 = mul i8 %weight_V_load_5, %img_V_load_19" [conv/conv.cpp:25]   --->   Operation 305 'mul' 'mul_ln700_41' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 306 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_38 = add i8 %add_ln700_37, %mul_ln700_37" [conv/conv.cpp:25]   --->   Operation 306 'add' 'add_ln700_38' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 307 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_40 = add i8 %mul_ln700_40, %mul_ln700_41" [conv/conv.cpp:25]   --->   Operation 307 'add' 'add_ln700_40' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 308 [1/2] (1.75ns)   --->   "%img_V_load_22 = load i8* %img_V_addr_22, align 1" [conv/conv.cpp:22]   --->   Operation 308 'load' 'img_V_load_22' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>

State 15 <SV = 14> <Delay = 9.88>
ST_15 : Operation 309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_3 = add i8 %add_ln700_2, %add_ln700" [conv/conv.cpp:25]   --->   Operation 309 'add' 'add_ln700_3' <Predicate = (!icmp_ln887)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 310 [1/1] (1.71ns)   --->   "%add_ln700_7 = add i8 %add_ln700_6, %add_ln700_4" [conv/conv.cpp:25]   --->   Operation 310 'add' 'add_ln700_7' <Predicate = (!icmp_ln887)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 311 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln700_8 = add i8 %add_ln700_7, %add_ln700_3" [conv/conv.cpp:25]   --->   Operation 311 'add' 'add_ln700_8' <Predicate = (!icmp_ln887)> <Delay = 3.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 312 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_42)   --->   "%mul_ln700_42 = mul i8 %weight_V_load_6, %img_V_load_14" [conv/conv.cpp:25]   --->   Operation 312 'mul' 'mul_ln700_42' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 313 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_41)   --->   "%mul_ln700_44 = mul i8 %weight_V_load_8, %img_V_load_20" [conv/conv.cpp:25]   --->   Operation 313 'mul' 'mul_ln700_44' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 314 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_41 = add i8 %mul_ln700_43, %mul_ln700_44" [conv/conv.cpp:25]   --->   Operation 314 'add' 'add_ln700_41' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 315 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_42 = add i8 %add_ln700_41, %mul_ln700_42" [conv/conv.cpp:25]   --->   Operation 315 'add' 'add_ln700_42' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 316 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_46)   --->   "%mul_ln700_48 = mul i8 %weight_V_load_3, %img_V_load_16" [conv/conv.cpp:25]   --->   Operation 316 'mul' 'mul_ln700_48' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 317 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_46 = add i8 %mul_ln700_47, %mul_ln700_48" [conv/conv.cpp:25]   --->   Operation 317 'add' 'add_ln700_46' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 6.35>
ST_16 : Operation 318 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_39 = add i8 %add_ln700_38, %add_ln700_36" [conv/conv.cpp:25]   --->   Operation 318 'add' 'add_ln700_39' <Predicate = (!icmp_ln887)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 319 [1/1] (1.71ns)   --->   "%add_ln700_43 = add i8 %add_ln700_42, %add_ln700_40" [conv/conv.cpp:25]   --->   Operation 319 'add' 'add_ln700_43' <Predicate = (!icmp_ln887)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 320 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln700_44 = add i8 %add_ln700_43, %add_ln700_39" [conv/conv.cpp:25]   --->   Operation 320 'add' 'add_ln700_44' <Predicate = (!icmp_ln887)> <Delay = 3.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 321 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_47)   --->   "%mul_ln700_46 = mul i8 %weight_V_load_1, %img_V_load_18" [conv/conv.cpp:25]   --->   Operation 321 'mul' 'mul_ln700_46' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 322 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_49)   --->   "%mul_ln700_50 = mul i8 %weight_V_load_5, %img_V_load_22" [conv/conv.cpp:25]   --->   Operation 322 'mul' 'mul_ln700_50' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 323 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_47 = add i8 %add_ln700_46, %mul_ln700_46" [conv/conv.cpp:25]   --->   Operation 323 'add' 'add_ln700_47' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 324 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_49 = add i8 %mul_ln700_49, %mul_ln700_50" [conv/conv.cpp:25]   --->   Operation 324 'add' 'add_ln700_49' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 9.88>
ST_17 : Operation 325 [1/1] (1.75ns)   --->   "store i8 %add_ln700_8, i8* %feature_V_addr, align 1" [conv/conv.cpp:25]   --->   Operation 325 'store' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_17 : Operation 326 [1/1] (1.75ns)   --->   "store i8 %add_ln700_17, i8* %feature_V_addr_1, align 1" [conv/conv.cpp:25]   --->   Operation 326 'store' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_17 : Operation 327 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_51)   --->   "%mul_ln700_51 = mul i8 %weight_V_load_6, %img_V_load_17" [conv/conv.cpp:25]   --->   Operation 327 'mul' 'mul_ln700_51' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 328 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_50)   --->   "%mul_ln700_53 = mul i8 %weight_V_load_8, %img_V_load_23" [conv/conv.cpp:25]   --->   Operation 328 'mul' 'mul_ln700_53' <Predicate = (!icmp_ln887)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 329 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_50 = add i8 %mul_ln700_52, %mul_ln700_53" [conv/conv.cpp:25]   --->   Operation 329 'add' 'add_ln700_50' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 330 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln700_51 = add i8 %add_ln700_50, %mul_ln700_51" [conv/conv.cpp:25]   --->   Operation 330 'add' 'add_ln700_51' <Predicate = (!icmp_ln887)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 6.49>
ST_18 : Operation 331 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [conv/conv.cpp:6]   --->   Operation 331 'specloopname' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_18 : Operation 332 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [conv/conv.cpp:6]   --->   Operation 332 'specregionbegin' 'tmp' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_18 : Operation 333 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:7]   --->   Operation 333 'specpipeline' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_18 : Operation 334 [1/1] (1.75ns)   --->   "store i8 %add_ln700_44, i8* %feature_V_addr_4, align 1" [conv/conv.cpp:25]   --->   Operation 334 'store' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_18 : Operation 335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_48 = add i8 %add_ln700_47, %add_ln700_45" [conv/conv.cpp:25]   --->   Operation 335 'add' 'add_ln700_48' <Predicate = (!icmp_ln887)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 336 [1/1] (1.71ns)   --->   "%add_ln700_52 = add i8 %add_ln700_51, %add_ln700_49" [conv/conv.cpp:25]   --->   Operation 336 'add' 'add_ln700_52' <Predicate = (!icmp_ln887)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 337 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln700_53 = add i8 %add_ln700_52, %add_ln700_48" [conv/conv.cpp:25]   --->   Operation 337 'add' 'add_ln700_53' <Predicate = (!icmp_ln887)> <Delay = 3.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 338 [1/1] (1.75ns)   --->   "store i8 %add_ln700_53, i8* %feature_V_addr_5, align 1" [conv/conv.cpp:25]   --->   Operation 338 'store' <Predicate = (!icmp_ln887)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_18 : Operation 339 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [conv/conv.cpp:29]   --->   Operation 339 'specregionend' 'empty_11' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_18 : Operation 340 [1/1] (0.00ns)   --->   "br label %1" [conv/conv.cpp:5]   --->   Operation 340 'br' <Predicate = (!icmp_ln887)> <Delay = 0.00>

State 19 <SV = 2> <Delay = 0.00>
ST_19 : Operation 341 [1/1] (0.00ns)   --->   "ret void" [conv/conv.cpp:30]   --->   Operation 341 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r.V') with incoming values : ('r.V', conv/conv.cpp:22) [19]  (1.35 ns)

 <State 2>: 3.36ns
The critical path consists of the following:
	'phi' operation ('r.V') with incoming values : ('r.V', conv/conv.cpp:22) [19]  (0 ns)
	'sub' operation ('sub_ln214', conv/conv.cpp:24) [32]  (1.6 ns)
	'getelementptr' operation ('feature_V_addr', conv/conv.cpp:25) [35]  (0 ns)
	'load' operation ('feature_V_load', conv/conv.cpp:25) on array 'feature_V' [43]  (1.75 ns)

 <State 3>: 5.38ns
The critical path consists of the following:
	'load' operation ('img_V_load_2', conv/conv.cpp:22) on array 'img_V' [53]  (1.75 ns)
	'mul' operation ('mul_ln700_2', conv/conv.cpp:25) [55]  (3.63 ns)

 <State 4>: 6.35ns
The critical path consists of the following:
	'mul' operation of DSP[98] ('mul_ln700_3', conv/conv.cpp:25) [63]  (2.82 ns)
	'add' operation of DSP[98] ('add_ln700_1', conv/conv.cpp:25) [98]  (3.53 ns)

 <State 5>: 8.11ns
The critical path consists of the following:
	'load' operation ('weight_V_load', conv/conv.cpp:23) on array 'weight_V' [41]  (1.75 ns)
	'mul' operation of DSP[168] ('mul_ln700_18', conv/conv.cpp:25) [146]  (2.82 ns)
	'add' operation of DSP[168] ('add_ln700_18', conv/conv.cpp:25) [168]  (3.53 ns)

 <State 6>: 8.11ns
The critical path consists of the following:
	'load' operation ('weight_V_load_5', conv/conv.cpp:23) on array 'weight_V' [74]  (1.75 ns)
	'mul' operation of DSP[101] ('mul_ln700_5', conv/conv.cpp:25) [75]  (2.82 ns)
	'add' operation of DSP[101] ('add_ln700_4', conv/conv.cpp:25) [101]  (3.53 ns)

 <State 7>: 9.88ns
The critical path consists of the following:
	'mul' operation of DSP[133] ('mul_ln700_12', conv/conv.cpp:25) [118]  (2.82 ns)
	'add' operation of DSP[133] ('add_ln700_10', conv/conv.cpp:25) [133]  (3.53 ns)
	'add' operation of DSP[134] ('add_ln700_11', conv/conv.cpp:25) [134]  (3.53 ns)

 <State 8>: 9.88ns
The critical path consists of the following:
	'mul' operation of DSP[137] ('mul_ln700_17', conv/conv.cpp:25) [131]  (2.82 ns)
	'add' operation of DSP[137] ('add_ln700_14', conv/conv.cpp:25) [137]  (3.53 ns)
	'add' operation of DSP[138] ('add_ln700_15', conv/conv.cpp:25) [138]  (3.53 ns)

 <State 9>: 9.88ns
The critical path consists of the following:
	'mul' operation of DSP[169] ('mul_ln700_21', conv/conv.cpp:25) [154]  (2.82 ns)
	'add' operation of DSP[169] ('add_ln700_19', conv/conv.cpp:25) [169]  (3.53 ns)
	'add' operation of DSP[170] ('add_ln700_20', conv/conv.cpp:25) [170]  (3.53 ns)

 <State 10>: 9.88ns
The critical path consists of the following:
	'mul' operation of DSP[173] ('mul_ln700_26', conv/conv.cpp:25) [167]  (2.82 ns)
	'add' operation of DSP[173] ('add_ln700_23', conv/conv.cpp:25) [173]  (3.53 ns)
	'add' operation of DSP[174] ('add_ln700_24', conv/conv.cpp:25) [174]  (3.53 ns)

 <State 11>: 9.88ns
The critical path consists of the following:
	'mul' operation of DSP[205] ('mul_ln700_30', conv/conv.cpp:25) [190]  (2.82 ns)
	'add' operation of DSP[205] ('add_ln700_28', conv/conv.cpp:25) [205]  (3.53 ns)
	'add' operation of DSP[206] ('add_ln700_29', conv/conv.cpp:25) [206]  (3.53 ns)

 <State 12>: 9.88ns
The critical path consists of the following:
	'mul' operation of DSP[209] ('mul_ln700_35', conv/conv.cpp:25) [203]  (2.82 ns)
	'add' operation of DSP[209] ('add_ln700_32', conv/conv.cpp:25) [209]  (3.53 ns)
	'add' operation of DSP[210] ('add_ln700_33', conv/conv.cpp:25) [210]  (3.53 ns)

 <State 13>: 8.11ns
The critical path consists of the following:
	'load' operation ('img_V_load', conv/conv.cpp:22) on array 'img_V' [40]  (1.75 ns)
	'mul' operation of DSP[97] ('mul_ln700', conv/conv.cpp:25) [42]  (2.82 ns)
	'add' operation of DSP[97] ('add_ln700', conv/conv.cpp:25) [97]  (3.53 ns)

 <State 14>: 8.11ns
The critical path consists of the following:
	'load' operation ('img_V_load_6', conv/conv.cpp:22) on array 'img_V' [82]  (1.75 ns)
	'mul' operation of DSP[103] ('mul_ln700_6', conv/conv.cpp:25) [84]  (2.82 ns)
	'add' operation of DSP[103] ('add_ln700_6', conv/conv.cpp:25) [103]  (3.53 ns)

 <State 15>: 9.88ns
The critical path consists of the following:
	'mul' operation of DSP[245] ('mul_ln700_44', conv/conv.cpp:25) [239]  (2.82 ns)
	'add' operation of DSP[245] ('add_ln700_41', conv/conv.cpp:25) [245]  (3.53 ns)
	'add' operation of DSP[246] ('add_ln700_42', conv/conv.cpp:25) [246]  (3.53 ns)

 <State 16>: 6.35ns
The critical path consists of the following:
	'mul' operation of DSP[278] ('mul_ln700_46', conv/conv.cpp:25) [256]  (2.82 ns)
	'add' operation of DSP[278] ('add_ln700_47', conv/conv.cpp:25) [278]  (3.53 ns)

 <State 17>: 9.88ns
The critical path consists of the following:
	'mul' operation of DSP[281] ('mul_ln700_53', conv/conv.cpp:25) [275]  (2.82 ns)
	'add' operation of DSP[281] ('add_ln700_50', conv/conv.cpp:25) [281]  (3.53 ns)
	'add' operation of DSP[282] ('add_ln700_51', conv/conv.cpp:25) [282]  (3.53 ns)

 <State 18>: 6.5ns
The critical path consists of the following:
	'add' operation ('add_ln700_52', conv/conv.cpp:25) [283]  (1.72 ns)
	'add' operation ('add_ln700_53', conv/conv.cpp:25) [284]  (3.02 ns)
	'store' operation ('store_ln25', conv/conv.cpp:25) of variable 'add_ln700_53', conv/conv.cpp:25 on array 'feature_V' [285]  (1.75 ns)

 <State 19>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
