{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1601231053416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1601231053416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 27 21:24:11 2020 " "Processing started: Sun Sep 27 21:24:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1601231053416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1601231053416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1601231053416 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1601231054135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsm.v 1 1 " "Found 1 design units, including 1 entities, in source file vsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 vsm " "Found entity 1: vsm" {  } { { "vsm.v" "" { Text "E:/study/Labs/reconf/lab1/vsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1601231054182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1601231054182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab1/lab1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1601231054185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1601231054185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "E:/study/Labs/reconf/lab1/counter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1601231054187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1601231054187 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vsm vsm.v(3) " "Verilog HDL Parameter Declaration warning at vsm.v(3): Parameter Declaration in module \"vsm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vsm.v" "" { Text "E:/study/Labs/reconf/lab1/vsm.v" 3 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1601231054187 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vsm vsm.v(4) " "Verilog HDL Parameter Declaration warning at vsm.v(4): Parameter Declaration in module \"vsm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vsm.v" "" { Text "E:/study/Labs/reconf/lab1/vsm.v" 4 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1601231054187 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vsm vsm.v(5) " "Verilog HDL Parameter Declaration warning at vsm.v(5): Parameter Declaration in module \"vsm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vsm.v" "" { Text "E:/study/Labs/reconf/lab1/vsm.v" 5 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1601231054188 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vsm vsm.v(6) " "Verilog HDL Parameter Declaration warning at vsm.v(6): Parameter Declaration in module \"vsm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vsm.v" "" { Text "E:/study/Labs/reconf/lab1/vsm.v" 6 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1601231054188 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vsm vsm.v(7) " "Verilog HDL Parameter Declaration warning at vsm.v(7): Parameter Declaration in module \"vsm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vsm.v" "" { Text "E:/study/Labs/reconf/lab1/vsm.v" 7 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1601231054188 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vsm vsm.v(8) " "Verilog HDL Parameter Declaration warning at vsm.v(8): Parameter Declaration in module \"vsm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vsm.v" "" { Text "E:/study/Labs/reconf/lab1/vsm.v" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1601231054188 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vsm vsm.v(9) " "Verilog HDL Parameter Declaration warning at vsm.v(9): Parameter Declaration in module \"vsm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vsm.v" "" { Text "E:/study/Labs/reconf/lab1/vsm.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1601231054188 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1601231054341 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab1.v(18) " "Verilog HDL assignment warning at lab1.v(18): truncated value with size 32 to match size of target (16)" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab1/lab1.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1601231054343 "|lab1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:my_counter " "Elaborating entity \"counter\" for hierarchy \"counter:my_counter\"" {  } { { "lab1.v" "my_counter" { Text "E:/study/Labs/reconf/lab1/lab1.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1601231054356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter:my_counter\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter:my_counter\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "LPM_COUNTER_component" { Text "E:/study/Labs/reconf/lab1/counter.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1601231054395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:my_counter\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter:my_counter\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "" { Text "E:/study/Labs/reconf/lab1/counter.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1601231054397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:my_counter\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter:my_counter\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1601231054397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1601231054397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1601231054397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1601231054397 ""}  } { { "counter.v" "" { Text "E:/study/Labs/reconf/lab1/counter.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1601231054397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sqh " "Found entity 1: cntr_sqh" {  } { { "db/cntr_sqh.tdf" "" { Text "E:/study/Labs/reconf/lab1/db/cntr_sqh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1601231054454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1601231054454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sqh counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated " "Elaborating entity \"cntr_sqh\" for hierarchy \"counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1601231054456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsm vsm:my_vsm " "Elaborating entity \"vsm\" for hierarchy \"vsm:my_vsm\"" {  } { { "lab1.v" "my_vsm" { Text "E:/study/Labs/reconf/lab1/lab1.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1601231054460 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vsm.v(26) " "Verilog HDL assignment warning at vsm.v(26): truncated value with size 32 to match size of target (3)" {  } { { "vsm.v" "" { Text "E:/study/Labs/reconf/lab1/vsm.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1601231054466 "|lab1|vsm:my_vsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vsm.v(34) " "Verilog HDL assignment warning at vsm.v(34): truncated value with size 32 to match size of target (3)" {  } { { "vsm.v" "" { Text "E:/study/Labs/reconf/lab1/vsm.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1601231054466 "|lab1|vsm:my_vsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vsm.v(43) " "Verilog HDL assignment warning at vsm.v(43): truncated value with size 32 to match size of target (3)" {  } { { "vsm.v" "" { Text "E:/study/Labs/reconf/lab1/vsm.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1601231054466 "|lab1|vsm:my_vsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vsm.v(54) " "Verilog HDL assignment warning at vsm.v(54): truncated value with size 32 to match size of target (3)" {  } { { "vsm.v" "" { Text "E:/study/Labs/reconf/lab1/vsm.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1601231054466 "|lab1|vsm:my_vsm"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ind0\[7\] GND " "Pin \"ind0\[7\]\" is stuck at GND" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab1/lab1.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1601231054956 "|lab1|ind0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ind1\[7\] GND " "Pin \"ind1\[7\]\" is stuck at GND" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab1/lab1.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1601231054956 "|lab1|ind1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1601231054956 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1601231055058 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1601231055166 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1601231055267 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1601231055267 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1601231055294 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1601231055294 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1601231055294 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1601231055294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1601231055320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 27 21:24:15 2020 " "Processing ended: Sun Sep 27 21:24:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1601231055320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1601231055320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1601231055320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1601231055320 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1601231057870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1601231057870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 27 21:24:16 2020 " "Processing started: Sun Sep 27 21:24:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1601231057870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1601231057870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab1 -c lab1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1601231057870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1601231058371 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab1 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"lab1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1601231058379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1601231058431 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1601231058431 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1601231058599 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1601231058609 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1601231058781 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1601231058781 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1601231058781 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1601231058781 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab1/" { { 0 { 0 ""} 0 181 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1601231058783 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab1/" { { 0 { 0 ""} 0 183 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1601231058783 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab1/" { { 0 { 0 ""} 0 185 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1601231058783 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab1/" { { 0 { 0 ""} 0 187 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1601231058783 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab1/" { { 0 { 0 ""} 0 189 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1601231058783 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1601231058783 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1601231058784 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 20 " "No exact pin location assignment(s) for 2 pins of 20 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_outclk " "Pin out_outclk not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { out_outclk } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab1/lab1.v" 3 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_outclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab1/" { { 0 { 0 ""} 0 27 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1601231059129 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_pulse " "Pin out_pulse not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { out_pulse } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab1/lab1.v" 3 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_pulse } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab1/" { { 0 { 0 ""} 0 28 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1601231059129 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1601231059129 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab1.sdc " "Synopsys Design Constraints File file not found: 'lab1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1601231059303 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1601231059304 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1601231059305 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1601231059306 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1601231059306 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1601231059313 ""}  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab1/lab1.v" 2 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab1/" { { 0 { 0 ""} 0 174 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1601231059313 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[1\]  " "Automatically promoted node counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1601231059313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_comb_bita1 " "Destination node counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_comb_bita1" {  } { { "db/cntr_sqh.tdf" "" { Text "E:/study/Labs/reconf/lab1/db/cntr_sqh.tdf" 36 2 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab1/" { { 0 { 0 ""} 0 55 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1601231059313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out_outclk~output " "Destination node out_outclk~output" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab1/lab1.v" 3 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_outclk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab1/" { { 0 { 0 ""} 0 172 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1601231059313 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1601231059313 ""}  } { { "db/cntr_sqh.tdf" "" { Text "E:/study/Labs/reconf/lab1/db/cntr_sqh.tdf" 151 17 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab1/" { { 0 { 0 ""} 0 51 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1601231059313 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vsm:my_vsm\|pulse_reg  " "Automatically promoted node vsm:my_vsm\|pulse_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1601231059313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vsm:my_vsm\|Selector0~0 " "Destination node vsm:my_vsm\|Selector0~0" {  } { { "vsm.v" "" { Text "E:/study/Labs/reconf/lab1/vsm.v" 18 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vsm:my_vsm|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab1/" { { 0 { 0 ""} 0 120 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1601231059313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out_pulse~output " "Destination node out_pulse~output" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab1/lab1.v" 3 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_pulse~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab1/" { { 0 { 0 ""} 0 173 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1601231059313 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1601231059313 ""}  } { { "vsm.v" "" { Text "E:/study/Labs/reconf/lab1/vsm.v" 16 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vsm:my_vsm|pulse_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab1/" { { 0 { 0 ""} 0 49 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1601231059313 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1601231059550 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1601231059550 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1601231059550 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1601231059551 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1601231059551 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1601231059551 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1601231059551 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1601231059552 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1601231059559 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1601231059559 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1601231059559 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1601231059562 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1601231059562 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1601231059562 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 9 2 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1601231059563 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1601231059563 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1601231059563 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1601231059563 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1601231059563 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 5 5 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1601231059563 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 4 9 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1601231059563 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 4 8 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1601231059563 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1601231059563 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1601231059563 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1601231059574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1601231060052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1601231060086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1601231060088 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1601231060350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1601231060350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1601231060688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "E:/study/Labs/reconf/lab1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1601231061082 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1601231061082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1601231061329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1601231061330 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1601231061330 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1601231061386 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1601231061483 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1601231061533 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1601231061658 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1601231061866 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/study/Labs/reconf/lab1/output_files/lab1.fit.smsg " "Generated suppressed messages file E:/study/Labs/reconf/lab1/output_files/lab1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1601231062245 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "911 " "Peak virtual memory: 911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1601231062536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 27 21:24:22 2020 " "Processing ended: Sun Sep 27 21:24:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1601231062536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1601231062536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1601231062536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1601231062536 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1601231065198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1601231065198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 27 21:24:23 2020 " "Processing started: Sun Sep 27 21:24:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1601231065198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1601231065198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab1 -c lab1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1601231065198 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1601231066187 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1601231066199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "429 " "Peak virtual memory: 429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1601231066436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 27 21:24:26 2020 " "Processing ended: Sun Sep 27 21:24:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1601231066436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1601231066436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1601231066436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1601231066436 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1601231067035 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1601231069167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1601231069168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 27 21:24:27 2020 " "Processing started: Sun Sep 27 21:24:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1601231069168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1601231069168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab1 -c lab1 " "Command: quartus_sta lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1601231069169 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1601231069246 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1601231069798 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1601231069849 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1601231069849 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab1.sdc " "Synopsys Design Constraints File file not found: 'lab1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1601231070066 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1601231070066 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vsm:my_vsm\|pulse_reg vsm:my_vsm\|pulse_reg " "create_clock -period 1.000 -name vsm:my_vsm\|pulse_reg vsm:my_vsm\|pulse_reg" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1601231070067 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[1\] counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[1\] " "create_clock -period 1.000 -name counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[1\] counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1601231070067 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1601231070067 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1601231070067 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1601231070143 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1601231070145 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1601231070146 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1601231070157 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1601231070161 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1601231070161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.666 " "Worst-case setup slack is -1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.666       -13.575 counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[1\]  " "   -1.666       -13.575 counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.452        -8.340 vsm:my_vsm\|pulse_reg  " "   -1.452        -8.340 vsm:my_vsm\|pulse_reg " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.170       -13.810 clk  " "   -1.170       -13.810 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1601231070162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.109 " "Worst-case hold slack is -0.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.109        -0.109 counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[1\]  " "   -0.109        -0.109 counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119         0.000 clk  " "    0.119         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465         0.000 vsm:my_vsm\|pulse_reg  " "    0.465         0.000 vsm:my_vsm\|pulse_reg " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1601231070164 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1601231070166 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1601231070168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -26.792 clk  " "   -3.000       -26.792 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -16.357 counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[1\]  " "   -1.487       -16.357 counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -11.896 vsm:my_vsm\|pulse_reg  " "   -1.487       -11.896 vsm:my_vsm\|pulse_reg " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1601231070169 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1601231070213 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1601231070228 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1601231070419 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1601231070467 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1601231070472 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1601231070472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.481 " "Worst-case setup slack is -1.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.481       -11.731 counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[1\]  " "   -1.481       -11.731 counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.242        -6.976 vsm:my_vsm\|pulse_reg  " "   -1.242        -6.976 vsm:my_vsm\|pulse_reg " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.029       -11.293 clk  " "   -1.029       -11.293 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1601231070474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.058 " "Worst-case hold slack is 0.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.058         0.000 counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[1\]  " "    0.058         0.000 counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213         0.000 clk  " "    0.213         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417         0.000 vsm:my_vsm\|pulse_reg  " "    0.417         0.000 vsm:my_vsm\|pulse_reg " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1601231070477 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1601231070480 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1601231070483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -26.792 clk  " "   -3.000       -26.792 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -16.357 counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[1\]  " "   -1.487       -16.357 counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -11.896 vsm:my_vsm\|pulse_reg  " "   -1.487       -11.896 vsm:my_vsm\|pulse_reg " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1601231070485 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1601231070545 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1601231070711 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1601231070713 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1601231070713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.156 " "Worst-case setup slack is -0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.156        -0.510 counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[1\]  " "   -0.156        -0.510 counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.063        -0.088 vsm:my_vsm\|pulse_reg  " "   -0.063        -0.088 vsm:my_vsm\|pulse_reg " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040         0.000 clk  " "    0.040         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1601231070717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.241 " "Worst-case hold slack is -0.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.241        -0.241 counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[1\]  " "   -0.241        -0.241 counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.075        -0.075 clk  " "   -0.075        -0.075 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193         0.000 vsm:my_vsm\|pulse_reg  " "    0.193         0.000 vsm:my_vsm\|pulse_reg " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1601231070721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1601231070725 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1601231070729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -20.012 clk  " "   -3.000       -20.012 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -11.000 counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[1\]  " "   -1.000       -11.000 counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -8.000 vsm:my_vsm\|pulse_reg  " "   -1.000        -8.000 vsm:my_vsm\|pulse_reg " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1601231070732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1601231070732 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1601231071113 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1601231071113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1601231071193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 27 21:24:31 2020 " "Processing ended: Sun Sep 27 21:24:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1601231071193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1601231071193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1601231071193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1601231071193 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1601231073893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1601231073893 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 27 21:24:32 2020 " "Processing started: Sun Sep 27 21:24:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1601231073893 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1601231073893 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab1 -c lab1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1601231073894 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_8_1200mv_85c_slow.vho E:/study/Labs/reconf/lab1/simulation/modelsim/ simulation " "Generated file lab1_8_1200mv_85c_slow.vho in folder \"E:/study/Labs/reconf/lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1601231074662 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_8_1200mv_0c_slow.vho E:/study/Labs/reconf/lab1/simulation/modelsim/ simulation " "Generated file lab1_8_1200mv_0c_slow.vho in folder \"E:/study/Labs/reconf/lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1601231074691 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_min_1200mv_0c_fast.vho E:/study/Labs/reconf/lab1/simulation/modelsim/ simulation " "Generated file lab1_min_1200mv_0c_fast.vho in folder \"E:/study/Labs/reconf/lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1601231074721 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1.vho E:/study/Labs/reconf/lab1/simulation/modelsim/ simulation " "Generated file lab1.vho in folder \"E:/study/Labs/reconf/lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1601231074750 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_8_1200mv_85c_vhd_slow.sdo E:/study/Labs/reconf/lab1/simulation/modelsim/ simulation " "Generated file lab1_8_1200mv_85c_vhd_slow.sdo in folder \"E:/study/Labs/reconf/lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1601231074771 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_8_1200mv_0c_vhd_slow.sdo E:/study/Labs/reconf/lab1/simulation/modelsim/ simulation " "Generated file lab1_8_1200mv_0c_vhd_slow.sdo in folder \"E:/study/Labs/reconf/lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1601231074792 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_min_1200mv_0c_vhd_fast.sdo E:/study/Labs/reconf/lab1/simulation/modelsim/ simulation " "Generated file lab1_min_1200mv_0c_vhd_fast.sdo in folder \"E:/study/Labs/reconf/lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1601231074815 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_vhd.sdo E:/study/Labs/reconf/lab1/simulation/modelsim/ simulation " "Generated file lab1_vhd.sdo in folder \"E:/study/Labs/reconf/lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1601231074837 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1601231074878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 27 21:24:34 2020 " "Processing ended: Sun Sep 27 21:24:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1601231074878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1601231074878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1601231074878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1601231074878 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Quartus II Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1601231075467 ""}
